{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1448848444701 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1448848444701 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 29 23:54:04 2015 " "Processing started: Sun Nov 29 23:54:04 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1448848444701 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448848444701 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SlotMachineCompleta -c SlotMachineCompleta " "Command: quartus_map --read_settings_files=on --write_settings_files=off SlotMachineCompleta -c SlotMachineCompleta" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448848444701 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1448848445387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_decod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador_decod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controlador_decod-ARCH " "Found design unit 1: Controlador_decod-ARCH" {  } { { "Controlador_decod.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Controlador_decod.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448848459614 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controlador_decod " "Found entity 1: Controlador_decod" {  } { { "Controlador_decod.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Controlador_decod.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448848459614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448848459614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slotmachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slotmachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLOTMACHINE-ARCH " "Found design unit 1: SLOTMACHINE-ARCH" {  } { { "SLOTMACHINE.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/SLOTMACHINE.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448848459614 ""} { "Info" "ISGN_ENTITY_NAME" "1 SLOTMACHINE " "Found entity 1: SLOTMACHINE" {  } { { "SLOTMACHINE.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/SLOTMACHINE.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448848459614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448848459614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_fsm_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador_fsm_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controlador_FSM_Control-ARCH " "Found design unit 1: Controlador_FSM_Control-ARCH" {  } { { "Controlador_FSM_Control.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Controlador_FSM_Control.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448848459614 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controlador_FSM_Control " "Found entity 1: Controlador_FSM_Control" {  } { { "Controlador_FSM_Control.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Controlador_FSM_Control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448848459614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448848459614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequenciadores_topo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sequenciadores_topo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sequenciadores_Topo-ARCH " "Found design unit 1: Sequenciadores_Topo-ARCH" {  } { { "Sequenciadores_Topo.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Sequenciadores_Topo.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448848459614 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sequenciadores_Topo " "Found entity 1: Sequenciadores_Topo" {  } { { "Sequenciadores_Topo.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Sequenciadores_Topo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448848459614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448848459614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequenciadores_fsm_c3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sequenciadores_fsm_c3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sequenciadores_FSM_C3-ARCH " "Found design unit 1: Sequenciadores_FSM_C3-ARCH" {  } { { "Sequenciadores_FSM_C3.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Sequenciadores_FSM_C3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448848459614 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sequenciadores_FSM_C3 " "Found entity 1: Sequenciadores_FSM_C3" {  } { { "Sequenciadores_FSM_C3.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Sequenciadores_FSM_C3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448848459614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448848459614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequenciadores_fsm_c2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sequenciadores_fsm_c2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sequenciadores_FSM_C2-ARCH " "Found design unit 1: Sequenciadores_FSM_C2-ARCH" {  } { { "Sequenciadores_FSM_C2.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Sequenciadores_FSM_C2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448848459614 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sequenciadores_FSM_C2 " "Found entity 1: Sequenciadores_FSM_C2" {  } { { "Sequenciadores_FSM_C2.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Sequenciadores_FSM_C2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448848459614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448848459614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequenciadores_fsm_c1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sequenciadores_fsm_c1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sequenciadores_FSM_C1-ARCH " "Found design unit 1: Sequenciadores_FSM_C1-ARCH" {  } { { "Sequenciadores_FSM_C1.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Sequenciadores_FSM_C1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448848459629 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sequenciadores_FSM_C1 " "Found entity 1: Sequenciadores_FSM_C1" {  } { { "Sequenciadores_FSM_C1.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Sequenciadores_FSM_C1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448848459629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448848459629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequenciadores_decod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sequenciadores_decod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sequenciadores_decod-ARCH " "Found design unit 1: Sequenciadores_decod-ARCH" {  } { { "Sequenciadores_decod.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Sequenciadores_decod.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448848459629 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sequenciadores_decod " "Found entity 1: Sequenciadores_decod" {  } { { "Sequenciadores_decod.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Sequenciadores_decod.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448848459629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448848459629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletorniveis_topo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seletorniveis_topo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SeletorNiveis_Topo-arch " "Found design unit 1: SeletorNiveis_Topo-arch" {  } { { "SeletorNiveis_Topo.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/SeletorNiveis_Topo.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448848459629 ""} { "Info" "ISGN_ENTITY_NAME" "1 SeletorNiveis_Topo " "Found entity 1: SeletorNiveis_Topo" {  } { { "SeletorNiveis_Topo.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/SeletorNiveis_Topo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448848459629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448848459629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletorniveis_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seletorniveis_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SeletorNiveis_MUX-Behavior " "Found design unit 1: SeletorNiveis_MUX-Behavior" {  } { { "SeletorNiveis_Mux.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/SeletorNiveis_Mux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448848459629 ""} { "Info" "ISGN_ENTITY_NAME" "1 SeletorNiveis_MUX " "Found entity 1: SeletorNiveis_MUX" {  } { { "SeletorNiveis_Mux.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/SeletorNiveis_Mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448848459629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448848459629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletorniveis_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seletorniveis_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SeletorNiveis_clock-arch " "Found design unit 1: SeletorNiveis_clock-arch" {  } { { "SeletorNiveis_Clock.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/SeletorNiveis_Clock.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448848459629 ""} { "Info" "ISGN_ENTITY_NAME" "1 SeletorNiveis_clock " "Found entity 1: SeletorNiveis_clock" {  } { { "SeletorNiveis_Clock.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/SeletorNiveis_Clock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448848459629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448848459629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorcredito_topo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contadorcredito_topo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ContadorCredito_Topo-ARCH " "Found design unit 1: ContadorCredito_Topo-ARCH" {  } { { "ContadorCredito_Topo.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/ContadorCredito_Topo.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448848459629 ""} { "Info" "ISGN_ENTITY_NAME" "1 ContadorCredito_Topo " "Found entity 1: ContadorCredito_Topo" {  } { { "ContadorCredito_Topo.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/ContadorCredito_Topo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448848459629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448848459629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorcredito_somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contadorcredito_somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ContadorCredito_Somador-ARCH " "Found design unit 1: ContadorCredito_Somador-ARCH" {  } { { "ContadorCredito_Somador.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/ContadorCredito_Somador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448848459629 ""} { "Info" "ISGN_ENTITY_NAME" "1 ContadorCredito_Somador " "Found entity 1: ContadorCredito_Somador" {  } { { "ContadorCredito_Somador.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/ContadorCredito_Somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448848459629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448848459629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorcredito_registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contadorcredito_registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ContadorCredito_Registrador-ARCH " "Found design unit 1: ContadorCredito_Registrador-ARCH" {  } { { "ContadorCredito_Registrador.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/ContadorCredito_Registrador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448848459629 ""} { "Info" "ISGN_ENTITY_NAME" "1 ContadorCredito_Registrador " "Found entity 1: ContadorCredito_Registrador" {  } { { "ContadorCredito_Registrador.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/ContadorCredito_Registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448848459629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448848459629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorcredito_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contadorcredito_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ContadorCredito_Mux-ARCH " "Found design unit 1: ContadorCredito_Mux-ARCH" {  } { { "ContadorCredito_Mux.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/ContadorCredito_Mux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448848459629 ""} { "Info" "ISGN_ENTITY_NAME" "1 ContadorCredito_Mux " "Found entity 1: ContadorCredito_Mux" {  } { { "ContadorCredito_Mux.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/ContadorCredito_Mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448848459629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448848459629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorcredito_comb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contadorcredito_comb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ContadorCredito_Comb-ARCH " "Found design unit 1: ContadorCredito_Comb-ARCH" {  } { { "ContadorCredito_Comb.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/ContadorCredito_Comb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448848459629 ""} { "Info" "ISGN_ENTITY_NAME" "1 ContadorCredito_Comb " "Found entity 1: ContadorCredito_Comb" {  } { { "ContadorCredito_Comb.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/ContadorCredito_Comb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448848459629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448848459629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_topo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_topo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparador_Topo-ARCH " "Found design unit 1: Comparador_Topo-ARCH" {  } { { "Comparador_Topo.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Comparador_Topo.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448848459629 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparador_Topo " "Found entity 1: Comparador_Topo" {  } { { "Comparador_Topo.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Comparador_Topo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448848459629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448848459629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_ROM-ARCH " "Found design unit 1: comparador_ROM-ARCH" {  } { { "Comparador_ROM.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Comparador_ROM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448848459645 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_ROM " "Found entity 1: comparador_ROM" {  } { { "Comparador_ROM.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Comparador_ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448848459645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448848459645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Hab_AND_data-behavior " "Found design unit 1: Hab_AND_data-behavior" {  } { { "Comparador_And.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Comparador_And.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448848459645 ""} { "Info" "ISGN_ENTITY_NAME" "1 Hab_AND_data " "Found entity 1: Hab_AND_data" {  } { { "Comparador_And.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Comparador_And.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448848459645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448848459645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_topo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador_topo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controlador_Topo-arch " "Found design unit 1: Controlador_Topo-arch" {  } { { "Controlador_Topo.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Controlador_Topo.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448848459645 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controlador_Topo " "Found entity 1: Controlador_Topo" {  } { { "Controlador_Topo.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Controlador_Topo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448848459645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448848459645 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SLOTMACHINE " "Elaborating entity \"SLOTMACHINE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1448848459692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SeletorNiveis_Topo SeletorNiveis_Topo:SELETOR_DE_NIVEIS " "Elaborating entity \"SeletorNiveis_Topo\" for hierarchy \"SeletorNiveis_Topo:SELETOR_DE_NIVEIS\"" {  } { { "SLOTMACHINE.vhd" "SELETOR_DE_NIVEIS" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/SLOTMACHINE.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448848459692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SeletorNiveis_clock SeletorNiveis_Topo:SELETOR_DE_NIVEIS\|SeletorNiveis_clock:topo_clock " "Elaborating entity \"SeletorNiveis_clock\" for hierarchy \"SeletorNiveis_Topo:SELETOR_DE_NIVEIS\|SeletorNiveis_clock:topo_clock\"" {  } { { "SeletorNiveis_Topo.vhd" "topo_clock" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/SeletorNiveis_Topo.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448848459692 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aux SeletorNiveis_Clock.vhd(18) " "Verilog HDL or VHDL warning at SeletorNiveis_Clock.vhd(18): object \"aux\" assigned a value but never read" {  } { { "SeletorNiveis_Clock.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/SeletorNiveis_Clock.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1448848459692 "|SLOTMACHINE|SeletorNiveis_Topo:SELETOR_DE_NIVEIS|SeletorNiveis_clock:topo_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vetor1Hz SeletorNiveis_Clock.vhd(40) " "VHDL Process Statement warning at SeletorNiveis_Clock.vhd(40): signal \"vetor1Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SeletorNiveis_Clock.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/SeletorNiveis_Clock.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1448848459692 "|SLOTMACHINE|SeletorNiveis_Topo:SELETOR_DE_NIVEIS|SeletorNiveis_clock:topo_clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SeletorNiveis_MUX SeletorNiveis_Topo:SELETOR_DE_NIVEIS\|SeletorNiveis_MUX:topo_mux " "Elaborating entity \"SeletorNiveis_MUX\" for hierarchy \"SeletorNiveis_Topo:SELETOR_DE_NIVEIS\|SeletorNiveis_MUX:topo_mux\"" {  } { { "SeletorNiveis_Topo.vhd" "topo_mux" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/SeletorNiveis_Topo.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448848459692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controlador_Topo Controlador_Topo:CONTROLADOR " "Elaborating entity \"Controlador_Topo\" for hierarchy \"Controlador_Topo:CONTROLADOR\"" {  } { { "SLOTMACHINE.vhd" "CONTROLADOR" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/SLOTMACHINE.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448848459692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controlador_FSM_Control Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL " "Elaborating entity \"Controlador_FSM_Control\" for hierarchy \"Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\"" {  } { { "Controlador_Topo.vhd" "FSM_CONTROL" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Controlador_Topo.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448848459692 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ESTADOS Controlador_FSM_Control.vhd(25) " "VHDL Signal Declaration warning at Controlador_FSM_Control.vhd(25): used implicit default value for signal \"ESTADOS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Controlador_FSM_Control.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Controlador_FSM_Control.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1448848459692 "|SLOTMACHINE|Controlador_Topo:CONTROLADOR|Controlador_FSM_Control:FSM_CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INCREMENTA_RODADAS Controlador_FSM_Control.vhd(144) " "VHDL Process Statement warning at Controlador_FSM_Control.vhd(144): signal \"INCREMENTA_RODADAS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controlador_FSM_Control.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Controlador_FSM_Control.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1448848459692 "|SLOTMACHINE|Controlador_Topo:CONTROLADOR|Controlador_FSM_Control:FSM_CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INCREMENTA_RODADAS Controlador_FSM_Control.vhd(148) " "VHDL Process Statement warning at Controlador_FSM_Control.vhd(148): signal \"INCREMENTA_RODADAS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controlador_FSM_Control.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Controlador_FSM_Control.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1448848459692 "|SLOTMACHINE|Controlador_Topo:CONTROLADOR|Controlador_FSM_Control:FSM_CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SEM_CREDITO Controlador_FSM_Control.vhd(148) " "VHDL Process Statement warning at Controlador_FSM_Control.vhd(148): signal \"SEM_CREDITO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controlador_FSM_Control.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Controlador_FSM_Control.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1448848459692 "|SLOTMACHINE|Controlador_Topo:CONTROLADOR|Controlador_FSM_Control:FSM_CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RESET_CONTADOR Controlador_FSM_Control.vhd(52) " "VHDL Process Statement warning at Controlador_FSM_Control.vhd(52): inferring latch(es) for signal or variable \"RESET_CONTADOR\", which holds its previous value in one or more paths through the process" {  } { { "Controlador_FSM_Control.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Controlador_FSM_Control.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1448848459692 "|SLOTMACHINE|Controlador_Topo:CONTROLADOR|Controlador_FSM_Control:FSM_CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HABILITA_CREDITO Controlador_FSM_Control.vhd(52) " "VHDL Process Statement warning at Controlador_FSM_Control.vhd(52): inferring latch(es) for signal or variable \"HABILITA_CREDITO\", which holds its previous value in one or more paths through the process" {  } { { "Controlador_FSM_Control.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Controlador_FSM_Control.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1448848459692 "|SLOTMACHINE|Controlador_Topo:CONTROLADOR|Controlador_FSM_Control:FSM_CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C1 Controlador_FSM_Control.vhd(52) " "VHDL Process Statement warning at Controlador_FSM_Control.vhd(52): inferring latch(es) for signal or variable \"C1\", which holds its previous value in one or more paths through the process" {  } { { "Controlador_FSM_Control.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Controlador_FSM_Control.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1448848459692 "|SLOTMACHINE|Controlador_Topo:CONTROLADOR|Controlador_FSM_Control:FSM_CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C2 Controlador_FSM_Control.vhd(52) " "VHDL Process Statement warning at Controlador_FSM_Control.vhd(52): inferring latch(es) for signal or variable \"C2\", which holds its previous value in one or more paths through the process" {  } { { "Controlador_FSM_Control.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Controlador_FSM_Control.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1448848459692 "|SLOTMACHINE|Controlador_Topo:CONTROLADOR|Controlador_FSM_Control:FSM_CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C3 Controlador_FSM_Control.vhd(52) " "VHDL Process Statement warning at Controlador_FSM_Control.vhd(52): inferring latch(es) for signal or variable \"C3\", which holds its previous value in one or more paths through the process" {  } { { "Controlador_FSM_Control.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Controlador_FSM_Control.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1448848459692 "|SLOTMACHINE|Controlador_Topo:CONTROLADOR|Controlador_FSM_Control:FSM_CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CREDITO_23 Controlador_FSM_Control.vhd(52) " "VHDL Process Statement warning at Controlador_FSM_Control.vhd(52): inferring latch(es) for signal or variable \"CREDITO_23\", which holds its previous value in one or more paths through the process" {  } { { "Controlador_FSM_Control.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Controlador_FSM_Control.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1448848459692 "|SLOTMACHINE|Controlador_Topo:CONTROLADOR|Controlador_FSM_Control:FSM_CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "INCREMENTA_RODADAS Controlador_FSM_Control.vhd(52) " "VHDL Process Statement warning at Controlador_FSM_Control.vhd(52): inferring latch(es) for signal or variable \"INCREMENTA_RODADAS\", which holds its previous value in one or more paths through the process" {  } { { "Controlador_FSM_Control.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Controlador_FSM_Control.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1448848459692 "|SLOTMACHINE|Controlador_Topo:CONTROLADOR|Controlador_FSM_Control:FSM_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INCREMENTA_RODADAS\[0\] Controlador_FSM_Control.vhd(52) " "Inferred latch for \"INCREMENTA_RODADAS\[0\]\" at Controlador_FSM_Control.vhd(52)" {  } { { "Controlador_FSM_Control.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Controlador_FSM_Control.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1448848459692 "|SLOTMACHINE|Controlador_Topo:CONTROLADOR|Controlador_FSM_Control:FSM_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INCREMENTA_RODADAS\[1\] Controlador_FSM_Control.vhd(52) " "Inferred latch for \"INCREMENTA_RODADAS\[1\]\" at Controlador_FSM_Control.vhd(52)" {  } { { "Controlador_FSM_Control.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Controlador_FSM_Control.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1448848459692 "|SLOTMACHINE|Controlador_Topo:CONTROLADOR|Controlador_FSM_Control:FSM_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INCREMENTA_RODADAS\[2\] Controlador_FSM_Control.vhd(52) " "Inferred latch for \"INCREMENTA_RODADAS\[2\]\" at Controlador_FSM_Control.vhd(52)" {  } { { "Controlador_FSM_Control.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Controlador_FSM_Control.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1448848459692 "|SLOTMACHINE|Controlador_Topo:CONTROLADOR|Controlador_FSM_Control:FSM_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INCREMENTA_RODADAS\[3\] Controlador_FSM_Control.vhd(52) " "Inferred latch for \"INCREMENTA_RODADAS\[3\]\" at Controlador_FSM_Control.vhd(52)" {  } { { "Controlador_FSM_Control.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Controlador_FSM_Control.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1448848459692 "|SLOTMACHINE|Controlador_Topo:CONTROLADOR|Controlador_FSM_Control:FSM_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CREDITO_23 Controlador_FSM_Control.vhd(52) " "Inferred latch for \"CREDITO_23\" at Controlador_FSM_Control.vhd(52)" {  } { { "Controlador_FSM_Control.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Controlador_FSM_Control.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1448848459692 "|SLOTMACHINE|Controlador_Topo:CONTROLADOR|Controlador_FSM_Control:FSM_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C3 Controlador_FSM_Control.vhd(52) " "Inferred latch for \"C3\" at Controlador_FSM_Control.vhd(52)" {  } { { "Controlador_FSM_Control.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Controlador_FSM_Control.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1448848459692 "|SLOTMACHINE|Controlador_Topo:CONTROLADOR|Controlador_FSM_Control:FSM_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C2 Controlador_FSM_Control.vhd(52) " "Inferred latch for \"C2\" at Controlador_FSM_Control.vhd(52)" {  } { { "Controlador_FSM_Control.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Controlador_FSM_Control.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1448848459692 "|SLOTMACHINE|Controlador_Topo:CONTROLADOR|Controlador_FSM_Control:FSM_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C1 Controlador_FSM_Control.vhd(52) " "Inferred latch for \"C1\" at Controlador_FSM_Control.vhd(52)" {  } { { "Controlador_FSM_Control.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Controlador_FSM_Control.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1448848459692 "|SLOTMACHINE|Controlador_Topo:CONTROLADOR|Controlador_FSM_Control:FSM_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HABILITA_CREDITO Controlador_FSM_Control.vhd(52) " "Inferred latch for \"HABILITA_CREDITO\" at Controlador_FSM_Control.vhd(52)" {  } { { "Controlador_FSM_Control.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Controlador_FSM_Control.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1448848459692 "|SLOTMACHINE|Controlador_Topo:CONTROLADOR|Controlador_FSM_Control:FSM_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESET_CONTADOR Controlador_FSM_Control.vhd(52) " "Inferred latch for \"RESET_CONTADOR\" at Controlador_FSM_Control.vhd(52)" {  } { { "Controlador_FSM_Control.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Controlador_FSM_Control.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1448848459692 "|SLOTMACHINE|Controlador_Topo:CONTROLADOR|Controlador_FSM_Control:FSM_CONTROL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controlador_decod Controlador_Topo:CONTROLADOR\|Controlador_decod:FSM_ESTADOS_DECOD " "Elaborating entity \"Controlador_decod\" for hierarchy \"Controlador_Topo:CONTROLADOR\|Controlador_decod:FSM_ESTADOS_DECOD\"" {  } { { "Controlador_Topo.vhd" "FSM_ESTADOS_DECOD" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Controlador_Topo.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448848459692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sequenciadores_Topo Sequenciadores_Topo:SEQUENCIADORES " "Elaborating entity \"Sequenciadores_Topo\" for hierarchy \"Sequenciadores_Topo:SEQUENCIADORES\"" {  } { { "SLOTMACHINE.vhd" "SEQUENCIADORES" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/SLOTMACHINE.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448848459707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sequenciadores_FSM_C1 Sequenciadores_Topo:SEQUENCIADORES\|Sequenciadores_FSM_C1:afsm_c1 " "Elaborating entity \"Sequenciadores_FSM_C1\" for hierarchy \"Sequenciadores_Topo:SEQUENCIADORES\|Sequenciadores_FSM_C1:afsm_c1\"" {  } { { "Sequenciadores_Topo.vhd" "afsm_c1" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Sequenciadores_Topo.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448848459707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sequenciadores_FSM_C2 Sequenciadores_Topo:SEQUENCIADORES\|Sequenciadores_FSM_C2:afsm_c2 " "Elaborating entity \"Sequenciadores_FSM_C2\" for hierarchy \"Sequenciadores_Topo:SEQUENCIADORES\|Sequenciadores_FSM_C2:afsm_c2\"" {  } { { "Sequenciadores_Topo.vhd" "afsm_c2" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Sequenciadores_Topo.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448848459707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sequenciadores_FSM_C3 Sequenciadores_Topo:SEQUENCIADORES\|Sequenciadores_FSM_C3:afsm_c3 " "Elaborating entity \"Sequenciadores_FSM_C3\" for hierarchy \"Sequenciadores_Topo:SEQUENCIADORES\|Sequenciadores_FSM_C3:afsm_c3\"" {  } { { "Sequenciadores_Topo.vhd" "afsm_c3" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Sequenciadores_Topo.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448848459707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sequenciadores_decod Sequenciadores_Topo:SEQUENCIADORES\|Sequenciadores_decod:adecod_c1 " "Elaborating entity \"Sequenciadores_decod\" for hierarchy \"Sequenciadores_Topo:SEQUENCIADORES\|Sequenciadores_decod:adecod_c1\"" {  } { { "Sequenciadores_Topo.vhd" "adecod_c1" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Sequenciadores_Topo.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448848459707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparador_Topo Comparador_Topo:COMPARADOR " "Elaborating entity \"Comparador_Topo\" for hierarchy \"Comparador_Topo:COMPARADOR\"" {  } { { "SLOTMACHINE.vhd" "COMPARADOR" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/SLOTMACHINE.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448848459707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_ROM Comparador_Topo:COMPARADOR\|comparador_ROM:ROM " "Elaborating entity \"comparador_ROM\" for hierarchy \"Comparador_Topo:COMPARADOR\|comparador_ROM:ROM\"" {  } { { "Comparador_Topo.vhd" "ROM" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Comparador_Topo.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448848459707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hab_AND_data Comparador_Topo:COMPARADOR\|Hab_AND_data:HAB_AND_ROM " "Elaborating entity \"Hab_AND_data\" for hierarchy \"Comparador_Topo:COMPARADOR\|Hab_AND_data:HAB_AND_ROM\"" {  } { { "Comparador_Topo.vhd" "HAB_AND_ROM" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Comparador_Topo.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448848459707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorCredito_Topo ContadorCredito_Topo:CONTADOR_DE_CREDITO " "Elaborating entity \"ContadorCredito_Topo\" for hierarchy \"ContadorCredito_Topo:CONTADOR_DE_CREDITO\"" {  } { { "SLOTMACHINE.vhd" "CONTADOR_DE_CREDITO" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/SLOTMACHINE.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448848459707 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "saida_registrador_somador ContadorCredito_Topo.vhd(68) " "VHDL Signal Declaration warning at ContadorCredito_Topo.vhd(68): used implicit default value for signal \"saida_registrador_somador\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ContadorCredito_Topo.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/ContadorCredito_Topo.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1448848459707 "|SLOTMACHINE|ContadorCredito_Topo:CONTADOR_DE_CREDITO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorCredito_Somador ContadorCredito_Topo:CONTADOR_DE_CREDITO\|ContadorCredito_Somador:SOMADOR_SUBTRATOR " "Elaborating entity \"ContadorCredito_Somador\" for hierarchy \"ContadorCredito_Topo:CONTADOR_DE_CREDITO\|ContadorCredito_Somador:SOMADOR_SUBTRATOR\"" {  } { { "ContadorCredito_Topo.vhd" "SOMADOR_SUBTRATOR" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/ContadorCredito_Topo.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448848459723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorCredito_Mux ContadorCredito_Topo:CONTADOR_DE_CREDITO\|ContadorCredito_Mux:MUX_REGISTRADOR " "Elaborating entity \"ContadorCredito_Mux\" for hierarchy \"ContadorCredito_Topo:CONTADOR_DE_CREDITO\|ContadorCredito_Mux:MUX_REGISTRADOR\"" {  } { { "ContadorCredito_Topo.vhd" "MUX_REGISTRADOR" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/ContadorCredito_Topo.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448848459724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorCredito_Comb ContadorCredito_Topo:CONTADOR_DE_CREDITO\|ContadorCredito_Comb:COMB_REGISTRADOR " "Elaborating entity \"ContadorCredito_Comb\" for hierarchy \"ContadorCredito_Topo:CONTADOR_DE_CREDITO\|ContadorCredito_Comb:COMB_REGISTRADOR\"" {  } { { "ContadorCredito_Topo.vhd" "COMB_REGISTRADOR" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/ContadorCredito_Topo.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448848459726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorCredito_Registrador ContadorCredito_Topo:CONTADOR_DE_CREDITO\|ContadorCredito_Registrador:REGISTRADOR " "Elaborating entity \"ContadorCredito_Registrador\" for hierarchy \"ContadorCredito_Topo:CONTADOR_DE_CREDITO\|ContadorCredito_Registrador:REGISTRADOR\"" {  } { { "ContadorCredito_Topo.vhd" "REGISTRADOR" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/ContadorCredito_Topo.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448848459727 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "SeletorNiveis_Topo:SELETOR_DE_NIVEIS\|SeletorNiveis_MUX:topo_mux\|f " "Found clock multiplexer SeletorNiveis_Topo:SELETOR_DE_NIVEIS\|SeletorNiveis_MUX:topo_mux\|f" {  } { { "SeletorNiveis_Mux.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/SeletorNiveis_Mux.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1448848460897 "|SLOTMACHINE|SeletorNiveis_Topo:SELETOR_DE_NIVEIS|SeletorNiveis_MUX:topo_mux|f"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1448848460897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|INCREMENTA_RODADAS\[0\] " "Latch Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|INCREMENTA_RODADAS\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|EA.E6 " "Ports D and ENA on the latch are fed by the same signal Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|EA.E6" {  } { { "Controlador_FSM_Control.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Controlador_FSM_Control.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1448848463627 ""}  } { { "Controlador_FSM_Control.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Controlador_FSM_Control.vhd" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1448848463627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|INCREMENTA_RODADAS\[1\] " "Latch Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|INCREMENTA_RODADAS\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|EA.E6 " "Ports D and ENA on the latch are fed by the same signal Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|EA.E6" {  } { { "Controlador_FSM_Control.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Controlador_FSM_Control.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1448848463627 ""}  } { { "Controlador_FSM_Control.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Controlador_FSM_Control.vhd" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1448848463627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|INCREMENTA_RODADAS\[2\] " "Latch Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|INCREMENTA_RODADAS\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|EA.E6 " "Ports D and ENA on the latch are fed by the same signal Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|EA.E6" {  } { { "Controlador_FSM_Control.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Controlador_FSM_Control.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1448848463627 ""}  } { { "Controlador_FSM_Control.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Controlador_FSM_Control.vhd" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1448848463627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|INCREMENTA_RODADAS\[3\] " "Latch Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|INCREMENTA_RODADAS\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|EA.E6 " "Ports D and ENA on the latch are fed by the same signal Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|EA.E6" {  } { { "Controlador_FSM_Control.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Controlador_FSM_Control.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1448848463627 ""}  } { { "Controlador_FSM_Control.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Controlador_FSM_Control.vhd" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1448848463627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|CREDITO_23 " "Latch Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|CREDITO_23 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|EA.E2 " "Ports D and ENA on the latch are fed by the same signal Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|EA.E2" {  } { { "Controlador_FSM_Control.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Controlador_FSM_Control.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1448848463627 ""}  } { { "Controlador_FSM_Control.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Controlador_FSM_Control.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1448848463627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|HABILITA_CREDITO " "Latch Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|HABILITA_CREDITO has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|EA.E6 " "Ports D and ENA on the latch are fed by the same signal Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|EA.E6" {  } { { "Controlador_FSM_Control.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Controlador_FSM_Control.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1448848463627 ""}  } { { "Controlador_FSM_Control.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Controlador_FSM_Control.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1448848463627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|RESET_CONTADOR " "Latch Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|RESET_CONTADOR has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|EA.E1 " "Ports D and ENA on the latch are fed by the same signal Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|EA.E1" {  } { { "Controlador_FSM_Control.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Controlador_FSM_Control.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1448848463627 ""}  } { { "Controlador_FSM_Control.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/Controlador_FSM_Control.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1448848463627 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "SLOTMACHINE.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/SLOTMACHINE.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448848463767 "|SLOTMACHINE|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "SLOTMACHINE.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/SLOTMACHINE.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448848463767 "|SLOTMACHINE|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "SLOTMACHINE.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/SLOTMACHINE.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448848463767 "|SLOTMACHINE|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "SLOTMACHINE.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/SLOTMACHINE.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448848463767 "|SLOTMACHINE|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "SLOTMACHINE.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/SLOTMACHINE.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448848463767 "|SLOTMACHINE|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "SLOTMACHINE.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/SLOTMACHINE.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448848463767 "|SLOTMACHINE|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "SLOTMACHINE.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/SLOTMACHINE.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448848463767 "|SLOTMACHINE|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "SLOTMACHINE.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/SLOTMACHINE.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448848463767 "|SLOTMACHINE|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "SLOTMACHINE.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/SLOTMACHINE.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448848463767 "|SLOTMACHINE|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "SLOTMACHINE.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/SLOTMACHINE.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448848463767 "|SLOTMACHINE|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "SLOTMACHINE.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/SLOTMACHINE.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448848463767 "|SLOTMACHINE|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "SLOTMACHINE.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/SLOTMACHINE.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448848463767 "|SLOTMACHINE|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "SLOTMACHINE.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/SLOTMACHINE.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448848463767 "|SLOTMACHINE|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "SLOTMACHINE.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/SLOTMACHINE.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448848463767 "|SLOTMACHINE|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "SLOTMACHINE.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/SLOTMACHINE.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448848463767 "|SLOTMACHINE|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "SLOTMACHINE.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/SLOTMACHINE.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448848463767 "|SLOTMACHINE|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "SLOTMACHINE.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/SLOTMACHINE.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448848463767 "|SLOTMACHINE|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "SLOTMACHINE.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/SLOTMACHINE.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448848463767 "|SLOTMACHINE|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "SLOTMACHINE.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/SLOTMACHINE.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448848463767 "|SLOTMACHINE|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "SLOTMACHINE.vhd" "" { Text "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/SLOTMACHINE.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448848463767 "|SLOTMACHINE|HEX4[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1448848463767 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1448848464173 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1448848466919 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448848466919 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "242 " "Implemented 242 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1448848469399 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1448848469399 ""} { "Info" "ICUT_CUT_TM_LCELLS" "186 " "Implemented 186 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1448848469399 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1448848469399 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "870 " "Peak virtual memory: 870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1448848469508 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 29 23:54:29 2015 " "Processing ended: Sun Nov 29 23:54:29 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1448848469508 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1448848469508 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1448848469508 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1448848469508 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1448848480972 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1448848480972 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 29 23:54:36 2015 " "Processing started: Sun Nov 29 23:54:36 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1448848480972 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1448848480972 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SlotMachineCompleta -c SlotMachineCompleta " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SlotMachineCompleta -c SlotMachineCompleta" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1448848480972 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1448848481122 ""}
{ "Info" "0" "" "Project  = SlotMachineCompleta" {  } {  } 0 0 "Project  = SlotMachineCompleta" 0 0 "Fitter" 0 0 1448848481132 ""}
{ "Info" "0" "" "Revision = SlotMachineCompleta" {  } {  } 0 0 "Revision = SlotMachineCompleta" 0 0 "Fitter" 0 0 1448848481132 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1448848481532 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SlotMachineCompleta 5CSEMA5F31C7 " "Selected device 5CSEMA5F31C7 for design \"SlotMachineCompleta\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1448848481693 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1448848481853 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1448848481853 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1448848482916 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1448848484059 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1448848485704 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "56 56 " "No exact pin location assignment(s) for 56 pins of 56 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1448848486601 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1448848510446 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock_50~inputCLKENA0 26 global CLKCTRL_G11 " "clock_50~inputCLKENA0 with 26 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1448848510878 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1448848510878 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1448848510879 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1448848511206 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1448848511217 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1448848511219 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1448848511220 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1448848511221 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1448848511222 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1448848514732 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SlotMachineCompleta.sdc " "Synopsys Design Constraints File file not found: 'SlotMachineCompleta.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1448848514735 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1448848514737 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "SELETOR_DE_NIVEIS\|topo_clock\|Add1~1\|combout " "Node \"SELETOR_DE_NIVEIS\|topo_clock\|Add1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1448848514747 ""} { "Warning" "WSTA_SCC_NODE" "SELETOR_DE_NIVEIS\|topo_clock\|Add1~1\|dataa " "Node \"SELETOR_DE_NIVEIS\|topo_clock\|Add1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1448848514747 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1448848514747 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SELETOR_DE_NIVEIS\|topo_mux\|f  from: datac  to: combout " "Cell: SELETOR_DE_NIVEIS\|topo_mux\|f  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1448848514768 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1448848514768 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1448848514776 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1448848514781 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1448848514783 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1448848514858 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1448848514859 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1448848514859 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:30 " "Fitter preparation operations ending: elapsed time is 00:00:30" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1448848515339 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1448848527878 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1448848528806 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1448848532322 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1448848533649 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1448848536568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1448848536568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1448848539854 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X78_Y0 X89_Y10 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10" {  } { { "loc" "" { Generic "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10"} { { 12 { 0 ""} 78 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1448848550077 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1448848550077 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1448848560442 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1448848560442 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1448848560450 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.31 " "Total time spent on timing analysis during the Fitter is 1.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1448848565155 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1448848565472 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1448848566718 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1448848566909 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1448848568973 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:12 " "Fitter post-fit operations ending: elapsed time is 00:00:12" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1448848577777 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/output_files/SlotMachineCompleta.fit.smsg " "Generated suppressed messages file C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/output_files/SlotMachineCompleta.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1448848578762 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2576 " "Peak virtual memory: 2576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1448848580347 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 29 23:56:20 2015 " "Processing ended: Sun Nov 29 23:56:20 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1448848580347 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:44 " "Elapsed time: 00:01:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1448848580347 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:12 " "Total CPU time (on all processors): 00:02:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1448848580347 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1448848580347 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1448848591568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1448848591571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 29 23:56:31 2015 " "Processing started: Sun Nov 29 23:56:31 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1448848591571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1448848591571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SlotMachineCompleta -c SlotMachineCompleta " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SlotMachineCompleta -c SlotMachineCompleta" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1448848591571 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1448848605684 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "856 " "Peak virtual memory: 856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1448848611009 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 29 23:56:51 2015 " "Processing ended: Sun Nov 29 23:56:51 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1448848611009 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1448848611009 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1448848611009 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1448848611009 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1448848611804 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1448848618778 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1448848618794 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 29 23:56:58 2015 " "Processing started: Sun Nov 29 23:56:58 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1448848618794 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848618794 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SlotMachineCompleta -c SlotMachineCompleta " "Command: quartus_sta SlotMachineCompleta -c SlotMachineCompleta" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848618794 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1448848619309 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848620504 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848620582 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848620582 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848621596 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SlotMachineCompleta.sdc " "Synopsys Design Constraints File file not found: 'SlotMachineCompleta.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848621643 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848621643 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_50 clock_50 " "create_clock -period 1.000 -name clock_50 clock_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1448848621643 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW9 SW9 " "create_clock -period 1.000 -name SW9 SW9" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1448848621643 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|EA.E1 Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|EA.E1 " "create_clock -period 1.000 -name Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|EA.E1 Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|EA.E1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1448848621643 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY3 KEY3 " "create_clock -period 1.000 -name KEY3 KEY3" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1448848621643 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848621643 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "SELETOR_DE_NIVEIS\|topo_clock\|Add1~1\|combout " "Node \"SELETOR_DE_NIVEIS\|topo_clock\|Add1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1448848621643 ""} { "Warning" "WSTA_SCC_NODE" "SELETOR_DE_NIVEIS\|topo_clock\|Add1~1\|datab " "Node \"SELETOR_DE_NIVEIS\|topo_clock\|Add1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1448848621643 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848621643 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SELETOR_DE_NIVEIS\|topo_mux\|f  from: datad  to: combout " "Cell: SELETOR_DE_NIVEIS\|topo_mux\|f  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1448848621659 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848621659 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848621659 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848621674 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1448848621705 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1448848621752 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1448848621815 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848621815 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.725 " "Worst-case setup slack is -7.725" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848621815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848621815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.725             -54.709 Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|EA.E1  " "   -7.725             -54.709 Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|EA.E1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848621815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.142            -392.295 SW9  " "   -7.142            -392.295 SW9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848621815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.223             -22.543 KEY3  " "   -5.223             -22.543 KEY3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848621815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.916             -99.472 clock_50  " "   -2.916             -99.472 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848621815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848621815 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.057 " "Worst-case hold slack is 0.057" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848621815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848621815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.057               0.000 KEY3  " "    0.057               0.000 KEY3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848621815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 SW9  " "    0.359               0.000 SW9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848621815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 clock_50  " "    0.452               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848621815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.818               0.000 Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|EA.E1  " "    0.818               0.000 Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|EA.E1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848621815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848621815 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.874 " "Worst-case recovery slack is -5.874" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848621815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848621815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.874             -23.481 SW9  " "   -5.874             -23.481 SW9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848621815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848621815 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.484 " "Worst-case removal slack is 2.484" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848621893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848621893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.484               0.000 SW9  " "    2.484               0.000 SW9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848621893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848621893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.742 " "Worst-case minimum pulse width slack is -0.742" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848621908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848621908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742             -69.505 SW9  " "   -0.742             -69.505 SW9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848621908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -29.104 clock_50  " "   -0.538             -29.104 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848621908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.067              -0.198 KEY3  " "   -0.067              -0.198 KEY3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848621908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|EA.E1  " "    0.173               0.000 Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|EA.E1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848621908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848621908 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1448848621971 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848622064 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848624972 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SELETOR_DE_NIVEIS\|topo_mux\|f  from: datad  to: combout " "Cell: SELETOR_DE_NIVEIS\|topo_mux\|f  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1448848625159 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848625159 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848625190 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1448848625190 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848625190 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.576 " "Worst-case setup slack is -7.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848625206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848625206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.576             -53.634 Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|EA.E1  " "   -7.576             -53.634 Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|EA.E1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848625206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.836            -377.752 SW9  " "   -6.836            -377.752 SW9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848625206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.077             -21.795 KEY3  " "   -5.077             -21.795 KEY3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848625206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.927             -99.969 clock_50  " "   -2.927             -99.969 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848625206 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848625206 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.156 " "Worst-case hold slack is -0.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848625206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848625206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.156              -0.156 KEY3  " "   -0.156              -0.156 KEY3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848625206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 SW9  " "    0.369               0.000 SW9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848625206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 clock_50  " "    0.456               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848625206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.856               0.000 Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|EA.E1  " "    0.856               0.000 Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|EA.E1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848625206 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848625206 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.594 " "Worst-case recovery slack is -5.594" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848625206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848625206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.594             -22.359 SW9  " "   -5.594             -22.359 SW9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848625206 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848625206 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.273 " "Worst-case removal slack is 2.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848625206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848625206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.273               0.000 SW9  " "    2.273               0.000 SW9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848625206 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848625206 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.718 " "Worst-case minimum pulse width slack is -0.718" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848625206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848625206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.718             -68.333 SW9  " "   -0.718             -68.333 SW9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848625206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -29.684 clock_50  " "   -0.538             -29.684 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848625206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.059              -0.210 KEY3  " "   -0.059              -0.210 KEY3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848625206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.202               0.000 Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|EA.E1  " "    0.202               0.000 Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|EA.E1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848625206 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848625206 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1448848625237 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848625689 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848627452 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SELETOR_DE_NIVEIS\|topo_mux\|f  from: datad  to: combout " "Cell: SELETOR_DE_NIVEIS\|topo_mux\|f  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1448848627561 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848627561 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848627577 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1448848627577 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848627577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.233 " "Worst-case setup slack is -4.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848627593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848627593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.233            -233.779 SW9  " "   -4.233            -233.779 SW9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848627593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.590             -24.687 Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|EA.E1  " "   -3.590             -24.687 Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|EA.E1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848627593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.984              -9.634 KEY3  " "   -2.984              -9.634 KEY3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848627593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.958             -30.796 clock_50  " "   -0.958             -30.796 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848627593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848627593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.212 " "Worst-case hold slack is -0.212" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848627593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848627593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.212              -0.212 KEY3  " "   -0.212              -0.212 KEY3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848627593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 SW9  " "    0.139               0.000 SW9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848627593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 clock_50  " "    0.206               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848627593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.314               0.000 Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|EA.E1  " "    0.314               0.000 Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|EA.E1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848627593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848627593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.015 " "Worst-case recovery slack is -3.015" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848627593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848627593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.015             -12.057 SW9  " "   -3.015             -12.057 SW9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848627593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848627593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.823 " "Worst-case removal slack is 1.823" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848627593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848627593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.823               0.000 SW9  " "    1.823               0.000 SW9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848627593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848627593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.574 " "Worst-case minimum pulse width slack is -0.574" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848627593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848627593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.574             -36.870 SW9  " "   -0.574             -36.870 SW9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848627593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.315              -3.175 KEY3  " "   -0.315              -3.175 KEY3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848627593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.077              -2.803 clock_50  " "   -0.077              -2.803 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848627593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|EA.E1  " "    0.228               0.000 Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|EA.E1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848627593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848627593 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1448848627624 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SELETOR_DE_NIVEIS\|topo_mux\|f  from: datad  to: combout " "Cell: SELETOR_DE_NIVEIS\|topo_mux\|f  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1448848627936 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848627936 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848627967 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1448848627967 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848627967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.648 " "Worst-case setup slack is -3.648" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848627983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848627983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.648            -201.810 SW9  " "   -3.648            -201.810 SW9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848627983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.200             -22.522 Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|EA.E1  " "   -3.200             -22.522 Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|EA.E1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848627983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.449              -8.060 KEY3  " "   -2.449              -8.060 KEY3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848627983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.811             -25.881 clock_50  " "   -0.811             -25.881 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848627983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848627983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.287 " "Worst-case hold slack is -0.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848627983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848627983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.287              -0.287 KEY3  " "   -0.287              -0.287 KEY3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848627983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.124               0.000 SW9  " "    0.124               0.000 SW9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848627983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 clock_50  " "    0.194               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848627983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|EA.E1  " "    0.304               0.000 Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|EA.E1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848627983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848627983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.619 " "Worst-case recovery slack is -2.619" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848627983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848627983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.619             -10.473 SW9  " "   -2.619             -10.473 SW9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848627983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848627983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.532 " "Worst-case removal slack is 1.532" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848627983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848627983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.532               0.000 SW9  " "    1.532               0.000 SW9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848627983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848627983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.534 " "Worst-case minimum pulse width slack is -0.534" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848627983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848627983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.534             -34.934 SW9  " "   -0.534             -34.934 SW9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848627983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.252              -2.527 KEY3  " "   -0.252              -2.527 KEY3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848627983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.078              -2.828 clock_50  " "   -0.078              -2.828 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848627983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|EA.E1  " "    0.282               0.000 Controlador_Topo:CONTROLADOR\|Controlador_FSM_Control:FSM_CONTROL\|EA.E1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1448848627983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848627983 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848631431 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848631447 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1194 " "Peak virtual memory: 1194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1448848631541 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 29 23:57:11 2015 " "Processing ended: Sun Nov 29 23:57:11 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1448848631541 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1448848631541 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1448848631541 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848631541 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1448848640201 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1448848640217 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 29 23:57:19 2015 " "Processing started: Sun Nov 29 23:57:19 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1448848640217 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1448848640217 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SlotMachineCompleta -c SlotMachineCompleta " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SlotMachineCompleta -c SlotMachineCompleta" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1448848640217 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "EDA Netlist Writer" 0 -1 1448848641730 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SlotMachineCompleta.vho C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/simulation/modelsim/ simulation " "Generated file SlotMachineCompleta.vho in folder \"C:/Users/Hetfield/Documents/GIT CLONE/SlotMachine_reform/SLOT MACHINE REFORM/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1448848642557 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "773 " "Peak virtual memory: 773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1448848642697 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 29 23:57:22 2015 " "Processing ended: Sun Nov 29 23:57:22 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1448848642697 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1448848642697 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1448848642697 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1448848642697 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 69 s " "Quartus Prime Full Compilation was successful. 0 errors, 69 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1448848643337 ""}
