vendor_name = ModelSim
source_file = 1, D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/xor_module.sv
source_file = 1, D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/substractor_nbits.sv
source_file = 1, D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/shifter_nbits.sv
source_file = 1, D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/or_module.sv
source_file = 1, D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/not_module.sv
source_file = 1, D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/mux_10to1.sv
source_file = 1, D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/full_substractor.sv
source_file = 1, D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/full_adder.sv
source_file = 1, D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/display_converter.sv
source_file = 1, D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/deco_2_4.sv
source_file = 1, D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/and_module.sv
source_file = 1, D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/ALU.sv
source_file = 1, D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/adder_nbits.sv
source_file = 1, D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/mux_2_1.sv
source_file = 1, D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/mux_4_1.sv
source_file = 1, D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/Add4Bit.sv
source_file = 1, D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/cond_logic.sv
source_file = 1, D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/cond_check.sv
source_file = 1, D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/mult_module.sv
source_file = 1, D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/div_module.sv
source_file = 1, D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/div_module_tb.sv
source_file = 1, D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/mult_module_tb.sv
source_file = 1, D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/Control_Unit_Decoder.sv
source_file = 1, D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/Processor_Image.sv
source_file = 1, D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/PC_Logic.sv
source_file = 1, D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/Main_Decoder.sv
source_file = 1, D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv
source_file = 1, D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/Control_Unit.sv
source_file = 1, D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/control_unit_tb.sv
source_file = 1, D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/ROM_contents.mif
source_file = 1, D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/RegisterFile.sv
source_file = 1, D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/RAM_contents.mif
source_file = 1, D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/ARMV4_Processor.sv
source_file = 1, D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/simple_ff.sv
source_file = 1, D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/Extend_24_to_32.sv
source_file = 1, D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/Register_File_tb.sv
source_file = 1, D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/Processor_RAM.qip
source_file = 1, D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/Processor_RAM.v
source_file = 1, D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/Processor_ROM.qip
source_file = 1, D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/Processor_ROM.v
source_file = 1, D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/ControladorGrafico.sv
source_file = 1, D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/clkdiv.sv
source_file = 1, D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/MatrixFiller.sv
source_file = 1, D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/CheckAlg.sv
source_file = 1, D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/db/Processor_Image.cbx.xml
design_name = Control_Unit
instance = comp, \reg_src[0]~output , reg_src[0]~output, Control_Unit, 1
instance = comp, \reg_src[1]~output , reg_src[1]~output, Control_Unit, 1
instance = comp, \imm_src[0]~output , imm_src[0]~output, Control_Unit, 1
instance = comp, \imm_src[1]~output , imm_src[1]~output, Control_Unit, 1
instance = comp, \PCSrc~output , PCSrc~output, Control_Unit, 1
instance = comp, \RegWrite~output , RegWrite~output, Control_Unit, 1
instance = comp, \MemWrite~output , MemWrite~output, Control_Unit, 1
instance = comp, \mem_to_reg~output , mem_to_reg~output, Control_Unit, 1
instance = comp, \alu_src~output , alu_src~output, Control_Unit, 1
instance = comp, \op[1]~input , op[1]~input, Control_Unit, 1
instance = comp, \op[0]~input , op[0]~input, Control_Unit, 1
instance = comp, \cud|main_decoder|Mux2~0 , cud|main_decoder|Mux2~0, Control_Unit, 1
instance = comp, \rd[3]~input , rd[3]~input, Control_Unit, 1
instance = comp, \rd[2]~input , rd[2]~input, Control_Unit, 1
instance = comp, \rd[1]~input , rd[1]~input, Control_Unit, 1
instance = comp, \rd[0]~input , rd[0]~input, Control_Unit, 1
instance = comp, \CL|PCSrc~0 , CL|PCSrc~0, Control_Unit, 1
instance = comp, \clk~input , clk~input, Control_Unit, 1
instance = comp, \clk~inputCLKENA0 , clk~inputCLKENA0, Control_Unit, 1
instance = comp, \ALUFlags[2]~input , ALUFlags[2]~input, Control_Unit, 1
instance = comp, \reset~input , reset~input, Control_Unit, 1
instance = comp, \Cond[1]~input , Cond[1]~input, Control_Unit, 1
instance = comp, \funct[0]~input , funct[0]~input, Control_Unit, 1
instance = comp, \funct[4]~input , funct[4]~input, Control_Unit, 1
instance = comp, \funct[2]~input , funct[2]~input, Control_Unit, 1
instance = comp, \funct[1]~input , funct[1]~input, Control_Unit, 1
instance = comp, \funct[3]~input , funct[3]~input, Control_Unit, 1
instance = comp, \cud|alu_decoder|Mux1~0 , cud|alu_decoder|Mux1~0, Control_Unit, 1
instance = comp, \cud|alu_decoder|flag_w[1] , cud|alu_decoder|flag_w[1], Control_Unit, 1
instance = comp, \Cond[3]~input , Cond[3]~input, Control_Unit, 1
instance = comp, \Cond[0]~input , Cond[0]~input, Control_Unit, 1
instance = comp, \Cond[2]~input , Cond[2]~input, Control_Unit, 1
instance = comp, \ALUFlags[0]~input , ALUFlags[0]~input, Control_Unit, 1
instance = comp, \cud|alu_decoder|Mux2~0 , cud|alu_decoder|Mux2~0, Control_Unit, 1
instance = comp, \cud|alu_decoder|flag_w[0] , cud|alu_decoder|flag_w[0], Control_Unit, 1
instance = comp, \ALUFlags[3]~input , ALUFlags[3]~input, Control_Unit, 1
instance = comp, \CL|ff_1|q[1] , CL|ff_1|q[1], Control_Unit, 1
instance = comp, \ALUFlags[1]~input , ALUFlags[1]~input, Control_Unit, 1
instance = comp, \CL|ff_0|q[1]~feeder , CL|ff_0|q[1]~feeder, Control_Unit, 1
instance = comp, \CL|ff_0|q[1] , CL|ff_0|q[1], Control_Unit, 1
instance = comp, \CL|cc|Mux0~2 , CL|cc|Mux0~2, Control_Unit, 1
instance = comp, \CL|FlagWrite[0] , CL|FlagWrite[0], Control_Unit, 1
instance = comp, \CL|ff_0|q[0] , CL|ff_0|q[0], Control_Unit, 1
instance = comp, \CL|cc|Mux0~1 , CL|cc|Mux0~1, Control_Unit, 1
instance = comp, \CL|FlagWrite[1] , CL|FlagWrite[1], Control_Unit, 1
instance = comp, \CL|ff_1|q[0] , CL|ff_1|q[0], Control_Unit, 1
instance = comp, \CL|cc|Mux0~0 , CL|cc|Mux0~0, Control_Unit, 1
instance = comp, \CL|PCSrc~1 , CL|PCSrc~1, Control_Unit, 1
instance = comp, \cud|main_decoder|mem_to_reg~0 , cud|main_decoder|mem_to_reg~0, Control_Unit, 1
instance = comp, \CL|RegWrite , CL|RegWrite, Control_Unit, 1
instance = comp, \CL|MemWrite , CL|MemWrite, Control_Unit, 1
instance = comp, \funct[5]~input , funct[5]~input, Control_Unit, 1
instance = comp, \cud|main_decoder|Mux0~0 , cud|main_decoder|Mux0~0, Control_Unit, 1
instance = comp, \alu_control[0]~input , alu_control[0]~input, Control_Unit, 1
instance = comp, \alu_control[1]~input , alu_control[1]~input, Control_Unit, 1
instance = comp, \alu_control[2]~input , alu_control[2]~input, Control_Unit, 1
instance = comp, \alu_control[3]~input , alu_control[3]~input, Control_Unit, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, Control_Unit, 1
