# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Fibonacci_RTL.srcs/sources_1/new/display_controller.v" \
"../../../../Fibonacci_RTL.srcs/sources_1/new/fibo_rtl.v" \
"../../../../Fibonacci_RTL.srcs/sources_1/new/syn_tb_fibo.v" \
"../../../../Fibonacci_RTL.srcs/sim_1/new/tb_fibo_clock.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
