sys = {

    mem = {
        splitAddrs = False;
        controllers = 16;  # pseudo-channels

        type = "Channel";

        channelType = "DDR";

        # JESD235C: 8 GB, 8H, 16 pseudo-channels, 16 banks/pc, x64/pc, burst 4, 1 kB page/pc
		# HBM2 Samsung, ISSCC'16: 20 nm, 12 * 8 mm^2, 2.4 Gbps
        # HBM2 Hynix, ISSCC'18: 81.8 mm^2, 2.66 Gbps

        # 256 Mb per bank

        channelFreq = 1200;  # 2.4 Gbps TSV rate
        burstCount = 8;  # 64 bytes / x64
        pageSize = 1024;
        pagePolicy = "close";
        deviceIOWidth = 64;
        channelWidth = 64;
        queueDepth = 64;

        bankGroupsPerRank = 4;  # 4 bank groups
        banksPerRank = 16;  # 4 banks per group
        ranksPerChannel = 1;

        # JESD235C, Table 58: tRC = 48 ns, tRAS = 33 ns, tRP = 15 ns, tRFC = 350 ns for 8 Gb, tREFI = 3.9 us
        # JESD235C, Table 68: tCCDL/S = max(4, 2.8 ns) and 2 for BL = 4
        # GPU-DRAM, HPCA'17: HBM: tRCD/tCL/tRP = 14 ns, tRAS = 33 ns, tRRDL/S = 6 ns and 4 ns, tFAW = 16 ns,
        #                       tWTRL/S = 8 ns and 3 ns, tRTPL/S = 4 ns and 3 ns
        # FG-DRAM, MICRO'17, HBM2: tRCD/tCL/tRP = 16 ns, tRAS = 29 ns, tWR = 16 ns, tRRD = 2 ns, tFAW = 12 ns,
        #                       tWTRL/S = 8 ns and 3 ns
        # Newton, MICRO'20, HBM2E: tRCD/tCL/tRP = 14 ns, tRAS = 33 ns
        #
        # Summary:
        # tRCD/tCL/tRP, tRAS, tRRD, tFAW, tWTR, tRTP: use GPU-DRAM, HPCA'17, same in ns but higher tCK scaled from HBM to HBM2
        # tWR: use FG-DRAM, MICRO'17
        # For all timing, scale down a bit to match DDR4-2400

        timing = {
            tCAS = 17;  # 14 ~ 15 ns -> -083
            tRCD = 17;
            tRP = 17;
            tRAS = 39;  # 33 ns -> -083
            tCCD = 4;  # max(4, 2.8 ns) for BL = 4
            tCCD_S = 2;  # BL = 4
            tRRD = 8;  # 6 ns
            tRRD_S = 5;  # 4 ns
            tWTR = 9;  # 8 ns -> -083
            tWTR_S = 3;  # 3 ns -> -083
            tWR = 18;  # 16 ns -> -083
            tRTP = 5;  # 3 ~ 4 ns
            tFAW = 19;  # 16 ns
            tRTRS = 0;  # no bubble as in Wide I/O
            tRFC = 420;  # 350 ns for 8 Gb/channel
            tREFI = 4680;  # 3.9 us
            tXP = 0;  # no power-down
        };

        # Main power model: Rambus, 26 nm, 6F^2, x64
        #
        # -> IDD0/IDD2N/IDD4R/IDD4W/IDD5 = 75.2/62.7/709.0/724.1/178.8 mA
        # -> eACT, eRD = 535.8 pJ, 5.0 pJ/bit

        # Other models
        # - GPU-DRAM, HPCA'17
        #   -> eACT, eRD = 112 fJ/bit * 1 kB = 917.5 pJ, 1.48 + 2.31 = 3.79 pJ/bit
        #   ~~ higher eACT, lower eRD
        # - FG-DRAM, MICRO'17
        #   -> eACT, eRD = 909 pJ, 1.51 + 1.17 = 2.68 pJ/bit
        #   ~~ even higher eACT, even lower eRD
        # - HBM-PIM Samsung, ISSCC'21
        #   -> overall 4.47 pJ/bit
        #   == roughly match with 1/8 row buffer utilization

        power = {
            VDD = 1.2;
            IDD0 = 75.2;
            IDD2N = 62.7;
            IDD2P = 62.7;  # no power-down
            IDD3N = 65.7;  # IDD2N + 3 (1 kB BLSA)
            IDD3P = 65.7;  # no power-down
            IDD4R = 709.0;
            IDD4W = 724.1;
            IDD5 = 178.8;

            # TSV
            # C = 47.4 fF (TSV wideIO, JSSC'12), VDD = 1.2 V, f = 2 / tCK = 2.5 GHz, overheads = 50%
            # E = 1/2 * C * VDD^2 * (1 + addr/cmd overheads) = 50 fJ/bit
            # 0.4 pJ/bit for 8 dies
            # Also see HBM2 Hynix, ISSCC'18, Figure 12.3.1, 600 uA and 1 V at 3.3 Gbps

            channelWirePicoJoulePerBit = 0.4;
        };
    };
};

