module binary_counter(clk,reset,count);
  input clk,reset;
  output reg [1:0]count;
  always @(posedge clk or posedge reset)
    begin
      if(reset)
        begin 
          count<=2'b00;
        end
      else
        begin 
          count <= count+1;
        end
    end
endmodule
