$date
	Tue Apr 23 21:31:04 2024
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module testbench $end
$var reg 1 ! clk $end
$var reg 1 " input_sequence $end
$var reg 1 # reset $end
$scope module dfa $end
$var wire 1 ! clk $end
$var wire 1 " input_sequence $end
$var wire 1 # reset $end
$var wire 1 $ condition_met $end
$var parameter 3 % S0 $end
$var parameter 3 & S1 $end
$var parameter 3 ' S2 $end
$var reg 3 ( next_state [2:0] $end
$var reg 3 ) state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 '
b10 &
b1 %
$end
#0
$dumpvars
b1 )
b10 (
0$
1#
0"
0!
$end
#10
1!
#20
b10 )
0!
0#
#30
1!
#40
0!
#50
1!
#60
0!
#70
1!
#80
b100 (
0!
1"
#90
1!
#100
1$
b100 )
b10 (
0!
0"
#110
1!
#120
0$
b10 )
b100 (
0!
1"
#130
1!
#140
b1 (
1$
b100 )
0!
#150
1!
#160
0$
b1 )
b10 (
0!
0"
#170
1!
#180
b10 )
0!
#190
1!
#200
b100 (
0!
1"
#210
1!
#220
b1 (
1$
b100 )
0!
#230
1!
#240
0$
b1 )
0!
