// Seed: 2007441739
module module_0;
  wor id_1, id_2, id_3;
  genvar id_4;
  assign id_4 = 1;
  assign id_3 = 1 + id_2;
  supply0 id_5, id_6, id_7, id_8 = {id_6, 1};
  assign id_4 = 1'b0;
  wire id_9;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri1 id_1,
    output tri1 id_2
);
  wire  id_4;
  uwire id_5;
  module_0();
  assign {1}  = 1'b0;
  assign id_5 = id_1 !=? id_5;
endmodule
