Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/tongjie/ChampSim-master/ipc1_public/server_039.champsimtrace.xz
CPU 0 L1I next line prefetcher
CPU 0 L1D next line prefetcher

Warmup complete CPU 0 instructions: 5000004 cycles: 1727687 (Simulation time: 0 hr 0 min 10 sec) 

Heartbeat CPU 0 instructions: 10000000 cycles: 6144736 heartbeat IPC: 1.62741 cumulative IPC: 1.13198 (Simulation time: 0 hr 0 min 17 sec) 
Finished CPU 0 instructions: 5000000 cycles: 4417057 cumulative IPC: 1.13198 (Simulation time: 0 hr 0 min 17 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.13198 instructions: 5000000 cycles: 4417057
L1D TOTAL     ACCESS:    2264167  HIT:    2214302  MISS:      49865
L1D LOAD      ACCESS:     779784  HIT:     757564  MISS:      22220
L1D RFO       ACCESS:     718586  HIT:     711694  MISS:       6892
L1D PREFETCH  ACCESS:     765797  HIT:     745044  MISS:      20753
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    1696930  ISSUED:    1666890  USEFUL:      10393  USELESS:      30850
L1D AVERAGE MISS LATENCY: 14.8802 cycles
L1I TOTAL     ACCESS:    1136461  HIT:     622201  MISS:     514260
L1I LOAD      ACCESS:     873691  HIT:     573415  MISS:     300276
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:     262770  HIT:      48786  MISS:     213984
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    1083825  ISSUED:    1083825  USEFUL:     241083  USELESS:     182695
L1I AVERAGE MISS LATENCY: 12.8139 cycles
L2C TOTAL     ACCESS:     822877  HIT:     822844  MISS:         33
L2C LOAD      ACCESS:     268768  HIT:     268762  MISS:          6
L2C RFO       ACCESS:       6583  HIT:       6583  MISS:          0
L2C PREFETCH  ACCESS:     529674  HIT:     529647  MISS:         27
L2C WRITEBACK ACCESS:      17852  HIT:      17852  MISS:          0
L2C PREFETCH  REQUESTED:    1117135  ISSUED:    1117096  USEFUL:        447  USELESS:          6
L2C AVERAGE MISS LATENCY: 40.9697 cycles
LLC TOTAL     ACCESS:      94936  HIT:      94666  MISS:        270
LLC LOAD      ACCESS:          6  HIT:          5  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:      94929  HIT:      94660  MISS:        269
LLC WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        209  USELESS:          0
LLC AVERAGE MISS LATENCY: 166.637 cycles
Major fault: 0 Minor fault: 357
CPU 0 L1I next line prefetcher final stats
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         16  ROW_BUFFER_MISS:        254
 DBUS_CONGESTED:         18
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.8942% MPKI: 0.1798 Average ROB Occupancy at Mispredict: 27.5139

Branch types
NOT_BRANCH: 4149690 82.9938%
BRANCH_DIRECT_JUMP: 48952 0.97904%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 559322 11.1864%
BRANCH_DIRECT_CALL: 102718 2.05436%
BRANCH_INDIRECT_CALL: 18138 0.36276%
BRANCH_RETURN: 120839 2.41678%
BRANCH_OTHER: 0 0%

