<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="filt.cpp:22:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 99 has been inferred" BundleName="gmem" VarName="c" LoopLoc="filt.cpp:22:19" LoopName="VITIS_LOOP_22_1" ParentFunc="filt(hls::stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 1ul, 1ul, 1ul, (unsigned char)56, false&gt;, 0&gt;&amp;, int*, hls::stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 1ul, 1ul, 1ul, (unsigned char)56, false&gt;, 0&gt;&amp;)" Length="99" Direction="read" AccessID="c1seq" OrigID="islist for.inc.load.785 for.inc.load.781 for.inc.load.774 for.inc.load.767 for.inc.load.760 for.inc.load.753 for.inc.load.746 for.inc.load.739 for.inc.load.732 for.inc.load.725 for.inc.load.718 for.inc.load.711 for.inc.load.704 for.inc.load.697 for.inc.load.690 for.inc.load.683 for.inc.load.676 for.inc.load.669 for.inc.load.662 for.inc.load.655 for.inc.load.648 for.inc.load.641 for.inc.load.634 for.inc.load.627 for.inc.load.620 for.inc.load.613 for.inc.load.606 for.inc.load.599 for.inc.load.592 for.inc.load.585 for.inc.load.578 for.inc.load.571 for.inc.load.564 for.inc.load.557 for.inc.load.550 for.inc.load.543 for.inc.load.536 for.inc.load.529 for.inc.load.522 for.inc.load.515 for.inc.load.508 for.inc.load.501 for.inc.load.494 for.inc.load.487 for.inc.load.480 for.inc.load.473 for.inc.load.466 for.inc.load.459 for.inc.load.452 for.inc.load.445 for.inc.load.438 for.inc.load.431 for.inc.load.424 for.inc.load.417 for.inc.load.410 for.inc.load.403 for.inc.load.396 for.inc.load.389 for.inc.load.382 for.inc.load.375 for.inc.load.368 for.inc.load.361 for.inc.load.354 for.inc.load.347 for.inc.load.340 for.inc.load.333 for.inc.load.326 for.inc.load.319 for.inc.load.312 for.inc.load.305 for.inc.load.298 for.inc.load.291 for.inc.load.284 for.inc.load.277 for.inc.load.270 for.inc.load.263 for.inc.load.256 for.inc.load.249 for.inc.load.242 for.inc.load.235 for.inc.load.228 for.inc.load.221 for.inc.load.214 for.inc.load.207 for.inc.load.200 for.inc.load.193 for.inc.load.186 for.inc.load.179 for.inc.load.172 for.inc.load.165 for.inc.load.158 for.inc.load.151 for.inc.load.144 for.inc.load.137 for.inc.load.130 for.inc.load.123 for.inc.load.116 for.inc.load.109 for.inc.load.103" OrigAccess-DebugLoc="isList filt.cpp:59:39 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42 filt.cpp:56:42" OrigDirection="islist read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="filt.cpp:35:22" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="filt.cpp:35:22" LoopName="VITIS_LOOP_35_2" ParentFunc="filt(hls::stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 1ul, 1ul, 1ul, (unsigned char)56, false&gt;, 0&gt;&amp;, int*, hls::stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 1ul, 1ul, 1ul, (unsigned char)56, false&gt;, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="filt.cpp:22:19" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="filt.cpp:22:19" LoopName="VITIS_LOOP_22_1" ParentFunc="filt(hls::stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 1ul, 1ul, 1ul, (unsigned char)56, false&gt;, 0&gt;&amp;, int*, hls::stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 1ul, 1ul, 1ul, (unsigned char)56, false&gt;, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="filt.cpp:56:42" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="c" ParentFunc="filt(hls::stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 1ul, 1ul, 1ul, (unsigned char)56, false&gt;, 0&gt;&amp;, int*, hls::stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 1ul, 1ul, 1ul, (unsigned char)56, false&gt;, 0&gt;&amp;)" OrigID="c1seq" OrigAccess-DebugLoc="filt.cpp:56:42" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="filt.cpp:56:42" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 99 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="99" Width="32" Direction="read"/>
</VitisHLS:BurstInfo>

