

================================================================
== Synthesis Summary Report of 'spmm_hls'
================================================================
+ General Information: 
    * Date:           Tue Sep  9 18:13:40 2025
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        spmm_prj
    * Solution:       sol1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu280-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+------------+------------+-----+
    |                        Modules                       | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |            |            |     |
    |                        & Loops                       | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF     |     LUT    | URAM|
    +------------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+------------+------------+-----+
    |+ spmm_hls                                            |     -|  0.00|        -|       -|         -|        -|     -|        no|     -|   -|  1739 (~0%)|  2979 (~0%)|    -|
    | + load_A                                             |     -|  0.00|        -|       -|         -|        -|     -|        no|     -|   -|   204 (~0%)|   378 (~0%)|    -|
    |  + load_A_Pipeline_VITIS_LOOP_18_1                   |     -|  0.00|        -|       -|         -|        -|     -|        no|     -|   -|   101 (~0%)|   118 (~0%)|    -|
    |   o VITIS_LOOP_18_1                                  |     -|  2.92|        -|       -|         3|        1|     -|       yes|     -|   -|           -|           -|    -|
    | + spmm_hls_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_29_1  |     -|  1.55|        -|       -|         -|        -|     -|        no|     -|   -|    37 (~0%)|   109 (~0%)|    -|
    |  o VITIS_LOOP_81_1_VITIS_LOOP_29_1                   |     -|  2.92|        -|       -|         2|        1|     -|       yes|     -|   -|           -|           -|    -|
    +------------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface   | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|             | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem0 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem1 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+-----------------+------------+---------------+--------+----------+
| Interface       | Data Width | Address Width | Offset | Register |
+-----------------+------------+---------------+--------+----------+
| s_axi_control   | 32         | 6             | 16     | 0        |
| s_axi_control_r | 32         | 5             | 16     | 0        |
+-----------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+-----------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface       | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+-----------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control   | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control   | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control   | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control   | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control   | A_1      | 0x10   | 32    | W      | Data signal of A                 |                                                                      |
| s_axi_control   | A_2      | 0x14   | 32    | W      | Data signal of A                 |                                                                      |
| s_axi_control   | nnz      | 0x1c   | 32    | W      | Data signal of nnz               |                                                                      |
| s_axi_control   | M        | 0x24   | 32    | W      | Data signal of M                 |                                                                      |
| s_axi_control   | K        | 0x2c   | 32    | W      | Data signal of K                 |                                                                      |
| s_axi_control_r | B_1      | 0x10   | 32    | W      | Data signal of B                 |                                                                      |
| s_axi_control_r | B_2      | 0x14   | 32    | W      | Data signal of B                 |                                                                      |
+-----------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------------+
| Argument | Direction | Datatype            |
+----------+-----------+---------------------+
| A        | in        |                     |
| nnz      | in        | int const           |
| B        | unused    | ap_uint<32> const * |
| M        | in        | int const           |
| K        | in        | int const           |
+----------+-----------+---------------------+

* SW-to-HW Mapping
+----------+-----------------+-----------+----------+-------------------------------+
| Argument | HW Interface    | HW Type   | HW Usage | HW Info                       |
+----------+-----------------+-----------+----------+-------------------------------+
| A        | m_axi_gmem0     | interface |          |                               |
| A        | s_axi_control   | register  | offset   | name=A_1 offset=0x10 range=32 |
| A        | s_axi_control   | register  | offset   | name=A_2 offset=0x14 range=32 |
| nnz      | s_axi_control   | register  |          | name=nnz offset=0x1c range=32 |
| B        | m_axi_gmem1     | interface |          |                               |
| B        | s_axi_control_r | register  | offset   | name=B_1 offset=0x10 range=32 |
| B        | s_axi_control_r | register  | offset   | name=B_2 offset=0x14 range=32 |
| M        | s_axi_control   | register  |          | name=M offset=0x24 range=32   |
| K        | s_axi_control   | register  |          | name=K offset=0x2c range=32   |
+----------+-----------------+-----------+----------+-------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------------+-----------+----------+-------+--------------------------------+
| HW Interface | Loop            | Direction | Length   | Width | Location                       |
+--------------+-----------------+-----------+----------+-------+--------------------------------+
| m_axi_gmem0  | VITIS_LOOP_18_1 | read      | variable | 64    | src/spmm_device_fpga.cpp:18:19 |
+--------------+-----------------+-----------+----------+-------+--------------------------------+

* Inferred Bursts and Widening Missed
+--------------+----------+-----------------+-------------------------------------------------------------------------------------------------------+------------+--------------------------------+
| HW Interface | Variable | Loop            | Problem                                                                                               | Resolution | Location                       |
+--------------+----------+-----------------+-------------------------------------------------------------------------------------------------------+------------+--------------------------------+
| m_axi_gmem0  | A        | VITIS_LOOP_18_1 | Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | src/spmm_device_fpga.cpp:18:19 |
+--------------+----------+-----------------+-------------------------------------------------------------------------------------------------------+------------+--------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+------------------------------------------------------+-----+--------+------------+-----+--------+---------+
| Name                                                 | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+------------------------------------------------------+-----+--------+------------+-----+--------+---------+
| + spmm_hls                                           | 0   |        |            |     |        |         |
|   add_ln71_fu_127_p2                                 | -   |        | add_ln71   | add | fabric | 0       |
|   sub_ln71_fu_140_p2                                 | -   |        | sub_ln71   | sub | fabric | 0       |
|   sub_ln71_1_fu_159_p2                               | -   |        | sub_ln71_1 | sub | fabric | 0       |
|  + load_A                                            | 0   |        |            |     |        |         |
|   + load_A_Pipeline_VITIS_LOOP_18_1                  | 0   |        |            |     |        |         |
|     add_ln18_fu_96_p2                                | -   |        | add_ln18   | add | fabric | 0       |
|  + spmm_hls_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_29_1 | 0   |        |            |     |        |         |
|    add_ln81_fu_61_p2                                 | -   |        | add_ln81   | add | fabric | 0       |
+------------------------------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-------------------+------+------+--------+----------+---------+------+---------+
| Name              | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+-------------------+------+------+--------+----------+---------+------+---------+
| + spmm_hls        | 0    | 0    |        |          |         |      |         |
|   A_stream_fifo_U | -    | -    |        | A_stream | fifo    | srl  | 0       |
+-------------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+----------+---------+-----------------------------------------+---------------------------------------------------+
| Type     | Options | Location                                | Messages                                          |
+----------+---------+-----------------------------------------+---------------------------------------------------+
| dataflow |         | src/spmm_device_fpga.cpp:79 in spmm_hls | Only for-loops and functions support the dataflow |
|          |         |                                         | Only for-loops and functions support the dataflow |
+----------+---------+-----------------------------------------+---------------------------------------------------+

* Valid Pragma Syntax
+-----------------+------------------------------------------------+------------------------------------------------------+
| Type            | Options                                        | Location                                             |
+-----------------+------------------------------------------------+------------------------------------------------------+
| inline          | off                                            | src/spmm_device_fpga.cpp:17 in load_a                |
| pipeline        | II = 1                                         | src/spmm_device_fpga.cpp:19 in load_a                |
| inline          |                                                | src/spmm_device_fpga.cpp:28 in load_stream_to_buffer |
| pipeline        | II = 1                                         | src/spmm_device_fpga.cpp:30 in load_stream_to_buffer |
| interface       | m_axi port = A offset = slave bundle = gmem0   | src/spmm_device_fpga.cpp:45 in spmm_hls              |
| interface       | m_axi port = B offset = slave bundle = gmem1   | src/spmm_device_fpga.cpp:46 in spmm_hls              |
| interface       | s_axilite port = A bundle = control            | src/spmm_device_fpga.cpp:47 in spmm_hls              |
| interface       | s_axilite port = nnz bundle = control          | src/spmm_device_fpga.cpp:48 in spmm_hls              |
| interface       | s_axilite port = return bundle = control       | src/spmm_device_fpga.cpp:49 in spmm_hls              |
| interface       | s_axilite port = M bundle = control            | src/spmm_device_fpga.cpp:50 in spmm_hls              |
| interface       | s_axilite port = K bundle = control            | src/spmm_device_fpga.cpp:51 in spmm_hls              |
| stream          | variable = A_stream depth = BUF_DEPTH          | src/spmm_device_fpga.cpp:54 in spmm_hls              |
| array_partition | variable=buf0 complete dim=1                   | src/spmm_device_fpga.cpp:59 in spmm_hls, buf0        |
| array_partition | variable=buf1 complete dim=1                   | src/spmm_device_fpga.cpp:60 in spmm_hls, buf1        |
| array_partition | variable=Dense_Buf0 cyclic factor=NUM_PU dim=1 | src/spmm_device_fpga.cpp:63 in spmm_hls, Dense_Buf0  |
| array_partition | variable=Dense_Buf1 cyclic factor=NUM_PU dim=1 | src/spmm_device_fpga.cpp:64 in spmm_hls, Dense_Buf1  |
+-----------------+------------------------------------------------+------------------------------------------------------+


