{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697952062083 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697952062083 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 22 13:21:01 2023 " "Processing started: Sun Oct 22 13:21:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697952062083 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697952062083 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dds_top -c dds_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off dds_top -c dds_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697952062083 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_ROOT_REGION " "Ignored duplicate of assignment XR_ROOT_REGION for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697952062225 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " LL_ROUTING_REGION " "Ignored duplicate of assignment LL_ROUTING_REGION for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697952062225 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_MEMBER_STATE " "Ignored duplicate of assignment XR_MEMBER_STATE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697952062225 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_ROOT_REGION " "Ignored duplicate of assignment XR_ROOT_REGION for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697952062225 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " LL_ROUTING_REGION " "Ignored duplicate of assignment LL_ROUTING_REGION for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697952062225 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_MEMBER_STATE " "Ignored duplicate of assignment XR_MEMBER_STATE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697952062225 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_ROOT_REGION " "Ignored duplicate of assignment XR_ROOT_REGION for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697952062247 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " LL_ROUTING_REGION " "Ignored duplicate of assignment LL_ROUTING_REGION for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697952062247 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_MEMBER_STATE " "Ignored duplicate of assignment XR_MEMBER_STATE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697952062247 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_ROOT_REGION " "Ignored duplicate of assignment XR_ROOT_REGION for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697952062247 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " LL_ROUTING_REGION " "Ignored duplicate of assignment LL_ROUTING_REGION for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697952062247 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_MEMBER_STATE " "Ignored duplicate of assignment XR_MEMBER_STATE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697952062247 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697952062366 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "6 " "Parallel compilation is enabled and will use up to 6 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1697952062366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dds_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dds_top-behave " "Found design unit 1: dds_top-behave" {  } { { "DDS_top.vhd" "" { Text "D:/Quartus data/dds_vhdl_v1.0/DDS_top.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697952072229 ""} { "Info" "ISGN_ENTITY_NAME" "1 dds_top " "Found entity 1: dds_top" {  } { { "DDS_top.vhd" "" { Text "D:/Quartus data/dds_vhdl_v1.0/DDS_top.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697952072229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697952072229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_32bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_32bus-adder_behave " "Found design unit 1: adder_32bus-adder_behave" {  } { { "adder_32bus.vhd" "" { Text "D:/Quartus data/dds_vhdl_v1.0/adder_32bus.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697952072230 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_32bus " "Found entity 1: adder_32bus" {  } { { "adder_32bus.vhd" "" { Text "D:/Quartus data/dds_vhdl_v1.0/adder_32bus.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697952072230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697952072230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DDS-behave " "Found design unit 1: DDS-behave" {  } { { "DDS.vhd" "" { Text "D:/Quartus data/dds_vhdl_v1.0/DDS.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697952072232 ""} { "Info" "ISGN_ENTITY_NAME" "1 DDS " "Found entity 1: DDS" {  } { { "DDS.vhd" "" { Text "D:/Quartus data/dds_vhdl_v1.0/DDS.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697952072232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697952072232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_10bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_10bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_10bus-adder_behave " "Found design unit 1: adder_10bus-adder_behave" {  } { { "adder_10bus.vhd" "" { Text "D:/Quartus data/dds_vhdl_v1.0/adder_10bus.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697952072233 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_10bus " "Found entity 1: adder_10bus" {  } { { "adder_10bus.vhd" "" { Text "D:/Quartus data/dds_vhdl_v1.0/adder_10bus.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697952072233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697952072233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key-behave " "Found design unit 1: key-behave" {  } { { "key.vhd" "" { Text "D:/Quartus data/dds_vhdl_v1.0/key.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697952072235 ""} { "Info" "ISGN_ENTITY_NAME" "1 key " "Found entity 1: key" {  } { { "key.vhd" "" { Text "D:/Quartus data/dds_vhdl_v1.0/key.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697952072235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697952072235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_coding.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_coding.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key_coding-behave " "Found design unit 1: key_coding-behave" {  } { { "key_coding.vhd" "" { Text "D:/Quartus data/dds_vhdl_v1.0/key_coding.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697952072236 ""} { "Info" "ISGN_ENTITY_NAME" "1 key_coding " "Found entity 1: key_coding" {  } { { "key_coding.vhd" "" { Text "D:/Quartus data/dds_vhdl_v1.0/key_coding.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697952072236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697952072236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_10bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_10bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_10bus-regi_behave " "Found design unit 1: register_10bus-regi_behave" {  } { { "register_10bus.vhd" "" { Text "D:/Quartus data/dds_vhdl_v1.0/register_10bus.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697952072237 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_10bus " "Found entity 1: register_10bus" {  } { { "register_10bus.vhd" "" { Text "D:/Quartus data/dds_vhdl_v1.0/register_10bus.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697952072237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697952072237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_32bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_32bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_32bus-regi_behave " "Found design unit 1: register_32bus-regi_behave" {  } { { "register_32bus.vhd" "" { Text "D:/Quartus data/dds_vhdl_v1.0/register_32bus.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697952072239 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_32bus " "Found entity 1: register_32bus" {  } { { "register_32bus.vhd" "" { Text "D:/Quartus data/dds_vhdl_v1.0/register_32bus.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697952072239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697952072239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tlc615.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tlc615.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TLC5615-BEHAVE " "Found design unit 1: TLC5615-BEHAVE" {  } { { "TLC615.vhd" "" { Text "D:/Quartus data/dds_vhdl_v1.0/TLC615.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697952072241 ""} { "Info" "ISGN_ENTITY_NAME" "1 TLC5615 " "Found entity 1: TLC5615" {  } { { "TLC615.vhd" "" { Text "D:/Quartus data/dds_vhdl_v1.0/TLC615.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697952072241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697952072241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sin-SYN " "Found design unit 1: sin-SYN" {  } { { "sin.vhd" "" { Text "D:/Quartus data/dds_vhdl_v1.0/sin.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697952072242 ""} { "Info" "ISGN_ENTITY_NAME" "1 sin " "Found entity 1: sin" {  } { { "sin.vhd" "" { Text "D:/Quartus data/dds_vhdl_v1.0/sin.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697952072242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697952072242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squ.vhd 2 1 " "Found 2 design units, including 1 entities, in source file squ.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 squ-SYN " "Found design unit 1: squ-SYN" {  } { { "squ.vhd" "" { Text "D:/Quartus data/dds_vhdl_v1.0/squ.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697952072244 ""} { "Info" "ISGN_ENTITY_NAME" "1 squ " "Found entity 1: squ" {  } { { "squ.vhd" "" { Text "D:/Quartus data/dds_vhdl_v1.0/squ.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697952072244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697952072244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file saw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 saw-SYN " "Found design unit 1: saw-SYN" {  } { { "saw.vhd" "" { Text "D:/Quartus data/dds_vhdl_v1.0/saw.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697952072246 ""} { "Info" "ISGN_ENTITY_NAME" "1 saw " "Found entity 1: saw" {  } { { "saw.vhd" "" { Text "D:/Quartus data/dds_vhdl_v1.0/saw.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697952072246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697952072246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tri_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tri_rom-SYN " "Found design unit 1: tri_rom-SYN" {  } { { "tri_rom.vhd" "" { Text "D:/Quartus data/dds_vhdl_v1.0/tri_rom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697952072247 ""} { "Info" "ISGN_ENTITY_NAME" "1 tri_rom " "Found entity 1: tri_rom" {  } { { "tri_rom.vhd" "" { Text "D:/Quartus data/dds_vhdl_v1.0/tri_rom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697952072247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697952072247 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DDS_top " "Elaborating entity \"DDS_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697952072292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS DDS:u1 " "Elaborating entity \"DDS\" for hierarchy \"DDS:u1\"" {  } { { "DDS_top.vhd" "u1" { Text "D:/Quartus data/dds_vhdl_v1.0/DDS_top.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697952072297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32bus DDS:u1\|adder_32bus:u1 " "Elaborating entity \"adder_32bus\" for hierarchy \"DDS:u1\|adder_32bus:u1\"" {  } { { "DDS.vhd" "u1" { Text "D:/Quartus data/dds_vhdl_v1.0/DDS.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697952072299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_32bus DDS:u1\|register_32bus:u2 " "Elaborating entity \"register_32bus\" for hierarchy \"DDS:u1\|register_32bus:u2\"" {  } { { "DDS.vhd" "u2" { Text "D:/Quartus data/dds_vhdl_v1.0/DDS.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697952072300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_10bus DDS:u1\|adder_10bus:u3 " "Elaborating entity \"adder_10bus\" for hierarchy \"DDS:u1\|adder_10bus:u3\"" {  } { { "DDS.vhd" "u3" { Text "D:/Quartus data/dds_vhdl_v1.0/DDS.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697952072300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_10bus DDS:u1\|register_10bus:u4 " "Elaborating entity \"register_10bus\" for hierarchy \"DDS:u1\|register_10bus:u4\"" {  } { { "DDS.vhd" "u4" { Text "D:/Quartus data/dds_vhdl_v1.0/DDS.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697952072302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin DDS:u1\|sin:u5 " "Elaborating entity \"sin\" for hierarchy \"DDS:u1\|sin:u5\"" {  } { { "DDS.vhd" "u5" { Text "D:/Quartus data/dds_vhdl_v1.0/DDS.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697952072308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DDS:u1\|sin:u5\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DDS:u1\|sin:u5\|altsyncram:altsyncram_component\"" {  } { { "sin.vhd" "altsyncram_component" { Text "D:/Quartus data/dds_vhdl_v1.0/sin.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697952072344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS:u1\|sin:u5\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DDS:u1\|sin:u5\|altsyncram:altsyncram_component\"" {  } { { "sin.vhd" "" { Text "D:/Quartus data/dds_vhdl_v1.0/sin.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697952072344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS:u1\|sin:u5\|altsyncram:altsyncram_component " "Instantiated megafunction \"DDS:u1\|sin:u5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sin.mif " "Parameter \"init_file\" = \"sin.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072344 ""}  } { { "sin.vhd" "" { Text "D:/Quartus data/dds_vhdl_v1.0/sin.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1697952072344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3p71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3p71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3p71 " "Found entity 1: altsyncram_3p71" {  } { { "db/altsyncram_3p71.tdf" "" { Text "D:/Quartus data/dds_vhdl_v1.0/db/altsyncram_3p71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697952072387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697952072387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3p71 DDS:u1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_3p71:auto_generated " "Elaborating entity \"altsyncram_3p71\" for hierarchy \"DDS:u1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_3p71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697952072387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_rom DDS:u1\|tri_rom:u6 " "Elaborating entity \"tri_rom\" for hierarchy \"DDS:u1\|tri_rom:u6\"" {  } { { "DDS.vhd" "u6" { Text "D:/Quartus data/dds_vhdl_v1.0/DDS.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697952072401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DDS:u1\|tri_rom:u6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DDS:u1\|tri_rom:u6\|altsyncram:altsyncram_component\"" {  } { { "tri_rom.vhd" "altsyncram_component" { Text "D:/Quartus data/dds_vhdl_v1.0/tri_rom.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697952072408 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS:u1\|tri_rom:u6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DDS:u1\|tri_rom:u6\|altsyncram:altsyncram_component\"" {  } { { "tri_rom.vhd" "" { Text "D:/Quartus data/dds_vhdl_v1.0/tri_rom.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697952072409 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS:u1\|tri_rom:u6\|altsyncram:altsyncram_component " "Instantiated megafunction \"DDS:u1\|tri_rom:u6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tri_rom.mif " "Parameter \"init_file\" = \"tri_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072409 ""}  } { { "tri_rom.vhd" "" { Text "D:/Quartus data/dds_vhdl_v1.0/tri_rom.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1697952072409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l681.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l681.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l681 " "Found entity 1: altsyncram_l681" {  } { { "db/altsyncram_l681.tdf" "" { Text "D:/Quartus data/dds_vhdl_v1.0/db/altsyncram_l681.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697952072452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697952072452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l681 DDS:u1\|tri_rom:u6\|altsyncram:altsyncram_component\|altsyncram_l681:auto_generated " "Elaborating entity \"altsyncram_l681\" for hierarchy \"DDS:u1\|tri_rom:u6\|altsyncram:altsyncram_component\|altsyncram_l681:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697952072452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saw DDS:u1\|saw:u7 " "Elaborating entity \"saw\" for hierarchy \"DDS:u1\|saw:u7\"" {  } { { "DDS.vhd" "u7" { Text "D:/Quartus data/dds_vhdl_v1.0/DDS.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697952072463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DDS:u1\|saw:u7\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DDS:u1\|saw:u7\|altsyncram:altsyncram_component\"" {  } { { "saw.vhd" "altsyncram_component" { Text "D:/Quartus data/dds_vhdl_v1.0/saw.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697952072470 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS:u1\|saw:u7\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DDS:u1\|saw:u7\|altsyncram:altsyncram_component\"" {  } { { "saw.vhd" "" { Text "D:/Quartus data/dds_vhdl_v1.0/saw.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697952072470 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS:u1\|saw:u7\|altsyncram:altsyncram_component " "Instantiated megafunction \"DDS:u1\|saw:u7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file saw_rom.mif " "Parameter \"init_file\" = \"saw_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072470 ""}  } { { "saw.vhd" "" { Text "D:/Quartus data/dds_vhdl_v1.0/saw.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1697952072470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h681.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h681.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h681 " "Found entity 1: altsyncram_h681" {  } { { "db/altsyncram_h681.tdf" "" { Text "D:/Quartus data/dds_vhdl_v1.0/db/altsyncram_h681.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697952072504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697952072504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h681 DDS:u1\|saw:u7\|altsyncram:altsyncram_component\|altsyncram_h681:auto_generated " "Elaborating entity \"altsyncram_h681\" for hierarchy \"DDS:u1\|saw:u7\|altsyncram:altsyncram_component\|altsyncram_h681:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697952072504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "squ DDS:u1\|squ:u8 " "Elaborating entity \"squ\" for hierarchy \"DDS:u1\|squ:u8\"" {  } { { "DDS.vhd" "u8" { Text "D:/Quartus data/dds_vhdl_v1.0/DDS.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697952072524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DDS:u1\|squ:u8\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DDS:u1\|squ:u8\|altsyncram:altsyncram_component\"" {  } { { "squ.vhd" "altsyncram_component" { Text "D:/Quartus data/dds_vhdl_v1.0/squ.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697952072530 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS:u1\|squ:u8\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DDS:u1\|squ:u8\|altsyncram:altsyncram_component\"" {  } { { "squ.vhd" "" { Text "D:/Quartus data/dds_vhdl_v1.0/squ.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697952072531 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS:u1\|squ:u8\|altsyncram:altsyncram_component " "Instantiated megafunction \"DDS:u1\|squ:u8\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file squ_rom.mif " "Parameter \"init_file\" = \"squ_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697952072531 ""}  } { { "squ.vhd" "" { Text "D:/Quartus data/dds_vhdl_v1.0/squ.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1697952072531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v681.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v681.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v681 " "Found entity 1: altsyncram_v681" {  } { { "db/altsyncram_v681.tdf" "" { Text "D:/Quartus data/dds_vhdl_v1.0/db/altsyncram_v681.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697952072564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697952072564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v681 DDS:u1\|squ:u8\|altsyncram:altsyncram_component\|altsyncram_v681:auto_generated " "Elaborating entity \"altsyncram_v681\" for hierarchy \"DDS:u1\|squ:u8\|altsyncram:altsyncram_component\|altsyncram_v681:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697952072574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key key:u2 " "Elaborating entity \"key\" for hierarchy \"key:u2\"" {  } { { "DDS_top.vhd" "u2" { Text "D:/Quartus data/dds_vhdl_v1.0/DDS_top.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697952072576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_coding key_coding:u6 " "Elaborating entity \"key_coding\" for hierarchy \"key_coding:u6\"" {  } { { "DDS_top.vhd" "u6" { Text "D:/Quartus data/dds_vhdl_v1.0/DDS_top.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697952072576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLC5615 TLC5615:u7 " "Elaborating entity \"TLC5615\" for hierarchy \"TLC5615:u7\"" {  } { { "DDS_top.vhd" "u7" { Text "D:/Quartus data/dds_vhdl_v1.0/DDS_top.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697952072576 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1697952073201 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697952073334 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697952073334 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "set_a_key_in " "No output dependent on input pin \"set_a_key_in\"" {  } { { "DDS_top.vhd" "" { Text "D:/Quartus data/dds_vhdl_v1.0/DDS_top.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697952073384 "|dds_top|set_a_key_in"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1697952073384 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "200 " "Implemented 200 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697952073384 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697952073384 ""} { "Info" "ICUT_CUT_TM_LCELLS" "151 " "Implemented 151 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697952073384 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1697952073384 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697952073384 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697952073396 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 22 13:21:13 2023 " "Processing ended: Sun Oct 22 13:21:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697952073396 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697952073396 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697952073396 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697952073396 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1697952074551 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697952074560 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 22 13:21:14 2023 " "Processing started: Sun Oct 22 13:21:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697952074560 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1697952074560 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off dds_top -c dds_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off dds_top -c dds_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1697952074560 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1697952074639 ""}
{ "Info" "0" "" "Project  = dds_top" {  } {  } 0 0 "Project  = dds_top" 0 0 "Fitter" 0 0 1697952074640 ""}
{ "Info" "0" "" "Revision = dds_top" {  } {  } 0 0 "Revision = dds_top" 0 0 "Fitter" 0 0 1697952074641 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1697952074682 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "6 " "Parallel compilation is enabled and will use up to 6 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1697952074682 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "dds_top EP4CE6E22C6 " "Automatically selected device EP4CE6E22C6 for design dds_top" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1697952074805 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1697952074844 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1697952074844 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1697952074945 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "cs PIN_48 " "Can't place node \"cs\" -- illegal location assignment PIN_48" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { cs } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cs" } } } } { "DDS_top.vhd" "" { Text "D:/Quartus data/dds_vhdl_v1.0/DDS_top.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus data/dds_vhdl_v1.0/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1697952075026 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "clk PIN_17 " "Can't place node \"clk\" -- illegal location assignment PIN_17" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "DDS_top.vhd" "" { Text "D:/Quartus data/dds_vhdl_v1.0/DDS_top.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus data/dds_vhdl_v1.0/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1697952075026 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697952075026 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1697952075261 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 1  Quartus Prime " "Quartus Prime Fitter was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4950 " "Peak virtual memory: 4950 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697952075340 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 22 13:21:15 2023 " "Processing ended: Sun Oct 22 13:21:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697952075340 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697952075340 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697952075340 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1697952075340 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 16 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 16 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1697952075954 ""}
