Compile Report
Microchip Technology Inc. - Microchip Libero Software Release v2022.2 (Version 2022.2.0.10)
Date: Sat Jan  6 17:00:24 2024

Device Selection
+--------------------------------------------+--------------+
| Family                                     | PolarFireSoC |
| Device                                     | MPFS250T_ES  |
| Package                                    | FCVG484      |
| Speed Grade                                | STD          |
| Core Voltage                               | 1.05V        |
| Part Range                                 | EXT          |
| Default I/O technology                     | LVCMOS 1.8V  |
| FPGA Hardware Breakpoint Auto Instantation | Off          |
+--------------------------------------------+--------------+

Source Files
+---------+------------------------------------------------------------------------+
| Topcell | MPFS_ICICLE_KIT_BASE_DESIGN                                            |
| Format  | Verilog                                                                |
| Source  | E:\MPFS_Projects\Dilithium_HW\synthesis\MPFS_ICICLE_KIT_BASE_DESIGN.vm |
+---------+------------------------------------------------------------------------+

Options
+----------------------------------------------------+----+
| Limit the number of high fanout nets to display to | 10 |
+----------------------------------------------------+----+

Resource Usage
+---------------------------+-------+--------+------------+
| Type                      | Used  | Total  | Percentage |
+---------------------------+-------+--------+------------+
| 4LUT                      | 15475 | 254196 | 6.09       |
| DFF                       | 5849  | 254196 | 2.30       |
| I/O Register              | 0     | 432    | 0.00       |
| User I/O                  | 55    | 144    | 38.19      |
| -- Single-ended I/O       | 55    | 144    | 38.19      |
| -- Differential I/O Pairs | 0     | 72     | 0.00       |
| uSRAM                     | 107   | 2352   | 4.55       |
| LSRAM                     | 0     | 812    | 0.00       |
| Math                      | 16    | 784    | 2.04       |
| H-Chip Global             | 6     | 48     | 12.50      |
| PLL                       | 1     | 8      | 12.50      |
| DLL                       | 0     | 8      | 0.00       |
| CRN_INT                   | 1     | 24     | 4.17       |
| INIT                      | 1     | 1      | 100.00     |
| Transceiver Lanes         | 0     | 4      | 0.00       |
| Transceiver PCIe          | 0     | 2      | 0.00       |
| ICB_CLKINT                | 4     | 72     | 5.56       |
| MSS                       | 1     | 1      | 100.00     |
| MSS I/O                   | 103   | 136    | 75.74      |
+---------------------------+-------+--------+------------+

Detailed Logic Resource Usage
+-----------------------+-------+------+
| Type                  | 4LUT  | DFF  |
+-----------------------+-------+------+
| Fabric Logic          | 13615 | 3989 |
| uSRAM Interface Logic | 1284  | 1284 |
| LSRAM Interface Logic | 0     | 0    |
| Math Interface Logic  | 576   | 576  |
| Total Used            | 15475 | 5849 |
+-----------------------+-------+------+

Detailed Carry Chains Resource Usage
+--------+------+
| Length | Used |
| 6      | 6    |
| 7      | 8    |
| 8      | 7    |
| 9      | 6    |
| 10     | 1    |
| 11     | 14   |
| 13     | 2    |
| 14     | 10   |
| 22     | 4    |
| 23     | 13   |
| 24     | 16   |
| 28     | 4    |
| 30     | 2    |
| 31     | 2    |
| 32     | 2    |
| 47     | 4    |
| 49     | 4    |
| 51     | 4    |
| 53     | 4    |
| Total  | 113  |
+--------+------+

Detailed 4LUT Groups Resource Usage
+--------+------+
| Length | Used |
| 2      | 548  |
| 5      | 92   |
| Total  | 640  |
+--------+------+

Detailed Math Chains Resource Usage
+--------+------+
| Length | Used |
| 1      | 8    |
| 2      | 4    |
| Total  | 12   |
+--------+------+

I/O Function
+-------------------------------+--------------+-------------+-----------------+
| Type                          | w/o register | w/ register | w/ DDR register |
+-------------------------------+--------------+-------------+-----------------+
| Input I/O                     | 12           | 0           | 0               |
| Output I/O                    | 22           | 0           | 0               |
| Bidirectional I/O             | 21           | 0           | 0               |
| Differential Input I/O Pairs  | 0            | 0           | 0               |
| Differential Output I/O Pairs | 0            | 0           | 0               |
+-------------------------------+--------------+-------------+-----------------+

Nets assigned to chip global resources
+--------+---------+------------------------------------------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                                                       |
+--------+---------+------------------------------------------------------------------------------------------------------------+
| 4309   | INT_NET | Net   : CLOCKS_AND_RESETS_FIC_0_CLK                                                                        |
|        |         | Driver: CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1                                |
|        |         | Source: NETLIST                                                                                            |
| 1910   | INT_NET | Net   : FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/sysReset_arst                           |
|        |         | Driver: FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset_RNISJ65/U0_RGB1 |
|        |         | Source: NETLIST                                                                                            |
| 1      | INT_NET | Net   : CLOCKS_AND_RESETS_inst_0/CLKINT_REF_CLK_50MHz_Y                                                    |
|        |         | Driver: CLOCKS_AND_RESETS_inst_0/CLKINT_REF_CLK_50MHz/U0_RGB1                                              |
|        |         | Source: NETLIST                                                                                            |
| 1      | INT_NET | Net   : CLOCKS_AND_RESETS_FIC_3_CLK                                                                        |
|        |         | Driver: CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_RGB1                               |
|        |         | Source: NETLIST                                                                                            |
| 1      | INT_NET | Net   : CLOCKS_AND_RESETS_FIC_1_CLK                                                                        |
|        |         | Driver: CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4/U0_RGB1                                |
|        |         | Source: NETLIST                                                                                            |
| 1      | INT_NET | Net   : CLOCKS_AND_RESETS_FIC_2_CLK                                                                        |
|        |         | Driver: CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_8/U0_RGB1                                |
|        |         | Source: NETLIST                                                                                            |
+--------+---------+------------------------------------------------------------------------------------------------------------+

Nets assigned to row global resources
+--------+------+------+
| Fanout | Type | Name |
+--------+------+------+
+--------+------+------+

High fanout nets
+--------+---------+--------------------------------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                                             |
+--------+---------+--------------------------------------------------------------------------------------------------+
| 1604   | INT_NET | Net   : CLOCKS_AND_RESETS_RESETN_FIC_0_CLK                                                       |
|        |         | Driver: CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_15                              |
| 967    | INT_NET | Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/N_154_i                                                  |
|        |         | Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/address_generator_0/N_154_i                              |
| 377    | INT_NET | Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/address_generator_0/N_187_i                              |
|        |         | Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/address_generator_0/un1_CS_9_i_a2_0_a3                   |
| 376    | INT_NET | Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/ntt_l[1]                                                 |
|        |         | Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/address_generator_0/delay_3/gen_delay_3_.level_buf_4__1_ |
| 368    | INT_NET | Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/pvram_raddr[7]                                           |
|        |         | Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/address_generator_0/pvram_raddr_1[7]                     |
| 365    | INT_NET | Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_half_4_un9_dout_0                        |
|        |         | Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/add_rd_3/t08                                  |
| 344    | INT_NET | Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/tf_address[2]                                            |
|        |         | Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/address_generator_0/delay_2/gen_delay_2_.level_buf_3__2_ |
| 320    | INT_NET | Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/N_202_i                                                  |
|        |         | Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/address_generator_0/N_202_i                              |
| 306    | INT_NET | Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/tf_address[0]                                            |
|        |         | Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/address_generator_0/delay_2/gen_delay_2_.level_buf_3__0_ |
| 288    | INT_NET | Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/tf_address[4]                                            |
|        |         | Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/address_generator_0/delay_2/gen_delay_2_.level_buf_3__4_ |
+--------+---------+--------------------------------------------------------------------------------------------------+

High fanout nets (through buffer trees)
+--------+---------+--------------------------------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                                             |
+--------+---------+--------------------------------------------------------------------------------------------------+
| 1604   | INT_NET | Net   : CLOCKS_AND_RESETS_RESETN_FIC_0_CLK                                                       |
|        |         | Driver: CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_15                              |
| 967    | INT_NET | Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/N_154_i                                                  |
|        |         | Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/address_generator_0/N_154_i                              |
| 377    | INT_NET | Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/address_generator_0/N_187_i                              |
|        |         | Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/address_generator_0/un1_CS_9_i_a2_0_a3                   |
| 376    | INT_NET | Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/ntt_l[1]                                                 |
|        |         | Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/address_generator_0/delay_3/gen_delay_3_.level_buf_4__1_ |
| 368    | INT_NET | Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/pvram_raddr[7]                                           |
|        |         | Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/address_generator_0/pvram_raddr_1[7]                     |
| 365    | INT_NET | Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_half_4_un9_dout_0                        |
|        |         | Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/add_rd_3/t08                                  |
| 344    | INT_NET | Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/tf_address[2]                                            |
|        |         | Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/address_generator_0/delay_2/gen_delay_2_.level_buf_3__2_ |
| 320    | INT_NET | Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/N_202_i                                                  |
|        |         | Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/address_generator_0/N_202_i                              |
| 306    | INT_NET | Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/tf_address[0]                                            |
|        |         | Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/address_generator_0/delay_2/gen_delay_2_.level_buf_3__0_ |
| 288    | INT_NET | Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/tf_address[4]                                            |
|        |         | Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/address_generator_0/delay_2/gen_delay_2_.level_buf_3__4_ |
+--------+---------+--------------------------------------------------------------------------------------------------+

