design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/ivogc/tesis/repositories/SoC_cubesats/openlane/signal_generator,signal_generator,24_10_11_22_05,flow completed,0h8m38s0ms,0h4m31s0ms,1307.0987654320988,1.44,588.1944444444445,0.97,-1,1531.23,751,0,0,0,0,0,0,0,1,1,0,-1,-1,78725,7274,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,66810896.0,0.0,1.69,2.86,0.07,0.48,-1,892,1589,108,706,0,0,0,1046,25,38,38,43,227,138,10,41,265,197,12,72200,14403,621,14620,847,102691,1399932.6464000002,-1,-1,-1,3.82e-05,3.44e-05,5.85e-08,-1,-1,-1,-1,25.0,40.0,25,1,45,65.0,65,0.3,1,16,0.55,1,sky130_fd_sc_hd,AREA 0
