$date
	Mon Oct 09 16:11:31 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module jkfftb $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ j $end
$var reg 1 % k $end
$var reg 1 & rst $end
$scope module DUT $end
$var wire 1 # clk $end
$var wire 1 $ j $end
$var wire 1 % k $end
$var wire 1 ! qbar $end
$var wire 1 & rst $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
x%
x$
0#
x"
x!
$end
#5
0%
0$
1#
#10
0#
#15
1!
0"
1#
1$
1&
#20
0#
#25
1#
#30
0#
0$
0&
#35
1#
#40
0#
#45
1#
1&
#50
0#
1%
#55
1#
#60
0#
0&
#65
1#
#70
0#
#75
1#
1&
0%
#80
0#
#85
1#
#90
0#
0&
#95
1#
#100
0#
#105
1#
1&
1%
1$
#110
0#
#115
1#
#120
0#
0&
#125
0!
1"
1#
#130
0#
#135
1!
0"
1#
1&
#140
0#
0%
0$
#145
1#
#150
0#
0&
#155
1#
#160
0#
#165
1#
1&
#170
0#
#175
1#
#180
0#
0&
#185
1#
#190
0#
#195
1#
1&
#200
0#
#205
1#
#210
0#
0&
#215
1#
#220
0#
#225
1#
1&
#230
0#
#235
1#
#240
0#
0&
#245
1#
#250
0#
#255
1#
1&
#260
0#
#265
1#
#270
0#
0&
#275
1#
#280
0#
#285
1#
1&
#290
0#
#295
1#
#300
0#
0&
#305
1#
#310
0#
#315
1#
1&
#320
0#
#325
1#
#330
0#
0&
#335
1#
#340
0#
