delay bound buffer tree construct time driven floorplan devic line shrink deep submicron rang propag delay signal effect improv repow signal use intermedi buffer place within rout tree almost exist time driven floorplan placement approach consid option buffer insert may exclud solut particularli earli design process smaller overal area better routabl paper propos new methodolog buffer tree use estim wire delay floorplan instead treat delay one object done major previou work formul problem term delay bound buffer tree dbbtree propos effici algorithm construct dbb span tree use floorplan experiment result show algorithm effect use buffer insert floorplan stage yield significantli better solut term chip area total wire length b introduct high speed design long onchip interconnect model distribut delay line delay line often reduc wire size intermedi buffer insert simpl wire size one degre freedom avail design often ineffect due area routabl capacit consider hand driver size buffer insert power tool reduc delay given reason power constraint intermedi buffer effect decoupl larg load critic path divid long wire smaller segment less line resist make path delay linear overal length devic line shrink deep submicron effect term power area routabl insert intermedi buffer reli sole wire size floorplan placement signific impact critic path delay research area focus time driven approach almost exist floorplan placement techniqu consid option buffer insert particularli earli design cycl typic wire length elmor delay use delay calcula tion practic restrict evidenc relianc industri place intermedi buffer mean achiev aggress cycl time commonplac product chip contain ten thousand buffer paper attempt leverag addit freedom gain insert buffer floorplan placement result formul provid addit degre freedom present past approach typic lead solut smaller area increas routabl incorpor buffer insert earli plan stage propos new methodolog floorplan placement use buffer tree estim wire delay formul delay bound buffer tree dbbtree problem follow given net delay bound critic sink associ critic path construct tree intermedi buffer insert minim total wire length number buffer satisfi delay bound propos effici algorithm base elmor delay model construct dbb span tree use floorplan placement experiment result dbb span tree show use buffer insert floorplan stage yield significantli better solut term chip area total wire length remaind paper organ follow section 2 review relat work interconnect optim intermedi buffer insert introduc idea dbb span tree algorithm section 3 describ dbb algorithm detail experiment result dbb span tree algorithm appli signal net gener floorplan given section 4 follow conclus section 5 relat work overview dbbtree algorithm 21 elmor delay model vlsi design reach deep submicron interconnect delay model evolv simplist lump rc model sophist highord momentmatch delay model 1 elmor delay model 2 provid simpl closedform express greatli improv accuraci delay compar lump rc model elmor commonli use delay model recent work interconnect design wire segment model gammatyp circuit given interconnect tree elmor delay sourc 0 sink express follow rl uv cl uv r 0 driver resist sourc c 0 total capacit charg driver path0 denot path 0 wire eu v connect v parent u given uniform wire width r c denot unit resist unit capacit respect wire resist rl uv wire capacit cl uv proport wire length l uv let c v denot total capacit subtre root v charg wire eu v first term 0 linear total wire length second term quadrat depend length path sourc 22 topolog optim interconnect previou discuss elmor delay conclud interconnect topolog optim two major concern total wire length path length driver critic sink earli work cohoon randal 3 cong et al 4 observ exist conflict mincost minradiu longest sourcetosink path length tree object performancedriven rout 5 number algorithm propos make tradeoff total wire length radiu steiner span tree 6 7 8 9 cong et al 23 buffer tree construct 3 propos bound radiu bound cost brbc span tree algorithm use shallowlight approach brbc construct rout tree total wire length greater 1 time minimum span tree radiu greater time shortest path tree ffl 0 alpert et al 10 propos ahhk tree direct tradeoff prim mst algorithm dijkstra shortest path tree algorithm use paramet 0 c 1 adjust prefer tree length path length deep submicron design path length longer accur estim path delay sever attempt made directli optim elmor delay take account differ load capacit sink exponenti time complex branch bound algorithm propos boes et al 11 12 provid optim nearoptim solut minim delay sourc identifi critic sink set critic sink steiner tree set critic sink minim linear combin sink delay howev difficult choos proper weight critic linear combin hong et al 13 propos modifi dreyfuswagn steiner tree algorithm minim maxim sourcetosink delay maxim sourcetosink delay necessarili interest correspond sink critic path also may one critic sink net associ multipl critic path prasitjutrakul kubitz 14 propos algorithm maxim minim delay slack delay slack defin differ real delay given delay bound sink 23 buffer tree construct intermedi buffer insert creat anoth degre freedom interconnect optimiza tion earli work fanout optim problem focus construct buffer tree logic synthesi 15 16 17 without take account wire effect centli layout driven fanout optim propos 18 19 given steiner tree polynomi time dynam program algorithm propos 20 delayoptim buffer insert problem use dynam program lilli et al 21 integr wire size power minim tree construct accur delay model take signal slew account inspir dynam program algorithm okamoto cong 22 propos simultan steiner tree construct buffer insert algorithm later work extend includ wire size 23 formul problem 22 23 main object maxim requir arriv time root tree defin minimum among differ arriv time sink delay root sink achiev optim delay multipl buffer may necessari singl edg earli work dhar franklin 24 develop optim solut size number posit buffer drive uniform line minim delay line work consid area occupi buffer constraint recent c alpert devgan 25 calcul optim number equal space buffer uniform wire minim elmor delay wire 24 delay minim vs delay bound sinc time driven floorplan placement usual iter static time analysi tool critic path inform often avail time requir critic sink converg design layout progress suffici bound delay rather minim delay hand minim total wire length interest sinc total wire length contribut circuit area rout congest addit total wire capacit contribut signific factor switch power reduct wire length reduc circuit area improv routabl also reduc power consumpt import factor manufactur cost fabric yield 1 paper instead minim sourc sink delay present algorithm construct buffer span tree minim total wire length subject time constraint zhu 26 propos delay bound minimum steiner tree dbmst algorithm construct low cost steiner tree bound delay critic sink dbmst algorithm consist two phase 1 initi steiner tree subject time constraint 2 iter refin topolog reduc wire length satisfi delay bound associ critic sink sinc elmor delay sink sensit topolog recomput everi time topolog chang dbmst algorithm search possibl topolog updat exhaust iter time consum 25 overview dbbtree algorithm paper formul new delay bound buffer tree dbbtree problem follow given signal net delay bound associ critic sink construct rout tree intermedi buffer insert minim total wire length number buffer satisfi delay bound base elmor delay develop effici algorithm dbb span tree construct dbbtree algorithm consist three phase 1 calcul minimum elmor delay critic sink allow immedi exclus floorplanningplac solut clearli infeas time perspect 2 construct buffer span tree minim total wire length subject bound delay 3 base topolog obtain 2 delet unnecessari buffer without violat time constraint minim total number buffer overal time complex dbbtree algorithm okn 2 k maximum number buffer insert singl edg n number sink net dbbtree algorithm make follow three major contribut ffl treat delay bound provid static time analysi tool constraint rather formul delay optim object ffl construct span tree place intermedi buffer simultan algorithm effect minim wire length number buffer ffl allow one buffer insert singl edg calcul precis buffer posit optim solut contrast previou work assum one buffer insert edg buffer locat fix 3 descript dbbtree algorithm floorplan purpos assum uniform wire width dbbtree algorithm present consid noninvert buffer howev algorithm easili extend handl invert buffer given signal net sourc sink geometr locat termin determin floorplan let denot vector describ paramet noninvert buffer b r b c b intern delay resist capacit buffer respect present detail dbbtree algorithm first state theoret result develop alpert devgan 25 use calcul number posit ident buffer place singl edg minim edg delay dbbtree algorithm theorem 1 given uniform line e0 connect sink sourc 0 paramet vector b number buffer place wire obtain minimum elmor delay figur 1 given uniform line e0 connect sink sourc 0 0 buffer place wire way wire delay minim first buffer ff away sourc 0 distanc two adjac buffer equal ffi last buffer fi away sink e given r 0 driver output resist sourc 0 c load capacit sink given buffer insert e0 optim placement buffer obtain minimum wire delay place buffer equal space let ff distanc sourc first buffer ffi distanc two adjac buffer fi distanc last buffer sink deriv follow r c r c minim wire delay buffer given cl 0i r c r buffer instead buffer place wire e wire delay increas delta 0 31 lower bound elmor delay critic sink 7 figur 2 place buffer right 0 total capacit driven driver sourc reduc c b first term 0 equal r 0 c b second term propag delay path sourc minim directli connect sourc place 0 buffer wire b combin b calcul lower bound elmor delay replac r 0 0 equat 2 5 appli wire connect two sink rout tree base theoret result discuss present detail dbbtree algorithm follow section 31 lower bound elmor delay critic sink first phase dbbtree algorithm calcul lower bound elmor delay sink may possibl achiev delay simultan sink achiev delay exceed floorplan time infeas exist lower bound 0 greater given delay bound first term eq1 r 0 c 0 reduc r 0 c b place buffer right 0 shown fig 2 second term propag delay path sourc minim directli connect sourc place buffer shown fig 2 b formal lower bound elmor delay given sink lower bound elmor delay less given delay bound algorithm continu phase 2 3 otherwis time constraint figur 3 particular sink last buffer edg path sourc v last buffer edg resist buffer v defin drive resist v denot rt v sinc buffer u v driver v also drive intermedi sink u v ad new edg ev w load capacit v increas deltac v elmor delay sink increas rt deltac v hand due buffer edg affect delay sink u therefor time constraint satisfi time constraint u satisfi tight given floorplan solut exclud 32 dbb span tree construct second phase dbbtree algorithm construct buffer span tree minim total wire length subject time constraint similar prim mst algorithm start trivial tree g iter edg ev w v w buffer ad chosen l vw minim time constraint satisfi grow increment span termin edg ev w ad without violat time constraint later case floorplan consid time infeas solut exclud increment construct dbbtree key issu quickli evalu time constraint time new edg ad ie whether 32 dbb span tree construct 9 delay bound critic sink satisfi particular edg ev w number precis posit buffer insert edg minim edg delay calcul accord equat 2 3 let v denot subtre root v ad edg ev w load capacit v increas deltac cl denot last buffer edg path sourc v shown fig 3 last buffer edg buffer sourc v sourc drive v accord elmor delay v driven resist driver v defin drive resist v denot rt v given vgamma1 parent v rt v calcul follow sinc buffer path u v driver v also drive intermedi sink u v shown fig 3 let denot set sink subtre i1 due increas load capacit deltac v v elmor delay sink hand due buffer edg increas load capacit v affect delay sink u defin delay slack sink 2 delay slack time constraint satisfi sink follow condit hold introduc load capacit slack subtre eq 12 rewritten let oe v denot minimum slack load capacit among subtre oe condit eq 14 simpli rewritten oe v deltac keep track oe v condit check constant time elmor delay w calcul elmor delay v w calcul eq 4 time bound w also check constant time analysi conclud necessari suffici condit satisfi time constraint ad new edg ev w oe v deltac v dw 0 w 18 condit check constant time iter step dbbtree construct select linear time l vw minimum time constraint satisfi ad new edg ev w twopass travers suffici updat delay slack load capacit slack subtre 1 travers bottom calcul delay slack load capacit slack subtre accord equat 11 13 2 travers top calcul oe oe gamma 1 given igamma1 parent oe sinc new edg ad linear time overal dbb span tree construct 2 time net n sink 33 buffer delet phase 2 one buffer insert edg minim wire delay buffer may necessari meet delay bound third phase 33 buffer delet 11 figur 4 case v shown edg ev w becom unbuff edg delet buffer load capacit subtre v increas deltac cl vw buffer reinsert ev w shown dbbtree algorithm delet buffer span tree obtain second phase reduc total number buffer gener buffer closest sourc unload critic path algorithm travers bottom delet one buffer time without violat time constraint delet continu buffer left necessari time constraint would satisfi one buffer delet particular edg ev w 0 buffer one buffer delet ev w wire delay increas delta v w accord eq 5 buffer reinsert case shown fig 4 wire ev w becom unbuff edg delet buffer load capacit subtre v increas deltac cl vw buffer reinsert edg ev w shown fig 4 b deltac similar phase 2 let denot last buffer edg sourc v delay sink subtre u increas due increas load capacit v addit delay sink subtre tw increas due increas edg delay ev w base analysi phase 2 buffer delet without caus time violat follow condit hold oe v deltac v tw tabl 1 experiment paramet dbbtree algorithm signal net output resist driver r 0 500omega gamma1000omega unit wire resist c 012omega unit wire capacit r 015ffm output resist buffer r b 500omega load capacit buffer c b 005pf intrins delay buffer b 01n load capacit sink c 005pf gamma 015pf therefor time constraint evalu constant time delet buffer edg ev w buffer found search n gamma 1 edg delet buffer delay slack load capacit slack subtre increment updat time phase 2 one buffer delet linear time kn buffer k maximum number buffer singl edg time complex buffer delet okn 2 domin overal dbbtree algorithm follow experiment result show buffer delet effect minim total number buffer delet 90 buffer insert previou phase 4 experiment result first part experi implement dbb span tree algorithm sun sparc 20 workstat cunix environ algorithm test signal net 2 5 10 25 50 100 pin net size 100 net randomli gener 10mm theta 10mm rout region report averag result driver output resist sourc load capacit sink randomli chosen respect paramet use experi base 22 summar tabl 1 averag result dbb span tree construct shown tabl 2 delay bound critic sink net size randomli chosen interv titl delay bound averag wire length number buffer dbb span tree report tabl averag cpu time consum per net show dbb span tree algorithm fast enough appli stochast optim tabl 2 experiment result dbb span tree signal net pin delay boundsn wire lengthmm buffer cpu sec evalu dbb span tree gener experi construct minimum span tree mst shortest path tree spt signal net use paramet comparison averag result shown tabl 3 dbbmst dbbspt averag length ratio dbbtree mst dbbtree spt respect column sink meet bound give averag percentag critic sink satisfi delay bound net small number termin length dbbtree close mst number termin net increas length dbbtree mst increas 9 0 critic sink meet bound mst 25pin 100pin net conclud difficult satisfi time constraint use mst especi larg net hand length ratio dbbtree spt decreas 10 024 spt also ideal meet delay bound larg net dbbtree approach achiev short wire length 100 critic sink meet delay bound tabl 4 averag number buffer insert dbb span tree list result reason consid number termin net evalu buffer delet algorithm compar averag number buffer insert dbb span tree buffer delet percentag buffer reduc third phase dbbtree algorithm high 79 93 result present tabl 4 demonstr third phase algorithm quit effect remov unnecessari buffer estim phase 2 dbbtree algorithm lead unrealist impract result second part experi appli dbbtree evalu wire delay floorplan solut consid genet simul anneal method 27 tabl tabl 3 comparison dbbtree mst spt signal net pin legnth mm sink meet bound dbb mst dbbmst spt dbbspt dbb mst spt tabl 4 averag number buffer vs buffer delet pin wo delet delet reduc tabl 5 four exampl floorplan appli dbbtree algorithm block block size aspect ratio net net size delay bound cpu mm block pinsnet ns min tabl achiev floorplan solut use dbbtree mst spt approach block sink meet bound dbb mst spt dbb mst spt dbb mst spt 100 21357 27477 27402 603993 703706 1633961 100 9082 9561 5 present four exampl includ 10 25 50 100 rectangular block respect size width height aspect ratio block randomli chosen within nomin rang netlist also randomli gener four exampl technolog paramet consist shown tabl 1 compar tradit approach consid buffer insert floorplan also appli mst spt method evalu floorplan solut exampl base stochast search strategi floorplan solut achiev three method shown tabl 6 similarli column sink meet bound measur percentag critic sink satisfi tim tabl 7 improv consid buffer insert floorplan stage block area improv wire length improv buffer dbb vs mst dbb vs spt dbb vs mst dbb vs spt dbb figur 5 floorplan 50 block 150 net size 2pin 25pin spt appli evalu wire delay achiev chip area 12438mm 2 total wire length 269610mm 977 critic sink meet delay bound ing bound tabl 7 calcul improv chip area total wire length use dbbtree method exampl area improv 31 mst 22 spt respect hand total wire length improv 19 mst 63 spt respect substanti improv demonstr use buffer insert floorplan stage yield significantli better solut term chip area total wire length addit total number buffer estim dbbtree approach also shown tabl figur 5 6 show floorplan solut 50 block use spt dbbtree algorithm respect addit fig 6 also display buffer estim dbb tree approach note futur research need extend approach distribut buffer empti space macro subject time constraint howev area buffer typic small fraction given macro area typic accommod 5 conclus paper propos new methodolog floorplan placement intermedi buffer insert use anoth degre freedom delay calcul effici algorithm construct delay bound buffereddbb span tree de velop one key reason approach effect treat delay bound constraint rather formul delay optim object done figur floorplan exampl fig 5 dbbtree appli evalu wire delay achiev chip area 11259mm 2 total wire length 145547mm 100 critic sink meet delay bound area total wire length improv 948 4602 respect dot shown figur repres buffer estim dbbtree previou work fact problem formul realist path base time driven layout design time constraint floorplan evalu mani time stochast optim process effici dbb span tree algorithm made buffer tree base floorplan placement highli effect practic applic industri problem r transient respons damp linear network particular regard wideband amplifi critic net rout new class iter steiner tree heurist good perfor manc direct combin prim dijkstra construct improv performancedriven global rout performancedriven interconnect design base distribut rc delay model perform orient rectilinear steiner tree boundeddiamet span tree relat problem primdijkstra tradeoff improv performancedriven rout tree design rectilinear steiner tree minimum elmor delay highperform rout tree identifi critic sink performancedriven steiner tree algorithm global rout timingdriven global router custom chip design heurist algorithm fanout problem perform orient technolog map fanout problem theori practic methodolog algorithm postplac delay optim routabilitydriven fanout optim buffer placement distribut rctree network minim elmor delay optim effici buffer insert wire size interconnect layout optim simultan steiner tree construct buffer insert buffer steiner tree construct wire size interconnect layout optim optimum buffer circuit drive long uniform line wire segment improv buffer insert chip packag cosynthesi clock network genet simul anneal applic nonslic floorplan design tr bound diamet minimum span tree relat problem fanout problem theori practic performanceori technolog map heurist algorithm fanout problem perform orient rectilinear steiner tree performancedriven steiner tree algorithm global rout highperform rout tree identifi critic sink routabilitydriven fanout optim performancedriven interconnect design base distribut rc delay model methodolog algorithm postplac delay optim rectilinear steiner tree minimum elmor delay buffer steiner tree construct wire size interconnect layout optim wire segment improv buffer insert performancedriven global rout cell base ic critic net rout chip packag cosynthesi clock network ctr weip shi zhuo li onlogn time algorithm optim buffer insert proceed 40th confer design autom june 0206 2003 anaheim ca usa yuantao peng xun liu power macromodel global interconnect consid practic repeat insert proceed 14th acm great lake symposium vlsi april 2628 2004 boston usa xun liu yuantao peng mario c papaefthymi practic repeat insert low power repeat librari need proceed 41st annual confer design autom june 0711 2004 san diego ca usa ruim chen hai zhou effici algorithm buffer insert gener circuit base network flow proceed 2005 ieeeacm intern confer computeraid design p322326 novemb 0610 2005 san jose ca charl j alpert anirudh devgan stephen quay buffer insert nois delay optim proceed 35th annual confer design autom p362367 june 1519 1998 san francisco california unit state imin liu adnan aziz f wong meet delay constraint dsm minim repeat insert proceed confer design autom test europ p436440 march 2730 2000 pari franc hur ashok jagannathan john lilli time driven maze rout proceed 1999 intern symposium physic design p208213 april 1214 1999 monterey california unit state jason cong tianm kong david zhigang pan buffer block plan interconnectdriven floorplan proceed 1999 ieeeacm intern confer computeraid design p358363 novemb 0711 1999 san jose california unit state probir sarkar vivek sundararaman chengkok koh routabilitydriven repeat block plan interconnectcentr floorplan proceed 2000 intern symposium physic design p186191 may 2000 san diego california unit state jason cong tianm kong zhigang david pan buffer block plan interconnect plan predict ieee transact larg scale integr vlsi system v9 n6 p929937 1212001 feodor f dragan andrew b kahng ion mndoiu sudhakar muddu alexand zelikovski provabl good global buffer use avail buffer block plan proceed 2000 ieeeacm intern confer computeraid design novemb 0509 2000 san jose california ali selamat sigeru omatu web page featur select classif use neural network inform sciencesinformat comput scienc intern journal v158 n1 p6988 januari 2004 dian zhou ruim li design verif highspe vlsi physic design journal comput scienc technolog v20 n2 p147165 march 2005