// Seed: 2280240242
module module_0;
  final $unsigned(2);
  ;
  tri1 [1 : -1] id_1;
  assign id_1 = 1;
endmodule
module module_0 #(
    parameter id_8 = 32'd84
) (
    output wor   id_0,
    input  tri0  id_1,
    input  wor   id_2,
    output logic id_3
    , id_16,
    input  uwire id_4,
    input  wor   id_5,
    input  uwire id_6,
    input  wire  id_7,
    input  tri   _id_8,
    input  tri   id_9,
    output logic module_1,
    output wand  id_11,
    input  wire  id_12,
    input  tri1  id_13,
    input  tri   id_14
);
  always @(1 or negedge id_8) begin : LABEL_0
    id_10 = new;
    if (-1) begin : LABEL_1
      id_3 <= -1;
    end else begin : LABEL_2
      if (1) begin : LABEL_3
        wait (id_16[id_8 : ""]);
        id_3 = new(1);
      end
    end
  end
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
