set_min_delay 30 -rise -fall_from core_clock -rise_through adder1 -to [get_ports clk1] -probe -reset_path
