// Seed: 446717270
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  parameter id_10 = -1 ? 1 : (1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  input wire id_24;
  input wire id_23;
  input wire id_22;
  inout wire id_21;
  inout wire id_20;
  inout wire id_19;
  input wire id_18;
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  inout logic [7:0] id_10;
  module_0 modCall_1 (
      id_20,
      id_19,
      id_14,
      id_14,
      id_17,
      id_14,
      id_19,
      id_24,
      id_13
  );
  input wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout reg id_2;
  input wire id_1;
  wire id_25;
  ;
  always @(1'b0 or posedge -1) begin : LABEL_0
    id_2 = id_24;
  end
  logic [1  >>  -1 : -1 'b0] id_26;
  ;
  always_latch @(-1 or negedge id_10[-1'd0]);
  wire id_27;
  ;
endmodule
