
15_RTC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002788  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  08002928  08002928  00003928  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002990  08002990  00004068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08002990  08002990  00003990  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002998  08002998  00004068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002998  08002998  00003998  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800299c  0800299c  0000399c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080029a0  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b0  20000068  08002a08  00004068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000218  08002a08  00004218  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00004068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005a40  00000000  00000000  00004098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000014c2  00000000  00000000  00009ad8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006e0  00000000  00000000  0000afa0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000506  00000000  00000000  0000b680  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002ac5  00000000  00000000  0000bb86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008171  00000000  00000000  0000e64b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008e7e3  00000000  00000000  000167bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a4f9f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000023cc  00000000  00000000  000a4fe4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  000a73b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08002910 	.word	0x08002910

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	08002910 	.word	0x08002910

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000284:	4b0e      	ldr	r3, [pc, #56]	@ (80002c0 <HAL_Init+0x40>)
 8000286:	681b      	ldr	r3, [r3, #0]
 8000288:	4a0d      	ldr	r2, [pc, #52]	@ (80002c0 <HAL_Init+0x40>)
 800028a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800028e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000290:	4b0b      	ldr	r3, [pc, #44]	@ (80002c0 <HAL_Init+0x40>)
 8000292:	681b      	ldr	r3, [r3, #0]
 8000294:	4a0a      	ldr	r2, [pc, #40]	@ (80002c0 <HAL_Init+0x40>)
 8000296:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800029a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800029c:	4b08      	ldr	r3, [pc, #32]	@ (80002c0 <HAL_Init+0x40>)
 800029e:	681b      	ldr	r3, [r3, #0]
 80002a0:	4a07      	ldr	r2, [pc, #28]	@ (80002c0 <HAL_Init+0x40>)
 80002a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80002a6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80002a8:	2003      	movs	r0, #3
 80002aa:	f000 f939 	bl	8000520 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80002ae:	200f      	movs	r0, #15
 80002b0:	f000 f810 	bl	80002d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80002b4:	f000 f806 	bl	80002c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80002b8:	2300      	movs	r3, #0
}
 80002ba:	4618      	mov	r0, r3
 80002bc:	bd80      	pop	{r7, pc}
 80002be:	bf00      	nop
 80002c0:	40023c00 	.word	0x40023c00

080002c4 <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 80002c4:	b480      	push	{r7}
 80002c6:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 80002c8:	bf00      	nop
 80002ca:	46bd      	mov	sp, r7
 80002cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d0:	4770      	bx	lr
	...

080002d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80002d4:	b580      	push	{r7, lr}
 80002d6:	b082      	sub	sp, #8
 80002d8:	af00      	add	r7, sp, #0
 80002da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80002dc:	4b12      	ldr	r3, [pc, #72]	@ (8000328 <HAL_InitTick+0x54>)
 80002de:	681a      	ldr	r2, [r3, #0]
 80002e0:	4b12      	ldr	r3, [pc, #72]	@ (800032c <HAL_InitTick+0x58>)
 80002e2:	781b      	ldrb	r3, [r3, #0]
 80002e4:	4619      	mov	r1, r3
 80002e6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80002ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80002ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80002f2:	4618      	mov	r0, r3
 80002f4:	f000 f93b 	bl	800056e <HAL_SYSTICK_Config>
 80002f8:	4603      	mov	r3, r0
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d001      	beq.n	8000302 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80002fe:	2301      	movs	r3, #1
 8000300:	e00e      	b.n	8000320 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000302:	687b      	ldr	r3, [r7, #4]
 8000304:	2b0f      	cmp	r3, #15
 8000306:	d80a      	bhi.n	800031e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000308:	2200      	movs	r2, #0
 800030a:	6879      	ldr	r1, [r7, #4]
 800030c:	f04f 30ff 	mov.w	r0, #4294967295
 8000310:	f000 f911 	bl	8000536 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000314:	4a06      	ldr	r2, [pc, #24]	@ (8000330 <HAL_InitTick+0x5c>)
 8000316:	687b      	ldr	r3, [r7, #4]
 8000318:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800031a:	2300      	movs	r3, #0
 800031c:	e000      	b.n	8000320 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800031e:	2301      	movs	r3, #1
}
 8000320:	4618      	mov	r0, r3
 8000322:	3708      	adds	r7, #8
 8000324:	46bd      	mov	sp, r7
 8000326:	bd80      	pop	{r7, pc}
 8000328:	20000008 	.word	0x20000008
 800032c:	20000004 	.word	0x20000004
 8000330:	20000000 	.word	0x20000000

08000334 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000334:	b480      	push	{r7}
 8000336:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000338:	4b06      	ldr	r3, [pc, #24]	@ (8000354 <HAL_IncTick+0x20>)
 800033a:	781b      	ldrb	r3, [r3, #0]
 800033c:	461a      	mov	r2, r3
 800033e:	4b06      	ldr	r3, [pc, #24]	@ (8000358 <HAL_IncTick+0x24>)
 8000340:	681b      	ldr	r3, [r3, #0]
 8000342:	4413      	add	r3, r2
 8000344:	4a04      	ldr	r2, [pc, #16]	@ (8000358 <HAL_IncTick+0x24>)
 8000346:	6013      	str	r3, [r2, #0]
}
 8000348:	bf00      	nop
 800034a:	46bd      	mov	sp, r7
 800034c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000350:	4770      	bx	lr
 8000352:	bf00      	nop
 8000354:	20000004 	.word	0x20000004
 8000358:	20000084 	.word	0x20000084

0800035c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800035c:	b480      	push	{r7}
 800035e:	af00      	add	r7, sp, #0
  return uwTick;
 8000360:	4b03      	ldr	r3, [pc, #12]	@ (8000370 <HAL_GetTick+0x14>)
 8000362:	681b      	ldr	r3, [r3, #0]
}
 8000364:	4618      	mov	r0, r3
 8000366:	46bd      	mov	sp, r7
 8000368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800036c:	4770      	bx	lr
 800036e:	bf00      	nop
 8000370:	20000084 	.word	0x20000084

08000374 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000374:	b580      	push	{r7, lr}
 8000376:	b084      	sub	sp, #16
 8000378:	af00      	add	r7, sp, #0
 800037a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800037c:	f7ff ffee 	bl	800035c <HAL_GetTick>
 8000380:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000382:	687b      	ldr	r3, [r7, #4]
 8000384:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000386:	68fb      	ldr	r3, [r7, #12]
 8000388:	f1b3 3fff 	cmp.w	r3, #4294967295
 800038c:	d005      	beq.n	800039a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800038e:	4b0a      	ldr	r3, [pc, #40]	@ (80003b8 <HAL_Delay+0x44>)
 8000390:	781b      	ldrb	r3, [r3, #0]
 8000392:	461a      	mov	r2, r3
 8000394:	68fb      	ldr	r3, [r7, #12]
 8000396:	4413      	add	r3, r2
 8000398:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800039a:	bf00      	nop
 800039c:	f7ff ffde 	bl	800035c <HAL_GetTick>
 80003a0:	4602      	mov	r2, r0
 80003a2:	68bb      	ldr	r3, [r7, #8]
 80003a4:	1ad3      	subs	r3, r2, r3
 80003a6:	68fa      	ldr	r2, [r7, #12]
 80003a8:	429a      	cmp	r2, r3
 80003aa:	d8f7      	bhi.n	800039c <HAL_Delay+0x28>
  {
  }
}
 80003ac:	bf00      	nop
 80003ae:	bf00      	nop
 80003b0:	3710      	adds	r7, #16
 80003b2:	46bd      	mov	sp, r7
 80003b4:	bd80      	pop	{r7, pc}
 80003b6:	bf00      	nop
 80003b8:	20000004 	.word	0x20000004

080003bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80003bc:	b480      	push	{r7}
 80003be:	b085      	sub	sp, #20
 80003c0:	af00      	add	r7, sp, #0
 80003c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80003c4:	687b      	ldr	r3, [r7, #4]
 80003c6:	f003 0307 	and.w	r3, r3, #7
 80003ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80003cc:	4b0c      	ldr	r3, [pc, #48]	@ (8000400 <__NVIC_SetPriorityGrouping+0x44>)
 80003ce:	68db      	ldr	r3, [r3, #12]
 80003d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80003d2:	68ba      	ldr	r2, [r7, #8]
 80003d4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80003d8:	4013      	ands	r3, r2
 80003da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80003dc:	68fb      	ldr	r3, [r7, #12]
 80003de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80003e0:	68bb      	ldr	r3, [r7, #8]
 80003e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80003e4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80003e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80003ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80003ee:	4a04      	ldr	r2, [pc, #16]	@ (8000400 <__NVIC_SetPriorityGrouping+0x44>)
 80003f0:	68bb      	ldr	r3, [r7, #8]
 80003f2:	60d3      	str	r3, [r2, #12]
}
 80003f4:	bf00      	nop
 80003f6:	3714      	adds	r7, #20
 80003f8:	46bd      	mov	sp, r7
 80003fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003fe:	4770      	bx	lr
 8000400:	e000ed00 	.word	0xe000ed00

08000404 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000404:	b480      	push	{r7}
 8000406:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000408:	4b04      	ldr	r3, [pc, #16]	@ (800041c <__NVIC_GetPriorityGrouping+0x18>)
 800040a:	68db      	ldr	r3, [r3, #12]
 800040c:	0a1b      	lsrs	r3, r3, #8
 800040e:	f003 0307 	and.w	r3, r3, #7
}
 8000412:	4618      	mov	r0, r3
 8000414:	46bd      	mov	sp, r7
 8000416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800041a:	4770      	bx	lr
 800041c:	e000ed00 	.word	0xe000ed00

08000420 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000420:	b480      	push	{r7}
 8000422:	b083      	sub	sp, #12
 8000424:	af00      	add	r7, sp, #0
 8000426:	4603      	mov	r3, r0
 8000428:	6039      	str	r1, [r7, #0]
 800042a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800042c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000430:	2b00      	cmp	r3, #0
 8000432:	db0a      	blt.n	800044a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000434:	683b      	ldr	r3, [r7, #0]
 8000436:	b2da      	uxtb	r2, r3
 8000438:	490c      	ldr	r1, [pc, #48]	@ (800046c <__NVIC_SetPriority+0x4c>)
 800043a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800043e:	0112      	lsls	r2, r2, #4
 8000440:	b2d2      	uxtb	r2, r2
 8000442:	440b      	add	r3, r1
 8000444:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000448:	e00a      	b.n	8000460 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800044a:	683b      	ldr	r3, [r7, #0]
 800044c:	b2da      	uxtb	r2, r3
 800044e:	4908      	ldr	r1, [pc, #32]	@ (8000470 <__NVIC_SetPriority+0x50>)
 8000450:	79fb      	ldrb	r3, [r7, #7]
 8000452:	f003 030f 	and.w	r3, r3, #15
 8000456:	3b04      	subs	r3, #4
 8000458:	0112      	lsls	r2, r2, #4
 800045a:	b2d2      	uxtb	r2, r2
 800045c:	440b      	add	r3, r1
 800045e:	761a      	strb	r2, [r3, #24]
}
 8000460:	bf00      	nop
 8000462:	370c      	adds	r7, #12
 8000464:	46bd      	mov	sp, r7
 8000466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800046a:	4770      	bx	lr
 800046c:	e000e100 	.word	0xe000e100
 8000470:	e000ed00 	.word	0xe000ed00

08000474 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000474:	b480      	push	{r7}
 8000476:	b089      	sub	sp, #36	@ 0x24
 8000478:	af00      	add	r7, sp, #0
 800047a:	60f8      	str	r0, [r7, #12]
 800047c:	60b9      	str	r1, [r7, #8]
 800047e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000480:	68fb      	ldr	r3, [r7, #12]
 8000482:	f003 0307 	and.w	r3, r3, #7
 8000486:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000488:	69fb      	ldr	r3, [r7, #28]
 800048a:	f1c3 0307 	rsb	r3, r3, #7
 800048e:	2b04      	cmp	r3, #4
 8000490:	bf28      	it	cs
 8000492:	2304      	movcs	r3, #4
 8000494:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000496:	69fb      	ldr	r3, [r7, #28]
 8000498:	3304      	adds	r3, #4
 800049a:	2b06      	cmp	r3, #6
 800049c:	d902      	bls.n	80004a4 <NVIC_EncodePriority+0x30>
 800049e:	69fb      	ldr	r3, [r7, #28]
 80004a0:	3b03      	subs	r3, #3
 80004a2:	e000      	b.n	80004a6 <NVIC_EncodePriority+0x32>
 80004a4:	2300      	movs	r3, #0
 80004a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80004a8:	f04f 32ff 	mov.w	r2, #4294967295
 80004ac:	69bb      	ldr	r3, [r7, #24]
 80004ae:	fa02 f303 	lsl.w	r3, r2, r3
 80004b2:	43da      	mvns	r2, r3
 80004b4:	68bb      	ldr	r3, [r7, #8]
 80004b6:	401a      	ands	r2, r3
 80004b8:	697b      	ldr	r3, [r7, #20]
 80004ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80004bc:	f04f 31ff 	mov.w	r1, #4294967295
 80004c0:	697b      	ldr	r3, [r7, #20]
 80004c2:	fa01 f303 	lsl.w	r3, r1, r3
 80004c6:	43d9      	mvns	r1, r3
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80004cc:	4313      	orrs	r3, r2
         );
}
 80004ce:	4618      	mov	r0, r3
 80004d0:	3724      	adds	r7, #36	@ 0x24
 80004d2:	46bd      	mov	sp, r7
 80004d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004d8:	4770      	bx	lr
	...

080004dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80004dc:	b580      	push	{r7, lr}
 80004de:	b082      	sub	sp, #8
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	3b01      	subs	r3, #1
 80004e8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80004ec:	d301      	bcc.n	80004f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80004ee:	2301      	movs	r3, #1
 80004f0:	e00f      	b.n	8000512 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80004f2:	4a0a      	ldr	r2, [pc, #40]	@ (800051c <SysTick_Config+0x40>)
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	3b01      	subs	r3, #1
 80004f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80004fa:	210f      	movs	r1, #15
 80004fc:	f04f 30ff 	mov.w	r0, #4294967295
 8000500:	f7ff ff8e 	bl	8000420 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000504:	4b05      	ldr	r3, [pc, #20]	@ (800051c <SysTick_Config+0x40>)
 8000506:	2200      	movs	r2, #0
 8000508:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800050a:	4b04      	ldr	r3, [pc, #16]	@ (800051c <SysTick_Config+0x40>)
 800050c:	2207      	movs	r2, #7
 800050e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000510:	2300      	movs	r3, #0
}
 8000512:	4618      	mov	r0, r3
 8000514:	3708      	adds	r7, #8
 8000516:	46bd      	mov	sp, r7
 8000518:	bd80      	pop	{r7, pc}
 800051a:	bf00      	nop
 800051c:	e000e010 	.word	0xe000e010

08000520 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000520:	b580      	push	{r7, lr}
 8000522:	b082      	sub	sp, #8
 8000524:	af00      	add	r7, sp, #0
 8000526:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000528:	6878      	ldr	r0, [r7, #4]
 800052a:	f7ff ff47 	bl	80003bc <__NVIC_SetPriorityGrouping>
}
 800052e:	bf00      	nop
 8000530:	3708      	adds	r7, #8
 8000532:	46bd      	mov	sp, r7
 8000534:	bd80      	pop	{r7, pc}

08000536 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000536:	b580      	push	{r7, lr}
 8000538:	b086      	sub	sp, #24
 800053a:	af00      	add	r7, sp, #0
 800053c:	4603      	mov	r3, r0
 800053e:	60b9      	str	r1, [r7, #8]
 8000540:	607a      	str	r2, [r7, #4]
 8000542:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000544:	2300      	movs	r3, #0
 8000546:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000548:	f7ff ff5c 	bl	8000404 <__NVIC_GetPriorityGrouping>
 800054c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800054e:	687a      	ldr	r2, [r7, #4]
 8000550:	68b9      	ldr	r1, [r7, #8]
 8000552:	6978      	ldr	r0, [r7, #20]
 8000554:	f7ff ff8e 	bl	8000474 <NVIC_EncodePriority>
 8000558:	4602      	mov	r2, r0
 800055a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800055e:	4611      	mov	r1, r2
 8000560:	4618      	mov	r0, r3
 8000562:	f7ff ff5d 	bl	8000420 <__NVIC_SetPriority>
}
 8000566:	bf00      	nop
 8000568:	3718      	adds	r7, #24
 800056a:	46bd      	mov	sp, r7
 800056c:	bd80      	pop	{r7, pc}

0800056e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800056e:	b580      	push	{r7, lr}
 8000570:	b082      	sub	sp, #8
 8000572:	af00      	add	r7, sp, #0
 8000574:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000576:	6878      	ldr	r0, [r7, #4]
 8000578:	f7ff ffb0 	bl	80004dc <SysTick_Config>
 800057c:	4603      	mov	r3, r0
}
 800057e:	4618      	mov	r0, r3
 8000580:	3708      	adds	r7, #8
 8000582:	46bd      	mov	sp, r7
 8000584:	bd80      	pop	{r7, pc}
	...

08000588 <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8000588:	b480      	push	{r7}
 800058a:	b083      	sub	sp, #12
 800058c:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 800058e:	4b06      	ldr	r3, [pc, #24]	@ (80005a8 <HAL_PWR_EnableBkUpAccess+0x20>)
 8000590:	2201      	movs	r2, #1
 8000592:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8000594:	4b05      	ldr	r3, [pc, #20]	@ (80005ac <HAL_PWR_EnableBkUpAccess+0x24>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 800059a:	687b      	ldr	r3, [r7, #4]
}
 800059c:	bf00      	nop
 800059e:	370c      	adds	r7, #12
 80005a0:	46bd      	mov	sp, r7
 80005a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a6:	4770      	bx	lr
 80005a8:	420e0020 	.word	0x420e0020
 80005ac:	40007000 	.word	0x40007000

080005b0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b086      	sub	sp, #24
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d101      	bne.n	80005c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80005be:	2301      	movs	r3, #1
 80005c0:	e267      	b.n	8000a92 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	681b      	ldr	r3, [r3, #0]
 80005c6:	f003 0301 	and.w	r3, r3, #1
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d075      	beq.n	80006ba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80005ce:	4b88      	ldr	r3, [pc, #544]	@ (80007f0 <HAL_RCC_OscConfig+0x240>)
 80005d0:	689b      	ldr	r3, [r3, #8]
 80005d2:	f003 030c 	and.w	r3, r3, #12
 80005d6:	2b04      	cmp	r3, #4
 80005d8:	d00c      	beq.n	80005f4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80005da:	4b85      	ldr	r3, [pc, #532]	@ (80007f0 <HAL_RCC_OscConfig+0x240>)
 80005dc:	689b      	ldr	r3, [r3, #8]
 80005de:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80005e2:	2b08      	cmp	r3, #8
 80005e4:	d112      	bne.n	800060c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80005e6:	4b82      	ldr	r3, [pc, #520]	@ (80007f0 <HAL_RCC_OscConfig+0x240>)
 80005e8:	685b      	ldr	r3, [r3, #4]
 80005ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80005ee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80005f2:	d10b      	bne.n	800060c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80005f4:	4b7e      	ldr	r3, [pc, #504]	@ (80007f0 <HAL_RCC_OscConfig+0x240>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	d05b      	beq.n	80006b8 <HAL_RCC_OscConfig+0x108>
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	685b      	ldr	r3, [r3, #4]
 8000604:	2b00      	cmp	r3, #0
 8000606:	d157      	bne.n	80006b8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000608:	2301      	movs	r3, #1
 800060a:	e242      	b.n	8000a92 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	685b      	ldr	r3, [r3, #4]
 8000610:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000614:	d106      	bne.n	8000624 <HAL_RCC_OscConfig+0x74>
 8000616:	4b76      	ldr	r3, [pc, #472]	@ (80007f0 <HAL_RCC_OscConfig+0x240>)
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	4a75      	ldr	r2, [pc, #468]	@ (80007f0 <HAL_RCC_OscConfig+0x240>)
 800061c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000620:	6013      	str	r3, [r2, #0]
 8000622:	e01d      	b.n	8000660 <HAL_RCC_OscConfig+0xb0>
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	685b      	ldr	r3, [r3, #4]
 8000628:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800062c:	d10c      	bne.n	8000648 <HAL_RCC_OscConfig+0x98>
 800062e:	4b70      	ldr	r3, [pc, #448]	@ (80007f0 <HAL_RCC_OscConfig+0x240>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	4a6f      	ldr	r2, [pc, #444]	@ (80007f0 <HAL_RCC_OscConfig+0x240>)
 8000634:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000638:	6013      	str	r3, [r2, #0]
 800063a:	4b6d      	ldr	r3, [pc, #436]	@ (80007f0 <HAL_RCC_OscConfig+0x240>)
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	4a6c      	ldr	r2, [pc, #432]	@ (80007f0 <HAL_RCC_OscConfig+0x240>)
 8000640:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000644:	6013      	str	r3, [r2, #0]
 8000646:	e00b      	b.n	8000660 <HAL_RCC_OscConfig+0xb0>
 8000648:	4b69      	ldr	r3, [pc, #420]	@ (80007f0 <HAL_RCC_OscConfig+0x240>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	4a68      	ldr	r2, [pc, #416]	@ (80007f0 <HAL_RCC_OscConfig+0x240>)
 800064e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000652:	6013      	str	r3, [r2, #0]
 8000654:	4b66      	ldr	r3, [pc, #408]	@ (80007f0 <HAL_RCC_OscConfig+0x240>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	4a65      	ldr	r2, [pc, #404]	@ (80007f0 <HAL_RCC_OscConfig+0x240>)
 800065a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800065e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	685b      	ldr	r3, [r3, #4]
 8000664:	2b00      	cmp	r3, #0
 8000666:	d013      	beq.n	8000690 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000668:	f7ff fe78 	bl	800035c <HAL_GetTick>
 800066c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800066e:	e008      	b.n	8000682 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000670:	f7ff fe74 	bl	800035c <HAL_GetTick>
 8000674:	4602      	mov	r2, r0
 8000676:	693b      	ldr	r3, [r7, #16]
 8000678:	1ad3      	subs	r3, r2, r3
 800067a:	2b64      	cmp	r3, #100	@ 0x64
 800067c:	d901      	bls.n	8000682 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800067e:	2303      	movs	r3, #3
 8000680:	e207      	b.n	8000a92 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000682:	4b5b      	ldr	r3, [pc, #364]	@ (80007f0 <HAL_RCC_OscConfig+0x240>)
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800068a:	2b00      	cmp	r3, #0
 800068c:	d0f0      	beq.n	8000670 <HAL_RCC_OscConfig+0xc0>
 800068e:	e014      	b.n	80006ba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000690:	f7ff fe64 	bl	800035c <HAL_GetTick>
 8000694:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000696:	e008      	b.n	80006aa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000698:	f7ff fe60 	bl	800035c <HAL_GetTick>
 800069c:	4602      	mov	r2, r0
 800069e:	693b      	ldr	r3, [r7, #16]
 80006a0:	1ad3      	subs	r3, r2, r3
 80006a2:	2b64      	cmp	r3, #100	@ 0x64
 80006a4:	d901      	bls.n	80006aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80006a6:	2303      	movs	r3, #3
 80006a8:	e1f3      	b.n	8000a92 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80006aa:	4b51      	ldr	r3, [pc, #324]	@ (80007f0 <HAL_RCC_OscConfig+0x240>)
 80006ac:	681b      	ldr	r3, [r3, #0]
 80006ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d1f0      	bne.n	8000698 <HAL_RCC_OscConfig+0xe8>
 80006b6:	e000      	b.n	80006ba <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80006b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	f003 0302 	and.w	r3, r3, #2
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d063      	beq.n	800078e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80006c6:	4b4a      	ldr	r3, [pc, #296]	@ (80007f0 <HAL_RCC_OscConfig+0x240>)
 80006c8:	689b      	ldr	r3, [r3, #8]
 80006ca:	f003 030c 	and.w	r3, r3, #12
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d00b      	beq.n	80006ea <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80006d2:	4b47      	ldr	r3, [pc, #284]	@ (80007f0 <HAL_RCC_OscConfig+0x240>)
 80006d4:	689b      	ldr	r3, [r3, #8]
 80006d6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80006da:	2b08      	cmp	r3, #8
 80006dc:	d11c      	bne.n	8000718 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80006de:	4b44      	ldr	r3, [pc, #272]	@ (80007f0 <HAL_RCC_OscConfig+0x240>)
 80006e0:	685b      	ldr	r3, [r3, #4]
 80006e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d116      	bne.n	8000718 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80006ea:	4b41      	ldr	r3, [pc, #260]	@ (80007f0 <HAL_RCC_OscConfig+0x240>)
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	f003 0302 	and.w	r3, r3, #2
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d005      	beq.n	8000702 <HAL_RCC_OscConfig+0x152>
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	68db      	ldr	r3, [r3, #12]
 80006fa:	2b01      	cmp	r3, #1
 80006fc:	d001      	beq.n	8000702 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80006fe:	2301      	movs	r3, #1
 8000700:	e1c7      	b.n	8000a92 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000702:	4b3b      	ldr	r3, [pc, #236]	@ (80007f0 <HAL_RCC_OscConfig+0x240>)
 8000704:	681b      	ldr	r3, [r3, #0]
 8000706:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	691b      	ldr	r3, [r3, #16]
 800070e:	00db      	lsls	r3, r3, #3
 8000710:	4937      	ldr	r1, [pc, #220]	@ (80007f0 <HAL_RCC_OscConfig+0x240>)
 8000712:	4313      	orrs	r3, r2
 8000714:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000716:	e03a      	b.n	800078e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	68db      	ldr	r3, [r3, #12]
 800071c:	2b00      	cmp	r3, #0
 800071e:	d020      	beq.n	8000762 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000720:	4b34      	ldr	r3, [pc, #208]	@ (80007f4 <HAL_RCC_OscConfig+0x244>)
 8000722:	2201      	movs	r2, #1
 8000724:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000726:	f7ff fe19 	bl	800035c <HAL_GetTick>
 800072a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800072c:	e008      	b.n	8000740 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800072e:	f7ff fe15 	bl	800035c <HAL_GetTick>
 8000732:	4602      	mov	r2, r0
 8000734:	693b      	ldr	r3, [r7, #16]
 8000736:	1ad3      	subs	r3, r2, r3
 8000738:	2b02      	cmp	r3, #2
 800073a:	d901      	bls.n	8000740 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800073c:	2303      	movs	r3, #3
 800073e:	e1a8      	b.n	8000a92 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000740:	4b2b      	ldr	r3, [pc, #172]	@ (80007f0 <HAL_RCC_OscConfig+0x240>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	f003 0302 	and.w	r3, r3, #2
 8000748:	2b00      	cmp	r3, #0
 800074a:	d0f0      	beq.n	800072e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800074c:	4b28      	ldr	r3, [pc, #160]	@ (80007f0 <HAL_RCC_OscConfig+0x240>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	691b      	ldr	r3, [r3, #16]
 8000758:	00db      	lsls	r3, r3, #3
 800075a:	4925      	ldr	r1, [pc, #148]	@ (80007f0 <HAL_RCC_OscConfig+0x240>)
 800075c:	4313      	orrs	r3, r2
 800075e:	600b      	str	r3, [r1, #0]
 8000760:	e015      	b.n	800078e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000762:	4b24      	ldr	r3, [pc, #144]	@ (80007f4 <HAL_RCC_OscConfig+0x244>)
 8000764:	2200      	movs	r2, #0
 8000766:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000768:	f7ff fdf8 	bl	800035c <HAL_GetTick>
 800076c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800076e:	e008      	b.n	8000782 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000770:	f7ff fdf4 	bl	800035c <HAL_GetTick>
 8000774:	4602      	mov	r2, r0
 8000776:	693b      	ldr	r3, [r7, #16]
 8000778:	1ad3      	subs	r3, r2, r3
 800077a:	2b02      	cmp	r3, #2
 800077c:	d901      	bls.n	8000782 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800077e:	2303      	movs	r3, #3
 8000780:	e187      	b.n	8000a92 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000782:	4b1b      	ldr	r3, [pc, #108]	@ (80007f0 <HAL_RCC_OscConfig+0x240>)
 8000784:	681b      	ldr	r3, [r3, #0]
 8000786:	f003 0302 	and.w	r3, r3, #2
 800078a:	2b00      	cmp	r3, #0
 800078c:	d1f0      	bne.n	8000770 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	f003 0308 	and.w	r3, r3, #8
 8000796:	2b00      	cmp	r3, #0
 8000798:	d036      	beq.n	8000808 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	695b      	ldr	r3, [r3, #20]
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d016      	beq.n	80007d0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80007a2:	4b15      	ldr	r3, [pc, #84]	@ (80007f8 <HAL_RCC_OscConfig+0x248>)
 80007a4:	2201      	movs	r2, #1
 80007a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80007a8:	f7ff fdd8 	bl	800035c <HAL_GetTick>
 80007ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80007ae:	e008      	b.n	80007c2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80007b0:	f7ff fdd4 	bl	800035c <HAL_GetTick>
 80007b4:	4602      	mov	r2, r0
 80007b6:	693b      	ldr	r3, [r7, #16]
 80007b8:	1ad3      	subs	r3, r2, r3
 80007ba:	2b02      	cmp	r3, #2
 80007bc:	d901      	bls.n	80007c2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80007be:	2303      	movs	r3, #3
 80007c0:	e167      	b.n	8000a92 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80007c2:	4b0b      	ldr	r3, [pc, #44]	@ (80007f0 <HAL_RCC_OscConfig+0x240>)
 80007c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80007c6:	f003 0302 	and.w	r3, r3, #2
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d0f0      	beq.n	80007b0 <HAL_RCC_OscConfig+0x200>
 80007ce:	e01b      	b.n	8000808 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80007d0:	4b09      	ldr	r3, [pc, #36]	@ (80007f8 <HAL_RCC_OscConfig+0x248>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80007d6:	f7ff fdc1 	bl	800035c <HAL_GetTick>
 80007da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80007dc:	e00e      	b.n	80007fc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80007de:	f7ff fdbd 	bl	800035c <HAL_GetTick>
 80007e2:	4602      	mov	r2, r0
 80007e4:	693b      	ldr	r3, [r7, #16]
 80007e6:	1ad3      	subs	r3, r2, r3
 80007e8:	2b02      	cmp	r3, #2
 80007ea:	d907      	bls.n	80007fc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80007ec:	2303      	movs	r3, #3
 80007ee:	e150      	b.n	8000a92 <HAL_RCC_OscConfig+0x4e2>
 80007f0:	40023800 	.word	0x40023800
 80007f4:	42470000 	.word	0x42470000
 80007f8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80007fc:	4b88      	ldr	r3, [pc, #544]	@ (8000a20 <HAL_RCC_OscConfig+0x470>)
 80007fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000800:	f003 0302 	and.w	r3, r3, #2
 8000804:	2b00      	cmp	r3, #0
 8000806:	d1ea      	bne.n	80007de <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	f003 0304 	and.w	r3, r3, #4
 8000810:	2b00      	cmp	r3, #0
 8000812:	f000 8097 	beq.w	8000944 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000816:	2300      	movs	r3, #0
 8000818:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800081a:	4b81      	ldr	r3, [pc, #516]	@ (8000a20 <HAL_RCC_OscConfig+0x470>)
 800081c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800081e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000822:	2b00      	cmp	r3, #0
 8000824:	d10f      	bne.n	8000846 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000826:	2300      	movs	r3, #0
 8000828:	60bb      	str	r3, [r7, #8]
 800082a:	4b7d      	ldr	r3, [pc, #500]	@ (8000a20 <HAL_RCC_OscConfig+0x470>)
 800082c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800082e:	4a7c      	ldr	r2, [pc, #496]	@ (8000a20 <HAL_RCC_OscConfig+0x470>)
 8000830:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000834:	6413      	str	r3, [r2, #64]	@ 0x40
 8000836:	4b7a      	ldr	r3, [pc, #488]	@ (8000a20 <HAL_RCC_OscConfig+0x470>)
 8000838:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800083a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800083e:	60bb      	str	r3, [r7, #8]
 8000840:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000842:	2301      	movs	r3, #1
 8000844:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000846:	4b77      	ldr	r3, [pc, #476]	@ (8000a24 <HAL_RCC_OscConfig+0x474>)
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800084e:	2b00      	cmp	r3, #0
 8000850:	d118      	bne.n	8000884 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000852:	4b74      	ldr	r3, [pc, #464]	@ (8000a24 <HAL_RCC_OscConfig+0x474>)
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	4a73      	ldr	r2, [pc, #460]	@ (8000a24 <HAL_RCC_OscConfig+0x474>)
 8000858:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800085c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800085e:	f7ff fd7d 	bl	800035c <HAL_GetTick>
 8000862:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000864:	e008      	b.n	8000878 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000866:	f7ff fd79 	bl	800035c <HAL_GetTick>
 800086a:	4602      	mov	r2, r0
 800086c:	693b      	ldr	r3, [r7, #16]
 800086e:	1ad3      	subs	r3, r2, r3
 8000870:	2b02      	cmp	r3, #2
 8000872:	d901      	bls.n	8000878 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8000874:	2303      	movs	r3, #3
 8000876:	e10c      	b.n	8000a92 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000878:	4b6a      	ldr	r3, [pc, #424]	@ (8000a24 <HAL_RCC_OscConfig+0x474>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000880:	2b00      	cmp	r3, #0
 8000882:	d0f0      	beq.n	8000866 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	689b      	ldr	r3, [r3, #8]
 8000888:	2b01      	cmp	r3, #1
 800088a:	d106      	bne.n	800089a <HAL_RCC_OscConfig+0x2ea>
 800088c:	4b64      	ldr	r3, [pc, #400]	@ (8000a20 <HAL_RCC_OscConfig+0x470>)
 800088e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000890:	4a63      	ldr	r2, [pc, #396]	@ (8000a20 <HAL_RCC_OscConfig+0x470>)
 8000892:	f043 0301 	orr.w	r3, r3, #1
 8000896:	6713      	str	r3, [r2, #112]	@ 0x70
 8000898:	e01c      	b.n	80008d4 <HAL_RCC_OscConfig+0x324>
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	689b      	ldr	r3, [r3, #8]
 800089e:	2b05      	cmp	r3, #5
 80008a0:	d10c      	bne.n	80008bc <HAL_RCC_OscConfig+0x30c>
 80008a2:	4b5f      	ldr	r3, [pc, #380]	@ (8000a20 <HAL_RCC_OscConfig+0x470>)
 80008a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80008a6:	4a5e      	ldr	r2, [pc, #376]	@ (8000a20 <HAL_RCC_OscConfig+0x470>)
 80008a8:	f043 0304 	orr.w	r3, r3, #4
 80008ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80008ae:	4b5c      	ldr	r3, [pc, #368]	@ (8000a20 <HAL_RCC_OscConfig+0x470>)
 80008b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80008b2:	4a5b      	ldr	r2, [pc, #364]	@ (8000a20 <HAL_RCC_OscConfig+0x470>)
 80008b4:	f043 0301 	orr.w	r3, r3, #1
 80008b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80008ba:	e00b      	b.n	80008d4 <HAL_RCC_OscConfig+0x324>
 80008bc:	4b58      	ldr	r3, [pc, #352]	@ (8000a20 <HAL_RCC_OscConfig+0x470>)
 80008be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80008c0:	4a57      	ldr	r2, [pc, #348]	@ (8000a20 <HAL_RCC_OscConfig+0x470>)
 80008c2:	f023 0301 	bic.w	r3, r3, #1
 80008c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80008c8:	4b55      	ldr	r3, [pc, #340]	@ (8000a20 <HAL_RCC_OscConfig+0x470>)
 80008ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80008cc:	4a54      	ldr	r2, [pc, #336]	@ (8000a20 <HAL_RCC_OscConfig+0x470>)
 80008ce:	f023 0304 	bic.w	r3, r3, #4
 80008d2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	689b      	ldr	r3, [r3, #8]
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d015      	beq.n	8000908 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80008dc:	f7ff fd3e 	bl	800035c <HAL_GetTick>
 80008e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80008e2:	e00a      	b.n	80008fa <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80008e4:	f7ff fd3a 	bl	800035c <HAL_GetTick>
 80008e8:	4602      	mov	r2, r0
 80008ea:	693b      	ldr	r3, [r7, #16]
 80008ec:	1ad3      	subs	r3, r2, r3
 80008ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80008f2:	4293      	cmp	r3, r2
 80008f4:	d901      	bls.n	80008fa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80008f6:	2303      	movs	r3, #3
 80008f8:	e0cb      	b.n	8000a92 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80008fa:	4b49      	ldr	r3, [pc, #292]	@ (8000a20 <HAL_RCC_OscConfig+0x470>)
 80008fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80008fe:	f003 0302 	and.w	r3, r3, #2
 8000902:	2b00      	cmp	r3, #0
 8000904:	d0ee      	beq.n	80008e4 <HAL_RCC_OscConfig+0x334>
 8000906:	e014      	b.n	8000932 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000908:	f7ff fd28 	bl	800035c <HAL_GetTick>
 800090c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800090e:	e00a      	b.n	8000926 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000910:	f7ff fd24 	bl	800035c <HAL_GetTick>
 8000914:	4602      	mov	r2, r0
 8000916:	693b      	ldr	r3, [r7, #16]
 8000918:	1ad3      	subs	r3, r2, r3
 800091a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800091e:	4293      	cmp	r3, r2
 8000920:	d901      	bls.n	8000926 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8000922:	2303      	movs	r3, #3
 8000924:	e0b5      	b.n	8000a92 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000926:	4b3e      	ldr	r3, [pc, #248]	@ (8000a20 <HAL_RCC_OscConfig+0x470>)
 8000928:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800092a:	f003 0302 	and.w	r3, r3, #2
 800092e:	2b00      	cmp	r3, #0
 8000930:	d1ee      	bne.n	8000910 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8000932:	7dfb      	ldrb	r3, [r7, #23]
 8000934:	2b01      	cmp	r3, #1
 8000936:	d105      	bne.n	8000944 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000938:	4b39      	ldr	r3, [pc, #228]	@ (8000a20 <HAL_RCC_OscConfig+0x470>)
 800093a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800093c:	4a38      	ldr	r2, [pc, #224]	@ (8000a20 <HAL_RCC_OscConfig+0x470>)
 800093e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000942:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	699b      	ldr	r3, [r3, #24]
 8000948:	2b00      	cmp	r3, #0
 800094a:	f000 80a1 	beq.w	8000a90 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800094e:	4b34      	ldr	r3, [pc, #208]	@ (8000a20 <HAL_RCC_OscConfig+0x470>)
 8000950:	689b      	ldr	r3, [r3, #8]
 8000952:	f003 030c 	and.w	r3, r3, #12
 8000956:	2b08      	cmp	r3, #8
 8000958:	d05c      	beq.n	8000a14 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	699b      	ldr	r3, [r3, #24]
 800095e:	2b02      	cmp	r3, #2
 8000960:	d141      	bne.n	80009e6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000962:	4b31      	ldr	r3, [pc, #196]	@ (8000a28 <HAL_RCC_OscConfig+0x478>)
 8000964:	2200      	movs	r2, #0
 8000966:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000968:	f7ff fcf8 	bl	800035c <HAL_GetTick>
 800096c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800096e:	e008      	b.n	8000982 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000970:	f7ff fcf4 	bl	800035c <HAL_GetTick>
 8000974:	4602      	mov	r2, r0
 8000976:	693b      	ldr	r3, [r7, #16]
 8000978:	1ad3      	subs	r3, r2, r3
 800097a:	2b02      	cmp	r3, #2
 800097c:	d901      	bls.n	8000982 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800097e:	2303      	movs	r3, #3
 8000980:	e087      	b.n	8000a92 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000982:	4b27      	ldr	r3, [pc, #156]	@ (8000a20 <HAL_RCC_OscConfig+0x470>)
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800098a:	2b00      	cmp	r3, #0
 800098c:	d1f0      	bne.n	8000970 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	69da      	ldr	r2, [r3, #28]
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	6a1b      	ldr	r3, [r3, #32]
 8000996:	431a      	orrs	r2, r3
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800099c:	019b      	lsls	r3, r3, #6
 800099e:	431a      	orrs	r2, r3
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80009a4:	085b      	lsrs	r3, r3, #1
 80009a6:	3b01      	subs	r3, #1
 80009a8:	041b      	lsls	r3, r3, #16
 80009aa:	431a      	orrs	r2, r3
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80009b0:	061b      	lsls	r3, r3, #24
 80009b2:	491b      	ldr	r1, [pc, #108]	@ (8000a20 <HAL_RCC_OscConfig+0x470>)
 80009b4:	4313      	orrs	r3, r2
 80009b6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80009b8:	4b1b      	ldr	r3, [pc, #108]	@ (8000a28 <HAL_RCC_OscConfig+0x478>)
 80009ba:	2201      	movs	r2, #1
 80009bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80009be:	f7ff fccd 	bl	800035c <HAL_GetTick>
 80009c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80009c4:	e008      	b.n	80009d8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80009c6:	f7ff fcc9 	bl	800035c <HAL_GetTick>
 80009ca:	4602      	mov	r2, r0
 80009cc:	693b      	ldr	r3, [r7, #16]
 80009ce:	1ad3      	subs	r3, r2, r3
 80009d0:	2b02      	cmp	r3, #2
 80009d2:	d901      	bls.n	80009d8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80009d4:	2303      	movs	r3, #3
 80009d6:	e05c      	b.n	8000a92 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80009d8:	4b11      	ldr	r3, [pc, #68]	@ (8000a20 <HAL_RCC_OscConfig+0x470>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d0f0      	beq.n	80009c6 <HAL_RCC_OscConfig+0x416>
 80009e4:	e054      	b.n	8000a90 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80009e6:	4b10      	ldr	r3, [pc, #64]	@ (8000a28 <HAL_RCC_OscConfig+0x478>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80009ec:	f7ff fcb6 	bl	800035c <HAL_GetTick>
 80009f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80009f2:	e008      	b.n	8000a06 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80009f4:	f7ff fcb2 	bl	800035c <HAL_GetTick>
 80009f8:	4602      	mov	r2, r0
 80009fa:	693b      	ldr	r3, [r7, #16]
 80009fc:	1ad3      	subs	r3, r2, r3
 80009fe:	2b02      	cmp	r3, #2
 8000a00:	d901      	bls.n	8000a06 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8000a02:	2303      	movs	r3, #3
 8000a04:	e045      	b.n	8000a92 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000a06:	4b06      	ldr	r3, [pc, #24]	@ (8000a20 <HAL_RCC_OscConfig+0x470>)
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d1f0      	bne.n	80009f4 <HAL_RCC_OscConfig+0x444>
 8000a12:	e03d      	b.n	8000a90 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	699b      	ldr	r3, [r3, #24]
 8000a18:	2b01      	cmp	r3, #1
 8000a1a:	d107      	bne.n	8000a2c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8000a1c:	2301      	movs	r3, #1
 8000a1e:	e038      	b.n	8000a92 <HAL_RCC_OscConfig+0x4e2>
 8000a20:	40023800 	.word	0x40023800
 8000a24:	40007000 	.word	0x40007000
 8000a28:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8000a2c:	4b1b      	ldr	r3, [pc, #108]	@ (8000a9c <HAL_RCC_OscConfig+0x4ec>)
 8000a2e:	685b      	ldr	r3, [r3, #4]
 8000a30:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	699b      	ldr	r3, [r3, #24]
 8000a36:	2b01      	cmp	r3, #1
 8000a38:	d028      	beq.n	8000a8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000a3a:	68fb      	ldr	r3, [r7, #12]
 8000a3c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8000a44:	429a      	cmp	r2, r3
 8000a46:	d121      	bne.n	8000a8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8000a48:	68fb      	ldr	r3, [r7, #12]
 8000a4a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000a52:	429a      	cmp	r2, r3
 8000a54:	d11a      	bne.n	8000a8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8000a56:	68fa      	ldr	r2, [r7, #12]
 8000a58:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8000a5c:	4013      	ands	r3, r2
 8000a5e:	687a      	ldr	r2, [r7, #4]
 8000a60:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8000a62:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8000a64:	4293      	cmp	r3, r2
 8000a66:	d111      	bne.n	8000a8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8000a68:	68fb      	ldr	r3, [r7, #12]
 8000a6a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a72:	085b      	lsrs	r3, r3, #1
 8000a74:	3b01      	subs	r3, #1
 8000a76:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8000a78:	429a      	cmp	r2, r3
 8000a7a:	d107      	bne.n	8000a8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8000a7c:	68fb      	ldr	r3, [r7, #12]
 8000a7e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a86:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8000a88:	429a      	cmp	r2, r3
 8000a8a:	d001      	beq.n	8000a90 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8000a8c:	2301      	movs	r3, #1
 8000a8e:	e000      	b.n	8000a92 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8000a90:	2300      	movs	r3, #0
}
 8000a92:	4618      	mov	r0, r3
 8000a94:	3718      	adds	r7, #24
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	bf00      	nop
 8000a9c:	40023800 	.word	0x40023800

08000aa0 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b086      	sub	sp, #24
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8000aac:	2300      	movs	r3, #0
 8000aae:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	f003 0301 	and.w	r3, r3, #1
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d105      	bne.n	8000ac8 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d038      	beq.n	8000b3a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8000ac8:	4b68      	ldr	r3, [pc, #416]	@ (8000c6c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8000ace:	f7ff fc45 	bl	800035c <HAL_GetTick>
 8000ad2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8000ad4:	e008      	b.n	8000ae8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8000ad6:	f7ff fc41 	bl	800035c <HAL_GetTick>
 8000ada:	4602      	mov	r2, r0
 8000adc:	697b      	ldr	r3, [r7, #20]
 8000ade:	1ad3      	subs	r3, r2, r3
 8000ae0:	2b02      	cmp	r3, #2
 8000ae2:	d901      	bls.n	8000ae8 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8000ae4:	2303      	movs	r3, #3
 8000ae6:	e0bd      	b.n	8000c64 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8000ae8:	4b61      	ldr	r3, [pc, #388]	@ (8000c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d1f0      	bne.n	8000ad6 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	685a      	ldr	r2, [r3, #4]
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	689b      	ldr	r3, [r3, #8]
 8000afc:	019b      	lsls	r3, r3, #6
 8000afe:	431a      	orrs	r2, r3
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	68db      	ldr	r3, [r3, #12]
 8000b04:	071b      	lsls	r3, r3, #28
 8000b06:	495a      	ldr	r1, [pc, #360]	@ (8000c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8000b08:	4313      	orrs	r3, r2
 8000b0a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8000b0e:	4b57      	ldr	r3, [pc, #348]	@ (8000c6c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8000b10:	2201      	movs	r2, #1
 8000b12:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8000b14:	f7ff fc22 	bl	800035c <HAL_GetTick>
 8000b18:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8000b1a:	e008      	b.n	8000b2e <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8000b1c:	f7ff fc1e 	bl	800035c <HAL_GetTick>
 8000b20:	4602      	mov	r2, r0
 8000b22:	697b      	ldr	r3, [r7, #20]
 8000b24:	1ad3      	subs	r3, r2, r3
 8000b26:	2b02      	cmp	r3, #2
 8000b28:	d901      	bls.n	8000b2e <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8000b2a:	2303      	movs	r3, #3
 8000b2c:	e09a      	b.n	8000c64 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8000b2e:	4b50      	ldr	r3, [pc, #320]	@ (8000c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d0f0      	beq.n	8000b1c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	f003 0302 	and.w	r3, r3, #2
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	f000 8083 	beq.w	8000c4e <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8000b48:	2300      	movs	r3, #0
 8000b4a:	60fb      	str	r3, [r7, #12]
 8000b4c:	4b48      	ldr	r3, [pc, #288]	@ (8000c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8000b4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b50:	4a47      	ldr	r2, [pc, #284]	@ (8000c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8000b52:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b56:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b58:	4b45      	ldr	r3, [pc, #276]	@ (8000c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8000b5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b60:	60fb      	str	r3, [r7, #12]
 8000b62:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8000b64:	4b43      	ldr	r3, [pc, #268]	@ (8000c74 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	4a42      	ldr	r2, [pc, #264]	@ (8000c74 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8000b6a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b6e:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8000b70:	f7ff fbf4 	bl	800035c <HAL_GetTick>
 8000b74:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8000b76:	e008      	b.n	8000b8a <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8000b78:	f7ff fbf0 	bl	800035c <HAL_GetTick>
 8000b7c:	4602      	mov	r2, r0
 8000b7e:	697b      	ldr	r3, [r7, #20]
 8000b80:	1ad3      	subs	r3, r2, r3
 8000b82:	2b02      	cmp	r3, #2
 8000b84:	d901      	bls.n	8000b8a <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8000b86:	2303      	movs	r3, #3
 8000b88:	e06c      	b.n	8000c64 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8000b8a:	4b3a      	ldr	r3, [pc, #232]	@ (8000c74 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d0f0      	beq.n	8000b78 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8000b96:	4b36      	ldr	r3, [pc, #216]	@ (8000c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8000b98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000b9a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8000b9e:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8000ba0:	693b      	ldr	r3, [r7, #16]
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d02f      	beq.n	8000c06 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	691b      	ldr	r3, [r3, #16]
 8000baa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8000bae:	693a      	ldr	r2, [r7, #16]
 8000bb0:	429a      	cmp	r2, r3
 8000bb2:	d028      	beq.n	8000c06 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000bb4:	4b2e      	ldr	r3, [pc, #184]	@ (8000c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8000bb6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000bb8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8000bbc:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8000bbe:	4b2e      	ldr	r3, [pc, #184]	@ (8000c78 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8000bc0:	2201      	movs	r2, #1
 8000bc2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8000bc4:	4b2c      	ldr	r3, [pc, #176]	@ (8000c78 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8000bca:	4a29      	ldr	r2, [pc, #164]	@ (8000c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8000bcc:	693b      	ldr	r3, [r7, #16]
 8000bce:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8000bd0:	4b27      	ldr	r3, [pc, #156]	@ (8000c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8000bd2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000bd4:	f003 0301 	and.w	r3, r3, #1
 8000bd8:	2b01      	cmp	r3, #1
 8000bda:	d114      	bne.n	8000c06 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8000bdc:	f7ff fbbe 	bl	800035c <HAL_GetTick>
 8000be0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000be2:	e00a      	b.n	8000bfa <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000be4:	f7ff fbba 	bl	800035c <HAL_GetTick>
 8000be8:	4602      	mov	r2, r0
 8000bea:	697b      	ldr	r3, [r7, #20]
 8000bec:	1ad3      	subs	r3, r2, r3
 8000bee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000bf2:	4293      	cmp	r3, r2
 8000bf4:	d901      	bls.n	8000bfa <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8000bf6:	2303      	movs	r3, #3
 8000bf8:	e034      	b.n	8000c64 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000bfa:	4b1d      	ldr	r3, [pc, #116]	@ (8000c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8000bfc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000bfe:	f003 0302 	and.w	r3, r3, #2
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d0ee      	beq.n	8000be4 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	691b      	ldr	r3, [r3, #16]
 8000c0a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8000c0e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8000c12:	d10d      	bne.n	8000c30 <HAL_RCCEx_PeriphCLKConfig+0x190>
 8000c14:	4b16      	ldr	r3, [pc, #88]	@ (8000c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8000c16:	689b      	ldr	r3, [r3, #8]
 8000c18:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	691b      	ldr	r3, [r3, #16]
 8000c20:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8000c24:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8000c28:	4911      	ldr	r1, [pc, #68]	@ (8000c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8000c2a:	4313      	orrs	r3, r2
 8000c2c:	608b      	str	r3, [r1, #8]
 8000c2e:	e005      	b.n	8000c3c <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8000c30:	4b0f      	ldr	r3, [pc, #60]	@ (8000c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8000c32:	689b      	ldr	r3, [r3, #8]
 8000c34:	4a0e      	ldr	r2, [pc, #56]	@ (8000c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8000c36:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8000c3a:	6093      	str	r3, [r2, #8]
 8000c3c:	4b0c      	ldr	r3, [pc, #48]	@ (8000c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8000c3e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	691b      	ldr	r3, [r3, #16]
 8000c44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000c48:	4909      	ldr	r1, [pc, #36]	@ (8000c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8000c4a:	4313      	orrs	r3, r2
 8000c4c:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	f003 0308 	and.w	r3, r3, #8
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d003      	beq.n	8000c62 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	7d1a      	ldrb	r2, [r3, #20]
 8000c5e:	4b07      	ldr	r3, [pc, #28]	@ (8000c7c <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8000c60:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8000c62:	2300      	movs	r3, #0
}
 8000c64:	4618      	mov	r0, r3
 8000c66:	3718      	adds	r7, #24
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	bd80      	pop	{r7, pc}
 8000c6c:	42470068 	.word	0x42470068
 8000c70:	40023800 	.word	0x40023800
 8000c74:	40007000 	.word	0x40007000
 8000c78:	42470e40 	.word	0x42470e40
 8000c7c:	424711e0 	.word	0x424711e0

08000c80 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b084      	sub	sp, #16
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8000c88:	2301      	movs	r3, #1
 8000c8a:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d101      	bne.n	8000c96 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8000c92:	2301      	movs	r3, #1
 8000c94:	e073      	b.n	8000d7e <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	7f5b      	ldrb	r3, [r3, #29]
 8000c9a:	b2db      	uxtb	r3, r3
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d105      	bne.n	8000cac <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8000ca6:	6878      	ldr	r0, [r7, #4]
 8000ca8:	f000 f86d 	bl	8000d86 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	2202      	movs	r2, #2
 8000cb0:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	68db      	ldr	r3, [r3, #12]
 8000cb8:	f003 0310 	and.w	r3, r3, #16
 8000cbc:	2b10      	cmp	r3, #16
 8000cbe:	d055      	beq.n	8000d6c <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	22ca      	movs	r2, #202	@ 0xca
 8000cc6:	625a      	str	r2, [r3, #36]	@ 0x24
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	2253      	movs	r2, #83	@ 0x53
 8000cce:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8000cd0:	6878      	ldr	r0, [r7, #4]
 8000cd2:	f000 fa53 	bl	800117c <RTC_EnterInitMode>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8000cda:	7bfb      	ldrb	r3, [r7, #15]
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d12c      	bne.n	8000d3a <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	689b      	ldr	r3, [r3, #8]
 8000ce6:	687a      	ldr	r2, [r7, #4]
 8000ce8:	6812      	ldr	r2, [r2, #0]
 8000cea:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8000cee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000cf2:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	6899      	ldr	r1, [r3, #8]
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	685a      	ldr	r2, [r3, #4]
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	691b      	ldr	r3, [r3, #16]
 8000d02:	431a      	orrs	r2, r3
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	695b      	ldr	r3, [r3, #20]
 8000d08:	431a      	orrs	r2, r3
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	430a      	orrs	r2, r1
 8000d10:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	687a      	ldr	r2, [r7, #4]
 8000d18:	68d2      	ldr	r2, [r2, #12]
 8000d1a:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	6919      	ldr	r1, [r3, #16]
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	689b      	ldr	r3, [r3, #8]
 8000d26:	041a      	lsls	r2, r3, #16
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	430a      	orrs	r2, r1
 8000d2e:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8000d30:	6878      	ldr	r0, [r7, #4]
 8000d32:	f000 fa5a 	bl	80011ea <RTC_ExitInitMode>
 8000d36:	4603      	mov	r3, r0
 8000d38:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8000d3a:	7bfb      	ldrb	r3, [r7, #15]
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d110      	bne.n	8000d62 <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8000d4e:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	699a      	ldr	r2, [r3, #24]
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	430a      	orrs	r2, r1
 8000d60:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	22ff      	movs	r2, #255	@ 0xff
 8000d68:	625a      	str	r2, [r3, #36]	@ 0x24
 8000d6a:	e001      	b.n	8000d70 <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8000d70:	7bfb      	ldrb	r3, [r7, #15]
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d102      	bne.n	8000d7c <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	2201      	movs	r2, #1
 8000d7a:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8000d7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d7e:	4618      	mov	r0, r3
 8000d80:	3710      	adds	r7, #16
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bd80      	pop	{r7, pc}

08000d86 <HAL_RTC_MspInit>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTC_MspInit(RTC_HandleTypeDef *hrtc)
{
 8000d86:	b480      	push	{r7}
 8000d88:	b083      	sub	sp, #12
 8000d8a:	af00      	add	r7, sp, #0
 8000d8c:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTC_MspInit could be implemented in the user file
   */
}
 8000d8e:	bf00      	nop
 8000d90:	370c      	adds	r7, #12
 8000d92:	46bd      	mov	sp, r7
 8000d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d98:	4770      	bx	lr

08000d9a <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8000d9a:	b590      	push	{r4, r7, lr}
 8000d9c:	b087      	sub	sp, #28
 8000d9e:	af00      	add	r7, sp, #0
 8000da0:	60f8      	str	r0, [r7, #12]
 8000da2:	60b9      	str	r1, [r7, #8]
 8000da4:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8000da6:	2300      	movs	r3, #0
 8000da8:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8000daa:	68fb      	ldr	r3, [r7, #12]
 8000dac:	7f1b      	ldrb	r3, [r3, #28]
 8000dae:	2b01      	cmp	r3, #1
 8000db0:	d101      	bne.n	8000db6 <HAL_RTC_SetTime+0x1c>
 8000db2:	2302      	movs	r3, #2
 8000db4:	e087      	b.n	8000ec6 <HAL_RTC_SetTime+0x12c>
 8000db6:	68fb      	ldr	r3, [r7, #12]
 8000db8:	2201      	movs	r2, #1
 8000dba:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	2202      	movs	r2, #2
 8000dc0:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d126      	bne.n	8000e16 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8000dc8:	68fb      	ldr	r3, [r7, #12]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	689b      	ldr	r3, [r3, #8]
 8000dce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d102      	bne.n	8000ddc <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8000dd6:	68bb      	ldr	r3, [r7, #8]
 8000dd8:	2200      	movs	r2, #0
 8000dda:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8000ddc:	68bb      	ldr	r3, [r7, #8]
 8000dde:	781b      	ldrb	r3, [r3, #0]
 8000de0:	4618      	mov	r0, r3
 8000de2:	f000 fa27 	bl	8001234 <RTC_ByteToBcd2>
 8000de6:	4603      	mov	r3, r0
 8000de8:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8000dea:	68bb      	ldr	r3, [r7, #8]
 8000dec:	785b      	ldrb	r3, [r3, #1]
 8000dee:	4618      	mov	r0, r3
 8000df0:	f000 fa20 	bl	8001234 <RTC_ByteToBcd2>
 8000df4:	4603      	mov	r3, r0
 8000df6:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8000df8:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8000dfa:	68bb      	ldr	r3, [r7, #8]
 8000dfc:	789b      	ldrb	r3, [r3, #2]
 8000dfe:	4618      	mov	r0, r3
 8000e00:	f000 fa18 	bl	8001234 <RTC_ByteToBcd2>
 8000e04:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8000e06:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8000e0a:	68bb      	ldr	r3, [r7, #8]
 8000e0c:	78db      	ldrb	r3, [r3, #3]
 8000e0e:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8000e10:	4313      	orrs	r3, r2
 8000e12:	617b      	str	r3, [r7, #20]
 8000e14:	e018      	b.n	8000e48 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8000e16:	68fb      	ldr	r3, [r7, #12]
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	689b      	ldr	r3, [r3, #8]
 8000e1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d102      	bne.n	8000e2a <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8000e24:	68bb      	ldr	r3, [r7, #8]
 8000e26:	2200      	movs	r2, #0
 8000e28:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8000e2a:	68bb      	ldr	r3, [r7, #8]
 8000e2c:	781b      	ldrb	r3, [r3, #0]
 8000e2e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8000e30:	68bb      	ldr	r3, [r7, #8]
 8000e32:	785b      	ldrb	r3, [r3, #1]
 8000e34:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8000e36:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8000e38:	68ba      	ldr	r2, [r7, #8]
 8000e3a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8000e3c:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8000e3e:	68bb      	ldr	r3, [r7, #8]
 8000e40:	78db      	ldrb	r3, [r3, #3]
 8000e42:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8000e44:	4313      	orrs	r3, r2
 8000e46:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8000e48:	68fb      	ldr	r3, [r7, #12]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	22ca      	movs	r2, #202	@ 0xca
 8000e4e:	625a      	str	r2, [r3, #36]	@ 0x24
 8000e50:	68fb      	ldr	r3, [r7, #12]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	2253      	movs	r2, #83	@ 0x53
 8000e56:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8000e58:	68f8      	ldr	r0, [r7, #12]
 8000e5a:	f000 f98f 	bl	800117c <RTC_EnterInitMode>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8000e62:	7cfb      	ldrb	r3, [r7, #19]
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d120      	bne.n	8000eaa <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	681a      	ldr	r2, [r3, #0]
 8000e6c:	697b      	ldr	r3, [r7, #20]
 8000e6e:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8000e72:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8000e76:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	689a      	ldr	r2, [r3, #8]
 8000e7e:	68fb      	ldr	r3, [r7, #12]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8000e86:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	6899      	ldr	r1, [r3, #8]
 8000e8e:	68bb      	ldr	r3, [r7, #8]
 8000e90:	68da      	ldr	r2, [r3, #12]
 8000e92:	68bb      	ldr	r3, [r7, #8]
 8000e94:	691b      	ldr	r3, [r3, #16]
 8000e96:	431a      	orrs	r2, r3
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	430a      	orrs	r2, r1
 8000e9e:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8000ea0:	68f8      	ldr	r0, [r7, #12]
 8000ea2:	f000 f9a2 	bl	80011ea <RTC_ExitInitMode>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8000eaa:	7cfb      	ldrb	r3, [r7, #19]
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d102      	bne.n	8000eb6 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8000eb6:	68fb      	ldr	r3, [r7, #12]
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	22ff      	movs	r2, #255	@ 0xff
 8000ebc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8000ebe:	68fb      	ldr	r3, [r7, #12]
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	771a      	strb	r2, [r3, #28]

  return status;
 8000ec4:	7cfb      	ldrb	r3, [r7, #19]
}
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	371c      	adds	r7, #28
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd90      	pop	{r4, r7, pc}

08000ece <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8000ece:	b580      	push	{r7, lr}
 8000ed0:	b086      	sub	sp, #24
 8000ed2:	af00      	add	r7, sp, #0
 8000ed4:	60f8      	str	r0, [r7, #12]
 8000ed6:	60b9      	str	r1, [r7, #8]
 8000ed8:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8000eda:	2300      	movs	r3, #0
 8000edc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8000ee4:	68bb      	ldr	r3, [r7, #8]
 8000ee6:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	691b      	ldr	r3, [r3, #16]
 8000eee:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8000ef2:	68bb      	ldr	r3, [r7, #8]
 8000ef4:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8000ef6:	68fb      	ldr	r3, [r7, #12]
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8000f00:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8000f04:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8000f06:	697b      	ldr	r3, [r7, #20]
 8000f08:	0c1b      	lsrs	r3, r3, #16
 8000f0a:	b2db      	uxtb	r3, r3
 8000f0c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000f10:	b2da      	uxtb	r2, r3
 8000f12:	68bb      	ldr	r3, [r7, #8]
 8000f14:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8000f16:	697b      	ldr	r3, [r7, #20]
 8000f18:	0a1b      	lsrs	r3, r3, #8
 8000f1a:	b2db      	uxtb	r3, r3
 8000f1c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000f20:	b2da      	uxtb	r2, r3
 8000f22:	68bb      	ldr	r3, [r7, #8]
 8000f24:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8000f26:	697b      	ldr	r3, [r7, #20]
 8000f28:	b2db      	uxtb	r3, r3
 8000f2a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000f2e:	b2da      	uxtb	r2, r3
 8000f30:	68bb      	ldr	r3, [r7, #8]
 8000f32:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8000f34:	697b      	ldr	r3, [r7, #20]
 8000f36:	0d9b      	lsrs	r3, r3, #22
 8000f38:	b2db      	uxtb	r3, r3
 8000f3a:	f003 0301 	and.w	r3, r3, #1
 8000f3e:	b2da      	uxtb	r2, r3
 8000f40:	68bb      	ldr	r3, [r7, #8]
 8000f42:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d11a      	bne.n	8000f80 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8000f4a:	68bb      	ldr	r3, [r7, #8]
 8000f4c:	781b      	ldrb	r3, [r3, #0]
 8000f4e:	4618      	mov	r0, r3
 8000f50:	f000 f98e 	bl	8001270 <RTC_Bcd2ToByte>
 8000f54:	4603      	mov	r3, r0
 8000f56:	461a      	mov	r2, r3
 8000f58:	68bb      	ldr	r3, [r7, #8]
 8000f5a:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8000f5c:	68bb      	ldr	r3, [r7, #8]
 8000f5e:	785b      	ldrb	r3, [r3, #1]
 8000f60:	4618      	mov	r0, r3
 8000f62:	f000 f985 	bl	8001270 <RTC_Bcd2ToByte>
 8000f66:	4603      	mov	r3, r0
 8000f68:	461a      	mov	r2, r3
 8000f6a:	68bb      	ldr	r3, [r7, #8]
 8000f6c:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8000f6e:	68bb      	ldr	r3, [r7, #8]
 8000f70:	789b      	ldrb	r3, [r3, #2]
 8000f72:	4618      	mov	r0, r3
 8000f74:	f000 f97c 	bl	8001270 <RTC_Bcd2ToByte>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	461a      	mov	r2, r3
 8000f7c:	68bb      	ldr	r3, [r7, #8]
 8000f7e:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8000f80:	2300      	movs	r3, #0
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	3718      	adds	r7, #24
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}

08000f8a <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8000f8a:	b590      	push	{r4, r7, lr}
 8000f8c:	b087      	sub	sp, #28
 8000f8e:	af00      	add	r7, sp, #0
 8000f90:	60f8      	str	r0, [r7, #12]
 8000f92:	60b9      	str	r1, [r7, #8]
 8000f94:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8000f96:	2300      	movs	r3, #0
 8000f98:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	7f1b      	ldrb	r3, [r3, #28]
 8000f9e:	2b01      	cmp	r3, #1
 8000fa0:	d101      	bne.n	8000fa6 <HAL_RTC_SetDate+0x1c>
 8000fa2:	2302      	movs	r3, #2
 8000fa4:	e071      	b.n	800108a <HAL_RTC_SetDate+0x100>
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	2201      	movs	r2, #1
 8000faa:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	2202      	movs	r2, #2
 8000fb0:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d10e      	bne.n	8000fd6 <HAL_RTC_SetDate+0x4c>
 8000fb8:	68bb      	ldr	r3, [r7, #8]
 8000fba:	785b      	ldrb	r3, [r3, #1]
 8000fbc:	f003 0310 	and.w	r3, r3, #16
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d008      	beq.n	8000fd6 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8000fc4:	68bb      	ldr	r3, [r7, #8]
 8000fc6:	785b      	ldrb	r3, [r3, #1]
 8000fc8:	f023 0310 	bic.w	r3, r3, #16
 8000fcc:	b2db      	uxtb	r3, r3
 8000fce:	330a      	adds	r3, #10
 8000fd0:	b2da      	uxtb	r2, r3
 8000fd2:	68bb      	ldr	r3, [r7, #8]
 8000fd4:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d11c      	bne.n	8001016 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8000fdc:	68bb      	ldr	r3, [r7, #8]
 8000fde:	78db      	ldrb	r3, [r3, #3]
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f000 f927 	bl	8001234 <RTC_ByteToBcd2>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8000fea:	68bb      	ldr	r3, [r7, #8]
 8000fec:	785b      	ldrb	r3, [r3, #1]
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f000 f920 	bl	8001234 <RTC_ByteToBcd2>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8000ff8:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8000ffa:	68bb      	ldr	r3, [r7, #8]
 8000ffc:	789b      	ldrb	r3, [r3, #2]
 8000ffe:	4618      	mov	r0, r3
 8001000:	f000 f918 	bl	8001234 <RTC_ByteToBcd2>
 8001004:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8001006:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800100a:	68bb      	ldr	r3, [r7, #8]
 800100c:	781b      	ldrb	r3, [r3, #0]
 800100e:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8001010:	4313      	orrs	r3, r2
 8001012:	617b      	str	r3, [r7, #20]
 8001014:	e00e      	b.n	8001034 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8001016:	68bb      	ldr	r3, [r7, #8]
 8001018:	78db      	ldrb	r3, [r3, #3]
 800101a:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800101c:	68bb      	ldr	r3, [r7, #8]
 800101e:	785b      	ldrb	r3, [r3, #1]
 8001020:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8001022:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8001024:	68ba      	ldr	r2, [r7, #8]
 8001026:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8001028:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800102a:	68bb      	ldr	r3, [r7, #8]
 800102c:	781b      	ldrb	r3, [r3, #0]
 800102e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8001030:	4313      	orrs	r3, r2
 8001032:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	22ca      	movs	r2, #202	@ 0xca
 800103a:	625a      	str	r2, [r3, #36]	@ 0x24
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	2253      	movs	r2, #83	@ 0x53
 8001042:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8001044:	68f8      	ldr	r0, [r7, #12]
 8001046:	f000 f899 	bl	800117c <RTC_EnterInitMode>
 800104a:	4603      	mov	r3, r0
 800104c:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800104e:	7cfb      	ldrb	r3, [r7, #19]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d10c      	bne.n	800106e <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	681a      	ldr	r2, [r3, #0]
 8001058:	697b      	ldr	r3, [r7, #20]
 800105a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800105e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8001062:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8001064:	68f8      	ldr	r0, [r7, #12]
 8001066:	f000 f8c0 	bl	80011ea <RTC_ExitInitMode>
 800106a:	4603      	mov	r3, r0
 800106c:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800106e:	7cfb      	ldrb	r3, [r7, #19]
 8001070:	2b00      	cmp	r3, #0
 8001072:	d102      	bne.n	800107a <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	2201      	movs	r2, #1
 8001078:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	22ff      	movs	r2, #255	@ 0xff
 8001080:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	2200      	movs	r2, #0
 8001086:	771a      	strb	r2, [r3, #28]

  return status;
 8001088:	7cfb      	ldrb	r3, [r7, #19]
}
 800108a:	4618      	mov	r0, r3
 800108c:	371c      	adds	r7, #28
 800108e:	46bd      	mov	sp, r7
 8001090:	bd90      	pop	{r4, r7, pc}

08001092 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8001092:	b580      	push	{r7, lr}
 8001094:	b086      	sub	sp, #24
 8001096:	af00      	add	r7, sp, #0
 8001098:	60f8      	str	r0, [r7, #12]
 800109a:	60b9      	str	r1, [r7, #8]
 800109c:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800109e:	2300      	movs	r3, #0
 80010a0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	685b      	ldr	r3, [r3, #4]
 80010a8:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80010ac:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80010b0:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80010b2:	697b      	ldr	r3, [r7, #20]
 80010b4:	0c1b      	lsrs	r3, r3, #16
 80010b6:	b2da      	uxtb	r2, r3
 80010b8:	68bb      	ldr	r3, [r7, #8]
 80010ba:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80010bc:	697b      	ldr	r3, [r7, #20]
 80010be:	0a1b      	lsrs	r3, r3, #8
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	f003 031f 	and.w	r3, r3, #31
 80010c6:	b2da      	uxtb	r2, r3
 80010c8:	68bb      	ldr	r3, [r7, #8]
 80010ca:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80010cc:	697b      	ldr	r3, [r7, #20]
 80010ce:	b2db      	uxtb	r3, r3
 80010d0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80010d4:	b2da      	uxtb	r2, r3
 80010d6:	68bb      	ldr	r3, [r7, #8]
 80010d8:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 80010da:	697b      	ldr	r3, [r7, #20]
 80010dc:	0b5b      	lsrs	r3, r3, #13
 80010de:	b2db      	uxtb	r3, r3
 80010e0:	f003 0307 	and.w	r3, r3, #7
 80010e4:	b2da      	uxtb	r2, r3
 80010e6:	68bb      	ldr	r3, [r7, #8]
 80010e8:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d11a      	bne.n	8001126 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80010f0:	68bb      	ldr	r3, [r7, #8]
 80010f2:	78db      	ldrb	r3, [r3, #3]
 80010f4:	4618      	mov	r0, r3
 80010f6:	f000 f8bb 	bl	8001270 <RTC_Bcd2ToByte>
 80010fa:	4603      	mov	r3, r0
 80010fc:	461a      	mov	r2, r3
 80010fe:	68bb      	ldr	r3, [r7, #8]
 8001100:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8001102:	68bb      	ldr	r3, [r7, #8]
 8001104:	785b      	ldrb	r3, [r3, #1]
 8001106:	4618      	mov	r0, r3
 8001108:	f000 f8b2 	bl	8001270 <RTC_Bcd2ToByte>
 800110c:	4603      	mov	r3, r0
 800110e:	461a      	mov	r2, r3
 8001110:	68bb      	ldr	r3, [r7, #8]
 8001112:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8001114:	68bb      	ldr	r3, [r7, #8]
 8001116:	789b      	ldrb	r3, [r3, #2]
 8001118:	4618      	mov	r0, r3
 800111a:	f000 f8a9 	bl	8001270 <RTC_Bcd2ToByte>
 800111e:	4603      	mov	r3, r0
 8001120:	461a      	mov	r2, r3
 8001122:	68bb      	ldr	r3, [r7, #8]
 8001124:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8001126:	2300      	movs	r3, #0
}
 8001128:	4618      	mov	r0, r3
 800112a:	3718      	adds	r7, #24
 800112c:	46bd      	mov	sp, r7
 800112e:	bd80      	pop	{r7, pc}

08001130 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b084      	sub	sp, #16
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001138:	2300      	movs	r3, #0
 800113a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	4a0d      	ldr	r2, [pc, #52]	@ (8001178 <HAL_RTC_WaitForSynchro+0x48>)
 8001142:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001144:	f7ff f90a 	bl	800035c <HAL_GetTick>
 8001148:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800114a:	e009      	b.n	8001160 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800114c:	f7ff f906 	bl	800035c <HAL_GetTick>
 8001150:	4602      	mov	r2, r0
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	1ad3      	subs	r3, r2, r3
 8001156:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800115a:	d901      	bls.n	8001160 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800115c:	2303      	movs	r3, #3
 800115e:	e007      	b.n	8001170 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	68db      	ldr	r3, [r3, #12]
 8001166:	f003 0320 	and.w	r3, r3, #32
 800116a:	2b00      	cmp	r3, #0
 800116c:	d0ee      	beq.n	800114c <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800116e:	2300      	movs	r3, #0
}
 8001170:	4618      	mov	r0, r3
 8001172:	3710      	adds	r7, #16
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}
 8001178:	00013f5f 	.word	0x00013f5f

0800117c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b084      	sub	sp, #16
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001184:	2300      	movs	r3, #0
 8001186:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8001188:	2300      	movs	r3, #0
 800118a:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	68db      	ldr	r3, [r3, #12]
 8001192:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001196:	2b00      	cmp	r3, #0
 8001198:	d122      	bne.n	80011e0 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	68da      	ldr	r2, [r3, #12]
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80011a8:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80011aa:	f7ff f8d7 	bl	800035c <HAL_GetTick>
 80011ae:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80011b0:	e00c      	b.n	80011cc <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80011b2:	f7ff f8d3 	bl	800035c <HAL_GetTick>
 80011b6:	4602      	mov	r2, r0
 80011b8:	68bb      	ldr	r3, [r7, #8]
 80011ba:	1ad3      	subs	r3, r2, r3
 80011bc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80011c0:	d904      	bls.n	80011cc <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	2204      	movs	r2, #4
 80011c6:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80011c8:	2301      	movs	r3, #1
 80011ca:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	68db      	ldr	r3, [r3, #12]
 80011d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d102      	bne.n	80011e0 <RTC_EnterInitMode+0x64>
 80011da:	7bfb      	ldrb	r3, [r7, #15]
 80011dc:	2b01      	cmp	r3, #1
 80011de:	d1e8      	bne.n	80011b2 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80011e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80011e2:	4618      	mov	r0, r3
 80011e4:	3710      	adds	r7, #16
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}

080011ea <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80011ea:	b580      	push	{r7, lr}
 80011ec:	b084      	sub	sp, #16
 80011ee:	af00      	add	r7, sp, #0
 80011f0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80011f2:	2300      	movs	r3, #0
 80011f4:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	68da      	ldr	r2, [r3, #12]
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001204:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	689b      	ldr	r3, [r3, #8]
 800120c:	f003 0320 	and.w	r3, r3, #32
 8001210:	2b00      	cmp	r3, #0
 8001212:	d10a      	bne.n	800122a <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8001214:	6878      	ldr	r0, [r7, #4]
 8001216:	f7ff ff8b 	bl	8001130 <HAL_RTC_WaitForSynchro>
 800121a:	4603      	mov	r3, r0
 800121c:	2b00      	cmp	r3, #0
 800121e:	d004      	beq.n	800122a <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	2204      	movs	r2, #4
 8001224:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8001226:	2301      	movs	r3, #1
 8001228:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800122a:	7bfb      	ldrb	r3, [r7, #15]
}
 800122c:	4618      	mov	r0, r3
 800122e:	3710      	adds	r7, #16
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}

08001234 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8001234:	b480      	push	{r7}
 8001236:	b085      	sub	sp, #20
 8001238:	af00      	add	r7, sp, #0
 800123a:	4603      	mov	r3, r0
 800123c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800123e:	2300      	movs	r3, #0
 8001240:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8001242:	e005      	b.n	8001250 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	3301      	adds	r3, #1
 8001248:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800124a:	79fb      	ldrb	r3, [r7, #7]
 800124c:	3b0a      	subs	r3, #10
 800124e:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8001250:	79fb      	ldrb	r3, [r7, #7]
 8001252:	2b09      	cmp	r3, #9
 8001254:	d8f6      	bhi.n	8001244 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	b2db      	uxtb	r3, r3
 800125a:	011b      	lsls	r3, r3, #4
 800125c:	b2da      	uxtb	r2, r3
 800125e:	79fb      	ldrb	r3, [r7, #7]
 8001260:	4313      	orrs	r3, r2
 8001262:	b2db      	uxtb	r3, r3
}
 8001264:	4618      	mov	r0, r3
 8001266:	3714      	adds	r7, #20
 8001268:	46bd      	mov	sp, r7
 800126a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126e:	4770      	bx	lr

08001270 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8001270:	b480      	push	{r7}
 8001272:	b085      	sub	sp, #20
 8001274:	af00      	add	r7, sp, #0
 8001276:	4603      	mov	r3, r0
 8001278:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 800127a:	2300      	movs	r3, #0
 800127c:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 800127e:	79fb      	ldrb	r3, [r7, #7]
 8001280:	091b      	lsrs	r3, r3, #4
 8001282:	b2db      	uxtb	r3, r3
 8001284:	461a      	mov	r2, r3
 8001286:	4613      	mov	r3, r2
 8001288:	009b      	lsls	r3, r3, #2
 800128a:	4413      	add	r3, r2
 800128c:	005b      	lsls	r3, r3, #1
 800128e:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	b2da      	uxtb	r2, r3
 8001294:	79fb      	ldrb	r3, [r7, #7]
 8001296:	f003 030f 	and.w	r3, r3, #15
 800129a:	b2db      	uxtb	r3, r3
 800129c:	4413      	add	r3, r2
 800129e:	b2db      	uxtb	r3, r3
}
 80012a0:	4618      	mov	r0, r3
 80012a2:	3714      	adds	r7, #20
 80012a4:	46bd      	mov	sp, r7
 80012a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012aa:	4770      	bx	lr

080012ac <HAL_RTCEx_BKUPWrite>:
  *                                 to specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 80012ac:	b480      	push	{r7}
 80012ae:	b087      	sub	sp, #28
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	60f8      	str	r0, [r7, #12]
 80012b4:	60b9      	str	r1, [r7, #8]
 80012b6:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 80012b8:	2300      	movs	r3, #0
 80012ba:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	3350      	adds	r3, #80	@ 0x50
 80012c2:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 80012c4:	68bb      	ldr	r3, [r7, #8]
 80012c6:	009b      	lsls	r3, r3, #2
 80012c8:	697a      	ldr	r2, [r7, #20]
 80012ca:	4413      	add	r3, r2
 80012cc:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 80012ce:	697b      	ldr	r3, [r7, #20]
 80012d0:	687a      	ldr	r2, [r7, #4]
 80012d2:	601a      	str	r2, [r3, #0]
}
 80012d4:	bf00      	nop
 80012d6:	371c      	adds	r7, #28
 80012d8:	46bd      	mov	sp, r7
 80012da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012de:	4770      	bx	lr

080012e0 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx (where x can be from 0 to 19)
  *                                 to specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 80012e0:	b480      	push	{r7}
 80012e2:	b085      	sub	sp, #20
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
 80012e8:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 80012ea:	2300      	movs	r3, #0
 80012ec:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	3350      	adds	r3, #80	@ 0x50
 80012f4:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	009b      	lsls	r3, r3, #2
 80012fa:	68fa      	ldr	r2, [r7, #12]
 80012fc:	4413      	add	r3, r2
 80012fe:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	681b      	ldr	r3, [r3, #0]
}
 8001304:	4618      	mov	r0, r3
 8001306:	3714      	adds	r7, #20
 8001308:	46bd      	mov	sp, r7
 800130a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130e:	4770      	bx	lr

08001310 <main>:
void rtc_init(void);
void rtc_calendar_show(void);
void rtc_calendar_config(void);

int main(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
    HAL_Init();
 8001314:	f7fe ffb4 	bl	8000280 <HAL_Init>
    rtc_init();
 8001318:	f000 f896 	bl	8001448 <rtc_init>

    if (HAL_RTCEx_BKUPRead(&RtcHandle, RTC_BKP_DR0) != BK_FLAG)
 800131c:	2100      	movs	r1, #0
 800131e:	4809      	ldr	r0, [pc, #36]	@ (8001344 <main+0x34>)
 8001320:	f7ff ffde 	bl	80012e0 <HAL_RTCEx_BKUPRead>
 8001324:	4603      	mov	r3, r0
 8001326:	f648 0288 	movw	r2, #34952	@ 0x8888
 800132a:	4293      	cmp	r3, r2
 800132c:	d001      	beq.n	8001332 <main+0x22>
    {
        rtc_calendar_config();
 800132e:	f000 f80b 	bl	8001348 <rtc_calendar_config>
    }

    while (1)
    {
        rtc_calendar_show();
 8001332:	f000 f843 	bl	80013bc <rtc_calendar_show>
        HAL_Delay(1000); // 1-second delay for live update
 8001336:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800133a:	f7ff f81b 	bl	8000374 <HAL_Delay>
        rtc_calendar_show();
 800133e:	bf00      	nop
 8001340:	e7f7      	b.n	8001332 <main+0x22>
 8001342:	bf00      	nop
 8001344:	20000088 	.word	0x20000088

08001348 <rtc_calendar_config>:
    }
}

void rtc_calendar_config(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b086      	sub	sp, #24
 800134c:	af00      	add	r7, sp, #0
    RTC_DateTypeDef sdatestructure = {0};
 800134e:	2300      	movs	r3, #0
 8001350:	617b      	str	r3, [r7, #20]
    RTC_TimeTypeDef stimestructure = {0};
 8001352:	463b      	mov	r3, r7
 8001354:	2200      	movs	r2, #0
 8001356:	601a      	str	r2, [r3, #0]
 8001358:	605a      	str	r2, [r3, #4]
 800135a:	609a      	str	r2, [r3, #8]
 800135c:	60da      	str	r2, [r3, #12]
 800135e:	611a      	str	r2, [r3, #16]

    // --- Set initial Date ---
    sdatestructure.Year = 0x25;                // 2025
 8001360:	2325      	movs	r3, #37	@ 0x25
 8001362:	75fb      	strb	r3, [r7, #23]
    sdatestructure.Month = RTC_MONTH_NOVEMBER;
 8001364:	2311      	movs	r3, #17
 8001366:	757b      	strb	r3, [r7, #21]
    sdatestructure.Date = 0x13;
 8001368:	2313      	movs	r3, #19
 800136a:	75bb      	strb	r3, [r7, #22]
    sdatestructure.WeekDay = RTC_WEEKDAY_THURSDAY;
 800136c:	2304      	movs	r3, #4
 800136e:	753b      	strb	r3, [r7, #20]

    HAL_RTC_SetDate(&RtcHandle, &sdatestructure, RTC_FORMAT_BCD);
 8001370:	f107 0314 	add.w	r3, r7, #20
 8001374:	2201      	movs	r2, #1
 8001376:	4619      	mov	r1, r3
 8001378:	480f      	ldr	r0, [pc, #60]	@ (80013b8 <rtc_calendar_config+0x70>)
 800137a:	f7ff fe06 	bl	8000f8a <HAL_RTC_SetDate>

    // --- Set initial Time ---
    stimestructure.Hours = 0x10;               // 16:00:00
 800137e:	2310      	movs	r3, #16
 8001380:	703b      	strb	r3, [r7, #0]
    stimestructure.Minutes = 0x00;
 8001382:	2300      	movs	r3, #0
 8001384:	707b      	strb	r3, [r7, #1]
    stimestructure.Seconds = 0x00;
 8001386:	2300      	movs	r3, #0
 8001388:	70bb      	strb	r3, [r7, #2]
    stimestructure.TimeFormat = RTC_HOURFORMAT12_AM;
 800138a:	2300      	movs	r3, #0
 800138c:	70fb      	strb	r3, [r7, #3]
    stimestructure.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800138e:	2300      	movs	r3, #0
 8001390:	60fb      	str	r3, [r7, #12]
    stimestructure.StoreOperation = RTC_STOREOPERATION_RESET;
 8001392:	2300      	movs	r3, #0
 8001394:	613b      	str	r3, [r7, #16]

    HAL_RTC_SetTime(&RtcHandle, &stimestructure, RTC_FORMAT_BCD);
 8001396:	463b      	mov	r3, r7
 8001398:	2201      	movs	r2, #1
 800139a:	4619      	mov	r1, r3
 800139c:	4806      	ldr	r0, [pc, #24]	@ (80013b8 <rtc_calendar_config+0x70>)
 800139e:	f7ff fcfc 	bl	8000d9a <HAL_RTC_SetTime>

    // Mark configuration complete
    HAL_RTCEx_BKUPWrite(&RtcHandle, RTC_BKP_DR0, BK_FLAG);
 80013a2:	f648 0288 	movw	r2, #34952	@ 0x8888
 80013a6:	2100      	movs	r1, #0
 80013a8:	4803      	ldr	r0, [pc, #12]	@ (80013b8 <rtc_calendar_config+0x70>)
 80013aa:	f7ff ff7f 	bl	80012ac <HAL_RTCEx_BKUPWrite>
}
 80013ae:	bf00      	nop
 80013b0:	3718      	adds	r7, #24
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	20000088 	.word	0x20000088

080013bc <rtc_calendar_show>:

void rtc_calendar_show(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b088      	sub	sp, #32
 80013c0:	af02      	add	r7, sp, #8
    RTC_DateTypeDef sdatestructure = {0};
 80013c2:	2300      	movs	r3, #0
 80013c4:	617b      	str	r3, [r7, #20]
    RTC_TimeTypeDef stimestructure = {0};
 80013c6:	463b      	mov	r3, r7
 80013c8:	2200      	movs	r2, #0
 80013ca:	601a      	str	r2, [r3, #0]
 80013cc:	605a      	str	r2, [r3, #4]
 80013ce:	609a      	str	r2, [r3, #8]
 80013d0:	60da      	str	r2, [r3, #12]
 80013d2:	611a      	str	r2, [r3, #16]

    HAL_RTC_GetTime(&RtcHandle, &stimestructure, RTC_FORMAT_BIN);
 80013d4:	463b      	mov	r3, r7
 80013d6:	2200      	movs	r2, #0
 80013d8:	4619      	mov	r1, r3
 80013da:	4815      	ldr	r0, [pc, #84]	@ (8001430 <rtc_calendar_show+0x74>)
 80013dc:	f7ff fd77 	bl	8000ece <HAL_RTC_GetTime>
    HAL_RTC_GetDate(&RtcHandle, &sdatestructure, RTC_FORMAT_BIN);
 80013e0:	f107 0314 	add.w	r3, r7, #20
 80013e4:	2200      	movs	r2, #0
 80013e6:	4619      	mov	r1, r3
 80013e8:	4811      	ldr	r0, [pc, #68]	@ (8001430 <rtc_calendar_show+0x74>)
 80013ea:	f7ff fe52 	bl	8001092 <HAL_RTC_GetDate>

    // Format and store in buffers (for Live Expressions)
    sprintf((char *)time, "%02d:%02d:%02d",
            stimestructure.Hours, stimestructure.Minutes, stimestructure.Seconds);
 80013ee:	783b      	ldrb	r3, [r7, #0]
    sprintf((char *)time, "%02d:%02d:%02d",
 80013f0:	461a      	mov	r2, r3
            stimestructure.Hours, stimestructure.Minutes, stimestructure.Seconds);
 80013f2:	787b      	ldrb	r3, [r7, #1]
    sprintf((char *)time, "%02d:%02d:%02d",
 80013f4:	4619      	mov	r1, r3
            stimestructure.Hours, stimestructure.Minutes, stimestructure.Seconds);
 80013f6:	78bb      	ldrb	r3, [r7, #2]
    sprintf((char *)time, "%02d:%02d:%02d",
 80013f8:	9300      	str	r3, [sp, #0]
 80013fa:	460b      	mov	r3, r1
 80013fc:	490d      	ldr	r1, [pc, #52]	@ (8001434 <rtc_calendar_show+0x78>)
 80013fe:	480e      	ldr	r0, [pc, #56]	@ (8001438 <rtc_calendar_show+0x7c>)
 8001400:	f000 fa54 	bl	80018ac <siprintf>

    sprintf((char *)date, "%02d/%02d/%04d",
            sdatestructure.Date, sdatestructure.Month, 2000 + sdatestructure.Year);
 8001404:	7dbb      	ldrb	r3, [r7, #22]
    sprintf((char *)date, "%02d/%02d/%04d",
 8001406:	461a      	mov	r2, r3
            sdatestructure.Date, sdatestructure.Month, 2000 + sdatestructure.Year);
 8001408:	7d7b      	ldrb	r3, [r7, #21]
    sprintf((char *)date, "%02d/%02d/%04d",
 800140a:	4619      	mov	r1, r3
            sdatestructure.Date, sdatestructure.Month, 2000 + sdatestructure.Year);
 800140c:	7dfb      	ldrb	r3, [r7, #23]
    sprintf((char *)date, "%02d/%02d/%04d",
 800140e:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8001412:	9300      	str	r3, [sp, #0]
 8001414:	460b      	mov	r3, r1
 8001416:	4909      	ldr	r1, [pc, #36]	@ (800143c <rtc_calendar_show+0x80>)
 8001418:	4809      	ldr	r0, [pc, #36]	@ (8001440 <rtc_calendar_show+0x84>)
 800141a:	f000 fa47 	bl	80018ac <siprintf>
    printf("Time: %s  Date: %s\n",time,date);
 800141e:	4a08      	ldr	r2, [pc, #32]	@ (8001440 <rtc_calendar_show+0x84>)
 8001420:	4905      	ldr	r1, [pc, #20]	@ (8001438 <rtc_calendar_show+0x7c>)
 8001422:	4808      	ldr	r0, [pc, #32]	@ (8001444 <rtc_calendar_show+0x88>)
 8001424:	f000 fa30 	bl	8001888 <iprintf>
}
 8001428:	bf00      	nop
 800142a:	3718      	adds	r7, #24
 800142c:	46bd      	mov	sp, r7
 800142e:	bd80      	pop	{r7, pc}
 8001430:	20000088 	.word	0x20000088
 8001434:	08002928 	.word	0x08002928
 8001438:	200000a8 	.word	0x200000a8
 800143c:	08002938 	.word	0x08002938
 8001440:	200000b8 	.word	0x200000b8
 8001444:	08002948 	.word	0x08002948

08001448 <rtc_init>:

void rtc_init(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b094      	sub	sp, #80	@ 0x50
 800144c:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800144e:	f107 0320 	add.w	r3, r7, #32
 8001452:	2230      	movs	r2, #48	@ 0x30
 8001454:	2100      	movs	r1, #0
 8001456:	4618      	mov	r0, r3
 8001458:	f000 fa8d 	bl	8001976 <memset>
    RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800145c:	f107 0308 	add.w	r3, r7, #8
 8001460:	2200      	movs	r2, #0
 8001462:	601a      	str	r2, [r3, #0]
 8001464:	605a      	str	r2, [r3, #4]
 8001466:	609a      	str	r2, [r3, #8]
 8001468:	60da      	str	r2, [r3, #12]
 800146a:	611a      	str	r2, [r3, #16]
 800146c:	615a      	str	r2, [r3, #20]

    // Enable backup domain access
    __HAL_RCC_PWR_CLK_ENABLE();
 800146e:	2300      	movs	r3, #0
 8001470:	607b      	str	r3, [r7, #4]
 8001472:	4b1f      	ldr	r3, [pc, #124]	@ (80014f0 <rtc_init+0xa8>)
 8001474:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001476:	4a1e      	ldr	r2, [pc, #120]	@ (80014f0 <rtc_init+0xa8>)
 8001478:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800147c:	6413      	str	r3, [r2, #64]	@ 0x40
 800147e:	4b1c      	ldr	r3, [pc, #112]	@ (80014f0 <rtc_init+0xa8>)
 8001480:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001482:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001486:	607b      	str	r3, [r7, #4]
 8001488:	687b      	ldr	r3, [r7, #4]
    HAL_PWR_EnableBkUpAccess();
 800148a:	f7ff f87d 	bl	8000588 <HAL_PWR_EnableBkUpAccess>

    // --- RTC Clock Source Configuration ---
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI;
 800148e:	2308      	movs	r3, #8
 8001490:	623b      	str	r3, [r7, #32]
    RCC_OscInitStruct.LSEState = RCC_LSE_OFF;
 8001492:	2300      	movs	r3, #0
 8001494:	62bb      	str	r3, [r7, #40]	@ 0x28
    RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001496:	2301      	movs	r3, #1
 8001498:	637b      	str	r3, [r7, #52]	@ 0x34
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800149a:	2300      	movs	r3, #0
 800149c:	63bb      	str	r3, [r7, #56]	@ 0x38
    HAL_RCC_OscConfig(&RCC_OscInitStruct);
 800149e:	f107 0320 	add.w	r3, r7, #32
 80014a2:	4618      	mov	r0, r3
 80014a4:	f7ff f884 	bl	80005b0 <HAL_RCC_OscConfig>

    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80014a8:	2302      	movs	r3, #2
 80014aa:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80014ac:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80014b0:	61bb      	str	r3, [r7, #24]
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 80014b2:	f107 0308 	add.w	r3, r7, #8
 80014b6:	4618      	mov	r0, r3
 80014b8:	f7ff faf2 	bl	8000aa0 <HAL_RCCEx_PeriphCLKConfig>

    __HAL_RCC_RTC_ENABLE();
 80014bc:	4b0d      	ldr	r3, [pc, #52]	@ (80014f4 <rtc_init+0xac>)
 80014be:	2201      	movs	r2, #1
 80014c0:	601a      	str	r2, [r3, #0]

    // --- RTC Configuration ---
    RtcHandle.Instance = RTC;
 80014c2:	4b0d      	ldr	r3, [pc, #52]	@ (80014f8 <rtc_init+0xb0>)
 80014c4:	4a0d      	ldr	r2, [pc, #52]	@ (80014fc <rtc_init+0xb4>)
 80014c6:	601a      	str	r2, [r3, #0]
    RtcHandle.Init.HourFormat = RTC_HOURFORMAT_24;
 80014c8:	4b0b      	ldr	r3, [pc, #44]	@ (80014f8 <rtc_init+0xb0>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	605a      	str	r2, [r3, #4]
    RtcHandle.Init.AsynchPrediv = RTC_ASYNCH_PREDIV;
 80014ce:	4b0a      	ldr	r3, [pc, #40]	@ (80014f8 <rtc_init+0xb0>)
 80014d0:	227f      	movs	r2, #127	@ 0x7f
 80014d2:	609a      	str	r2, [r3, #8]
    RtcHandle.Init.SynchPrediv = RTC_SYNCH_PREDIV;
 80014d4:	4b08      	ldr	r3, [pc, #32]	@ (80014f8 <rtc_init+0xb0>)
 80014d6:	22f9      	movs	r2, #249	@ 0xf9
 80014d8:	60da      	str	r2, [r3, #12]
    RtcHandle.Init.OutPut = RTC_OUTPUT_DISABLE;
 80014da:	4b07      	ldr	r3, [pc, #28]	@ (80014f8 <rtc_init+0xb0>)
 80014dc:	2200      	movs	r2, #0
 80014de:	611a      	str	r2, [r3, #16]

    HAL_RTC_Init(&RtcHandle);
 80014e0:	4805      	ldr	r0, [pc, #20]	@ (80014f8 <rtc_init+0xb0>)
 80014e2:	f7ff fbcd 	bl	8000c80 <HAL_RTC_Init>
}
 80014e6:	bf00      	nop
 80014e8:	3750      	adds	r7, #80	@ 0x50
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	40023800 	.word	0x40023800
 80014f4:	42470e3c 	.word	0x42470e3c
 80014f8:	20000088 	.word	0x20000088
 80014fc:	40002800 	.word	0x40002800

08001500 <SysTick_Handler>:

void SysTick_Handler(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	af00      	add	r7, sp, #0
    HAL_IncTick();
 8001504:	f7fe ff16 	bl	8000334 <HAL_IncTick>
}
 8001508:	bf00      	nop
 800150a:	bd80      	pop	{r7, pc}

0800150c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b086      	sub	sp, #24
 8001510:	af00      	add	r7, sp, #0
 8001512:	60f8      	str	r0, [r7, #12]
 8001514:	60b9      	str	r1, [r7, #8]
 8001516:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001518:	2300      	movs	r3, #0
 800151a:	617b      	str	r3, [r7, #20]
 800151c:	e00a      	b.n	8001534 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800151e:	f3af 8000 	nop.w
 8001522:	4601      	mov	r1, r0
 8001524:	68bb      	ldr	r3, [r7, #8]
 8001526:	1c5a      	adds	r2, r3, #1
 8001528:	60ba      	str	r2, [r7, #8]
 800152a:	b2ca      	uxtb	r2, r1
 800152c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800152e:	697b      	ldr	r3, [r7, #20]
 8001530:	3301      	adds	r3, #1
 8001532:	617b      	str	r3, [r7, #20]
 8001534:	697a      	ldr	r2, [r7, #20]
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	429a      	cmp	r2, r3
 800153a:	dbf0      	blt.n	800151e <_read+0x12>
  }

  return len;
 800153c:	687b      	ldr	r3, [r7, #4]
}
 800153e:	4618      	mov	r0, r3
 8001540:	3718      	adds	r7, #24
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}
	...

08001548 <ITM_SendChar>:
#define ITM_TCR         (*(volatile uint32_t*) 0xE0000E80)
#define ITM_TER         (*(volatile uint32_t*) 0xE0000E00)
#define ITM_STIM0       (*(volatile uint32_t*) 0xE0000000)

void ITM_SendChar(uint8_t ch)
{
 8001548:	b480      	push	{r7}
 800154a:	b083      	sub	sp, #12
 800154c:	af00      	add	r7, sp, #0
 800154e:	4603      	mov	r3, r0
 8001550:	71fb      	strb	r3, [r7, #7]
    // Enable trace
    DEMCR |= (1 << 24);  // TRCENA in DEMCR
 8001552:	4b10      	ldr	r3, [pc, #64]	@ (8001594 <ITM_SendChar+0x4c>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	4a0f      	ldr	r2, [pc, #60]	@ (8001594 <ITM_SendChar+0x4c>)
 8001558:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800155c:	6013      	str	r3, [r2, #0]

    // Enable ITM and Stimulus Port 0
    ITM_TCR = 0x10009;   // ITM enable, TraceBusID = 1
 800155e:	4b0e      	ldr	r3, [pc, #56]	@ (8001598 <ITM_SendChar+0x50>)
 8001560:	4a0e      	ldr	r2, [pc, #56]	@ (800159c <ITM_SendChar+0x54>)
 8001562:	601a      	str	r2, [r3, #0]
    ITM_TER |= 1;        // Stimulus port 0 enable
 8001564:	4b0e      	ldr	r3, [pc, #56]	@ (80015a0 <ITM_SendChar+0x58>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	4a0d      	ldr	r2, [pc, #52]	@ (80015a0 <ITM_SendChar+0x58>)
 800156a:	f043 0301 	orr.w	r3, r3, #1
 800156e:	6013      	str	r3, [r2, #0]

    // Wait until stimulus port is ready
    while (!(ITM_STIM0 & 1));
 8001570:	bf00      	nop
 8001572:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f003 0301 	and.w	r3, r3, #1
 800157c:	2b00      	cmp	r3, #0
 800157e:	d0f8      	beq.n	8001572 <ITM_SendChar+0x2a>
    ITM_STIM0 = ch;
 8001580:	f04f 4260 	mov.w	r2, #3758096384	@ 0xe0000000
 8001584:	79fb      	ldrb	r3, [r7, #7]
 8001586:	6013      	str	r3, [r2, #0]
}
 8001588:	bf00      	nop
 800158a:	370c      	adds	r7, #12
 800158c:	46bd      	mov	sp, r7
 800158e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001592:	4770      	bx	lr
 8001594:	e000edfc 	.word	0xe000edfc
 8001598:	e0000e80 	.word	0xe0000e80
 800159c:	00010009 	.word	0x00010009
 80015a0:	e0000e00 	.word	0xe0000e00

080015a4 <_write>:

int _write(int file, char *ptr, int len)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b086      	sub	sp, #24
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	60f8      	str	r0, [r7, #12]
 80015ac:	60b9      	str	r1, [r7, #8]
 80015ae:	607a      	str	r2, [r7, #4]
    (void)file; // Suppress unused warning
    for (int i = 0; i < len; i++) {
 80015b0:	2300      	movs	r3, #0
 80015b2:	617b      	str	r3, [r7, #20]
 80015b4:	e009      	b.n	80015ca <_write+0x26>
        ITM_SendChar((uint8_t)*ptr++);
 80015b6:	68bb      	ldr	r3, [r7, #8]
 80015b8:	1c5a      	adds	r2, r3, #1
 80015ba:	60ba      	str	r2, [r7, #8]
 80015bc:	781b      	ldrb	r3, [r3, #0]
 80015be:	4618      	mov	r0, r3
 80015c0:	f7ff ffc2 	bl	8001548 <ITM_SendChar>
    for (int i = 0; i < len; i++) {
 80015c4:	697b      	ldr	r3, [r7, #20]
 80015c6:	3301      	adds	r3, #1
 80015c8:	617b      	str	r3, [r7, #20]
 80015ca:	697a      	ldr	r2, [r7, #20]
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	429a      	cmp	r2, r3
 80015d0:	dbf1      	blt.n	80015b6 <_write+0x12>
    }
    return len;
 80015d2:	687b      	ldr	r3, [r7, #4]
}
 80015d4:	4618      	mov	r0, r3
 80015d6:	3718      	adds	r7, #24
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}

080015dc <_close>:

/* -------------------------------------------------------------------------- */

int _close(int file)
{
 80015dc:	b480      	push	{r7}
 80015de:	b083      	sub	sp, #12
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80015e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015e8:	4618      	mov	r0, r3
 80015ea:	370c      	adds	r7, #12
 80015ec:	46bd      	mov	sp, r7
 80015ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f2:	4770      	bx	lr

080015f4 <_fstat>:

int _fstat(int file, struct stat *st)
{
 80015f4:	b480      	push	{r7}
 80015f6:	b083      	sub	sp, #12
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
 80015fc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001604:	605a      	str	r2, [r3, #4]
  return 0;
 8001606:	2300      	movs	r3, #0
}
 8001608:	4618      	mov	r0, r3
 800160a:	370c      	adds	r7, #12
 800160c:	46bd      	mov	sp, r7
 800160e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001612:	4770      	bx	lr

08001614 <_isatty>:

int _isatty(int file)
{
 8001614:	b480      	push	{r7}
 8001616:	b083      	sub	sp, #12
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800161c:	2301      	movs	r3, #1
}
 800161e:	4618      	mov	r0, r3
 8001620:	370c      	adds	r7, #12
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr

0800162a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800162a:	b480      	push	{r7}
 800162c:	b085      	sub	sp, #20
 800162e:	af00      	add	r7, sp, #0
 8001630:	60f8      	str	r0, [r7, #12]
 8001632:	60b9      	str	r1, [r7, #8]
 8001634:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001636:	2300      	movs	r3, #0
}
 8001638:	4618      	mov	r0, r3
 800163a:	3714      	adds	r7, #20
 800163c:	46bd      	mov	sp, r7
 800163e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001642:	4770      	bx	lr

08001644 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b086      	sub	sp, #24
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800164c:	4a14      	ldr	r2, [pc, #80]	@ (80016a0 <_sbrk+0x5c>)
 800164e:	4b15      	ldr	r3, [pc, #84]	@ (80016a4 <_sbrk+0x60>)
 8001650:	1ad3      	subs	r3, r2, r3
 8001652:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001654:	697b      	ldr	r3, [r7, #20]
 8001656:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001658:	4b13      	ldr	r3, [pc, #76]	@ (80016a8 <_sbrk+0x64>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	2b00      	cmp	r3, #0
 800165e:	d102      	bne.n	8001666 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001660:	4b11      	ldr	r3, [pc, #68]	@ (80016a8 <_sbrk+0x64>)
 8001662:	4a12      	ldr	r2, [pc, #72]	@ (80016ac <_sbrk+0x68>)
 8001664:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001666:	4b10      	ldr	r3, [pc, #64]	@ (80016a8 <_sbrk+0x64>)
 8001668:	681a      	ldr	r2, [r3, #0]
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	4413      	add	r3, r2
 800166e:	693a      	ldr	r2, [r7, #16]
 8001670:	429a      	cmp	r2, r3
 8001672:	d207      	bcs.n	8001684 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001674:	f000 f9ce 	bl	8001a14 <__errno>
 8001678:	4603      	mov	r3, r0
 800167a:	220c      	movs	r2, #12
 800167c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800167e:	f04f 33ff 	mov.w	r3, #4294967295
 8001682:	e009      	b.n	8001698 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001684:	4b08      	ldr	r3, [pc, #32]	@ (80016a8 <_sbrk+0x64>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800168a:	4b07      	ldr	r3, [pc, #28]	@ (80016a8 <_sbrk+0x64>)
 800168c:	681a      	ldr	r2, [r3, #0]
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	4413      	add	r3, r2
 8001692:	4a05      	ldr	r2, [pc, #20]	@ (80016a8 <_sbrk+0x64>)
 8001694:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001696:	68fb      	ldr	r3, [r7, #12]
}
 8001698:	4618      	mov	r0, r3
 800169a:	3718      	adds	r7, #24
 800169c:	46bd      	mov	sp, r7
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	20020000 	.word	0x20020000
 80016a4:	00000400 	.word	0x00000400
 80016a8:	200000c8 	.word	0x200000c8
 80016ac:	20000218 	.word	0x20000218

080016b0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80016b0:	480d      	ldr	r0, [pc, #52]	@ (80016e8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80016b2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80016b4:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80016b8:	480c      	ldr	r0, [pc, #48]	@ (80016ec <LoopForever+0x6>)
  ldr r1, =_edata
 80016ba:	490d      	ldr	r1, [pc, #52]	@ (80016f0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80016bc:	4a0d      	ldr	r2, [pc, #52]	@ (80016f4 <LoopForever+0xe>)
  movs r3, #0
 80016be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016c0:	e002      	b.n	80016c8 <LoopCopyDataInit>

080016c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016c6:	3304      	adds	r3, #4

080016c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016cc:	d3f9      	bcc.n	80016c2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016ce:	4a0a      	ldr	r2, [pc, #40]	@ (80016f8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80016d0:	4c0a      	ldr	r4, [pc, #40]	@ (80016fc <LoopForever+0x16>)
  movs r3, #0
 80016d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016d4:	e001      	b.n	80016da <LoopFillZerobss>

080016d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016d8:	3204      	adds	r2, #4

080016da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016dc:	d3fb      	bcc.n	80016d6 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80016de:	f000 f99f 	bl	8001a20 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 80016e2:	f7ff fe15 	bl	8001310 <main>

080016e6 <LoopForever>:

LoopForever:
  b LoopForever
 80016e6:	e7fe      	b.n	80016e6 <LoopForever>
  ldr   r0, =_estack
 80016e8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80016ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016f0:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80016f4:	080029a0 	.word	0x080029a0
  ldr r2, =_sbss
 80016f8:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80016fc:	20000218 	.word	0x20000218

08001700 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001700:	e7fe      	b.n	8001700 <ADC_IRQHandler>
	...

08001704 <std>:
 8001704:	2300      	movs	r3, #0
 8001706:	b510      	push	{r4, lr}
 8001708:	4604      	mov	r4, r0
 800170a:	e9c0 3300 	strd	r3, r3, [r0]
 800170e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8001712:	6083      	str	r3, [r0, #8]
 8001714:	8181      	strh	r1, [r0, #12]
 8001716:	6643      	str	r3, [r0, #100]	@ 0x64
 8001718:	81c2      	strh	r2, [r0, #14]
 800171a:	6183      	str	r3, [r0, #24]
 800171c:	4619      	mov	r1, r3
 800171e:	2208      	movs	r2, #8
 8001720:	305c      	adds	r0, #92	@ 0x5c
 8001722:	f000 f928 	bl	8001976 <memset>
 8001726:	4b0d      	ldr	r3, [pc, #52]	@ (800175c <std+0x58>)
 8001728:	6263      	str	r3, [r4, #36]	@ 0x24
 800172a:	4b0d      	ldr	r3, [pc, #52]	@ (8001760 <std+0x5c>)
 800172c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800172e:	4b0d      	ldr	r3, [pc, #52]	@ (8001764 <std+0x60>)
 8001730:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8001732:	4b0d      	ldr	r3, [pc, #52]	@ (8001768 <std+0x64>)
 8001734:	6323      	str	r3, [r4, #48]	@ 0x30
 8001736:	4b0d      	ldr	r3, [pc, #52]	@ (800176c <std+0x68>)
 8001738:	6224      	str	r4, [r4, #32]
 800173a:	429c      	cmp	r4, r3
 800173c:	d006      	beq.n	800174c <std+0x48>
 800173e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8001742:	4294      	cmp	r4, r2
 8001744:	d002      	beq.n	800174c <std+0x48>
 8001746:	33d0      	adds	r3, #208	@ 0xd0
 8001748:	429c      	cmp	r4, r3
 800174a:	d105      	bne.n	8001758 <std+0x54>
 800174c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8001750:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001754:	f000 b988 	b.w	8001a68 <__retarget_lock_init_recursive>
 8001758:	bd10      	pop	{r4, pc}
 800175a:	bf00      	nop
 800175c:	080018f1 	.word	0x080018f1
 8001760:	08001913 	.word	0x08001913
 8001764:	0800194b 	.word	0x0800194b
 8001768:	0800196f 	.word	0x0800196f
 800176c:	200000cc 	.word	0x200000cc

08001770 <stdio_exit_handler>:
 8001770:	4a02      	ldr	r2, [pc, #8]	@ (800177c <stdio_exit_handler+0xc>)
 8001772:	4903      	ldr	r1, [pc, #12]	@ (8001780 <stdio_exit_handler+0x10>)
 8001774:	4803      	ldr	r0, [pc, #12]	@ (8001784 <stdio_exit_handler+0x14>)
 8001776:	f000 b869 	b.w	800184c <_fwalk_sglue>
 800177a:	bf00      	nop
 800177c:	2000000c 	.word	0x2000000c
 8001780:	080025b5 	.word	0x080025b5
 8001784:	2000001c 	.word	0x2000001c

08001788 <cleanup_stdio>:
 8001788:	6841      	ldr	r1, [r0, #4]
 800178a:	4b0c      	ldr	r3, [pc, #48]	@ (80017bc <cleanup_stdio+0x34>)
 800178c:	4299      	cmp	r1, r3
 800178e:	b510      	push	{r4, lr}
 8001790:	4604      	mov	r4, r0
 8001792:	d001      	beq.n	8001798 <cleanup_stdio+0x10>
 8001794:	f000 ff0e 	bl	80025b4 <_fflush_r>
 8001798:	68a1      	ldr	r1, [r4, #8]
 800179a:	4b09      	ldr	r3, [pc, #36]	@ (80017c0 <cleanup_stdio+0x38>)
 800179c:	4299      	cmp	r1, r3
 800179e:	d002      	beq.n	80017a6 <cleanup_stdio+0x1e>
 80017a0:	4620      	mov	r0, r4
 80017a2:	f000 ff07 	bl	80025b4 <_fflush_r>
 80017a6:	68e1      	ldr	r1, [r4, #12]
 80017a8:	4b06      	ldr	r3, [pc, #24]	@ (80017c4 <cleanup_stdio+0x3c>)
 80017aa:	4299      	cmp	r1, r3
 80017ac:	d004      	beq.n	80017b8 <cleanup_stdio+0x30>
 80017ae:	4620      	mov	r0, r4
 80017b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80017b4:	f000 befe 	b.w	80025b4 <_fflush_r>
 80017b8:	bd10      	pop	{r4, pc}
 80017ba:	bf00      	nop
 80017bc:	200000cc 	.word	0x200000cc
 80017c0:	20000134 	.word	0x20000134
 80017c4:	2000019c 	.word	0x2000019c

080017c8 <global_stdio_init.part.0>:
 80017c8:	b510      	push	{r4, lr}
 80017ca:	4b0b      	ldr	r3, [pc, #44]	@ (80017f8 <global_stdio_init.part.0+0x30>)
 80017cc:	4c0b      	ldr	r4, [pc, #44]	@ (80017fc <global_stdio_init.part.0+0x34>)
 80017ce:	4a0c      	ldr	r2, [pc, #48]	@ (8001800 <global_stdio_init.part.0+0x38>)
 80017d0:	601a      	str	r2, [r3, #0]
 80017d2:	4620      	mov	r0, r4
 80017d4:	2200      	movs	r2, #0
 80017d6:	2104      	movs	r1, #4
 80017d8:	f7ff ff94 	bl	8001704 <std>
 80017dc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80017e0:	2201      	movs	r2, #1
 80017e2:	2109      	movs	r1, #9
 80017e4:	f7ff ff8e 	bl	8001704 <std>
 80017e8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80017ec:	2202      	movs	r2, #2
 80017ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80017f2:	2112      	movs	r1, #18
 80017f4:	f7ff bf86 	b.w	8001704 <std>
 80017f8:	20000204 	.word	0x20000204
 80017fc:	200000cc 	.word	0x200000cc
 8001800:	08001771 	.word	0x08001771

08001804 <__sfp_lock_acquire>:
 8001804:	4801      	ldr	r0, [pc, #4]	@ (800180c <__sfp_lock_acquire+0x8>)
 8001806:	f000 b930 	b.w	8001a6a <__retarget_lock_acquire_recursive>
 800180a:	bf00      	nop
 800180c:	2000020d 	.word	0x2000020d

08001810 <__sfp_lock_release>:
 8001810:	4801      	ldr	r0, [pc, #4]	@ (8001818 <__sfp_lock_release+0x8>)
 8001812:	f000 b92b 	b.w	8001a6c <__retarget_lock_release_recursive>
 8001816:	bf00      	nop
 8001818:	2000020d 	.word	0x2000020d

0800181c <__sinit>:
 800181c:	b510      	push	{r4, lr}
 800181e:	4604      	mov	r4, r0
 8001820:	f7ff fff0 	bl	8001804 <__sfp_lock_acquire>
 8001824:	6a23      	ldr	r3, [r4, #32]
 8001826:	b11b      	cbz	r3, 8001830 <__sinit+0x14>
 8001828:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800182c:	f7ff bff0 	b.w	8001810 <__sfp_lock_release>
 8001830:	4b04      	ldr	r3, [pc, #16]	@ (8001844 <__sinit+0x28>)
 8001832:	6223      	str	r3, [r4, #32]
 8001834:	4b04      	ldr	r3, [pc, #16]	@ (8001848 <__sinit+0x2c>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d1f5      	bne.n	8001828 <__sinit+0xc>
 800183c:	f7ff ffc4 	bl	80017c8 <global_stdio_init.part.0>
 8001840:	e7f2      	b.n	8001828 <__sinit+0xc>
 8001842:	bf00      	nop
 8001844:	08001789 	.word	0x08001789
 8001848:	20000204 	.word	0x20000204

0800184c <_fwalk_sglue>:
 800184c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001850:	4607      	mov	r7, r0
 8001852:	4688      	mov	r8, r1
 8001854:	4614      	mov	r4, r2
 8001856:	2600      	movs	r6, #0
 8001858:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800185c:	f1b9 0901 	subs.w	r9, r9, #1
 8001860:	d505      	bpl.n	800186e <_fwalk_sglue+0x22>
 8001862:	6824      	ldr	r4, [r4, #0]
 8001864:	2c00      	cmp	r4, #0
 8001866:	d1f7      	bne.n	8001858 <_fwalk_sglue+0xc>
 8001868:	4630      	mov	r0, r6
 800186a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800186e:	89ab      	ldrh	r3, [r5, #12]
 8001870:	2b01      	cmp	r3, #1
 8001872:	d907      	bls.n	8001884 <_fwalk_sglue+0x38>
 8001874:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001878:	3301      	adds	r3, #1
 800187a:	d003      	beq.n	8001884 <_fwalk_sglue+0x38>
 800187c:	4629      	mov	r1, r5
 800187e:	4638      	mov	r0, r7
 8001880:	47c0      	blx	r8
 8001882:	4306      	orrs	r6, r0
 8001884:	3568      	adds	r5, #104	@ 0x68
 8001886:	e7e9      	b.n	800185c <_fwalk_sglue+0x10>

08001888 <iprintf>:
 8001888:	b40f      	push	{r0, r1, r2, r3}
 800188a:	b507      	push	{r0, r1, r2, lr}
 800188c:	4906      	ldr	r1, [pc, #24]	@ (80018a8 <iprintf+0x20>)
 800188e:	ab04      	add	r3, sp, #16
 8001890:	6808      	ldr	r0, [r1, #0]
 8001892:	f853 2b04 	ldr.w	r2, [r3], #4
 8001896:	6881      	ldr	r1, [r0, #8]
 8001898:	9301      	str	r3, [sp, #4]
 800189a:	f000 fb63 	bl	8001f64 <_vfiprintf_r>
 800189e:	b003      	add	sp, #12
 80018a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80018a4:	b004      	add	sp, #16
 80018a6:	4770      	bx	lr
 80018a8:	20000018 	.word	0x20000018

080018ac <siprintf>:
 80018ac:	b40e      	push	{r1, r2, r3}
 80018ae:	b510      	push	{r4, lr}
 80018b0:	b09d      	sub	sp, #116	@ 0x74
 80018b2:	ab1f      	add	r3, sp, #124	@ 0x7c
 80018b4:	9002      	str	r0, [sp, #8]
 80018b6:	9006      	str	r0, [sp, #24]
 80018b8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80018bc:	480a      	ldr	r0, [pc, #40]	@ (80018e8 <siprintf+0x3c>)
 80018be:	9107      	str	r1, [sp, #28]
 80018c0:	9104      	str	r1, [sp, #16]
 80018c2:	490a      	ldr	r1, [pc, #40]	@ (80018ec <siprintf+0x40>)
 80018c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80018c8:	9105      	str	r1, [sp, #20]
 80018ca:	2400      	movs	r4, #0
 80018cc:	a902      	add	r1, sp, #8
 80018ce:	6800      	ldr	r0, [r0, #0]
 80018d0:	9301      	str	r3, [sp, #4]
 80018d2:	941b      	str	r4, [sp, #108]	@ 0x6c
 80018d4:	f000 fa20 	bl	8001d18 <_svfiprintf_r>
 80018d8:	9b02      	ldr	r3, [sp, #8]
 80018da:	701c      	strb	r4, [r3, #0]
 80018dc:	b01d      	add	sp, #116	@ 0x74
 80018de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80018e2:	b003      	add	sp, #12
 80018e4:	4770      	bx	lr
 80018e6:	bf00      	nop
 80018e8:	20000018 	.word	0x20000018
 80018ec:	ffff0208 	.word	0xffff0208

080018f0 <__sread>:
 80018f0:	b510      	push	{r4, lr}
 80018f2:	460c      	mov	r4, r1
 80018f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80018f8:	f000 f868 	bl	80019cc <_read_r>
 80018fc:	2800      	cmp	r0, #0
 80018fe:	bfab      	itete	ge
 8001900:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8001902:	89a3      	ldrhlt	r3, [r4, #12]
 8001904:	181b      	addge	r3, r3, r0
 8001906:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800190a:	bfac      	ite	ge
 800190c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800190e:	81a3      	strhlt	r3, [r4, #12]
 8001910:	bd10      	pop	{r4, pc}

08001912 <__swrite>:
 8001912:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001916:	461f      	mov	r7, r3
 8001918:	898b      	ldrh	r3, [r1, #12]
 800191a:	05db      	lsls	r3, r3, #23
 800191c:	4605      	mov	r5, r0
 800191e:	460c      	mov	r4, r1
 8001920:	4616      	mov	r6, r2
 8001922:	d505      	bpl.n	8001930 <__swrite+0x1e>
 8001924:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001928:	2302      	movs	r3, #2
 800192a:	2200      	movs	r2, #0
 800192c:	f000 f83c 	bl	80019a8 <_lseek_r>
 8001930:	89a3      	ldrh	r3, [r4, #12]
 8001932:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001936:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800193a:	81a3      	strh	r3, [r4, #12]
 800193c:	4632      	mov	r2, r6
 800193e:	463b      	mov	r3, r7
 8001940:	4628      	mov	r0, r5
 8001942:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001946:	f000 b853 	b.w	80019f0 <_write_r>

0800194a <__sseek>:
 800194a:	b510      	push	{r4, lr}
 800194c:	460c      	mov	r4, r1
 800194e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001952:	f000 f829 	bl	80019a8 <_lseek_r>
 8001956:	1c43      	adds	r3, r0, #1
 8001958:	89a3      	ldrh	r3, [r4, #12]
 800195a:	bf15      	itete	ne
 800195c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800195e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8001962:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8001966:	81a3      	strheq	r3, [r4, #12]
 8001968:	bf18      	it	ne
 800196a:	81a3      	strhne	r3, [r4, #12]
 800196c:	bd10      	pop	{r4, pc}

0800196e <__sclose>:
 800196e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001972:	f000 b809 	b.w	8001988 <_close_r>

08001976 <memset>:
 8001976:	4402      	add	r2, r0
 8001978:	4603      	mov	r3, r0
 800197a:	4293      	cmp	r3, r2
 800197c:	d100      	bne.n	8001980 <memset+0xa>
 800197e:	4770      	bx	lr
 8001980:	f803 1b01 	strb.w	r1, [r3], #1
 8001984:	e7f9      	b.n	800197a <memset+0x4>
	...

08001988 <_close_r>:
 8001988:	b538      	push	{r3, r4, r5, lr}
 800198a:	4d06      	ldr	r5, [pc, #24]	@ (80019a4 <_close_r+0x1c>)
 800198c:	2300      	movs	r3, #0
 800198e:	4604      	mov	r4, r0
 8001990:	4608      	mov	r0, r1
 8001992:	602b      	str	r3, [r5, #0]
 8001994:	f7ff fe22 	bl	80015dc <_close>
 8001998:	1c43      	adds	r3, r0, #1
 800199a:	d102      	bne.n	80019a2 <_close_r+0x1a>
 800199c:	682b      	ldr	r3, [r5, #0]
 800199e:	b103      	cbz	r3, 80019a2 <_close_r+0x1a>
 80019a0:	6023      	str	r3, [r4, #0]
 80019a2:	bd38      	pop	{r3, r4, r5, pc}
 80019a4:	20000208 	.word	0x20000208

080019a8 <_lseek_r>:
 80019a8:	b538      	push	{r3, r4, r5, lr}
 80019aa:	4d07      	ldr	r5, [pc, #28]	@ (80019c8 <_lseek_r+0x20>)
 80019ac:	4604      	mov	r4, r0
 80019ae:	4608      	mov	r0, r1
 80019b0:	4611      	mov	r1, r2
 80019b2:	2200      	movs	r2, #0
 80019b4:	602a      	str	r2, [r5, #0]
 80019b6:	461a      	mov	r2, r3
 80019b8:	f7ff fe37 	bl	800162a <_lseek>
 80019bc:	1c43      	adds	r3, r0, #1
 80019be:	d102      	bne.n	80019c6 <_lseek_r+0x1e>
 80019c0:	682b      	ldr	r3, [r5, #0]
 80019c2:	b103      	cbz	r3, 80019c6 <_lseek_r+0x1e>
 80019c4:	6023      	str	r3, [r4, #0]
 80019c6:	bd38      	pop	{r3, r4, r5, pc}
 80019c8:	20000208 	.word	0x20000208

080019cc <_read_r>:
 80019cc:	b538      	push	{r3, r4, r5, lr}
 80019ce:	4d07      	ldr	r5, [pc, #28]	@ (80019ec <_read_r+0x20>)
 80019d0:	4604      	mov	r4, r0
 80019d2:	4608      	mov	r0, r1
 80019d4:	4611      	mov	r1, r2
 80019d6:	2200      	movs	r2, #0
 80019d8:	602a      	str	r2, [r5, #0]
 80019da:	461a      	mov	r2, r3
 80019dc:	f7ff fd96 	bl	800150c <_read>
 80019e0:	1c43      	adds	r3, r0, #1
 80019e2:	d102      	bne.n	80019ea <_read_r+0x1e>
 80019e4:	682b      	ldr	r3, [r5, #0]
 80019e6:	b103      	cbz	r3, 80019ea <_read_r+0x1e>
 80019e8:	6023      	str	r3, [r4, #0]
 80019ea:	bd38      	pop	{r3, r4, r5, pc}
 80019ec:	20000208 	.word	0x20000208

080019f0 <_write_r>:
 80019f0:	b538      	push	{r3, r4, r5, lr}
 80019f2:	4d07      	ldr	r5, [pc, #28]	@ (8001a10 <_write_r+0x20>)
 80019f4:	4604      	mov	r4, r0
 80019f6:	4608      	mov	r0, r1
 80019f8:	4611      	mov	r1, r2
 80019fa:	2200      	movs	r2, #0
 80019fc:	602a      	str	r2, [r5, #0]
 80019fe:	461a      	mov	r2, r3
 8001a00:	f7ff fdd0 	bl	80015a4 <_write>
 8001a04:	1c43      	adds	r3, r0, #1
 8001a06:	d102      	bne.n	8001a0e <_write_r+0x1e>
 8001a08:	682b      	ldr	r3, [r5, #0]
 8001a0a:	b103      	cbz	r3, 8001a0e <_write_r+0x1e>
 8001a0c:	6023      	str	r3, [r4, #0]
 8001a0e:	bd38      	pop	{r3, r4, r5, pc}
 8001a10:	20000208 	.word	0x20000208

08001a14 <__errno>:
 8001a14:	4b01      	ldr	r3, [pc, #4]	@ (8001a1c <__errno+0x8>)
 8001a16:	6818      	ldr	r0, [r3, #0]
 8001a18:	4770      	bx	lr
 8001a1a:	bf00      	nop
 8001a1c:	20000018 	.word	0x20000018

08001a20 <__libc_init_array>:
 8001a20:	b570      	push	{r4, r5, r6, lr}
 8001a22:	4d0d      	ldr	r5, [pc, #52]	@ (8001a58 <__libc_init_array+0x38>)
 8001a24:	4c0d      	ldr	r4, [pc, #52]	@ (8001a5c <__libc_init_array+0x3c>)
 8001a26:	1b64      	subs	r4, r4, r5
 8001a28:	10a4      	asrs	r4, r4, #2
 8001a2a:	2600      	movs	r6, #0
 8001a2c:	42a6      	cmp	r6, r4
 8001a2e:	d109      	bne.n	8001a44 <__libc_init_array+0x24>
 8001a30:	4d0b      	ldr	r5, [pc, #44]	@ (8001a60 <__libc_init_array+0x40>)
 8001a32:	4c0c      	ldr	r4, [pc, #48]	@ (8001a64 <__libc_init_array+0x44>)
 8001a34:	f000 ff6c 	bl	8002910 <_init>
 8001a38:	1b64      	subs	r4, r4, r5
 8001a3a:	10a4      	asrs	r4, r4, #2
 8001a3c:	2600      	movs	r6, #0
 8001a3e:	42a6      	cmp	r6, r4
 8001a40:	d105      	bne.n	8001a4e <__libc_init_array+0x2e>
 8001a42:	bd70      	pop	{r4, r5, r6, pc}
 8001a44:	f855 3b04 	ldr.w	r3, [r5], #4
 8001a48:	4798      	blx	r3
 8001a4a:	3601      	adds	r6, #1
 8001a4c:	e7ee      	b.n	8001a2c <__libc_init_array+0xc>
 8001a4e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001a52:	4798      	blx	r3
 8001a54:	3601      	adds	r6, #1
 8001a56:	e7f2      	b.n	8001a3e <__libc_init_array+0x1e>
 8001a58:	08002998 	.word	0x08002998
 8001a5c:	08002998 	.word	0x08002998
 8001a60:	08002998 	.word	0x08002998
 8001a64:	0800299c 	.word	0x0800299c

08001a68 <__retarget_lock_init_recursive>:
 8001a68:	4770      	bx	lr

08001a6a <__retarget_lock_acquire_recursive>:
 8001a6a:	4770      	bx	lr

08001a6c <__retarget_lock_release_recursive>:
 8001a6c:	4770      	bx	lr
	...

08001a70 <_free_r>:
 8001a70:	b538      	push	{r3, r4, r5, lr}
 8001a72:	4605      	mov	r5, r0
 8001a74:	2900      	cmp	r1, #0
 8001a76:	d041      	beq.n	8001afc <_free_r+0x8c>
 8001a78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001a7c:	1f0c      	subs	r4, r1, #4
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	bfb8      	it	lt
 8001a82:	18e4      	addlt	r4, r4, r3
 8001a84:	f000 f8e0 	bl	8001c48 <__malloc_lock>
 8001a88:	4a1d      	ldr	r2, [pc, #116]	@ (8001b00 <_free_r+0x90>)
 8001a8a:	6813      	ldr	r3, [r2, #0]
 8001a8c:	b933      	cbnz	r3, 8001a9c <_free_r+0x2c>
 8001a8e:	6063      	str	r3, [r4, #4]
 8001a90:	6014      	str	r4, [r2, #0]
 8001a92:	4628      	mov	r0, r5
 8001a94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001a98:	f000 b8dc 	b.w	8001c54 <__malloc_unlock>
 8001a9c:	42a3      	cmp	r3, r4
 8001a9e:	d908      	bls.n	8001ab2 <_free_r+0x42>
 8001aa0:	6820      	ldr	r0, [r4, #0]
 8001aa2:	1821      	adds	r1, r4, r0
 8001aa4:	428b      	cmp	r3, r1
 8001aa6:	bf01      	itttt	eq
 8001aa8:	6819      	ldreq	r1, [r3, #0]
 8001aaa:	685b      	ldreq	r3, [r3, #4]
 8001aac:	1809      	addeq	r1, r1, r0
 8001aae:	6021      	streq	r1, [r4, #0]
 8001ab0:	e7ed      	b.n	8001a8e <_free_r+0x1e>
 8001ab2:	461a      	mov	r2, r3
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	b10b      	cbz	r3, 8001abc <_free_r+0x4c>
 8001ab8:	42a3      	cmp	r3, r4
 8001aba:	d9fa      	bls.n	8001ab2 <_free_r+0x42>
 8001abc:	6811      	ldr	r1, [r2, #0]
 8001abe:	1850      	adds	r0, r2, r1
 8001ac0:	42a0      	cmp	r0, r4
 8001ac2:	d10b      	bne.n	8001adc <_free_r+0x6c>
 8001ac4:	6820      	ldr	r0, [r4, #0]
 8001ac6:	4401      	add	r1, r0
 8001ac8:	1850      	adds	r0, r2, r1
 8001aca:	4283      	cmp	r3, r0
 8001acc:	6011      	str	r1, [r2, #0]
 8001ace:	d1e0      	bne.n	8001a92 <_free_r+0x22>
 8001ad0:	6818      	ldr	r0, [r3, #0]
 8001ad2:	685b      	ldr	r3, [r3, #4]
 8001ad4:	6053      	str	r3, [r2, #4]
 8001ad6:	4408      	add	r0, r1
 8001ad8:	6010      	str	r0, [r2, #0]
 8001ada:	e7da      	b.n	8001a92 <_free_r+0x22>
 8001adc:	d902      	bls.n	8001ae4 <_free_r+0x74>
 8001ade:	230c      	movs	r3, #12
 8001ae0:	602b      	str	r3, [r5, #0]
 8001ae2:	e7d6      	b.n	8001a92 <_free_r+0x22>
 8001ae4:	6820      	ldr	r0, [r4, #0]
 8001ae6:	1821      	adds	r1, r4, r0
 8001ae8:	428b      	cmp	r3, r1
 8001aea:	bf04      	itt	eq
 8001aec:	6819      	ldreq	r1, [r3, #0]
 8001aee:	685b      	ldreq	r3, [r3, #4]
 8001af0:	6063      	str	r3, [r4, #4]
 8001af2:	bf04      	itt	eq
 8001af4:	1809      	addeq	r1, r1, r0
 8001af6:	6021      	streq	r1, [r4, #0]
 8001af8:	6054      	str	r4, [r2, #4]
 8001afa:	e7ca      	b.n	8001a92 <_free_r+0x22>
 8001afc:	bd38      	pop	{r3, r4, r5, pc}
 8001afe:	bf00      	nop
 8001b00:	20000214 	.word	0x20000214

08001b04 <sbrk_aligned>:
 8001b04:	b570      	push	{r4, r5, r6, lr}
 8001b06:	4e0f      	ldr	r6, [pc, #60]	@ (8001b44 <sbrk_aligned+0x40>)
 8001b08:	460c      	mov	r4, r1
 8001b0a:	6831      	ldr	r1, [r6, #0]
 8001b0c:	4605      	mov	r5, r0
 8001b0e:	b911      	cbnz	r1, 8001b16 <sbrk_aligned+0x12>
 8001b10:	f000 fe26 	bl	8002760 <_sbrk_r>
 8001b14:	6030      	str	r0, [r6, #0]
 8001b16:	4621      	mov	r1, r4
 8001b18:	4628      	mov	r0, r5
 8001b1a:	f000 fe21 	bl	8002760 <_sbrk_r>
 8001b1e:	1c43      	adds	r3, r0, #1
 8001b20:	d103      	bne.n	8001b2a <sbrk_aligned+0x26>
 8001b22:	f04f 34ff 	mov.w	r4, #4294967295
 8001b26:	4620      	mov	r0, r4
 8001b28:	bd70      	pop	{r4, r5, r6, pc}
 8001b2a:	1cc4      	adds	r4, r0, #3
 8001b2c:	f024 0403 	bic.w	r4, r4, #3
 8001b30:	42a0      	cmp	r0, r4
 8001b32:	d0f8      	beq.n	8001b26 <sbrk_aligned+0x22>
 8001b34:	1a21      	subs	r1, r4, r0
 8001b36:	4628      	mov	r0, r5
 8001b38:	f000 fe12 	bl	8002760 <_sbrk_r>
 8001b3c:	3001      	adds	r0, #1
 8001b3e:	d1f2      	bne.n	8001b26 <sbrk_aligned+0x22>
 8001b40:	e7ef      	b.n	8001b22 <sbrk_aligned+0x1e>
 8001b42:	bf00      	nop
 8001b44:	20000210 	.word	0x20000210

08001b48 <_malloc_r>:
 8001b48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001b4c:	1ccd      	adds	r5, r1, #3
 8001b4e:	f025 0503 	bic.w	r5, r5, #3
 8001b52:	3508      	adds	r5, #8
 8001b54:	2d0c      	cmp	r5, #12
 8001b56:	bf38      	it	cc
 8001b58:	250c      	movcc	r5, #12
 8001b5a:	2d00      	cmp	r5, #0
 8001b5c:	4606      	mov	r6, r0
 8001b5e:	db01      	blt.n	8001b64 <_malloc_r+0x1c>
 8001b60:	42a9      	cmp	r1, r5
 8001b62:	d904      	bls.n	8001b6e <_malloc_r+0x26>
 8001b64:	230c      	movs	r3, #12
 8001b66:	6033      	str	r3, [r6, #0]
 8001b68:	2000      	movs	r0, #0
 8001b6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001b6e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8001c44 <_malloc_r+0xfc>
 8001b72:	f000 f869 	bl	8001c48 <__malloc_lock>
 8001b76:	f8d8 3000 	ldr.w	r3, [r8]
 8001b7a:	461c      	mov	r4, r3
 8001b7c:	bb44      	cbnz	r4, 8001bd0 <_malloc_r+0x88>
 8001b7e:	4629      	mov	r1, r5
 8001b80:	4630      	mov	r0, r6
 8001b82:	f7ff ffbf 	bl	8001b04 <sbrk_aligned>
 8001b86:	1c43      	adds	r3, r0, #1
 8001b88:	4604      	mov	r4, r0
 8001b8a:	d158      	bne.n	8001c3e <_malloc_r+0xf6>
 8001b8c:	f8d8 4000 	ldr.w	r4, [r8]
 8001b90:	4627      	mov	r7, r4
 8001b92:	2f00      	cmp	r7, #0
 8001b94:	d143      	bne.n	8001c1e <_malloc_r+0xd6>
 8001b96:	2c00      	cmp	r4, #0
 8001b98:	d04b      	beq.n	8001c32 <_malloc_r+0xea>
 8001b9a:	6823      	ldr	r3, [r4, #0]
 8001b9c:	4639      	mov	r1, r7
 8001b9e:	4630      	mov	r0, r6
 8001ba0:	eb04 0903 	add.w	r9, r4, r3
 8001ba4:	f000 fddc 	bl	8002760 <_sbrk_r>
 8001ba8:	4581      	cmp	r9, r0
 8001baa:	d142      	bne.n	8001c32 <_malloc_r+0xea>
 8001bac:	6821      	ldr	r1, [r4, #0]
 8001bae:	1a6d      	subs	r5, r5, r1
 8001bb0:	4629      	mov	r1, r5
 8001bb2:	4630      	mov	r0, r6
 8001bb4:	f7ff ffa6 	bl	8001b04 <sbrk_aligned>
 8001bb8:	3001      	adds	r0, #1
 8001bba:	d03a      	beq.n	8001c32 <_malloc_r+0xea>
 8001bbc:	6823      	ldr	r3, [r4, #0]
 8001bbe:	442b      	add	r3, r5
 8001bc0:	6023      	str	r3, [r4, #0]
 8001bc2:	f8d8 3000 	ldr.w	r3, [r8]
 8001bc6:	685a      	ldr	r2, [r3, #4]
 8001bc8:	bb62      	cbnz	r2, 8001c24 <_malloc_r+0xdc>
 8001bca:	f8c8 7000 	str.w	r7, [r8]
 8001bce:	e00f      	b.n	8001bf0 <_malloc_r+0xa8>
 8001bd0:	6822      	ldr	r2, [r4, #0]
 8001bd2:	1b52      	subs	r2, r2, r5
 8001bd4:	d420      	bmi.n	8001c18 <_malloc_r+0xd0>
 8001bd6:	2a0b      	cmp	r2, #11
 8001bd8:	d917      	bls.n	8001c0a <_malloc_r+0xc2>
 8001bda:	1961      	adds	r1, r4, r5
 8001bdc:	42a3      	cmp	r3, r4
 8001bde:	6025      	str	r5, [r4, #0]
 8001be0:	bf18      	it	ne
 8001be2:	6059      	strne	r1, [r3, #4]
 8001be4:	6863      	ldr	r3, [r4, #4]
 8001be6:	bf08      	it	eq
 8001be8:	f8c8 1000 	streq.w	r1, [r8]
 8001bec:	5162      	str	r2, [r4, r5]
 8001bee:	604b      	str	r3, [r1, #4]
 8001bf0:	4630      	mov	r0, r6
 8001bf2:	f000 f82f 	bl	8001c54 <__malloc_unlock>
 8001bf6:	f104 000b 	add.w	r0, r4, #11
 8001bfa:	1d23      	adds	r3, r4, #4
 8001bfc:	f020 0007 	bic.w	r0, r0, #7
 8001c00:	1ac2      	subs	r2, r0, r3
 8001c02:	bf1c      	itt	ne
 8001c04:	1a1b      	subne	r3, r3, r0
 8001c06:	50a3      	strne	r3, [r4, r2]
 8001c08:	e7af      	b.n	8001b6a <_malloc_r+0x22>
 8001c0a:	6862      	ldr	r2, [r4, #4]
 8001c0c:	42a3      	cmp	r3, r4
 8001c0e:	bf0c      	ite	eq
 8001c10:	f8c8 2000 	streq.w	r2, [r8]
 8001c14:	605a      	strne	r2, [r3, #4]
 8001c16:	e7eb      	b.n	8001bf0 <_malloc_r+0xa8>
 8001c18:	4623      	mov	r3, r4
 8001c1a:	6864      	ldr	r4, [r4, #4]
 8001c1c:	e7ae      	b.n	8001b7c <_malloc_r+0x34>
 8001c1e:	463c      	mov	r4, r7
 8001c20:	687f      	ldr	r7, [r7, #4]
 8001c22:	e7b6      	b.n	8001b92 <_malloc_r+0x4a>
 8001c24:	461a      	mov	r2, r3
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	42a3      	cmp	r3, r4
 8001c2a:	d1fb      	bne.n	8001c24 <_malloc_r+0xdc>
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	6053      	str	r3, [r2, #4]
 8001c30:	e7de      	b.n	8001bf0 <_malloc_r+0xa8>
 8001c32:	230c      	movs	r3, #12
 8001c34:	6033      	str	r3, [r6, #0]
 8001c36:	4630      	mov	r0, r6
 8001c38:	f000 f80c 	bl	8001c54 <__malloc_unlock>
 8001c3c:	e794      	b.n	8001b68 <_malloc_r+0x20>
 8001c3e:	6005      	str	r5, [r0, #0]
 8001c40:	e7d6      	b.n	8001bf0 <_malloc_r+0xa8>
 8001c42:	bf00      	nop
 8001c44:	20000214 	.word	0x20000214

08001c48 <__malloc_lock>:
 8001c48:	4801      	ldr	r0, [pc, #4]	@ (8001c50 <__malloc_lock+0x8>)
 8001c4a:	f7ff bf0e 	b.w	8001a6a <__retarget_lock_acquire_recursive>
 8001c4e:	bf00      	nop
 8001c50:	2000020c 	.word	0x2000020c

08001c54 <__malloc_unlock>:
 8001c54:	4801      	ldr	r0, [pc, #4]	@ (8001c5c <__malloc_unlock+0x8>)
 8001c56:	f7ff bf09 	b.w	8001a6c <__retarget_lock_release_recursive>
 8001c5a:	bf00      	nop
 8001c5c:	2000020c 	.word	0x2000020c

08001c60 <__ssputs_r>:
 8001c60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001c64:	688e      	ldr	r6, [r1, #8]
 8001c66:	461f      	mov	r7, r3
 8001c68:	42be      	cmp	r6, r7
 8001c6a:	680b      	ldr	r3, [r1, #0]
 8001c6c:	4682      	mov	sl, r0
 8001c6e:	460c      	mov	r4, r1
 8001c70:	4690      	mov	r8, r2
 8001c72:	d82d      	bhi.n	8001cd0 <__ssputs_r+0x70>
 8001c74:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8001c78:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8001c7c:	d026      	beq.n	8001ccc <__ssputs_r+0x6c>
 8001c7e:	6965      	ldr	r5, [r4, #20]
 8001c80:	6909      	ldr	r1, [r1, #16]
 8001c82:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001c86:	eba3 0901 	sub.w	r9, r3, r1
 8001c8a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8001c8e:	1c7b      	adds	r3, r7, #1
 8001c90:	444b      	add	r3, r9
 8001c92:	106d      	asrs	r5, r5, #1
 8001c94:	429d      	cmp	r5, r3
 8001c96:	bf38      	it	cc
 8001c98:	461d      	movcc	r5, r3
 8001c9a:	0553      	lsls	r3, r2, #21
 8001c9c:	d527      	bpl.n	8001cee <__ssputs_r+0x8e>
 8001c9e:	4629      	mov	r1, r5
 8001ca0:	f7ff ff52 	bl	8001b48 <_malloc_r>
 8001ca4:	4606      	mov	r6, r0
 8001ca6:	b360      	cbz	r0, 8001d02 <__ssputs_r+0xa2>
 8001ca8:	6921      	ldr	r1, [r4, #16]
 8001caa:	464a      	mov	r2, r9
 8001cac:	f000 fd68 	bl	8002780 <memcpy>
 8001cb0:	89a3      	ldrh	r3, [r4, #12]
 8001cb2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8001cb6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001cba:	81a3      	strh	r3, [r4, #12]
 8001cbc:	6126      	str	r6, [r4, #16]
 8001cbe:	6165      	str	r5, [r4, #20]
 8001cc0:	444e      	add	r6, r9
 8001cc2:	eba5 0509 	sub.w	r5, r5, r9
 8001cc6:	6026      	str	r6, [r4, #0]
 8001cc8:	60a5      	str	r5, [r4, #8]
 8001cca:	463e      	mov	r6, r7
 8001ccc:	42be      	cmp	r6, r7
 8001cce:	d900      	bls.n	8001cd2 <__ssputs_r+0x72>
 8001cd0:	463e      	mov	r6, r7
 8001cd2:	6820      	ldr	r0, [r4, #0]
 8001cd4:	4632      	mov	r2, r6
 8001cd6:	4641      	mov	r1, r8
 8001cd8:	f000 fd28 	bl	800272c <memmove>
 8001cdc:	68a3      	ldr	r3, [r4, #8]
 8001cde:	1b9b      	subs	r3, r3, r6
 8001ce0:	60a3      	str	r3, [r4, #8]
 8001ce2:	6823      	ldr	r3, [r4, #0]
 8001ce4:	4433      	add	r3, r6
 8001ce6:	6023      	str	r3, [r4, #0]
 8001ce8:	2000      	movs	r0, #0
 8001cea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001cee:	462a      	mov	r2, r5
 8001cf0:	f000 fd54 	bl	800279c <_realloc_r>
 8001cf4:	4606      	mov	r6, r0
 8001cf6:	2800      	cmp	r0, #0
 8001cf8:	d1e0      	bne.n	8001cbc <__ssputs_r+0x5c>
 8001cfa:	6921      	ldr	r1, [r4, #16]
 8001cfc:	4650      	mov	r0, sl
 8001cfe:	f7ff feb7 	bl	8001a70 <_free_r>
 8001d02:	230c      	movs	r3, #12
 8001d04:	f8ca 3000 	str.w	r3, [sl]
 8001d08:	89a3      	ldrh	r3, [r4, #12]
 8001d0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001d0e:	81a3      	strh	r3, [r4, #12]
 8001d10:	f04f 30ff 	mov.w	r0, #4294967295
 8001d14:	e7e9      	b.n	8001cea <__ssputs_r+0x8a>
	...

08001d18 <_svfiprintf_r>:
 8001d18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001d1c:	4698      	mov	r8, r3
 8001d1e:	898b      	ldrh	r3, [r1, #12]
 8001d20:	061b      	lsls	r3, r3, #24
 8001d22:	b09d      	sub	sp, #116	@ 0x74
 8001d24:	4607      	mov	r7, r0
 8001d26:	460d      	mov	r5, r1
 8001d28:	4614      	mov	r4, r2
 8001d2a:	d510      	bpl.n	8001d4e <_svfiprintf_r+0x36>
 8001d2c:	690b      	ldr	r3, [r1, #16]
 8001d2e:	b973      	cbnz	r3, 8001d4e <_svfiprintf_r+0x36>
 8001d30:	2140      	movs	r1, #64	@ 0x40
 8001d32:	f7ff ff09 	bl	8001b48 <_malloc_r>
 8001d36:	6028      	str	r0, [r5, #0]
 8001d38:	6128      	str	r0, [r5, #16]
 8001d3a:	b930      	cbnz	r0, 8001d4a <_svfiprintf_r+0x32>
 8001d3c:	230c      	movs	r3, #12
 8001d3e:	603b      	str	r3, [r7, #0]
 8001d40:	f04f 30ff 	mov.w	r0, #4294967295
 8001d44:	b01d      	add	sp, #116	@ 0x74
 8001d46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001d4a:	2340      	movs	r3, #64	@ 0x40
 8001d4c:	616b      	str	r3, [r5, #20]
 8001d4e:	2300      	movs	r3, #0
 8001d50:	9309      	str	r3, [sp, #36]	@ 0x24
 8001d52:	2320      	movs	r3, #32
 8001d54:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8001d58:	f8cd 800c 	str.w	r8, [sp, #12]
 8001d5c:	2330      	movs	r3, #48	@ 0x30
 8001d5e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8001efc <_svfiprintf_r+0x1e4>
 8001d62:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8001d66:	f04f 0901 	mov.w	r9, #1
 8001d6a:	4623      	mov	r3, r4
 8001d6c:	469a      	mov	sl, r3
 8001d6e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001d72:	b10a      	cbz	r2, 8001d78 <_svfiprintf_r+0x60>
 8001d74:	2a25      	cmp	r2, #37	@ 0x25
 8001d76:	d1f9      	bne.n	8001d6c <_svfiprintf_r+0x54>
 8001d78:	ebba 0b04 	subs.w	fp, sl, r4
 8001d7c:	d00b      	beq.n	8001d96 <_svfiprintf_r+0x7e>
 8001d7e:	465b      	mov	r3, fp
 8001d80:	4622      	mov	r2, r4
 8001d82:	4629      	mov	r1, r5
 8001d84:	4638      	mov	r0, r7
 8001d86:	f7ff ff6b 	bl	8001c60 <__ssputs_r>
 8001d8a:	3001      	adds	r0, #1
 8001d8c:	f000 80a7 	beq.w	8001ede <_svfiprintf_r+0x1c6>
 8001d90:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8001d92:	445a      	add	r2, fp
 8001d94:	9209      	str	r2, [sp, #36]	@ 0x24
 8001d96:	f89a 3000 	ldrb.w	r3, [sl]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	f000 809f 	beq.w	8001ede <_svfiprintf_r+0x1c6>
 8001da0:	2300      	movs	r3, #0
 8001da2:	f04f 32ff 	mov.w	r2, #4294967295
 8001da6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001daa:	f10a 0a01 	add.w	sl, sl, #1
 8001dae:	9304      	str	r3, [sp, #16]
 8001db0:	9307      	str	r3, [sp, #28]
 8001db2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8001db6:	931a      	str	r3, [sp, #104]	@ 0x68
 8001db8:	4654      	mov	r4, sl
 8001dba:	2205      	movs	r2, #5
 8001dbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001dc0:	484e      	ldr	r0, [pc, #312]	@ (8001efc <_svfiprintf_r+0x1e4>)
 8001dc2:	f7fe fa0d 	bl	80001e0 <memchr>
 8001dc6:	9a04      	ldr	r2, [sp, #16]
 8001dc8:	b9d8      	cbnz	r0, 8001e02 <_svfiprintf_r+0xea>
 8001dca:	06d0      	lsls	r0, r2, #27
 8001dcc:	bf44      	itt	mi
 8001dce:	2320      	movmi	r3, #32
 8001dd0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001dd4:	0711      	lsls	r1, r2, #28
 8001dd6:	bf44      	itt	mi
 8001dd8:	232b      	movmi	r3, #43	@ 0x2b
 8001dda:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001dde:	f89a 3000 	ldrb.w	r3, [sl]
 8001de2:	2b2a      	cmp	r3, #42	@ 0x2a
 8001de4:	d015      	beq.n	8001e12 <_svfiprintf_r+0xfa>
 8001de6:	9a07      	ldr	r2, [sp, #28]
 8001de8:	4654      	mov	r4, sl
 8001dea:	2000      	movs	r0, #0
 8001dec:	f04f 0c0a 	mov.w	ip, #10
 8001df0:	4621      	mov	r1, r4
 8001df2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001df6:	3b30      	subs	r3, #48	@ 0x30
 8001df8:	2b09      	cmp	r3, #9
 8001dfa:	d94b      	bls.n	8001e94 <_svfiprintf_r+0x17c>
 8001dfc:	b1b0      	cbz	r0, 8001e2c <_svfiprintf_r+0x114>
 8001dfe:	9207      	str	r2, [sp, #28]
 8001e00:	e014      	b.n	8001e2c <_svfiprintf_r+0x114>
 8001e02:	eba0 0308 	sub.w	r3, r0, r8
 8001e06:	fa09 f303 	lsl.w	r3, r9, r3
 8001e0a:	4313      	orrs	r3, r2
 8001e0c:	9304      	str	r3, [sp, #16]
 8001e0e:	46a2      	mov	sl, r4
 8001e10:	e7d2      	b.n	8001db8 <_svfiprintf_r+0xa0>
 8001e12:	9b03      	ldr	r3, [sp, #12]
 8001e14:	1d19      	adds	r1, r3, #4
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	9103      	str	r1, [sp, #12]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	bfbb      	ittet	lt
 8001e1e:	425b      	neglt	r3, r3
 8001e20:	f042 0202 	orrlt.w	r2, r2, #2
 8001e24:	9307      	strge	r3, [sp, #28]
 8001e26:	9307      	strlt	r3, [sp, #28]
 8001e28:	bfb8      	it	lt
 8001e2a:	9204      	strlt	r2, [sp, #16]
 8001e2c:	7823      	ldrb	r3, [r4, #0]
 8001e2e:	2b2e      	cmp	r3, #46	@ 0x2e
 8001e30:	d10a      	bne.n	8001e48 <_svfiprintf_r+0x130>
 8001e32:	7863      	ldrb	r3, [r4, #1]
 8001e34:	2b2a      	cmp	r3, #42	@ 0x2a
 8001e36:	d132      	bne.n	8001e9e <_svfiprintf_r+0x186>
 8001e38:	9b03      	ldr	r3, [sp, #12]
 8001e3a:	1d1a      	adds	r2, r3, #4
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	9203      	str	r2, [sp, #12]
 8001e40:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8001e44:	3402      	adds	r4, #2
 8001e46:	9305      	str	r3, [sp, #20]
 8001e48:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8001f0c <_svfiprintf_r+0x1f4>
 8001e4c:	7821      	ldrb	r1, [r4, #0]
 8001e4e:	2203      	movs	r2, #3
 8001e50:	4650      	mov	r0, sl
 8001e52:	f7fe f9c5 	bl	80001e0 <memchr>
 8001e56:	b138      	cbz	r0, 8001e68 <_svfiprintf_r+0x150>
 8001e58:	9b04      	ldr	r3, [sp, #16]
 8001e5a:	eba0 000a 	sub.w	r0, r0, sl
 8001e5e:	2240      	movs	r2, #64	@ 0x40
 8001e60:	4082      	lsls	r2, r0
 8001e62:	4313      	orrs	r3, r2
 8001e64:	3401      	adds	r4, #1
 8001e66:	9304      	str	r3, [sp, #16]
 8001e68:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001e6c:	4824      	ldr	r0, [pc, #144]	@ (8001f00 <_svfiprintf_r+0x1e8>)
 8001e6e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8001e72:	2206      	movs	r2, #6
 8001e74:	f7fe f9b4 	bl	80001e0 <memchr>
 8001e78:	2800      	cmp	r0, #0
 8001e7a:	d036      	beq.n	8001eea <_svfiprintf_r+0x1d2>
 8001e7c:	4b21      	ldr	r3, [pc, #132]	@ (8001f04 <_svfiprintf_r+0x1ec>)
 8001e7e:	bb1b      	cbnz	r3, 8001ec8 <_svfiprintf_r+0x1b0>
 8001e80:	9b03      	ldr	r3, [sp, #12]
 8001e82:	3307      	adds	r3, #7
 8001e84:	f023 0307 	bic.w	r3, r3, #7
 8001e88:	3308      	adds	r3, #8
 8001e8a:	9303      	str	r3, [sp, #12]
 8001e8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001e8e:	4433      	add	r3, r6
 8001e90:	9309      	str	r3, [sp, #36]	@ 0x24
 8001e92:	e76a      	b.n	8001d6a <_svfiprintf_r+0x52>
 8001e94:	fb0c 3202 	mla	r2, ip, r2, r3
 8001e98:	460c      	mov	r4, r1
 8001e9a:	2001      	movs	r0, #1
 8001e9c:	e7a8      	b.n	8001df0 <_svfiprintf_r+0xd8>
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	3401      	adds	r4, #1
 8001ea2:	9305      	str	r3, [sp, #20]
 8001ea4:	4619      	mov	r1, r3
 8001ea6:	f04f 0c0a 	mov.w	ip, #10
 8001eaa:	4620      	mov	r0, r4
 8001eac:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001eb0:	3a30      	subs	r2, #48	@ 0x30
 8001eb2:	2a09      	cmp	r2, #9
 8001eb4:	d903      	bls.n	8001ebe <_svfiprintf_r+0x1a6>
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d0c6      	beq.n	8001e48 <_svfiprintf_r+0x130>
 8001eba:	9105      	str	r1, [sp, #20]
 8001ebc:	e7c4      	b.n	8001e48 <_svfiprintf_r+0x130>
 8001ebe:	fb0c 2101 	mla	r1, ip, r1, r2
 8001ec2:	4604      	mov	r4, r0
 8001ec4:	2301      	movs	r3, #1
 8001ec6:	e7f0      	b.n	8001eaa <_svfiprintf_r+0x192>
 8001ec8:	ab03      	add	r3, sp, #12
 8001eca:	9300      	str	r3, [sp, #0]
 8001ecc:	462a      	mov	r2, r5
 8001ece:	4b0e      	ldr	r3, [pc, #56]	@ (8001f08 <_svfiprintf_r+0x1f0>)
 8001ed0:	a904      	add	r1, sp, #16
 8001ed2:	4638      	mov	r0, r7
 8001ed4:	f3af 8000 	nop.w
 8001ed8:	1c42      	adds	r2, r0, #1
 8001eda:	4606      	mov	r6, r0
 8001edc:	d1d6      	bne.n	8001e8c <_svfiprintf_r+0x174>
 8001ede:	89ab      	ldrh	r3, [r5, #12]
 8001ee0:	065b      	lsls	r3, r3, #25
 8001ee2:	f53f af2d 	bmi.w	8001d40 <_svfiprintf_r+0x28>
 8001ee6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8001ee8:	e72c      	b.n	8001d44 <_svfiprintf_r+0x2c>
 8001eea:	ab03      	add	r3, sp, #12
 8001eec:	9300      	str	r3, [sp, #0]
 8001eee:	462a      	mov	r2, r5
 8001ef0:	4b05      	ldr	r3, [pc, #20]	@ (8001f08 <_svfiprintf_r+0x1f0>)
 8001ef2:	a904      	add	r1, sp, #16
 8001ef4:	4638      	mov	r0, r7
 8001ef6:	f000 f9bb 	bl	8002270 <_printf_i>
 8001efa:	e7ed      	b.n	8001ed8 <_svfiprintf_r+0x1c0>
 8001efc:	0800295c 	.word	0x0800295c
 8001f00:	08002966 	.word	0x08002966
 8001f04:	00000000 	.word	0x00000000
 8001f08:	08001c61 	.word	0x08001c61
 8001f0c:	08002962 	.word	0x08002962

08001f10 <__sfputc_r>:
 8001f10:	6893      	ldr	r3, [r2, #8]
 8001f12:	3b01      	subs	r3, #1
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	b410      	push	{r4}
 8001f18:	6093      	str	r3, [r2, #8]
 8001f1a:	da08      	bge.n	8001f2e <__sfputc_r+0x1e>
 8001f1c:	6994      	ldr	r4, [r2, #24]
 8001f1e:	42a3      	cmp	r3, r4
 8001f20:	db01      	blt.n	8001f26 <__sfputc_r+0x16>
 8001f22:	290a      	cmp	r1, #10
 8001f24:	d103      	bne.n	8001f2e <__sfputc_r+0x1e>
 8001f26:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001f2a:	f000 bb6b 	b.w	8002604 <__swbuf_r>
 8001f2e:	6813      	ldr	r3, [r2, #0]
 8001f30:	1c58      	adds	r0, r3, #1
 8001f32:	6010      	str	r0, [r2, #0]
 8001f34:	7019      	strb	r1, [r3, #0]
 8001f36:	4608      	mov	r0, r1
 8001f38:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001f3c:	4770      	bx	lr

08001f3e <__sfputs_r>:
 8001f3e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f40:	4606      	mov	r6, r0
 8001f42:	460f      	mov	r7, r1
 8001f44:	4614      	mov	r4, r2
 8001f46:	18d5      	adds	r5, r2, r3
 8001f48:	42ac      	cmp	r4, r5
 8001f4a:	d101      	bne.n	8001f50 <__sfputs_r+0x12>
 8001f4c:	2000      	movs	r0, #0
 8001f4e:	e007      	b.n	8001f60 <__sfputs_r+0x22>
 8001f50:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001f54:	463a      	mov	r2, r7
 8001f56:	4630      	mov	r0, r6
 8001f58:	f7ff ffda 	bl	8001f10 <__sfputc_r>
 8001f5c:	1c43      	adds	r3, r0, #1
 8001f5e:	d1f3      	bne.n	8001f48 <__sfputs_r+0xa>
 8001f60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08001f64 <_vfiprintf_r>:
 8001f64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001f68:	460d      	mov	r5, r1
 8001f6a:	b09d      	sub	sp, #116	@ 0x74
 8001f6c:	4614      	mov	r4, r2
 8001f6e:	4698      	mov	r8, r3
 8001f70:	4606      	mov	r6, r0
 8001f72:	b118      	cbz	r0, 8001f7c <_vfiprintf_r+0x18>
 8001f74:	6a03      	ldr	r3, [r0, #32]
 8001f76:	b90b      	cbnz	r3, 8001f7c <_vfiprintf_r+0x18>
 8001f78:	f7ff fc50 	bl	800181c <__sinit>
 8001f7c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001f7e:	07d9      	lsls	r1, r3, #31
 8001f80:	d405      	bmi.n	8001f8e <_vfiprintf_r+0x2a>
 8001f82:	89ab      	ldrh	r3, [r5, #12]
 8001f84:	059a      	lsls	r2, r3, #22
 8001f86:	d402      	bmi.n	8001f8e <_vfiprintf_r+0x2a>
 8001f88:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8001f8a:	f7ff fd6e 	bl	8001a6a <__retarget_lock_acquire_recursive>
 8001f8e:	89ab      	ldrh	r3, [r5, #12]
 8001f90:	071b      	lsls	r3, r3, #28
 8001f92:	d501      	bpl.n	8001f98 <_vfiprintf_r+0x34>
 8001f94:	692b      	ldr	r3, [r5, #16]
 8001f96:	b99b      	cbnz	r3, 8001fc0 <_vfiprintf_r+0x5c>
 8001f98:	4629      	mov	r1, r5
 8001f9a:	4630      	mov	r0, r6
 8001f9c:	f000 fb70 	bl	8002680 <__swsetup_r>
 8001fa0:	b170      	cbz	r0, 8001fc0 <_vfiprintf_r+0x5c>
 8001fa2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001fa4:	07dc      	lsls	r4, r3, #31
 8001fa6:	d504      	bpl.n	8001fb2 <_vfiprintf_r+0x4e>
 8001fa8:	f04f 30ff 	mov.w	r0, #4294967295
 8001fac:	b01d      	add	sp, #116	@ 0x74
 8001fae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001fb2:	89ab      	ldrh	r3, [r5, #12]
 8001fb4:	0598      	lsls	r0, r3, #22
 8001fb6:	d4f7      	bmi.n	8001fa8 <_vfiprintf_r+0x44>
 8001fb8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8001fba:	f7ff fd57 	bl	8001a6c <__retarget_lock_release_recursive>
 8001fbe:	e7f3      	b.n	8001fa8 <_vfiprintf_r+0x44>
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	9309      	str	r3, [sp, #36]	@ 0x24
 8001fc4:	2320      	movs	r3, #32
 8001fc6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8001fca:	f8cd 800c 	str.w	r8, [sp, #12]
 8001fce:	2330      	movs	r3, #48	@ 0x30
 8001fd0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8002180 <_vfiprintf_r+0x21c>
 8001fd4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8001fd8:	f04f 0901 	mov.w	r9, #1
 8001fdc:	4623      	mov	r3, r4
 8001fde:	469a      	mov	sl, r3
 8001fe0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001fe4:	b10a      	cbz	r2, 8001fea <_vfiprintf_r+0x86>
 8001fe6:	2a25      	cmp	r2, #37	@ 0x25
 8001fe8:	d1f9      	bne.n	8001fde <_vfiprintf_r+0x7a>
 8001fea:	ebba 0b04 	subs.w	fp, sl, r4
 8001fee:	d00b      	beq.n	8002008 <_vfiprintf_r+0xa4>
 8001ff0:	465b      	mov	r3, fp
 8001ff2:	4622      	mov	r2, r4
 8001ff4:	4629      	mov	r1, r5
 8001ff6:	4630      	mov	r0, r6
 8001ff8:	f7ff ffa1 	bl	8001f3e <__sfputs_r>
 8001ffc:	3001      	adds	r0, #1
 8001ffe:	f000 80a7 	beq.w	8002150 <_vfiprintf_r+0x1ec>
 8002002:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002004:	445a      	add	r2, fp
 8002006:	9209      	str	r2, [sp, #36]	@ 0x24
 8002008:	f89a 3000 	ldrb.w	r3, [sl]
 800200c:	2b00      	cmp	r3, #0
 800200e:	f000 809f 	beq.w	8002150 <_vfiprintf_r+0x1ec>
 8002012:	2300      	movs	r3, #0
 8002014:	f04f 32ff 	mov.w	r2, #4294967295
 8002018:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800201c:	f10a 0a01 	add.w	sl, sl, #1
 8002020:	9304      	str	r3, [sp, #16]
 8002022:	9307      	str	r3, [sp, #28]
 8002024:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002028:	931a      	str	r3, [sp, #104]	@ 0x68
 800202a:	4654      	mov	r4, sl
 800202c:	2205      	movs	r2, #5
 800202e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002032:	4853      	ldr	r0, [pc, #332]	@ (8002180 <_vfiprintf_r+0x21c>)
 8002034:	f7fe f8d4 	bl	80001e0 <memchr>
 8002038:	9a04      	ldr	r2, [sp, #16]
 800203a:	b9d8      	cbnz	r0, 8002074 <_vfiprintf_r+0x110>
 800203c:	06d1      	lsls	r1, r2, #27
 800203e:	bf44      	itt	mi
 8002040:	2320      	movmi	r3, #32
 8002042:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002046:	0713      	lsls	r3, r2, #28
 8002048:	bf44      	itt	mi
 800204a:	232b      	movmi	r3, #43	@ 0x2b
 800204c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002050:	f89a 3000 	ldrb.w	r3, [sl]
 8002054:	2b2a      	cmp	r3, #42	@ 0x2a
 8002056:	d015      	beq.n	8002084 <_vfiprintf_r+0x120>
 8002058:	9a07      	ldr	r2, [sp, #28]
 800205a:	4654      	mov	r4, sl
 800205c:	2000      	movs	r0, #0
 800205e:	f04f 0c0a 	mov.w	ip, #10
 8002062:	4621      	mov	r1, r4
 8002064:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002068:	3b30      	subs	r3, #48	@ 0x30
 800206a:	2b09      	cmp	r3, #9
 800206c:	d94b      	bls.n	8002106 <_vfiprintf_r+0x1a2>
 800206e:	b1b0      	cbz	r0, 800209e <_vfiprintf_r+0x13a>
 8002070:	9207      	str	r2, [sp, #28]
 8002072:	e014      	b.n	800209e <_vfiprintf_r+0x13a>
 8002074:	eba0 0308 	sub.w	r3, r0, r8
 8002078:	fa09 f303 	lsl.w	r3, r9, r3
 800207c:	4313      	orrs	r3, r2
 800207e:	9304      	str	r3, [sp, #16]
 8002080:	46a2      	mov	sl, r4
 8002082:	e7d2      	b.n	800202a <_vfiprintf_r+0xc6>
 8002084:	9b03      	ldr	r3, [sp, #12]
 8002086:	1d19      	adds	r1, r3, #4
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	9103      	str	r1, [sp, #12]
 800208c:	2b00      	cmp	r3, #0
 800208e:	bfbb      	ittet	lt
 8002090:	425b      	neglt	r3, r3
 8002092:	f042 0202 	orrlt.w	r2, r2, #2
 8002096:	9307      	strge	r3, [sp, #28]
 8002098:	9307      	strlt	r3, [sp, #28]
 800209a:	bfb8      	it	lt
 800209c:	9204      	strlt	r2, [sp, #16]
 800209e:	7823      	ldrb	r3, [r4, #0]
 80020a0:	2b2e      	cmp	r3, #46	@ 0x2e
 80020a2:	d10a      	bne.n	80020ba <_vfiprintf_r+0x156>
 80020a4:	7863      	ldrb	r3, [r4, #1]
 80020a6:	2b2a      	cmp	r3, #42	@ 0x2a
 80020a8:	d132      	bne.n	8002110 <_vfiprintf_r+0x1ac>
 80020aa:	9b03      	ldr	r3, [sp, #12]
 80020ac:	1d1a      	adds	r2, r3, #4
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	9203      	str	r2, [sp, #12]
 80020b2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80020b6:	3402      	adds	r4, #2
 80020b8:	9305      	str	r3, [sp, #20]
 80020ba:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8002190 <_vfiprintf_r+0x22c>
 80020be:	7821      	ldrb	r1, [r4, #0]
 80020c0:	2203      	movs	r2, #3
 80020c2:	4650      	mov	r0, sl
 80020c4:	f7fe f88c 	bl	80001e0 <memchr>
 80020c8:	b138      	cbz	r0, 80020da <_vfiprintf_r+0x176>
 80020ca:	9b04      	ldr	r3, [sp, #16]
 80020cc:	eba0 000a 	sub.w	r0, r0, sl
 80020d0:	2240      	movs	r2, #64	@ 0x40
 80020d2:	4082      	lsls	r2, r0
 80020d4:	4313      	orrs	r3, r2
 80020d6:	3401      	adds	r4, #1
 80020d8:	9304      	str	r3, [sp, #16]
 80020da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80020de:	4829      	ldr	r0, [pc, #164]	@ (8002184 <_vfiprintf_r+0x220>)
 80020e0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80020e4:	2206      	movs	r2, #6
 80020e6:	f7fe f87b 	bl	80001e0 <memchr>
 80020ea:	2800      	cmp	r0, #0
 80020ec:	d03f      	beq.n	800216e <_vfiprintf_r+0x20a>
 80020ee:	4b26      	ldr	r3, [pc, #152]	@ (8002188 <_vfiprintf_r+0x224>)
 80020f0:	bb1b      	cbnz	r3, 800213a <_vfiprintf_r+0x1d6>
 80020f2:	9b03      	ldr	r3, [sp, #12]
 80020f4:	3307      	adds	r3, #7
 80020f6:	f023 0307 	bic.w	r3, r3, #7
 80020fa:	3308      	adds	r3, #8
 80020fc:	9303      	str	r3, [sp, #12]
 80020fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002100:	443b      	add	r3, r7
 8002102:	9309      	str	r3, [sp, #36]	@ 0x24
 8002104:	e76a      	b.n	8001fdc <_vfiprintf_r+0x78>
 8002106:	fb0c 3202 	mla	r2, ip, r2, r3
 800210a:	460c      	mov	r4, r1
 800210c:	2001      	movs	r0, #1
 800210e:	e7a8      	b.n	8002062 <_vfiprintf_r+0xfe>
 8002110:	2300      	movs	r3, #0
 8002112:	3401      	adds	r4, #1
 8002114:	9305      	str	r3, [sp, #20]
 8002116:	4619      	mov	r1, r3
 8002118:	f04f 0c0a 	mov.w	ip, #10
 800211c:	4620      	mov	r0, r4
 800211e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002122:	3a30      	subs	r2, #48	@ 0x30
 8002124:	2a09      	cmp	r2, #9
 8002126:	d903      	bls.n	8002130 <_vfiprintf_r+0x1cc>
 8002128:	2b00      	cmp	r3, #0
 800212a:	d0c6      	beq.n	80020ba <_vfiprintf_r+0x156>
 800212c:	9105      	str	r1, [sp, #20]
 800212e:	e7c4      	b.n	80020ba <_vfiprintf_r+0x156>
 8002130:	fb0c 2101 	mla	r1, ip, r1, r2
 8002134:	4604      	mov	r4, r0
 8002136:	2301      	movs	r3, #1
 8002138:	e7f0      	b.n	800211c <_vfiprintf_r+0x1b8>
 800213a:	ab03      	add	r3, sp, #12
 800213c:	9300      	str	r3, [sp, #0]
 800213e:	462a      	mov	r2, r5
 8002140:	4b12      	ldr	r3, [pc, #72]	@ (800218c <_vfiprintf_r+0x228>)
 8002142:	a904      	add	r1, sp, #16
 8002144:	4630      	mov	r0, r6
 8002146:	f3af 8000 	nop.w
 800214a:	4607      	mov	r7, r0
 800214c:	1c78      	adds	r0, r7, #1
 800214e:	d1d6      	bne.n	80020fe <_vfiprintf_r+0x19a>
 8002150:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002152:	07d9      	lsls	r1, r3, #31
 8002154:	d405      	bmi.n	8002162 <_vfiprintf_r+0x1fe>
 8002156:	89ab      	ldrh	r3, [r5, #12]
 8002158:	059a      	lsls	r2, r3, #22
 800215a:	d402      	bmi.n	8002162 <_vfiprintf_r+0x1fe>
 800215c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800215e:	f7ff fc85 	bl	8001a6c <__retarget_lock_release_recursive>
 8002162:	89ab      	ldrh	r3, [r5, #12]
 8002164:	065b      	lsls	r3, r3, #25
 8002166:	f53f af1f 	bmi.w	8001fa8 <_vfiprintf_r+0x44>
 800216a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800216c:	e71e      	b.n	8001fac <_vfiprintf_r+0x48>
 800216e:	ab03      	add	r3, sp, #12
 8002170:	9300      	str	r3, [sp, #0]
 8002172:	462a      	mov	r2, r5
 8002174:	4b05      	ldr	r3, [pc, #20]	@ (800218c <_vfiprintf_r+0x228>)
 8002176:	a904      	add	r1, sp, #16
 8002178:	4630      	mov	r0, r6
 800217a:	f000 f879 	bl	8002270 <_printf_i>
 800217e:	e7e4      	b.n	800214a <_vfiprintf_r+0x1e6>
 8002180:	0800295c 	.word	0x0800295c
 8002184:	08002966 	.word	0x08002966
 8002188:	00000000 	.word	0x00000000
 800218c:	08001f3f 	.word	0x08001f3f
 8002190:	08002962 	.word	0x08002962

08002194 <_printf_common>:
 8002194:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002198:	4616      	mov	r6, r2
 800219a:	4698      	mov	r8, r3
 800219c:	688a      	ldr	r2, [r1, #8]
 800219e:	690b      	ldr	r3, [r1, #16]
 80021a0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80021a4:	4293      	cmp	r3, r2
 80021a6:	bfb8      	it	lt
 80021a8:	4613      	movlt	r3, r2
 80021aa:	6033      	str	r3, [r6, #0]
 80021ac:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80021b0:	4607      	mov	r7, r0
 80021b2:	460c      	mov	r4, r1
 80021b4:	b10a      	cbz	r2, 80021ba <_printf_common+0x26>
 80021b6:	3301      	adds	r3, #1
 80021b8:	6033      	str	r3, [r6, #0]
 80021ba:	6823      	ldr	r3, [r4, #0]
 80021bc:	0699      	lsls	r1, r3, #26
 80021be:	bf42      	ittt	mi
 80021c0:	6833      	ldrmi	r3, [r6, #0]
 80021c2:	3302      	addmi	r3, #2
 80021c4:	6033      	strmi	r3, [r6, #0]
 80021c6:	6825      	ldr	r5, [r4, #0]
 80021c8:	f015 0506 	ands.w	r5, r5, #6
 80021cc:	d106      	bne.n	80021dc <_printf_common+0x48>
 80021ce:	f104 0a19 	add.w	sl, r4, #25
 80021d2:	68e3      	ldr	r3, [r4, #12]
 80021d4:	6832      	ldr	r2, [r6, #0]
 80021d6:	1a9b      	subs	r3, r3, r2
 80021d8:	42ab      	cmp	r3, r5
 80021da:	dc26      	bgt.n	800222a <_printf_common+0x96>
 80021dc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80021e0:	6822      	ldr	r2, [r4, #0]
 80021e2:	3b00      	subs	r3, #0
 80021e4:	bf18      	it	ne
 80021e6:	2301      	movne	r3, #1
 80021e8:	0692      	lsls	r2, r2, #26
 80021ea:	d42b      	bmi.n	8002244 <_printf_common+0xb0>
 80021ec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80021f0:	4641      	mov	r1, r8
 80021f2:	4638      	mov	r0, r7
 80021f4:	47c8      	blx	r9
 80021f6:	3001      	adds	r0, #1
 80021f8:	d01e      	beq.n	8002238 <_printf_common+0xa4>
 80021fa:	6823      	ldr	r3, [r4, #0]
 80021fc:	6922      	ldr	r2, [r4, #16]
 80021fe:	f003 0306 	and.w	r3, r3, #6
 8002202:	2b04      	cmp	r3, #4
 8002204:	bf02      	ittt	eq
 8002206:	68e5      	ldreq	r5, [r4, #12]
 8002208:	6833      	ldreq	r3, [r6, #0]
 800220a:	1aed      	subeq	r5, r5, r3
 800220c:	68a3      	ldr	r3, [r4, #8]
 800220e:	bf0c      	ite	eq
 8002210:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002214:	2500      	movne	r5, #0
 8002216:	4293      	cmp	r3, r2
 8002218:	bfc4      	itt	gt
 800221a:	1a9b      	subgt	r3, r3, r2
 800221c:	18ed      	addgt	r5, r5, r3
 800221e:	2600      	movs	r6, #0
 8002220:	341a      	adds	r4, #26
 8002222:	42b5      	cmp	r5, r6
 8002224:	d11a      	bne.n	800225c <_printf_common+0xc8>
 8002226:	2000      	movs	r0, #0
 8002228:	e008      	b.n	800223c <_printf_common+0xa8>
 800222a:	2301      	movs	r3, #1
 800222c:	4652      	mov	r2, sl
 800222e:	4641      	mov	r1, r8
 8002230:	4638      	mov	r0, r7
 8002232:	47c8      	blx	r9
 8002234:	3001      	adds	r0, #1
 8002236:	d103      	bne.n	8002240 <_printf_common+0xac>
 8002238:	f04f 30ff 	mov.w	r0, #4294967295
 800223c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002240:	3501      	adds	r5, #1
 8002242:	e7c6      	b.n	80021d2 <_printf_common+0x3e>
 8002244:	18e1      	adds	r1, r4, r3
 8002246:	1c5a      	adds	r2, r3, #1
 8002248:	2030      	movs	r0, #48	@ 0x30
 800224a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800224e:	4422      	add	r2, r4
 8002250:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002254:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002258:	3302      	adds	r3, #2
 800225a:	e7c7      	b.n	80021ec <_printf_common+0x58>
 800225c:	2301      	movs	r3, #1
 800225e:	4622      	mov	r2, r4
 8002260:	4641      	mov	r1, r8
 8002262:	4638      	mov	r0, r7
 8002264:	47c8      	blx	r9
 8002266:	3001      	adds	r0, #1
 8002268:	d0e6      	beq.n	8002238 <_printf_common+0xa4>
 800226a:	3601      	adds	r6, #1
 800226c:	e7d9      	b.n	8002222 <_printf_common+0x8e>
	...

08002270 <_printf_i>:
 8002270:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002274:	7e0f      	ldrb	r7, [r1, #24]
 8002276:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002278:	2f78      	cmp	r7, #120	@ 0x78
 800227a:	4691      	mov	r9, r2
 800227c:	4680      	mov	r8, r0
 800227e:	460c      	mov	r4, r1
 8002280:	469a      	mov	sl, r3
 8002282:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002286:	d807      	bhi.n	8002298 <_printf_i+0x28>
 8002288:	2f62      	cmp	r7, #98	@ 0x62
 800228a:	d80a      	bhi.n	80022a2 <_printf_i+0x32>
 800228c:	2f00      	cmp	r7, #0
 800228e:	f000 80d1 	beq.w	8002434 <_printf_i+0x1c4>
 8002292:	2f58      	cmp	r7, #88	@ 0x58
 8002294:	f000 80b8 	beq.w	8002408 <_printf_i+0x198>
 8002298:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800229c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80022a0:	e03a      	b.n	8002318 <_printf_i+0xa8>
 80022a2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80022a6:	2b15      	cmp	r3, #21
 80022a8:	d8f6      	bhi.n	8002298 <_printf_i+0x28>
 80022aa:	a101      	add	r1, pc, #4	@ (adr r1, 80022b0 <_printf_i+0x40>)
 80022ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80022b0:	08002309 	.word	0x08002309
 80022b4:	0800231d 	.word	0x0800231d
 80022b8:	08002299 	.word	0x08002299
 80022bc:	08002299 	.word	0x08002299
 80022c0:	08002299 	.word	0x08002299
 80022c4:	08002299 	.word	0x08002299
 80022c8:	0800231d 	.word	0x0800231d
 80022cc:	08002299 	.word	0x08002299
 80022d0:	08002299 	.word	0x08002299
 80022d4:	08002299 	.word	0x08002299
 80022d8:	08002299 	.word	0x08002299
 80022dc:	0800241b 	.word	0x0800241b
 80022e0:	08002347 	.word	0x08002347
 80022e4:	080023d5 	.word	0x080023d5
 80022e8:	08002299 	.word	0x08002299
 80022ec:	08002299 	.word	0x08002299
 80022f0:	0800243d 	.word	0x0800243d
 80022f4:	08002299 	.word	0x08002299
 80022f8:	08002347 	.word	0x08002347
 80022fc:	08002299 	.word	0x08002299
 8002300:	08002299 	.word	0x08002299
 8002304:	080023dd 	.word	0x080023dd
 8002308:	6833      	ldr	r3, [r6, #0]
 800230a:	1d1a      	adds	r2, r3, #4
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	6032      	str	r2, [r6, #0]
 8002310:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002314:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002318:	2301      	movs	r3, #1
 800231a:	e09c      	b.n	8002456 <_printf_i+0x1e6>
 800231c:	6833      	ldr	r3, [r6, #0]
 800231e:	6820      	ldr	r0, [r4, #0]
 8002320:	1d19      	adds	r1, r3, #4
 8002322:	6031      	str	r1, [r6, #0]
 8002324:	0606      	lsls	r6, r0, #24
 8002326:	d501      	bpl.n	800232c <_printf_i+0xbc>
 8002328:	681d      	ldr	r5, [r3, #0]
 800232a:	e003      	b.n	8002334 <_printf_i+0xc4>
 800232c:	0645      	lsls	r5, r0, #25
 800232e:	d5fb      	bpl.n	8002328 <_printf_i+0xb8>
 8002330:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002334:	2d00      	cmp	r5, #0
 8002336:	da03      	bge.n	8002340 <_printf_i+0xd0>
 8002338:	232d      	movs	r3, #45	@ 0x2d
 800233a:	426d      	negs	r5, r5
 800233c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002340:	4858      	ldr	r0, [pc, #352]	@ (80024a4 <_printf_i+0x234>)
 8002342:	230a      	movs	r3, #10
 8002344:	e011      	b.n	800236a <_printf_i+0xfa>
 8002346:	6821      	ldr	r1, [r4, #0]
 8002348:	6833      	ldr	r3, [r6, #0]
 800234a:	0608      	lsls	r0, r1, #24
 800234c:	f853 5b04 	ldr.w	r5, [r3], #4
 8002350:	d402      	bmi.n	8002358 <_printf_i+0xe8>
 8002352:	0649      	lsls	r1, r1, #25
 8002354:	bf48      	it	mi
 8002356:	b2ad      	uxthmi	r5, r5
 8002358:	2f6f      	cmp	r7, #111	@ 0x6f
 800235a:	4852      	ldr	r0, [pc, #328]	@ (80024a4 <_printf_i+0x234>)
 800235c:	6033      	str	r3, [r6, #0]
 800235e:	bf14      	ite	ne
 8002360:	230a      	movne	r3, #10
 8002362:	2308      	moveq	r3, #8
 8002364:	2100      	movs	r1, #0
 8002366:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800236a:	6866      	ldr	r6, [r4, #4]
 800236c:	60a6      	str	r6, [r4, #8]
 800236e:	2e00      	cmp	r6, #0
 8002370:	db05      	blt.n	800237e <_printf_i+0x10e>
 8002372:	6821      	ldr	r1, [r4, #0]
 8002374:	432e      	orrs	r6, r5
 8002376:	f021 0104 	bic.w	r1, r1, #4
 800237a:	6021      	str	r1, [r4, #0]
 800237c:	d04b      	beq.n	8002416 <_printf_i+0x1a6>
 800237e:	4616      	mov	r6, r2
 8002380:	fbb5 f1f3 	udiv	r1, r5, r3
 8002384:	fb03 5711 	mls	r7, r3, r1, r5
 8002388:	5dc7      	ldrb	r7, [r0, r7]
 800238a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800238e:	462f      	mov	r7, r5
 8002390:	42bb      	cmp	r3, r7
 8002392:	460d      	mov	r5, r1
 8002394:	d9f4      	bls.n	8002380 <_printf_i+0x110>
 8002396:	2b08      	cmp	r3, #8
 8002398:	d10b      	bne.n	80023b2 <_printf_i+0x142>
 800239a:	6823      	ldr	r3, [r4, #0]
 800239c:	07df      	lsls	r7, r3, #31
 800239e:	d508      	bpl.n	80023b2 <_printf_i+0x142>
 80023a0:	6923      	ldr	r3, [r4, #16]
 80023a2:	6861      	ldr	r1, [r4, #4]
 80023a4:	4299      	cmp	r1, r3
 80023a6:	bfde      	ittt	le
 80023a8:	2330      	movle	r3, #48	@ 0x30
 80023aa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80023ae:	f106 36ff 	addle.w	r6, r6, #4294967295
 80023b2:	1b92      	subs	r2, r2, r6
 80023b4:	6122      	str	r2, [r4, #16]
 80023b6:	f8cd a000 	str.w	sl, [sp]
 80023ba:	464b      	mov	r3, r9
 80023bc:	aa03      	add	r2, sp, #12
 80023be:	4621      	mov	r1, r4
 80023c0:	4640      	mov	r0, r8
 80023c2:	f7ff fee7 	bl	8002194 <_printf_common>
 80023c6:	3001      	adds	r0, #1
 80023c8:	d14a      	bne.n	8002460 <_printf_i+0x1f0>
 80023ca:	f04f 30ff 	mov.w	r0, #4294967295
 80023ce:	b004      	add	sp, #16
 80023d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80023d4:	6823      	ldr	r3, [r4, #0]
 80023d6:	f043 0320 	orr.w	r3, r3, #32
 80023da:	6023      	str	r3, [r4, #0]
 80023dc:	4832      	ldr	r0, [pc, #200]	@ (80024a8 <_printf_i+0x238>)
 80023de:	2778      	movs	r7, #120	@ 0x78
 80023e0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80023e4:	6823      	ldr	r3, [r4, #0]
 80023e6:	6831      	ldr	r1, [r6, #0]
 80023e8:	061f      	lsls	r7, r3, #24
 80023ea:	f851 5b04 	ldr.w	r5, [r1], #4
 80023ee:	d402      	bmi.n	80023f6 <_printf_i+0x186>
 80023f0:	065f      	lsls	r7, r3, #25
 80023f2:	bf48      	it	mi
 80023f4:	b2ad      	uxthmi	r5, r5
 80023f6:	6031      	str	r1, [r6, #0]
 80023f8:	07d9      	lsls	r1, r3, #31
 80023fa:	bf44      	itt	mi
 80023fc:	f043 0320 	orrmi.w	r3, r3, #32
 8002400:	6023      	strmi	r3, [r4, #0]
 8002402:	b11d      	cbz	r5, 800240c <_printf_i+0x19c>
 8002404:	2310      	movs	r3, #16
 8002406:	e7ad      	b.n	8002364 <_printf_i+0xf4>
 8002408:	4826      	ldr	r0, [pc, #152]	@ (80024a4 <_printf_i+0x234>)
 800240a:	e7e9      	b.n	80023e0 <_printf_i+0x170>
 800240c:	6823      	ldr	r3, [r4, #0]
 800240e:	f023 0320 	bic.w	r3, r3, #32
 8002412:	6023      	str	r3, [r4, #0]
 8002414:	e7f6      	b.n	8002404 <_printf_i+0x194>
 8002416:	4616      	mov	r6, r2
 8002418:	e7bd      	b.n	8002396 <_printf_i+0x126>
 800241a:	6833      	ldr	r3, [r6, #0]
 800241c:	6825      	ldr	r5, [r4, #0]
 800241e:	6961      	ldr	r1, [r4, #20]
 8002420:	1d18      	adds	r0, r3, #4
 8002422:	6030      	str	r0, [r6, #0]
 8002424:	062e      	lsls	r6, r5, #24
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	d501      	bpl.n	800242e <_printf_i+0x1be>
 800242a:	6019      	str	r1, [r3, #0]
 800242c:	e002      	b.n	8002434 <_printf_i+0x1c4>
 800242e:	0668      	lsls	r0, r5, #25
 8002430:	d5fb      	bpl.n	800242a <_printf_i+0x1ba>
 8002432:	8019      	strh	r1, [r3, #0]
 8002434:	2300      	movs	r3, #0
 8002436:	6123      	str	r3, [r4, #16]
 8002438:	4616      	mov	r6, r2
 800243a:	e7bc      	b.n	80023b6 <_printf_i+0x146>
 800243c:	6833      	ldr	r3, [r6, #0]
 800243e:	1d1a      	adds	r2, r3, #4
 8002440:	6032      	str	r2, [r6, #0]
 8002442:	681e      	ldr	r6, [r3, #0]
 8002444:	6862      	ldr	r2, [r4, #4]
 8002446:	2100      	movs	r1, #0
 8002448:	4630      	mov	r0, r6
 800244a:	f7fd fec9 	bl	80001e0 <memchr>
 800244e:	b108      	cbz	r0, 8002454 <_printf_i+0x1e4>
 8002450:	1b80      	subs	r0, r0, r6
 8002452:	6060      	str	r0, [r4, #4]
 8002454:	6863      	ldr	r3, [r4, #4]
 8002456:	6123      	str	r3, [r4, #16]
 8002458:	2300      	movs	r3, #0
 800245a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800245e:	e7aa      	b.n	80023b6 <_printf_i+0x146>
 8002460:	6923      	ldr	r3, [r4, #16]
 8002462:	4632      	mov	r2, r6
 8002464:	4649      	mov	r1, r9
 8002466:	4640      	mov	r0, r8
 8002468:	47d0      	blx	sl
 800246a:	3001      	adds	r0, #1
 800246c:	d0ad      	beq.n	80023ca <_printf_i+0x15a>
 800246e:	6823      	ldr	r3, [r4, #0]
 8002470:	079b      	lsls	r3, r3, #30
 8002472:	d413      	bmi.n	800249c <_printf_i+0x22c>
 8002474:	68e0      	ldr	r0, [r4, #12]
 8002476:	9b03      	ldr	r3, [sp, #12]
 8002478:	4298      	cmp	r0, r3
 800247a:	bfb8      	it	lt
 800247c:	4618      	movlt	r0, r3
 800247e:	e7a6      	b.n	80023ce <_printf_i+0x15e>
 8002480:	2301      	movs	r3, #1
 8002482:	4632      	mov	r2, r6
 8002484:	4649      	mov	r1, r9
 8002486:	4640      	mov	r0, r8
 8002488:	47d0      	blx	sl
 800248a:	3001      	adds	r0, #1
 800248c:	d09d      	beq.n	80023ca <_printf_i+0x15a>
 800248e:	3501      	adds	r5, #1
 8002490:	68e3      	ldr	r3, [r4, #12]
 8002492:	9903      	ldr	r1, [sp, #12]
 8002494:	1a5b      	subs	r3, r3, r1
 8002496:	42ab      	cmp	r3, r5
 8002498:	dcf2      	bgt.n	8002480 <_printf_i+0x210>
 800249a:	e7eb      	b.n	8002474 <_printf_i+0x204>
 800249c:	2500      	movs	r5, #0
 800249e:	f104 0619 	add.w	r6, r4, #25
 80024a2:	e7f5      	b.n	8002490 <_printf_i+0x220>
 80024a4:	0800296d 	.word	0x0800296d
 80024a8:	0800297e 	.word	0x0800297e

080024ac <__sflush_r>:
 80024ac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80024b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80024b4:	0716      	lsls	r6, r2, #28
 80024b6:	4605      	mov	r5, r0
 80024b8:	460c      	mov	r4, r1
 80024ba:	d454      	bmi.n	8002566 <__sflush_r+0xba>
 80024bc:	684b      	ldr	r3, [r1, #4]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	dc02      	bgt.n	80024c8 <__sflush_r+0x1c>
 80024c2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	dd48      	ble.n	800255a <__sflush_r+0xae>
 80024c8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80024ca:	2e00      	cmp	r6, #0
 80024cc:	d045      	beq.n	800255a <__sflush_r+0xae>
 80024ce:	2300      	movs	r3, #0
 80024d0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80024d4:	682f      	ldr	r7, [r5, #0]
 80024d6:	6a21      	ldr	r1, [r4, #32]
 80024d8:	602b      	str	r3, [r5, #0]
 80024da:	d030      	beq.n	800253e <__sflush_r+0x92>
 80024dc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80024de:	89a3      	ldrh	r3, [r4, #12]
 80024e0:	0759      	lsls	r1, r3, #29
 80024e2:	d505      	bpl.n	80024f0 <__sflush_r+0x44>
 80024e4:	6863      	ldr	r3, [r4, #4]
 80024e6:	1ad2      	subs	r2, r2, r3
 80024e8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80024ea:	b10b      	cbz	r3, 80024f0 <__sflush_r+0x44>
 80024ec:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80024ee:	1ad2      	subs	r2, r2, r3
 80024f0:	2300      	movs	r3, #0
 80024f2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80024f4:	6a21      	ldr	r1, [r4, #32]
 80024f6:	4628      	mov	r0, r5
 80024f8:	47b0      	blx	r6
 80024fa:	1c43      	adds	r3, r0, #1
 80024fc:	89a3      	ldrh	r3, [r4, #12]
 80024fe:	d106      	bne.n	800250e <__sflush_r+0x62>
 8002500:	6829      	ldr	r1, [r5, #0]
 8002502:	291d      	cmp	r1, #29
 8002504:	d82b      	bhi.n	800255e <__sflush_r+0xb2>
 8002506:	4a2a      	ldr	r2, [pc, #168]	@ (80025b0 <__sflush_r+0x104>)
 8002508:	40ca      	lsrs	r2, r1
 800250a:	07d6      	lsls	r6, r2, #31
 800250c:	d527      	bpl.n	800255e <__sflush_r+0xb2>
 800250e:	2200      	movs	r2, #0
 8002510:	6062      	str	r2, [r4, #4]
 8002512:	04d9      	lsls	r1, r3, #19
 8002514:	6922      	ldr	r2, [r4, #16]
 8002516:	6022      	str	r2, [r4, #0]
 8002518:	d504      	bpl.n	8002524 <__sflush_r+0x78>
 800251a:	1c42      	adds	r2, r0, #1
 800251c:	d101      	bne.n	8002522 <__sflush_r+0x76>
 800251e:	682b      	ldr	r3, [r5, #0]
 8002520:	b903      	cbnz	r3, 8002524 <__sflush_r+0x78>
 8002522:	6560      	str	r0, [r4, #84]	@ 0x54
 8002524:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002526:	602f      	str	r7, [r5, #0]
 8002528:	b1b9      	cbz	r1, 800255a <__sflush_r+0xae>
 800252a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800252e:	4299      	cmp	r1, r3
 8002530:	d002      	beq.n	8002538 <__sflush_r+0x8c>
 8002532:	4628      	mov	r0, r5
 8002534:	f7ff fa9c 	bl	8001a70 <_free_r>
 8002538:	2300      	movs	r3, #0
 800253a:	6363      	str	r3, [r4, #52]	@ 0x34
 800253c:	e00d      	b.n	800255a <__sflush_r+0xae>
 800253e:	2301      	movs	r3, #1
 8002540:	4628      	mov	r0, r5
 8002542:	47b0      	blx	r6
 8002544:	4602      	mov	r2, r0
 8002546:	1c50      	adds	r0, r2, #1
 8002548:	d1c9      	bne.n	80024de <__sflush_r+0x32>
 800254a:	682b      	ldr	r3, [r5, #0]
 800254c:	2b00      	cmp	r3, #0
 800254e:	d0c6      	beq.n	80024de <__sflush_r+0x32>
 8002550:	2b1d      	cmp	r3, #29
 8002552:	d001      	beq.n	8002558 <__sflush_r+0xac>
 8002554:	2b16      	cmp	r3, #22
 8002556:	d11e      	bne.n	8002596 <__sflush_r+0xea>
 8002558:	602f      	str	r7, [r5, #0]
 800255a:	2000      	movs	r0, #0
 800255c:	e022      	b.n	80025a4 <__sflush_r+0xf8>
 800255e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002562:	b21b      	sxth	r3, r3
 8002564:	e01b      	b.n	800259e <__sflush_r+0xf2>
 8002566:	690f      	ldr	r7, [r1, #16]
 8002568:	2f00      	cmp	r7, #0
 800256a:	d0f6      	beq.n	800255a <__sflush_r+0xae>
 800256c:	0793      	lsls	r3, r2, #30
 800256e:	680e      	ldr	r6, [r1, #0]
 8002570:	bf08      	it	eq
 8002572:	694b      	ldreq	r3, [r1, #20]
 8002574:	600f      	str	r7, [r1, #0]
 8002576:	bf18      	it	ne
 8002578:	2300      	movne	r3, #0
 800257a:	eba6 0807 	sub.w	r8, r6, r7
 800257e:	608b      	str	r3, [r1, #8]
 8002580:	f1b8 0f00 	cmp.w	r8, #0
 8002584:	dde9      	ble.n	800255a <__sflush_r+0xae>
 8002586:	6a21      	ldr	r1, [r4, #32]
 8002588:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800258a:	4643      	mov	r3, r8
 800258c:	463a      	mov	r2, r7
 800258e:	4628      	mov	r0, r5
 8002590:	47b0      	blx	r6
 8002592:	2800      	cmp	r0, #0
 8002594:	dc08      	bgt.n	80025a8 <__sflush_r+0xfc>
 8002596:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800259a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800259e:	81a3      	strh	r3, [r4, #12]
 80025a0:	f04f 30ff 	mov.w	r0, #4294967295
 80025a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80025a8:	4407      	add	r7, r0
 80025aa:	eba8 0800 	sub.w	r8, r8, r0
 80025ae:	e7e7      	b.n	8002580 <__sflush_r+0xd4>
 80025b0:	20400001 	.word	0x20400001

080025b4 <_fflush_r>:
 80025b4:	b538      	push	{r3, r4, r5, lr}
 80025b6:	690b      	ldr	r3, [r1, #16]
 80025b8:	4605      	mov	r5, r0
 80025ba:	460c      	mov	r4, r1
 80025bc:	b913      	cbnz	r3, 80025c4 <_fflush_r+0x10>
 80025be:	2500      	movs	r5, #0
 80025c0:	4628      	mov	r0, r5
 80025c2:	bd38      	pop	{r3, r4, r5, pc}
 80025c4:	b118      	cbz	r0, 80025ce <_fflush_r+0x1a>
 80025c6:	6a03      	ldr	r3, [r0, #32]
 80025c8:	b90b      	cbnz	r3, 80025ce <_fflush_r+0x1a>
 80025ca:	f7ff f927 	bl	800181c <__sinit>
 80025ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d0f3      	beq.n	80025be <_fflush_r+0xa>
 80025d6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80025d8:	07d0      	lsls	r0, r2, #31
 80025da:	d404      	bmi.n	80025e6 <_fflush_r+0x32>
 80025dc:	0599      	lsls	r1, r3, #22
 80025de:	d402      	bmi.n	80025e6 <_fflush_r+0x32>
 80025e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80025e2:	f7ff fa42 	bl	8001a6a <__retarget_lock_acquire_recursive>
 80025e6:	4628      	mov	r0, r5
 80025e8:	4621      	mov	r1, r4
 80025ea:	f7ff ff5f 	bl	80024ac <__sflush_r>
 80025ee:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80025f0:	07da      	lsls	r2, r3, #31
 80025f2:	4605      	mov	r5, r0
 80025f4:	d4e4      	bmi.n	80025c0 <_fflush_r+0xc>
 80025f6:	89a3      	ldrh	r3, [r4, #12]
 80025f8:	059b      	lsls	r3, r3, #22
 80025fa:	d4e1      	bmi.n	80025c0 <_fflush_r+0xc>
 80025fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80025fe:	f7ff fa35 	bl	8001a6c <__retarget_lock_release_recursive>
 8002602:	e7dd      	b.n	80025c0 <_fflush_r+0xc>

08002604 <__swbuf_r>:
 8002604:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002606:	460e      	mov	r6, r1
 8002608:	4614      	mov	r4, r2
 800260a:	4605      	mov	r5, r0
 800260c:	b118      	cbz	r0, 8002616 <__swbuf_r+0x12>
 800260e:	6a03      	ldr	r3, [r0, #32]
 8002610:	b90b      	cbnz	r3, 8002616 <__swbuf_r+0x12>
 8002612:	f7ff f903 	bl	800181c <__sinit>
 8002616:	69a3      	ldr	r3, [r4, #24]
 8002618:	60a3      	str	r3, [r4, #8]
 800261a:	89a3      	ldrh	r3, [r4, #12]
 800261c:	071a      	lsls	r2, r3, #28
 800261e:	d501      	bpl.n	8002624 <__swbuf_r+0x20>
 8002620:	6923      	ldr	r3, [r4, #16]
 8002622:	b943      	cbnz	r3, 8002636 <__swbuf_r+0x32>
 8002624:	4621      	mov	r1, r4
 8002626:	4628      	mov	r0, r5
 8002628:	f000 f82a 	bl	8002680 <__swsetup_r>
 800262c:	b118      	cbz	r0, 8002636 <__swbuf_r+0x32>
 800262e:	f04f 37ff 	mov.w	r7, #4294967295
 8002632:	4638      	mov	r0, r7
 8002634:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002636:	6823      	ldr	r3, [r4, #0]
 8002638:	6922      	ldr	r2, [r4, #16]
 800263a:	1a98      	subs	r0, r3, r2
 800263c:	6963      	ldr	r3, [r4, #20]
 800263e:	b2f6      	uxtb	r6, r6
 8002640:	4283      	cmp	r3, r0
 8002642:	4637      	mov	r7, r6
 8002644:	dc05      	bgt.n	8002652 <__swbuf_r+0x4e>
 8002646:	4621      	mov	r1, r4
 8002648:	4628      	mov	r0, r5
 800264a:	f7ff ffb3 	bl	80025b4 <_fflush_r>
 800264e:	2800      	cmp	r0, #0
 8002650:	d1ed      	bne.n	800262e <__swbuf_r+0x2a>
 8002652:	68a3      	ldr	r3, [r4, #8]
 8002654:	3b01      	subs	r3, #1
 8002656:	60a3      	str	r3, [r4, #8]
 8002658:	6823      	ldr	r3, [r4, #0]
 800265a:	1c5a      	adds	r2, r3, #1
 800265c:	6022      	str	r2, [r4, #0]
 800265e:	701e      	strb	r6, [r3, #0]
 8002660:	6962      	ldr	r2, [r4, #20]
 8002662:	1c43      	adds	r3, r0, #1
 8002664:	429a      	cmp	r2, r3
 8002666:	d004      	beq.n	8002672 <__swbuf_r+0x6e>
 8002668:	89a3      	ldrh	r3, [r4, #12]
 800266a:	07db      	lsls	r3, r3, #31
 800266c:	d5e1      	bpl.n	8002632 <__swbuf_r+0x2e>
 800266e:	2e0a      	cmp	r6, #10
 8002670:	d1df      	bne.n	8002632 <__swbuf_r+0x2e>
 8002672:	4621      	mov	r1, r4
 8002674:	4628      	mov	r0, r5
 8002676:	f7ff ff9d 	bl	80025b4 <_fflush_r>
 800267a:	2800      	cmp	r0, #0
 800267c:	d0d9      	beq.n	8002632 <__swbuf_r+0x2e>
 800267e:	e7d6      	b.n	800262e <__swbuf_r+0x2a>

08002680 <__swsetup_r>:
 8002680:	b538      	push	{r3, r4, r5, lr}
 8002682:	4b29      	ldr	r3, [pc, #164]	@ (8002728 <__swsetup_r+0xa8>)
 8002684:	4605      	mov	r5, r0
 8002686:	6818      	ldr	r0, [r3, #0]
 8002688:	460c      	mov	r4, r1
 800268a:	b118      	cbz	r0, 8002694 <__swsetup_r+0x14>
 800268c:	6a03      	ldr	r3, [r0, #32]
 800268e:	b90b      	cbnz	r3, 8002694 <__swsetup_r+0x14>
 8002690:	f7ff f8c4 	bl	800181c <__sinit>
 8002694:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002698:	0719      	lsls	r1, r3, #28
 800269a:	d422      	bmi.n	80026e2 <__swsetup_r+0x62>
 800269c:	06da      	lsls	r2, r3, #27
 800269e:	d407      	bmi.n	80026b0 <__swsetup_r+0x30>
 80026a0:	2209      	movs	r2, #9
 80026a2:	602a      	str	r2, [r5, #0]
 80026a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80026a8:	81a3      	strh	r3, [r4, #12]
 80026aa:	f04f 30ff 	mov.w	r0, #4294967295
 80026ae:	e033      	b.n	8002718 <__swsetup_r+0x98>
 80026b0:	0758      	lsls	r0, r3, #29
 80026b2:	d512      	bpl.n	80026da <__swsetup_r+0x5a>
 80026b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80026b6:	b141      	cbz	r1, 80026ca <__swsetup_r+0x4a>
 80026b8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80026bc:	4299      	cmp	r1, r3
 80026be:	d002      	beq.n	80026c6 <__swsetup_r+0x46>
 80026c0:	4628      	mov	r0, r5
 80026c2:	f7ff f9d5 	bl	8001a70 <_free_r>
 80026c6:	2300      	movs	r3, #0
 80026c8:	6363      	str	r3, [r4, #52]	@ 0x34
 80026ca:	89a3      	ldrh	r3, [r4, #12]
 80026cc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80026d0:	81a3      	strh	r3, [r4, #12]
 80026d2:	2300      	movs	r3, #0
 80026d4:	6063      	str	r3, [r4, #4]
 80026d6:	6923      	ldr	r3, [r4, #16]
 80026d8:	6023      	str	r3, [r4, #0]
 80026da:	89a3      	ldrh	r3, [r4, #12]
 80026dc:	f043 0308 	orr.w	r3, r3, #8
 80026e0:	81a3      	strh	r3, [r4, #12]
 80026e2:	6923      	ldr	r3, [r4, #16]
 80026e4:	b94b      	cbnz	r3, 80026fa <__swsetup_r+0x7a>
 80026e6:	89a3      	ldrh	r3, [r4, #12]
 80026e8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80026ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80026f0:	d003      	beq.n	80026fa <__swsetup_r+0x7a>
 80026f2:	4621      	mov	r1, r4
 80026f4:	4628      	mov	r0, r5
 80026f6:	f000 f8a5 	bl	8002844 <__smakebuf_r>
 80026fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80026fe:	f013 0201 	ands.w	r2, r3, #1
 8002702:	d00a      	beq.n	800271a <__swsetup_r+0x9a>
 8002704:	2200      	movs	r2, #0
 8002706:	60a2      	str	r2, [r4, #8]
 8002708:	6962      	ldr	r2, [r4, #20]
 800270a:	4252      	negs	r2, r2
 800270c:	61a2      	str	r2, [r4, #24]
 800270e:	6922      	ldr	r2, [r4, #16]
 8002710:	b942      	cbnz	r2, 8002724 <__swsetup_r+0xa4>
 8002712:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8002716:	d1c5      	bne.n	80026a4 <__swsetup_r+0x24>
 8002718:	bd38      	pop	{r3, r4, r5, pc}
 800271a:	0799      	lsls	r1, r3, #30
 800271c:	bf58      	it	pl
 800271e:	6962      	ldrpl	r2, [r4, #20]
 8002720:	60a2      	str	r2, [r4, #8]
 8002722:	e7f4      	b.n	800270e <__swsetup_r+0x8e>
 8002724:	2000      	movs	r0, #0
 8002726:	e7f7      	b.n	8002718 <__swsetup_r+0x98>
 8002728:	20000018 	.word	0x20000018

0800272c <memmove>:
 800272c:	4288      	cmp	r0, r1
 800272e:	b510      	push	{r4, lr}
 8002730:	eb01 0402 	add.w	r4, r1, r2
 8002734:	d902      	bls.n	800273c <memmove+0x10>
 8002736:	4284      	cmp	r4, r0
 8002738:	4623      	mov	r3, r4
 800273a:	d807      	bhi.n	800274c <memmove+0x20>
 800273c:	1e43      	subs	r3, r0, #1
 800273e:	42a1      	cmp	r1, r4
 8002740:	d008      	beq.n	8002754 <memmove+0x28>
 8002742:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002746:	f803 2f01 	strb.w	r2, [r3, #1]!
 800274a:	e7f8      	b.n	800273e <memmove+0x12>
 800274c:	4402      	add	r2, r0
 800274e:	4601      	mov	r1, r0
 8002750:	428a      	cmp	r2, r1
 8002752:	d100      	bne.n	8002756 <memmove+0x2a>
 8002754:	bd10      	pop	{r4, pc}
 8002756:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800275a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800275e:	e7f7      	b.n	8002750 <memmove+0x24>

08002760 <_sbrk_r>:
 8002760:	b538      	push	{r3, r4, r5, lr}
 8002762:	4d06      	ldr	r5, [pc, #24]	@ (800277c <_sbrk_r+0x1c>)
 8002764:	2300      	movs	r3, #0
 8002766:	4604      	mov	r4, r0
 8002768:	4608      	mov	r0, r1
 800276a:	602b      	str	r3, [r5, #0]
 800276c:	f7fe ff6a 	bl	8001644 <_sbrk>
 8002770:	1c43      	adds	r3, r0, #1
 8002772:	d102      	bne.n	800277a <_sbrk_r+0x1a>
 8002774:	682b      	ldr	r3, [r5, #0]
 8002776:	b103      	cbz	r3, 800277a <_sbrk_r+0x1a>
 8002778:	6023      	str	r3, [r4, #0]
 800277a:	bd38      	pop	{r3, r4, r5, pc}
 800277c:	20000208 	.word	0x20000208

08002780 <memcpy>:
 8002780:	440a      	add	r2, r1
 8002782:	4291      	cmp	r1, r2
 8002784:	f100 33ff 	add.w	r3, r0, #4294967295
 8002788:	d100      	bne.n	800278c <memcpy+0xc>
 800278a:	4770      	bx	lr
 800278c:	b510      	push	{r4, lr}
 800278e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002792:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002796:	4291      	cmp	r1, r2
 8002798:	d1f9      	bne.n	800278e <memcpy+0xe>
 800279a:	bd10      	pop	{r4, pc}

0800279c <_realloc_r>:
 800279c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80027a0:	4607      	mov	r7, r0
 80027a2:	4614      	mov	r4, r2
 80027a4:	460d      	mov	r5, r1
 80027a6:	b921      	cbnz	r1, 80027b2 <_realloc_r+0x16>
 80027a8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80027ac:	4611      	mov	r1, r2
 80027ae:	f7ff b9cb 	b.w	8001b48 <_malloc_r>
 80027b2:	b92a      	cbnz	r2, 80027c0 <_realloc_r+0x24>
 80027b4:	f7ff f95c 	bl	8001a70 <_free_r>
 80027b8:	4625      	mov	r5, r4
 80027ba:	4628      	mov	r0, r5
 80027bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80027c0:	f000 f89e 	bl	8002900 <_malloc_usable_size_r>
 80027c4:	4284      	cmp	r4, r0
 80027c6:	4606      	mov	r6, r0
 80027c8:	d802      	bhi.n	80027d0 <_realloc_r+0x34>
 80027ca:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80027ce:	d8f4      	bhi.n	80027ba <_realloc_r+0x1e>
 80027d0:	4621      	mov	r1, r4
 80027d2:	4638      	mov	r0, r7
 80027d4:	f7ff f9b8 	bl	8001b48 <_malloc_r>
 80027d8:	4680      	mov	r8, r0
 80027da:	b908      	cbnz	r0, 80027e0 <_realloc_r+0x44>
 80027dc:	4645      	mov	r5, r8
 80027de:	e7ec      	b.n	80027ba <_realloc_r+0x1e>
 80027e0:	42b4      	cmp	r4, r6
 80027e2:	4622      	mov	r2, r4
 80027e4:	4629      	mov	r1, r5
 80027e6:	bf28      	it	cs
 80027e8:	4632      	movcs	r2, r6
 80027ea:	f7ff ffc9 	bl	8002780 <memcpy>
 80027ee:	4629      	mov	r1, r5
 80027f0:	4638      	mov	r0, r7
 80027f2:	f7ff f93d 	bl	8001a70 <_free_r>
 80027f6:	e7f1      	b.n	80027dc <_realloc_r+0x40>

080027f8 <__swhatbuf_r>:
 80027f8:	b570      	push	{r4, r5, r6, lr}
 80027fa:	460c      	mov	r4, r1
 80027fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002800:	2900      	cmp	r1, #0
 8002802:	b096      	sub	sp, #88	@ 0x58
 8002804:	4615      	mov	r5, r2
 8002806:	461e      	mov	r6, r3
 8002808:	da0d      	bge.n	8002826 <__swhatbuf_r+0x2e>
 800280a:	89a3      	ldrh	r3, [r4, #12]
 800280c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8002810:	f04f 0100 	mov.w	r1, #0
 8002814:	bf14      	ite	ne
 8002816:	2340      	movne	r3, #64	@ 0x40
 8002818:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800281c:	2000      	movs	r0, #0
 800281e:	6031      	str	r1, [r6, #0]
 8002820:	602b      	str	r3, [r5, #0]
 8002822:	b016      	add	sp, #88	@ 0x58
 8002824:	bd70      	pop	{r4, r5, r6, pc}
 8002826:	466a      	mov	r2, sp
 8002828:	f000 f848 	bl	80028bc <_fstat_r>
 800282c:	2800      	cmp	r0, #0
 800282e:	dbec      	blt.n	800280a <__swhatbuf_r+0x12>
 8002830:	9901      	ldr	r1, [sp, #4]
 8002832:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8002836:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800283a:	4259      	negs	r1, r3
 800283c:	4159      	adcs	r1, r3
 800283e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002842:	e7eb      	b.n	800281c <__swhatbuf_r+0x24>

08002844 <__smakebuf_r>:
 8002844:	898b      	ldrh	r3, [r1, #12]
 8002846:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002848:	079d      	lsls	r5, r3, #30
 800284a:	4606      	mov	r6, r0
 800284c:	460c      	mov	r4, r1
 800284e:	d507      	bpl.n	8002860 <__smakebuf_r+0x1c>
 8002850:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8002854:	6023      	str	r3, [r4, #0]
 8002856:	6123      	str	r3, [r4, #16]
 8002858:	2301      	movs	r3, #1
 800285a:	6163      	str	r3, [r4, #20]
 800285c:	b003      	add	sp, #12
 800285e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002860:	ab01      	add	r3, sp, #4
 8002862:	466a      	mov	r2, sp
 8002864:	f7ff ffc8 	bl	80027f8 <__swhatbuf_r>
 8002868:	9f00      	ldr	r7, [sp, #0]
 800286a:	4605      	mov	r5, r0
 800286c:	4639      	mov	r1, r7
 800286e:	4630      	mov	r0, r6
 8002870:	f7ff f96a 	bl	8001b48 <_malloc_r>
 8002874:	b948      	cbnz	r0, 800288a <__smakebuf_r+0x46>
 8002876:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800287a:	059a      	lsls	r2, r3, #22
 800287c:	d4ee      	bmi.n	800285c <__smakebuf_r+0x18>
 800287e:	f023 0303 	bic.w	r3, r3, #3
 8002882:	f043 0302 	orr.w	r3, r3, #2
 8002886:	81a3      	strh	r3, [r4, #12]
 8002888:	e7e2      	b.n	8002850 <__smakebuf_r+0xc>
 800288a:	89a3      	ldrh	r3, [r4, #12]
 800288c:	6020      	str	r0, [r4, #0]
 800288e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002892:	81a3      	strh	r3, [r4, #12]
 8002894:	9b01      	ldr	r3, [sp, #4]
 8002896:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800289a:	b15b      	cbz	r3, 80028b4 <__smakebuf_r+0x70>
 800289c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80028a0:	4630      	mov	r0, r6
 80028a2:	f000 f81d 	bl	80028e0 <_isatty_r>
 80028a6:	b128      	cbz	r0, 80028b4 <__smakebuf_r+0x70>
 80028a8:	89a3      	ldrh	r3, [r4, #12]
 80028aa:	f023 0303 	bic.w	r3, r3, #3
 80028ae:	f043 0301 	orr.w	r3, r3, #1
 80028b2:	81a3      	strh	r3, [r4, #12]
 80028b4:	89a3      	ldrh	r3, [r4, #12]
 80028b6:	431d      	orrs	r5, r3
 80028b8:	81a5      	strh	r5, [r4, #12]
 80028ba:	e7cf      	b.n	800285c <__smakebuf_r+0x18>

080028bc <_fstat_r>:
 80028bc:	b538      	push	{r3, r4, r5, lr}
 80028be:	4d07      	ldr	r5, [pc, #28]	@ (80028dc <_fstat_r+0x20>)
 80028c0:	2300      	movs	r3, #0
 80028c2:	4604      	mov	r4, r0
 80028c4:	4608      	mov	r0, r1
 80028c6:	4611      	mov	r1, r2
 80028c8:	602b      	str	r3, [r5, #0]
 80028ca:	f7fe fe93 	bl	80015f4 <_fstat>
 80028ce:	1c43      	adds	r3, r0, #1
 80028d0:	d102      	bne.n	80028d8 <_fstat_r+0x1c>
 80028d2:	682b      	ldr	r3, [r5, #0]
 80028d4:	b103      	cbz	r3, 80028d8 <_fstat_r+0x1c>
 80028d6:	6023      	str	r3, [r4, #0]
 80028d8:	bd38      	pop	{r3, r4, r5, pc}
 80028da:	bf00      	nop
 80028dc:	20000208 	.word	0x20000208

080028e0 <_isatty_r>:
 80028e0:	b538      	push	{r3, r4, r5, lr}
 80028e2:	4d06      	ldr	r5, [pc, #24]	@ (80028fc <_isatty_r+0x1c>)
 80028e4:	2300      	movs	r3, #0
 80028e6:	4604      	mov	r4, r0
 80028e8:	4608      	mov	r0, r1
 80028ea:	602b      	str	r3, [r5, #0]
 80028ec:	f7fe fe92 	bl	8001614 <_isatty>
 80028f0:	1c43      	adds	r3, r0, #1
 80028f2:	d102      	bne.n	80028fa <_isatty_r+0x1a>
 80028f4:	682b      	ldr	r3, [r5, #0]
 80028f6:	b103      	cbz	r3, 80028fa <_isatty_r+0x1a>
 80028f8:	6023      	str	r3, [r4, #0]
 80028fa:	bd38      	pop	{r3, r4, r5, pc}
 80028fc:	20000208 	.word	0x20000208

08002900 <_malloc_usable_size_r>:
 8002900:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002904:	1f18      	subs	r0, r3, #4
 8002906:	2b00      	cmp	r3, #0
 8002908:	bfbc      	itt	lt
 800290a:	580b      	ldrlt	r3, [r1, r0]
 800290c:	18c0      	addlt	r0, r0, r3
 800290e:	4770      	bx	lr

08002910 <_init>:
 8002910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002912:	bf00      	nop
 8002914:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002916:	bc08      	pop	{r3}
 8002918:	469e      	mov	lr, r3
 800291a:	4770      	bx	lr

0800291c <_fini>:
 800291c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800291e:	bf00      	nop
 8002920:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002922:	bc08      	pop	{r3}
 8002924:	469e      	mov	lr, r3
 8002926:	4770      	bx	lr
