
# Messages from "go new"

Creating project directory 'H:\FPGA_Project\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter\sobel_filter'. (PRJ-1)
Branching solution 'solution.v1' at state 'new' (PRJ-2)
Branching solution 'solution.v1' at state 'new' (PRJ-2)
Completed transformation 'compile' on solution 'mean_vga.v2': elapsed time 3.98 seconds, memory usage 156856kB, peak memory usage 288120kB (SOL-9)
Branching solution 'solution.v1' at state 'new' (PRJ-2)
Branching solution 'solution.v2' at state 'new' (PRJ-2)
Branching solution 'solution.v3' at state 'new' (PRJ-2)
Branching solution 'solution.v4' at state 'new' (PRJ-2)
Branching solution 'solution.v5' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v7' at state 'new' (PRJ-2)
Branching solution 'solution.v8' at state 'new' (PRJ-2)
Branching solution 'solution.v9' at state 'new' (PRJ-2)
Branching solution 'solution.v9' at state 'new' (PRJ-2)

# Messages from "go analyze"

Front End called with arguments: -- {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\shift_class_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c} (CIN-69)
Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
Source file analysis completed (CIN-68)
Starting transformation 'analyze' on solution 'solution.v9' (SOL-8)
Completed transformation 'analyze' on solution 'solution.v9': elapsed time 1.79 seconds, memory usage 266700kB, peak memory usage 348036kB (SOL-9)

# Messages from "go compile"

Starting transformation 'compile' on solution 'solution.v9' (SOL-8)
Generating synthesis internal form... (CIN-3)
Found top design routine 'mean_vga' specified by directive (CIN-52)
Synthesizing routine 'mean_vga' (CIN-13)
Inlining routine 'mean_vga' (CIN-14)
Inlining member function 'shift_class<ac_int<90, false>, 3>::shift_class' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator<<' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining routine 'abs' (CIN-14)
Inlining routine 'abs' (CIN-14)
Optimizing block '/mean_vga' ... (CIN-4)
Inout port 'vin' is only used as an input. (OPT-10)
Inout port 'vout' is only used as an output. (OPT-11)
Inout port 'counter' is only used as an output. (OPT-11)
Loop '/mean_vga/core/SHIFT' iterated at most 3 times. (LOOP-2)
Loop '/mean_vga/core/ACC1' iterated at most 3 times. (LOOP-2)
Loop '/mean_vga/core/MAC3' iterated at most 3 times. (LOOP-2)
Loop '/mean_vga/core/ACC2' iterated at most 3 times. (LOOP-2)
Design 'mean_vga' was read (SOL-1)
Optimizing partition '/mean_vga': (Total ops = 567, Real ops = 121, Vars = 136) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 567, Real ops = 121, Vars = 133) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 551, Real ops = 113, Vars = 135) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 551, Real ops = 113, Vars = 138) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 551, Real ops = 113, Vars = 138) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 551, Real ops = 113, Vars = 135) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 504, Real ops = 110, Vars = 117) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 486, Real ops = 108, Vars = 116) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 486, Real ops = 108, Vars = 116) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 486, Real ops = 108, Vars = 119) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 486, Real ops = 108, Vars = 119) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 468, Real ops = 108, Vars = 150) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 619, Real ops = 98, Vars = 27) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 619, Real ops = 98, Vars = 30) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 619, Real ops = 98, Vars = 27) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 619, Real ops = 98, Vars = 30) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 619, Real ops = 98, Vars = 27) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 619, Real ops = 98, Vars = 30) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 619, Real ops = 98, Vars = 30) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 619, Real ops = 98, Vars = 27) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 451, Real ops = 89, Vars = 34) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 358, Real ops = 74, Vars = 25) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 358, Real ops = 74, Vars = 28) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 354, Real ops = 74, Vars = 29) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 350, Real ops = 74, Vars = 25) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 350, Real ops = 74, Vars = 28) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 350, Real ops = 74, Vars = 25) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 350, Real ops = 74, Vars = 28) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 350, Real ops = 74, Vars = 28) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 350, Real ops = 74, Vars = 25) (SOL-10)
Completed transformation 'compile' on solution 'mean_vga.v17': elapsed time 7.78 seconds, memory usage 275108kB, peak memory usage 348036kB (SOL-9)
Instantiating global variable 'X_MASK' which may be accessed outside this scope (CIN-18)
Instantiating global variable 'Y_MASK' which may be accessed outside this scope (CIN-18)

# Messages from "go architect"

Starting transformation 'architect' on solution 'mean_vga.v17' (SOL-8)
Loop '/mean_vga/core/SHIFT' is being fully unrolled (3 times). (LOOP-7)
Loop '/mean_vga/core/ACC1' is being fully unrolled (3 times). (LOOP-7)
Loop '/mean_vga/core/MAC3' is being fully unrolled (3 times). (LOOP-7)
Loop '/mean_vga/core/ACC2' is being fully unrolled (3 times). (LOOP-7)
Loop '/mean_vga/core/main' is left rolled. (LOOP-4)
Optimizing partition '/mean_vga/core': (Total ops = 981, Real ops = 203, Vars = 25) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 868, Real ops = 166, Vars = 43) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 877, Real ops = 166, Vars = 42) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 865, Real ops = 165, Vars = 41) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 865, Real ops = 165, Vars = 41) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 949, Real ops = 191, Vars = 41) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 844, Real ops = 160, Vars = 35) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 844, Real ops = 160, Vars = 35) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 772, Real ops = 144, Vars = 35) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 748, Real ops = 144, Vars = 35) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 748, Real ops = 144, Vars = 41) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 748, Real ops = 144, Vars = 35) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 748, Real ops = 144, Vars = 41) (SOL-10)
I/O-Port inferred - resource 'vin:rsc' (from var: vin) mapped to 'mgc_ioport.mgc_in_wire' (size: 90). (MEM-2)
I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
I/O-Port inferred - resource 'counter:rsc' (from var: counter) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 16). (MEM-2)
Optimizing partition '/mean_vga': (Total ops = 750, Real ops = 144, Vars = 41) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 750, Real ops = 144, Vars = 35) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 751, Real ops = 144, Vars = 51) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 747, Real ops = 144, Vars = 49) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 748, Real ops = 192, Vars = 37) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 746, Real ops = 192, Vars = 38) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 746, Real ops = 192, Vars = 44) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 745, Real ops = 192, Vars = 43) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 745, Real ops = 192, Vars = 40) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 745, Real ops = 192, Vars = 46) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 745, Real ops = 192, Vars = 40) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 745, Real ops = 192, Vars = 46) (SOL-10)
Design 'mean_vga' contains '366' real operations. (SOL-11)
Optimizing partition '/mean_vga/core': (Total ops = 1048, Real ops = 199, Vars = 218) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 746, Real ops = 196, Vars = 41) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 746, Real ops = 196, Vars = 40) (SOL-10)
Completed transformation 'architect' on solution 'mean_vga.v17': elapsed time 24.12 seconds, memory usage 275496kB, peak memory usage 348036kB (SOL-9)

# Messages from "go allocate"

Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
Prescheduled LOOP 'main' (3 c-steps) (SCHD-7)
Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
Prescheduled SEQUENTIAL 'core' (total length 3 c-steps) (SCHD-8)
At least one feasible schedule exists. (CRAAS-9)
Resource allocation and scheduling done. (CRAAS-2)
Netlist written to file 'schedule.gnt' (NET-4)
Starting transformation 'allocate' on solution 'mean_vga.v17' (SOL-8)
Select qualified components for data operations ... (CRAAS-3)
Apply resource constraints on data operations ... (CRAAS-4)
Initial schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 4733.42, 0.00, 4733.42 (CRAAS-11)
Optimized LOOP 'main': Latency = 2, Area (Datapath, Register, Total) = 4664.13, 0.00, 4664.13 (CRAAS-10)
Final schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 4664.13, 0.00, 4664.13 (CRAAS-12)
Completed transformation 'allocate' on solution 'mean_vga.v17': elapsed time 13.29 seconds, memory usage 278184kB, peak memory usage 348036kB (SOL-9)

# Messages from "go schedule"

Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
Global signal 'vin:rsc.z' added to design 'mean_vga' for component 'vin:rsc:mgc_in_wire' (LIB-3)
Global signal 'vout:rsc.z' added to design 'mean_vga' for component 'vout:rsc:mgc_out_stdreg' (LIB-3)
Global signal 'counter:rsc.z' added to design 'mean_vga' for component 'counter:rsc:mgc_out_stdreg' (LIB-3)
Netlist written to file 'cycle.v' (NET-4)
Starting transformation 'schedule' on solution 'mean_vga.v17' (SOL-8)
Optimizing partition '/mean_vga': (Total ops = 1192, Real ops = 367, Vars = 91) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1179, Real ops = 366, Vars = 81) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1173, Real ops = 366, Vars = 75) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1003, Real ops = 278, Vars = 63) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 991, Real ops = 277, Vars = 56) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1009, Real ops = 277, Vars = 71) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 997, Real ops = 277, Vars = 62) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 990, Real ops = 277, Vars = 59) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 989, Real ops = 277, Vars = 57) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1007, Real ops = 277, Vars = 72) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 995, Real ops = 277, Vars = 63) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 989, Real ops = 277, Vars = 57) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1007, Real ops = 277, Vars = 72) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 995, Real ops = 277, Vars = 63) (SOL-10)
Completed transformation 'schedule' on solution 'mean_vga.v17': elapsed time 10.67 seconds, memory usage 301100kB, peak memory usage 348036kB (SOL-9)
Cannot build distributed pipeline in process 'core' because of missing handshake for resource 'vout:rsc' (SCHD-15)
Cannot build distributed pipeline in process 'core' because of missing handshake for resource 'counter:rsc' (SCHD-15)

# Messages from "go dpfsm"

Performing FSM extraction... (FSM-1)
Starting transformation 'dpfsm' on solution 'mean_vga.v17' (SOL-8)
Optimizing partition '/mean_vga': (Total ops = 1293, Real ops = 284, Vars = 844) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1281, Real ops = 284, Vars = 835) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1845, Real ops = 301, Vars = 68) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1833, Real ops = 301, Vars = 59) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1007, Real ops = 296, Vars = 67) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 995, Real ops = 296, Vars = 58) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1007, Real ops = 296, Vars = 67) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 995, Real ops = 296, Vars = 58) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 995, Real ops = 296, Vars = 58) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1007, Real ops = 296, Vars = 67) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1007, Real ops = 296, Vars = 67) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 995, Real ops = 296, Vars = 58) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1007, Real ops = 296, Vars = 67) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 995, Real ops = 296, Vars = 58) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1007, Real ops = 296, Vars = 67) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 995, Real ops = 296, Vars = 58) (SOL-10)
Completed transformation 'dpfsm' on solution 'mean_vga.v17': elapsed time 6.02 seconds, memory usage 301100kB, peak memory usage 348036kB (SOL-9)

# Messages from "go extract"

Netlist written to file 'schematic.nlv' (NET-4)
Starting transformation 'extract' on solution 'mean_vga.v17' (SOL-8)
Optimizing partition '/mean_vga': (Total ops = 1125, Real ops = 331, Vars = 1120) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1113, Real ops = 331, Vars = 1111) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1099, Real ops = 326, Vars = 71) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1087, Real ops = 326, Vars = 62) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1099, Real ops = 326, Vars = 67) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1087, Real ops = 326, Vars = 58) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1087, Real ops = 326, Vars = 58) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1087, Real ops = 326, Vars = 58) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1099, Real ops = 326, Vars = 67) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1099, Real ops = 326, Vars = 67) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1087, Real ops = 326, Vars = 58) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1099, Real ops = 326, Vars = 67) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1087, Real ops = 326, Vars = 58) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1113, Real ops = 331, Vars = 1108) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1101, Real ops = 331, Vars = 1099) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1113, Real ops = 331, Vars = 1108) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1101, Real ops = 331, Vars = 1099) (SOL-10)
Reassigned operation MAC3:acc#86:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,1,12,1,13) (ASG-1)
Reassigned operation MAC3:acc#83:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,8,1,9) (ASG-1)
Reassigned operation MAC3:acc#88:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,1,9,1,10) (ASG-1)
Reassigned operation ACC1:acc#182:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,1,12) (ASG-1)
Reassigned operation ACC1-1:acc#15:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
Reassigned operation ACC1-1:acc#18:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
Reassigned operation ACC1-3:acc#18:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
Reassigned operation ACC1-3:acc#15:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
Reassigned operation ACC1:acc#182:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,1,11,1,12) (ASG-1)
Netlist written to file 'rtl.v' (NET-4)
Optimizing partition '/mean_vga': (Total ops = 1113, Real ops = 331, Vars = 1108) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1101, Real ops = 331, Vars = 1099) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1100, Real ops = 327, Vars = 71) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1088, Real ops = 327, Vars = 62) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1100, Real ops = 327, Vars = 67) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1088, Real ops = 327, Vars = 58) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1100, Real ops = 327, Vars = 67) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1088, Real ops = 327, Vars = 58) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1100, Real ops = 327, Vars = 67) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1088, Real ops = 327, Vars = 58) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1100, Real ops = 327, Vars = 67) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1088, Real ops = 327, Vars = 58) (SOL-10)
Completed transformation 'extract' on solution 'mean_vga.v17': elapsed time 27.60 seconds, memory usage 302932kB, peak memory usage 348036kB (SOL-9)
