-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity preprocess is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    data_in_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    data_in_TVALID : IN STD_LOGIC;
    data_in_TREADY : OUT STD_LOGIC;
    data_in_TLAST : IN STD_LOGIC;
    cosines_in_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    cosines_in_TVALID : IN STD_LOGIC;
    cosines_in_TREADY : OUT STD_LOGIC;
    cosines_in_TLAST : IN STD_LOGIC;
    control_in_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    control_in_TVALID : IN STD_LOGIC;
    control_in_TREADY : OUT STD_LOGIC;
    control_in_TLAST : IN STD_LOGIC;
    data_out_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    data_out_TVALID : OUT STD_LOGIC;
    data_out_TREADY : IN STD_LOGIC;
    data_out_TLAST : OUT STD_LOGIC );
end;


architecture behav of preprocess is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "preprocess,hls_ip_2019_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a200t-fbg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=14.970000,HLS_SYN_LAT=608437961,HLS_SYN_TPT=none,HLS_SYN_MEM=119,HLS_SYN_DSP=168,HLS_SYN_FF=21452,HLS_SYN_LUT=42600,HLS_VERSION=2019_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (15 downto 0) := "0000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (15 downto 0) := "0000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (15 downto 0) := "0000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (15 downto 0) := "0001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (15 downto 0) := "0010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (15 downto 0) := "0100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv22_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv6_12 : STD_LOGIC_VECTOR (5 downto 0) := "010010";
    constant ap_const_lv6_11 : STD_LOGIC_VECTOR (5 downto 0) := "010001";
    constant ap_const_lv6_10 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_const_lv6_F : STD_LOGIC_VECTOR (5 downto 0) := "001111";
    constant ap_const_lv6_E : STD_LOGIC_VECTOR (5 downto 0) := "001110";
    constant ap_const_lv6_D : STD_LOGIC_VECTOR (5 downto 0) := "001101";
    constant ap_const_lv6_C : STD_LOGIC_VECTOR (5 downto 0) := "001100";
    constant ap_const_lv6_B : STD_LOGIC_VECTOR (5 downto 0) := "001011";
    constant ap_const_lv6_A : STD_LOGIC_VECTOR (5 downto 0) := "001010";
    constant ap_const_lv6_9 : STD_LOGIC_VECTOR (5 downto 0) := "001001";
    constant ap_const_lv6_8 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_const_lv6_7 : STD_LOGIC_VECTOR (5 downto 0) := "000111";
    constant ap_const_lv6_6 : STD_LOGIC_VECTOR (5 downto 0) := "000110";
    constant ap_const_lv6_5 : STD_LOGIC_VECTOR (5 downto 0) := "000101";
    constant ap_const_lv6_4 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_const_lv6_3 : STD_LOGIC_VECTOR (5 downto 0) := "000011";
    constant ap_const_lv6_2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv6_31 : STD_LOGIC_VECTOR (5 downto 0) := "110001";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv11_410 : STD_LOGIC_VECTOR (10 downto 0) := "10000010000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv22_CCD : STD_LOGIC_VECTOR (21 downto 0) := "0000000000110011001101";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv11_14 : STD_LOGIC_VECTOR (10 downto 0) := "00000010100";
    constant ap_const_lv14_3E80 : STD_LOGIC_VECTOR (13 downto 0) := "11111010000000";
    constant ap_const_lv14_1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_rst_n_inv : STD_LOGIC;
    signal signal_in_0_ce0 : STD_LOGIC;
    signal signal_in_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal signal_in_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal signal_in_0_ce1 : STD_LOGIC;
    signal signal_in_0_we1 : STD_LOGIC;
    signal signal_in_1_ce0 : STD_LOGIC;
    signal signal_in_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal signal_in_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal signal_in_1_ce1 : STD_LOGIC;
    signal signal_in_1_we1 : STD_LOGIC;
    signal signal_in_2_ce0 : STD_LOGIC;
    signal signal_in_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal signal_in_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal signal_in_2_ce1 : STD_LOGIC;
    signal signal_in_2_we1 : STD_LOGIC;
    signal signal_in_3_ce0 : STD_LOGIC;
    signal signal_in_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal signal_in_3_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal signal_in_3_ce1 : STD_LOGIC;
    signal signal_in_3_we1 : STD_LOGIC;
    signal signal_in_4_ce0 : STD_LOGIC;
    signal signal_in_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal signal_in_4_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal signal_in_4_ce1 : STD_LOGIC;
    signal signal_in_4_we1 : STD_LOGIC;
    signal signal_in_5_ce0 : STD_LOGIC;
    signal signal_in_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal signal_in_5_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal signal_in_5_ce1 : STD_LOGIC;
    signal signal_in_5_we1 : STD_LOGIC;
    signal signal_in_6_ce0 : STD_LOGIC;
    signal signal_in_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal signal_in_6_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal signal_in_6_ce1 : STD_LOGIC;
    signal signal_in_6_we1 : STD_LOGIC;
    signal signal_in_7_ce0 : STD_LOGIC;
    signal signal_in_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal signal_in_7_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal signal_in_7_ce1 : STD_LOGIC;
    signal signal_in_7_we1 : STD_LOGIC;
    signal spectrogram_0_ce0 : STD_LOGIC;
    signal spectrogram_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal spectrogram_0_ce1 : STD_LOGIC;
    signal spectrogram_0_we1 : STD_LOGIC;
    signal spectrogram_1_ce0 : STD_LOGIC;
    signal spectrogram_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal spectrogram_1_ce1 : STD_LOGIC;
    signal spectrogram_1_we1 : STD_LOGIC;
    signal spectrogram_2_ce0 : STD_LOGIC;
    signal spectrogram_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal spectrogram_2_ce1 : STD_LOGIC;
    signal spectrogram_2_we1 : STD_LOGIC;
    signal spectrogram_3_ce0 : STD_LOGIC;
    signal spectrogram_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal spectrogram_3_ce1 : STD_LOGIC;
    signal spectrogram_3_we1 : STD_LOGIC;
    signal cosines_0_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal cosines_0_ce0 : STD_LOGIC;
    signal cosines_0_we0 : STD_LOGIC;
    signal cosines_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal cosines_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal cosines_1_ce0 : STD_LOGIC;
    signal cosines_1_we0 : STD_LOGIC;
    signal cosines_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal cosines_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal cosines_2_ce0 : STD_LOGIC;
    signal cosines_2_we0 : STD_LOGIC;
    signal cosines_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal cosines_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal cosines_3_ce0 : STD_LOGIC;
    signal cosines_3_we0 : STD_LOGIC;
    signal cosines_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal cosines_4_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal cosines_4_ce0 : STD_LOGIC;
    signal cosines_4_we0 : STD_LOGIC;
    signal cosines_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal cosines_5_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal cosines_5_ce0 : STD_LOGIC;
    signal cosines_5_we0 : STD_LOGIC;
    signal cosines_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal cosines_6_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal cosines_6_ce0 : STD_LOGIC;
    signal cosines_6_we0 : STD_LOGIC;
    signal cosines_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal cosines_7_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal cosines_7_ce0 : STD_LOGIC;
    signal cosines_7_we0 : STD_LOGIC;
    signal cosines_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal cosines_8_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal cosines_8_ce0 : STD_LOGIC;
    signal cosines_8_we0 : STD_LOGIC;
    signal cosines_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal cosines_9_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal cosines_9_ce0 : STD_LOGIC;
    signal cosines_9_we0 : STD_LOGIC;
    signal cosines_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal cosines_10_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal cosines_10_ce0 : STD_LOGIC;
    signal cosines_10_we0 : STD_LOGIC;
    signal cosines_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal cosines_11_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal cosines_11_ce0 : STD_LOGIC;
    signal cosines_11_we0 : STD_LOGIC;
    signal cosines_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal cosines_12_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal cosines_12_ce0 : STD_LOGIC;
    signal cosines_12_we0 : STD_LOGIC;
    signal cosines_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal cosines_13_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal cosines_13_ce0 : STD_LOGIC;
    signal cosines_13_we0 : STD_LOGIC;
    signal cosines_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal cosines_14_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal cosines_14_ce0 : STD_LOGIC;
    signal cosines_14_we0 : STD_LOGIC;
    signal cosines_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal cosines_15_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal cosines_15_ce0 : STD_LOGIC;
    signal cosines_15_we0 : STD_LOGIC;
    signal cosines_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal cosines_16_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal cosines_16_ce0 : STD_LOGIC;
    signal cosines_16_we0 : STD_LOGIC;
    signal cosines_16_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal cosines_17_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal cosines_17_ce0 : STD_LOGIC;
    signal cosines_17_we0 : STD_LOGIC;
    signal cosines_17_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal cosines_18_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal cosines_18_ce0 : STD_LOGIC;
    signal cosines_18_we0 : STD_LOGIC;
    signal cosines_18_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal cosines_19_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal cosines_19_ce0 : STD_LOGIC;
    signal cosines_19_we0 : STD_LOGIC;
    signal cosines_19_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal fbank_out_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal fbank_out_0_ce0 : STD_LOGIC;
    signal fbank_out_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal fbank_out_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal fbank_out_0_ce1 : STD_LOGIC;
    signal fbank_out_0_we1 : STD_LOGIC;
    signal fbank_out_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal fbank_out_0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal fbank_out_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal fbank_out_1_ce0 : STD_LOGIC;
    signal fbank_out_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal fbank_out_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal fbank_out_1_ce1 : STD_LOGIC;
    signal fbank_out_1_we1 : STD_LOGIC;
    signal fbank_out_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal fbank_out_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal fbank_out_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal fbank_out_2_ce0 : STD_LOGIC;
    signal fbank_out_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal fbank_out_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal fbank_out_2_ce1 : STD_LOGIC;
    signal fbank_out_2_we1 : STD_LOGIC;
    signal fbank_out_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal fbank_out_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal fbank_out_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal fbank_out_3_ce0 : STD_LOGIC;
    signal fbank_out_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal fbank_out_3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal fbank_out_3_ce1 : STD_LOGIC;
    signal fbank_out_3_we1 : STD_LOGIC;
    signal fbank_out_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal fbank_out_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dct_out_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal dct_out_0_ce0 : STD_LOGIC;
    signal dct_out_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dct_out_0_ce1 : STD_LOGIC;
    signal dct_out_0_we1 : STD_LOGIC;
    signal dct_out_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal dct_out_1_ce0 : STD_LOGIC;
    signal dct_out_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dct_out_1_ce1 : STD_LOGIC;
    signal dct_out_1_we1 : STD_LOGIC;
    signal dct_out_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal dct_out_2_ce0 : STD_LOGIC;
    signal dct_out_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dct_out_2_ce1 : STD_LOGIC;
    signal dct_out_2_we1 : STD_LOGIC;
    signal dct_out_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal dct_out_3_ce0 : STD_LOGIC;
    signal dct_out_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dct_out_3_ce1 : STD_LOGIC;
    signal dct_out_3_we1 : STD_LOGIC;
    signal data_in_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal icmp_ln49_fu_1210_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cosines_in_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal icmp_ln42_fu_1110_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal control_in_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal data_out_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal icmp_ln39_fu_1002_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln39_reg_1260 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_fu_1014_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal i_reg_1267 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal regslice_both_data_out_V_data_U_apdone_blk : STD_LOGIC;
    signal sub_ln75_fu_1036_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln75_reg_1272 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln72_fu_1008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln73_fu_1050_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln73_reg_1277 : STD_LOGIC_VECTOR (7 downto 0);
    signal j_fu_1060_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal j_reg_1285 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal trunc_ln75_fu_1066_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln75_reg_1290 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln73_fu_1054_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_1_fu_1116_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal i_1_reg_1317 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_state13 : BOOLEAN;
    signal add_ln46_fu_1150_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln46_reg_1325 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln42_fu_1202_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal i_2_fu_1216_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal i_2_reg_1338 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_state15 : BOOLEAN;
    signal grp_mfcc_dct_fu_834_ap_start : STD_LOGIC;
    signal grp_mfcc_dct_fu_834_ap_done : STD_LOGIC;
    signal grp_mfcc_dct_fu_834_ap_idle : STD_LOGIC;
    signal grp_mfcc_dct_fu_834_ap_ready : STD_LOGIC;
    signal grp_mfcc_dct_fu_834_dct_out_0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_mfcc_dct_fu_834_dct_out_0_ce1 : STD_LOGIC;
    signal grp_mfcc_dct_fu_834_dct_out_0_we1 : STD_LOGIC;
    signal grp_mfcc_dct_fu_834_dct_out_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mfcc_dct_fu_834_dct_out_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_mfcc_dct_fu_834_dct_out_1_ce1 : STD_LOGIC;
    signal grp_mfcc_dct_fu_834_dct_out_1_we1 : STD_LOGIC;
    signal grp_mfcc_dct_fu_834_dct_out_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mfcc_dct_fu_834_dct_out_2_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_mfcc_dct_fu_834_dct_out_2_ce1 : STD_LOGIC;
    signal grp_mfcc_dct_fu_834_dct_out_2_we1 : STD_LOGIC;
    signal grp_mfcc_dct_fu_834_dct_out_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mfcc_dct_fu_834_dct_out_3_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_mfcc_dct_fu_834_dct_out_3_ce1 : STD_LOGIC;
    signal grp_mfcc_dct_fu_834_dct_out_3_we1 : STD_LOGIC;
    signal grp_mfcc_dct_fu_834_dct_out_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mfcc_dct_fu_834_cosines_0_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_mfcc_dct_fu_834_cosines_0_ce0 : STD_LOGIC;
    signal grp_mfcc_dct_fu_834_cosines_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_mfcc_dct_fu_834_cosines_1_ce0 : STD_LOGIC;
    signal grp_mfcc_dct_fu_834_cosines_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_mfcc_dct_fu_834_cosines_2_ce0 : STD_LOGIC;
    signal grp_mfcc_dct_fu_834_cosines_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_mfcc_dct_fu_834_cosines_3_ce0 : STD_LOGIC;
    signal grp_mfcc_dct_fu_834_cosines_4_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_mfcc_dct_fu_834_cosines_4_ce0 : STD_LOGIC;
    signal grp_mfcc_dct_fu_834_cosines_5_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_mfcc_dct_fu_834_cosines_5_ce0 : STD_LOGIC;
    signal grp_mfcc_dct_fu_834_cosines_6_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_mfcc_dct_fu_834_cosines_6_ce0 : STD_LOGIC;
    signal grp_mfcc_dct_fu_834_cosines_7_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_mfcc_dct_fu_834_cosines_7_ce0 : STD_LOGIC;
    signal grp_mfcc_dct_fu_834_cosines_8_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_mfcc_dct_fu_834_cosines_8_ce0 : STD_LOGIC;
    signal grp_mfcc_dct_fu_834_cosines_9_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_mfcc_dct_fu_834_cosines_9_ce0 : STD_LOGIC;
    signal grp_mfcc_dct_fu_834_cosines_10_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_mfcc_dct_fu_834_cosines_10_ce0 : STD_LOGIC;
    signal grp_mfcc_dct_fu_834_cosines_11_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_mfcc_dct_fu_834_cosines_11_ce0 : STD_LOGIC;
    signal grp_mfcc_dct_fu_834_cosines_12_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_mfcc_dct_fu_834_cosines_12_ce0 : STD_LOGIC;
    signal grp_mfcc_dct_fu_834_cosines_13_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_mfcc_dct_fu_834_cosines_13_ce0 : STD_LOGIC;
    signal grp_mfcc_dct_fu_834_cosines_14_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_mfcc_dct_fu_834_cosines_14_ce0 : STD_LOGIC;
    signal grp_mfcc_dct_fu_834_cosines_15_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_mfcc_dct_fu_834_cosines_15_ce0 : STD_LOGIC;
    signal grp_mfcc_dct_fu_834_cosines_16_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_mfcc_dct_fu_834_cosines_16_ce0 : STD_LOGIC;
    signal grp_mfcc_dct_fu_834_cosines_17_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_mfcc_dct_fu_834_cosines_17_ce0 : STD_LOGIC;
    signal grp_mfcc_dct_fu_834_cosines_18_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_mfcc_dct_fu_834_cosines_18_ce0 : STD_LOGIC;
    signal grp_mfcc_dct_fu_834_cosines_19_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_mfcc_dct_fu_834_cosines_19_ce0 : STD_LOGIC;
    signal grp_mfcc_dct_fu_834_fbank_out_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_mfcc_dct_fu_834_fbank_out_0_ce0 : STD_LOGIC;
    signal grp_mfcc_dct_fu_834_fbank_out_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_mfcc_dct_fu_834_fbank_out_0_ce1 : STD_LOGIC;
    signal grp_mfcc_dct_fu_834_fbank_out_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_mfcc_dct_fu_834_fbank_out_1_ce0 : STD_LOGIC;
    signal grp_mfcc_dct_fu_834_fbank_out_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_mfcc_dct_fu_834_fbank_out_1_ce1 : STD_LOGIC;
    signal grp_mfcc_dct_fu_834_fbank_out_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_mfcc_dct_fu_834_fbank_out_2_ce0 : STD_LOGIC;
    signal grp_mfcc_dct_fu_834_fbank_out_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_mfcc_dct_fu_834_fbank_out_2_ce1 : STD_LOGIC;
    signal grp_mfcc_dct_fu_834_fbank_out_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_mfcc_dct_fu_834_fbank_out_3_ce0 : STD_LOGIC;
    signal grp_mfcc_dct_fu_834_fbank_out_3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_mfcc_dct_fu_834_fbank_out_3_ce1 : STD_LOGIC;
    signal grp_calc_stft_fu_894_ap_start : STD_LOGIC;
    signal grp_calc_stft_fu_894_ap_done : STD_LOGIC;
    signal grp_calc_stft_fu_894_ap_idle : STD_LOGIC;
    signal grp_calc_stft_fu_894_ap_ready : STD_LOGIC;
    signal grp_calc_stft_fu_894_signal_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_calc_stft_fu_894_signal_0_ce0 : STD_LOGIC;
    signal grp_calc_stft_fu_894_signal_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_calc_stft_fu_894_signal_1_ce0 : STD_LOGIC;
    signal grp_calc_stft_fu_894_signal_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_calc_stft_fu_894_signal_2_ce0 : STD_LOGIC;
    signal grp_calc_stft_fu_894_signal_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_calc_stft_fu_894_signal_3_ce0 : STD_LOGIC;
    signal grp_calc_stft_fu_894_signal_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_calc_stft_fu_894_signal_4_ce0 : STD_LOGIC;
    signal grp_calc_stft_fu_894_signal_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_calc_stft_fu_894_signal_5_ce0 : STD_LOGIC;
    signal grp_calc_stft_fu_894_signal_6_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_calc_stft_fu_894_signal_6_ce0 : STD_LOGIC;
    signal grp_calc_stft_fu_894_signal_7_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_calc_stft_fu_894_signal_7_ce0 : STD_LOGIC;
    signal grp_calc_stft_fu_894_spectrogram_0_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_calc_stft_fu_894_spectrogram_0_ce1 : STD_LOGIC;
    signal grp_calc_stft_fu_894_spectrogram_0_we1 : STD_LOGIC;
    signal grp_calc_stft_fu_894_spectrogram_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_calc_stft_fu_894_spectrogram_1_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_calc_stft_fu_894_spectrogram_1_ce1 : STD_LOGIC;
    signal grp_calc_stft_fu_894_spectrogram_1_we1 : STD_LOGIC;
    signal grp_calc_stft_fu_894_spectrogram_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_calc_stft_fu_894_spectrogram_2_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_calc_stft_fu_894_spectrogram_2_ce1 : STD_LOGIC;
    signal grp_calc_stft_fu_894_spectrogram_2_we1 : STD_LOGIC;
    signal grp_calc_stft_fu_894_spectrogram_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_calc_stft_fu_894_spectrogram_3_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_calc_stft_fu_894_spectrogram_3_ce1 : STD_LOGIC;
    signal grp_calc_stft_fu_894_spectrogram_3_we1 : STD_LOGIC;
    signal grp_calc_stft_fu_894_spectrogram_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_calc_stft_fu_894_cosines_0_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_calc_stft_fu_894_cosines_0_ce0 : STD_LOGIC;
    signal grp_calc_stft_fu_894_cosines_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_calc_stft_fu_894_cosines_1_ce0 : STD_LOGIC;
    signal grp_calc_stft_fu_894_cosines_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_calc_stft_fu_894_cosines_2_ce0 : STD_LOGIC;
    signal grp_calc_stft_fu_894_cosines_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_calc_stft_fu_894_cosines_3_ce0 : STD_LOGIC;
    signal grp_calc_stft_fu_894_cosines_4_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_calc_stft_fu_894_cosines_4_ce0 : STD_LOGIC;
    signal grp_calc_stft_fu_894_cosines_5_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_calc_stft_fu_894_cosines_5_ce0 : STD_LOGIC;
    signal grp_calc_stft_fu_894_cosines_6_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_calc_stft_fu_894_cosines_6_ce0 : STD_LOGIC;
    signal grp_calc_stft_fu_894_cosines_7_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_calc_stft_fu_894_cosines_7_ce0 : STD_LOGIC;
    signal grp_calc_stft_fu_894_cosines_8_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_calc_stft_fu_894_cosines_8_ce0 : STD_LOGIC;
    signal grp_calc_stft_fu_894_cosines_9_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_calc_stft_fu_894_cosines_9_ce0 : STD_LOGIC;
    signal grp_calc_stft_fu_894_cosines_10_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_calc_stft_fu_894_cosines_10_ce0 : STD_LOGIC;
    signal grp_calc_stft_fu_894_cosines_11_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_calc_stft_fu_894_cosines_11_ce0 : STD_LOGIC;
    signal grp_calc_stft_fu_894_cosines_12_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_calc_stft_fu_894_cosines_12_ce0 : STD_LOGIC;
    signal grp_calc_stft_fu_894_cosines_13_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_calc_stft_fu_894_cosines_13_ce0 : STD_LOGIC;
    signal grp_calc_stft_fu_894_cosines_14_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_calc_stft_fu_894_cosines_14_ce0 : STD_LOGIC;
    signal grp_calc_stft_fu_894_cosines_15_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_calc_stft_fu_894_cosines_15_ce0 : STD_LOGIC;
    signal grp_calc_stft_fu_894_cosines_16_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_calc_stft_fu_894_cosines_16_ce0 : STD_LOGIC;
    signal grp_calc_stft_fu_894_cosines_17_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_calc_stft_fu_894_cosines_17_ce0 : STD_LOGIC;
    signal grp_calc_stft_fu_894_cosines_18_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_calc_stft_fu_894_cosines_18_ce0 : STD_LOGIC;
    signal grp_calc_stft_fu_894_cosines_19_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_calc_stft_fu_894_cosines_19_ce0 : STD_LOGIC;
    signal grp_mfcc_log_fu_962_ap_start : STD_LOGIC;
    signal grp_mfcc_log_fu_962_ap_done : STD_LOGIC;
    signal grp_mfcc_log_fu_962_ap_idle : STD_LOGIC;
    signal grp_mfcc_log_fu_962_ap_ready : STD_LOGIC;
    signal grp_mfcc_log_fu_962_fbank_out_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_mfcc_log_fu_962_fbank_out_0_ce0 : STD_LOGIC;
    signal grp_mfcc_log_fu_962_fbank_out_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_mfcc_log_fu_962_fbank_out_0_ce1 : STD_LOGIC;
    signal grp_mfcc_log_fu_962_fbank_out_0_we1 : STD_LOGIC;
    signal grp_mfcc_log_fu_962_fbank_out_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mfcc_log_fu_962_fbank_out_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_mfcc_log_fu_962_fbank_out_1_ce0 : STD_LOGIC;
    signal grp_mfcc_log_fu_962_fbank_out_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_mfcc_log_fu_962_fbank_out_1_ce1 : STD_LOGIC;
    signal grp_mfcc_log_fu_962_fbank_out_1_we1 : STD_LOGIC;
    signal grp_mfcc_log_fu_962_fbank_out_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mfcc_log_fu_962_fbank_out_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_mfcc_log_fu_962_fbank_out_2_ce0 : STD_LOGIC;
    signal grp_mfcc_log_fu_962_fbank_out_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_mfcc_log_fu_962_fbank_out_2_ce1 : STD_LOGIC;
    signal grp_mfcc_log_fu_962_fbank_out_2_we1 : STD_LOGIC;
    signal grp_mfcc_log_fu_962_fbank_out_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mfcc_log_fu_962_fbank_out_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_mfcc_log_fu_962_fbank_out_3_ce0 : STD_LOGIC;
    signal grp_mfcc_log_fu_962_fbank_out_3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_mfcc_log_fu_962_fbank_out_3_ce1 : STD_LOGIC;
    signal grp_mfcc_log_fu_962_fbank_out_3_we1 : STD_LOGIC;
    signal grp_mfcc_log_fu_962_fbank_out_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fbank_fu_974_ap_start : STD_LOGIC;
    signal grp_fbank_fu_974_ap_done : STD_LOGIC;
    signal grp_fbank_fu_974_ap_idle : STD_LOGIC;
    signal grp_fbank_fu_974_ap_ready : STD_LOGIC;
    signal grp_fbank_fu_974_output_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fbank_fu_974_output_0_ce0 : STD_LOGIC;
    signal grp_fbank_fu_974_output_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fbank_fu_974_output_0_ce1 : STD_LOGIC;
    signal grp_fbank_fu_974_output_0_we1 : STD_LOGIC;
    signal grp_fbank_fu_974_output_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fbank_fu_974_output_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fbank_fu_974_output_1_ce0 : STD_LOGIC;
    signal grp_fbank_fu_974_output_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fbank_fu_974_output_1_ce1 : STD_LOGIC;
    signal grp_fbank_fu_974_output_1_we1 : STD_LOGIC;
    signal grp_fbank_fu_974_output_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fbank_fu_974_output_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fbank_fu_974_output_2_ce0 : STD_LOGIC;
    signal grp_fbank_fu_974_output_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fbank_fu_974_output_2_ce1 : STD_LOGIC;
    signal grp_fbank_fu_974_output_2_we1 : STD_LOGIC;
    signal grp_fbank_fu_974_output_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fbank_fu_974_output_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fbank_fu_974_output_3_ce0 : STD_LOGIC;
    signal grp_fbank_fu_974_output_3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fbank_fu_974_output_3_ce1 : STD_LOGIC;
    signal grp_fbank_fu_974_output_3_we1 : STD_LOGIC;
    signal grp_fbank_fu_974_output_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fbank_fu_974_spectrogram_3_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fbank_fu_974_spectrogram_3_ce0 : STD_LOGIC;
    signal grp_fbank_fu_974_spectrogram_0_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fbank_fu_974_spectrogram_0_ce0 : STD_LOGIC;
    signal grp_fbank_fu_974_spectrogram_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fbank_fu_974_spectrogram_1_ce0 : STD_LOGIC;
    signal grp_fbank_fu_974_spectrogram_2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fbank_fu_974_spectrogram_2_ce0 : STD_LOGIC;
    signal i3_0_reg_747 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal j_0_reg_758 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_tmp_data_phi_fu_773_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_0_reg_789 : STD_LOGIC_VECTOR (10 downto 0);
    signal phi_mul_reg_800 : STD_LOGIC_VECTOR (21 downto 0);
    signal phi_urem_reg_811 : STD_LOGIC_VECTOR (10 downto 0);
    signal i1_0_reg_823 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_mfcc_dct_fu_834_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_calc_stft_fu_894_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_mfcc_log_fu_962_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_fbank_fu_974_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal sext_ln75_fu_1093_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln75_4_fu_1104_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln46_fu_1166_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln53_fu_1248_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln46_fu_1146_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln53_fu_1234_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_fu_1024_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln75_1_fu_1032_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln75_fu_1020_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_1_fu_1042_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_3_fu_1070_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln75_3_fu_1084_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln75_fu_1088_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln75_2_fu_1080_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln75_1_fu_1099_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_fu_1156_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln42_1_fu_1190_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln42_1_fu_1196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln_fu_1238_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (15 downto 0);
    signal regslice_both_data_in_V_data_U_apdone_blk : STD_LOGIC;
    signal data_in_TDATA_int : STD_LOGIC_VECTOR (31 downto 0);
    signal data_in_TVALID_int : STD_LOGIC;
    signal data_in_TREADY_int : STD_LOGIC;
    signal regslice_both_data_in_V_data_U_ack_in : STD_LOGIC;
    signal regslice_both_w1_data_in_V_last_U_apdone_blk : STD_LOGIC;
    signal data_in_TLAST_int : STD_LOGIC;
    signal regslice_both_w1_data_in_V_last_U_vld_out : STD_LOGIC;
    signal regslice_both_w1_data_in_V_last_U_ack_in : STD_LOGIC;
    signal regslice_both_cosines_in_V_data_U_apdone_blk : STD_LOGIC;
    signal cosines_in_TDATA_int : STD_LOGIC_VECTOR (31 downto 0);
    signal cosines_in_TVALID_int : STD_LOGIC;
    signal cosines_in_TREADY_int : STD_LOGIC;
    signal regslice_both_cosines_in_V_data_U_ack_in : STD_LOGIC;
    signal regslice_both_w1_cosines_in_V_last_U_apdone_blk : STD_LOGIC;
    signal cosines_in_TLAST_int : STD_LOGIC;
    signal regslice_both_w1_cosines_in_V_last_U_vld_out : STD_LOGIC;
    signal regslice_both_w1_cosines_in_V_last_U_ack_in : STD_LOGIC;
    signal regslice_both_control_in_V_data_U_apdone_blk : STD_LOGIC;
    signal control_in_TDATA_int : STD_LOGIC_VECTOR (15 downto 0);
    signal control_in_TVALID_int : STD_LOGIC;
    signal control_in_TREADY_int : STD_LOGIC;
    signal regslice_both_control_in_V_data_U_ack_in : STD_LOGIC;
    signal regslice_both_w1_control_in_V_last_U_apdone_blk : STD_LOGIC;
    signal control_in_TLAST_int : STD_LOGIC;
    signal regslice_both_w1_control_in_V_last_U_vld_out : STD_LOGIC;
    signal regslice_both_w1_control_in_V_last_U_ack_in : STD_LOGIC;
    signal data_out_TVALID_int : STD_LOGIC;
    signal data_out_TREADY_int : STD_LOGIC;
    signal regslice_both_data_out_V_data_U_vld_out : STD_LOGIC;
    signal regslice_both_w1_data_out_V_last_U_apdone_blk : STD_LOGIC;
    signal data_out_TLAST_int : STD_LOGIC;
    signal regslice_both_w1_data_out_V_last_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_w1_data_out_V_last_U_vld_out : STD_LOGIC;

    component mfcc_dct IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        dct_out_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        dct_out_0_ce1 : OUT STD_LOGIC;
        dct_out_0_we1 : OUT STD_LOGIC;
        dct_out_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        dct_out_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        dct_out_1_ce1 : OUT STD_LOGIC;
        dct_out_1_we1 : OUT STD_LOGIC;
        dct_out_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        dct_out_2_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        dct_out_2_ce1 : OUT STD_LOGIC;
        dct_out_2_we1 : OUT STD_LOGIC;
        dct_out_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        dct_out_3_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        dct_out_3_ce1 : OUT STD_LOGIC;
        dct_out_3_we1 : OUT STD_LOGIC;
        dct_out_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        cosines_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        cosines_0_ce0 : OUT STD_LOGIC;
        cosines_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        cosines_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        cosines_1_ce0 : OUT STD_LOGIC;
        cosines_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        cosines_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        cosines_2_ce0 : OUT STD_LOGIC;
        cosines_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        cosines_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        cosines_3_ce0 : OUT STD_LOGIC;
        cosines_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        cosines_4_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        cosines_4_ce0 : OUT STD_LOGIC;
        cosines_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        cosines_5_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        cosines_5_ce0 : OUT STD_LOGIC;
        cosines_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        cosines_6_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        cosines_6_ce0 : OUT STD_LOGIC;
        cosines_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        cosines_7_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        cosines_7_ce0 : OUT STD_LOGIC;
        cosines_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        cosines_8_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        cosines_8_ce0 : OUT STD_LOGIC;
        cosines_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        cosines_9_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        cosines_9_ce0 : OUT STD_LOGIC;
        cosines_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        cosines_10_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        cosines_10_ce0 : OUT STD_LOGIC;
        cosines_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        cosines_11_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        cosines_11_ce0 : OUT STD_LOGIC;
        cosines_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        cosines_12_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        cosines_12_ce0 : OUT STD_LOGIC;
        cosines_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        cosines_13_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        cosines_13_ce0 : OUT STD_LOGIC;
        cosines_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        cosines_14_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        cosines_14_ce0 : OUT STD_LOGIC;
        cosines_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        cosines_15_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        cosines_15_ce0 : OUT STD_LOGIC;
        cosines_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        cosines_16_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        cosines_16_ce0 : OUT STD_LOGIC;
        cosines_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        cosines_17_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        cosines_17_ce0 : OUT STD_LOGIC;
        cosines_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        cosines_18_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        cosines_18_ce0 : OUT STD_LOGIC;
        cosines_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        cosines_19_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        cosines_19_ce0 : OUT STD_LOGIC;
        cosines_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        fbank_out_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        fbank_out_0_ce0 : OUT STD_LOGIC;
        fbank_out_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        fbank_out_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        fbank_out_0_ce1 : OUT STD_LOGIC;
        fbank_out_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        fbank_out_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        fbank_out_1_ce0 : OUT STD_LOGIC;
        fbank_out_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        fbank_out_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        fbank_out_1_ce1 : OUT STD_LOGIC;
        fbank_out_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        fbank_out_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        fbank_out_2_ce0 : OUT STD_LOGIC;
        fbank_out_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        fbank_out_2_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        fbank_out_2_ce1 : OUT STD_LOGIC;
        fbank_out_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        fbank_out_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        fbank_out_3_ce0 : OUT STD_LOGIC;
        fbank_out_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        fbank_out_3_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        fbank_out_3_ce1 : OUT STD_LOGIC;
        fbank_out_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component calc_stft IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        signal_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        signal_0_ce0 : OUT STD_LOGIC;
        signal_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        signal_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        signal_1_ce0 : OUT STD_LOGIC;
        signal_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        signal_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        signal_2_ce0 : OUT STD_LOGIC;
        signal_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        signal_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        signal_3_ce0 : OUT STD_LOGIC;
        signal_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        signal_4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        signal_4_ce0 : OUT STD_LOGIC;
        signal_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        signal_5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        signal_5_ce0 : OUT STD_LOGIC;
        signal_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        signal_6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        signal_6_ce0 : OUT STD_LOGIC;
        signal_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        signal_7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        signal_7_ce0 : OUT STD_LOGIC;
        signal_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        spectrogram_0_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        spectrogram_0_ce1 : OUT STD_LOGIC;
        spectrogram_0_we1 : OUT STD_LOGIC;
        spectrogram_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        spectrogram_1_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        spectrogram_1_ce1 : OUT STD_LOGIC;
        spectrogram_1_we1 : OUT STD_LOGIC;
        spectrogram_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        spectrogram_2_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        spectrogram_2_ce1 : OUT STD_LOGIC;
        spectrogram_2_we1 : OUT STD_LOGIC;
        spectrogram_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        spectrogram_3_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        spectrogram_3_ce1 : OUT STD_LOGIC;
        spectrogram_3_we1 : OUT STD_LOGIC;
        spectrogram_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        cosines_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        cosines_0_ce0 : OUT STD_LOGIC;
        cosines_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        cosines_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        cosines_1_ce0 : OUT STD_LOGIC;
        cosines_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        cosines_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        cosines_2_ce0 : OUT STD_LOGIC;
        cosines_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        cosines_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        cosines_3_ce0 : OUT STD_LOGIC;
        cosines_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        cosines_4_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        cosines_4_ce0 : OUT STD_LOGIC;
        cosines_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        cosines_5_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        cosines_5_ce0 : OUT STD_LOGIC;
        cosines_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        cosines_6_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        cosines_6_ce0 : OUT STD_LOGIC;
        cosines_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        cosines_7_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        cosines_7_ce0 : OUT STD_LOGIC;
        cosines_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        cosines_8_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        cosines_8_ce0 : OUT STD_LOGIC;
        cosines_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        cosines_9_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        cosines_9_ce0 : OUT STD_LOGIC;
        cosines_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        cosines_10_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        cosines_10_ce0 : OUT STD_LOGIC;
        cosines_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        cosines_11_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        cosines_11_ce0 : OUT STD_LOGIC;
        cosines_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        cosines_12_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        cosines_12_ce0 : OUT STD_LOGIC;
        cosines_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        cosines_13_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        cosines_13_ce0 : OUT STD_LOGIC;
        cosines_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        cosines_14_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        cosines_14_ce0 : OUT STD_LOGIC;
        cosines_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        cosines_15_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        cosines_15_ce0 : OUT STD_LOGIC;
        cosines_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        cosines_16_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        cosines_16_ce0 : OUT STD_LOGIC;
        cosines_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        cosines_17_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        cosines_17_ce0 : OUT STD_LOGIC;
        cosines_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        cosines_18_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        cosines_18_ce0 : OUT STD_LOGIC;
        cosines_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        cosines_19_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        cosines_19_ce0 : OUT STD_LOGIC;
        cosines_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component mfcc_log IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        fbank_out_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        fbank_out_0_ce0 : OUT STD_LOGIC;
        fbank_out_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        fbank_out_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        fbank_out_0_ce1 : OUT STD_LOGIC;
        fbank_out_0_we1 : OUT STD_LOGIC;
        fbank_out_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        fbank_out_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        fbank_out_1_ce0 : OUT STD_LOGIC;
        fbank_out_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        fbank_out_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        fbank_out_1_ce1 : OUT STD_LOGIC;
        fbank_out_1_we1 : OUT STD_LOGIC;
        fbank_out_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        fbank_out_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        fbank_out_2_ce0 : OUT STD_LOGIC;
        fbank_out_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        fbank_out_2_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        fbank_out_2_ce1 : OUT STD_LOGIC;
        fbank_out_2_we1 : OUT STD_LOGIC;
        fbank_out_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        fbank_out_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        fbank_out_3_ce0 : OUT STD_LOGIC;
        fbank_out_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        fbank_out_3_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        fbank_out_3_ce1 : OUT STD_LOGIC;
        fbank_out_3_we1 : OUT STD_LOGIC;
        fbank_out_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fbank IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        output_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_0_ce0 : OUT STD_LOGIC;
        output_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_0_ce1 : OUT STD_LOGIC;
        output_0_we1 : OUT STD_LOGIC;
        output_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_1_ce0 : OUT STD_LOGIC;
        output_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_1_ce1 : OUT STD_LOGIC;
        output_1_we1 : OUT STD_LOGIC;
        output_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_2_ce0 : OUT STD_LOGIC;
        output_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_2_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_2_ce1 : OUT STD_LOGIC;
        output_2_we1 : OUT STD_LOGIC;
        output_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_3_ce0 : OUT STD_LOGIC;
        output_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_3_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_3_ce1 : OUT STD_LOGIC;
        output_3_we1 : OUT STD_LOGIC;
        output_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        spectrogram_3_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        spectrogram_3_ce0 : OUT STD_LOGIC;
        spectrogram_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        spectrogram_0_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        spectrogram_0_ce0 : OUT STD_LOGIC;
        spectrogram_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        spectrogram_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        spectrogram_1_ce0 : OUT STD_LOGIC;
        spectrogram_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        spectrogram_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        spectrogram_2_ce0 : OUT STD_LOGIC;
        spectrogram_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component preprocess_signalLf8 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component preprocess_spectrThq IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component preprocess_spectrUhA IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component preprocess_cosineXh4 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component preprocess_fbank_bhl IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component preprocess_dct_oubll IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component preprocess_dct_oubnm IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;


    component regslice_both_w1 IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC;
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC;
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    signal_in_0_U : component preprocess_signalLf8
    generic map (
        DataWidth => 32,
        AddressRange => 2000,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_calc_stft_fu_894_signal_0_address0,
        ce0 => signal_in_0_ce0,
        q0 => signal_in_0_q0,
        address1 => signal_in_0_address1,
        ce1 => signal_in_0_ce1,
        we1 => signal_in_0_we1,
        d1 => data_in_TDATA_int);

    signal_in_1_U : component preprocess_signalLf8
    generic map (
        DataWidth => 32,
        AddressRange => 2000,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_calc_stft_fu_894_signal_1_address0,
        ce0 => signal_in_1_ce0,
        q0 => signal_in_1_q0,
        address1 => signal_in_1_address1,
        ce1 => signal_in_1_ce1,
        we1 => signal_in_1_we1,
        d1 => data_in_TDATA_int);

    signal_in_2_U : component preprocess_signalLf8
    generic map (
        DataWidth => 32,
        AddressRange => 2000,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_calc_stft_fu_894_signal_2_address0,
        ce0 => signal_in_2_ce0,
        q0 => signal_in_2_q0,
        address1 => signal_in_2_address1,
        ce1 => signal_in_2_ce1,
        we1 => signal_in_2_we1,
        d1 => data_in_TDATA_int);

    signal_in_3_U : component preprocess_signalLf8
    generic map (
        DataWidth => 32,
        AddressRange => 2000,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_calc_stft_fu_894_signal_3_address0,
        ce0 => signal_in_3_ce0,
        q0 => signal_in_3_q0,
        address1 => signal_in_3_address1,
        ce1 => signal_in_3_ce1,
        we1 => signal_in_3_we1,
        d1 => data_in_TDATA_int);

    signal_in_4_U : component preprocess_signalLf8
    generic map (
        DataWidth => 32,
        AddressRange => 2000,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_calc_stft_fu_894_signal_4_address0,
        ce0 => signal_in_4_ce0,
        q0 => signal_in_4_q0,
        address1 => signal_in_4_address1,
        ce1 => signal_in_4_ce1,
        we1 => signal_in_4_we1,
        d1 => data_in_TDATA_int);

    signal_in_5_U : component preprocess_signalLf8
    generic map (
        DataWidth => 32,
        AddressRange => 2000,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_calc_stft_fu_894_signal_5_address0,
        ce0 => signal_in_5_ce0,
        q0 => signal_in_5_q0,
        address1 => signal_in_5_address1,
        ce1 => signal_in_5_ce1,
        we1 => signal_in_5_we1,
        d1 => data_in_TDATA_int);

    signal_in_6_U : component preprocess_signalLf8
    generic map (
        DataWidth => 32,
        AddressRange => 2000,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_calc_stft_fu_894_signal_6_address0,
        ce0 => signal_in_6_ce0,
        q0 => signal_in_6_q0,
        address1 => signal_in_6_address1,
        ce1 => signal_in_6_ce1,
        we1 => signal_in_6_we1,
        d1 => data_in_TDATA_int);

    signal_in_7_U : component preprocess_signalLf8
    generic map (
        DataWidth => 32,
        AddressRange => 2000,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_calc_stft_fu_894_signal_7_address0,
        ce0 => signal_in_7_ce0,
        q0 => signal_in_7_q0,
        address1 => signal_in_7_address1,
        ce1 => signal_in_7_ce1,
        we1 => signal_in_7_we1,
        d1 => data_in_TDATA_int);

    spectrogram_0_U : component preprocess_spectrThq
    generic map (
        DataWidth => 32,
        AddressRange => 6321,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_fbank_fu_974_spectrogram_0_address0,
        ce0 => spectrogram_0_ce0,
        q0 => spectrogram_0_q0,
        address1 => grp_calc_stft_fu_894_spectrogram_0_address1,
        ce1 => spectrogram_0_ce1,
        we1 => spectrogram_0_we1,
        d1 => grp_calc_stft_fu_894_spectrogram_0_d1);

    spectrogram_1_U : component preprocess_spectrUhA
    generic map (
        DataWidth => 32,
        AddressRange => 6272,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_fbank_fu_974_spectrogram_1_address0,
        ce0 => spectrogram_1_ce0,
        q0 => spectrogram_1_q0,
        address1 => grp_calc_stft_fu_894_spectrogram_1_address1,
        ce1 => spectrogram_1_ce1,
        we1 => spectrogram_1_we1,
        d1 => grp_calc_stft_fu_894_spectrogram_1_d1);

    spectrogram_2_U : component preprocess_spectrUhA
    generic map (
        DataWidth => 32,
        AddressRange => 6272,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_fbank_fu_974_spectrogram_2_address0,
        ce0 => spectrogram_2_ce0,
        q0 => spectrogram_2_q0,
        address1 => grp_calc_stft_fu_894_spectrogram_2_address1,
        ce1 => spectrogram_2_ce1,
        we1 => spectrogram_2_we1,
        d1 => grp_calc_stft_fu_894_spectrogram_2_d1);

    spectrogram_3_U : component preprocess_spectrUhA
    generic map (
        DataWidth => 32,
        AddressRange => 6272,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_fbank_fu_974_spectrogram_3_address0,
        ce0 => spectrogram_3_ce0,
        q0 => spectrogram_3_q0,
        address1 => grp_calc_stft_fu_894_spectrogram_3_address1,
        ce1 => spectrogram_3_ce1,
        we1 => spectrogram_3_we1,
        d1 => grp_calc_stft_fu_894_spectrogram_3_d1);

    cosines_0_U : component preprocess_cosineXh4
    generic map (
        DataWidth => 32,
        AddressRange => 52,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => cosines_0_address0,
        ce0 => cosines_0_ce0,
        we0 => cosines_0_we0,
        d0 => cosines_in_TDATA_int,
        q0 => cosines_0_q0);

    cosines_1_U : component preprocess_cosineXh4
    generic map (
        DataWidth => 32,
        AddressRange => 52,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => cosines_1_address0,
        ce0 => cosines_1_ce0,
        we0 => cosines_1_we0,
        d0 => cosines_in_TDATA_int,
        q0 => cosines_1_q0);

    cosines_2_U : component preprocess_cosineXh4
    generic map (
        DataWidth => 32,
        AddressRange => 52,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => cosines_2_address0,
        ce0 => cosines_2_ce0,
        we0 => cosines_2_we0,
        d0 => cosines_in_TDATA_int,
        q0 => cosines_2_q0);

    cosines_3_U : component preprocess_cosineXh4
    generic map (
        DataWidth => 32,
        AddressRange => 52,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => cosines_3_address0,
        ce0 => cosines_3_ce0,
        we0 => cosines_3_we0,
        d0 => cosines_in_TDATA_int,
        q0 => cosines_3_q0);

    cosines_4_U : component preprocess_cosineXh4
    generic map (
        DataWidth => 32,
        AddressRange => 52,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => cosines_4_address0,
        ce0 => cosines_4_ce0,
        we0 => cosines_4_we0,
        d0 => cosines_in_TDATA_int,
        q0 => cosines_4_q0);

    cosines_5_U : component preprocess_cosineXh4
    generic map (
        DataWidth => 32,
        AddressRange => 52,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => cosines_5_address0,
        ce0 => cosines_5_ce0,
        we0 => cosines_5_we0,
        d0 => cosines_in_TDATA_int,
        q0 => cosines_5_q0);

    cosines_6_U : component preprocess_cosineXh4
    generic map (
        DataWidth => 32,
        AddressRange => 52,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => cosines_6_address0,
        ce0 => cosines_6_ce0,
        we0 => cosines_6_we0,
        d0 => cosines_in_TDATA_int,
        q0 => cosines_6_q0);

    cosines_7_U : component preprocess_cosineXh4
    generic map (
        DataWidth => 32,
        AddressRange => 52,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => cosines_7_address0,
        ce0 => cosines_7_ce0,
        we0 => cosines_7_we0,
        d0 => cosines_in_TDATA_int,
        q0 => cosines_7_q0);

    cosines_8_U : component preprocess_cosineXh4
    generic map (
        DataWidth => 32,
        AddressRange => 52,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => cosines_8_address0,
        ce0 => cosines_8_ce0,
        we0 => cosines_8_we0,
        d0 => cosines_in_TDATA_int,
        q0 => cosines_8_q0);

    cosines_9_U : component preprocess_cosineXh4
    generic map (
        DataWidth => 32,
        AddressRange => 52,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => cosines_9_address0,
        ce0 => cosines_9_ce0,
        we0 => cosines_9_we0,
        d0 => cosines_in_TDATA_int,
        q0 => cosines_9_q0);

    cosines_10_U : component preprocess_cosineXh4
    generic map (
        DataWidth => 32,
        AddressRange => 52,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => cosines_10_address0,
        ce0 => cosines_10_ce0,
        we0 => cosines_10_we0,
        d0 => cosines_in_TDATA_int,
        q0 => cosines_10_q0);

    cosines_11_U : component preprocess_cosineXh4
    generic map (
        DataWidth => 32,
        AddressRange => 52,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => cosines_11_address0,
        ce0 => cosines_11_ce0,
        we0 => cosines_11_we0,
        d0 => cosines_in_TDATA_int,
        q0 => cosines_11_q0);

    cosines_12_U : component preprocess_cosineXh4
    generic map (
        DataWidth => 32,
        AddressRange => 52,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => cosines_12_address0,
        ce0 => cosines_12_ce0,
        we0 => cosines_12_we0,
        d0 => cosines_in_TDATA_int,
        q0 => cosines_12_q0);

    cosines_13_U : component preprocess_cosineXh4
    generic map (
        DataWidth => 32,
        AddressRange => 52,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => cosines_13_address0,
        ce0 => cosines_13_ce0,
        we0 => cosines_13_we0,
        d0 => cosines_in_TDATA_int,
        q0 => cosines_13_q0);

    cosines_14_U : component preprocess_cosineXh4
    generic map (
        DataWidth => 32,
        AddressRange => 52,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => cosines_14_address0,
        ce0 => cosines_14_ce0,
        we0 => cosines_14_we0,
        d0 => cosines_in_TDATA_int,
        q0 => cosines_14_q0);

    cosines_15_U : component preprocess_cosineXh4
    generic map (
        DataWidth => 32,
        AddressRange => 52,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => cosines_15_address0,
        ce0 => cosines_15_ce0,
        we0 => cosines_15_we0,
        d0 => cosines_in_TDATA_int,
        q0 => cosines_15_q0);

    cosines_16_U : component preprocess_cosineXh4
    generic map (
        DataWidth => 32,
        AddressRange => 52,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => cosines_16_address0,
        ce0 => cosines_16_ce0,
        we0 => cosines_16_we0,
        d0 => cosines_in_TDATA_int,
        q0 => cosines_16_q0);

    cosines_17_U : component preprocess_cosineXh4
    generic map (
        DataWidth => 32,
        AddressRange => 52,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => cosines_17_address0,
        ce0 => cosines_17_ce0,
        we0 => cosines_17_we0,
        d0 => cosines_in_TDATA_int,
        q0 => cosines_17_q0);

    cosines_18_U : component preprocess_cosineXh4
    generic map (
        DataWidth => 32,
        AddressRange => 52,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => cosines_18_address0,
        ce0 => cosines_18_ce0,
        we0 => cosines_18_we0,
        d0 => cosines_in_TDATA_int,
        q0 => cosines_18_q0);

    cosines_19_U : component preprocess_cosineXh4
    generic map (
        DataWidth => 32,
        AddressRange => 52,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => cosines_19_address0,
        ce0 => cosines_19_ce0,
        we0 => cosines_19_we0,
        d0 => cosines_in_TDATA_int,
        q0 => cosines_19_q0);

    fbank_out_0_U : component preprocess_fbank_bhl
    generic map (
        DataWidth => 32,
        AddressRange => 490,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => fbank_out_0_address0,
        ce0 => fbank_out_0_ce0,
        q0 => fbank_out_0_q0,
        address1 => fbank_out_0_address1,
        ce1 => fbank_out_0_ce1,
        we1 => fbank_out_0_we1,
        d1 => fbank_out_0_d1,
        q1 => fbank_out_0_q1);

    fbank_out_1_U : component preprocess_fbank_bhl
    generic map (
        DataWidth => 32,
        AddressRange => 490,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => fbank_out_1_address0,
        ce0 => fbank_out_1_ce0,
        q0 => fbank_out_1_q0,
        address1 => fbank_out_1_address1,
        ce1 => fbank_out_1_ce1,
        we1 => fbank_out_1_we1,
        d1 => fbank_out_1_d1,
        q1 => fbank_out_1_q1);

    fbank_out_2_U : component preprocess_fbank_bhl
    generic map (
        DataWidth => 32,
        AddressRange => 490,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => fbank_out_2_address0,
        ce0 => fbank_out_2_ce0,
        q0 => fbank_out_2_q0,
        address1 => fbank_out_2_address1,
        ce1 => fbank_out_2_ce1,
        we1 => fbank_out_2_we1,
        d1 => fbank_out_2_d1,
        q1 => fbank_out_2_q1);

    fbank_out_3_U : component preprocess_fbank_bhl
    generic map (
        DataWidth => 32,
        AddressRange => 490,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => fbank_out_3_address0,
        ce0 => fbank_out_3_ce0,
        q0 => fbank_out_3_q0,
        address1 => fbank_out_3_address1,
        ce1 => fbank_out_3_ce1,
        we1 => fbank_out_3_we1,
        d1 => fbank_out_3_d1,
        q1 => fbank_out_3_q1);

    dct_out_0_U : component preprocess_dct_oubll
    generic map (
        DataWidth => 32,
        AddressRange => 147,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => dct_out_0_address0,
        ce0 => dct_out_0_ce0,
        q0 => dct_out_0_q0,
        address1 => grp_mfcc_dct_fu_834_dct_out_0_address1,
        ce1 => dct_out_0_ce1,
        we1 => dct_out_0_we1,
        d1 => grp_mfcc_dct_fu_834_dct_out_0_d1);

    dct_out_1_U : component preprocess_dct_oubll
    generic map (
        DataWidth => 32,
        AddressRange => 147,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => dct_out_1_address0,
        ce0 => dct_out_1_ce0,
        q0 => dct_out_1_q0,
        address1 => grp_mfcc_dct_fu_834_dct_out_1_address1,
        ce1 => dct_out_1_ce1,
        we1 => dct_out_1_we1,
        d1 => grp_mfcc_dct_fu_834_dct_out_1_d1);

    dct_out_2_U : component preprocess_dct_oubnm
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => dct_out_2_address0,
        ce0 => dct_out_2_ce0,
        q0 => dct_out_2_q0,
        address1 => grp_mfcc_dct_fu_834_dct_out_2_address1,
        ce1 => dct_out_2_ce1,
        we1 => dct_out_2_we1,
        d1 => grp_mfcc_dct_fu_834_dct_out_2_d1);

    dct_out_3_U : component preprocess_dct_oubnm
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => dct_out_3_address0,
        ce0 => dct_out_3_ce0,
        q0 => dct_out_3_q0,
        address1 => grp_mfcc_dct_fu_834_dct_out_3_address1,
        ce1 => dct_out_3_ce1,
        we1 => dct_out_3_we1,
        d1 => grp_mfcc_dct_fu_834_dct_out_3_d1);

    grp_mfcc_dct_fu_834 : component mfcc_dct
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_mfcc_dct_fu_834_ap_start,
        ap_done => grp_mfcc_dct_fu_834_ap_done,
        ap_idle => grp_mfcc_dct_fu_834_ap_idle,
        ap_ready => grp_mfcc_dct_fu_834_ap_ready,
        dct_out_0_address1 => grp_mfcc_dct_fu_834_dct_out_0_address1,
        dct_out_0_ce1 => grp_mfcc_dct_fu_834_dct_out_0_ce1,
        dct_out_0_we1 => grp_mfcc_dct_fu_834_dct_out_0_we1,
        dct_out_0_d1 => grp_mfcc_dct_fu_834_dct_out_0_d1,
        dct_out_1_address1 => grp_mfcc_dct_fu_834_dct_out_1_address1,
        dct_out_1_ce1 => grp_mfcc_dct_fu_834_dct_out_1_ce1,
        dct_out_1_we1 => grp_mfcc_dct_fu_834_dct_out_1_we1,
        dct_out_1_d1 => grp_mfcc_dct_fu_834_dct_out_1_d1,
        dct_out_2_address1 => grp_mfcc_dct_fu_834_dct_out_2_address1,
        dct_out_2_ce1 => grp_mfcc_dct_fu_834_dct_out_2_ce1,
        dct_out_2_we1 => grp_mfcc_dct_fu_834_dct_out_2_we1,
        dct_out_2_d1 => grp_mfcc_dct_fu_834_dct_out_2_d1,
        dct_out_3_address1 => grp_mfcc_dct_fu_834_dct_out_3_address1,
        dct_out_3_ce1 => grp_mfcc_dct_fu_834_dct_out_3_ce1,
        dct_out_3_we1 => grp_mfcc_dct_fu_834_dct_out_3_we1,
        dct_out_3_d1 => grp_mfcc_dct_fu_834_dct_out_3_d1,
        cosines_0_address0 => grp_mfcc_dct_fu_834_cosines_0_address0,
        cosines_0_ce0 => grp_mfcc_dct_fu_834_cosines_0_ce0,
        cosines_0_q0 => cosines_0_q0,
        cosines_1_address0 => grp_mfcc_dct_fu_834_cosines_1_address0,
        cosines_1_ce0 => grp_mfcc_dct_fu_834_cosines_1_ce0,
        cosines_1_q0 => cosines_1_q0,
        cosines_2_address0 => grp_mfcc_dct_fu_834_cosines_2_address0,
        cosines_2_ce0 => grp_mfcc_dct_fu_834_cosines_2_ce0,
        cosines_2_q0 => cosines_2_q0,
        cosines_3_address0 => grp_mfcc_dct_fu_834_cosines_3_address0,
        cosines_3_ce0 => grp_mfcc_dct_fu_834_cosines_3_ce0,
        cosines_3_q0 => cosines_3_q0,
        cosines_4_address0 => grp_mfcc_dct_fu_834_cosines_4_address0,
        cosines_4_ce0 => grp_mfcc_dct_fu_834_cosines_4_ce0,
        cosines_4_q0 => cosines_4_q0,
        cosines_5_address0 => grp_mfcc_dct_fu_834_cosines_5_address0,
        cosines_5_ce0 => grp_mfcc_dct_fu_834_cosines_5_ce0,
        cosines_5_q0 => cosines_5_q0,
        cosines_6_address0 => grp_mfcc_dct_fu_834_cosines_6_address0,
        cosines_6_ce0 => grp_mfcc_dct_fu_834_cosines_6_ce0,
        cosines_6_q0 => cosines_6_q0,
        cosines_7_address0 => grp_mfcc_dct_fu_834_cosines_7_address0,
        cosines_7_ce0 => grp_mfcc_dct_fu_834_cosines_7_ce0,
        cosines_7_q0 => cosines_7_q0,
        cosines_8_address0 => grp_mfcc_dct_fu_834_cosines_8_address0,
        cosines_8_ce0 => grp_mfcc_dct_fu_834_cosines_8_ce0,
        cosines_8_q0 => cosines_8_q0,
        cosines_9_address0 => grp_mfcc_dct_fu_834_cosines_9_address0,
        cosines_9_ce0 => grp_mfcc_dct_fu_834_cosines_9_ce0,
        cosines_9_q0 => cosines_9_q0,
        cosines_10_address0 => grp_mfcc_dct_fu_834_cosines_10_address0,
        cosines_10_ce0 => grp_mfcc_dct_fu_834_cosines_10_ce0,
        cosines_10_q0 => cosines_10_q0,
        cosines_11_address0 => grp_mfcc_dct_fu_834_cosines_11_address0,
        cosines_11_ce0 => grp_mfcc_dct_fu_834_cosines_11_ce0,
        cosines_11_q0 => cosines_11_q0,
        cosines_12_address0 => grp_mfcc_dct_fu_834_cosines_12_address0,
        cosines_12_ce0 => grp_mfcc_dct_fu_834_cosines_12_ce0,
        cosines_12_q0 => cosines_12_q0,
        cosines_13_address0 => grp_mfcc_dct_fu_834_cosines_13_address0,
        cosines_13_ce0 => grp_mfcc_dct_fu_834_cosines_13_ce0,
        cosines_13_q0 => cosines_13_q0,
        cosines_14_address0 => grp_mfcc_dct_fu_834_cosines_14_address0,
        cosines_14_ce0 => grp_mfcc_dct_fu_834_cosines_14_ce0,
        cosines_14_q0 => cosines_14_q0,
        cosines_15_address0 => grp_mfcc_dct_fu_834_cosines_15_address0,
        cosines_15_ce0 => grp_mfcc_dct_fu_834_cosines_15_ce0,
        cosines_15_q0 => cosines_15_q0,
        cosines_16_address0 => grp_mfcc_dct_fu_834_cosines_16_address0,
        cosines_16_ce0 => grp_mfcc_dct_fu_834_cosines_16_ce0,
        cosines_16_q0 => cosines_16_q0,
        cosines_17_address0 => grp_mfcc_dct_fu_834_cosines_17_address0,
        cosines_17_ce0 => grp_mfcc_dct_fu_834_cosines_17_ce0,
        cosines_17_q0 => cosines_17_q0,
        cosines_18_address0 => grp_mfcc_dct_fu_834_cosines_18_address0,
        cosines_18_ce0 => grp_mfcc_dct_fu_834_cosines_18_ce0,
        cosines_18_q0 => cosines_18_q0,
        cosines_19_address0 => grp_mfcc_dct_fu_834_cosines_19_address0,
        cosines_19_ce0 => grp_mfcc_dct_fu_834_cosines_19_ce0,
        cosines_19_q0 => cosines_19_q0,
        fbank_out_0_address0 => grp_mfcc_dct_fu_834_fbank_out_0_address0,
        fbank_out_0_ce0 => grp_mfcc_dct_fu_834_fbank_out_0_ce0,
        fbank_out_0_q0 => fbank_out_0_q0,
        fbank_out_0_address1 => grp_mfcc_dct_fu_834_fbank_out_0_address1,
        fbank_out_0_ce1 => grp_mfcc_dct_fu_834_fbank_out_0_ce1,
        fbank_out_0_q1 => fbank_out_0_q1,
        fbank_out_1_address0 => grp_mfcc_dct_fu_834_fbank_out_1_address0,
        fbank_out_1_ce0 => grp_mfcc_dct_fu_834_fbank_out_1_ce0,
        fbank_out_1_q0 => fbank_out_1_q0,
        fbank_out_1_address1 => grp_mfcc_dct_fu_834_fbank_out_1_address1,
        fbank_out_1_ce1 => grp_mfcc_dct_fu_834_fbank_out_1_ce1,
        fbank_out_1_q1 => fbank_out_1_q1,
        fbank_out_2_address0 => grp_mfcc_dct_fu_834_fbank_out_2_address0,
        fbank_out_2_ce0 => grp_mfcc_dct_fu_834_fbank_out_2_ce0,
        fbank_out_2_q0 => fbank_out_2_q0,
        fbank_out_2_address1 => grp_mfcc_dct_fu_834_fbank_out_2_address1,
        fbank_out_2_ce1 => grp_mfcc_dct_fu_834_fbank_out_2_ce1,
        fbank_out_2_q1 => fbank_out_2_q1,
        fbank_out_3_address0 => grp_mfcc_dct_fu_834_fbank_out_3_address0,
        fbank_out_3_ce0 => grp_mfcc_dct_fu_834_fbank_out_3_ce0,
        fbank_out_3_q0 => fbank_out_3_q0,
        fbank_out_3_address1 => grp_mfcc_dct_fu_834_fbank_out_3_address1,
        fbank_out_3_ce1 => grp_mfcc_dct_fu_834_fbank_out_3_ce1,
        fbank_out_3_q1 => fbank_out_3_q1);

    grp_calc_stft_fu_894 : component calc_stft
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_calc_stft_fu_894_ap_start,
        ap_done => grp_calc_stft_fu_894_ap_done,
        ap_idle => grp_calc_stft_fu_894_ap_idle,
        ap_ready => grp_calc_stft_fu_894_ap_ready,
        signal_0_address0 => grp_calc_stft_fu_894_signal_0_address0,
        signal_0_ce0 => grp_calc_stft_fu_894_signal_0_ce0,
        signal_0_q0 => signal_in_0_q0,
        signal_1_address0 => grp_calc_stft_fu_894_signal_1_address0,
        signal_1_ce0 => grp_calc_stft_fu_894_signal_1_ce0,
        signal_1_q0 => signal_in_1_q0,
        signal_2_address0 => grp_calc_stft_fu_894_signal_2_address0,
        signal_2_ce0 => grp_calc_stft_fu_894_signal_2_ce0,
        signal_2_q0 => signal_in_2_q0,
        signal_3_address0 => grp_calc_stft_fu_894_signal_3_address0,
        signal_3_ce0 => grp_calc_stft_fu_894_signal_3_ce0,
        signal_3_q0 => signal_in_3_q0,
        signal_4_address0 => grp_calc_stft_fu_894_signal_4_address0,
        signal_4_ce0 => grp_calc_stft_fu_894_signal_4_ce0,
        signal_4_q0 => signal_in_4_q0,
        signal_5_address0 => grp_calc_stft_fu_894_signal_5_address0,
        signal_5_ce0 => grp_calc_stft_fu_894_signal_5_ce0,
        signal_5_q0 => signal_in_5_q0,
        signal_6_address0 => grp_calc_stft_fu_894_signal_6_address0,
        signal_6_ce0 => grp_calc_stft_fu_894_signal_6_ce0,
        signal_6_q0 => signal_in_6_q0,
        signal_7_address0 => grp_calc_stft_fu_894_signal_7_address0,
        signal_7_ce0 => grp_calc_stft_fu_894_signal_7_ce0,
        signal_7_q0 => signal_in_7_q0,
        spectrogram_0_address1 => grp_calc_stft_fu_894_spectrogram_0_address1,
        spectrogram_0_ce1 => grp_calc_stft_fu_894_spectrogram_0_ce1,
        spectrogram_0_we1 => grp_calc_stft_fu_894_spectrogram_0_we1,
        spectrogram_0_d1 => grp_calc_stft_fu_894_spectrogram_0_d1,
        spectrogram_1_address1 => grp_calc_stft_fu_894_spectrogram_1_address1,
        spectrogram_1_ce1 => grp_calc_stft_fu_894_spectrogram_1_ce1,
        spectrogram_1_we1 => grp_calc_stft_fu_894_spectrogram_1_we1,
        spectrogram_1_d1 => grp_calc_stft_fu_894_spectrogram_1_d1,
        spectrogram_2_address1 => grp_calc_stft_fu_894_spectrogram_2_address1,
        spectrogram_2_ce1 => grp_calc_stft_fu_894_spectrogram_2_ce1,
        spectrogram_2_we1 => grp_calc_stft_fu_894_spectrogram_2_we1,
        spectrogram_2_d1 => grp_calc_stft_fu_894_spectrogram_2_d1,
        spectrogram_3_address1 => grp_calc_stft_fu_894_spectrogram_3_address1,
        spectrogram_3_ce1 => grp_calc_stft_fu_894_spectrogram_3_ce1,
        spectrogram_3_we1 => grp_calc_stft_fu_894_spectrogram_3_we1,
        spectrogram_3_d1 => grp_calc_stft_fu_894_spectrogram_3_d1,
        cosines_0_address0 => grp_calc_stft_fu_894_cosines_0_address0,
        cosines_0_ce0 => grp_calc_stft_fu_894_cosines_0_ce0,
        cosines_0_q0 => cosines_0_q0,
        cosines_1_address0 => grp_calc_stft_fu_894_cosines_1_address0,
        cosines_1_ce0 => grp_calc_stft_fu_894_cosines_1_ce0,
        cosines_1_q0 => cosines_1_q0,
        cosines_2_address0 => grp_calc_stft_fu_894_cosines_2_address0,
        cosines_2_ce0 => grp_calc_stft_fu_894_cosines_2_ce0,
        cosines_2_q0 => cosines_2_q0,
        cosines_3_address0 => grp_calc_stft_fu_894_cosines_3_address0,
        cosines_3_ce0 => grp_calc_stft_fu_894_cosines_3_ce0,
        cosines_3_q0 => cosines_3_q0,
        cosines_4_address0 => grp_calc_stft_fu_894_cosines_4_address0,
        cosines_4_ce0 => grp_calc_stft_fu_894_cosines_4_ce0,
        cosines_4_q0 => cosines_4_q0,
        cosines_5_address0 => grp_calc_stft_fu_894_cosines_5_address0,
        cosines_5_ce0 => grp_calc_stft_fu_894_cosines_5_ce0,
        cosines_5_q0 => cosines_5_q0,
        cosines_6_address0 => grp_calc_stft_fu_894_cosines_6_address0,
        cosines_6_ce0 => grp_calc_stft_fu_894_cosines_6_ce0,
        cosines_6_q0 => cosines_6_q0,
        cosines_7_address0 => grp_calc_stft_fu_894_cosines_7_address0,
        cosines_7_ce0 => grp_calc_stft_fu_894_cosines_7_ce0,
        cosines_7_q0 => cosines_7_q0,
        cosines_8_address0 => grp_calc_stft_fu_894_cosines_8_address0,
        cosines_8_ce0 => grp_calc_stft_fu_894_cosines_8_ce0,
        cosines_8_q0 => cosines_8_q0,
        cosines_9_address0 => grp_calc_stft_fu_894_cosines_9_address0,
        cosines_9_ce0 => grp_calc_stft_fu_894_cosines_9_ce0,
        cosines_9_q0 => cosines_9_q0,
        cosines_10_address0 => grp_calc_stft_fu_894_cosines_10_address0,
        cosines_10_ce0 => grp_calc_stft_fu_894_cosines_10_ce0,
        cosines_10_q0 => cosines_10_q0,
        cosines_11_address0 => grp_calc_stft_fu_894_cosines_11_address0,
        cosines_11_ce0 => grp_calc_stft_fu_894_cosines_11_ce0,
        cosines_11_q0 => cosines_11_q0,
        cosines_12_address0 => grp_calc_stft_fu_894_cosines_12_address0,
        cosines_12_ce0 => grp_calc_stft_fu_894_cosines_12_ce0,
        cosines_12_q0 => cosines_12_q0,
        cosines_13_address0 => grp_calc_stft_fu_894_cosines_13_address0,
        cosines_13_ce0 => grp_calc_stft_fu_894_cosines_13_ce0,
        cosines_13_q0 => cosines_13_q0,
        cosines_14_address0 => grp_calc_stft_fu_894_cosines_14_address0,
        cosines_14_ce0 => grp_calc_stft_fu_894_cosines_14_ce0,
        cosines_14_q0 => cosines_14_q0,
        cosines_15_address0 => grp_calc_stft_fu_894_cosines_15_address0,
        cosines_15_ce0 => grp_calc_stft_fu_894_cosines_15_ce0,
        cosines_15_q0 => cosines_15_q0,
        cosines_16_address0 => grp_calc_stft_fu_894_cosines_16_address0,
        cosines_16_ce0 => grp_calc_stft_fu_894_cosines_16_ce0,
        cosines_16_q0 => cosines_16_q0,
        cosines_17_address0 => grp_calc_stft_fu_894_cosines_17_address0,
        cosines_17_ce0 => grp_calc_stft_fu_894_cosines_17_ce0,
        cosines_17_q0 => cosines_17_q0,
        cosines_18_address0 => grp_calc_stft_fu_894_cosines_18_address0,
        cosines_18_ce0 => grp_calc_stft_fu_894_cosines_18_ce0,
        cosines_18_q0 => cosines_18_q0,
        cosines_19_address0 => grp_calc_stft_fu_894_cosines_19_address0,
        cosines_19_ce0 => grp_calc_stft_fu_894_cosines_19_ce0,
        cosines_19_q0 => cosines_19_q0);

    grp_mfcc_log_fu_962 : component mfcc_log
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_mfcc_log_fu_962_ap_start,
        ap_done => grp_mfcc_log_fu_962_ap_done,
        ap_idle => grp_mfcc_log_fu_962_ap_idle,
        ap_ready => grp_mfcc_log_fu_962_ap_ready,
        fbank_out_0_address0 => grp_mfcc_log_fu_962_fbank_out_0_address0,
        fbank_out_0_ce0 => grp_mfcc_log_fu_962_fbank_out_0_ce0,
        fbank_out_0_q0 => fbank_out_0_q0,
        fbank_out_0_address1 => grp_mfcc_log_fu_962_fbank_out_0_address1,
        fbank_out_0_ce1 => grp_mfcc_log_fu_962_fbank_out_0_ce1,
        fbank_out_0_we1 => grp_mfcc_log_fu_962_fbank_out_0_we1,
        fbank_out_0_d1 => grp_mfcc_log_fu_962_fbank_out_0_d1,
        fbank_out_1_address0 => grp_mfcc_log_fu_962_fbank_out_1_address0,
        fbank_out_1_ce0 => grp_mfcc_log_fu_962_fbank_out_1_ce0,
        fbank_out_1_q0 => fbank_out_1_q0,
        fbank_out_1_address1 => grp_mfcc_log_fu_962_fbank_out_1_address1,
        fbank_out_1_ce1 => grp_mfcc_log_fu_962_fbank_out_1_ce1,
        fbank_out_1_we1 => grp_mfcc_log_fu_962_fbank_out_1_we1,
        fbank_out_1_d1 => grp_mfcc_log_fu_962_fbank_out_1_d1,
        fbank_out_2_address0 => grp_mfcc_log_fu_962_fbank_out_2_address0,
        fbank_out_2_ce0 => grp_mfcc_log_fu_962_fbank_out_2_ce0,
        fbank_out_2_q0 => fbank_out_2_q0,
        fbank_out_2_address1 => grp_mfcc_log_fu_962_fbank_out_2_address1,
        fbank_out_2_ce1 => grp_mfcc_log_fu_962_fbank_out_2_ce1,
        fbank_out_2_we1 => grp_mfcc_log_fu_962_fbank_out_2_we1,
        fbank_out_2_d1 => grp_mfcc_log_fu_962_fbank_out_2_d1,
        fbank_out_3_address0 => grp_mfcc_log_fu_962_fbank_out_3_address0,
        fbank_out_3_ce0 => grp_mfcc_log_fu_962_fbank_out_3_ce0,
        fbank_out_3_q0 => fbank_out_3_q0,
        fbank_out_3_address1 => grp_mfcc_log_fu_962_fbank_out_3_address1,
        fbank_out_3_ce1 => grp_mfcc_log_fu_962_fbank_out_3_ce1,
        fbank_out_3_we1 => grp_mfcc_log_fu_962_fbank_out_3_we1,
        fbank_out_3_d1 => grp_mfcc_log_fu_962_fbank_out_3_d1);

    grp_fbank_fu_974 : component fbank
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_fbank_fu_974_ap_start,
        ap_done => grp_fbank_fu_974_ap_done,
        ap_idle => grp_fbank_fu_974_ap_idle,
        ap_ready => grp_fbank_fu_974_ap_ready,
        output_0_address0 => grp_fbank_fu_974_output_0_address0,
        output_0_ce0 => grp_fbank_fu_974_output_0_ce0,
        output_0_q0 => fbank_out_0_q0,
        output_0_address1 => grp_fbank_fu_974_output_0_address1,
        output_0_ce1 => grp_fbank_fu_974_output_0_ce1,
        output_0_we1 => grp_fbank_fu_974_output_0_we1,
        output_0_d1 => grp_fbank_fu_974_output_0_d1,
        output_1_address0 => grp_fbank_fu_974_output_1_address0,
        output_1_ce0 => grp_fbank_fu_974_output_1_ce0,
        output_1_q0 => fbank_out_1_q0,
        output_1_address1 => grp_fbank_fu_974_output_1_address1,
        output_1_ce1 => grp_fbank_fu_974_output_1_ce1,
        output_1_we1 => grp_fbank_fu_974_output_1_we1,
        output_1_d1 => grp_fbank_fu_974_output_1_d1,
        output_2_address0 => grp_fbank_fu_974_output_2_address0,
        output_2_ce0 => grp_fbank_fu_974_output_2_ce0,
        output_2_q0 => fbank_out_2_q0,
        output_2_address1 => grp_fbank_fu_974_output_2_address1,
        output_2_ce1 => grp_fbank_fu_974_output_2_ce1,
        output_2_we1 => grp_fbank_fu_974_output_2_we1,
        output_2_d1 => grp_fbank_fu_974_output_2_d1,
        output_3_address0 => grp_fbank_fu_974_output_3_address0,
        output_3_ce0 => grp_fbank_fu_974_output_3_ce0,
        output_3_q0 => fbank_out_3_q0,
        output_3_address1 => grp_fbank_fu_974_output_3_address1,
        output_3_ce1 => grp_fbank_fu_974_output_3_ce1,
        output_3_we1 => grp_fbank_fu_974_output_3_we1,
        output_3_d1 => grp_fbank_fu_974_output_3_d1,
        spectrogram_3_address0 => grp_fbank_fu_974_spectrogram_3_address0,
        spectrogram_3_ce0 => grp_fbank_fu_974_spectrogram_3_ce0,
        spectrogram_3_q0 => spectrogram_3_q0,
        spectrogram_0_address0 => grp_fbank_fu_974_spectrogram_0_address0,
        spectrogram_0_ce0 => grp_fbank_fu_974_spectrogram_0_ce0,
        spectrogram_0_q0 => spectrogram_0_q0,
        spectrogram_1_address0 => grp_fbank_fu_974_spectrogram_1_address0,
        spectrogram_1_ce0 => grp_fbank_fu_974_spectrogram_1_ce0,
        spectrogram_1_q0 => spectrogram_1_q0,
        spectrogram_2_address0 => grp_fbank_fu_974_spectrogram_2_address0,
        spectrogram_2_ce0 => grp_fbank_fu_974_spectrogram_2_ce0,
        spectrogram_2_q0 => spectrogram_2_q0);

    regslice_both_data_in_V_data_U : component regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TDATA,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_data_U_ack_in,
        data_out => data_in_TDATA_int,
        vld_out => data_in_TVALID_int,
        ack_out => data_in_TREADY_int,
        apdone_blk => regslice_both_data_in_V_data_U_apdone_blk);

    regslice_both_w1_data_in_V_last_U : component regslice_both_w1
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TLAST,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_w1_data_in_V_last_U_ack_in,
        data_out => data_in_TLAST_int,
        vld_out => regslice_both_w1_data_in_V_last_U_vld_out,
        ack_out => data_in_TREADY_int,
        apdone_blk => regslice_both_w1_data_in_V_last_U_apdone_blk);

    regslice_both_cosines_in_V_data_U : component regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => cosines_in_TDATA,
        vld_in => cosines_in_TVALID,
        ack_in => regslice_both_cosines_in_V_data_U_ack_in,
        data_out => cosines_in_TDATA_int,
        vld_out => cosines_in_TVALID_int,
        ack_out => cosines_in_TREADY_int,
        apdone_blk => regslice_both_cosines_in_V_data_U_apdone_blk);

    regslice_both_w1_cosines_in_V_last_U : component regslice_both_w1
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => cosines_in_TLAST,
        vld_in => cosines_in_TVALID,
        ack_in => regslice_both_w1_cosines_in_V_last_U_ack_in,
        data_out => cosines_in_TLAST_int,
        vld_out => regslice_both_w1_cosines_in_V_last_U_vld_out,
        ack_out => cosines_in_TREADY_int,
        apdone_blk => regslice_both_w1_cosines_in_V_last_U_apdone_blk);

    regslice_both_control_in_V_data_U : component regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => control_in_TDATA,
        vld_in => control_in_TVALID,
        ack_in => regslice_both_control_in_V_data_U_ack_in,
        data_out => control_in_TDATA_int,
        vld_out => control_in_TVALID_int,
        ack_out => control_in_TREADY_int,
        apdone_blk => regslice_both_control_in_V_data_U_apdone_blk);

    regslice_both_w1_control_in_V_last_U : component regslice_both_w1
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => control_in_TLAST,
        vld_in => control_in_TVALID,
        ack_in => regslice_both_w1_control_in_V_last_U_ack_in,
        data_out => control_in_TLAST_int,
        vld_out => regslice_both_w1_control_in_V_last_U_vld_out,
        ack_out => control_in_TREADY_int,
        apdone_blk => regslice_both_w1_control_in_V_last_U_apdone_blk);

    regslice_both_data_out_V_data_U : component regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_phi_mux_tmp_data_phi_fu_773_p8,
        vld_in => data_out_TVALID_int,
        ack_in => data_out_TREADY_int,
        data_out => data_out_TDATA,
        vld_out => regslice_both_data_out_V_data_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_data_U_apdone_blk);

    regslice_both_w1_data_out_V_last_U : component regslice_both_w1
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_out_TLAST_int,
        vld_in => data_out_TVALID_int,
        ack_in => regslice_both_w1_data_out_V_last_U_ack_in_dummy,
        data_out => data_out_TLAST,
        vld_out => regslice_both_w1_data_out_V_last_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_w1_data_out_V_last_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_calc_stft_fu_894_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_calc_stft_fu_894_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln39_fu_1002_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (control_in_TVALID_int = ap_const_logic_1))) then 
                    grp_calc_stft_fu_894_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_calc_stft_fu_894_ap_ready = ap_const_logic_1)) then 
                    grp_calc_stft_fu_894_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fbank_fu_974_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_fbank_fu_974_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_fbank_fu_974_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fbank_fu_974_ap_ready = ap_const_logic_1)) then 
                    grp_fbank_fu_974_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_mfcc_dct_fu_834_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_mfcc_dct_fu_834_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_mfcc_dct_fu_834_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_mfcc_dct_fu_834_ap_ready = ap_const_logic_1)) then 
                    grp_mfcc_dct_fu_834_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_mfcc_log_fu_962_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_mfcc_log_fu_962_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_mfcc_log_fu_962_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_mfcc_log_fu_962_ap_ready = ap_const_logic_1)) then 
                    grp_mfcc_log_fu_962_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i1_0_reg_823_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (cosines_in_TVALID_int = ap_const_logic_0))) and (icmp_ln42_fu_1110_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                i1_0_reg_823 <= ap_const_lv14_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                i1_0_reg_823 <= i_2_reg_1338;
            end if; 
        end if;
    end process;

    i3_0_reg_747_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln73_fu_1054_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                i3_0_reg_747 <= i_reg_1267;
            elsif (((grp_mfcc_dct_fu_834_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                i3_0_reg_747 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;

    i_0_reg_789_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln39_fu_1002_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (control_in_TVALID_int = ap_const_logic_1))) then 
                i_0_reg_789 <= ap_const_lv11_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                i_0_reg_789 <= i_1_reg_1317;
            end if; 
        end if;
    end process;

    j_0_reg_758_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((regslice_both_data_out_V_data_U_apdone_blk = ap_const_logic_0) and (icmp_ln72_fu_1008_p2 = ap_const_lv1_0) and (icmp_ln39_reg_1260 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                j_0_reg_758 <= ap_const_lv4_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state12) and (data_out_TREADY_int = ap_const_logic_1))) then 
                j_0_reg_758 <= j_reg_1285;
            end if; 
        end if;
    end process;

    phi_mul_reg_800_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln39_fu_1002_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (control_in_TVALID_int = ap_const_logic_1))) then 
                phi_mul_reg_800 <= ap_const_lv22_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                phi_mul_reg_800 <= add_ln46_reg_1325;
            end if; 
        end if;
    end process;

    phi_urem_reg_811_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln39_fu_1002_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (control_in_TVALID_int = ap_const_logic_1))) then 
                phi_urem_reg_811 <= ap_const_lv11_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                phi_urem_reg_811 <= select_ln42_fu_1202_p3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (cosines_in_TVALID_int = ap_const_logic_0))) and (icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                add_ln46_reg_1325 <= add_ln46_fu_1150_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (cosines_in_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                i_1_reg_1317 <= i_1_fu_1116_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((icmp_ln49_fu_1210_p2 = ap_const_lv1_0) and (data_in_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                i_2_reg_1338 <= i_2_fu_1216_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((regslice_both_data_out_V_data_U_apdone_blk = ap_const_logic_0) and (icmp_ln39_reg_1260 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                i_reg_1267 <= i_fu_1014_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (control_in_TVALID_int = ap_const_logic_1))) then
                icmp_ln39_reg_1260 <= icmp_ln39_fu_1002_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                j_reg_1285 <= j_fu_1060_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((regslice_both_data_out_V_data_U_apdone_blk = ap_const_logic_0) and (icmp_ln72_fu_1008_p2 = ap_const_lv1_0) and (icmp_ln39_reg_1260 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                sub_ln75_reg_1272 <= sub_ln75_fu_1036_p2;
                    zext_ln73_reg_1277(6 downto 1) <= zext_ln73_fu_1050_p1(6 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln73_fu_1054_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                trunc_ln75_reg_1290 <= trunc_ln75_fu_1066_p1;
            end if;
        end if;
    end process;
    zext_ln73_reg_1277(0) <= '0';
    zext_ln73_reg_1277(7) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state15, icmp_ln49_fu_1210_p2, ap_CS_fsm_state13, icmp_ln42_fu_1110_p2, ap_CS_fsm_state1, ap_CS_fsm_state11, ap_CS_fsm_state12, icmp_ln39_fu_1002_p2, icmp_ln39_reg_1260, ap_CS_fsm_state9, regslice_both_data_out_V_data_U_apdone_blk, icmp_ln72_fu_1008_p2, ap_CS_fsm_state10, icmp_ln73_fu_1054_p2, grp_mfcc_dct_fu_834_ap_done, grp_calc_stft_fu_894_ap_done, grp_mfcc_log_fu_962_ap_done, grp_fbank_fu_974_ap_done, ap_CS_fsm_state8, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state4, data_in_TVALID_int, cosines_in_TVALID_int, control_in_TVALID_int, data_out_TREADY_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((icmp_ln39_fu_1002_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (control_in_TVALID_int = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                elsif (((icmp_ln39_fu_1002_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (control_in_TVALID_int = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_calc_stft_fu_894_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_fbank_fu_974_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_mfcc_log_fu_962_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((grp_mfcc_dct_fu_834_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                if (((regslice_both_data_out_V_data_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state9) and ((icmp_ln72_fu_1008_p2 = ap_const_lv1_1) or (icmp_ln39_reg_1260 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif (((regslice_both_data_out_V_data_U_apdone_blk = ap_const_logic_0) and (icmp_ln72_fu_1008_p2 = ap_const_lv1_0) and (icmp_ln39_reg_1260 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                if (((icmp_ln73_fu_1054_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (data_out_TREADY_int = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (data_out_TREADY_int = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                if ((not(((icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (cosines_in_TVALID_int = ap_const_logic_0))) and (icmp_ln42_fu_1110_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                elsif ((not(((icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (cosines_in_TVALID_int = ap_const_logic_0))) and (icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state15 => 
                if ((not(((icmp_ln49_fu_1210_p2 = ap_const_lv1_0) and (data_in_TVALID_int = ap_const_logic_0))) and (icmp_ln49_fu_1210_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                elsif ((not(((icmp_ln49_fu_1210_p2 = ap_const_lv1_0) and (data_in_TVALID_int = ap_const_logic_0))) and (icmp_ln49_fu_1210_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln42_1_fu_1190_p2 <= std_logic_vector(unsigned(phi_urem_reg_811) + unsigned(ap_const_lv11_1));
    add_ln46_fu_1150_p2 <= std_logic_vector(unsigned(ap_const_lv22_CCD) + unsigned(phi_mul_reg_800));
    add_ln75_1_fu_1099_p2 <= std_logic_vector(unsigned(zext_ln73_reg_1277) + unsigned(zext_ln75_2_fu_1080_p1));
    add_ln75_fu_1088_p2 <= std_logic_vector(unsigned(sub_ln75_reg_1272) + unsigned(zext_ln75_3_fu_1084_p1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_block_state13_assign_proc : process(icmp_ln42_fu_1110_p2, cosines_in_TVALID_int)
    begin
                ap_block_state13 <= ((icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (cosines_in_TVALID_int = ap_const_logic_0));
    end process;


    ap_block_state15_assign_proc : process(icmp_ln49_fu_1210_p2, data_in_TVALID_int)
    begin
                ap_block_state15 <= ((icmp_ln49_fu_1210_p2 = ap_const_lv1_0) and (data_in_TVALID_int = ap_const_logic_0));
    end process;


    ap_phi_mux_tmp_data_phi_fu_773_p8_assign_proc : process(dct_out_0_q0, dct_out_1_q0, dct_out_2_q0, dct_out_3_q0, ap_CS_fsm_state11, trunc_ln75_reg_1290)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
            if ((trunc_ln75_reg_1290 = ap_const_lv2_3)) then 
                ap_phi_mux_tmp_data_phi_fu_773_p8 <= dct_out_3_q0;
            elsif ((trunc_ln75_reg_1290 = ap_const_lv2_2)) then 
                ap_phi_mux_tmp_data_phi_fu_773_p8 <= dct_out_2_q0;
            elsif ((trunc_ln75_reg_1290 = ap_const_lv2_1)) then 
                ap_phi_mux_tmp_data_phi_fu_773_p8 <= dct_out_1_q0;
            elsif ((trunc_ln75_reg_1290 = ap_const_lv2_0)) then 
                ap_phi_mux_tmp_data_phi_fu_773_p8 <= dct_out_0_q0;
            else 
                ap_phi_mux_tmp_data_phi_fu_773_p8 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_tmp_data_phi_fu_773_p8 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    control_in_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state1, control_in_TVALID_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            control_in_TDATA_blk_n <= control_in_TVALID_int;
        else 
            control_in_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    control_in_TREADY_assign_proc : process(control_in_TVALID, regslice_both_control_in_V_data_U_ack_in)
    begin
        if (((control_in_TVALID = ap_const_logic_1) and (regslice_both_control_in_V_data_U_ack_in = ap_const_logic_1))) then 
            control_in_TREADY <= ap_const_logic_1;
        else 
            control_in_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    control_in_TREADY_int_assign_proc : process(ap_CS_fsm_state1, control_in_TVALID_int)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (control_in_TVALID_int = ap_const_logic_1))) then 
            control_in_TREADY_int <= ap_const_logic_1;
        else 
            control_in_TREADY_int <= ap_const_logic_0;
        end if; 
    end process;


    cosines_0_address0_assign_proc : process(ap_CS_fsm_state13, grp_mfcc_dct_fu_834_cosines_0_address0, grp_calc_stft_fu_894_cosines_0_address0, ap_CS_fsm_state8, ap_CS_fsm_state2, zext_ln46_fu_1166_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            cosines_0_address0 <= zext_ln46_fu_1166_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            cosines_0_address0 <= grp_calc_stft_fu_894_cosines_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cosines_0_address0 <= grp_mfcc_dct_fu_834_cosines_0_address0;
        else 
            cosines_0_address0 <= "XXXXXX";
        end if; 
    end process;


    cosines_0_ce0_assign_proc : process(ap_CS_fsm_state13, icmp_ln42_fu_1110_p2, grp_mfcc_dct_fu_834_cosines_0_ce0, grp_calc_stft_fu_894_cosines_0_ce0, ap_CS_fsm_state8, ap_CS_fsm_state2, cosines_in_TVALID_int)
    begin
        if ((not(((icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (cosines_in_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            cosines_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            cosines_0_ce0 <= grp_calc_stft_fu_894_cosines_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cosines_0_ce0 <= grp_mfcc_dct_fu_834_cosines_0_ce0;
        else 
            cosines_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cosines_0_we0_assign_proc : process(ap_CS_fsm_state13, icmp_ln42_fu_1110_p2, trunc_ln46_fu_1146_p1, cosines_in_TVALID_int)
    begin
        if ((not(((icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (cosines_in_TVALID_int = ap_const_logic_0))) and (trunc_ln46_fu_1146_p1 = ap_const_lv6_0) and (icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            cosines_0_we0 <= ap_const_logic_1;
        else 
            cosines_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cosines_10_address0_assign_proc : process(ap_CS_fsm_state13, grp_mfcc_dct_fu_834_cosines_10_address0, grp_calc_stft_fu_894_cosines_10_address0, ap_CS_fsm_state8, ap_CS_fsm_state2, zext_ln46_fu_1166_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            cosines_10_address0 <= zext_ln46_fu_1166_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            cosines_10_address0 <= grp_calc_stft_fu_894_cosines_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cosines_10_address0 <= grp_mfcc_dct_fu_834_cosines_10_address0;
        else 
            cosines_10_address0 <= "XXXXXX";
        end if; 
    end process;


    cosines_10_ce0_assign_proc : process(ap_CS_fsm_state13, icmp_ln42_fu_1110_p2, grp_mfcc_dct_fu_834_cosines_10_ce0, grp_calc_stft_fu_894_cosines_10_ce0, ap_CS_fsm_state8, ap_CS_fsm_state2, cosines_in_TVALID_int)
    begin
        if ((not(((icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (cosines_in_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            cosines_10_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            cosines_10_ce0 <= grp_calc_stft_fu_894_cosines_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cosines_10_ce0 <= grp_mfcc_dct_fu_834_cosines_10_ce0;
        else 
            cosines_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cosines_10_we0_assign_proc : process(ap_CS_fsm_state13, icmp_ln42_fu_1110_p2, trunc_ln46_fu_1146_p1, cosines_in_TVALID_int)
    begin
        if ((not(((icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (cosines_in_TVALID_int = ap_const_logic_0))) and (icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13) and (trunc_ln46_fu_1146_p1 = ap_const_lv6_A))) then 
            cosines_10_we0 <= ap_const_logic_1;
        else 
            cosines_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cosines_11_address0_assign_proc : process(ap_CS_fsm_state13, grp_mfcc_dct_fu_834_cosines_11_address0, grp_calc_stft_fu_894_cosines_11_address0, ap_CS_fsm_state8, ap_CS_fsm_state2, zext_ln46_fu_1166_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            cosines_11_address0 <= zext_ln46_fu_1166_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            cosines_11_address0 <= grp_calc_stft_fu_894_cosines_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cosines_11_address0 <= grp_mfcc_dct_fu_834_cosines_11_address0;
        else 
            cosines_11_address0 <= "XXXXXX";
        end if; 
    end process;


    cosines_11_ce0_assign_proc : process(ap_CS_fsm_state13, icmp_ln42_fu_1110_p2, grp_mfcc_dct_fu_834_cosines_11_ce0, grp_calc_stft_fu_894_cosines_11_ce0, ap_CS_fsm_state8, ap_CS_fsm_state2, cosines_in_TVALID_int)
    begin
        if ((not(((icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (cosines_in_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            cosines_11_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            cosines_11_ce0 <= grp_calc_stft_fu_894_cosines_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cosines_11_ce0 <= grp_mfcc_dct_fu_834_cosines_11_ce0;
        else 
            cosines_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cosines_11_we0_assign_proc : process(ap_CS_fsm_state13, icmp_ln42_fu_1110_p2, trunc_ln46_fu_1146_p1, cosines_in_TVALID_int)
    begin
        if ((not(((icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (cosines_in_TVALID_int = ap_const_logic_0))) and (icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13) and (trunc_ln46_fu_1146_p1 = ap_const_lv6_B))) then 
            cosines_11_we0 <= ap_const_logic_1;
        else 
            cosines_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cosines_12_address0_assign_proc : process(ap_CS_fsm_state13, grp_mfcc_dct_fu_834_cosines_12_address0, grp_calc_stft_fu_894_cosines_12_address0, ap_CS_fsm_state8, ap_CS_fsm_state2, zext_ln46_fu_1166_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            cosines_12_address0 <= zext_ln46_fu_1166_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            cosines_12_address0 <= grp_calc_stft_fu_894_cosines_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cosines_12_address0 <= grp_mfcc_dct_fu_834_cosines_12_address0;
        else 
            cosines_12_address0 <= "XXXXXX";
        end if; 
    end process;


    cosines_12_ce0_assign_proc : process(ap_CS_fsm_state13, icmp_ln42_fu_1110_p2, grp_mfcc_dct_fu_834_cosines_12_ce0, grp_calc_stft_fu_894_cosines_12_ce0, ap_CS_fsm_state8, ap_CS_fsm_state2, cosines_in_TVALID_int)
    begin
        if ((not(((icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (cosines_in_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            cosines_12_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            cosines_12_ce0 <= grp_calc_stft_fu_894_cosines_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cosines_12_ce0 <= grp_mfcc_dct_fu_834_cosines_12_ce0;
        else 
            cosines_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cosines_12_we0_assign_proc : process(ap_CS_fsm_state13, icmp_ln42_fu_1110_p2, trunc_ln46_fu_1146_p1, cosines_in_TVALID_int)
    begin
        if ((not(((icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (cosines_in_TVALID_int = ap_const_logic_0))) and (icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13) and (trunc_ln46_fu_1146_p1 = ap_const_lv6_C))) then 
            cosines_12_we0 <= ap_const_logic_1;
        else 
            cosines_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cosines_13_address0_assign_proc : process(ap_CS_fsm_state13, grp_mfcc_dct_fu_834_cosines_13_address0, grp_calc_stft_fu_894_cosines_13_address0, ap_CS_fsm_state8, ap_CS_fsm_state2, zext_ln46_fu_1166_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            cosines_13_address0 <= zext_ln46_fu_1166_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            cosines_13_address0 <= grp_calc_stft_fu_894_cosines_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cosines_13_address0 <= grp_mfcc_dct_fu_834_cosines_13_address0;
        else 
            cosines_13_address0 <= "XXXXXX";
        end if; 
    end process;


    cosines_13_ce0_assign_proc : process(ap_CS_fsm_state13, icmp_ln42_fu_1110_p2, grp_mfcc_dct_fu_834_cosines_13_ce0, grp_calc_stft_fu_894_cosines_13_ce0, ap_CS_fsm_state8, ap_CS_fsm_state2, cosines_in_TVALID_int)
    begin
        if ((not(((icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (cosines_in_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            cosines_13_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            cosines_13_ce0 <= grp_calc_stft_fu_894_cosines_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cosines_13_ce0 <= grp_mfcc_dct_fu_834_cosines_13_ce0;
        else 
            cosines_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cosines_13_we0_assign_proc : process(ap_CS_fsm_state13, icmp_ln42_fu_1110_p2, trunc_ln46_fu_1146_p1, cosines_in_TVALID_int)
    begin
        if ((not(((icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (cosines_in_TVALID_int = ap_const_logic_0))) and (icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13) and (trunc_ln46_fu_1146_p1 = ap_const_lv6_D))) then 
            cosines_13_we0 <= ap_const_logic_1;
        else 
            cosines_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cosines_14_address0_assign_proc : process(ap_CS_fsm_state13, grp_mfcc_dct_fu_834_cosines_14_address0, grp_calc_stft_fu_894_cosines_14_address0, ap_CS_fsm_state8, ap_CS_fsm_state2, zext_ln46_fu_1166_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            cosines_14_address0 <= zext_ln46_fu_1166_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            cosines_14_address0 <= grp_calc_stft_fu_894_cosines_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cosines_14_address0 <= grp_mfcc_dct_fu_834_cosines_14_address0;
        else 
            cosines_14_address0 <= "XXXXXX";
        end if; 
    end process;


    cosines_14_ce0_assign_proc : process(ap_CS_fsm_state13, icmp_ln42_fu_1110_p2, grp_mfcc_dct_fu_834_cosines_14_ce0, grp_calc_stft_fu_894_cosines_14_ce0, ap_CS_fsm_state8, ap_CS_fsm_state2, cosines_in_TVALID_int)
    begin
        if ((not(((icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (cosines_in_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            cosines_14_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            cosines_14_ce0 <= grp_calc_stft_fu_894_cosines_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cosines_14_ce0 <= grp_mfcc_dct_fu_834_cosines_14_ce0;
        else 
            cosines_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cosines_14_we0_assign_proc : process(ap_CS_fsm_state13, icmp_ln42_fu_1110_p2, trunc_ln46_fu_1146_p1, cosines_in_TVALID_int)
    begin
        if ((not(((icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (cosines_in_TVALID_int = ap_const_logic_0))) and (icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13) and (trunc_ln46_fu_1146_p1 = ap_const_lv6_E))) then 
            cosines_14_we0 <= ap_const_logic_1;
        else 
            cosines_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cosines_15_address0_assign_proc : process(ap_CS_fsm_state13, grp_mfcc_dct_fu_834_cosines_15_address0, grp_calc_stft_fu_894_cosines_15_address0, ap_CS_fsm_state8, ap_CS_fsm_state2, zext_ln46_fu_1166_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            cosines_15_address0 <= zext_ln46_fu_1166_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            cosines_15_address0 <= grp_calc_stft_fu_894_cosines_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cosines_15_address0 <= grp_mfcc_dct_fu_834_cosines_15_address0;
        else 
            cosines_15_address0 <= "XXXXXX";
        end if; 
    end process;


    cosines_15_ce0_assign_proc : process(ap_CS_fsm_state13, icmp_ln42_fu_1110_p2, grp_mfcc_dct_fu_834_cosines_15_ce0, grp_calc_stft_fu_894_cosines_15_ce0, ap_CS_fsm_state8, ap_CS_fsm_state2, cosines_in_TVALID_int)
    begin
        if ((not(((icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (cosines_in_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            cosines_15_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            cosines_15_ce0 <= grp_calc_stft_fu_894_cosines_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cosines_15_ce0 <= grp_mfcc_dct_fu_834_cosines_15_ce0;
        else 
            cosines_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cosines_15_we0_assign_proc : process(ap_CS_fsm_state13, icmp_ln42_fu_1110_p2, trunc_ln46_fu_1146_p1, cosines_in_TVALID_int)
    begin
        if ((not(((icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (cosines_in_TVALID_int = ap_const_logic_0))) and (icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13) and (trunc_ln46_fu_1146_p1 = ap_const_lv6_F))) then 
            cosines_15_we0 <= ap_const_logic_1;
        else 
            cosines_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cosines_16_address0_assign_proc : process(ap_CS_fsm_state13, grp_mfcc_dct_fu_834_cosines_16_address0, grp_calc_stft_fu_894_cosines_16_address0, ap_CS_fsm_state8, ap_CS_fsm_state2, zext_ln46_fu_1166_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            cosines_16_address0 <= zext_ln46_fu_1166_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            cosines_16_address0 <= grp_calc_stft_fu_894_cosines_16_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cosines_16_address0 <= grp_mfcc_dct_fu_834_cosines_16_address0;
        else 
            cosines_16_address0 <= "XXXXXX";
        end if; 
    end process;


    cosines_16_ce0_assign_proc : process(ap_CS_fsm_state13, icmp_ln42_fu_1110_p2, grp_mfcc_dct_fu_834_cosines_16_ce0, grp_calc_stft_fu_894_cosines_16_ce0, ap_CS_fsm_state8, ap_CS_fsm_state2, cosines_in_TVALID_int)
    begin
        if ((not(((icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (cosines_in_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            cosines_16_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            cosines_16_ce0 <= grp_calc_stft_fu_894_cosines_16_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cosines_16_ce0 <= grp_mfcc_dct_fu_834_cosines_16_ce0;
        else 
            cosines_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cosines_16_we0_assign_proc : process(ap_CS_fsm_state13, icmp_ln42_fu_1110_p2, trunc_ln46_fu_1146_p1, cosines_in_TVALID_int)
    begin
        if ((not(((icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (cosines_in_TVALID_int = ap_const_logic_0))) and (icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13) and (trunc_ln46_fu_1146_p1 = ap_const_lv6_10))) then 
            cosines_16_we0 <= ap_const_logic_1;
        else 
            cosines_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cosines_17_address0_assign_proc : process(ap_CS_fsm_state13, grp_mfcc_dct_fu_834_cosines_17_address0, grp_calc_stft_fu_894_cosines_17_address0, ap_CS_fsm_state8, ap_CS_fsm_state2, zext_ln46_fu_1166_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            cosines_17_address0 <= zext_ln46_fu_1166_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            cosines_17_address0 <= grp_calc_stft_fu_894_cosines_17_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cosines_17_address0 <= grp_mfcc_dct_fu_834_cosines_17_address0;
        else 
            cosines_17_address0 <= "XXXXXX";
        end if; 
    end process;


    cosines_17_ce0_assign_proc : process(ap_CS_fsm_state13, icmp_ln42_fu_1110_p2, grp_mfcc_dct_fu_834_cosines_17_ce0, grp_calc_stft_fu_894_cosines_17_ce0, ap_CS_fsm_state8, ap_CS_fsm_state2, cosines_in_TVALID_int)
    begin
        if ((not(((icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (cosines_in_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            cosines_17_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            cosines_17_ce0 <= grp_calc_stft_fu_894_cosines_17_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cosines_17_ce0 <= grp_mfcc_dct_fu_834_cosines_17_ce0;
        else 
            cosines_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cosines_17_we0_assign_proc : process(ap_CS_fsm_state13, icmp_ln42_fu_1110_p2, trunc_ln46_fu_1146_p1, cosines_in_TVALID_int)
    begin
        if ((not(((icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (cosines_in_TVALID_int = ap_const_logic_0))) and (icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13) and (trunc_ln46_fu_1146_p1 = ap_const_lv6_11))) then 
            cosines_17_we0 <= ap_const_logic_1;
        else 
            cosines_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cosines_18_address0_assign_proc : process(ap_CS_fsm_state13, grp_mfcc_dct_fu_834_cosines_18_address0, grp_calc_stft_fu_894_cosines_18_address0, ap_CS_fsm_state8, ap_CS_fsm_state2, zext_ln46_fu_1166_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            cosines_18_address0 <= zext_ln46_fu_1166_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            cosines_18_address0 <= grp_calc_stft_fu_894_cosines_18_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cosines_18_address0 <= grp_mfcc_dct_fu_834_cosines_18_address0;
        else 
            cosines_18_address0 <= "XXXXXX";
        end if; 
    end process;


    cosines_18_ce0_assign_proc : process(ap_CS_fsm_state13, icmp_ln42_fu_1110_p2, grp_mfcc_dct_fu_834_cosines_18_ce0, grp_calc_stft_fu_894_cosines_18_ce0, ap_CS_fsm_state8, ap_CS_fsm_state2, cosines_in_TVALID_int)
    begin
        if ((not(((icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (cosines_in_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            cosines_18_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            cosines_18_ce0 <= grp_calc_stft_fu_894_cosines_18_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cosines_18_ce0 <= grp_mfcc_dct_fu_834_cosines_18_ce0;
        else 
            cosines_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cosines_18_we0_assign_proc : process(ap_CS_fsm_state13, icmp_ln42_fu_1110_p2, trunc_ln46_fu_1146_p1, cosines_in_TVALID_int)
    begin
        if ((not(((icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (cosines_in_TVALID_int = ap_const_logic_0))) and (icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13) and (trunc_ln46_fu_1146_p1 = ap_const_lv6_12))) then 
            cosines_18_we0 <= ap_const_logic_1;
        else 
            cosines_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cosines_19_address0_assign_proc : process(ap_CS_fsm_state13, grp_mfcc_dct_fu_834_cosines_19_address0, grp_calc_stft_fu_894_cosines_19_address0, ap_CS_fsm_state8, ap_CS_fsm_state2, zext_ln46_fu_1166_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            cosines_19_address0 <= zext_ln46_fu_1166_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            cosines_19_address0 <= grp_calc_stft_fu_894_cosines_19_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cosines_19_address0 <= grp_mfcc_dct_fu_834_cosines_19_address0;
        else 
            cosines_19_address0 <= "XXXXXX";
        end if; 
    end process;


    cosines_19_ce0_assign_proc : process(ap_CS_fsm_state13, icmp_ln42_fu_1110_p2, grp_mfcc_dct_fu_834_cosines_19_ce0, grp_calc_stft_fu_894_cosines_19_ce0, ap_CS_fsm_state8, ap_CS_fsm_state2, cosines_in_TVALID_int)
    begin
        if ((not(((icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (cosines_in_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            cosines_19_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            cosines_19_ce0 <= grp_calc_stft_fu_894_cosines_19_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cosines_19_ce0 <= grp_mfcc_dct_fu_834_cosines_19_ce0;
        else 
            cosines_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cosines_19_we0_assign_proc : process(ap_CS_fsm_state13, icmp_ln42_fu_1110_p2, trunc_ln46_fu_1146_p1, cosines_in_TVALID_int)
    begin
        if ((not(((icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (cosines_in_TVALID_int = ap_const_logic_0))) and not((trunc_ln46_fu_1146_p1 = ap_const_lv6_0)) and not((trunc_ln46_fu_1146_p1 = ap_const_lv6_1)) and not((trunc_ln46_fu_1146_p1 = ap_const_lv6_2)) and not((trunc_ln46_fu_1146_p1 = ap_const_lv6_3)) and not((trunc_ln46_fu_1146_p1 = ap_const_lv6_4)) and not((trunc_ln46_fu_1146_p1 = ap_const_lv6_5)) and not((trunc_ln46_fu_1146_p1 = ap_const_lv6_6)) and not((trunc_ln46_fu_1146_p1 = ap_const_lv6_7)) and not((trunc_ln46_fu_1146_p1 = ap_const_lv6_8)) and not((trunc_ln46_fu_1146_p1 = ap_const_lv6_9)) and not((trunc_ln46_fu_1146_p1 = ap_const_lv6_A)) and not((trunc_ln46_fu_1146_p1 = ap_const_lv6_B)) and not((trunc_ln46_fu_1146_p1 = ap_const_lv6_C)) and not((trunc_ln46_fu_1146_p1 = ap_const_lv6_D)) and not((trunc_ln46_fu_1146_p1 = ap_const_lv6_E)) and not((trunc_ln46_fu_1146_p1 = ap_const_lv6_F)) and not((trunc_ln46_fu_1146_p1 = ap_const_lv6_10)) and not((trunc_ln46_fu_1146_p1 = ap_const_lv6_11)) and not((trunc_ln46_fu_1146_p1 = ap_const_lv6_12)) and (icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            cosines_19_we0 <= ap_const_logic_1;
        else 
            cosines_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cosines_1_address0_assign_proc : process(ap_CS_fsm_state13, grp_mfcc_dct_fu_834_cosines_1_address0, grp_calc_stft_fu_894_cosines_1_address0, ap_CS_fsm_state8, ap_CS_fsm_state2, zext_ln46_fu_1166_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            cosines_1_address0 <= zext_ln46_fu_1166_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            cosines_1_address0 <= grp_calc_stft_fu_894_cosines_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cosines_1_address0 <= grp_mfcc_dct_fu_834_cosines_1_address0;
        else 
            cosines_1_address0 <= "XXXXXX";
        end if; 
    end process;


    cosines_1_ce0_assign_proc : process(ap_CS_fsm_state13, icmp_ln42_fu_1110_p2, grp_mfcc_dct_fu_834_cosines_1_ce0, grp_calc_stft_fu_894_cosines_1_ce0, ap_CS_fsm_state8, ap_CS_fsm_state2, cosines_in_TVALID_int)
    begin
        if ((not(((icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (cosines_in_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            cosines_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            cosines_1_ce0 <= grp_calc_stft_fu_894_cosines_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cosines_1_ce0 <= grp_mfcc_dct_fu_834_cosines_1_ce0;
        else 
            cosines_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cosines_1_we0_assign_proc : process(ap_CS_fsm_state13, icmp_ln42_fu_1110_p2, trunc_ln46_fu_1146_p1, cosines_in_TVALID_int)
    begin
        if ((not(((icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (cosines_in_TVALID_int = ap_const_logic_0))) and (icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13) and (trunc_ln46_fu_1146_p1 = ap_const_lv6_1))) then 
            cosines_1_we0 <= ap_const_logic_1;
        else 
            cosines_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cosines_2_address0_assign_proc : process(ap_CS_fsm_state13, grp_mfcc_dct_fu_834_cosines_2_address0, grp_calc_stft_fu_894_cosines_2_address0, ap_CS_fsm_state8, ap_CS_fsm_state2, zext_ln46_fu_1166_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            cosines_2_address0 <= zext_ln46_fu_1166_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            cosines_2_address0 <= grp_calc_stft_fu_894_cosines_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cosines_2_address0 <= grp_mfcc_dct_fu_834_cosines_2_address0;
        else 
            cosines_2_address0 <= "XXXXXX";
        end if; 
    end process;


    cosines_2_ce0_assign_proc : process(ap_CS_fsm_state13, icmp_ln42_fu_1110_p2, grp_mfcc_dct_fu_834_cosines_2_ce0, grp_calc_stft_fu_894_cosines_2_ce0, ap_CS_fsm_state8, ap_CS_fsm_state2, cosines_in_TVALID_int)
    begin
        if ((not(((icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (cosines_in_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            cosines_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            cosines_2_ce0 <= grp_calc_stft_fu_894_cosines_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cosines_2_ce0 <= grp_mfcc_dct_fu_834_cosines_2_ce0;
        else 
            cosines_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cosines_2_we0_assign_proc : process(ap_CS_fsm_state13, icmp_ln42_fu_1110_p2, trunc_ln46_fu_1146_p1, cosines_in_TVALID_int)
    begin
        if ((not(((icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (cosines_in_TVALID_int = ap_const_logic_0))) and (icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13) and (trunc_ln46_fu_1146_p1 = ap_const_lv6_2))) then 
            cosines_2_we0 <= ap_const_logic_1;
        else 
            cosines_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cosines_3_address0_assign_proc : process(ap_CS_fsm_state13, grp_mfcc_dct_fu_834_cosines_3_address0, grp_calc_stft_fu_894_cosines_3_address0, ap_CS_fsm_state8, ap_CS_fsm_state2, zext_ln46_fu_1166_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            cosines_3_address0 <= zext_ln46_fu_1166_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            cosines_3_address0 <= grp_calc_stft_fu_894_cosines_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cosines_3_address0 <= grp_mfcc_dct_fu_834_cosines_3_address0;
        else 
            cosines_3_address0 <= "XXXXXX";
        end if; 
    end process;


    cosines_3_ce0_assign_proc : process(ap_CS_fsm_state13, icmp_ln42_fu_1110_p2, grp_mfcc_dct_fu_834_cosines_3_ce0, grp_calc_stft_fu_894_cosines_3_ce0, ap_CS_fsm_state8, ap_CS_fsm_state2, cosines_in_TVALID_int)
    begin
        if ((not(((icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (cosines_in_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            cosines_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            cosines_3_ce0 <= grp_calc_stft_fu_894_cosines_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cosines_3_ce0 <= grp_mfcc_dct_fu_834_cosines_3_ce0;
        else 
            cosines_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cosines_3_we0_assign_proc : process(ap_CS_fsm_state13, icmp_ln42_fu_1110_p2, trunc_ln46_fu_1146_p1, cosines_in_TVALID_int)
    begin
        if ((not(((icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (cosines_in_TVALID_int = ap_const_logic_0))) and (icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13) and (trunc_ln46_fu_1146_p1 = ap_const_lv6_3))) then 
            cosines_3_we0 <= ap_const_logic_1;
        else 
            cosines_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cosines_4_address0_assign_proc : process(ap_CS_fsm_state13, grp_mfcc_dct_fu_834_cosines_4_address0, grp_calc_stft_fu_894_cosines_4_address0, ap_CS_fsm_state8, ap_CS_fsm_state2, zext_ln46_fu_1166_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            cosines_4_address0 <= zext_ln46_fu_1166_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            cosines_4_address0 <= grp_calc_stft_fu_894_cosines_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cosines_4_address0 <= grp_mfcc_dct_fu_834_cosines_4_address0;
        else 
            cosines_4_address0 <= "XXXXXX";
        end if; 
    end process;


    cosines_4_ce0_assign_proc : process(ap_CS_fsm_state13, icmp_ln42_fu_1110_p2, grp_mfcc_dct_fu_834_cosines_4_ce0, grp_calc_stft_fu_894_cosines_4_ce0, ap_CS_fsm_state8, ap_CS_fsm_state2, cosines_in_TVALID_int)
    begin
        if ((not(((icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (cosines_in_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            cosines_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            cosines_4_ce0 <= grp_calc_stft_fu_894_cosines_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cosines_4_ce0 <= grp_mfcc_dct_fu_834_cosines_4_ce0;
        else 
            cosines_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cosines_4_we0_assign_proc : process(ap_CS_fsm_state13, icmp_ln42_fu_1110_p2, trunc_ln46_fu_1146_p1, cosines_in_TVALID_int)
    begin
        if ((not(((icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (cosines_in_TVALID_int = ap_const_logic_0))) and (icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13) and (trunc_ln46_fu_1146_p1 = ap_const_lv6_4))) then 
            cosines_4_we0 <= ap_const_logic_1;
        else 
            cosines_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cosines_5_address0_assign_proc : process(ap_CS_fsm_state13, grp_mfcc_dct_fu_834_cosines_5_address0, grp_calc_stft_fu_894_cosines_5_address0, ap_CS_fsm_state8, ap_CS_fsm_state2, zext_ln46_fu_1166_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            cosines_5_address0 <= zext_ln46_fu_1166_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            cosines_5_address0 <= grp_calc_stft_fu_894_cosines_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cosines_5_address0 <= grp_mfcc_dct_fu_834_cosines_5_address0;
        else 
            cosines_5_address0 <= "XXXXXX";
        end if; 
    end process;


    cosines_5_ce0_assign_proc : process(ap_CS_fsm_state13, icmp_ln42_fu_1110_p2, grp_mfcc_dct_fu_834_cosines_5_ce0, grp_calc_stft_fu_894_cosines_5_ce0, ap_CS_fsm_state8, ap_CS_fsm_state2, cosines_in_TVALID_int)
    begin
        if ((not(((icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (cosines_in_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            cosines_5_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            cosines_5_ce0 <= grp_calc_stft_fu_894_cosines_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cosines_5_ce0 <= grp_mfcc_dct_fu_834_cosines_5_ce0;
        else 
            cosines_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cosines_5_we0_assign_proc : process(ap_CS_fsm_state13, icmp_ln42_fu_1110_p2, trunc_ln46_fu_1146_p1, cosines_in_TVALID_int)
    begin
        if ((not(((icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (cosines_in_TVALID_int = ap_const_logic_0))) and (icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13) and (trunc_ln46_fu_1146_p1 = ap_const_lv6_5))) then 
            cosines_5_we0 <= ap_const_logic_1;
        else 
            cosines_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cosines_6_address0_assign_proc : process(ap_CS_fsm_state13, grp_mfcc_dct_fu_834_cosines_6_address0, grp_calc_stft_fu_894_cosines_6_address0, ap_CS_fsm_state8, ap_CS_fsm_state2, zext_ln46_fu_1166_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            cosines_6_address0 <= zext_ln46_fu_1166_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            cosines_6_address0 <= grp_calc_stft_fu_894_cosines_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cosines_6_address0 <= grp_mfcc_dct_fu_834_cosines_6_address0;
        else 
            cosines_6_address0 <= "XXXXXX";
        end if; 
    end process;


    cosines_6_ce0_assign_proc : process(ap_CS_fsm_state13, icmp_ln42_fu_1110_p2, grp_mfcc_dct_fu_834_cosines_6_ce0, grp_calc_stft_fu_894_cosines_6_ce0, ap_CS_fsm_state8, ap_CS_fsm_state2, cosines_in_TVALID_int)
    begin
        if ((not(((icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (cosines_in_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            cosines_6_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            cosines_6_ce0 <= grp_calc_stft_fu_894_cosines_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cosines_6_ce0 <= grp_mfcc_dct_fu_834_cosines_6_ce0;
        else 
            cosines_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cosines_6_we0_assign_proc : process(ap_CS_fsm_state13, icmp_ln42_fu_1110_p2, trunc_ln46_fu_1146_p1, cosines_in_TVALID_int)
    begin
        if ((not(((icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (cosines_in_TVALID_int = ap_const_logic_0))) and (icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13) and (trunc_ln46_fu_1146_p1 = ap_const_lv6_6))) then 
            cosines_6_we0 <= ap_const_logic_1;
        else 
            cosines_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cosines_7_address0_assign_proc : process(ap_CS_fsm_state13, grp_mfcc_dct_fu_834_cosines_7_address0, grp_calc_stft_fu_894_cosines_7_address0, ap_CS_fsm_state8, ap_CS_fsm_state2, zext_ln46_fu_1166_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            cosines_7_address0 <= zext_ln46_fu_1166_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            cosines_7_address0 <= grp_calc_stft_fu_894_cosines_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cosines_7_address0 <= grp_mfcc_dct_fu_834_cosines_7_address0;
        else 
            cosines_7_address0 <= "XXXXXX";
        end if; 
    end process;


    cosines_7_ce0_assign_proc : process(ap_CS_fsm_state13, icmp_ln42_fu_1110_p2, grp_mfcc_dct_fu_834_cosines_7_ce0, grp_calc_stft_fu_894_cosines_7_ce0, ap_CS_fsm_state8, ap_CS_fsm_state2, cosines_in_TVALID_int)
    begin
        if ((not(((icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (cosines_in_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            cosines_7_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            cosines_7_ce0 <= grp_calc_stft_fu_894_cosines_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cosines_7_ce0 <= grp_mfcc_dct_fu_834_cosines_7_ce0;
        else 
            cosines_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cosines_7_we0_assign_proc : process(ap_CS_fsm_state13, icmp_ln42_fu_1110_p2, trunc_ln46_fu_1146_p1, cosines_in_TVALID_int)
    begin
        if ((not(((icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (cosines_in_TVALID_int = ap_const_logic_0))) and (icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13) and (trunc_ln46_fu_1146_p1 = ap_const_lv6_7))) then 
            cosines_7_we0 <= ap_const_logic_1;
        else 
            cosines_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cosines_8_address0_assign_proc : process(ap_CS_fsm_state13, grp_mfcc_dct_fu_834_cosines_8_address0, grp_calc_stft_fu_894_cosines_8_address0, ap_CS_fsm_state8, ap_CS_fsm_state2, zext_ln46_fu_1166_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            cosines_8_address0 <= zext_ln46_fu_1166_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            cosines_8_address0 <= grp_calc_stft_fu_894_cosines_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cosines_8_address0 <= grp_mfcc_dct_fu_834_cosines_8_address0;
        else 
            cosines_8_address0 <= "XXXXXX";
        end if; 
    end process;


    cosines_8_ce0_assign_proc : process(ap_CS_fsm_state13, icmp_ln42_fu_1110_p2, grp_mfcc_dct_fu_834_cosines_8_ce0, grp_calc_stft_fu_894_cosines_8_ce0, ap_CS_fsm_state8, ap_CS_fsm_state2, cosines_in_TVALID_int)
    begin
        if ((not(((icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (cosines_in_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            cosines_8_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            cosines_8_ce0 <= grp_calc_stft_fu_894_cosines_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cosines_8_ce0 <= grp_mfcc_dct_fu_834_cosines_8_ce0;
        else 
            cosines_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cosines_8_we0_assign_proc : process(ap_CS_fsm_state13, icmp_ln42_fu_1110_p2, trunc_ln46_fu_1146_p1, cosines_in_TVALID_int)
    begin
        if ((not(((icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (cosines_in_TVALID_int = ap_const_logic_0))) and (icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13) and (trunc_ln46_fu_1146_p1 = ap_const_lv6_8))) then 
            cosines_8_we0 <= ap_const_logic_1;
        else 
            cosines_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cosines_9_address0_assign_proc : process(ap_CS_fsm_state13, grp_mfcc_dct_fu_834_cosines_9_address0, grp_calc_stft_fu_894_cosines_9_address0, ap_CS_fsm_state8, ap_CS_fsm_state2, zext_ln46_fu_1166_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            cosines_9_address0 <= zext_ln46_fu_1166_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            cosines_9_address0 <= grp_calc_stft_fu_894_cosines_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cosines_9_address0 <= grp_mfcc_dct_fu_834_cosines_9_address0;
        else 
            cosines_9_address0 <= "XXXXXX";
        end if; 
    end process;


    cosines_9_ce0_assign_proc : process(ap_CS_fsm_state13, icmp_ln42_fu_1110_p2, grp_mfcc_dct_fu_834_cosines_9_ce0, grp_calc_stft_fu_894_cosines_9_ce0, ap_CS_fsm_state8, ap_CS_fsm_state2, cosines_in_TVALID_int)
    begin
        if ((not(((icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (cosines_in_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            cosines_9_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            cosines_9_ce0 <= grp_calc_stft_fu_894_cosines_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cosines_9_ce0 <= grp_mfcc_dct_fu_834_cosines_9_ce0;
        else 
            cosines_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cosines_9_we0_assign_proc : process(ap_CS_fsm_state13, icmp_ln42_fu_1110_p2, trunc_ln46_fu_1146_p1, cosines_in_TVALID_int)
    begin
        if ((not(((icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (cosines_in_TVALID_int = ap_const_logic_0))) and (icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13) and (trunc_ln46_fu_1146_p1 = ap_const_lv6_9))) then 
            cosines_9_we0 <= ap_const_logic_1;
        else 
            cosines_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cosines_in_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state13, icmp_ln42_fu_1110_p2, cosines_in_TVALID_int)
    begin
        if (((icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            cosines_in_TDATA_blk_n <= cosines_in_TVALID_int;
        else 
            cosines_in_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    cosines_in_TREADY_assign_proc : process(cosines_in_TVALID, regslice_both_cosines_in_V_data_U_ack_in)
    begin
        if (((cosines_in_TVALID = ap_const_logic_1) and (regslice_both_cosines_in_V_data_U_ack_in = ap_const_logic_1))) then 
            cosines_in_TREADY <= ap_const_logic_1;
        else 
            cosines_in_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    cosines_in_TREADY_int_assign_proc : process(ap_CS_fsm_state13, icmp_ln42_fu_1110_p2, cosines_in_TVALID_int)
    begin
        if ((not(((icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (cosines_in_TVALID_int = ap_const_logic_0))) and (icmp_ln42_fu_1110_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            cosines_in_TREADY_int <= ap_const_logic_1;
        else 
            cosines_in_TREADY_int <= ap_const_logic_0;
        end if; 
    end process;


    data_in_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state15, icmp_ln49_fu_1210_p2, data_in_TVALID_int)
    begin
        if (((icmp_ln49_fu_1210_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            data_in_TDATA_blk_n <= data_in_TVALID_int;
        else 
            data_in_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_in_TREADY_assign_proc : process(data_in_TVALID, regslice_both_data_in_V_data_U_ack_in)
    begin
        if (((data_in_TVALID = ap_const_logic_1) and (regslice_both_data_in_V_data_U_ack_in = ap_const_logic_1))) then 
            data_in_TREADY <= ap_const_logic_1;
        else 
            data_in_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    data_in_TREADY_int_assign_proc : process(ap_CS_fsm_state15, icmp_ln49_fu_1210_p2, data_in_TVALID_int)
    begin
        if ((not(((icmp_ln49_fu_1210_p2 = ap_const_lv1_0) and (data_in_TVALID_int = ap_const_logic_0))) and (icmp_ln49_fu_1210_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            data_in_TREADY_int <= ap_const_logic_1;
        else 
            data_in_TREADY_int <= ap_const_logic_0;
        end if; 
    end process;


    data_out_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state12, data_out_TREADY_int)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            data_out_TDATA_blk_n <= data_out_TREADY_int;
        else 
            data_out_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    data_out_TLAST_int <= ap_const_logic_0;
    data_out_TVALID <= regslice_both_data_out_V_data_U_vld_out;

    data_out_TVALID_int_assign_proc : process(ap_CS_fsm_state11, data_out_TREADY_int)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (data_out_TREADY_int = ap_const_logic_1))) then 
            data_out_TVALID_int <= ap_const_logic_1;
        else 
            data_out_TVALID_int <= ap_const_logic_0;
        end if; 
    end process;

    dct_out_0_address0 <= sext_ln75_fu_1093_p1(8 - 1 downto 0);

    dct_out_0_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            dct_out_0_ce0 <= ap_const_logic_1;
        else 
            dct_out_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dct_out_0_ce1_assign_proc : process(grp_mfcc_dct_fu_834_dct_out_0_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            dct_out_0_ce1 <= grp_mfcc_dct_fu_834_dct_out_0_ce1;
        else 
            dct_out_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dct_out_0_we1_assign_proc : process(grp_mfcc_dct_fu_834_dct_out_0_we1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            dct_out_0_we1 <= grp_mfcc_dct_fu_834_dct_out_0_we1;
        else 
            dct_out_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    dct_out_1_address0 <= sext_ln75_fu_1093_p1(8 - 1 downto 0);

    dct_out_1_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            dct_out_1_ce0 <= ap_const_logic_1;
        else 
            dct_out_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dct_out_1_ce1_assign_proc : process(grp_mfcc_dct_fu_834_dct_out_1_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            dct_out_1_ce1 <= grp_mfcc_dct_fu_834_dct_out_1_ce1;
        else 
            dct_out_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dct_out_1_we1_assign_proc : process(grp_mfcc_dct_fu_834_dct_out_1_we1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            dct_out_1_we1 <= grp_mfcc_dct_fu_834_dct_out_1_we1;
        else 
            dct_out_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    dct_out_2_address0 <= zext_ln75_4_fu_1104_p1(7 - 1 downto 0);

    dct_out_2_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            dct_out_2_ce0 <= ap_const_logic_1;
        else 
            dct_out_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dct_out_2_ce1_assign_proc : process(grp_mfcc_dct_fu_834_dct_out_2_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            dct_out_2_ce1 <= grp_mfcc_dct_fu_834_dct_out_2_ce1;
        else 
            dct_out_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dct_out_2_we1_assign_proc : process(grp_mfcc_dct_fu_834_dct_out_2_we1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            dct_out_2_we1 <= grp_mfcc_dct_fu_834_dct_out_2_we1;
        else 
            dct_out_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    dct_out_3_address0 <= zext_ln75_4_fu_1104_p1(7 - 1 downto 0);

    dct_out_3_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            dct_out_3_ce0 <= ap_const_logic_1;
        else 
            dct_out_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dct_out_3_ce1_assign_proc : process(grp_mfcc_dct_fu_834_dct_out_3_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            dct_out_3_ce1 <= grp_mfcc_dct_fu_834_dct_out_3_ce1;
        else 
            dct_out_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dct_out_3_we1_assign_proc : process(grp_mfcc_dct_fu_834_dct_out_3_we1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            dct_out_3_we1 <= grp_mfcc_dct_fu_834_dct_out_3_we1;
        else 
            dct_out_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    fbank_out_0_address0_assign_proc : process(grp_mfcc_dct_fu_834_fbank_out_0_address0, grp_mfcc_log_fu_962_fbank_out_0_address0, grp_fbank_fu_974_output_0_address0, ap_CS_fsm_state8, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            fbank_out_0_address0 <= grp_fbank_fu_974_output_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            fbank_out_0_address0 <= grp_mfcc_log_fu_962_fbank_out_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            fbank_out_0_address0 <= grp_mfcc_dct_fu_834_fbank_out_0_address0;
        else 
            fbank_out_0_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    fbank_out_0_address1_assign_proc : process(grp_mfcc_dct_fu_834_fbank_out_0_address1, grp_mfcc_log_fu_962_fbank_out_0_address1, grp_fbank_fu_974_output_0_address1, ap_CS_fsm_state8, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            fbank_out_0_address1 <= grp_fbank_fu_974_output_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            fbank_out_0_address1 <= grp_mfcc_log_fu_962_fbank_out_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            fbank_out_0_address1 <= grp_mfcc_dct_fu_834_fbank_out_0_address1;
        else 
            fbank_out_0_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    fbank_out_0_ce0_assign_proc : process(grp_mfcc_dct_fu_834_fbank_out_0_ce0, grp_mfcc_log_fu_962_fbank_out_0_ce0, grp_fbank_fu_974_output_0_ce0, ap_CS_fsm_state8, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            fbank_out_0_ce0 <= grp_fbank_fu_974_output_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            fbank_out_0_ce0 <= grp_mfcc_log_fu_962_fbank_out_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            fbank_out_0_ce0 <= grp_mfcc_dct_fu_834_fbank_out_0_ce0;
        else 
            fbank_out_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    fbank_out_0_ce1_assign_proc : process(grp_mfcc_dct_fu_834_fbank_out_0_ce1, grp_mfcc_log_fu_962_fbank_out_0_ce1, grp_fbank_fu_974_output_0_ce1, ap_CS_fsm_state8, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            fbank_out_0_ce1 <= grp_fbank_fu_974_output_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            fbank_out_0_ce1 <= grp_mfcc_log_fu_962_fbank_out_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            fbank_out_0_ce1 <= grp_mfcc_dct_fu_834_fbank_out_0_ce1;
        else 
            fbank_out_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    fbank_out_0_d1_assign_proc : process(grp_mfcc_log_fu_962_fbank_out_0_d1, grp_fbank_fu_974_output_0_d1, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            fbank_out_0_d1 <= grp_fbank_fu_974_output_0_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            fbank_out_0_d1 <= grp_mfcc_log_fu_962_fbank_out_0_d1;
        else 
            fbank_out_0_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    fbank_out_0_we1_assign_proc : process(grp_mfcc_log_fu_962_fbank_out_0_we1, grp_fbank_fu_974_output_0_we1, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            fbank_out_0_we1 <= grp_fbank_fu_974_output_0_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            fbank_out_0_we1 <= grp_mfcc_log_fu_962_fbank_out_0_we1;
        else 
            fbank_out_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    fbank_out_1_address0_assign_proc : process(grp_mfcc_dct_fu_834_fbank_out_1_address0, grp_mfcc_log_fu_962_fbank_out_1_address0, grp_fbank_fu_974_output_1_address0, ap_CS_fsm_state8, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            fbank_out_1_address0 <= grp_fbank_fu_974_output_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            fbank_out_1_address0 <= grp_mfcc_log_fu_962_fbank_out_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            fbank_out_1_address0 <= grp_mfcc_dct_fu_834_fbank_out_1_address0;
        else 
            fbank_out_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    fbank_out_1_address1_assign_proc : process(grp_mfcc_dct_fu_834_fbank_out_1_address1, grp_mfcc_log_fu_962_fbank_out_1_address1, grp_fbank_fu_974_output_1_address1, ap_CS_fsm_state8, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            fbank_out_1_address1 <= grp_fbank_fu_974_output_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            fbank_out_1_address1 <= grp_mfcc_log_fu_962_fbank_out_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            fbank_out_1_address1 <= grp_mfcc_dct_fu_834_fbank_out_1_address1;
        else 
            fbank_out_1_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    fbank_out_1_ce0_assign_proc : process(grp_mfcc_dct_fu_834_fbank_out_1_ce0, grp_mfcc_log_fu_962_fbank_out_1_ce0, grp_fbank_fu_974_output_1_ce0, ap_CS_fsm_state8, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            fbank_out_1_ce0 <= grp_fbank_fu_974_output_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            fbank_out_1_ce0 <= grp_mfcc_log_fu_962_fbank_out_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            fbank_out_1_ce0 <= grp_mfcc_dct_fu_834_fbank_out_1_ce0;
        else 
            fbank_out_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    fbank_out_1_ce1_assign_proc : process(grp_mfcc_dct_fu_834_fbank_out_1_ce1, grp_mfcc_log_fu_962_fbank_out_1_ce1, grp_fbank_fu_974_output_1_ce1, ap_CS_fsm_state8, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            fbank_out_1_ce1 <= grp_fbank_fu_974_output_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            fbank_out_1_ce1 <= grp_mfcc_log_fu_962_fbank_out_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            fbank_out_1_ce1 <= grp_mfcc_dct_fu_834_fbank_out_1_ce1;
        else 
            fbank_out_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    fbank_out_1_d1_assign_proc : process(grp_mfcc_log_fu_962_fbank_out_1_d1, grp_fbank_fu_974_output_1_d1, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            fbank_out_1_d1 <= grp_fbank_fu_974_output_1_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            fbank_out_1_d1 <= grp_mfcc_log_fu_962_fbank_out_1_d1;
        else 
            fbank_out_1_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    fbank_out_1_we1_assign_proc : process(grp_mfcc_log_fu_962_fbank_out_1_we1, grp_fbank_fu_974_output_1_we1, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            fbank_out_1_we1 <= grp_fbank_fu_974_output_1_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            fbank_out_1_we1 <= grp_mfcc_log_fu_962_fbank_out_1_we1;
        else 
            fbank_out_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    fbank_out_2_address0_assign_proc : process(grp_mfcc_dct_fu_834_fbank_out_2_address0, grp_mfcc_log_fu_962_fbank_out_2_address0, grp_fbank_fu_974_output_2_address0, ap_CS_fsm_state8, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            fbank_out_2_address0 <= grp_fbank_fu_974_output_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            fbank_out_2_address0 <= grp_mfcc_log_fu_962_fbank_out_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            fbank_out_2_address0 <= grp_mfcc_dct_fu_834_fbank_out_2_address0;
        else 
            fbank_out_2_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    fbank_out_2_address1_assign_proc : process(grp_mfcc_dct_fu_834_fbank_out_2_address1, grp_mfcc_log_fu_962_fbank_out_2_address1, grp_fbank_fu_974_output_2_address1, ap_CS_fsm_state8, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            fbank_out_2_address1 <= grp_fbank_fu_974_output_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            fbank_out_2_address1 <= grp_mfcc_log_fu_962_fbank_out_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            fbank_out_2_address1 <= grp_mfcc_dct_fu_834_fbank_out_2_address1;
        else 
            fbank_out_2_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    fbank_out_2_ce0_assign_proc : process(grp_mfcc_dct_fu_834_fbank_out_2_ce0, grp_mfcc_log_fu_962_fbank_out_2_ce0, grp_fbank_fu_974_output_2_ce0, ap_CS_fsm_state8, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            fbank_out_2_ce0 <= grp_fbank_fu_974_output_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            fbank_out_2_ce0 <= grp_mfcc_log_fu_962_fbank_out_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            fbank_out_2_ce0 <= grp_mfcc_dct_fu_834_fbank_out_2_ce0;
        else 
            fbank_out_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    fbank_out_2_ce1_assign_proc : process(grp_mfcc_dct_fu_834_fbank_out_2_ce1, grp_mfcc_log_fu_962_fbank_out_2_ce1, grp_fbank_fu_974_output_2_ce1, ap_CS_fsm_state8, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            fbank_out_2_ce1 <= grp_fbank_fu_974_output_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            fbank_out_2_ce1 <= grp_mfcc_log_fu_962_fbank_out_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            fbank_out_2_ce1 <= grp_mfcc_dct_fu_834_fbank_out_2_ce1;
        else 
            fbank_out_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    fbank_out_2_d1_assign_proc : process(grp_mfcc_log_fu_962_fbank_out_2_d1, grp_fbank_fu_974_output_2_d1, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            fbank_out_2_d1 <= grp_fbank_fu_974_output_2_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            fbank_out_2_d1 <= grp_mfcc_log_fu_962_fbank_out_2_d1;
        else 
            fbank_out_2_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    fbank_out_2_we1_assign_proc : process(grp_mfcc_log_fu_962_fbank_out_2_we1, grp_fbank_fu_974_output_2_we1, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            fbank_out_2_we1 <= grp_fbank_fu_974_output_2_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            fbank_out_2_we1 <= grp_mfcc_log_fu_962_fbank_out_2_we1;
        else 
            fbank_out_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    fbank_out_3_address0_assign_proc : process(grp_mfcc_dct_fu_834_fbank_out_3_address0, grp_mfcc_log_fu_962_fbank_out_3_address0, grp_fbank_fu_974_output_3_address0, ap_CS_fsm_state8, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            fbank_out_3_address0 <= grp_fbank_fu_974_output_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            fbank_out_3_address0 <= grp_mfcc_log_fu_962_fbank_out_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            fbank_out_3_address0 <= grp_mfcc_dct_fu_834_fbank_out_3_address0;
        else 
            fbank_out_3_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    fbank_out_3_address1_assign_proc : process(grp_mfcc_dct_fu_834_fbank_out_3_address1, grp_mfcc_log_fu_962_fbank_out_3_address1, grp_fbank_fu_974_output_3_address1, ap_CS_fsm_state8, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            fbank_out_3_address1 <= grp_fbank_fu_974_output_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            fbank_out_3_address1 <= grp_mfcc_log_fu_962_fbank_out_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            fbank_out_3_address1 <= grp_mfcc_dct_fu_834_fbank_out_3_address1;
        else 
            fbank_out_3_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    fbank_out_3_ce0_assign_proc : process(grp_mfcc_dct_fu_834_fbank_out_3_ce0, grp_mfcc_log_fu_962_fbank_out_3_ce0, grp_fbank_fu_974_output_3_ce0, ap_CS_fsm_state8, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            fbank_out_3_ce0 <= grp_fbank_fu_974_output_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            fbank_out_3_ce0 <= grp_mfcc_log_fu_962_fbank_out_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            fbank_out_3_ce0 <= grp_mfcc_dct_fu_834_fbank_out_3_ce0;
        else 
            fbank_out_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    fbank_out_3_ce1_assign_proc : process(grp_mfcc_dct_fu_834_fbank_out_3_ce1, grp_mfcc_log_fu_962_fbank_out_3_ce1, grp_fbank_fu_974_output_3_ce1, ap_CS_fsm_state8, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            fbank_out_3_ce1 <= grp_fbank_fu_974_output_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            fbank_out_3_ce1 <= grp_mfcc_log_fu_962_fbank_out_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            fbank_out_3_ce1 <= grp_mfcc_dct_fu_834_fbank_out_3_ce1;
        else 
            fbank_out_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    fbank_out_3_d1_assign_proc : process(grp_mfcc_log_fu_962_fbank_out_3_d1, grp_fbank_fu_974_output_3_d1, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            fbank_out_3_d1 <= grp_fbank_fu_974_output_3_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            fbank_out_3_d1 <= grp_mfcc_log_fu_962_fbank_out_3_d1;
        else 
            fbank_out_3_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    fbank_out_3_we1_assign_proc : process(grp_mfcc_log_fu_962_fbank_out_3_we1, grp_fbank_fu_974_output_3_we1, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            fbank_out_3_we1 <= grp_fbank_fu_974_output_3_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            fbank_out_3_we1 <= grp_mfcc_log_fu_962_fbank_out_3_we1;
        else 
            fbank_out_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    grp_calc_stft_fu_894_ap_start <= grp_calc_stft_fu_894_ap_start_reg;
    grp_fbank_fu_974_ap_start <= grp_fbank_fu_974_ap_start_reg;
    grp_mfcc_dct_fu_834_ap_start <= grp_mfcc_dct_fu_834_ap_start_reg;
    grp_mfcc_log_fu_962_ap_start <= grp_mfcc_log_fu_962_ap_start_reg;
    i_1_fu_1116_p2 <= std_logic_vector(unsigned(i_0_reg_789) + unsigned(ap_const_lv11_1));
    i_2_fu_1216_p2 <= std_logic_vector(unsigned(i1_0_reg_823) + unsigned(ap_const_lv14_1));
    i_fu_1014_p2 <= std_logic_vector(unsigned(i3_0_reg_747) + unsigned(ap_const_lv6_1));
    icmp_ln39_fu_1002_p2 <= "1" when (control_in_TDATA_int = ap_const_lv16_0) else "0";
    icmp_ln42_1_fu_1196_p2 <= "1" when (unsigned(add_ln42_1_fu_1190_p2) < unsigned(ap_const_lv11_14)) else "0";
    icmp_ln42_fu_1110_p2 <= "1" when (i_0_reg_789 = ap_const_lv11_410) else "0";
    icmp_ln49_fu_1210_p2 <= "1" when (i1_0_reg_823 = ap_const_lv14_3E80) else "0";
    icmp_ln72_fu_1008_p2 <= "1" when (i3_0_reg_747 = ap_const_lv6_31) else "0";
    icmp_ln73_fu_1054_p2 <= "1" when (j_0_reg_758 = ap_const_lv4_A) else "0";
    j_fu_1060_p2 <= std_logic_vector(unsigned(j_0_reg_758) + unsigned(ap_const_lv4_1));
    lshr_ln_fu_1238_p4 <= i1_0_reg_823(13 downto 3);
    select_ln42_fu_1202_p3 <= 
        add_ln42_1_fu_1190_p2 when (icmp_ln42_1_fu_1196_p2(0) = '1') else 
        ap_const_lv11_0;
        sext_ln75_fu_1093_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln75_fu_1088_p2),64));

    signal_in_0_address1 <= zext_ln53_fu_1248_p1(11 - 1 downto 0);

    signal_in_0_ce0_assign_proc : process(grp_calc_stft_fu_894_signal_0_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            signal_in_0_ce0 <= grp_calc_stft_fu_894_signal_0_ce0;
        else 
            signal_in_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    signal_in_0_ce1_assign_proc : process(ap_CS_fsm_state15, icmp_ln49_fu_1210_p2, data_in_TVALID_int)
    begin
        if ((not(((icmp_ln49_fu_1210_p2 = ap_const_lv1_0) and (data_in_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            signal_in_0_ce1 <= ap_const_logic_1;
        else 
            signal_in_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    signal_in_0_we1_assign_proc : process(ap_CS_fsm_state15, icmp_ln49_fu_1210_p2, trunc_ln53_fu_1234_p1, data_in_TVALID_int)
    begin
        if ((not(((icmp_ln49_fu_1210_p2 = ap_const_lv1_0) and (data_in_TVALID_int = ap_const_logic_0))) and (icmp_ln49_fu_1210_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15) and (trunc_ln53_fu_1234_p1 = ap_const_lv3_0))) then 
            signal_in_0_we1 <= ap_const_logic_1;
        else 
            signal_in_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    signal_in_1_address1 <= zext_ln53_fu_1248_p1(11 - 1 downto 0);

    signal_in_1_ce0_assign_proc : process(grp_calc_stft_fu_894_signal_1_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            signal_in_1_ce0 <= grp_calc_stft_fu_894_signal_1_ce0;
        else 
            signal_in_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    signal_in_1_ce1_assign_proc : process(ap_CS_fsm_state15, icmp_ln49_fu_1210_p2, data_in_TVALID_int)
    begin
        if ((not(((icmp_ln49_fu_1210_p2 = ap_const_lv1_0) and (data_in_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            signal_in_1_ce1 <= ap_const_logic_1;
        else 
            signal_in_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    signal_in_1_we1_assign_proc : process(ap_CS_fsm_state15, icmp_ln49_fu_1210_p2, trunc_ln53_fu_1234_p1, data_in_TVALID_int)
    begin
        if ((not(((icmp_ln49_fu_1210_p2 = ap_const_lv1_0) and (data_in_TVALID_int = ap_const_logic_0))) and (icmp_ln49_fu_1210_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15) and (trunc_ln53_fu_1234_p1 = ap_const_lv3_1))) then 
            signal_in_1_we1 <= ap_const_logic_1;
        else 
            signal_in_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    signal_in_2_address1 <= zext_ln53_fu_1248_p1(11 - 1 downto 0);

    signal_in_2_ce0_assign_proc : process(grp_calc_stft_fu_894_signal_2_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            signal_in_2_ce0 <= grp_calc_stft_fu_894_signal_2_ce0;
        else 
            signal_in_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    signal_in_2_ce1_assign_proc : process(ap_CS_fsm_state15, icmp_ln49_fu_1210_p2, data_in_TVALID_int)
    begin
        if ((not(((icmp_ln49_fu_1210_p2 = ap_const_lv1_0) and (data_in_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            signal_in_2_ce1 <= ap_const_logic_1;
        else 
            signal_in_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    signal_in_2_we1_assign_proc : process(ap_CS_fsm_state15, icmp_ln49_fu_1210_p2, trunc_ln53_fu_1234_p1, data_in_TVALID_int)
    begin
        if ((not(((icmp_ln49_fu_1210_p2 = ap_const_lv1_0) and (data_in_TVALID_int = ap_const_logic_0))) and (icmp_ln49_fu_1210_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15) and (trunc_ln53_fu_1234_p1 = ap_const_lv3_2))) then 
            signal_in_2_we1 <= ap_const_logic_1;
        else 
            signal_in_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    signal_in_3_address1 <= zext_ln53_fu_1248_p1(11 - 1 downto 0);

    signal_in_3_ce0_assign_proc : process(grp_calc_stft_fu_894_signal_3_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            signal_in_3_ce0 <= grp_calc_stft_fu_894_signal_3_ce0;
        else 
            signal_in_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    signal_in_3_ce1_assign_proc : process(ap_CS_fsm_state15, icmp_ln49_fu_1210_p2, data_in_TVALID_int)
    begin
        if ((not(((icmp_ln49_fu_1210_p2 = ap_const_lv1_0) and (data_in_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            signal_in_3_ce1 <= ap_const_logic_1;
        else 
            signal_in_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    signal_in_3_we1_assign_proc : process(ap_CS_fsm_state15, icmp_ln49_fu_1210_p2, trunc_ln53_fu_1234_p1, data_in_TVALID_int)
    begin
        if ((not(((icmp_ln49_fu_1210_p2 = ap_const_lv1_0) and (data_in_TVALID_int = ap_const_logic_0))) and (icmp_ln49_fu_1210_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15) and (trunc_ln53_fu_1234_p1 = ap_const_lv3_3))) then 
            signal_in_3_we1 <= ap_const_logic_1;
        else 
            signal_in_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    signal_in_4_address1 <= zext_ln53_fu_1248_p1(11 - 1 downto 0);

    signal_in_4_ce0_assign_proc : process(grp_calc_stft_fu_894_signal_4_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            signal_in_4_ce0 <= grp_calc_stft_fu_894_signal_4_ce0;
        else 
            signal_in_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    signal_in_4_ce1_assign_proc : process(ap_CS_fsm_state15, icmp_ln49_fu_1210_p2, data_in_TVALID_int)
    begin
        if ((not(((icmp_ln49_fu_1210_p2 = ap_const_lv1_0) and (data_in_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            signal_in_4_ce1 <= ap_const_logic_1;
        else 
            signal_in_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    signal_in_4_we1_assign_proc : process(ap_CS_fsm_state15, icmp_ln49_fu_1210_p2, trunc_ln53_fu_1234_p1, data_in_TVALID_int)
    begin
        if ((not(((icmp_ln49_fu_1210_p2 = ap_const_lv1_0) and (data_in_TVALID_int = ap_const_logic_0))) and (icmp_ln49_fu_1210_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15) and (trunc_ln53_fu_1234_p1 = ap_const_lv3_4))) then 
            signal_in_4_we1 <= ap_const_logic_1;
        else 
            signal_in_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    signal_in_5_address1 <= zext_ln53_fu_1248_p1(11 - 1 downto 0);

    signal_in_5_ce0_assign_proc : process(grp_calc_stft_fu_894_signal_5_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            signal_in_5_ce0 <= grp_calc_stft_fu_894_signal_5_ce0;
        else 
            signal_in_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    signal_in_5_ce1_assign_proc : process(ap_CS_fsm_state15, icmp_ln49_fu_1210_p2, data_in_TVALID_int)
    begin
        if ((not(((icmp_ln49_fu_1210_p2 = ap_const_lv1_0) and (data_in_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            signal_in_5_ce1 <= ap_const_logic_1;
        else 
            signal_in_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    signal_in_5_we1_assign_proc : process(ap_CS_fsm_state15, icmp_ln49_fu_1210_p2, trunc_ln53_fu_1234_p1, data_in_TVALID_int)
    begin
        if ((not(((icmp_ln49_fu_1210_p2 = ap_const_lv1_0) and (data_in_TVALID_int = ap_const_logic_0))) and (icmp_ln49_fu_1210_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15) and (trunc_ln53_fu_1234_p1 = ap_const_lv3_5))) then 
            signal_in_5_we1 <= ap_const_logic_1;
        else 
            signal_in_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    signal_in_6_address1 <= zext_ln53_fu_1248_p1(11 - 1 downto 0);

    signal_in_6_ce0_assign_proc : process(grp_calc_stft_fu_894_signal_6_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            signal_in_6_ce0 <= grp_calc_stft_fu_894_signal_6_ce0;
        else 
            signal_in_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    signal_in_6_ce1_assign_proc : process(ap_CS_fsm_state15, icmp_ln49_fu_1210_p2, data_in_TVALID_int)
    begin
        if ((not(((icmp_ln49_fu_1210_p2 = ap_const_lv1_0) and (data_in_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            signal_in_6_ce1 <= ap_const_logic_1;
        else 
            signal_in_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    signal_in_6_we1_assign_proc : process(ap_CS_fsm_state15, icmp_ln49_fu_1210_p2, trunc_ln53_fu_1234_p1, data_in_TVALID_int)
    begin
        if ((not(((icmp_ln49_fu_1210_p2 = ap_const_lv1_0) and (data_in_TVALID_int = ap_const_logic_0))) and (icmp_ln49_fu_1210_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15) and (trunc_ln53_fu_1234_p1 = ap_const_lv3_6))) then 
            signal_in_6_we1 <= ap_const_logic_1;
        else 
            signal_in_6_we1 <= ap_const_logic_0;
        end if; 
    end process;

    signal_in_7_address1 <= zext_ln53_fu_1248_p1(11 - 1 downto 0);

    signal_in_7_ce0_assign_proc : process(grp_calc_stft_fu_894_signal_7_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            signal_in_7_ce0 <= grp_calc_stft_fu_894_signal_7_ce0;
        else 
            signal_in_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    signal_in_7_ce1_assign_proc : process(ap_CS_fsm_state15, icmp_ln49_fu_1210_p2, data_in_TVALID_int)
    begin
        if ((not(((icmp_ln49_fu_1210_p2 = ap_const_lv1_0) and (data_in_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            signal_in_7_ce1 <= ap_const_logic_1;
        else 
            signal_in_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    signal_in_7_we1_assign_proc : process(ap_CS_fsm_state15, icmp_ln49_fu_1210_p2, trunc_ln53_fu_1234_p1, data_in_TVALID_int)
    begin
        if ((not(((icmp_ln49_fu_1210_p2 = ap_const_lv1_0) and (data_in_TVALID_int = ap_const_logic_0))) and (icmp_ln49_fu_1210_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15) and (trunc_ln53_fu_1234_p1 = ap_const_lv3_7))) then 
            signal_in_7_we1 <= ap_const_logic_1;
        else 
            signal_in_7_we1 <= ap_const_logic_0;
        end if; 
    end process;


    spectrogram_0_ce0_assign_proc : process(grp_fbank_fu_974_spectrogram_0_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            spectrogram_0_ce0 <= grp_fbank_fu_974_spectrogram_0_ce0;
        else 
            spectrogram_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    spectrogram_0_ce1_assign_proc : process(grp_calc_stft_fu_894_spectrogram_0_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            spectrogram_0_ce1 <= grp_calc_stft_fu_894_spectrogram_0_ce1;
        else 
            spectrogram_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    spectrogram_0_we1_assign_proc : process(grp_calc_stft_fu_894_spectrogram_0_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            spectrogram_0_we1 <= grp_calc_stft_fu_894_spectrogram_0_we1;
        else 
            spectrogram_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    spectrogram_1_ce0_assign_proc : process(grp_fbank_fu_974_spectrogram_1_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            spectrogram_1_ce0 <= grp_fbank_fu_974_spectrogram_1_ce0;
        else 
            spectrogram_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    spectrogram_1_ce1_assign_proc : process(grp_calc_stft_fu_894_spectrogram_1_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            spectrogram_1_ce1 <= grp_calc_stft_fu_894_spectrogram_1_ce1;
        else 
            spectrogram_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    spectrogram_1_we1_assign_proc : process(grp_calc_stft_fu_894_spectrogram_1_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            spectrogram_1_we1 <= grp_calc_stft_fu_894_spectrogram_1_we1;
        else 
            spectrogram_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    spectrogram_2_ce0_assign_proc : process(grp_fbank_fu_974_spectrogram_2_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            spectrogram_2_ce0 <= grp_fbank_fu_974_spectrogram_2_ce0;
        else 
            spectrogram_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    spectrogram_2_ce1_assign_proc : process(grp_calc_stft_fu_894_spectrogram_2_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            spectrogram_2_ce1 <= grp_calc_stft_fu_894_spectrogram_2_ce1;
        else 
            spectrogram_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    spectrogram_2_we1_assign_proc : process(grp_calc_stft_fu_894_spectrogram_2_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            spectrogram_2_we1 <= grp_calc_stft_fu_894_spectrogram_2_we1;
        else 
            spectrogram_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    spectrogram_3_ce0_assign_proc : process(grp_fbank_fu_974_spectrogram_3_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            spectrogram_3_ce0 <= grp_fbank_fu_974_spectrogram_3_ce0;
        else 
            spectrogram_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    spectrogram_3_ce1_assign_proc : process(grp_calc_stft_fu_894_spectrogram_3_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            spectrogram_3_ce1 <= grp_calc_stft_fu_894_spectrogram_3_ce1;
        else 
            spectrogram_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    spectrogram_3_we1_assign_proc : process(grp_calc_stft_fu_894_spectrogram_3_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            spectrogram_3_we1 <= grp_calc_stft_fu_894_spectrogram_3_we1;
        else 
            spectrogram_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln75_fu_1036_p2 <= std_logic_vector(unsigned(zext_ln75_1_fu_1032_p1) - unsigned(zext_ln75_fu_1020_p1));
    tmp_1_fu_1042_p3 <= (i3_0_reg_747 & ap_const_lv1_0);
    tmp_2_fu_1156_p4 <= phi_mul_reg_800(21 downto 16);
    tmp_3_fu_1070_p4 <= j_0_reg_758(3 downto 2);
    tmp_fu_1024_p3 <= (i3_0_reg_747 & ap_const_lv2_0);
    trunc_ln46_fu_1146_p1 <= phi_urem_reg_811(6 - 1 downto 0);
    trunc_ln53_fu_1234_p1 <= i1_0_reg_823(3 - 1 downto 0);
    trunc_ln75_fu_1066_p1 <= j_0_reg_758(2 - 1 downto 0);
    zext_ln46_fu_1166_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_1156_p4),64));
    zext_ln53_fu_1248_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_1238_p4),64));
    zext_ln73_fu_1050_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_1042_p3),8));
    zext_ln75_1_fu_1032_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_1024_p3),9));
    zext_ln75_2_fu_1080_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_1070_p4),8));
    zext_ln75_3_fu_1084_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_1070_p4),9));
    zext_ln75_4_fu_1104_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln75_1_fu_1099_p2),64));
    zext_ln75_fu_1020_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i3_0_reg_747),9));
end behav;
