[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/StreamingOp/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 96
LIB: work
FILE: ${SURELOG_DIR}/tests/StreamingOp/dut.sv
n<> u<95> t<Top_level_rule> c<1> l<1:1> el<6:1>
  n<> u<1> t<Null_rule> p<95> s<94> l<1:1>
  n<> u<94> t<Source_text> p<95> c<93> l<1:1> el<5:10>
    n<> u<93> t<Description> p<94> c<92> l<1:1> el<5:10>
      n<> u<92> t<Module_declaration> p<93> c<4> l<1:1> el<5:10>
        n<> u<4> t<Module_ansi_header> p<92> c<2> s<36> l<1:1> el<1:12>
          n<module> u<2> t<Module_keyword> p<4> s<3> l<1:1> el<1:7>
          n<dut> u<3> t<StringConst> p<4> l<1:8> el<1:11>
        n<> u<36> t<Non_port_module_item> p<92> c<35> s<63> l<2:3> el<2:30>
          n<> u<35> t<Module_or_generate_item> p<36> c<34> l<2:3> el<2:30>
            n<> u<34> t<Module_common_item> p<35> c<33> l<2:3> el<2:30>
              n<> u<33> t<Continuous_assign> p<34> c<32> l<2:3> el<2:30>
                n<> u<32> t<List_of_net_assignments> p<33> c<31> l<2:10> el<2:29>
                  n<> u<31> t<Net_assignment> p<32> c<9> l<2:10> el<2:29>
                    n<> u<9> t<Net_lvalue> p<31> c<6> s<30> l<2:10> el<2:11>
                      n<> u<6> t<Ps_or_hierarchical_identifier> p<9> c<5> s<8> l<2:10> el<2:11>
                        n<z> u<5> t<StringConst> p<6> l<2:10> el<2:11>
                      n<> u<8> t<Constant_select> p<9> c<7> l<2:12> el<2:12>
                        n<> u<7> t<Constant_bit_select> p<8> l<2:12> el<2:12>
                    n<> u<30> t<Expression> p<31> c<29> l<2:14> el<2:29>
                      n<> u<29> t<Primary> p<30> c<28> l<2:14> el<2:29>
                        n<> u<28> t<Streaming_concatenation> p<29> c<11> l<2:14> el<2:29>
                          n<> u<11> t<Stream_operator> p<28> c<10> s<16> l<2:16> el<2:18>
                            n<> u<10> t<BinOp_ShiftLeft> p<11> l<2:16> el<2:18>
                          n<> u<16> t<Slice_size> p<28> c<15> s<27> l<2:19> el<2:20>
                            n<> u<15> t<Constant_expression> p<16> c<14> l<2:19> el<2:20>
                              n<> u<14> t<Constant_primary> p<15> c<13> l<2:19> el<2:20>
                                n<> u<13> t<Primary_literal> p<14> c<12> l<2:19> el<2:20>
                                  n<4> u<12> t<IntConst> p<13> l<2:19> el<2:20>
                          n<> u<27> t<Stream_concatenation> p<28> c<21> l<2:21> el<2:27>
                            n<> u<21> t<Stream_expression> p<27> c<20> s<26> l<2:22> el<2:23>
                              n<> u<20> t<Expression> p<21> c<19> l<2:22> el<2:23>
                                n<> u<19> t<Primary> p<20> c<18> l<2:22> el<2:23>
                                  n<> u<18> t<Primary_literal> p<19> c<17> l<2:22> el<2:23>
                                    n<x> u<17> t<StringConst> p<18> l<2:22> el<2:23>
                            n<> u<26> t<Stream_expression> p<27> c<25> l<2:25> el<2:26>
                              n<> u<25> t<Expression> p<26> c<24> l<2:25> el<2:26>
                                n<> u<24> t<Primary> p<25> c<23> l<2:25> el<2:26>
                                  n<> u<23> t<Primary_literal> p<24> c<22> l<2:25> el<2:26>
                                    n<y> u<22> t<StringConst> p<23> l<2:25> el<2:26>
        n<> u<63> t<Non_port_module_item> p<92> c<62> s<90> l<3:3> el<3:37>
          n<> u<62> t<Module_or_generate_item> p<63> c<61> l<3:3> el<3:37>
            n<> u<61> t<Module_common_item> p<62> c<60> l<3:3> el<3:37>
              n<> u<60> t<Continuous_assign> p<61> c<59> l<3:3> el<3:37>
                n<> u<59> t<List_of_net_assignments> p<60> c<58> l<3:10> el<3:36>
                  n<> u<58> t<Net_assignment> p<59> c<41> l<3:10> el<3:36>
                    n<> u<41> t<Net_lvalue> p<58> c<38> s<57> l<3:10> el<3:11>
                      n<> u<38> t<Ps_or_hierarchical_identifier> p<41> c<37> s<40> l<3:10> el<3:11>
                        n<y> u<37> t<StringConst> p<38> l<3:10> el<3:11>
                      n<> u<40> t<Constant_select> p<41> c<39> l<3:12> el<3:12>
                        n<> u<39> t<Constant_bit_select> p<40> l<3:12> el<3:12>
                    n<> u<57> t<Expression> p<58> c<56> l<3:14> el<3:36>
                      n<> u<56> t<Primary> p<57> c<55> l<3:14> el<3:36>
                        n<> u<55> t<Streaming_concatenation> p<56> c<43> l<3:14> el<3:36>
                          n<> u<43> t<Stream_operator> p<55> c<42> s<54> l<3:16> el<3:18>
                            n<> u<42> t<BinOp_ShiftLeft> p<43> l<3:16> el<3:18>
                          n<> u<54> t<Stream_concatenation> p<55> c<48> l<3:19> el<3:34>
                            n<> u<48> t<Stream_expression> p<54> c<47> s<53> l<3:20> el<3:30>
                              n<> u<47> t<Expression> p<48> c<46> l<3:20> el<3:30>
                                n<> u<46> t<Primary> p<47> c<45> l<3:20> el<3:30>
                                  n<> u<45> t<Primary_literal> p<46> c<44> l<3:20> el<3:30>
                                    n<32'd123456> u<44> t<IntConst> p<45> l<3:20> el<3:30>
                            n<> u<53> t<Stream_expression> p<54> c<52> l<3:32> el<3:33>
                              n<> u<52> t<Expression> p<53> c<51> l<3:32> el<3:33>
                                n<> u<51> t<Primary> p<52> c<50> l<3:32> el<3:33>
                                  n<> u<50> t<Primary_literal> p<51> c<49> l<3:32> el<3:33>
                                    n<x> u<49> t<StringConst> p<50> l<3:32> el<3:33>
        n<> u<90> t<Non_port_module_item> p<92> c<89> s<91> l<4:3> el<4:34>
          n<> u<89> t<Module_or_generate_item> p<90> c<88> l<4:3> el<4:34>
            n<> u<88> t<Module_common_item> p<89> c<87> l<4:3> el<4:34>
              n<> u<87> t<Continuous_assign> p<88> c<86> l<4:3> el<4:34>
                n<> u<86> t<List_of_net_assignments> p<87> c<85> l<4:10> el<4:33>
                  n<> u<85> t<Net_assignment> p<86> c<68> l<4:10> el<4:33>
                    n<> u<68> t<Net_lvalue> p<85> c<65> s<84> l<4:10> el<4:19>
                      n<> u<65> t<Ps_or_hierarchical_identifier> p<68> c<64> s<67> l<4:10> el<4:19>
                        n<conv_data> u<64> t<StringConst> p<65> l<4:10> el<4:19>
                      n<> u<67> t<Constant_select> p<68> c<66> l<4:20> el<4:20>
                        n<> u<66> t<Constant_bit_select> p<67> l<4:20> el<4:20>
                    n<> u<84> t<Expression> p<85> c<83> l<4:22> el<4:33>
                      n<> u<83> t<Primary> p<84> c<82> l<4:22> el<4:33>
                        n<> u<82> t<Streaming_concatenation> p<83> c<70> l<4:22> el<4:33>
                          n<> u<70> t<Stream_operator> p<82> c<69> s<75> l<4:24> el<4:26>
                            n<> u<69> t<BinOp_ShiftRight> p<70> l<4:24> el<4:26>
                          n<> u<75> t<Slice_size> p<82> c<74> s<81> l<4:27> el<4:28>
                            n<> u<74> t<Constant_expression> p<75> c<73> l<4:27> el<4:28>
                              n<> u<73> t<Constant_primary> p<74> c<72> l<4:27> el<4:28>
                                n<> u<72> t<Primary_literal> p<73> c<71> l<4:27> el<4:28>
                                  n<8> u<71> t<IntConst> p<72> l<4:27> el<4:28>
                          n<> u<81> t<Stream_concatenation> p<82> c<80> l<4:29> el<4:32>
                            n<> u<80> t<Stream_expression> p<81> c<79> l<4:30> el<4:31>
                              n<> u<79> t<Expression> p<80> c<78> l<4:30> el<4:31>
                                n<> u<78> t<Primary> p<79> c<77> l<4:30> el<4:31>
                                  n<> u<77> t<Primary_literal> p<78> c<76> l<4:30> el<4:31>
                                    n<v> u<76> t<StringConst> p<77> l<4:30> el<4:31>
        n<> u<91> t<ENDMODULE> p<92> l<5:1> el<5:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/StreamingOp/dut.sv:1:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/StreamingOp/dut.sv:1:1: Compile module "work@dut".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               3
ContAssign                                             3
Design                                                 1
Module                                                 1
Operation                                              6
RefObj                                                 7
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/StreamingOp/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/StreamingOp/dut.sv, line:1:1, endln:5:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@dut
  |vpiImportTypespec:
  \_LogicNet: (work@dut.x), line:2:22, endln:2:23
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/StreamingOp/dut.sv, line:1:1, endln:5:10
    |vpiName:x
    |vpiFullName:work@dut.x
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@dut.y), line:2:25, endln:2:26
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/StreamingOp/dut.sv, line:1:1, endln:5:10
    |vpiName:y
    |vpiFullName:work@dut.y
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@dut.z), line:2:10, endln:2:11
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/StreamingOp/dut.sv, line:1:1, endln:5:10
    |vpiName:z
    |vpiFullName:work@dut.z
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@dut.v), line:4:30, endln:4:31
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/StreamingOp/dut.sv, line:1:1, endln:5:10
    |vpiName:v
    |vpiFullName:work@dut.v
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@dut.conv_data), line:4:10, endln:4:19
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/StreamingOp/dut.sv, line:1:1, endln:5:10
    |vpiName:conv_data
    |vpiFullName:work@dut.conv_data
    |vpiNetType:1
  |vpiDefName:work@dut
  |vpiNet:
  \_LogicNet: (work@dut.x), line:2:22, endln:2:23
  |vpiNet:
  \_LogicNet: (work@dut.y), line:2:25, endln:2:26
  |vpiNet:
  \_LogicNet: (work@dut.z), line:2:10, endln:2:11
  |vpiNet:
  \_LogicNet: (work@dut.v), line:4:30, endln:4:31
  |vpiNet:
  \_LogicNet: (work@dut.conv_data), line:4:10, endln:4:19
  |vpiContAssign:
  \_ContAssign: , line:2:10, endln:2:29
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/StreamingOp/dut.sv, line:1:1, endln:5:10
    |vpiRhs:
    \_Operation: , line:2:14, endln:2:29
      |vpiParent:
      \_ContAssign: , line:2:10, endln:2:29
      |vpiOpType:72
      |vpiOperand:
      \_Constant: , line:2:19, endln:2:20
        |vpiParent:
        \_Operation: , line:2:14, endln:2:29
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
      |vpiOperand:
      \_Operation: , line:2:21, endln:2:27
        |vpiParent:
        \_Operation: , line:2:14, endln:2:29
        |vpiOpType:33
        |vpiOperand:
        \_RefObj: (work@dut.x), line:2:22, endln:2:23
          |vpiParent:
          \_Operation: , line:2:21, endln:2:27
          |vpiName:x
          |vpiFullName:work@dut.x
          |vpiActual:
          \_LogicNet: (work@dut.x), line:2:22, endln:2:23
        |vpiOperand:
        \_RefObj: (work@dut.y), line:2:25, endln:2:26
          |vpiParent:
          \_Operation: , line:2:21, endln:2:27
          |vpiName:y
          |vpiFullName:work@dut.y
          |vpiActual:
          \_LogicNet: (work@dut.y), line:2:25, endln:2:26
    |vpiLhs:
    \_RefObj: (work@dut.z), line:2:10, endln:2:11
      |vpiParent:
      \_ContAssign: , line:2:10, endln:2:29
      |vpiName:z
      |vpiFullName:work@dut.z
      |vpiActual:
      \_LogicNet: (work@dut.z), line:2:10, endln:2:11
  |vpiContAssign:
  \_ContAssign: , line:3:10, endln:3:36
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/StreamingOp/dut.sv, line:1:1, endln:5:10
    |vpiRhs:
    \_Operation: , line:3:14, endln:3:36
      |vpiParent:
      \_ContAssign: , line:3:10, endln:3:36
      |vpiOpType:72
      |vpiOperand:
      \_Operation: , line:3:19, endln:3:34
        |vpiParent:
        \_Operation: , line:3:14, endln:3:36
        |vpiOpType:33
        |vpiOperand:
        \_Constant: , line:3:20, endln:3:30
          |vpiParent:
          \_Operation: , line:3:19, endln:3:34
          |vpiDecompile:32'd123456
          |vpiSize:32
          |DEC:123456
          |vpiConstType:1
        |vpiOperand:
        \_RefObj: (work@dut.x), line:3:32, endln:3:33
          |vpiParent:
          \_Operation: , line:3:19, endln:3:34
          |vpiName:x
          |vpiFullName:work@dut.x
          |vpiActual:
          \_LogicNet: (work@dut.x), line:2:22, endln:2:23
    |vpiLhs:
    \_RefObj: (work@dut.y), line:3:10, endln:3:11
      |vpiParent:
      \_ContAssign: , line:3:10, endln:3:36
      |vpiName:y
      |vpiFullName:work@dut.y
      |vpiActual:
      \_LogicNet: (work@dut.y), line:2:25, endln:2:26
  |vpiContAssign:
  \_ContAssign: , line:4:10, endln:4:33
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/StreamingOp/dut.sv, line:1:1, endln:5:10
    |vpiRhs:
    \_Operation: , line:4:22, endln:4:33
      |vpiParent:
      \_ContAssign: , line:4:10, endln:4:33
      |vpiOpType:71
      |vpiOperand:
      \_Constant: , line:4:27, endln:4:28
        |vpiParent:
        \_Operation: , line:4:22, endln:4:33
        |vpiDecompile:8
        |vpiSize:64
        |UINT:8
        |vpiConstType:9
      |vpiOperand:
      \_Operation: , line:4:29, endln:4:32
        |vpiParent:
        \_Operation: , line:4:22, endln:4:33
        |vpiOpType:33
        |vpiOperand:
        \_RefObj: (work@dut.v), line:4:30, endln:4:31
          |vpiParent:
          \_Operation: , line:4:29, endln:4:32
          |vpiName:v
          |vpiFullName:work@dut.v
          |vpiActual:
          \_LogicNet: (work@dut.v), line:4:30, endln:4:31
    |vpiLhs:
    \_RefObj: (work@dut.conv_data), line:4:10, endln:4:19
      |vpiParent:
      \_ContAssign: , line:4:10, endln:4:33
      |vpiName:conv_data
      |vpiFullName:work@dut.conv_data
      |vpiActual:
      \_LogicNet: (work@dut.conv_data), line:4:10, endln:4:19
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
