#ifndef INCLUDED_CYFITTERKEIL_INC
#define INCLUDED_CYFITTERKEIL_INC
$INCLUDE (cydevicekeil.inc)
$INCLUDE (cydevicekeil_trm.inc)

; Delay_PWM_PWMUDB
Delay_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Delay_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Delay_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Delay_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Delay_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Delay_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Delay_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Delay_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Delay_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Delay_PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Delay_PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Delay_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Delay_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
Delay_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Delay_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB04_CTL
Delay_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Delay_PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Delay_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Delay_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
Delay_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Delay_PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Delay_PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
Delay_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Delay_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
Delay_PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Delay_PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
Delay_PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Delay_PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
Delay_PWM_PWMUDB_genblk8_stsreg__5__MASK EQU 0x20
Delay_PWM_PWMUDB_genblk8_stsreg__5__POS EQU 5
Delay_PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x2D
Delay_PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB04_MSK
Delay_PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Delay_PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Delay_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Delay_PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
Delay_PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
Delay_PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB04_ST
Delay_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
Delay_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
Delay_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
Delay_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
Delay_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Delay_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
Delay_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
Delay_PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
Delay_PWM_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
Delay_PWM_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
Delay_PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
Delay_PWM_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
Delay_PWM_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
Delay_PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Delay_PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
Delay_PWM_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
Delay_PWM_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
Delay_PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Delay_PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL

; ADC_Ext_CP_Clk
ADC_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_Ext_CP_Clk__INDEX EQU 0x00
ADC_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_Ext_CP_Clk__PM_STBY_MSK EQU 0x01

; ChannelSelect
ChannelSelect__0__MASK EQU 0x02
ChannelSelect__0__PC EQU CYREG_PRT6_PC1
ChannelSelect__0__PORT EQU 6
ChannelSelect__0__SHIFT EQU 1
ChannelSelect__AG EQU CYREG_PRT6_AG
ChannelSelect__AMUX EQU CYREG_PRT6_AMUX
ChannelSelect__BIE EQU CYREG_PRT6_BIE
ChannelSelect__BIT_MASK EQU CYREG_PRT6_BIT_MASK
ChannelSelect__BYP EQU CYREG_PRT6_BYP
ChannelSelect__CTL EQU CYREG_PRT6_CTL
ChannelSelect__DM0 EQU CYREG_PRT6_DM0
ChannelSelect__DM1 EQU CYREG_PRT6_DM1
ChannelSelect__DM2 EQU CYREG_PRT6_DM2
ChannelSelect__DR EQU CYREG_PRT6_DR
ChannelSelect__INP_DIS EQU CYREG_PRT6_INP_DIS
ChannelSelect__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
ChannelSelect__LCD_EN EQU CYREG_PRT6_LCD_EN
ChannelSelect__MASK EQU 0x02
ChannelSelect__PORT EQU 6
ChannelSelect__PRT EQU CYREG_PRT6_PRT
ChannelSelect__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
ChannelSelect__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
ChannelSelect__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
ChannelSelect__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
ChannelSelect__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
ChannelSelect__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
ChannelSelect__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
ChannelSelect__PS EQU CYREG_PRT6_PS
ChannelSelect__SHIFT EQU 1
ChannelSelect__SLW EQU CYREG_PRT6_SLW

; ADC_theACLK
ADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_theACLK__INDEX EQU 0x00
ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_theACLK__PM_ACT_MSK EQU 0x01
ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_theACLK__PM_STBY_MSK EQU 0x01

; DMA_ADC2Mem
DMA_ADC2Mem__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL2
DMA_ADC2Mem__DRQ_NUMBER EQU 10
DMA_ADC2Mem__NUMBEROF_TDS EQU 0
DMA_ADC2Mem__PRIORITY EQU 2
DMA_ADC2Mem__TERMIN_EN EQU 0
DMA_ADC2Mem__TERMIN_SEL EQU 0
DMA_ADC2Mem__TERMOUT0_EN EQU 1
DMA_ADC2Mem__TERMOUT0_SEL EQU 10
DMA_ADC2Mem__TERMOUT1_EN EQU 0
DMA_ADC2Mem__TERMOUT1_SEL EQU 0

; DMA_Mem2Mem
DMA_Mem2Mem__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA_Mem2Mem__DRQ_NUMBER EQU 0
DMA_Mem2Mem__NUMBEROF_TDS EQU 0
DMA_Mem2Mem__PRIORITY EQU 2
DMA_Mem2Mem__TERMIN_EN EQU 0
DMA_Mem2Mem__TERMIN_SEL EQU 0
DMA_Mem2Mem__TERMOUT0_EN EQU 0
DMA_Mem2Mem__TERMOUT0_SEL EQU 0
DMA_Mem2Mem__TERMOUT1_EN EQU 0
DMA_Mem2Mem__TERMOUT1_SEL EQU 0

; LCD_LCDPort
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

; Start_Reg
Start_Reg_Sync_ctrl_reg__0__MASK EQU 0x01
Start_Reg_Sync_ctrl_reg__0__POS EQU 0
Start_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Start_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
Start_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
Start_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
Start_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
Start_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
Start_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
Start_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
Start_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
Start_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Start_Reg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
Start_Reg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
Start_Reg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB03_CTL
Start_Reg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
Start_Reg_Sync_ctrl_reg__MASK EQU 0x01
Start_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Start_Reg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB03_MSK
Start_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL

; ADC_DEC
ADC_DEC__COHER EQU CYREG_DEC_COHER
ADC_DEC__CR EQU CYREG_DEC_CR
ADC_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DEC__PM_ACT_MSK EQU 0x01
ADC_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DEC__PM_STBY_MSK EQU 0x01
ADC_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DEC__SR EQU CYREG_DEC_SR
ADC_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8

; ADC_DSM
ADC_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DSM__TST1 EQU CYREG_DSM0_TST1

; ADC_IRQ
ADC_IRQ__ES2_PATCH EQU 0
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN3
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD3
ADC_IRQ__INTC_MASK EQU 0x20
ADC_IRQ__INTC_NUMBER EQU 29
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR29
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN3
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD3
ADC_IRQ__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x3A)

; Count0
Count0__0__MASK EQU 0x01
Count0__0__PC EQU CYREG_PRT3_PC0
Count0__0__PORT EQU 3
Count0__0__SHIFT EQU 0
Count0__AG EQU CYREG_PRT3_AG
Count0__AMUX EQU CYREG_PRT3_AMUX
Count0__BIE EQU CYREG_PRT3_BIE
Count0__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Count0__BYP EQU CYREG_PRT3_BYP
Count0__CTL EQU CYREG_PRT3_CTL
Count0__DM0 EQU CYREG_PRT3_DM0
Count0__DM1 EQU CYREG_PRT3_DM1
Count0__DM2 EQU CYREG_PRT3_DM2
Count0__DR EQU CYREG_PRT3_DR
Count0__INP_DIS EQU CYREG_PRT3_INP_DIS
Count0__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Count0__LCD_EN EQU CYREG_PRT3_LCD_EN
Count0__MASK EQU 0x01
Count0__PORT EQU 3
Count0__PRT EQU CYREG_PRT3_PRT
Count0__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Count0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Count0__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Count0__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Count0__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Count0__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Count0__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Count0__PS EQU CYREG_PRT3_PS
Count0__SHIFT EQU 0
Count0__SLW EQU CYREG_PRT3_SLW

; Count1
Count1__0__MASK EQU 0x02
Count1__0__PC EQU CYREG_PRT3_PC1
Count1__0__PORT EQU 3
Count1__0__SHIFT EQU 1
Count1__AG EQU CYREG_PRT3_AG
Count1__AMUX EQU CYREG_PRT3_AMUX
Count1__BIE EQU CYREG_PRT3_BIE
Count1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Count1__BYP EQU CYREG_PRT3_BYP
Count1__CTL EQU CYREG_PRT3_CTL
Count1__DM0 EQU CYREG_PRT3_DM0
Count1__DM1 EQU CYREG_PRT3_DM1
Count1__DM2 EQU CYREG_PRT3_DM2
Count1__DR EQU CYREG_PRT3_DR
Count1__INP_DIS EQU CYREG_PRT3_INP_DIS
Count1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Count1__LCD_EN EQU CYREG_PRT3_LCD_EN
Count1__MASK EQU 0x02
Count1__PORT EQU 3
Count1__PRT EQU CYREG_PRT3_PRT
Count1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Count1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Count1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Count1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Count1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Count1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Count1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Count1__PS EQU CYREG_PRT3_PS
Count1__SHIFT EQU 1
Count1__SLW EQU CYREG_PRT3_SLW

; Count2
Count2__0__MASK EQU 0x04
Count2__0__PC EQU CYREG_PRT3_PC2
Count2__0__PORT EQU 3
Count2__0__SHIFT EQU 2
Count2__AG EQU CYREG_PRT3_AG
Count2__AMUX EQU CYREG_PRT3_AMUX
Count2__BIE EQU CYREG_PRT3_BIE
Count2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Count2__BYP EQU CYREG_PRT3_BYP
Count2__CTL EQU CYREG_PRT3_CTL
Count2__DM0 EQU CYREG_PRT3_DM0
Count2__DM1 EQU CYREG_PRT3_DM1
Count2__DM2 EQU CYREG_PRT3_DM2
Count2__DR EQU CYREG_PRT3_DR
Count2__INP_DIS EQU CYREG_PRT3_INP_DIS
Count2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Count2__LCD_EN EQU CYREG_PRT3_LCD_EN
Count2__MASK EQU 0x04
Count2__PORT EQU 3
Count2__PRT EQU CYREG_PRT3_PRT
Count2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Count2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Count2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Count2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Count2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Count2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Count2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Count2__PS EQU CYREG_PRT3_PS
Count2__SHIFT EQU 2
Count2__SLW EQU CYREG_PRT3_SLW

; Count3
Count3__0__MASK EQU 0x08
Count3__0__PC EQU CYREG_PRT3_PC3
Count3__0__PORT EQU 3
Count3__0__SHIFT EQU 3
Count3__AG EQU CYREG_PRT3_AG
Count3__AMUX EQU CYREG_PRT3_AMUX
Count3__BIE EQU CYREG_PRT3_BIE
Count3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Count3__BYP EQU CYREG_PRT3_BYP
Count3__CTL EQU CYREG_PRT3_CTL
Count3__DM0 EQU CYREG_PRT3_DM0
Count3__DM1 EQU CYREG_PRT3_DM1
Count3__DM2 EQU CYREG_PRT3_DM2
Count3__DR EQU CYREG_PRT3_DR
Count3__INP_DIS EQU CYREG_PRT3_INP_DIS
Count3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Count3__LCD_EN EQU CYREG_PRT3_LCD_EN
Count3__MASK EQU 0x08
Count3__PORT EQU 3
Count3__PRT EQU CYREG_PRT3_PRT
Count3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Count3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Count3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Count3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Count3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Count3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Count3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Count3__PS EQU CYREG_PRT3_PS
Count3__SHIFT EQU 3
Count3__SLW EQU CYREG_PRT3_SLW

; EOCpin
EOCpin__0__MASK EQU 0x80
EOCpin__0__PC EQU CYREG_PRT3_PC7
EOCpin__0__PORT EQU 3
EOCpin__0__SHIFT EQU 7
EOCpin__AG EQU CYREG_PRT3_AG
EOCpin__AMUX EQU CYREG_PRT3_AMUX
EOCpin__BIE EQU CYREG_PRT3_BIE
EOCpin__BIT_MASK EQU CYREG_PRT3_BIT_MASK
EOCpin__BYP EQU CYREG_PRT3_BYP
EOCpin__CTL EQU CYREG_PRT3_CTL
EOCpin__DM0 EQU CYREG_PRT3_DM0
EOCpin__DM1 EQU CYREG_PRT3_DM1
EOCpin__DM2 EQU CYREG_PRT3_DM2
EOCpin__DR EQU CYREG_PRT3_DR
EOCpin__INP_DIS EQU CYREG_PRT3_INP_DIS
EOCpin__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
EOCpin__LCD_EN EQU CYREG_PRT3_LCD_EN
EOCpin__MASK EQU 0x80
EOCpin__PORT EQU 3
EOCpin__PRT EQU CYREG_PRT3_PRT
EOCpin__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
EOCpin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
EOCpin__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
EOCpin__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
EOCpin__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
EOCpin__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
EOCpin__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
EOCpin__PS EQU CYREG_PRT3_PS
EOCpin__SHIFT EQU 7
EOCpin__SLW EQU CYREG_PRT3_SLW

; SOCpin
SOCpin__0__MASK EQU 0x40
SOCpin__0__PC EQU CYREG_PRT3_PC6
SOCpin__0__PORT EQU 3
SOCpin__0__SHIFT EQU 6
SOCpin__AG EQU CYREG_PRT3_AG
SOCpin__AMUX EQU CYREG_PRT3_AMUX
SOCpin__BIE EQU CYREG_PRT3_BIE
SOCpin__BIT_MASK EQU CYREG_PRT3_BIT_MASK
SOCpin__BYP EQU CYREG_PRT3_BYP
SOCpin__CTL EQU CYREG_PRT3_CTL
SOCpin__DM0 EQU CYREG_PRT3_DM0
SOCpin__DM1 EQU CYREG_PRT3_DM1
SOCpin__DM2 EQU CYREG_PRT3_DM2
SOCpin__DR EQU CYREG_PRT3_DR
SOCpin__INP_DIS EQU CYREG_PRT3_INP_DIS
SOCpin__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
SOCpin__LCD_EN EQU CYREG_PRT3_LCD_EN
SOCpin__MASK EQU 0x40
SOCpin__PORT EQU 3
SOCpin__PRT EQU CYREG_PRT3_PRT
SOCpin__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
SOCpin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
SOCpin__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
SOCpin__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
SOCpin__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
SOCpin__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
SOCpin__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
SOCpin__PS EQU CYREG_PRT3_PS
SOCpin__SHIFT EQU 6
SOCpin__SLW EQU CYREG_PRT3_SLW

; Vin0
Vin0__0__MASK EQU 0x01
Vin0__0__PC EQU CYREG_PRT4_PC0
Vin0__0__PORT EQU 4
Vin0__0__SHIFT EQU 0
Vin0__AG EQU CYREG_PRT4_AG
Vin0__AMUX EQU CYREG_PRT4_AMUX
Vin0__BIE EQU CYREG_PRT4_BIE
Vin0__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Vin0__BYP EQU CYREG_PRT4_BYP
Vin0__CTL EQU CYREG_PRT4_CTL
Vin0__DM0 EQU CYREG_PRT4_DM0
Vin0__DM1 EQU CYREG_PRT4_DM1
Vin0__DM2 EQU CYREG_PRT4_DM2
Vin0__DR EQU CYREG_PRT4_DR
Vin0__INP_DIS EQU CYREG_PRT4_INP_DIS
Vin0__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Vin0__LCD_EN EQU CYREG_PRT4_LCD_EN
Vin0__MASK EQU 0x01
Vin0__PORT EQU 4
Vin0__PRT EQU CYREG_PRT4_PRT
Vin0__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Vin0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Vin0__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Vin0__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Vin0__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Vin0__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Vin0__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Vin0__PS EQU CYREG_PRT4_PS
Vin0__SHIFT EQU 0
Vin0__SLW EQU CYREG_PRT4_SLW

; Vin1
Vin1__0__MASK EQU 0x02
Vin1__0__PC EQU CYREG_PRT4_PC1
Vin1__0__PORT EQU 4
Vin1__0__SHIFT EQU 1
Vin1__AG EQU CYREG_PRT4_AG
Vin1__AMUX EQU CYREG_PRT4_AMUX
Vin1__BIE EQU CYREG_PRT4_BIE
Vin1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Vin1__BYP EQU CYREG_PRT4_BYP
Vin1__CTL EQU CYREG_PRT4_CTL
Vin1__DM0 EQU CYREG_PRT4_DM0
Vin1__DM1 EQU CYREG_PRT4_DM1
Vin1__DM2 EQU CYREG_PRT4_DM2
Vin1__DR EQU CYREG_PRT4_DR
Vin1__INP_DIS EQU CYREG_PRT4_INP_DIS
Vin1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Vin1__LCD_EN EQU CYREG_PRT4_LCD_EN
Vin1__MASK EQU 0x02
Vin1__PORT EQU 4
Vin1__PRT EQU CYREG_PRT4_PRT
Vin1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Vin1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Vin1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Vin1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Vin1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Vin1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Vin1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Vin1__PS EQU CYREG_PRT4_PS
Vin1__SHIFT EQU 1
Vin1__SLW EQU CYREG_PRT4_SLW

; Vin2
Vin2__0__MASK EQU 0x04
Vin2__0__PC EQU CYREG_PRT4_PC2
Vin2__0__PORT EQU 4
Vin2__0__SHIFT EQU 2
Vin2__AG EQU CYREG_PRT4_AG
Vin2__AMUX EQU CYREG_PRT4_AMUX
Vin2__BIE EQU CYREG_PRT4_BIE
Vin2__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Vin2__BYP EQU CYREG_PRT4_BYP
Vin2__CTL EQU CYREG_PRT4_CTL
Vin2__DM0 EQU CYREG_PRT4_DM0
Vin2__DM1 EQU CYREG_PRT4_DM1
Vin2__DM2 EQU CYREG_PRT4_DM2
Vin2__DR EQU CYREG_PRT4_DR
Vin2__INP_DIS EQU CYREG_PRT4_INP_DIS
Vin2__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Vin2__LCD_EN EQU CYREG_PRT4_LCD_EN
Vin2__MASK EQU 0x04
Vin2__PORT EQU 4
Vin2__PRT EQU CYREG_PRT4_PRT
Vin2__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Vin2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Vin2__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Vin2__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Vin2__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Vin2__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Vin2__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Vin2__PS EQU CYREG_PRT4_PS
Vin2__SHIFT EQU 2
Vin2__SLW EQU CYREG_PRT4_SLW

; Vin3
Vin3__0__MASK EQU 0x08
Vin3__0__PC EQU CYREG_PRT4_PC3
Vin3__0__PORT EQU 4
Vin3__0__SHIFT EQU 3
Vin3__AG EQU CYREG_PRT4_AG
Vin3__AMUX EQU CYREG_PRT4_AMUX
Vin3__BIE EQU CYREG_PRT4_BIE
Vin3__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Vin3__BYP EQU CYREG_PRT4_BYP
Vin3__CTL EQU CYREG_PRT4_CTL
Vin3__DM0 EQU CYREG_PRT4_DM0
Vin3__DM1 EQU CYREG_PRT4_DM1
Vin3__DM2 EQU CYREG_PRT4_DM2
Vin3__DR EQU CYREG_PRT4_DR
Vin3__INP_DIS EQU CYREG_PRT4_INP_DIS
Vin3__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Vin3__LCD_EN EQU CYREG_PRT4_LCD_EN
Vin3__MASK EQU 0x08
Vin3__PORT EQU 4
Vin3__PRT EQU CYREG_PRT4_PRT
Vin3__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Vin3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Vin3__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Vin3__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Vin3__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Vin3__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Vin3__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Vin3__PS EQU CYREG_PRT4_PS
Vin3__SHIFT EQU 3
Vin3__SLW EQU CYREG_PRT4_SLW

; Vin4
Vin4__0__MASK EQU 0x10
Vin4__0__PC EQU CYREG_PRT4_PC4
Vin4__0__PORT EQU 4
Vin4__0__SHIFT EQU 4
Vin4__AG EQU CYREG_PRT4_AG
Vin4__AMUX EQU CYREG_PRT4_AMUX
Vin4__BIE EQU CYREG_PRT4_BIE
Vin4__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Vin4__BYP EQU CYREG_PRT4_BYP
Vin4__CTL EQU CYREG_PRT4_CTL
Vin4__DM0 EQU CYREG_PRT4_DM0
Vin4__DM1 EQU CYREG_PRT4_DM1
Vin4__DM2 EQU CYREG_PRT4_DM2
Vin4__DR EQU CYREG_PRT4_DR
Vin4__INP_DIS EQU CYREG_PRT4_INP_DIS
Vin4__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Vin4__LCD_EN EQU CYREG_PRT4_LCD_EN
Vin4__MASK EQU 0x10
Vin4__PORT EQU 4
Vin4__PRT EQU CYREG_PRT4_PRT
Vin4__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Vin4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Vin4__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Vin4__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Vin4__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Vin4__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Vin4__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Vin4__PS EQU CYREG_PRT4_PS
Vin4__SHIFT EQU 4
Vin4__SLW EQU CYREG_PRT4_SLW

; Vin5
Vin5__0__MASK EQU 0x20
Vin5__0__PC EQU CYREG_PRT4_PC5
Vin5__0__PORT EQU 4
Vin5__0__SHIFT EQU 5
Vin5__AG EQU CYREG_PRT4_AG
Vin5__AMUX EQU CYREG_PRT4_AMUX
Vin5__BIE EQU CYREG_PRT4_BIE
Vin5__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Vin5__BYP EQU CYREG_PRT4_BYP
Vin5__CTL EQU CYREG_PRT4_CTL
Vin5__DM0 EQU CYREG_PRT4_DM0
Vin5__DM1 EQU CYREG_PRT4_DM1
Vin5__DM2 EQU CYREG_PRT4_DM2
Vin5__DR EQU CYREG_PRT4_DR
Vin5__INP_DIS EQU CYREG_PRT4_INP_DIS
Vin5__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Vin5__LCD_EN EQU CYREG_PRT4_LCD_EN
Vin5__MASK EQU 0x20
Vin5__PORT EQU 4
Vin5__PRT EQU CYREG_PRT4_PRT
Vin5__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Vin5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Vin5__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Vin5__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Vin5__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Vin5__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Vin5__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Vin5__PS EQU CYREG_PRT4_PS
Vin5__SHIFT EQU 5
Vin5__SLW EQU CYREG_PRT4_SLW

; Vin6
Vin6__0__MASK EQU 0x40
Vin6__0__PC EQU CYREG_PRT4_PC6
Vin6__0__PORT EQU 4
Vin6__0__SHIFT EQU 6
Vin6__AG EQU CYREG_PRT4_AG
Vin6__AMUX EQU CYREG_PRT4_AMUX
Vin6__BIE EQU CYREG_PRT4_BIE
Vin6__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Vin6__BYP EQU CYREG_PRT4_BYP
Vin6__CTL EQU CYREG_PRT4_CTL
Vin6__DM0 EQU CYREG_PRT4_DM0
Vin6__DM1 EQU CYREG_PRT4_DM1
Vin6__DM2 EQU CYREG_PRT4_DM2
Vin6__DR EQU CYREG_PRT4_DR
Vin6__INP_DIS EQU CYREG_PRT4_INP_DIS
Vin6__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Vin6__LCD_EN EQU CYREG_PRT4_LCD_EN
Vin6__MASK EQU 0x40
Vin6__PORT EQU 4
Vin6__PRT EQU CYREG_PRT4_PRT
Vin6__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Vin6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Vin6__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Vin6__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Vin6__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Vin6__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Vin6__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Vin6__PS EQU CYREG_PRT4_PS
Vin6__SHIFT EQU 6
Vin6__SLW EQU CYREG_PRT4_SLW

; Vin7
Vin7__0__MASK EQU 0x80
Vin7__0__PC EQU CYREG_PRT4_PC7
Vin7__0__PORT EQU 4
Vin7__0__SHIFT EQU 7
Vin7__AG EQU CYREG_PRT4_AG
Vin7__AMUX EQU CYREG_PRT4_AMUX
Vin7__BIE EQU CYREG_PRT4_BIE
Vin7__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Vin7__BYP EQU CYREG_PRT4_BYP
Vin7__CTL EQU CYREG_PRT4_CTL
Vin7__DM0 EQU CYREG_PRT4_DM0
Vin7__DM1 EQU CYREG_PRT4_DM1
Vin7__DM2 EQU CYREG_PRT4_DM2
Vin7__DR EQU CYREG_PRT4_DR
Vin7__INP_DIS EQU CYREG_PRT4_INP_DIS
Vin7__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Vin7__LCD_EN EQU CYREG_PRT4_LCD_EN
Vin7__MASK EQU 0x80
Vin7__PORT EQU 4
Vin7__PRT EQU CYREG_PRT4_PRT
Vin7__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Vin7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Vin7__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Vin7__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Vin7__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Vin7__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Vin7__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Vin7__PS EQU CYREG_PRT4_PS
Vin7__SHIFT EQU 7
Vin7__SLW EQU CYREG_PRT4_SLW

; Vin8
Vin8__0__MASK EQU 0x01
Vin8__0__PC EQU CYREG_PRT0_PC0
Vin8__0__PORT EQU 0
Vin8__0__SHIFT EQU 0
Vin8__AG EQU CYREG_PRT0_AG
Vin8__AMUX EQU CYREG_PRT0_AMUX
Vin8__BIE EQU CYREG_PRT0_BIE
Vin8__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Vin8__BYP EQU CYREG_PRT0_BYP
Vin8__CTL EQU CYREG_PRT0_CTL
Vin8__DM0 EQU CYREG_PRT0_DM0
Vin8__DM1 EQU CYREG_PRT0_DM1
Vin8__DM2 EQU CYREG_PRT0_DM2
Vin8__DR EQU CYREG_PRT0_DR
Vin8__INP_DIS EQU CYREG_PRT0_INP_DIS
Vin8__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Vin8__LCD_EN EQU CYREG_PRT0_LCD_EN
Vin8__MASK EQU 0x01
Vin8__PORT EQU 0
Vin8__PRT EQU CYREG_PRT0_PRT
Vin8__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Vin8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Vin8__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Vin8__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Vin8__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Vin8__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Vin8__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Vin8__PS EQU CYREG_PRT0_PS
Vin8__SHIFT EQU 0
Vin8__SLW EQU CYREG_PRT0_SLW

; Vin9
Vin9__0__MASK EQU 0x02
Vin9__0__PC EQU CYREG_PRT0_PC1
Vin9__0__PORT EQU 0
Vin9__0__SHIFT EQU 1
Vin9__AG EQU CYREG_PRT0_AG
Vin9__AMUX EQU CYREG_PRT0_AMUX
Vin9__BIE EQU CYREG_PRT0_BIE
Vin9__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Vin9__BYP EQU CYREG_PRT0_BYP
Vin9__CTL EQU CYREG_PRT0_CTL
Vin9__DM0 EQU CYREG_PRT0_DM0
Vin9__DM1 EQU CYREG_PRT0_DM1
Vin9__DM2 EQU CYREG_PRT0_DM2
Vin9__DR EQU CYREG_PRT0_DR
Vin9__INP_DIS EQU CYREG_PRT0_INP_DIS
Vin9__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Vin9__LCD_EN EQU CYREG_PRT0_LCD_EN
Vin9__MASK EQU 0x02
Vin9__PORT EQU 0
Vin9__PRT EQU CYREG_PRT0_PRT
Vin9__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Vin9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Vin9__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Vin9__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Vin9__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Vin9__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Vin9__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Vin9__PS EQU CYREG_PRT0_PS
Vin9__SHIFT EQU 1
Vin9__SLW EQU CYREG_PRT0_SLW

; VinA
VinA__0__MASK EQU 0x04
VinA__0__PC EQU CYREG_PRT0_PC2
VinA__0__PORT EQU 0
VinA__0__SHIFT EQU 2
VinA__AG EQU CYREG_PRT0_AG
VinA__AMUX EQU CYREG_PRT0_AMUX
VinA__BIE EQU CYREG_PRT0_BIE
VinA__BIT_MASK EQU CYREG_PRT0_BIT_MASK
VinA__BYP EQU CYREG_PRT0_BYP
VinA__CTL EQU CYREG_PRT0_CTL
VinA__DM0 EQU CYREG_PRT0_DM0
VinA__DM1 EQU CYREG_PRT0_DM1
VinA__DM2 EQU CYREG_PRT0_DM2
VinA__DR EQU CYREG_PRT0_DR
VinA__INP_DIS EQU CYREG_PRT0_INP_DIS
VinA__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
VinA__LCD_EN EQU CYREG_PRT0_LCD_EN
VinA__MASK EQU 0x04
VinA__PORT EQU 0
VinA__PRT EQU CYREG_PRT0_PRT
VinA__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
VinA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
VinA__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
VinA__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
VinA__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
VinA__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
VinA__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
VinA__PS EQU CYREG_PRT0_PS
VinA__SHIFT EQU 2
VinA__SLW EQU CYREG_PRT0_SLW

; VinB
VinB__0__MASK EQU 0x08
VinB__0__PC EQU CYREG_PRT0_PC3
VinB__0__PORT EQU 0
VinB__0__SHIFT EQU 3
VinB__AG EQU CYREG_PRT0_AG
VinB__AMUX EQU CYREG_PRT0_AMUX
VinB__BIE EQU CYREG_PRT0_BIE
VinB__BIT_MASK EQU CYREG_PRT0_BIT_MASK
VinB__BYP EQU CYREG_PRT0_BYP
VinB__CTL EQU CYREG_PRT0_CTL
VinB__DM0 EQU CYREG_PRT0_DM0
VinB__DM1 EQU CYREG_PRT0_DM1
VinB__DM2 EQU CYREG_PRT0_DM2
VinB__DR EQU CYREG_PRT0_DR
VinB__INP_DIS EQU CYREG_PRT0_INP_DIS
VinB__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
VinB__LCD_EN EQU CYREG_PRT0_LCD_EN
VinB__MASK EQU 0x08
VinB__PORT EQU 0
VinB__PRT EQU CYREG_PRT0_PRT
VinB__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
VinB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
VinB__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
VinB__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
VinB__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
VinB__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
VinB__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
VinB__PS EQU CYREG_PRT0_PS
VinB__SHIFT EQU 3
VinB__SLW EQU CYREG_PRT0_SLW

; VinC
VinC__0__MASK EQU 0x10
VinC__0__PC EQU CYREG_PRT0_PC4
VinC__0__PORT EQU 0
VinC__0__SHIFT EQU 4
VinC__AG EQU CYREG_PRT0_AG
VinC__AMUX EQU CYREG_PRT0_AMUX
VinC__BIE EQU CYREG_PRT0_BIE
VinC__BIT_MASK EQU CYREG_PRT0_BIT_MASK
VinC__BYP EQU CYREG_PRT0_BYP
VinC__CTL EQU CYREG_PRT0_CTL
VinC__DM0 EQU CYREG_PRT0_DM0
VinC__DM1 EQU CYREG_PRT0_DM1
VinC__DM2 EQU CYREG_PRT0_DM2
VinC__DR EQU CYREG_PRT0_DR
VinC__INP_DIS EQU CYREG_PRT0_INP_DIS
VinC__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
VinC__LCD_EN EQU CYREG_PRT0_LCD_EN
VinC__MASK EQU 0x10
VinC__PORT EQU 0
VinC__PRT EQU CYREG_PRT0_PRT
VinC__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
VinC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
VinC__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
VinC__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
VinC__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
VinC__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
VinC__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
VinC__PS EQU CYREG_PRT0_PS
VinC__SHIFT EQU 4
VinC__SLW EQU CYREG_PRT0_SLW

; VinD
VinD__0__MASK EQU 0x20
VinD__0__PC EQU CYREG_PRT0_PC5
VinD__0__PORT EQU 0
VinD__0__SHIFT EQU 5
VinD__AG EQU CYREG_PRT0_AG
VinD__AMUX EQU CYREG_PRT0_AMUX
VinD__BIE EQU CYREG_PRT0_BIE
VinD__BIT_MASK EQU CYREG_PRT0_BIT_MASK
VinD__BYP EQU CYREG_PRT0_BYP
VinD__CTL EQU CYREG_PRT0_CTL
VinD__DM0 EQU CYREG_PRT0_DM0
VinD__DM1 EQU CYREG_PRT0_DM1
VinD__DM2 EQU CYREG_PRT0_DM2
VinD__DR EQU CYREG_PRT0_DR
VinD__INP_DIS EQU CYREG_PRT0_INP_DIS
VinD__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
VinD__LCD_EN EQU CYREG_PRT0_LCD_EN
VinD__MASK EQU 0x20
VinD__PORT EQU 0
VinD__PRT EQU CYREG_PRT0_PRT
VinD__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
VinD__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
VinD__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
VinD__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
VinD__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
VinD__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
VinD__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
VinD__PS EQU CYREG_PRT0_PS
VinD__SHIFT EQU 5
VinD__SLW EQU CYREG_PRT0_SLW

; VinE
VinE__0__MASK EQU 0x40
VinE__0__PC EQU CYREG_PRT0_PC6
VinE__0__PORT EQU 0
VinE__0__SHIFT EQU 6
VinE__AG EQU CYREG_PRT0_AG
VinE__AMUX EQU CYREG_PRT0_AMUX
VinE__BIE EQU CYREG_PRT0_BIE
VinE__BIT_MASK EQU CYREG_PRT0_BIT_MASK
VinE__BYP EQU CYREG_PRT0_BYP
VinE__CTL EQU CYREG_PRT0_CTL
VinE__DM0 EQU CYREG_PRT0_DM0
VinE__DM1 EQU CYREG_PRT0_DM1
VinE__DM2 EQU CYREG_PRT0_DM2
VinE__DR EQU CYREG_PRT0_DR
VinE__INP_DIS EQU CYREG_PRT0_INP_DIS
VinE__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
VinE__LCD_EN EQU CYREG_PRT0_LCD_EN
VinE__MASK EQU 0x40
VinE__PORT EQU 0
VinE__PRT EQU CYREG_PRT0_PRT
VinE__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
VinE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
VinE__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
VinE__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
VinE__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
VinE__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
VinE__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
VinE__PS EQU CYREG_PRT0_PS
VinE__SHIFT EQU 6
VinE__SLW EQU CYREG_PRT0_SLW

; VinF
VinF__0__MASK EQU 0x80
VinF__0__PC EQU CYREG_PRT0_PC7
VinF__0__PORT EQU 0
VinF__0__SHIFT EQU 7
VinF__AG EQU CYREG_PRT0_AG
VinF__AMUX EQU CYREG_PRT0_AMUX
VinF__BIE EQU CYREG_PRT0_BIE
VinF__BIT_MASK EQU CYREG_PRT0_BIT_MASK
VinF__BYP EQU CYREG_PRT0_BYP
VinF__CTL EQU CYREG_PRT0_CTL
VinF__DM0 EQU CYREG_PRT0_DM0
VinF__DM1 EQU CYREG_PRT0_DM1
VinF__DM2 EQU CYREG_PRT0_DM2
VinF__DR EQU CYREG_PRT0_DR
VinF__INP_DIS EQU CYREG_PRT0_INP_DIS
VinF__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
VinF__LCD_EN EQU CYREG_PRT0_LCD_EN
VinF__MASK EQU 0x80
VinF__PORT EQU 0
VinF__PRT EQU CYREG_PRT0_PRT
VinF__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
VinF__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
VinF__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
VinF__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
VinF__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
VinF__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
VinF__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
VinF__PS EQU CYREG_PRT0_PS
VinF__SHIFT EQU 7
VinF__SLW EQU CYREG_PRT0_SLW

; Miscellaneous
; -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 0
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_LEOPARD
BCLK__BUS_CLK__HZ EQU 33000000
BCLK__BUS_CLK__KHZ EQU 33000
BCLK__BUS_CLK__MHZ EQU 33
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_PANTHER EQU 3
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_PSOC5LP EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC3
CYDEV_CHIP_JTAG_ID EQU 0x1E028069
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 4
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_3A
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_3A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_LEOPARD_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CONFIGURATION_CLEAR_SRAM EQU 1
CYDEV_CONFIGURATION_COMPRESSED EQU 0
CYDEV_CONFIGURATION_DMA EQU 1
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_DMA
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DEBUG_ENABLE_MASK EQU 0x01
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA EQU 5
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD EQU 5
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0 EQU 5
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1 EQU 5
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2 EQU 5
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3 EQU 5
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
DMA_CHANNELS_USED__MASK0 EQU 0x00000401
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERKEIL_INC */
