#ifndef __CMUCAL_VCLK_H__
#define __CMUCAL_VCLK_H__

#include "../cmucal.h"

enum vclk_id {

/* DVFS VCLK*/
	VCLK_VDD_ALIVE = DFS_VCLK_TYPE,
	VCLK_VDD_INT,
	end_of_dfs_vclk,
	num_of_dfs_vclk = end_of_dfs_vclk - DFS_VCLK_TYPE,


/* SPECIAL VCLK*/
	VCLK_MUX_CLK_APM_I3C_PMIC = (MASK_OF_ID & end_of_dfs_vclk) | VCLK_TYPE,
	VCLK_CLKCMU_APM_BUS,
	VCLK_MUX_CLK_APM_TIMER,
	VCLK_MUX_CLK_CHUB_TIMER,
	VCLK_CLK_CMGP_ADC,
	VCLK_CLKCMU_CMGP_PERI,
	VCLK_MUX_CMU_CMUREF,
	VCLK_MUX_CORE_CMUREF,
	VCLK_CLKCMU_CMU_BOOST,
	VCLK_MUX_CPUCL0_CMUREF,
	VCLK_CLKCMU_CPUCL0_BUSP,
	VCLK_MUX_CLK_AUD_UAIF0,
	VCLK_CLKCMU_DPU_AUDIF,
	VCLK_MUX_MIF_CMUREF,
	VCLK_CLKCMU_MIF_BUSP,
	VCLK_CLKCMU_FSYS_USB20DRD,
	VCLK_CLKCMU_PERI_UART,
	VCLK_DIV_CLK_APM_UART_DBGCORE,
	VCLK_DIV_CLK_CHUB_USI0,
	VCLK_CLKCMU_CHUB_BUS,
	VCLK_DIV_CLK_CHUB_I2C0,
	VCLK_DIV_CLK_CHUB_I2C1,
	VCLK_DIV_CLK_CMGP_USI0,
	VCLK_DIV_CLK_CMGP_USI1,
	VCLK_DIV_CLK_CMGP_USI2,
	VCLK_DIV_CLK_CMGP_USI3,
	VCLK_DIV_CLK_CMGP_I2C0,
	VCLK_DIV_CLK_CMGP_I2C1,
	VCLK_DIV_CLK_CMGP_I2C2,
	VCLK_DIV_CLK_CMGP_I2C3,
	VCLK_DIV_CLK_CMGP_I2C4,
	VCLK_DIV_CLK_CMGP_I2C5,
	VCLK_DIV_CLK_CMGP_I2C6,
	VCLK_AP2CP_SHARED0_PLL_CLK,
	VCLK_DIV_CLK_CPUCL0_SHORTSTOP,
	VCLK_CLKCMU_CPUCL0_CPU,
	VCLK_DIV_CLK_CLUSTER_ATCLK,
	VCLK_CLKCMU_DPU_AUD_CPU,
	VCLK_CLK_DPU_AUD_DMIC,
	VCLK_CLK_DPU_AUD_MCLK,
	VCLK_DIV_CLK_PERI_I2C_0,
	VCLK_CLKCMU_PERI_IP,
	VCLK_DIV_CLK_PERI_SPI,
	VCLK_DIV_CLK_PERI_USI00_I2C,
	VCLK_DIV_CLK_PERI_USI00_USI,
	VCLK_DIV_CLK_PERI_I2C_1,
	VCLK_DIV_CLK_PERI_I2C_2,
	VCLK_DIV_CLK_PERI_I2C_3,
	end_of_vclk,
	num_of_vclk = end_of_vclk - ((MASK_OF_ID & end_of_dfs_vclk) | VCLK_TYPE),


/* COMMON VCLK*/
	VCLK_BLK_CMU = (MASK_OF_ID & end_of_vclk) | COMMON_VCLK_TYPE,
	VCLK_BLK_S2D,
	VCLK_BLK_APM,
	VCLK_BLK_CHUB,
	VCLK_BLK_CORE,
	VCLK_BLK_CPUCL0,
	VCLK_BLK_DPU,
	VCLK_BLK_VTS,
	VCLK_BLK_G3D,
	VCLK_BLK_MFC,
	end_of_common_vclk,
	num_of_common_vclk = end_of_common_vclk - ((MASK_OF_ID & end_of_vclk) | COMMON_VCLK_TYPE),


/* GATE VCLK*/
	VCLK_IP_APBIF_RTC_TOP = (MASK_OF_ID & end_of_common_vclk) | GATE_VCLK_TYPE,
	VCLK_IP_APM_CMU_APM,
	VCLK_IP_XIU_DP_APM,
	VCLK_IP_MAILBOX_CP_GNSS,
	VCLK_IP_MAILBOX_CP_WPAN,
	VCLK_IP_MAILBOX_AP_WPAN,
	VCLK_IP_APBIF_GPIO_ALIVE,
	VCLK_IP_APBIF_PMU_ALIVE,
	VCLK_IP_APBIF_RTC,
	VCLK_IP_APBIF_RTC_CHUB,
	VCLK_IP_APBIF_SYSREG_VGPIO2AP,
	VCLK_IP_APBIF_SYSREG_VGPIO2APM,
	VCLK_IP_APBIF_SYSREG_VGPIO2PMU,
	VCLK_IP_D_TZPC_ALIVE_0,
	VCLK_IP_GREBE_APM,
	VCLK_IP_GREBE_DBGCORE,
	VCLK_IP_HW_SCANDUMP_CLKSTOP_CTRL,
	VCLK_IP_I3C_PMIC,
	VCLK_IP_INTMEM_ALIVE,
	VCLK_IP_MAILBOX_APM_AP,
	VCLK_IP_MAILBOX_APM_CHUB,
	VCLK_IP_MAILBOX_APM_CP,
	VCLK_IP_MAILBOX_APM_GNSS,
	VCLK_IP_MAILBOX_APM_VTS,
	VCLK_IP_MAILBOX_APM_WLBT,
	VCLK_IP_MAILBOX_AP_CHUB,
	VCLK_IP_MAILBOX_AP_CP,
	VCLK_IP_MAILBOX_AP_CP_S,
	VCLK_IP_MAILBOX_AP_DBGCORE,
	VCLK_IP_MAILBOX_AP_GNSS,
	VCLK_IP_MAILBOX_AP_WLAN,
	VCLK_IP_MAILBOX_CP_CHUB,
	VCLK_IP_MAILBOX_CP_WLAN,
	VCLK_IP_MAILBOX_GNSS_CHUB,
	VCLK_IP_MAILBOX_GNSS_WLBT,
	VCLK_IP_MAILBOX_WLBT_ABOX,
	VCLK_IP_MAILBOX_WLBT_CHUB0,
	VCLK_IP_MAILBOX_WLBT_CHUB1,
	VCLK_IP_PMU_INTR_GEN,
	VCLK_IP_ROM_CRC32_HOST,
	VCLK_IP_SLH_AXI_MI_C_CHUB,
	VCLK_IP_SLH_AXI_MI_C_GNSS,
	VCLK_IP_SLH_AXI_MI_C_MODEM,
	VCLK_IP_SLH_AXI_MI_C_VTS,
	VCLK_IP_SLH_AXI_MI_C_WLBT,
	VCLK_IP_SLH_AXI_MI_P_ALIVE,
	VCLK_IP_SLH_AXI_SI_D_ALIVE,
	VCLK_IP_SLH_AXI_SI_G_DBGCORE,
	VCLK_IP_SLH_AXI_SI_G_SCAN2DRAM,
	VCLK_IP_SLH_AXI_SI_LP_CHUB,
	VCLK_IP_SLH_AXI_SI_LP_VTS,
	VCLK_IP_SYSREG_APM,
	VCLK_IP_UART_DBGCORE,
	VCLK_IP_WDT_APM,
	VCLK_IP_WDT_DBGCORE,
	VCLK_IP_SLH_AXI_SI_C_CHUB,
	VCLK_IP_CHUB_CMU_CHUB,
	VCLK_IP_WDT_CHUB1,
	VCLK_IP_AXI_DS_64TO32_CHUB,
	VCLK_IP_BAAW_C_CHUB,
	VCLK_IP_BAAW_D_CHUB,
	VCLK_IP_BPS_AXI_LP_CHUB,
	VCLK_IP_BPS_AXI_P_CHUB,
	VCLK_IP_CM4_CHUB,
	VCLK_IP_DAPASYNC_CHUB,
	VCLK_IP_D_TZPC_CHUB,
	VCLK_IP_I2C_CHUB0,
	VCLK_IP_I2C_CHUB1,
	VCLK_IP_PDMA_CHUB,
	VCLK_IP_PPMU_CHUB,
	VCLK_IP_PWM_CHUB,
	VCLK_IP_SLH_AXI_MI_LP_CHUB,
	VCLK_IP_SLH_AXI_MI_P_CHUB,
	VCLK_IP_SLH_AXI_SI_D_CHUB,
	VCLK_IP_SWEEPER_C_CHUB,
	VCLK_IP_SWEEPER_D_CHUB,
	VCLK_IP_SYSREG_CHUB,
	VCLK_IP_TIMER_CHUB,
	VCLK_IP_USI_CHUB,
	VCLK_IP_WDT_CHUB0,
	VCLK_IP_XIU_DP_CHUB,
	VCLK_IP_YAMIN_MCU_CHUB,
	VCLK_IP_CMGP_CMU_CMGP,
	VCLK_IP_I2C_CMGP6,
	VCLK_IP_I2C_CMGP4,
	VCLK_IP_I2C_CMGP2,
	VCLK_IP_I2C_CMGP1,
	VCLK_IP_I2C_CMGP0,
	VCLK_IP_I2C_CMGP3,
	VCLK_IP_I2C_CMGP5,
	VCLK_IP_D_TZPC_ALIVE_1,
	VCLK_IP_APBIF_SYSREG_CMGP2WLBT,
	VCLK_IP_APBIF_SYSREG_CMGP2PMU_CHUB,
	VCLK_IP_APBIF_SYSREG_CMGP2PMU_AP,
	VCLK_IP_APBIF_SYSREG_CMGP2GNSS,
	VCLK_IP_APBIF_SYSREG_CMGP2CP,
	VCLK_IP_APBIF_SYSREG_CMGP2CHUB,
	VCLK_IP_ADC_CMGP,
	VCLK_IP_SYSREG_CMGP,
	VCLK_IP_USI_CMGP0,
	VCLK_IP_USI_CMGP1,
	VCLK_IP_USI_CMGP2,
	VCLK_IP_USI_CMGP3,
	VCLK_IP_APBIF_GPIO_CMGP,
	VCLK_IP_AD_APB_PDMA0,
	VCLK_IP_AD_APB_SPDMA,
	VCLK_IP_BAAW_P_GNSS,
	VCLK_IP_BAAW_P_CHUB,
	VCLK_IP_BAAW_P_MODEM,
	VCLK_IP_BAAW_P_WLBT,
	VCLK_IP_GIC400_AIHWACG,
	VCLK_IP_SLH_AXI_MI_D_MFC,
	VCLK_IP_SLH_AXI_MI_D_VTS,
	VCLK_IP_LH_AXI_MI_D_DPU,
	VCLK_IP_SLH_AXI_MI_D_FSYS,
	VCLK_IP_SLH_AXI_MI_D0_MODEM,
	VCLK_IP_SLH_AXI_MI_D1_MODEM,
	VCLK_IP_SLH_AXI_MI_D_ALIVE,
	VCLK_IP_SLH_AXI_MI_D_CHUB,
	VCLK_IP_SLH_AXI_MI_D_CSSYS,
	VCLK_IP_SLH_AXI_MI_D_GNSS,
	VCLK_IP_SLH_AXI_MI_D_WLBT,
	VCLK_IP_SLH_AXI_SI_P_ALIVE,
	VCLK_IP_SLH_AXI_SI_P_CHUB,
	VCLK_IP_SLH_AXI_SI_P_CPUCL0,
	VCLK_IP_SLH_AXI_SI_P_DPU,
	VCLK_IP_SLH_AXI_SI_P_FSYS,
	VCLK_IP_SLH_AXI_SI_P_GNSS,
	VCLK_IP_SLH_AXI_SI_P_MFC,
	VCLK_IP_SLH_AXI_SI_P_VTS,
	VCLK_IP_SLH_AXI_SI_P_MODEM,
	VCLK_IP_SLH_AXI_SI_P_PERI,
	VCLK_IP_SLH_AXI_SI_P_WLBT,
	VCLK_IP_PDMA_CORE,
	VCLK_IP_SFR_APBIF_CMU_TOPC,
	VCLK_IP_SIREX,
	VCLK_IP_SPDMA_CORE,
	VCLK_IP_SYSREG_CORE,
	VCLK_IP_LH_AXI_MI_D_CPUCL0,
	VCLK_IP_RTIC,
	VCLK_IP_SSS,
	VCLK_IP_BAAW_P_VTS,
	VCLK_IP_D_TZPC_CORE,
	VCLK_IP_LH_AXI_MI_D_G3D,
	VCLK_IP_SLH_AXI_SI_P_G3D,
	VCLK_IP_AD_DAP_CSSYS_CPUCL0,
	VCLK_IP_SLH_AXI_SI_P_MIF,
	VCLK_IP_LH_AXI_SI_D0_MIF,
	VCLK_IP_LH_AXI_SI_D1_MIF,
	VCLK_IP_LH_AXI_SI_D3_MIF,
	VCLK_IP_CORE_CMU_CORE,
	VCLK_IP_TREX_P_CORE,
	VCLK_IP_LH_AXI_SI_D2_MIF,
	VCLK_IP_TREX_D_CORE,
	VCLK_IP_CMU_CORE_CMUREF,
	VCLK_IP_SYSREG_CPUCL0,
	VCLK_IP_CLUSTER0,
	VCLK_IP_SLH_AXI_MI_P_CPUCL0,
	VCLK_IP_D_TZPC_CPUCL0,
	VCLK_IP_XIU_P_CPUCL0,
	VCLK_IP_PPMU_CPUCL0,
	VCLK_IP_SLH_AXI_MI_G_DBGCORE,
	VCLK_IP_LH_AXI_SI_IG_DBGCORE,
	VCLK_IP_XIU_DP_DBGCORE,
	VCLK_IP_GRAY2BIN_ATCLK,
	VCLK_IP_CPUCL0_CMU_CPUCL0,
	VCLK_IP_CSSYS_DBG,
	VCLK_IP_SLH_AXI_SI_D_CSSYS,
	VCLK_IP_SECJTAG,
	VCLK_IP_LH_AXI_SI_D_CPUCL0,
	VCLK_IP_LH_AXI_MI_IG_DBGCORE,
	VCLK_IP_AD_APB_P_XIU2CSSYS,
	VCLK_IP_ADM_APB_D_CSSYS,
	VCLK_IP_AUD,
	VCLK_IP_PERI_AXI_ASB,
	VCLK_IP_WDT_AUD,
	VCLK_IP_DFTMUX_DPU,
	VCLK_IP_PPMU_AUD,
	VCLK_IP_SYSMMU_AUD,
	VCLK_IP_PPMU_DPU,
	VCLK_IP_SYSREG_DPU,
	VCLK_IP_SLH_AXI_MI_P_DPU,
	VCLK_IP_LH_AXI_SI_D_DPU,
	VCLK_IP_SYSMMU_DPU,
	VCLK_IP_DPU,
	VCLK_IP_GPIO_DPU,
	VCLK_IP_AD_APB_DECON0,
	VCLK_IP_DMIC,
	VCLK_IP_D_TZPC_DPU,
	VCLK_IP_AD_APB_SMMU_AUD_NS,
	VCLK_IP_DPU_CMU_DPU,
	VCLK_IP_QE_DPU,
	VCLK_IP_QE_AUD,
	VCLK_IP_XIU_D_DPU,
	VCLK_IP_DPU_AXI_ASB,
	VCLK_IP_GPIO_FSYS,
	VCLK_IP_SLH_AXI_MI_P_FSYS,
	VCLK_IP_SLH_AXI_SI_D_FSYS,
	VCLK_IP_PPMU_FSYS,
	VCLK_IP_SYSREG_FSYS,
	VCLK_IP_XIU_D_FSYS,
	VCLK_IP_MMC_CARD,
	VCLK_IP_MMC_EMBD,
	VCLK_IP_D_TZPC_FSYS,
	VCLK_IP_USB20DRD_TOP,
	VCLK_IP_US_64TO128_FSYS,
	VCLK_IP_XIU_P_FSYS,
	VCLK_IP_FSYS_CMU_FSYS,
	VCLK_IP_SLH_AXI_MI_P_G3D,
	VCLK_IP_SYSREG_G3D,
	VCLK_IP_GRAY2BIN_G3D,
	VCLK_IP_LH_AXI_SI_D_G3D,
	VCLK_IP_D_TZPC_G3D,
	VCLK_IP_G3D,
	VCLK_IP_PPMU_G3D,
	VCLK_IP_G3D_CMU_G3D,
	VCLK_IP_LH_AXI_SI_IP_G3D,
	VCLK_IP_LH_AXI_MI_IP_G3D,
	VCLK_IP_MFC,
	VCLK_IP_PPMU_MFC,
	VCLK_IP_SYSREG_MFC,
	VCLK_IP_SLH_AXI_MI_P_MFC,
	VCLK_IP_D_TZPC_MFC,
	VCLK_IP_SLH_AXI_SI_D_MFC,
	VCLK_IP_AS_APB_MFC,
	VCLK_IP_XIU_D_MFC,
	VCLK_IP_SYSMMU_MFC,
	VCLK_IP_MFC_CMU_MFC,
	VCLK_IP_BL,
	VCLK_IP_SYSREG_MIF,
	VCLK_IP_DMC,
	VCLK_IP_D_TZPC_MIF,
	VCLK_IP_LH_AXI_MI_D0_MIF,
	VCLK_IP_LH_AXI_MI_D1_MIF,
	VCLK_IP_LH_AXI_MI_D2_MIF,
	VCLK_IP_LH_AXI_MI_D3_MIF,
	VCLK_IP_SLH_AXI_MI_P_MIF,
	VCLK_IP_MIF_CMU_MIF,
	VCLK_IP_DDR_PHY,
	VCLK_IP_MODEM_CMU_MODEM,
	VCLK_IP_PERI_CMU_PERI,
	VCLK_IP_D_TZPC_PERI,
	VCLK_IP_OTP_CON_TOP,
	VCLK_IP_BUSIF_TMU,
	VCLK_IP_GPIO_PERI,
	VCLK_IP_I2C_0,
	VCLK_IP_I2C_1,
	VCLK_IP_I2C_2,
	VCLK_IP_I2C_3,
	VCLK_IP_MCT,
	VCLK_IP_PWM_MOTOR,
	VCLK_IP_SLH_AXI_MI_P_PERI,
	VCLK_IP_SYSREG_PERI,
	VCLK_IP_USI00_I2C,
	VCLK_IP_USI00_USI,
	VCLK_IP_USI_SPI,
	VCLK_IP_USI_UART,
	VCLK_IP_WDT0,
	VCLK_IP_WDT1,
	VCLK_IP_BIS_S2D,
	VCLK_IP_SLH_AXI_MI_G_SCAN2DRAM,
	VCLK_IP_S2D_CMU_S2D,
	VCLK_IP_DMIC_IF,
	VCLK_IP_VTS_CMU_VTS,
	VCLK_IP_SLH_AXI_MI_P_VTS,
	VCLK_IP_AHB_BUSMATRIX_VTS,
	VCLK_IP_BAAW_C_VTS,
	VCLK_IP_BAAW_D_VTS,
	VCLK_IP_BPS_AXI_LP_VTS,
	VCLK_IP_BPS_AXI_P_VTS,
	VCLK_IP_CORTEXM4INTEGRATION,
	VCLK_IP_DMIC_AHB0,
	VCLK_IP_DMIC_AHB1,
	VCLK_IP_D_TZPC_VTS,
	VCLK_IP_GPIO_VTS,
	VCLK_IP_HWACG_SYS_DMIC0,
	VCLK_IP_HWACG_SYS_DMIC1,
	VCLK_IP_MAILBOX_AP_VTS,
	VCLK_IP_MAILBOX_AUD_VTS,
	VCLK_IP_PPMU_VTS,
	VCLK_IP_SLH_AXI_MI_LP_VTS,
	VCLK_IP_SLH_AXI_SI_C_VTS,
	VCLK_IP_SLH_AXI_SI_D_VTS,
	VCLK_IP_SWEEPER_C_VTS,
	VCLK_IP_SWEEPER_D_VTS,
	VCLK_IP_SYSREG_VTS,
	VCLK_IP_TIMER_VTS,
	VCLK_IP_WDT_VTS,
	VCLK_IP_U_DMIC_CLK_MUX,
	end_of_gate_vclk,
	num_of_gate_vclk = end_of_gate_vclk - ((MASK_OF_ID & end_of_common_vclk) | GATE_VCLK_TYPE),

};
#endif
