
Node_Sensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008558  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004ac  08008668  08008668  00018668  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008b14  08008b14  00020208  2**0
                  CONTENTS
  4 .ARM          00000000  08008b14  08008b14  00020208  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008b14  08008b14  00020208  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008b14  08008b14  00018b14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008b18  08008b18  00018b18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000208  20000000  08008b1c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003a0  20000208  08008d24  00020208  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005a8  08008d24  000205a8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013d3d  00000000  00000000  00020231  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003240  00000000  00000000  00033f6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001308  00000000  00000000  000371b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011c0  00000000  00000000  000384b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ae87  00000000  00000000  00039678  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000173b9  00000000  00000000  000544ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00093ad0  00000000  00000000  0006b8b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ff388  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000603c  00000000  00000000  000ff3d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000208 	.word	0x20000208
 800012c:	00000000 	.word	0x00000000
 8000130:	08008650 	.word	0x08008650

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000020c 	.word	0x2000020c
 800014c:	08008650 	.word	0x08008650

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <SetPinOut>:
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
	  GPIO_InitStruct.Pull = GPIO_PULLUP;
	  HAL_GPIO_Init(DHT->DHT_port, &GPIO_InitStruct);
}

void SetPinOut(DHT_Name* DHT){
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b086      	sub	sp, #24
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a90:	f107 0308 	add.w	r3, r7, #8
 8000a94:	2200      	movs	r2, #0
 8000a96:	601a      	str	r2, [r3, #0]
 8000a98:	605a      	str	r2, [r3, #4]
 8000a9a:	609a      	str	r2, [r3, #8]
 8000a9c:	60da      	str	r2, [r3, #12]

	  /*Configure GPIO pin*/
	  GPIO_InitStruct.Pin = DHT->DHT_pin;
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	889b      	ldrh	r3, [r3, #4]
 8000aa2:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aa4:	2301      	movs	r3, #1
 8000aa6:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000aa8:	2301      	movs	r3, #1
 8000aaa:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aac:	2302      	movs	r3, #2
 8000aae:	617b      	str	r3, [r7, #20]
	  HAL_GPIO_Init(DHT->DHT_port, &GPIO_InitStruct);
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	f107 0208 	add.w	r2, r7, #8
 8000ab8:	4611      	mov	r1, r2
 8000aba:	4618      	mov	r0, r3
 8000abc:	f002 fad2 	bl	8003064 <HAL_GPIO_Init>
}
 8000ac0:	bf00      	nop
 8000ac2:	3718      	adds	r7, #24
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bd80      	pop	{r7, pc}

08000ac8 <WritePin>:

static void WritePin(DHT_Name* DHT, uint8_t value){
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b082      	sub	sp, #8
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
 8000ad0:	460b      	mov	r3, r1
 8000ad2:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(DHT->DHT_port, DHT->DHT_pin, value);
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	6818      	ldr	r0, [r3, #0]
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	889b      	ldrh	r3, [r3, #4]
 8000adc:	78fa      	ldrb	r2, [r7, #3]
 8000ade:	4619      	mov	r1, r3
 8000ae0:	f002 fc44 	bl	800336c <HAL_GPIO_WritePin>
}
 8000ae4:	bf00      	nop
 8000ae6:	3708      	adds	r7, #8
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bd80      	pop	{r7, pc}

08000aec <DHT_Init>:
static uint8_t ReadPin(DHT_Name* DHT){
	return HAL_GPIO_ReadPin(DHT->DHT_port, DHT->DHT_pin);
}

//===========================HIGH LEVEL FUNCTION===========================//
void DHT_Init(DHT_Name* DHT, GPIO_TypeDef* DHT_port, uint16_t DHT_pin, TIM_HandleTypeDef* timer){
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b084      	sub	sp, #16
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	60f8      	str	r0, [r7, #12]
 8000af4:	60b9      	str	r1, [r7, #8]
 8000af6:	603b      	str	r3, [r7, #0]
 8000af8:	4613      	mov	r3, r2
 8000afa:	80fb      	strh	r3, [r7, #6]
	DHT->DHT_port = DHT_port;
 8000afc:	68fb      	ldr	r3, [r7, #12]
 8000afe:	68ba      	ldr	r2, [r7, #8]
 8000b00:	601a      	str	r2, [r3, #0]
	DHT->DHT_pin = DHT_pin;
 8000b02:	68fb      	ldr	r3, [r7, #12]
 8000b04:	88fa      	ldrh	r2, [r7, #6]
 8000b06:	809a      	strh	r2, [r3, #4]
	DHT->timer = timer;
 8000b08:	68fb      	ldr	r3, [r7, #12]
 8000b0a:	683a      	ldr	r2, [r7, #0]
 8000b0c:	609a      	str	r2, [r3, #8]

	DHT->humi = DHT->temp = 0;
 8000b0e:	68fb      	ldr	r3, [r7, #12]
 8000b10:	f04f 0200 	mov.w	r2, #0
 8000b14:	60da      	str	r2, [r3, #12]
 8000b16:	68fb      	ldr	r3, [r7, #12]
 8000b18:	68da      	ldr	r2, [r3, #12]
 8000b1a:	68fb      	ldr	r3, [r7, #12]
 8000b1c:	611a      	str	r2, [r3, #16]

	SetPinOut(DHT);
 8000b1e:	68f8      	ldr	r0, [r7, #12]
 8000b20:	f7ff ffb2 	bl	8000a88 <SetPinOut>
	WritePin(DHT, 1);
 8000b24:	2101      	movs	r1, #1
 8000b26:	68f8      	ldr	r0, [r7, #12]
 8000b28:	f7ff ffce 	bl	8000ac8 <WritePin>
}
 8000b2c:	bf00      	nop
 8000b2e:	3710      	adds	r7, #16
 8000b30:	46bd      	mov	sp, r7
 8000b32:	bd80      	pop	{r7, pc}

08000b34 <DHT_GetTemp>:

	SetPinOut(DHT);
	WritePin(DHT, 1);
}

float DHT_GetTemp(DHT_Name* DHT){
 8000b34:	b480      	push	{r7}
 8000b36:	b083      	sub	sp, #12
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
	return 30.4;
 8000b3c:	4b02      	ldr	r3, [pc, #8]	; (8000b48 <DHT_GetTemp+0x14>)
	return random()%100 + random()%10 / 10.0;
	return DHT->temp;
}
 8000b3e:	4618      	mov	r0, r3
 8000b40:	370c      	adds	r7, #12
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bc80      	pop	{r7}
 8000b46:	4770      	bx	lr
 8000b48:	41f33333 	.word	0x41f33333

08000b4c <DHT_GetHumi>:

float DHT_GetHumi(DHT_Name* DHT){
 8000b4c:	b480      	push	{r7}
 8000b4e:	b083      	sub	sp, #12
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
	return 50.4;
 8000b54:	4b02      	ldr	r3, [pc, #8]	; (8000b60 <DHT_GetHumi+0x14>)
	return random()%100 + random()%10 / 10.0;
	return DHT->humi;
}
 8000b56:	4618      	mov	r0, r3
 8000b58:	370c      	adds	r7, #12
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bc80      	pop	{r7}
 8000b5e:	4770      	bx	lr
 8000b60:	4249999a 	.word	0x4249999a

08000b64 <ConvertToJsonString>:

uint8_t mode;
char json_str[200];


uint8_t ConvertToJsonString(void){
 8000b64:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000b68:	b09a      	sub	sp, #104	; 0x68
 8000b6a:	af12      	add	r7, sp, #72	; 0x48
	return sprintf(json_str, "{\"ID\":%u,\"TEMP0\":%0.1f,\"HUMI0\":%0.1f,\"TEMP1\":%0.1f,\"HUMI1\":%0.1f,"
										"\"TEMP2\":%0.1f,\"HUMI2\":%0.1f,\"TEMP3\":%0.1f,\"HUMI3\":%0.1f,"
										"\"GAS\":%u,\"SMOKE\":%u}#",
										NODE_ID, _data.temp_0, _data.humid_0, _data.temp_1, _data.humid_1,
 8000b6c:	4b30      	ldr	r3, [pc, #192]	; (8000c30 <ConvertToJsonString+0xcc>)
 8000b6e:	685b      	ldr	r3, [r3, #4]
	return sprintf(json_str, "{\"ID\":%u,\"TEMP0\":%0.1f,\"HUMI0\":%0.1f,\"TEMP1\":%0.1f,\"HUMI1\":%0.1f,"
 8000b70:	4618      	mov	r0, r3
 8000b72:	f7ff fc59 	bl	8000428 <__aeabi_f2d>
 8000b76:	4682      	mov	sl, r0
 8000b78:	468b      	mov	fp, r1
										NODE_ID, _data.temp_0, _data.humid_0, _data.temp_1, _data.humid_1,
 8000b7a:	4b2d      	ldr	r3, [pc, #180]	; (8000c30 <ConvertToJsonString+0xcc>)
 8000b7c:	689b      	ldr	r3, [r3, #8]
	return sprintf(json_str, "{\"ID\":%u,\"TEMP0\":%0.1f,\"HUMI0\":%0.1f,\"TEMP1\":%0.1f,\"HUMI1\":%0.1f,"
 8000b7e:	4618      	mov	r0, r3
 8000b80:	f7ff fc52 	bl	8000428 <__aeabi_f2d>
 8000b84:	e9c7 0106 	strd	r0, r1, [r7, #24]
										NODE_ID, _data.temp_0, _data.humid_0, _data.temp_1, _data.humid_1,
 8000b88:	4b29      	ldr	r3, [pc, #164]	; (8000c30 <ConvertToJsonString+0xcc>)
 8000b8a:	68db      	ldr	r3, [r3, #12]
	return sprintf(json_str, "{\"ID\":%u,\"TEMP0\":%0.1f,\"HUMI0\":%0.1f,\"TEMP1\":%0.1f,\"HUMI1\":%0.1f,"
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	f7ff fc4b 	bl	8000428 <__aeabi_f2d>
 8000b92:	e9c7 0104 	strd	r0, r1, [r7, #16]
										NODE_ID, _data.temp_0, _data.humid_0, _data.temp_1, _data.humid_1,
 8000b96:	4b26      	ldr	r3, [pc, #152]	; (8000c30 <ConvertToJsonString+0xcc>)
 8000b98:	691b      	ldr	r3, [r3, #16]
	return sprintf(json_str, "{\"ID\":%u,\"TEMP0\":%0.1f,\"HUMI0\":%0.1f,\"TEMP1\":%0.1f,\"HUMI1\":%0.1f,"
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	f7ff fc44 	bl	8000428 <__aeabi_f2d>
 8000ba0:	e9c7 0102 	strd	r0, r1, [r7, #8]
										_data.temp_2, _data.humid_2, _data.temp_3, _data.humid_3,
 8000ba4:	4b22      	ldr	r3, [pc, #136]	; (8000c30 <ConvertToJsonString+0xcc>)
 8000ba6:	695b      	ldr	r3, [r3, #20]
	return sprintf(json_str, "{\"ID\":%u,\"TEMP0\":%0.1f,\"HUMI0\":%0.1f,\"TEMP1\":%0.1f,\"HUMI1\":%0.1f,"
 8000ba8:	4618      	mov	r0, r3
 8000baa:	f7ff fc3d 	bl	8000428 <__aeabi_f2d>
 8000bae:	e9c7 0100 	strd	r0, r1, [r7]
										_data.temp_2, _data.humid_2, _data.temp_3, _data.humid_3,
 8000bb2:	4b1f      	ldr	r3, [pc, #124]	; (8000c30 <ConvertToJsonString+0xcc>)
 8000bb4:	699b      	ldr	r3, [r3, #24]
	return sprintf(json_str, "{\"ID\":%u,\"TEMP0\":%0.1f,\"HUMI0\":%0.1f,\"TEMP1\":%0.1f,\"HUMI1\":%0.1f,"
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	f7ff fc36 	bl	8000428 <__aeabi_f2d>
 8000bbc:	4680      	mov	r8, r0
 8000bbe:	4689      	mov	r9, r1
										_data.temp_2, _data.humid_2, _data.temp_3, _data.humid_3,
 8000bc0:	4b1b      	ldr	r3, [pc, #108]	; (8000c30 <ConvertToJsonString+0xcc>)
 8000bc2:	69db      	ldr	r3, [r3, #28]
	return sprintf(json_str, "{\"ID\":%u,\"TEMP0\":%0.1f,\"HUMI0\":%0.1f,\"TEMP1\":%0.1f,\"HUMI1\":%0.1f,"
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	f7ff fc2f 	bl	8000428 <__aeabi_f2d>
 8000bca:	4604      	mov	r4, r0
 8000bcc:	460d      	mov	r5, r1
										_data.temp_2, _data.humid_2, _data.temp_3, _data.humid_3,
 8000bce:	4b18      	ldr	r3, [pc, #96]	; (8000c30 <ConvertToJsonString+0xcc>)
 8000bd0:	6a1b      	ldr	r3, [r3, #32]
	return sprintf(json_str, "{\"ID\":%u,\"TEMP0\":%0.1f,\"HUMI0\":%0.1f,\"TEMP1\":%0.1f,\"HUMI1\":%0.1f,"
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	f7ff fc28 	bl	8000428 <__aeabi_f2d>
										_data.gas, _data.smoke);
 8000bd8:	4b15      	ldr	r3, [pc, #84]	; (8000c30 <ConvertToJsonString+0xcc>)
 8000bda:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
	return sprintf(json_str, "{\"ID\":%u,\"TEMP0\":%0.1f,\"HUMI0\":%0.1f,\"TEMP1\":%0.1f,\"HUMI1\":%0.1f,"
 8000bdc:	461a      	mov	r2, r3
										_data.gas, _data.smoke);
 8000bde:	4b14      	ldr	r3, [pc, #80]	; (8000c30 <ConvertToJsonString+0xcc>)
 8000be0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
	return sprintf(json_str, "{\"ID\":%u,\"TEMP0\":%0.1f,\"HUMI0\":%0.1f,\"TEMP1\":%0.1f,\"HUMI1\":%0.1f,"
 8000be2:	9311      	str	r3, [sp, #68]	; 0x44
 8000be4:	9210      	str	r2, [sp, #64]	; 0x40
 8000be6:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8000bea:	e9cd 450c 	strd	r4, r5, [sp, #48]	; 0x30
 8000bee:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
 8000bf2:	e9d7 3400 	ldrd	r3, r4, [r7]
 8000bf6:	e9cd 3408 	strd	r3, r4, [sp, #32]
 8000bfa:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8000bfe:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8000c02:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8000c06:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8000c0a:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8000c0e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8000c12:	e9cd ab00 	strd	sl, fp, [sp]
 8000c16:	2201      	movs	r2, #1
 8000c18:	4906      	ldr	r1, [pc, #24]	; (8000c34 <ConvertToJsonString+0xd0>)
 8000c1a:	4807      	ldr	r0, [pc, #28]	; (8000c38 <ConvertToJsonString+0xd4>)
 8000c1c:	f005 fb94 	bl	8006348 <siprintf>
 8000c20:	4603      	mov	r3, r0
 8000c22:	b2db      	uxtb	r3, r3
}
 8000c24:	4618      	mov	r0, r3
 8000c26:	3720      	adds	r7, #32
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8000c2e:	bf00      	nop
 8000c30:	20000000 	.word	0x20000000
 8000c34:	08008668 	.word	0x08008668
 8000c38:	20000228 	.word	0x20000228

08000c3c <FSM_Init>:


//==================HIGH LEVEL FUNCTION==================//
void FSM_Init(void){
 8000c3c:	b480      	push	{r7}
 8000c3e:	af00      	add	r7, sp, #0
	mode = INIT;
 8000c40:	4b03      	ldr	r3, [pc, #12]	; (8000c50 <FSM_Init+0x14>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	701a      	strb	r2, [r3, #0]
}
 8000c46:	bf00      	nop
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bc80      	pop	{r7}
 8000c4c:	4770      	bx	lr
 8000c4e:	bf00      	nop
 8000c50:	20000224 	.word	0x20000224

08000c54 <FSM_SystemControl>:
void FSM_SystemControl(void){
 8000c54:	b580      	push	{r7, lr}
 8000c56:	af00      	add	r7, sp, #0
	switch(mode){
 8000c58:	4b39      	ldr	r3, [pc, #228]	; (8000d40 <FSM_SystemControl+0xec>)
 8000c5a:	781b      	ldrb	r3, [r3, #0]
 8000c5c:	2b03      	cmp	r3, #3
 8000c5e:	d868      	bhi.n	8000d32 <FSM_SystemControl+0xde>
 8000c60:	a201      	add	r2, pc, #4	; (adr r2, 8000c68 <FSM_SystemControl+0x14>)
 8000c62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c66:	bf00      	nop
 8000c68:	08000c79 	.word	0x08000c79
 8000c6c:	08000c81 	.word	0x08000c81
 8000c70:	08000c89 	.word	0x08000c89
 8000c74:	08000d13 	.word	0x08000d13
	case INIT:

//		_time_read_data = TIME_READ_DATA;
		mode = IDLING;
 8000c78:	4b31      	ldr	r3, [pc, #196]	; (8000d40 <FSM_SystemControl+0xec>)
 8000c7a:	2201      	movs	r2, #1
 8000c7c:	701a      	strb	r2, [r3, #0]
		break;
 8000c7e:	e05c      	b.n	8000d3a <FSM_SystemControl+0xe6>
	case IDLING:
//		if(_time_read_data < 5) mode = READ_DATA;

		mode = READ_DATA;
 8000c80:	4b2f      	ldr	r3, [pc, #188]	; (8000d40 <FSM_SystemControl+0xec>)
 8000c82:	2202      	movs	r2, #2
 8000c84:	701a      	strb	r2, [r3, #0]
		break;
 8000c86:	e058      	b.n	8000d3a <FSM_SystemControl+0xe6>
	case READ_DATA:
		CLCD_PrintStringBuffer(0, 0, "READ DATA");
 8000c88:	4a2e      	ldr	r2, [pc, #184]	; (8000d44 <FSM_SystemControl+0xf0>)
 8000c8a:	2100      	movs	r1, #0
 8000c8c:	2000      	movs	r0, #0
 8000c8e:	f000 f9ff 	bl	8001090 <CLCD_PrintStringBuffer>
//		DHT_Read(&_dht0);
//		DHT_Read(&_dht1);
//		DHT_Read(&_dht2);
//		DHT_Read(&_dht3);

		_data.temp_0 = DHT_GetTemp(&_dht0);
 8000c92:	482d      	ldr	r0, [pc, #180]	; (8000d48 <FSM_SystemControl+0xf4>)
 8000c94:	f7ff ff4e 	bl	8000b34 <DHT_GetTemp>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	4a2c      	ldr	r2, [pc, #176]	; (8000d4c <FSM_SystemControl+0xf8>)
 8000c9c:	6053      	str	r3, [r2, #4]
		_data.humid_0 = DHT_GetHumi(&_dht0);
 8000c9e:	482a      	ldr	r0, [pc, #168]	; (8000d48 <FSM_SystemControl+0xf4>)
 8000ca0:	f7ff ff54 	bl	8000b4c <DHT_GetHumi>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	4a29      	ldr	r2, [pc, #164]	; (8000d4c <FSM_SystemControl+0xf8>)
 8000ca8:	6093      	str	r3, [r2, #8]

		_data.temp_1 = DHT_GetTemp(&_dht1);
 8000caa:	4829      	ldr	r0, [pc, #164]	; (8000d50 <FSM_SystemControl+0xfc>)
 8000cac:	f7ff ff42 	bl	8000b34 <DHT_GetTemp>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	4a26      	ldr	r2, [pc, #152]	; (8000d4c <FSM_SystemControl+0xf8>)
 8000cb4:	60d3      	str	r3, [r2, #12]
		_data.humid_1 = DHT_GetHumi(&_dht1);
 8000cb6:	4826      	ldr	r0, [pc, #152]	; (8000d50 <FSM_SystemControl+0xfc>)
 8000cb8:	f7ff ff48 	bl	8000b4c <DHT_GetHumi>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	4a23      	ldr	r2, [pc, #140]	; (8000d4c <FSM_SystemControl+0xf8>)
 8000cc0:	6113      	str	r3, [r2, #16]

		_data.temp_2 = DHT_GetTemp(&_dht2);
 8000cc2:	4824      	ldr	r0, [pc, #144]	; (8000d54 <FSM_SystemControl+0x100>)
 8000cc4:	f7ff ff36 	bl	8000b34 <DHT_GetTemp>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	4a20      	ldr	r2, [pc, #128]	; (8000d4c <FSM_SystemControl+0xf8>)
 8000ccc:	6153      	str	r3, [r2, #20]
		_data.humid_2 = DHT_GetHumi(&_dht2);
 8000cce:	4821      	ldr	r0, [pc, #132]	; (8000d54 <FSM_SystemControl+0x100>)
 8000cd0:	f7ff ff3c 	bl	8000b4c <DHT_GetHumi>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	4a1d      	ldr	r2, [pc, #116]	; (8000d4c <FSM_SystemControl+0xf8>)
 8000cd8:	6193      	str	r3, [r2, #24]

		_data.temp_3 = DHT_GetTemp(&_dht3);
 8000cda:	481f      	ldr	r0, [pc, #124]	; (8000d58 <FSM_SystemControl+0x104>)
 8000cdc:	f7ff ff2a 	bl	8000b34 <DHT_GetTemp>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	4a1a      	ldr	r2, [pc, #104]	; (8000d4c <FSM_SystemControl+0xf8>)
 8000ce4:	61d3      	str	r3, [r2, #28]
		_data.humid_3 = DHT_GetHumi(&_dht3);
 8000ce6:	481c      	ldr	r0, [pc, #112]	; (8000d58 <FSM_SystemControl+0x104>)
 8000ce8:	f7ff ff30 	bl	8000b4c <DHT_GetHumi>
 8000cec:	4603      	mov	r3, r0
 8000cee:	4a17      	ldr	r2, [pc, #92]	; (8000d4c <FSM_SystemControl+0xf8>)
 8000cf0:	6213      	str	r3, [r2, #32]

		_data.gas = IN_GetValue_Gas();
 8000cf2:	f000 f84b 	bl	8000d8c <IN_GetValue_Gas>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	461a      	mov	r2, r3
 8000cfa:	4b14      	ldr	r3, [pc, #80]	; (8000d4c <FSM_SystemControl+0xf8>)
 8000cfc:	849a      	strh	r2, [r3, #36]	; 0x24
		_data.smoke = IN_GetValue_Smoke();
 8000cfe:	f000 f84f 	bl	8000da0 <IN_GetValue_Smoke>
 8000d02:	4603      	mov	r3, r0
 8000d04:	461a      	mov	r2, r3
 8000d06:	4b11      	ldr	r3, [pc, #68]	; (8000d4c <FSM_SystemControl+0xf8>)
 8000d08:	84da      	strh	r2, [r3, #38]	; 0x26

		mode = SEND_DATA;
 8000d0a:	4b0d      	ldr	r3, [pc, #52]	; (8000d40 <FSM_SystemControl+0xec>)
 8000d0c:	2203      	movs	r2, #3
 8000d0e:	701a      	strb	r2, [r3, #0]
		break;
 8000d10:	e013      	b.n	8000d3a <FSM_SystemControl+0xe6>
	case SEND_DATA:
		CLCD_PrintStringBuffer(0, 0, "SEND DATA");
 8000d12:	4a12      	ldr	r2, [pc, #72]	; (8000d5c <FSM_SystemControl+0x108>)
 8000d14:	2100      	movs	r1, #0
 8000d16:	2000      	movs	r0, #0
 8000d18:	f000 f9ba 	bl	8001090 <CLCD_PrintStringBuffer>


//		ZB_SendMsg_DMA(json_str, 132);

		ZB_SendMsg(json_str, ConvertToJsonString());
 8000d1c:	f7ff ff22 	bl	8000b64 <ConvertToJsonString>
 8000d20:	4603      	mov	r3, r0
 8000d22:	4619      	mov	r1, r3
 8000d24:	480e      	ldr	r0, [pc, #56]	; (8000d60 <FSM_SystemControl+0x10c>)
 8000d26:	f001 f885 	bl	8001e34 <ZB_SendMsg>

//		_time_read_data = TIME_READ_DATA;
		mode = IDLING;
 8000d2a:	4b05      	ldr	r3, [pc, #20]	; (8000d40 <FSM_SystemControl+0xec>)
 8000d2c:	2201      	movs	r2, #1
 8000d2e:	701a      	strb	r2, [r3, #0]
		break;
 8000d30:	e003      	b.n	8000d3a <FSM_SystemControl+0xe6>
	default:
		mode = INIT;
 8000d32:	4b03      	ldr	r3, [pc, #12]	; (8000d40 <FSM_SystemControl+0xec>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	701a      	strb	r2, [r3, #0]
	}
}
 8000d38:	bf00      	nop
 8000d3a:	bf00      	nop
 8000d3c:	bd80      	pop	{r7, pc}
 8000d3e:	bf00      	nop
 8000d40:	20000224 	.word	0x20000224
 8000d44:	080086f8 	.word	0x080086f8
 8000d48:	200002f0 	.word	0x200002f0
 8000d4c:	20000000 	.word	0x20000000
 8000d50:	20000304 	.word	0x20000304
 8000d54:	20000318 	.word	0x20000318
 8000d58:	2000032c 	.word	0x2000032c
 8000d5c:	08008704 	.word	0x08008704
 8000d60:	20000228 	.word	0x20000228

08000d64 <IN_Init>:
ADC_HandleTypeDef* adc;
uint16_t ADC_value[2];


//===========================HIGH LEVEL FUNCTION===========================//
void IN_Init(ADC_HandleTypeDef* hadc){
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b082      	sub	sp, #8
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
	adc = hadc;
 8000d6c:	4a05      	ldr	r2, [pc, #20]	; (8000d84 <IN_Init+0x20>)
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	6013      	str	r3, [r2, #0]

	HAL_ADC_Start_DMA(hadc, (uint32_t*) ADC_value, 2);
 8000d72:	2202      	movs	r2, #2
 8000d74:	4904      	ldr	r1, [pc, #16]	; (8000d88 <IN_Init+0x24>)
 8000d76:	6878      	ldr	r0, [r7, #4]
 8000d78:	f001 fa00 	bl	800217c <HAL_ADC_Start_DMA>
}
 8000d7c:	bf00      	nop
 8000d7e:	3708      	adds	r7, #8
 8000d80:	46bd      	mov	sp, r7
 8000d82:	bd80      	pop	{r7, pc}
 8000d84:	20000344 	.word	0x20000344
 8000d88:	20000348 	.word	0x20000348

08000d8c <IN_GetValue_Gas>:


uint16_t IN_GetValue_Gas(void){
 8000d8c:	b480      	push	{r7}
 8000d8e:	af00      	add	r7, sp, #0
	return ADC_value[1];
 8000d90:	4b02      	ldr	r3, [pc, #8]	; (8000d9c <IN_GetValue_Gas+0x10>)
 8000d92:	885b      	ldrh	r3, [r3, #2]
}
 8000d94:	4618      	mov	r0, r3
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bc80      	pop	{r7}
 8000d9a:	4770      	bx	lr
 8000d9c:	20000348 	.word	0x20000348

08000da0 <IN_GetValue_Smoke>:

uint16_t IN_GetValue_Smoke(void){
 8000da0:	b480      	push	{r7}
 8000da2:	af00      	add	r7, sp, #0
	return ADC_value[0];
 8000da4:	4b02      	ldr	r3, [pc, #8]	; (8000db0 <IN_GetValue_Smoke+0x10>)
 8000da6:	881b      	ldrh	r3, [r3, #0]
}
 8000da8:	4618      	mov	r0, r3
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bc80      	pop	{r7}
 8000dae:	4770      	bx	lr
 8000db0:	20000348 	.word	0x20000348

08000db4 <Delay>:

CLCD_I2C_Name LCD;

uint8_t currentCol, currentRow;

static void Delay(uint16_t time){
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b082      	sub	sp, #8
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	4603      	mov	r3, r0
 8000dbc:	80fb      	strh	r3, [r7, #6]
	HAL_Delay(time);
 8000dbe:	88fb      	ldrh	r3, [r7, #6]
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	f001 f8df 	bl	8001f84 <HAL_Delay>
}
 8000dc6:	bf00      	nop
 8000dc8:	3708      	adds	r7, #8
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}
	...

08000dd0 <WriteI2C>:


static void WriteI2C(uint8_t data, uint8_t mode){
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b086      	sub	sp, #24
 8000dd4:	af02      	add	r7, sp, #8
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	460a      	mov	r2, r1
 8000dda:	71fb      	strb	r3, [r7, #7]
 8000ddc:	4613      	mov	r3, r2
 8000dde:	71bb      	strb	r3, [r7, #6]
	uint8_t dataH, dataL;
	uint8_t data_I2C[4];

	dataH = data & 0xF0;
 8000de0:	79fb      	ldrb	r3, [r7, #7]
 8000de2:	f023 030f 	bic.w	r3, r3, #15
 8000de6:	73fb      	strb	r3, [r7, #15]
	dataL = (data << 4) & 0xF0;
 8000de8:	79fb      	ldrb	r3, [r7, #7]
 8000dea:	011b      	lsls	r3, r3, #4
 8000dec:	73bb      	strb	r3, [r7, #14]

	if(LCD.BACKLIGHT){
 8000dee:	4b1c      	ldr	r3, [pc, #112]	; (8000e60 <WriteI2C+0x90>)
 8000df0:	7adb      	ldrb	r3, [r3, #11]
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d007      	beq.n	8000e06 <WriteI2C+0x36>
		dataH |= LCD_BACKLIGHT;
 8000df6:	7bfb      	ldrb	r3, [r7, #15]
 8000df8:	f043 0308 	orr.w	r3, r3, #8
 8000dfc:	73fb      	strb	r3, [r7, #15]
		dataL |= LCD_BACKLIGHT;
 8000dfe:	7bbb      	ldrb	r3, [r7, #14]
 8000e00:	f043 0308 	orr.w	r3, r3, #8
 8000e04:	73bb      	strb	r3, [r7, #14]
	}

	if(mode == LCD_DATA){
 8000e06:	79bb      	ldrb	r3, [r7, #6]
 8000e08:	2b01      	cmp	r3, #1
 8000e0a:	d107      	bne.n	8000e1c <WriteI2C+0x4c>
		dataH |= LCD_RS;
 8000e0c:	7bfb      	ldrb	r3, [r7, #15]
 8000e0e:	f043 0301 	orr.w	r3, r3, #1
 8000e12:	73fb      	strb	r3, [r7, #15]
		dataL |= LCD_RS;
 8000e14:	7bbb      	ldrb	r3, [r7, #14]
 8000e16:	f043 0301 	orr.w	r3, r3, #1
 8000e1a:	73bb      	strb	r3, [r7, #14]
	}

	data_I2C[0] = dataH | LCD_EN;
 8000e1c:	7bfb      	ldrb	r3, [r7, #15]
 8000e1e:	f043 0304 	orr.w	r3, r3, #4
 8000e22:	b2db      	uxtb	r3, r3
 8000e24:	723b      	strb	r3, [r7, #8]
	data_I2C[1] = dataH;
 8000e26:	7bfb      	ldrb	r3, [r7, #15]
 8000e28:	727b      	strb	r3, [r7, #9]
	data_I2C[2] = dataL | LCD_EN;
 8000e2a:	7bbb      	ldrb	r3, [r7, #14]
 8000e2c:	f043 0304 	orr.w	r3, r3, #4
 8000e30:	b2db      	uxtb	r3, r3
 8000e32:	72bb      	strb	r3, [r7, #10]
	data_I2C[3] = dataL;
 8000e34:	7bbb      	ldrb	r3, [r7, #14]
 8000e36:	72fb      	strb	r3, [r7, #11]

	HAL_I2C_Master_Transmit(LCD.I2C, LCD.ADDRESS << 1, (uint8_t*)data_I2C, 4, 1000);
 8000e38:	4b09      	ldr	r3, [pc, #36]	; (8000e60 <WriteI2C+0x90>)
 8000e3a:	6818      	ldr	r0, [r3, #0]
 8000e3c:	4b08      	ldr	r3, [pc, #32]	; (8000e60 <WriteI2C+0x90>)
 8000e3e:	791b      	ldrb	r3, [r3, #4]
 8000e40:	b29b      	uxth	r3, r3
 8000e42:	005b      	lsls	r3, r3, #1
 8000e44:	b299      	uxth	r1, r3
 8000e46:	f107 0208 	add.w	r2, r7, #8
 8000e4a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e4e:	9300      	str	r3, [sp, #0]
 8000e50:	2304      	movs	r3, #4
 8000e52:	f002 fc01 	bl	8003658 <HAL_I2C_Master_Transmit>
}
 8000e56:	bf00      	nop
 8000e58:	3710      	adds	r7, #16
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	20000350 	.word	0x20000350

08000e64 <CLCD_Init>:



//===========================HIGH LEVEL FUNCTION===========================//
void CLCD_Init(I2C_HandleTypeDef* I2C, uint8_t address, uint8_t row, uint8_t col){
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b084      	sub	sp, #16
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
 8000e6c:	4608      	mov	r0, r1
 8000e6e:	4611      	mov	r1, r2
 8000e70:	461a      	mov	r2, r3
 8000e72:	4603      	mov	r3, r0
 8000e74:	70fb      	strb	r3, [r7, #3]
 8000e76:	460b      	mov	r3, r1
 8000e78:	70bb      	strb	r3, [r7, #2]
 8000e7a:	4613      	mov	r3, r2
 8000e7c:	707b      	strb	r3, [r7, #1]
	uint8_t i;
	LCD.I2C = I2C;
 8000e7e:	4a4a      	ldr	r2, [pc, #296]	; (8000fa8 <CLCD_Init+0x144>)
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	6013      	str	r3, [r2, #0]
	LCD.ADDRESS = address;
 8000e84:	4a48      	ldr	r2, [pc, #288]	; (8000fa8 <CLCD_Init+0x144>)
 8000e86:	78fb      	ldrb	r3, [r7, #3]
 8000e88:	7113      	strb	r3, [r2, #4]
	LCD.COL = col;
 8000e8a:	4a47      	ldr	r2, [pc, #284]	; (8000fa8 <CLCD_Init+0x144>)
 8000e8c:	787b      	ldrb	r3, [r7, #1]
 8000e8e:	7153      	strb	r3, [r2, #5]
	LCD.ROW = row;
 8000e90:	4a45      	ldr	r2, [pc, #276]	; (8000fa8 <CLCD_Init+0x144>)
 8000e92:	78bb      	ldrb	r3, [r7, #2]
 8000e94:	7193      	strb	r3, [r2, #6]

	LCD.FUNCTIONSET = LCD_FUNCTIONSET | LCD_4BITMODE | LCD_2LINE | LCD_5x8DOTS;
 8000e96:	4b44      	ldr	r3, [pc, #272]	; (8000fa8 <CLCD_Init+0x144>)
 8000e98:	2228      	movs	r2, #40	; 0x28
 8000e9a:	721a      	strb	r2, [r3, #8]
	LCD.ENTRYMODE = LCD_ENTRYMODESET | LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 8000e9c:	4b42      	ldr	r3, [pc, #264]	; (8000fa8 <CLCD_Init+0x144>)
 8000e9e:	2206      	movs	r2, #6
 8000ea0:	71da      	strb	r2, [r3, #7]
	LCD.DISPLAYCTRL = LCD_DISPLAYCONTROL | LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8000ea2:	4b41      	ldr	r3, [pc, #260]	; (8000fa8 <CLCD_Init+0x144>)
 8000ea4:	220c      	movs	r2, #12
 8000ea6:	725a      	strb	r2, [r3, #9]
	LCD.CURSORSHIFT = LCD_CURSORSHIFT | LCD_CURSORMOVE | LCD_MOVERIGHT;
 8000ea8:	4b3f      	ldr	r3, [pc, #252]	; (8000fa8 <CLCD_Init+0x144>)
 8000eaa:	2214      	movs	r2, #20
 8000eac:	729a      	strb	r2, [r3, #10]
	LCD.BACKLIGHT = LCD_BACKLIGHT;
 8000eae:	4b3e      	ldr	r3, [pc, #248]	; (8000fa8 <CLCD_Init+0x144>)
 8000eb0:	2208      	movs	r2, #8
 8000eb2:	72da      	strb	r2, [r3, #11]

	Delay(50);
 8000eb4:	2032      	movs	r0, #50	; 0x32
 8000eb6:	f7ff ff7d 	bl	8000db4 <Delay>

	if(Lcd_buffer != NULL) free(Lcd_buffer);
 8000eba:	4b3c      	ldr	r3, [pc, #240]	; (8000fac <CLCD_Init+0x148>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d004      	beq.n	8000ecc <CLCD_Init+0x68>
 8000ec2:	4b3a      	ldr	r3, [pc, #232]	; (8000fac <CLCD_Init+0x148>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f004 fce2 	bl	8005890 <free>
	Lcd_buffer = (uint8_t*)malloc(row * col * 8);
 8000ecc:	78bb      	ldrb	r3, [r7, #2]
 8000ece:	787a      	ldrb	r2, [r7, #1]
 8000ed0:	fb02 f303 	mul.w	r3, r2, r3
 8000ed4:	00db      	lsls	r3, r3, #3
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	f004 fcd2 	bl	8005880 <malloc>
 8000edc:	4603      	mov	r3, r0
 8000ede:	461a      	mov	r2, r3
 8000ee0:	4b32      	ldr	r3, [pc, #200]	; (8000fac <CLCD_Init+0x148>)
 8000ee2:	601a      	str	r2, [r3, #0]

	for(i = 0; i < LCD.ROW * LCD.COL; i++) Lcd_buffer[i] = ' ';
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	73fb      	strb	r3, [r7, #15]
 8000ee8:	e008      	b.n	8000efc <CLCD_Init+0x98>
 8000eea:	4b30      	ldr	r3, [pc, #192]	; (8000fac <CLCD_Init+0x148>)
 8000eec:	681a      	ldr	r2, [r3, #0]
 8000eee:	7bfb      	ldrb	r3, [r7, #15]
 8000ef0:	4413      	add	r3, r2
 8000ef2:	2220      	movs	r2, #32
 8000ef4:	701a      	strb	r2, [r3, #0]
 8000ef6:	7bfb      	ldrb	r3, [r7, #15]
 8000ef8:	3301      	adds	r3, #1
 8000efa:	73fb      	strb	r3, [r7, #15]
 8000efc:	7bfa      	ldrb	r2, [r7, #15]
 8000efe:	4b2a      	ldr	r3, [pc, #168]	; (8000fa8 <CLCD_Init+0x144>)
 8000f00:	799b      	ldrb	r3, [r3, #6]
 8000f02:	4619      	mov	r1, r3
 8000f04:	4b28      	ldr	r3, [pc, #160]	; (8000fa8 <CLCD_Init+0x144>)
 8000f06:	795b      	ldrb	r3, [r3, #5]
 8000f08:	fb01 f303 	mul.w	r3, r1, r3
 8000f0c:	429a      	cmp	r2, r3
 8000f0e:	dbec      	blt.n	8000eea <CLCD_Init+0x86>

	WriteI2C(0x33, LCD_COMMAND);
 8000f10:	2100      	movs	r1, #0
 8000f12:	2033      	movs	r0, #51	; 0x33
 8000f14:	f7ff ff5c 	bl	8000dd0 <WriteI2C>
//	Delay(5);
	WriteI2C(0x33, LCD_COMMAND);
 8000f18:	2100      	movs	r1, #0
 8000f1a:	2033      	movs	r0, #51	; 0x33
 8000f1c:	f7ff ff58 	bl	8000dd0 <WriteI2C>
	Delay(5);
 8000f20:	2005      	movs	r0, #5
 8000f22:	f7ff ff47 	bl	8000db4 <Delay>
	WriteI2C(0x32, LCD_COMMAND);
 8000f26:	2100      	movs	r1, #0
 8000f28:	2032      	movs	r0, #50	; 0x32
 8000f2a:	f7ff ff51 	bl	8000dd0 <WriteI2C>
	Delay(5);
 8000f2e:	2005      	movs	r0, #5
 8000f30:	f7ff ff40 	bl	8000db4 <Delay>
	WriteI2C(0x20, LCD_COMMAND);
 8000f34:	2100      	movs	r1, #0
 8000f36:	2020      	movs	r0, #32
 8000f38:	f7ff ff4a 	bl	8000dd0 <WriteI2C>
	Delay(5);
 8000f3c:	2005      	movs	r0, #5
 8000f3e:	f7ff ff39 	bl	8000db4 <Delay>

//	config lcd
	WriteI2C(LCD.ENTRYMODE, LCD_COMMAND);
 8000f42:	4b19      	ldr	r3, [pc, #100]	; (8000fa8 <CLCD_Init+0x144>)
 8000f44:	79db      	ldrb	r3, [r3, #7]
 8000f46:	2100      	movs	r1, #0
 8000f48:	4618      	mov	r0, r3
 8000f4a:	f7ff ff41 	bl	8000dd0 <WriteI2C>
	Delay(1);
 8000f4e:	2001      	movs	r0, #1
 8000f50:	f7ff ff30 	bl	8000db4 <Delay>
	WriteI2C(LCD.DISPLAYCTRL, LCD_COMMAND);
 8000f54:	4b14      	ldr	r3, [pc, #80]	; (8000fa8 <CLCD_Init+0x144>)
 8000f56:	7a5b      	ldrb	r3, [r3, #9]
 8000f58:	2100      	movs	r1, #0
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f7ff ff38 	bl	8000dd0 <WriteI2C>
	Delay(1);
 8000f60:	2001      	movs	r0, #1
 8000f62:	f7ff ff27 	bl	8000db4 <Delay>
	WriteI2C(LCD.CURSORSHIFT, LCD_COMMAND);
 8000f66:	4b10      	ldr	r3, [pc, #64]	; (8000fa8 <CLCD_Init+0x144>)
 8000f68:	7a9b      	ldrb	r3, [r3, #10]
 8000f6a:	2100      	movs	r1, #0
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	f7ff ff2f 	bl	8000dd0 <WriteI2C>
	Delay(1);
 8000f72:	2001      	movs	r0, #1
 8000f74:	f7ff ff1e 	bl	8000db4 <Delay>
	WriteI2C(LCD.FUNCTIONSET, LCD_COMMAND);
 8000f78:	4b0b      	ldr	r3, [pc, #44]	; (8000fa8 <CLCD_Init+0x144>)
 8000f7a:	7a1b      	ldrb	r3, [r3, #8]
 8000f7c:	2100      	movs	r1, #0
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f7ff ff26 	bl	8000dd0 <WriteI2C>
	Delay(1);
 8000f84:	2001      	movs	r0, #1
 8000f86:	f7ff ff15 	bl	8000db4 <Delay>

	WriteI2C(LCD_CLEARDISPLAY, LCD_COMMAND);
 8000f8a:	2100      	movs	r1, #0
 8000f8c:	2001      	movs	r0, #1
 8000f8e:	f7ff ff1f 	bl	8000dd0 <WriteI2C>
	Delay(1);
 8000f92:	2001      	movs	r0, #1
 8000f94:	f7ff ff0e 	bl	8000db4 <Delay>

	WriteI2C(LCD_RETURNHOME, LCD_COMMAND);
 8000f98:	2100      	movs	r1, #0
 8000f9a:	2002      	movs	r0, #2
 8000f9c:	f7ff ff18 	bl	8000dd0 <WriteI2C>
}
 8000fa0:	bf00      	nop
 8000fa2:	3710      	adds	r7, #16
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	20000350 	.word	0x20000350
 8000fac:	2000034c 	.word	0x2000034c

08000fb0 <SetCursor>:

void SetCursor(uint8_t row, uint8_t col){
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b084      	sub	sp, #16
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	460a      	mov	r2, r1
 8000fba:	71fb      	strb	r3, [r7, #7]
 8000fbc:	4613      	mov	r3, r2
 8000fbe:	71bb      	strb	r3, [r7, #6]
	uint8_t address_dram = 0x00;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	73fb      	strb	r3, [r7, #15]

	row = row % LCD.ROW;
 8000fc4:	4b1d      	ldr	r3, [pc, #116]	; (800103c <SetCursor+0x8c>)
 8000fc6:	799a      	ldrb	r2, [r3, #6]
 8000fc8:	79fb      	ldrb	r3, [r7, #7]
 8000fca:	fbb3 f1f2 	udiv	r1, r3, r2
 8000fce:	fb01 f202 	mul.w	r2, r1, r2
 8000fd2:	1a9b      	subs	r3, r3, r2
 8000fd4:	71fb      	strb	r3, [r7, #7]
	col = col % LCD.COL;
 8000fd6:	4b19      	ldr	r3, [pc, #100]	; (800103c <SetCursor+0x8c>)
 8000fd8:	795a      	ldrb	r2, [r3, #5]
 8000fda:	79bb      	ldrb	r3, [r7, #6]
 8000fdc:	fbb3 f1f2 	udiv	r1, r3, r2
 8000fe0:	fb01 f202 	mul.w	r2, r1, r2
 8000fe4:	1a9b      	subs	r3, r3, r2
 8000fe6:	71bb      	strb	r3, [r7, #6]

	switch(row){
 8000fe8:	79fb      	ldrb	r3, [r7, #7]
 8000fea:	2b03      	cmp	r3, #3
 8000fec:	d819      	bhi.n	8001022 <SetCursor+0x72>
 8000fee:	a201      	add	r2, pc, #4	; (adr r2, 8000ff4 <SetCursor+0x44>)
 8000ff0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ff4:	08001005 	.word	0x08001005
 8000ff8:	0800100b 	.word	0x0800100b
 8000ffc:	08001013 	.word	0x08001013
 8001000:	0800101b 	.word	0x0800101b
	case 0:
		address_dram = 0x00 + col;
 8001004:	79bb      	ldrb	r3, [r7, #6]
 8001006:	73fb      	strb	r3, [r7, #15]
		break;
 8001008:	e00b      	b.n	8001022 <SetCursor+0x72>
	case 1:
		address_dram = 0x40 + col;
 800100a:	79bb      	ldrb	r3, [r7, #6]
 800100c:	3340      	adds	r3, #64	; 0x40
 800100e:	73fb      	strb	r3, [r7, #15]
		break;
 8001010:	e007      	b.n	8001022 <SetCursor+0x72>
	case 2:
		address_dram = 0x14 + col;
 8001012:	79bb      	ldrb	r3, [r7, #6]
 8001014:	3314      	adds	r3, #20
 8001016:	73fb      	strb	r3, [r7, #15]
		break;
 8001018:	e003      	b.n	8001022 <SetCursor+0x72>
	case 3:
		address_dram = 0x54 + col;
 800101a:	79bb      	ldrb	r3, [r7, #6]
 800101c:	3354      	adds	r3, #84	; 0x54
 800101e:	73fb      	strb	r3, [r7, #15]
		break;
 8001020:	bf00      	nop
	}

	WriteI2C(LCD_SETDDRAMADDR | address_dram, LCD_COMMAND);
 8001022:	7bfb      	ldrb	r3, [r7, #15]
 8001024:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001028:	b2db      	uxtb	r3, r3
 800102a:	2100      	movs	r1, #0
 800102c:	4618      	mov	r0, r3
 800102e:	f7ff fecf 	bl	8000dd0 <WriteI2C>
}
 8001032:	bf00      	nop
 8001034:	3710      	adds	r7, #16
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	20000350 	.word	0x20000350

08001040 <UpdateCharBuffer>:
void CLCD_BackLight(uint8_t is_on){
	LCD.BACKLIGHT = is_on ? LCD_BACKLIGHT : LCD_NOBACKLIGHT;
}


void UpdateCharBuffer(uint8_t c){
 8001040:	b480      	push	{r7}
 8001042:	b083      	sub	sp, #12
 8001044:	af00      	add	r7, sp, #0
 8001046:	4603      	mov	r3, r0
 8001048:	71fb      	strb	r3, [r7, #7]
	Lcd_buffer[currentRow * LCD.COL + currentCol] = c;
 800104a:	4b0d      	ldr	r3, [pc, #52]	; (8001080 <UpdateCharBuffer+0x40>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	4a0d      	ldr	r2, [pc, #52]	; (8001084 <UpdateCharBuffer+0x44>)
 8001050:	7812      	ldrb	r2, [r2, #0]
 8001052:	4611      	mov	r1, r2
 8001054:	4a0c      	ldr	r2, [pc, #48]	; (8001088 <UpdateCharBuffer+0x48>)
 8001056:	7952      	ldrb	r2, [r2, #5]
 8001058:	fb01 f202 	mul.w	r2, r1, r2
 800105c:	490b      	ldr	r1, [pc, #44]	; (800108c <UpdateCharBuffer+0x4c>)
 800105e:	7809      	ldrb	r1, [r1, #0]
 8001060:	440a      	add	r2, r1
 8001062:	4413      	add	r3, r2
 8001064:	79fa      	ldrb	r2, [r7, #7]
 8001066:	701a      	strb	r2, [r3, #0]
	currentCol++;
 8001068:	4b08      	ldr	r3, [pc, #32]	; (800108c <UpdateCharBuffer+0x4c>)
 800106a:	781b      	ldrb	r3, [r3, #0]
 800106c:	3301      	adds	r3, #1
 800106e:	b2da      	uxtb	r2, r3
 8001070:	4b06      	ldr	r3, [pc, #24]	; (800108c <UpdateCharBuffer+0x4c>)
 8001072:	701a      	strb	r2, [r3, #0]
}
 8001074:	bf00      	nop
 8001076:	370c      	adds	r7, #12
 8001078:	46bd      	mov	sp, r7
 800107a:	bc80      	pop	{r7}
 800107c:	4770      	bx	lr
 800107e:	bf00      	nop
 8001080:	2000034c 	.word	0x2000034c
 8001084:	2000035d 	.word	0x2000035d
 8001088:	20000350 	.word	0x20000350
 800108c:	2000035c 	.word	0x2000035c

08001090 <CLCD_PrintStringBuffer>:
	currentRow = row % LCD.ROW;
	currentCol = col % LCD.COL;
	Lcd_buffer[currentRow * LCD.COL + currentCol] = c;
}

void CLCD_PrintStringBuffer(uint8_t row, uint8_t col, char* str){
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
 8001096:	4603      	mov	r3, r0
 8001098:	603a      	str	r2, [r7, #0]
 800109a:	71fb      	strb	r3, [r7, #7]
 800109c:	460b      	mov	r3, r1
 800109e:	71bb      	strb	r3, [r7, #6]
	currentRow = row % LCD.ROW;
 80010a0:	4b13      	ldr	r3, [pc, #76]	; (80010f0 <CLCD_PrintStringBuffer+0x60>)
 80010a2:	799a      	ldrb	r2, [r3, #6]
 80010a4:	79fb      	ldrb	r3, [r7, #7]
 80010a6:	fbb3 f1f2 	udiv	r1, r3, r2
 80010aa:	fb01 f202 	mul.w	r2, r1, r2
 80010ae:	1a9b      	subs	r3, r3, r2
 80010b0:	b2da      	uxtb	r2, r3
 80010b2:	4b10      	ldr	r3, [pc, #64]	; (80010f4 <CLCD_PrintStringBuffer+0x64>)
 80010b4:	701a      	strb	r2, [r3, #0]
	currentCol = col % LCD.COL;
 80010b6:	4b0e      	ldr	r3, [pc, #56]	; (80010f0 <CLCD_PrintStringBuffer+0x60>)
 80010b8:	795a      	ldrb	r2, [r3, #5]
 80010ba:	79bb      	ldrb	r3, [r7, #6]
 80010bc:	fbb3 f1f2 	udiv	r1, r3, r2
 80010c0:	fb01 f202 	mul.w	r2, r1, r2
 80010c4:	1a9b      	subs	r3, r3, r2
 80010c6:	b2da      	uxtb	r2, r3
 80010c8:	4b0b      	ldr	r3, [pc, #44]	; (80010f8 <CLCD_PrintStringBuffer+0x68>)
 80010ca:	701a      	strb	r2, [r3, #0]
	while(*str){
 80010cc:	e006      	b.n	80010dc <CLCD_PrintStringBuffer+0x4c>
		UpdateCharBuffer(*str++);
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	1c5a      	adds	r2, r3, #1
 80010d2:	603a      	str	r2, [r7, #0]
 80010d4:	781b      	ldrb	r3, [r3, #0]
 80010d6:	4618      	mov	r0, r3
 80010d8:	f7ff ffb2 	bl	8001040 <UpdateCharBuffer>
	while(*str){
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d1f4      	bne.n	80010ce <CLCD_PrintStringBuffer+0x3e>
	}
}
 80010e4:	bf00      	nop
 80010e6:	bf00      	nop
 80010e8:	3708      	adds	r7, #8
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	20000350 	.word	0x20000350
 80010f4:	2000035d 	.word	0x2000035d
 80010f8:	2000035c 	.word	0x2000035c

080010fc <CLCD_ClearBuffer>:
    UpdateCharBuffer('.');
    UpdateCharBuffer(decimal_part % 10 + '0');
}


void CLCD_ClearBuffer(void){
 80010fc:	b480      	push	{r7}
 80010fe:	b083      	sub	sp, #12
 8001100:	af00      	add	r7, sp, #0
	uint8_t i;

	for(i = 0; i < LCD.ROW * LCD.COL; i++) Lcd_buffer[i] = ' ';
 8001102:	2300      	movs	r3, #0
 8001104:	71fb      	strb	r3, [r7, #7]
 8001106:	e008      	b.n	800111a <CLCD_ClearBuffer+0x1e>
 8001108:	4b0c      	ldr	r3, [pc, #48]	; (800113c <CLCD_ClearBuffer+0x40>)
 800110a:	681a      	ldr	r2, [r3, #0]
 800110c:	79fb      	ldrb	r3, [r7, #7]
 800110e:	4413      	add	r3, r2
 8001110:	2220      	movs	r2, #32
 8001112:	701a      	strb	r2, [r3, #0]
 8001114:	79fb      	ldrb	r3, [r7, #7]
 8001116:	3301      	adds	r3, #1
 8001118:	71fb      	strb	r3, [r7, #7]
 800111a:	79fa      	ldrb	r2, [r7, #7]
 800111c:	4b08      	ldr	r3, [pc, #32]	; (8001140 <CLCD_ClearBuffer+0x44>)
 800111e:	799b      	ldrb	r3, [r3, #6]
 8001120:	4619      	mov	r1, r3
 8001122:	4b07      	ldr	r3, [pc, #28]	; (8001140 <CLCD_ClearBuffer+0x44>)
 8001124:	795b      	ldrb	r3, [r3, #5]
 8001126:	fb01 f303 	mul.w	r3, r1, r3
 800112a:	429a      	cmp	r2, r3
 800112c:	dbec      	blt.n	8001108 <CLCD_ClearBuffer+0xc>
}
 800112e:	bf00      	nop
 8001130:	bf00      	nop
 8001132:	370c      	adds	r7, #12
 8001134:	46bd      	mov	sp, r7
 8001136:	bc80      	pop	{r7}
 8001138:	4770      	bx	lr
 800113a:	bf00      	nop
 800113c:	2000034c 	.word	0x2000034c
 8001140:	20000350 	.word	0x20000350

08001144 <CLCD_DisplayScreen>:

void CLCD_DisplayScreen(void){
 8001144:	b580      	push	{r7, lr}
 8001146:	b082      	sub	sp, #8
 8001148:	af00      	add	r7, sp, #0
	uint8_t i, j;

	for(i = 0; i < LCD.ROW; i++){
 800114a:	2300      	movs	r3, #0
 800114c:	71fb      	strb	r3, [r7, #7]
 800114e:	e021      	b.n	8001194 <CLCD_DisplayScreen+0x50>
		SetCursor(i, 0);
 8001150:	79fb      	ldrb	r3, [r7, #7]
 8001152:	2100      	movs	r1, #0
 8001154:	4618      	mov	r0, r3
 8001156:	f7ff ff2b 	bl	8000fb0 <SetCursor>
		for(j = 0; j < LCD.COL; j++){
 800115a:	2300      	movs	r3, #0
 800115c:	71bb      	strb	r3, [r7, #6]
 800115e:	e011      	b.n	8001184 <CLCD_DisplayScreen+0x40>
			WriteI2C(Lcd_buffer[i * LCD.COL + j], LCD_DATA);
 8001160:	4b11      	ldr	r3, [pc, #68]	; (80011a8 <CLCD_DisplayScreen+0x64>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	79fa      	ldrb	r2, [r7, #7]
 8001166:	4911      	ldr	r1, [pc, #68]	; (80011ac <CLCD_DisplayScreen+0x68>)
 8001168:	7949      	ldrb	r1, [r1, #5]
 800116a:	fb02 f101 	mul.w	r1, r2, r1
 800116e:	79ba      	ldrb	r2, [r7, #6]
 8001170:	440a      	add	r2, r1
 8001172:	4413      	add	r3, r2
 8001174:	781b      	ldrb	r3, [r3, #0]
 8001176:	2101      	movs	r1, #1
 8001178:	4618      	mov	r0, r3
 800117a:	f7ff fe29 	bl	8000dd0 <WriteI2C>
		for(j = 0; j < LCD.COL; j++){
 800117e:	79bb      	ldrb	r3, [r7, #6]
 8001180:	3301      	adds	r3, #1
 8001182:	71bb      	strb	r3, [r7, #6]
 8001184:	4b09      	ldr	r3, [pc, #36]	; (80011ac <CLCD_DisplayScreen+0x68>)
 8001186:	795b      	ldrb	r3, [r3, #5]
 8001188:	79ba      	ldrb	r2, [r7, #6]
 800118a:	429a      	cmp	r2, r3
 800118c:	d3e8      	bcc.n	8001160 <CLCD_DisplayScreen+0x1c>
	for(i = 0; i < LCD.ROW; i++){
 800118e:	79fb      	ldrb	r3, [r7, #7]
 8001190:	3301      	adds	r3, #1
 8001192:	71fb      	strb	r3, [r7, #7]
 8001194:	4b05      	ldr	r3, [pc, #20]	; (80011ac <CLCD_DisplayScreen+0x68>)
 8001196:	799b      	ldrb	r3, [r3, #6]
 8001198:	79fa      	ldrb	r2, [r7, #7]
 800119a:	429a      	cmp	r2, r3
 800119c:	d3d8      	bcc.n	8001150 <CLCD_DisplayScreen+0xc>
		}
	}
}
 800119e:	bf00      	nop
 80011a0:	bf00      	nop
 80011a2:	3708      	adds	r7, #8
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bd80      	pop	{r7, pc}
 80011a8:	2000034c 	.word	0x2000034c
 80011ac:	20000350 	.word	0x20000350

080011b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011b4:	f000 fe84 	bl	8001ec0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011b8:	f000 f874 	bl	80012a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011bc:	f000 fa3a 	bl	8001634 <MX_GPIO_Init>
  MX_DMA_Init();
 80011c0:	f000 fa0a 	bl	80015d8 <MX_DMA_Init>
  MX_TIM2_Init();
 80011c4:	f000 f944 	bl	8001450 <MX_TIM2_Init>
  MX_TIM3_Init();
 80011c8:	f000 f98e 	bl	80014e8 <MX_TIM3_Init>
  MX_ADC1_Init();
 80011cc:	f000 f8c4 	bl	8001358 <MX_ADC1_Init>
  MX_I2C1_Init();
 80011d0:	f000 f910 	bl	80013f4 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80011d4:	f000 f9d6 	bl	8001584 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 80011d8:	4826      	ldr	r0, [pc, #152]	; (8001274 <main+0xc4>)
 80011da:	f003 faad 	bl	8004738 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim3);
 80011de:	4826      	ldr	r0, [pc, #152]	; (8001278 <main+0xc8>)
 80011e0:	f003 fa60 	bl	80046a4 <HAL_TIM_Base_Start>

  TM_Init(&htim2);
 80011e4:	4823      	ldr	r0, [pc, #140]	; (8001274 <main+0xc4>)
 80011e6:	f000 fdb9 	bl	8001d5c <TM_Init>
  TM_SetTime_ms(3000);
 80011ea:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80011ee:	f000 fdd5 	bl	8001d9c <TM_SetTime_ms>

  IN_Init(&hadc1);
 80011f2:	4822      	ldr	r0, [pc, #136]	; (800127c <main+0xcc>)
 80011f4:	f7ff fdb6 	bl	8000d64 <IN_Init>


  DHT_Init(&_dht0, DHT0_GPIO_Port, DHT0_Pin, &htim3);
 80011f8:	4b1f      	ldr	r3, [pc, #124]	; (8001278 <main+0xc8>)
 80011fa:	2208      	movs	r2, #8
 80011fc:	4920      	ldr	r1, [pc, #128]	; (8001280 <main+0xd0>)
 80011fe:	4821      	ldr	r0, [pc, #132]	; (8001284 <main+0xd4>)
 8001200:	f7ff fc74 	bl	8000aec <DHT_Init>
  DHT_Init(&_dht1, DHT1_GPIO_Port, DHT1_Pin, &htim3);
 8001204:	4b1c      	ldr	r3, [pc, #112]	; (8001278 <main+0xc8>)
 8001206:	2210      	movs	r2, #16
 8001208:	491d      	ldr	r1, [pc, #116]	; (8001280 <main+0xd0>)
 800120a:	481f      	ldr	r0, [pc, #124]	; (8001288 <main+0xd8>)
 800120c:	f7ff fc6e 	bl	8000aec <DHT_Init>
  DHT_Init(&_dht2, DHT2_GPIO_Port, DHT2_Pin, &htim3);
 8001210:	4b19      	ldr	r3, [pc, #100]	; (8001278 <main+0xc8>)
 8001212:	2220      	movs	r2, #32
 8001214:	491a      	ldr	r1, [pc, #104]	; (8001280 <main+0xd0>)
 8001216:	481d      	ldr	r0, [pc, #116]	; (800128c <main+0xdc>)
 8001218:	f7ff fc68 	bl	8000aec <DHT_Init>
  DHT_Init(&_dht3, DHT3_GPIO_Port, DHT3_Pin, &htim3);
 800121c:	4b16      	ldr	r3, [pc, #88]	; (8001278 <main+0xc8>)
 800121e:	2240      	movs	r2, #64	; 0x40
 8001220:	4917      	ldr	r1, [pc, #92]	; (8001280 <main+0xd0>)
 8001222:	481b      	ldr	r0, [pc, #108]	; (8001290 <main+0xe0>)
 8001224:	f7ff fc62 	bl	8000aec <DHT_Init>

  ZB_Init(&huart1);
 8001228:	481a      	ldr	r0, [pc, #104]	; (8001294 <main+0xe4>)
 800122a:	f000 fdf5 	bl	8001e18 <ZB_Init>

  CLCD_Init(&hi2c1, 0x27, 2, 16);
 800122e:	2310      	movs	r3, #16
 8001230:	2202      	movs	r2, #2
 8001232:	2127      	movs	r1, #39	; 0x27
 8001234:	4818      	ldr	r0, [pc, #96]	; (8001298 <main+0xe8>)
 8001236:	f7ff fe15 	bl	8000e64 <CLCD_Init>

  FSM_Init();
 800123a:	f7ff fcff 	bl	8000c3c <FSM_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(TM_IsFlag()){
 800123e:	f000 fdcf 	bl	8001de0 <TM_IsFlag>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d0fa      	beq.n	800123e <main+0x8e>

		  if(_time_read_data >= 5) _time_read_data -= 5;
 8001248:	4b14      	ldr	r3, [pc, #80]	; (800129c <main+0xec>)
 800124a:	881b      	ldrh	r3, [r3, #0]
 800124c:	2b04      	cmp	r3, #4
 800124e:	d905      	bls.n	800125c <main+0xac>
 8001250:	4b12      	ldr	r3, [pc, #72]	; (800129c <main+0xec>)
 8001252:	881b      	ldrh	r3, [r3, #0]
 8001254:	3b05      	subs	r3, #5
 8001256:	b29a      	uxth	r2, r3
 8001258:	4b10      	ldr	r3, [pc, #64]	; (800129c <main+0xec>)
 800125a:	801a      	strh	r2, [r3, #0]

		  CLCD_ClearBuffer();
 800125c:	f7ff ff4e 	bl	80010fc <CLCD_ClearBuffer>
//		  x = DHT_GetHumi(&_dht0);

//		  CLCD_PrintNumBuffer(0, 0, IN_GetValue_MP2());
//		  CLCD_PrintNumBuffer(1, 0, IN_GetValue_MQ2());

		  FSM_SystemControl();
 8001260:	f7ff fcf8 	bl	8000c54 <FSM_SystemControl>

		  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8001264:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001268:	480d      	ldr	r0, [pc, #52]	; (80012a0 <main+0xf0>)
 800126a:	f002 f897 	bl	800339c <HAL_GPIO_TogglePin>

		  CLCD_DisplayScreen();
 800126e:	f7ff ff69 	bl	8001144 <CLCD_DisplayScreen>
	  if(TM_IsFlag()){
 8001272:	e7e4      	b.n	800123e <main+0x8e>
 8001274:	20000428 	.word	0x20000428
 8001278:	20000470 	.word	0x20000470
 800127c:	20000360 	.word	0x20000360
 8001280:	40010800 	.word	0x40010800
 8001284:	200002f0 	.word	0x200002f0
 8001288:	20000304 	.word	0x20000304
 800128c:	20000318 	.word	0x20000318
 8001290:	2000032c 	.word	0x2000032c
 8001294:	200004b8 	.word	0x200004b8
 8001298:	200003d4 	.word	0x200003d4
 800129c:	20000340 	.word	0x20000340
 80012a0:	40011000 	.word	0x40011000

080012a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b094      	sub	sp, #80	; 0x50
 80012a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012aa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012ae:	2228      	movs	r2, #40	; 0x28
 80012b0:	2100      	movs	r1, #0
 80012b2:	4618      	mov	r0, r3
 80012b4:	f004 faf4 	bl	80058a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012b8:	f107 0314 	add.w	r3, r7, #20
 80012bc:	2200      	movs	r2, #0
 80012be:	601a      	str	r2, [r3, #0]
 80012c0:	605a      	str	r2, [r3, #4]
 80012c2:	609a      	str	r2, [r3, #8]
 80012c4:	60da      	str	r2, [r3, #12]
 80012c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012c8:	1d3b      	adds	r3, r7, #4
 80012ca:	2200      	movs	r2, #0
 80012cc:	601a      	str	r2, [r3, #0]
 80012ce:	605a      	str	r2, [r3, #4]
 80012d0:	609a      	str	r2, [r3, #8]
 80012d2:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80012d4:	2301      	movs	r3, #1
 80012d6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80012d8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80012dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80012de:	2300      	movs	r3, #0
 80012e0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012e2:	2301      	movs	r3, #1
 80012e4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012e6:	2302      	movs	r3, #2
 80012e8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80012ea:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80012ee:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 80012f0:	2300      	movs	r3, #0
 80012f2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012f4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012f8:	4618      	mov	r0, r3
 80012fa:	f002 fcb3 	bl	8003c64 <HAL_RCC_OscConfig>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d001      	beq.n	8001308 <SystemClock_Config+0x64>
  {
    Error_Handler();
 8001304:	f000 fa02 	bl	800170c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001308:	230f      	movs	r3, #15
 800130a:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800130c:	2302      	movs	r3, #2
 800130e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001310:	2300      	movs	r3, #0
 8001312:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001314:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001318:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800131a:	2300      	movs	r3, #0
 800131c:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800131e:	f107 0314 	add.w	r3, r7, #20
 8001322:	2100      	movs	r1, #0
 8001324:	4618      	mov	r0, r3
 8001326:	f002 ff1f 	bl	8004168 <HAL_RCC_ClockConfig>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d001      	beq.n	8001334 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001330:	f000 f9ec 	bl	800170c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001334:	2302      	movs	r3, #2
 8001336:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001338:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800133c:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800133e:	1d3b      	adds	r3, r7, #4
 8001340:	4618      	mov	r0, r3
 8001342:	f003 f8a9 	bl	8004498 <HAL_RCCEx_PeriphCLKConfig>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d001      	beq.n	8001350 <SystemClock_Config+0xac>
  {
    Error_Handler();
 800134c:	f000 f9de 	bl	800170c <Error_Handler>
  }
}
 8001350:	bf00      	nop
 8001352:	3750      	adds	r7, #80	; 0x50
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}

08001358 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b084      	sub	sp, #16
 800135c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800135e:	1d3b      	adds	r3, r7, #4
 8001360:	2200      	movs	r2, #0
 8001362:	601a      	str	r2, [r3, #0]
 8001364:	605a      	str	r2, [r3, #4]
 8001366:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001368:	4b20      	ldr	r3, [pc, #128]	; (80013ec <MX_ADC1_Init+0x94>)
 800136a:	4a21      	ldr	r2, [pc, #132]	; (80013f0 <MX_ADC1_Init+0x98>)
 800136c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800136e:	4b1f      	ldr	r3, [pc, #124]	; (80013ec <MX_ADC1_Init+0x94>)
 8001370:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001374:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001376:	4b1d      	ldr	r3, [pc, #116]	; (80013ec <MX_ADC1_Init+0x94>)
 8001378:	2200      	movs	r2, #0
 800137a:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800137c:	4b1b      	ldr	r3, [pc, #108]	; (80013ec <MX_ADC1_Init+0x94>)
 800137e:	2200      	movs	r2, #0
 8001380:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001382:	4b1a      	ldr	r3, [pc, #104]	; (80013ec <MX_ADC1_Init+0x94>)
 8001384:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001388:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800138a:	4b18      	ldr	r3, [pc, #96]	; (80013ec <MX_ADC1_Init+0x94>)
 800138c:	2200      	movs	r2, #0
 800138e:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 8001390:	4b16      	ldr	r3, [pc, #88]	; (80013ec <MX_ADC1_Init+0x94>)
 8001392:	2202      	movs	r2, #2
 8001394:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001396:	4815      	ldr	r0, [pc, #84]	; (80013ec <MX_ADC1_Init+0x94>)
 8001398:	f000 fe18 	bl	8001fcc <HAL_ADC_Init>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d001      	beq.n	80013a6 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 80013a2:	f000 f9b3 	bl	800170c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80013a6:	2300      	movs	r3, #0
 80013a8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80013aa:	2301      	movs	r3, #1
 80013ac:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80013ae:	2307      	movs	r3, #7
 80013b0:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013b2:	1d3b      	adds	r3, r7, #4
 80013b4:	4619      	mov	r1, r3
 80013b6:	480d      	ldr	r0, [pc, #52]	; (80013ec <MX_ADC1_Init+0x94>)
 80013b8:	f001 f8a6 	bl	8002508 <HAL_ADC_ConfigChannel>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80013c2:	f000 f9a3 	bl	800170c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80013c6:	2301      	movs	r3, #1
 80013c8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80013ca:	2302      	movs	r3, #2
 80013cc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013ce:	1d3b      	adds	r3, r7, #4
 80013d0:	4619      	mov	r1, r3
 80013d2:	4806      	ldr	r0, [pc, #24]	; (80013ec <MX_ADC1_Init+0x94>)
 80013d4:	f001 f898 	bl	8002508 <HAL_ADC_ConfigChannel>
 80013d8:	4603      	mov	r3, r0
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d001      	beq.n	80013e2 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 80013de:	f000 f995 	bl	800170c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80013e2:	bf00      	nop
 80013e4:	3710      	adds	r7, #16
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	20000360 	.word	0x20000360
 80013f0:	40012400 	.word	0x40012400

080013f4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80013f8:	4b12      	ldr	r3, [pc, #72]	; (8001444 <MX_I2C1_Init+0x50>)
 80013fa:	4a13      	ldr	r2, [pc, #76]	; (8001448 <MX_I2C1_Init+0x54>)
 80013fc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80013fe:	4b11      	ldr	r3, [pc, #68]	; (8001444 <MX_I2C1_Init+0x50>)
 8001400:	4a12      	ldr	r2, [pc, #72]	; (800144c <MX_I2C1_Init+0x58>)
 8001402:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001404:	4b0f      	ldr	r3, [pc, #60]	; (8001444 <MX_I2C1_Init+0x50>)
 8001406:	2200      	movs	r2, #0
 8001408:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800140a:	4b0e      	ldr	r3, [pc, #56]	; (8001444 <MX_I2C1_Init+0x50>)
 800140c:	2200      	movs	r2, #0
 800140e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001410:	4b0c      	ldr	r3, [pc, #48]	; (8001444 <MX_I2C1_Init+0x50>)
 8001412:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001416:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001418:	4b0a      	ldr	r3, [pc, #40]	; (8001444 <MX_I2C1_Init+0x50>)
 800141a:	2200      	movs	r2, #0
 800141c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800141e:	4b09      	ldr	r3, [pc, #36]	; (8001444 <MX_I2C1_Init+0x50>)
 8001420:	2200      	movs	r2, #0
 8001422:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001424:	4b07      	ldr	r3, [pc, #28]	; (8001444 <MX_I2C1_Init+0x50>)
 8001426:	2200      	movs	r2, #0
 8001428:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800142a:	4b06      	ldr	r3, [pc, #24]	; (8001444 <MX_I2C1_Init+0x50>)
 800142c:	2200      	movs	r2, #0
 800142e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001430:	4804      	ldr	r0, [pc, #16]	; (8001444 <MX_I2C1_Init+0x50>)
 8001432:	f001 ffcd 	bl	80033d0 <HAL_I2C_Init>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	d001      	beq.n	8001440 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800143c:	f000 f966 	bl	800170c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001440:	bf00      	nop
 8001442:	bd80      	pop	{r7, pc}
 8001444:	200003d4 	.word	0x200003d4
 8001448:	40005400 	.word	0x40005400
 800144c:	000186a0 	.word	0x000186a0

08001450 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b086      	sub	sp, #24
 8001454:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001456:	f107 0308 	add.w	r3, r7, #8
 800145a:	2200      	movs	r2, #0
 800145c:	601a      	str	r2, [r3, #0]
 800145e:	605a      	str	r2, [r3, #4]
 8001460:	609a      	str	r2, [r3, #8]
 8001462:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001464:	463b      	mov	r3, r7
 8001466:	2200      	movs	r2, #0
 8001468:	601a      	str	r2, [r3, #0]
 800146a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800146c:	4b1d      	ldr	r3, [pc, #116]	; (80014e4 <MX_TIM2_Init+0x94>)
 800146e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001472:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 16000 - 1;
 8001474:	4b1b      	ldr	r3, [pc, #108]	; (80014e4 <MX_TIM2_Init+0x94>)
 8001476:	f643 627f 	movw	r2, #15999	; 0x3e7f
 800147a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800147c:	4b19      	ldr	r3, [pc, #100]	; (80014e4 <MX_TIM2_Init+0x94>)
 800147e:	2200      	movs	r2, #0
 8001480:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 50 - 1;
 8001482:	4b18      	ldr	r3, [pc, #96]	; (80014e4 <MX_TIM2_Init+0x94>)
 8001484:	2231      	movs	r2, #49	; 0x31
 8001486:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001488:	4b16      	ldr	r3, [pc, #88]	; (80014e4 <MX_TIM2_Init+0x94>)
 800148a:	2200      	movs	r2, #0
 800148c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800148e:	4b15      	ldr	r3, [pc, #84]	; (80014e4 <MX_TIM2_Init+0x94>)
 8001490:	2200      	movs	r2, #0
 8001492:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001494:	4813      	ldr	r0, [pc, #76]	; (80014e4 <MX_TIM2_Init+0x94>)
 8001496:	f003 f8b5 	bl	8004604 <HAL_TIM_Base_Init>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d001      	beq.n	80014a4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80014a0:	f000 f934 	bl	800170c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014a8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80014aa:	f107 0308 	add.w	r3, r7, #8
 80014ae:	4619      	mov	r1, r3
 80014b0:	480c      	ldr	r0, [pc, #48]	; (80014e4 <MX_TIM2_Init+0x94>)
 80014b2:	f003 fa9b 	bl	80049ec <HAL_TIM_ConfigClockSource>
 80014b6:	4603      	mov	r3, r0
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d001      	beq.n	80014c0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80014bc:	f000 f926 	bl	800170c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014c0:	2300      	movs	r3, #0
 80014c2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014c4:	2300      	movs	r3, #0
 80014c6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80014c8:	463b      	mov	r3, r7
 80014ca:	4619      	mov	r1, r3
 80014cc:	4805      	ldr	r0, [pc, #20]	; (80014e4 <MX_TIM2_Init+0x94>)
 80014ce:	f003 fc6d 	bl	8004dac <HAL_TIMEx_MasterConfigSynchronization>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d001      	beq.n	80014dc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80014d8:	f000 f918 	bl	800170c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80014dc:	bf00      	nop
 80014de:	3718      	adds	r7, #24
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	20000428 	.word	0x20000428

080014e8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b086      	sub	sp, #24
 80014ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014ee:	f107 0308 	add.w	r3, r7, #8
 80014f2:	2200      	movs	r2, #0
 80014f4:	601a      	str	r2, [r3, #0]
 80014f6:	605a      	str	r2, [r3, #4]
 80014f8:	609a      	str	r2, [r3, #8]
 80014fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014fc:	463b      	mov	r3, r7
 80014fe:	2200      	movs	r2, #0
 8001500:	601a      	str	r2, [r3, #0]
 8001502:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001504:	4b1d      	ldr	r3, [pc, #116]	; (800157c <MX_TIM3_Init+0x94>)
 8001506:	4a1e      	ldr	r2, [pc, #120]	; (8001580 <MX_TIM3_Init+0x98>)
 8001508:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 16 - 1;
 800150a:	4b1c      	ldr	r3, [pc, #112]	; (800157c <MX_TIM3_Init+0x94>)
 800150c:	220f      	movs	r2, #15
 800150e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001510:	4b1a      	ldr	r3, [pc, #104]	; (800157c <MX_TIM3_Init+0x94>)
 8001512:	2200      	movs	r2, #0
 8001514:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0xFFFF - 1;
 8001516:	4b19      	ldr	r3, [pc, #100]	; (800157c <MX_TIM3_Init+0x94>)
 8001518:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800151c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800151e:	4b17      	ldr	r3, [pc, #92]	; (800157c <MX_TIM3_Init+0x94>)
 8001520:	2200      	movs	r2, #0
 8001522:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001524:	4b15      	ldr	r3, [pc, #84]	; (800157c <MX_TIM3_Init+0x94>)
 8001526:	2200      	movs	r2, #0
 8001528:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800152a:	4814      	ldr	r0, [pc, #80]	; (800157c <MX_TIM3_Init+0x94>)
 800152c:	f003 f86a 	bl	8004604 <HAL_TIM_Base_Init>
 8001530:	4603      	mov	r3, r0
 8001532:	2b00      	cmp	r3, #0
 8001534:	d001      	beq.n	800153a <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001536:	f000 f8e9 	bl	800170c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800153a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800153e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001540:	f107 0308 	add.w	r3, r7, #8
 8001544:	4619      	mov	r1, r3
 8001546:	480d      	ldr	r0, [pc, #52]	; (800157c <MX_TIM3_Init+0x94>)
 8001548:	f003 fa50 	bl	80049ec <HAL_TIM_ConfigClockSource>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d001      	beq.n	8001556 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001552:	f000 f8db 	bl	800170c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001556:	2300      	movs	r3, #0
 8001558:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800155a:	2300      	movs	r3, #0
 800155c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800155e:	463b      	mov	r3, r7
 8001560:	4619      	mov	r1, r3
 8001562:	4806      	ldr	r0, [pc, #24]	; (800157c <MX_TIM3_Init+0x94>)
 8001564:	f003 fc22 	bl	8004dac <HAL_TIMEx_MasterConfigSynchronization>
 8001568:	4603      	mov	r3, r0
 800156a:	2b00      	cmp	r3, #0
 800156c:	d001      	beq.n	8001572 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 800156e:	f000 f8cd 	bl	800170c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001572:	bf00      	nop
 8001574:	3718      	adds	r7, #24
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	20000470 	.word	0x20000470
 8001580:	40000400 	.word	0x40000400

08001584 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001588:	4b11      	ldr	r3, [pc, #68]	; (80015d0 <MX_USART1_UART_Init+0x4c>)
 800158a:	4a12      	ldr	r2, [pc, #72]	; (80015d4 <MX_USART1_UART_Init+0x50>)
 800158c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800158e:	4b10      	ldr	r3, [pc, #64]	; (80015d0 <MX_USART1_UART_Init+0x4c>)
 8001590:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001594:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001596:	4b0e      	ldr	r3, [pc, #56]	; (80015d0 <MX_USART1_UART_Init+0x4c>)
 8001598:	2200      	movs	r2, #0
 800159a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800159c:	4b0c      	ldr	r3, [pc, #48]	; (80015d0 <MX_USART1_UART_Init+0x4c>)
 800159e:	2200      	movs	r2, #0
 80015a0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80015a2:	4b0b      	ldr	r3, [pc, #44]	; (80015d0 <MX_USART1_UART_Init+0x4c>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80015a8:	4b09      	ldr	r3, [pc, #36]	; (80015d0 <MX_USART1_UART_Init+0x4c>)
 80015aa:	220c      	movs	r2, #12
 80015ac:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015ae:	4b08      	ldr	r3, [pc, #32]	; (80015d0 <MX_USART1_UART_Init+0x4c>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80015b4:	4b06      	ldr	r3, [pc, #24]	; (80015d0 <MX_USART1_UART_Init+0x4c>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80015ba:	4805      	ldr	r0, [pc, #20]	; (80015d0 <MX_USART1_UART_Init+0x4c>)
 80015bc:	f003 fc66 	bl	8004e8c <HAL_UART_Init>
 80015c0:	4603      	mov	r3, r0
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d001      	beq.n	80015ca <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80015c6:	f000 f8a1 	bl	800170c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80015ca:	bf00      	nop
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	200004b8 	.word	0x200004b8
 80015d4:	40013800 	.word	0x40013800

080015d8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b082      	sub	sp, #8
 80015dc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80015de:	4b14      	ldr	r3, [pc, #80]	; (8001630 <MX_DMA_Init+0x58>)
 80015e0:	695b      	ldr	r3, [r3, #20]
 80015e2:	4a13      	ldr	r2, [pc, #76]	; (8001630 <MX_DMA_Init+0x58>)
 80015e4:	f043 0301 	orr.w	r3, r3, #1
 80015e8:	6153      	str	r3, [r2, #20]
 80015ea:	4b11      	ldr	r3, [pc, #68]	; (8001630 <MX_DMA_Init+0x58>)
 80015ec:	695b      	ldr	r3, [r3, #20]
 80015ee:	f003 0301 	and.w	r3, r3, #1
 80015f2:	607b      	str	r3, [r7, #4]
 80015f4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80015f6:	2200      	movs	r2, #0
 80015f8:	2100      	movs	r1, #0
 80015fa:	200b      	movs	r0, #11
 80015fc:	f001 fa5d 	bl	8002aba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001600:	200b      	movs	r0, #11
 8001602:	f001 fa76 	bl	8002af2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8001606:	2200      	movs	r2, #0
 8001608:	2100      	movs	r1, #0
 800160a:	200e      	movs	r0, #14
 800160c:	f001 fa55 	bl	8002aba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001610:	200e      	movs	r0, #14
 8001612:	f001 fa6e 	bl	8002af2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8001616:	2200      	movs	r2, #0
 8001618:	2100      	movs	r1, #0
 800161a:	200f      	movs	r0, #15
 800161c:	f001 fa4d 	bl	8002aba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001620:	200f      	movs	r0, #15
 8001622:	f001 fa66 	bl	8002af2 <HAL_NVIC_EnableIRQ>

}
 8001626:	bf00      	nop
 8001628:	3708      	adds	r7, #8
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}
 800162e:	bf00      	nop
 8001630:	40021000 	.word	0x40021000

08001634 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b088      	sub	sp, #32
 8001638:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800163a:	f107 0310 	add.w	r3, r7, #16
 800163e:	2200      	movs	r2, #0
 8001640:	601a      	str	r2, [r3, #0]
 8001642:	605a      	str	r2, [r3, #4]
 8001644:	609a      	str	r2, [r3, #8]
 8001646:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001648:	4b2d      	ldr	r3, [pc, #180]	; (8001700 <MX_GPIO_Init+0xcc>)
 800164a:	699b      	ldr	r3, [r3, #24]
 800164c:	4a2c      	ldr	r2, [pc, #176]	; (8001700 <MX_GPIO_Init+0xcc>)
 800164e:	f043 0310 	orr.w	r3, r3, #16
 8001652:	6193      	str	r3, [r2, #24]
 8001654:	4b2a      	ldr	r3, [pc, #168]	; (8001700 <MX_GPIO_Init+0xcc>)
 8001656:	699b      	ldr	r3, [r3, #24]
 8001658:	f003 0310 	and.w	r3, r3, #16
 800165c:	60fb      	str	r3, [r7, #12]
 800165e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001660:	4b27      	ldr	r3, [pc, #156]	; (8001700 <MX_GPIO_Init+0xcc>)
 8001662:	699b      	ldr	r3, [r3, #24]
 8001664:	4a26      	ldr	r2, [pc, #152]	; (8001700 <MX_GPIO_Init+0xcc>)
 8001666:	f043 0320 	orr.w	r3, r3, #32
 800166a:	6193      	str	r3, [r2, #24]
 800166c:	4b24      	ldr	r3, [pc, #144]	; (8001700 <MX_GPIO_Init+0xcc>)
 800166e:	699b      	ldr	r3, [r3, #24]
 8001670:	f003 0320 	and.w	r3, r3, #32
 8001674:	60bb      	str	r3, [r7, #8]
 8001676:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001678:	4b21      	ldr	r3, [pc, #132]	; (8001700 <MX_GPIO_Init+0xcc>)
 800167a:	699b      	ldr	r3, [r3, #24]
 800167c:	4a20      	ldr	r2, [pc, #128]	; (8001700 <MX_GPIO_Init+0xcc>)
 800167e:	f043 0304 	orr.w	r3, r3, #4
 8001682:	6193      	str	r3, [r2, #24]
 8001684:	4b1e      	ldr	r3, [pc, #120]	; (8001700 <MX_GPIO_Init+0xcc>)
 8001686:	699b      	ldr	r3, [r3, #24]
 8001688:	f003 0304 	and.w	r3, r3, #4
 800168c:	607b      	str	r3, [r7, #4]
 800168e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001690:	4b1b      	ldr	r3, [pc, #108]	; (8001700 <MX_GPIO_Init+0xcc>)
 8001692:	699b      	ldr	r3, [r3, #24]
 8001694:	4a1a      	ldr	r2, [pc, #104]	; (8001700 <MX_GPIO_Init+0xcc>)
 8001696:	f043 0308 	orr.w	r3, r3, #8
 800169a:	6193      	str	r3, [r2, #24]
 800169c:	4b18      	ldr	r3, [pc, #96]	; (8001700 <MX_GPIO_Init+0xcc>)
 800169e:	699b      	ldr	r3, [r3, #24]
 80016a0:	f003 0308 	and.w	r3, r3, #8
 80016a4:	603b      	str	r3, [r7, #0]
 80016a6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80016a8:	2200      	movs	r2, #0
 80016aa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80016ae:	4815      	ldr	r0, [pc, #84]	; (8001704 <MX_GPIO_Init+0xd0>)
 80016b0:	f001 fe5c 	bl	800336c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DHT0_Pin|DHT1_Pin|DHT2_Pin|DHT3_Pin, GPIO_PIN_RESET);
 80016b4:	2200      	movs	r2, #0
 80016b6:	2178      	movs	r1, #120	; 0x78
 80016b8:	4813      	ldr	r0, [pc, #76]	; (8001708 <MX_GPIO_Init+0xd4>)
 80016ba:	f001 fe57 	bl	800336c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80016be:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80016c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016c4:	2301      	movs	r3, #1
 80016c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016c8:	2301      	movs	r3, #1
 80016ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016cc:	2302      	movs	r3, #2
 80016ce:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80016d0:	f107 0310 	add.w	r3, r7, #16
 80016d4:	4619      	mov	r1, r3
 80016d6:	480b      	ldr	r0, [pc, #44]	; (8001704 <MX_GPIO_Init+0xd0>)
 80016d8:	f001 fcc4 	bl	8003064 <HAL_GPIO_Init>

  /*Configure GPIO pins : DHT0_Pin DHT1_Pin DHT2_Pin DHT3_Pin */
  GPIO_InitStruct.Pin = DHT0_Pin|DHT1_Pin|DHT2_Pin|DHT3_Pin;
 80016dc:	2378      	movs	r3, #120	; 0x78
 80016de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016e0:	2301      	movs	r3, #1
 80016e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016e4:	2301      	movs	r3, #1
 80016e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016e8:	2302      	movs	r3, #2
 80016ea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016ec:	f107 0310 	add.w	r3, r7, #16
 80016f0:	4619      	mov	r1, r3
 80016f2:	4805      	ldr	r0, [pc, #20]	; (8001708 <MX_GPIO_Init+0xd4>)
 80016f4:	f001 fcb6 	bl	8003064 <HAL_GPIO_Init>

}
 80016f8:	bf00      	nop
 80016fa:	3720      	adds	r7, #32
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bd80      	pop	{r7, pc}
 8001700:	40021000 	.word	0x40021000
 8001704:	40011000 	.word	0x40011000
 8001708:	40010800 	.word	0x40010800

0800170c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800170c:	b480      	push	{r7}
 800170e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001710:	b672      	cpsid	i
}
 8001712:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001714:	e7fe      	b.n	8001714 <Error_Handler+0x8>
	...

08001718 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001718:	b480      	push	{r7}
 800171a:	b085      	sub	sp, #20
 800171c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800171e:	4b15      	ldr	r3, [pc, #84]	; (8001774 <HAL_MspInit+0x5c>)
 8001720:	699b      	ldr	r3, [r3, #24]
 8001722:	4a14      	ldr	r2, [pc, #80]	; (8001774 <HAL_MspInit+0x5c>)
 8001724:	f043 0301 	orr.w	r3, r3, #1
 8001728:	6193      	str	r3, [r2, #24]
 800172a:	4b12      	ldr	r3, [pc, #72]	; (8001774 <HAL_MspInit+0x5c>)
 800172c:	699b      	ldr	r3, [r3, #24]
 800172e:	f003 0301 	and.w	r3, r3, #1
 8001732:	60bb      	str	r3, [r7, #8]
 8001734:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001736:	4b0f      	ldr	r3, [pc, #60]	; (8001774 <HAL_MspInit+0x5c>)
 8001738:	69db      	ldr	r3, [r3, #28]
 800173a:	4a0e      	ldr	r2, [pc, #56]	; (8001774 <HAL_MspInit+0x5c>)
 800173c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001740:	61d3      	str	r3, [r2, #28]
 8001742:	4b0c      	ldr	r3, [pc, #48]	; (8001774 <HAL_MspInit+0x5c>)
 8001744:	69db      	ldr	r3, [r3, #28]
 8001746:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800174a:	607b      	str	r3, [r7, #4]
 800174c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800174e:	4b0a      	ldr	r3, [pc, #40]	; (8001778 <HAL_MspInit+0x60>)
 8001750:	685b      	ldr	r3, [r3, #4]
 8001752:	60fb      	str	r3, [r7, #12]
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800175a:	60fb      	str	r3, [r7, #12]
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001762:	60fb      	str	r3, [r7, #12]
 8001764:	4a04      	ldr	r2, [pc, #16]	; (8001778 <HAL_MspInit+0x60>)
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800176a:	bf00      	nop
 800176c:	3714      	adds	r7, #20
 800176e:	46bd      	mov	sp, r7
 8001770:	bc80      	pop	{r7}
 8001772:	4770      	bx	lr
 8001774:	40021000 	.word	0x40021000
 8001778:	40010000 	.word	0x40010000

0800177c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b088      	sub	sp, #32
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001784:	f107 0310 	add.w	r3, r7, #16
 8001788:	2200      	movs	r2, #0
 800178a:	601a      	str	r2, [r3, #0]
 800178c:	605a      	str	r2, [r3, #4]
 800178e:	609a      	str	r2, [r3, #8]
 8001790:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	4a2c      	ldr	r2, [pc, #176]	; (8001848 <HAL_ADC_MspInit+0xcc>)
 8001798:	4293      	cmp	r3, r2
 800179a:	d151      	bne.n	8001840 <HAL_ADC_MspInit+0xc4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800179c:	4b2b      	ldr	r3, [pc, #172]	; (800184c <HAL_ADC_MspInit+0xd0>)
 800179e:	699b      	ldr	r3, [r3, #24]
 80017a0:	4a2a      	ldr	r2, [pc, #168]	; (800184c <HAL_ADC_MspInit+0xd0>)
 80017a2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80017a6:	6193      	str	r3, [r2, #24]
 80017a8:	4b28      	ldr	r3, [pc, #160]	; (800184c <HAL_ADC_MspInit+0xd0>)
 80017aa:	699b      	ldr	r3, [r3, #24]
 80017ac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80017b0:	60fb      	str	r3, [r7, #12]
 80017b2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017b4:	4b25      	ldr	r3, [pc, #148]	; (800184c <HAL_ADC_MspInit+0xd0>)
 80017b6:	699b      	ldr	r3, [r3, #24]
 80017b8:	4a24      	ldr	r2, [pc, #144]	; (800184c <HAL_ADC_MspInit+0xd0>)
 80017ba:	f043 0304 	orr.w	r3, r3, #4
 80017be:	6193      	str	r3, [r2, #24]
 80017c0:	4b22      	ldr	r3, [pc, #136]	; (800184c <HAL_ADC_MspInit+0xd0>)
 80017c2:	699b      	ldr	r3, [r3, #24]
 80017c4:	f003 0304 	and.w	r3, r3, #4
 80017c8:	60bb      	str	r3, [r7, #8]
 80017ca:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GAS_Pin|SMOKE_Pin;
 80017cc:	2303      	movs	r3, #3
 80017ce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017d0:	2303      	movs	r3, #3
 80017d2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017d4:	f107 0310 	add.w	r3, r7, #16
 80017d8:	4619      	mov	r1, r3
 80017da:	481d      	ldr	r0, [pc, #116]	; (8001850 <HAL_ADC_MspInit+0xd4>)
 80017dc:	f001 fc42 	bl	8003064 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80017e0:	4b1c      	ldr	r3, [pc, #112]	; (8001854 <HAL_ADC_MspInit+0xd8>)
 80017e2:	4a1d      	ldr	r2, [pc, #116]	; (8001858 <HAL_ADC_MspInit+0xdc>)
 80017e4:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80017e6:	4b1b      	ldr	r3, [pc, #108]	; (8001854 <HAL_ADC_MspInit+0xd8>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80017ec:	4b19      	ldr	r3, [pc, #100]	; (8001854 <HAL_ADC_MspInit+0xd8>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80017f2:	4b18      	ldr	r3, [pc, #96]	; (8001854 <HAL_ADC_MspInit+0xd8>)
 80017f4:	2280      	movs	r2, #128	; 0x80
 80017f6:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80017f8:	4b16      	ldr	r3, [pc, #88]	; (8001854 <HAL_ADC_MspInit+0xd8>)
 80017fa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80017fe:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001800:	4b14      	ldr	r3, [pc, #80]	; (8001854 <HAL_ADC_MspInit+0xd8>)
 8001802:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001806:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001808:	4b12      	ldr	r3, [pc, #72]	; (8001854 <HAL_ADC_MspInit+0xd8>)
 800180a:	2220      	movs	r2, #32
 800180c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800180e:	4b11      	ldr	r3, [pc, #68]	; (8001854 <HAL_ADC_MspInit+0xd8>)
 8001810:	2200      	movs	r2, #0
 8001812:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001814:	480f      	ldr	r0, [pc, #60]	; (8001854 <HAL_ADC_MspInit+0xd8>)
 8001816:	f001 f987 	bl	8002b28 <HAL_DMA_Init>
 800181a:	4603      	mov	r3, r0
 800181c:	2b00      	cmp	r3, #0
 800181e:	d001      	beq.n	8001824 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8001820:	f7ff ff74 	bl	800170c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	4a0b      	ldr	r2, [pc, #44]	; (8001854 <HAL_ADC_MspInit+0xd8>)
 8001828:	621a      	str	r2, [r3, #32]
 800182a:	4a0a      	ldr	r2, [pc, #40]	; (8001854 <HAL_ADC_MspInit+0xd8>)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001830:	2200      	movs	r2, #0
 8001832:	2100      	movs	r1, #0
 8001834:	2012      	movs	r0, #18
 8001836:	f001 f940 	bl	8002aba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800183a:	2012      	movs	r0, #18
 800183c:	f001 f959 	bl	8002af2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001840:	bf00      	nop
 8001842:	3720      	adds	r7, #32
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}
 8001848:	40012400 	.word	0x40012400
 800184c:	40021000 	.word	0x40021000
 8001850:	40010800 	.word	0x40010800
 8001854:	20000390 	.word	0x20000390
 8001858:	40020008 	.word	0x40020008

0800185c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b088      	sub	sp, #32
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001864:	f107 0310 	add.w	r3, r7, #16
 8001868:	2200      	movs	r2, #0
 800186a:	601a      	str	r2, [r3, #0]
 800186c:	605a      	str	r2, [r3, #4]
 800186e:	609a      	str	r2, [r3, #8]
 8001870:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4a15      	ldr	r2, [pc, #84]	; (80018cc <HAL_I2C_MspInit+0x70>)
 8001878:	4293      	cmp	r3, r2
 800187a:	d123      	bne.n	80018c4 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800187c:	4b14      	ldr	r3, [pc, #80]	; (80018d0 <HAL_I2C_MspInit+0x74>)
 800187e:	699b      	ldr	r3, [r3, #24]
 8001880:	4a13      	ldr	r2, [pc, #76]	; (80018d0 <HAL_I2C_MspInit+0x74>)
 8001882:	f043 0308 	orr.w	r3, r3, #8
 8001886:	6193      	str	r3, [r2, #24]
 8001888:	4b11      	ldr	r3, [pc, #68]	; (80018d0 <HAL_I2C_MspInit+0x74>)
 800188a:	699b      	ldr	r3, [r3, #24]
 800188c:	f003 0308 	and.w	r3, r3, #8
 8001890:	60fb      	str	r3, [r7, #12]
 8001892:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001894:	23c0      	movs	r3, #192	; 0xc0
 8001896:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001898:	2312      	movs	r3, #18
 800189a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800189c:	2303      	movs	r3, #3
 800189e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018a0:	f107 0310 	add.w	r3, r7, #16
 80018a4:	4619      	mov	r1, r3
 80018a6:	480b      	ldr	r0, [pc, #44]	; (80018d4 <HAL_I2C_MspInit+0x78>)
 80018a8:	f001 fbdc 	bl	8003064 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80018ac:	4b08      	ldr	r3, [pc, #32]	; (80018d0 <HAL_I2C_MspInit+0x74>)
 80018ae:	69db      	ldr	r3, [r3, #28]
 80018b0:	4a07      	ldr	r2, [pc, #28]	; (80018d0 <HAL_I2C_MspInit+0x74>)
 80018b2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80018b6:	61d3      	str	r3, [r2, #28]
 80018b8:	4b05      	ldr	r3, [pc, #20]	; (80018d0 <HAL_I2C_MspInit+0x74>)
 80018ba:	69db      	ldr	r3, [r3, #28]
 80018bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018c0:	60bb      	str	r3, [r7, #8]
 80018c2:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80018c4:	bf00      	nop
 80018c6:	3720      	adds	r7, #32
 80018c8:	46bd      	mov	sp, r7
 80018ca:	bd80      	pop	{r7, pc}
 80018cc:	40005400 	.word	0x40005400
 80018d0:	40021000 	.word	0x40021000
 80018d4:	40010c00 	.word	0x40010c00

080018d8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b084      	sub	sp, #16
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018e8:	d114      	bne.n	8001914 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80018ea:	4b15      	ldr	r3, [pc, #84]	; (8001940 <HAL_TIM_Base_MspInit+0x68>)
 80018ec:	69db      	ldr	r3, [r3, #28]
 80018ee:	4a14      	ldr	r2, [pc, #80]	; (8001940 <HAL_TIM_Base_MspInit+0x68>)
 80018f0:	f043 0301 	orr.w	r3, r3, #1
 80018f4:	61d3      	str	r3, [r2, #28]
 80018f6:	4b12      	ldr	r3, [pc, #72]	; (8001940 <HAL_TIM_Base_MspInit+0x68>)
 80018f8:	69db      	ldr	r3, [r3, #28]
 80018fa:	f003 0301 	and.w	r3, r3, #1
 80018fe:	60fb      	str	r3, [r7, #12]
 8001900:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001902:	2200      	movs	r2, #0
 8001904:	2100      	movs	r1, #0
 8001906:	201c      	movs	r0, #28
 8001908:	f001 f8d7 	bl	8002aba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800190c:	201c      	movs	r0, #28
 800190e:	f001 f8f0 	bl	8002af2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001912:	e010      	b.n	8001936 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM3)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	4a0a      	ldr	r2, [pc, #40]	; (8001944 <HAL_TIM_Base_MspInit+0x6c>)
 800191a:	4293      	cmp	r3, r2
 800191c:	d10b      	bne.n	8001936 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800191e:	4b08      	ldr	r3, [pc, #32]	; (8001940 <HAL_TIM_Base_MspInit+0x68>)
 8001920:	69db      	ldr	r3, [r3, #28]
 8001922:	4a07      	ldr	r2, [pc, #28]	; (8001940 <HAL_TIM_Base_MspInit+0x68>)
 8001924:	f043 0302 	orr.w	r3, r3, #2
 8001928:	61d3      	str	r3, [r2, #28]
 800192a:	4b05      	ldr	r3, [pc, #20]	; (8001940 <HAL_TIM_Base_MspInit+0x68>)
 800192c:	69db      	ldr	r3, [r3, #28]
 800192e:	f003 0302 	and.w	r3, r3, #2
 8001932:	60bb      	str	r3, [r7, #8]
 8001934:	68bb      	ldr	r3, [r7, #8]
}
 8001936:	bf00      	nop
 8001938:	3710      	adds	r7, #16
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	40021000 	.word	0x40021000
 8001944:	40000400 	.word	0x40000400

08001948 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b088      	sub	sp, #32
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001950:	f107 0310 	add.w	r3, r7, #16
 8001954:	2200      	movs	r2, #0
 8001956:	601a      	str	r2, [r3, #0]
 8001958:	605a      	str	r2, [r3, #4]
 800195a:	609a      	str	r2, [r3, #8]
 800195c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	4a47      	ldr	r2, [pc, #284]	; (8001a80 <HAL_UART_MspInit+0x138>)
 8001964:	4293      	cmp	r3, r2
 8001966:	f040 8086 	bne.w	8001a76 <HAL_UART_MspInit+0x12e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800196a:	4b46      	ldr	r3, [pc, #280]	; (8001a84 <HAL_UART_MspInit+0x13c>)
 800196c:	699b      	ldr	r3, [r3, #24]
 800196e:	4a45      	ldr	r2, [pc, #276]	; (8001a84 <HAL_UART_MspInit+0x13c>)
 8001970:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001974:	6193      	str	r3, [r2, #24]
 8001976:	4b43      	ldr	r3, [pc, #268]	; (8001a84 <HAL_UART_MspInit+0x13c>)
 8001978:	699b      	ldr	r3, [r3, #24]
 800197a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800197e:	60fb      	str	r3, [r7, #12]
 8001980:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001982:	4b40      	ldr	r3, [pc, #256]	; (8001a84 <HAL_UART_MspInit+0x13c>)
 8001984:	699b      	ldr	r3, [r3, #24]
 8001986:	4a3f      	ldr	r2, [pc, #252]	; (8001a84 <HAL_UART_MspInit+0x13c>)
 8001988:	f043 0304 	orr.w	r3, r3, #4
 800198c:	6193      	str	r3, [r2, #24]
 800198e:	4b3d      	ldr	r3, [pc, #244]	; (8001a84 <HAL_UART_MspInit+0x13c>)
 8001990:	699b      	ldr	r3, [r3, #24]
 8001992:	f003 0304 	and.w	r3, r3, #4
 8001996:	60bb      	str	r3, [r7, #8]
 8001998:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800199a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800199e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019a0:	2302      	movs	r3, #2
 80019a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019a4:	2303      	movs	r3, #3
 80019a6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019a8:	f107 0310 	add.w	r3, r7, #16
 80019ac:	4619      	mov	r1, r3
 80019ae:	4836      	ldr	r0, [pc, #216]	; (8001a88 <HAL_UART_MspInit+0x140>)
 80019b0:	f001 fb58 	bl	8003064 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80019b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80019b8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019ba:	2300      	movs	r3, #0
 80019bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019be:	2300      	movs	r3, #0
 80019c0:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019c2:	f107 0310 	add.w	r3, r7, #16
 80019c6:	4619      	mov	r1, r3
 80019c8:	482f      	ldr	r0, [pc, #188]	; (8001a88 <HAL_UART_MspInit+0x140>)
 80019ca:	f001 fb4b 	bl	8003064 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80019ce:	4b2f      	ldr	r3, [pc, #188]	; (8001a8c <HAL_UART_MspInit+0x144>)
 80019d0:	4a2f      	ldr	r2, [pc, #188]	; (8001a90 <HAL_UART_MspInit+0x148>)
 80019d2:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80019d4:	4b2d      	ldr	r3, [pc, #180]	; (8001a8c <HAL_UART_MspInit+0x144>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80019da:	4b2c      	ldr	r3, [pc, #176]	; (8001a8c <HAL_UART_MspInit+0x144>)
 80019dc:	2200      	movs	r2, #0
 80019de:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80019e0:	4b2a      	ldr	r3, [pc, #168]	; (8001a8c <HAL_UART_MspInit+0x144>)
 80019e2:	2280      	movs	r2, #128	; 0x80
 80019e4:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80019e6:	4b29      	ldr	r3, [pc, #164]	; (8001a8c <HAL_UART_MspInit+0x144>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80019ec:	4b27      	ldr	r3, [pc, #156]	; (8001a8c <HAL_UART_MspInit+0x144>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80019f2:	4b26      	ldr	r3, [pc, #152]	; (8001a8c <HAL_UART_MspInit+0x144>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80019f8:	4b24      	ldr	r3, [pc, #144]	; (8001a8c <HAL_UART_MspInit+0x144>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80019fe:	4823      	ldr	r0, [pc, #140]	; (8001a8c <HAL_UART_MspInit+0x144>)
 8001a00:	f001 f892 	bl	8002b28 <HAL_DMA_Init>
 8001a04:	4603      	mov	r3, r0
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d001      	beq.n	8001a0e <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 8001a0a:	f7ff fe7f 	bl	800170c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	4a1e      	ldr	r2, [pc, #120]	; (8001a8c <HAL_UART_MspInit+0x144>)
 8001a12:	639a      	str	r2, [r3, #56]	; 0x38
 8001a14:	4a1d      	ldr	r2, [pc, #116]	; (8001a8c <HAL_UART_MspInit+0x144>)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8001a1a:	4b1e      	ldr	r3, [pc, #120]	; (8001a94 <HAL_UART_MspInit+0x14c>)
 8001a1c:	4a1e      	ldr	r2, [pc, #120]	; (8001a98 <HAL_UART_MspInit+0x150>)
 8001a1e:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001a20:	4b1c      	ldr	r3, [pc, #112]	; (8001a94 <HAL_UART_MspInit+0x14c>)
 8001a22:	2210      	movs	r2, #16
 8001a24:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a26:	4b1b      	ldr	r3, [pc, #108]	; (8001a94 <HAL_UART_MspInit+0x14c>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001a2c:	4b19      	ldr	r3, [pc, #100]	; (8001a94 <HAL_UART_MspInit+0x14c>)
 8001a2e:	2280      	movs	r2, #128	; 0x80
 8001a30:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001a32:	4b18      	ldr	r3, [pc, #96]	; (8001a94 <HAL_UART_MspInit+0x14c>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001a38:	4b16      	ldr	r3, [pc, #88]	; (8001a94 <HAL_UART_MspInit+0x14c>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001a3e:	4b15      	ldr	r3, [pc, #84]	; (8001a94 <HAL_UART_MspInit+0x14c>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001a44:	4b13      	ldr	r3, [pc, #76]	; (8001a94 <HAL_UART_MspInit+0x14c>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001a4a:	4812      	ldr	r0, [pc, #72]	; (8001a94 <HAL_UART_MspInit+0x14c>)
 8001a4c:	f001 f86c 	bl	8002b28 <HAL_DMA_Init>
 8001a50:	4603      	mov	r3, r0
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d001      	beq.n	8001a5a <HAL_UART_MspInit+0x112>
    {
      Error_Handler();
 8001a56:	f7ff fe59 	bl	800170c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	4a0d      	ldr	r2, [pc, #52]	; (8001a94 <HAL_UART_MspInit+0x14c>)
 8001a5e:	635a      	str	r2, [r3, #52]	; 0x34
 8001a60:	4a0c      	ldr	r2, [pc, #48]	; (8001a94 <HAL_UART_MspInit+0x14c>)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001a66:	2200      	movs	r2, #0
 8001a68:	2100      	movs	r1, #0
 8001a6a:	2025      	movs	r0, #37	; 0x25
 8001a6c:	f001 f825 	bl	8002aba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001a70:	2025      	movs	r0, #37	; 0x25
 8001a72:	f001 f83e 	bl	8002af2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001a76:	bf00      	nop
 8001a78:	3720      	adds	r7, #32
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	bf00      	nop
 8001a80:	40013800 	.word	0x40013800
 8001a84:	40021000 	.word	0x40021000
 8001a88:	40010800 	.word	0x40010800
 8001a8c:	200004fc 	.word	0x200004fc
 8001a90:	40020058 	.word	0x40020058
 8001a94:	20000540 	.word	0x20000540
 8001a98:	40020044 	.word	0x40020044

08001a9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001aa0:	e7fe      	b.n	8001aa0 <NMI_Handler+0x4>

08001aa2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001aa2:	b480      	push	{r7}
 8001aa4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001aa6:	e7fe      	b.n	8001aa6 <HardFault_Handler+0x4>

08001aa8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001aac:	e7fe      	b.n	8001aac <MemManage_Handler+0x4>

08001aae <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001aae:	b480      	push	{r7}
 8001ab0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ab2:	e7fe      	b.n	8001ab2 <BusFault_Handler+0x4>

08001ab4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ab8:	e7fe      	b.n	8001ab8 <UsageFault_Handler+0x4>

08001aba <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001aba:	b480      	push	{r7}
 8001abc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001abe:	bf00      	nop
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bc80      	pop	{r7}
 8001ac4:	4770      	bx	lr

08001ac6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ac6:	b480      	push	{r7}
 8001ac8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001aca:	bf00      	nop
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bc80      	pop	{r7}
 8001ad0:	4770      	bx	lr

08001ad2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ad2:	b480      	push	{r7}
 8001ad4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ad6:	bf00      	nop
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bc80      	pop	{r7}
 8001adc:	4770      	bx	lr

08001ade <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ade:	b580      	push	{r7, lr}
 8001ae0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ae2:	f000 fa33 	bl	8001f4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ae6:	bf00      	nop
 8001ae8:	bd80      	pop	{r7, pc}
	...

08001aec <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001af0:	4802      	ldr	r0, [pc, #8]	; (8001afc <DMA1_Channel1_IRQHandler+0x10>)
 8001af2:	f001 f983 	bl	8002dfc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001af6:	bf00      	nop
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	20000390 	.word	0x20000390

08001b00 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001b04:	4802      	ldr	r0, [pc, #8]	; (8001b10 <DMA1_Channel4_IRQHandler+0x10>)
 8001b06:	f001 f979 	bl	8002dfc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8001b0a:	bf00      	nop
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	20000540 	.word	0x20000540

08001b14 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001b18:	4802      	ldr	r0, [pc, #8]	; (8001b24 <DMA1_Channel5_IRQHandler+0x10>)
 8001b1a:	f001 f96f 	bl	8002dfc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001b1e:	bf00      	nop
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	200004fc 	.word	0x200004fc

08001b28 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001b2c:	4802      	ldr	r0, [pc, #8]	; (8001b38 <ADC1_2_IRQHandler+0x10>)
 8001b2e:	f000 fc03 	bl	8002338 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001b32:	bf00      	nop
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	20000360 	.word	0x20000360

08001b3c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001b40:	4802      	ldr	r0, [pc, #8]	; (8001b4c <TIM2_IRQHandler+0x10>)
 8001b42:	f002 fe4b 	bl	80047dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001b46:	bf00      	nop
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	20000428 	.word	0x20000428

08001b50 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001b54:	4802      	ldr	r0, [pc, #8]	; (8001b60 <USART1_IRQHandler+0x10>)
 8001b56:	f003 fa79 	bl	800504c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001b5a:	bf00      	nop
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	200004b8 	.word	0x200004b8

08001b64 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b64:	b480      	push	{r7}
 8001b66:	af00      	add	r7, sp, #0
  return 1;
 8001b68:	2301      	movs	r3, #1
}
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bc80      	pop	{r7}
 8001b70:	4770      	bx	lr

08001b72 <_kill>:

int _kill(int pid, int sig)
{
 8001b72:	b580      	push	{r7, lr}
 8001b74:	b082      	sub	sp, #8
 8001b76:	af00      	add	r7, sp, #0
 8001b78:	6078      	str	r0, [r7, #4]
 8001b7a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b7c:	f003 fe56 	bl	800582c <__errno>
 8001b80:	4603      	mov	r3, r0
 8001b82:	2216      	movs	r2, #22
 8001b84:	601a      	str	r2, [r3, #0]
  return -1;
 8001b86:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	3708      	adds	r7, #8
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}

08001b92 <_exit>:

void _exit (int status)
{
 8001b92:	b580      	push	{r7, lr}
 8001b94:	b082      	sub	sp, #8
 8001b96:	af00      	add	r7, sp, #0
 8001b98:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b9a:	f04f 31ff 	mov.w	r1, #4294967295
 8001b9e:	6878      	ldr	r0, [r7, #4]
 8001ba0:	f7ff ffe7 	bl	8001b72 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001ba4:	e7fe      	b.n	8001ba4 <_exit+0x12>

08001ba6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ba6:	b580      	push	{r7, lr}
 8001ba8:	b086      	sub	sp, #24
 8001baa:	af00      	add	r7, sp, #0
 8001bac:	60f8      	str	r0, [r7, #12]
 8001bae:	60b9      	str	r1, [r7, #8]
 8001bb0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	617b      	str	r3, [r7, #20]
 8001bb6:	e00a      	b.n	8001bce <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001bb8:	f3af 8000 	nop.w
 8001bbc:	4601      	mov	r1, r0
 8001bbe:	68bb      	ldr	r3, [r7, #8]
 8001bc0:	1c5a      	adds	r2, r3, #1
 8001bc2:	60ba      	str	r2, [r7, #8]
 8001bc4:	b2ca      	uxtb	r2, r1
 8001bc6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bc8:	697b      	ldr	r3, [r7, #20]
 8001bca:	3301      	adds	r3, #1
 8001bcc:	617b      	str	r3, [r7, #20]
 8001bce:	697a      	ldr	r2, [r7, #20]
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	429a      	cmp	r2, r3
 8001bd4:	dbf0      	blt.n	8001bb8 <_read+0x12>
  }

  return len;
 8001bd6:	687b      	ldr	r3, [r7, #4]
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	3718      	adds	r7, #24
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}

08001be0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b086      	sub	sp, #24
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	60f8      	str	r0, [r7, #12]
 8001be8:	60b9      	str	r1, [r7, #8]
 8001bea:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bec:	2300      	movs	r3, #0
 8001bee:	617b      	str	r3, [r7, #20]
 8001bf0:	e009      	b.n	8001c06 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001bf2:	68bb      	ldr	r3, [r7, #8]
 8001bf4:	1c5a      	adds	r2, r3, #1
 8001bf6:	60ba      	str	r2, [r7, #8]
 8001bf8:	781b      	ldrb	r3, [r3, #0]
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c00:	697b      	ldr	r3, [r7, #20]
 8001c02:	3301      	adds	r3, #1
 8001c04:	617b      	str	r3, [r7, #20]
 8001c06:	697a      	ldr	r2, [r7, #20]
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	429a      	cmp	r2, r3
 8001c0c:	dbf1      	blt.n	8001bf2 <_write+0x12>
  }
  return len;
 8001c0e:	687b      	ldr	r3, [r7, #4]
}
 8001c10:	4618      	mov	r0, r3
 8001c12:	3718      	adds	r7, #24
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}

08001c18 <_close>:

int _close(int file)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	b083      	sub	sp, #12
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001c20:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c24:	4618      	mov	r0, r3
 8001c26:	370c      	adds	r7, #12
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bc80      	pop	{r7}
 8001c2c:	4770      	bx	lr

08001c2e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c2e:	b480      	push	{r7}
 8001c30:	b083      	sub	sp, #12
 8001c32:	af00      	add	r7, sp, #0
 8001c34:	6078      	str	r0, [r7, #4]
 8001c36:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001c3e:	605a      	str	r2, [r3, #4]
  return 0;
 8001c40:	2300      	movs	r3, #0
}
 8001c42:	4618      	mov	r0, r3
 8001c44:	370c      	adds	r7, #12
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bc80      	pop	{r7}
 8001c4a:	4770      	bx	lr

08001c4c <_isatty>:

int _isatty(int file)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	b083      	sub	sp, #12
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c54:	2301      	movs	r3, #1
}
 8001c56:	4618      	mov	r0, r3
 8001c58:	370c      	adds	r7, #12
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bc80      	pop	{r7}
 8001c5e:	4770      	bx	lr

08001c60 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c60:	b480      	push	{r7}
 8001c62:	b085      	sub	sp, #20
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	60f8      	str	r0, [r7, #12]
 8001c68:	60b9      	str	r1, [r7, #8]
 8001c6a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c6c:	2300      	movs	r3, #0
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	3714      	adds	r7, #20
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bc80      	pop	{r7}
 8001c76:	4770      	bx	lr

08001c78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b086      	sub	sp, #24
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c80:	4a14      	ldr	r2, [pc, #80]	; (8001cd4 <_sbrk+0x5c>)
 8001c82:	4b15      	ldr	r3, [pc, #84]	; (8001cd8 <_sbrk+0x60>)
 8001c84:	1ad3      	subs	r3, r2, r3
 8001c86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c88:	697b      	ldr	r3, [r7, #20]
 8001c8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c8c:	4b13      	ldr	r3, [pc, #76]	; (8001cdc <_sbrk+0x64>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d102      	bne.n	8001c9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c94:	4b11      	ldr	r3, [pc, #68]	; (8001cdc <_sbrk+0x64>)
 8001c96:	4a12      	ldr	r2, [pc, #72]	; (8001ce0 <_sbrk+0x68>)
 8001c98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c9a:	4b10      	ldr	r3, [pc, #64]	; (8001cdc <_sbrk+0x64>)
 8001c9c:	681a      	ldr	r2, [r3, #0]
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	4413      	add	r3, r2
 8001ca2:	693a      	ldr	r2, [r7, #16]
 8001ca4:	429a      	cmp	r2, r3
 8001ca6:	d207      	bcs.n	8001cb8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ca8:	f003 fdc0 	bl	800582c <__errno>
 8001cac:	4603      	mov	r3, r0
 8001cae:	220c      	movs	r2, #12
 8001cb0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001cb2:	f04f 33ff 	mov.w	r3, #4294967295
 8001cb6:	e009      	b.n	8001ccc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001cb8:	4b08      	ldr	r3, [pc, #32]	; (8001cdc <_sbrk+0x64>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001cbe:	4b07      	ldr	r3, [pc, #28]	; (8001cdc <_sbrk+0x64>)
 8001cc0:	681a      	ldr	r2, [r3, #0]
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	4413      	add	r3, r2
 8001cc6:	4a05      	ldr	r2, [pc, #20]	; (8001cdc <_sbrk+0x64>)
 8001cc8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001cca:	68fb      	ldr	r3, [r7, #12]
}
 8001ccc:	4618      	mov	r0, r3
 8001cce:	3718      	adds	r7, #24
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	bd80      	pop	{r7, pc}
 8001cd4:	20005000 	.word	0x20005000
 8001cd8:	00000400 	.word	0x00000400
 8001cdc:	20000584 	.word	0x20000584
 8001ce0:	200005a8 	.word	0x200005a8

08001ce4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ce8:	bf00      	nop
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bc80      	pop	{r7}
 8001cee:	4770      	bx	lr

08001cf0 <RunSoftwareTimer>:

static uint8_t MUL_timer		= 1;
static uint8_t flag_timer		= 0;
static uint8_t counter_timer 	= 0;

void RunSoftwareTimer(void){
 8001cf0:	b480      	push	{r7}
 8001cf2:	af00      	add	r7, sp, #0
	if(counter_timer > 0){
 8001cf4:	4b0c      	ldr	r3, [pc, #48]	; (8001d28 <RunSoftwareTimer+0x38>)
 8001cf6:	781b      	ldrb	r3, [r3, #0]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d010      	beq.n	8001d1e <RunSoftwareTimer+0x2e>
		counter_timer--;
 8001cfc:	4b0a      	ldr	r3, [pc, #40]	; (8001d28 <RunSoftwareTimer+0x38>)
 8001cfe:	781b      	ldrb	r3, [r3, #0]
 8001d00:	3b01      	subs	r3, #1
 8001d02:	b2da      	uxtb	r2, r3
 8001d04:	4b08      	ldr	r3, [pc, #32]	; (8001d28 <RunSoftwareTimer+0x38>)
 8001d06:	701a      	strb	r2, [r3, #0]
		if(counter_timer == 0){
 8001d08:	4b07      	ldr	r3, [pc, #28]	; (8001d28 <RunSoftwareTimer+0x38>)
 8001d0a:	781b      	ldrb	r3, [r3, #0]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d106      	bne.n	8001d1e <RunSoftwareTimer+0x2e>
			counter_timer = MUL_timer;
 8001d10:	4b06      	ldr	r3, [pc, #24]	; (8001d2c <RunSoftwareTimer+0x3c>)
 8001d12:	781a      	ldrb	r2, [r3, #0]
 8001d14:	4b04      	ldr	r3, [pc, #16]	; (8001d28 <RunSoftwareTimer+0x38>)
 8001d16:	701a      	strb	r2, [r3, #0]
			flag_timer = 1;
 8001d18:	4b05      	ldr	r3, [pc, #20]	; (8001d30 <RunSoftwareTimer+0x40>)
 8001d1a:	2201      	movs	r2, #1
 8001d1c:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8001d1e:	bf00      	nop
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bc80      	pop	{r7}
 8001d24:	4770      	bx	lr
 8001d26:	bf00      	nop
 8001d28:	2000058d 	.word	0x2000058d
 8001d2c:	2000002d 	.word	0x2000002d
 8001d30:	2000058c 	.word	0x2000058c

08001d34 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b082      	sub	sp, #8
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
	if(htim->Instance == stimer->Instance) {
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681a      	ldr	r2, [r3, #0]
 8001d40:	4b05      	ldr	r3, [pc, #20]	; (8001d58 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	429a      	cmp	r2, r3
 8001d48:	d101      	bne.n	8001d4e <HAL_TIM_PeriodElapsedCallback+0x1a>
		RunSoftwareTimer();
 8001d4a:	f7ff ffd1 	bl	8001cf0 <RunSoftwareTimer>
	}
}
 8001d4e:	bf00      	nop
 8001d50:	3708      	adds	r7, #8
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	20000588 	.word	0x20000588

08001d5c <TM_Init>:


//==================HIGH LEVEL FUNCTION==================//
void TM_Init(TIM_HandleTypeDef* htim){
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b082      	sub	sp, #8
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
	stimer = htim;
 8001d64:	4a09      	ldr	r2, [pc, #36]	; (8001d8c <TM_Init+0x30>)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	6013      	str	r3, [r2, #0]
	counter_timer = MUL_timer;
 8001d6a:	4b09      	ldr	r3, [pc, #36]	; (8001d90 <TM_Init+0x34>)
 8001d6c:	781a      	ldrb	r2, [r3, #0]
 8001d6e:	4b09      	ldr	r3, [pc, #36]	; (8001d94 <TM_Init+0x38>)
 8001d70:	701a      	strb	r2, [r3, #0]
	flag_timer = 0;
 8001d72:	4b09      	ldr	r3, [pc, #36]	; (8001d98 <TM_Init+0x3c>)
 8001d74:	2200      	movs	r2, #0
 8001d76:	701a      	strb	r2, [r3, #0]

	HAL_TIM_Base_Start_IT(stimer);
 8001d78:	4b04      	ldr	r3, [pc, #16]	; (8001d8c <TM_Init+0x30>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f002 fcdb 	bl	8004738 <HAL_TIM_Base_Start_IT>
}
 8001d82:	bf00      	nop
 8001d84:	3708      	adds	r7, #8
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	20000588 	.word	0x20000588
 8001d90:	2000002d 	.word	0x2000002d
 8001d94:	2000058d 	.word	0x2000058d
 8001d98:	2000058c 	.word	0x2000058c

08001d9c <TM_SetTime_ms>:

void TM_SetTime_ms(uint16_t duration){
 8001d9c:	b480      	push	{r7}
 8001d9e:	b083      	sub	sp, #12
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	4603      	mov	r3, r0
 8001da4:	80fb      	strh	r3, [r7, #6]
	MUL_timer = duration / TIME_CYCLE;
 8001da6:	88fb      	ldrh	r3, [r7, #6]
 8001da8:	4a09      	ldr	r2, [pc, #36]	; (8001dd0 <TM_SetTime_ms+0x34>)
 8001daa:	7812      	ldrb	r2, [r2, #0]
 8001dac:	fb93 f3f2 	sdiv	r3, r3, r2
 8001db0:	b2da      	uxtb	r2, r3
 8001db2:	4b08      	ldr	r3, [pc, #32]	; (8001dd4 <TM_SetTime_ms+0x38>)
 8001db4:	701a      	strb	r2, [r3, #0]
	counter_timer = MUL_timer;
 8001db6:	4b07      	ldr	r3, [pc, #28]	; (8001dd4 <TM_SetTime_ms+0x38>)
 8001db8:	781a      	ldrb	r2, [r3, #0]
 8001dba:	4b07      	ldr	r3, [pc, #28]	; (8001dd8 <TM_SetTime_ms+0x3c>)
 8001dbc:	701a      	strb	r2, [r3, #0]
	flag_timer = 0;
 8001dbe:	4b07      	ldr	r3, [pc, #28]	; (8001ddc <TM_SetTime_ms+0x40>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	701a      	strb	r2, [r3, #0]
}
 8001dc4:	bf00      	nop
 8001dc6:	370c      	adds	r7, #12
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bc80      	pop	{r7}
 8001dcc:	4770      	bx	lr
 8001dce:	bf00      	nop
 8001dd0:	2000002c 	.word	0x2000002c
 8001dd4:	2000002d 	.word	0x2000002d
 8001dd8:	2000058d 	.word	0x2000058d
 8001ddc:	2000058c 	.word	0x2000058c

08001de0 <TM_IsFlag>:

uint8_t TM_IsFlag(void){
 8001de0:	b480      	push	{r7}
 8001de2:	af00      	add	r7, sp, #0
	if(flag_timer) {
 8001de4:	4b06      	ldr	r3, [pc, #24]	; (8001e00 <TM_IsFlag+0x20>)
 8001de6:	781b      	ldrb	r3, [r3, #0]
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d004      	beq.n	8001df6 <TM_IsFlag+0x16>
		flag_timer = 0;
 8001dec:	4b04      	ldr	r3, [pc, #16]	; (8001e00 <TM_IsFlag+0x20>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	701a      	strb	r2, [r3, #0]
		return 1;
 8001df2:	2301      	movs	r3, #1
 8001df4:	e000      	b.n	8001df8 <TM_IsFlag+0x18>
	}
	return 0;
 8001df6:	2300      	movs	r3, #0
}
 8001df8:	4618      	mov	r0, r3
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bc80      	pop	{r7}
 8001dfe:	4770      	bx	lr
 8001e00:	2000058c 	.word	0x2000058c

08001e04 <HAL_UART_RxCpltCallback>:
#include "zigbee.h"

UART_HandleTypeDef* uart_zigbee;


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001e04:	b480      	push	{r7}
 8001e06:	b083      	sub	sp, #12
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
	if(huart->Instance == uart_zigbee->Instance){

	}

}
 8001e0c:	bf00      	nop
 8001e0e:	370c      	adds	r7, #12
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bc80      	pop	{r7}
 8001e14:	4770      	bx	lr
	...

08001e18 <ZB_Init>:

//==================HIGH LEVEL FUNCTION==================//
void ZB_Init(UART_HandleTypeDef* huart){
 8001e18:	b480      	push	{r7}
 8001e1a:	b083      	sub	sp, #12
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
	uart_zigbee = huart;
 8001e20:	4a03      	ldr	r2, [pc, #12]	; (8001e30 <ZB_Init+0x18>)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	6013      	str	r3, [r2, #0]

}
 8001e26:	bf00      	nop
 8001e28:	370c      	adds	r7, #12
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bc80      	pop	{r7}
 8001e2e:	4770      	bx	lr
 8001e30:	20000590 	.word	0x20000590

08001e34 <ZB_SendMsg>:

void ZB_SendMsg(char* msg, uint8_t length){
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b084      	sub	sp, #16
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
 8001e3c:	460b      	mov	r3, r1
 8001e3e:	70fb      	strb	r3, [r7, #3]
	uint8_t i;
	for(i = 0; i < length; i++){
 8001e40:	2300      	movs	r3, #0
 8001e42:	73fb      	strb	r3, [r7, #15]
 8001e44:	e00b      	b.n	8001e5e <ZB_SendMsg+0x2a>
		HAL_UART_Transmit(uart_zigbee, msg + i, 1, 100);
 8001e46:	4b0a      	ldr	r3, [pc, #40]	; (8001e70 <ZB_SendMsg+0x3c>)
 8001e48:	6818      	ldr	r0, [r3, #0]
 8001e4a:	7bfb      	ldrb	r3, [r7, #15]
 8001e4c:	687a      	ldr	r2, [r7, #4]
 8001e4e:	18d1      	adds	r1, r2, r3
 8001e50:	2364      	movs	r3, #100	; 0x64
 8001e52:	2201      	movs	r2, #1
 8001e54:	f003 f867 	bl	8004f26 <HAL_UART_Transmit>
	for(i = 0; i < length; i++){
 8001e58:	7bfb      	ldrb	r3, [r7, #15]
 8001e5a:	3301      	adds	r3, #1
 8001e5c:	73fb      	strb	r3, [r7, #15]
 8001e5e:	7bfa      	ldrb	r2, [r7, #15]
 8001e60:	78fb      	ldrb	r3, [r7, #3]
 8001e62:	429a      	cmp	r2, r3
 8001e64:	d3ef      	bcc.n	8001e46 <ZB_SendMsg+0x12>


//	HAL_UART_Transmit(uart_zigbee, (uint8_t*)msg, length, 2000);


}
 8001e66:	bf00      	nop
 8001e68:	bf00      	nop
 8001e6a:	3710      	adds	r7, #16
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	bd80      	pop	{r7, pc}
 8001e70:	20000590 	.word	0x20000590

08001e74 <Reset_Handler>:
 8001e74:	480c      	ldr	r0, [pc, #48]	; (8001ea8 <LoopFillZerobss+0x12>)
 8001e76:	490d      	ldr	r1, [pc, #52]	; (8001eac <LoopFillZerobss+0x16>)
 8001e78:	4a0d      	ldr	r2, [pc, #52]	; (8001eb0 <LoopFillZerobss+0x1a>)
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	e002      	b.n	8001e84 <LoopCopyDataInit>

08001e7e <CopyDataInit>:
 8001e7e:	58d4      	ldr	r4, [r2, r3]
 8001e80:	50c4      	str	r4, [r0, r3]
 8001e82:	3304      	adds	r3, #4

08001e84 <LoopCopyDataInit>:
 8001e84:	18c4      	adds	r4, r0, r3
 8001e86:	428c      	cmp	r4, r1
 8001e88:	d3f9      	bcc.n	8001e7e <CopyDataInit>
 8001e8a:	4a0a      	ldr	r2, [pc, #40]	; (8001eb4 <LoopFillZerobss+0x1e>)
 8001e8c:	4c0a      	ldr	r4, [pc, #40]	; (8001eb8 <LoopFillZerobss+0x22>)
 8001e8e:	2300      	movs	r3, #0
 8001e90:	e001      	b.n	8001e96 <LoopFillZerobss>

08001e92 <FillZerobss>:
 8001e92:	6013      	str	r3, [r2, #0]
 8001e94:	3204      	adds	r2, #4

08001e96 <LoopFillZerobss>:
 8001e96:	42a2      	cmp	r2, r4
 8001e98:	d3fb      	bcc.n	8001e92 <FillZerobss>
 8001e9a:	f7ff ff23 	bl	8001ce4 <SystemInit>
 8001e9e:	f003 fccb 	bl	8005838 <__libc_init_array>
 8001ea2:	f7ff f985 	bl	80011b0 <main>
 8001ea6:	4770      	bx	lr
 8001ea8:	20000000 	.word	0x20000000
 8001eac:	20000208 	.word	0x20000208
 8001eb0:	08008b1c 	.word	0x08008b1c
 8001eb4:	20000208 	.word	0x20000208
 8001eb8:	200005a8 	.word	0x200005a8

08001ebc <CAN1_RX1_IRQHandler>:
 8001ebc:	e7fe      	b.n	8001ebc <CAN1_RX1_IRQHandler>
	...

08001ec0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ec4:	4b08      	ldr	r3, [pc, #32]	; (8001ee8 <HAL_Init+0x28>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4a07      	ldr	r2, [pc, #28]	; (8001ee8 <HAL_Init+0x28>)
 8001eca:	f043 0310 	orr.w	r3, r3, #16
 8001ece:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ed0:	2003      	movs	r0, #3
 8001ed2:	f000 fde7 	bl	8002aa4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ed6:	200f      	movs	r0, #15
 8001ed8:	f000 f808 	bl	8001eec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001edc:	f7ff fc1c 	bl	8001718 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ee0:	2300      	movs	r3, #0
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	40022000 	.word	0x40022000

08001eec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b082      	sub	sp, #8
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ef4:	4b12      	ldr	r3, [pc, #72]	; (8001f40 <HAL_InitTick+0x54>)
 8001ef6:	681a      	ldr	r2, [r3, #0]
 8001ef8:	4b12      	ldr	r3, [pc, #72]	; (8001f44 <HAL_InitTick+0x58>)
 8001efa:	781b      	ldrb	r3, [r3, #0]
 8001efc:	4619      	mov	r1, r3
 8001efe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f02:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f06:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f000 fdff 	bl	8002b0e <HAL_SYSTICK_Config>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d001      	beq.n	8001f1a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f16:	2301      	movs	r3, #1
 8001f18:	e00e      	b.n	8001f38 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2b0f      	cmp	r3, #15
 8001f1e:	d80a      	bhi.n	8001f36 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f20:	2200      	movs	r2, #0
 8001f22:	6879      	ldr	r1, [r7, #4]
 8001f24:	f04f 30ff 	mov.w	r0, #4294967295
 8001f28:	f000 fdc7 	bl	8002aba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f2c:	4a06      	ldr	r2, [pc, #24]	; (8001f48 <HAL_InitTick+0x5c>)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f32:	2300      	movs	r3, #0
 8001f34:	e000      	b.n	8001f38 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f36:	2301      	movs	r3, #1
}
 8001f38:	4618      	mov	r0, r3
 8001f3a:	3708      	adds	r7, #8
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	20000028 	.word	0x20000028
 8001f44:	20000034 	.word	0x20000034
 8001f48:	20000030 	.word	0x20000030

08001f4c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f50:	4b05      	ldr	r3, [pc, #20]	; (8001f68 <HAL_IncTick+0x1c>)
 8001f52:	781b      	ldrb	r3, [r3, #0]
 8001f54:	461a      	mov	r2, r3
 8001f56:	4b05      	ldr	r3, [pc, #20]	; (8001f6c <HAL_IncTick+0x20>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	4413      	add	r3, r2
 8001f5c:	4a03      	ldr	r2, [pc, #12]	; (8001f6c <HAL_IncTick+0x20>)
 8001f5e:	6013      	str	r3, [r2, #0]
}
 8001f60:	bf00      	nop
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bc80      	pop	{r7}
 8001f66:	4770      	bx	lr
 8001f68:	20000034 	.word	0x20000034
 8001f6c:	20000594 	.word	0x20000594

08001f70 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f70:	b480      	push	{r7}
 8001f72:	af00      	add	r7, sp, #0
  return uwTick;
 8001f74:	4b02      	ldr	r3, [pc, #8]	; (8001f80 <HAL_GetTick+0x10>)
 8001f76:	681b      	ldr	r3, [r3, #0]
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bc80      	pop	{r7}
 8001f7e:	4770      	bx	lr
 8001f80:	20000594 	.word	0x20000594

08001f84 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b084      	sub	sp, #16
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f8c:	f7ff fff0 	bl	8001f70 <HAL_GetTick>
 8001f90:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f9c:	d005      	beq.n	8001faa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f9e:	4b0a      	ldr	r3, [pc, #40]	; (8001fc8 <HAL_Delay+0x44>)
 8001fa0:	781b      	ldrb	r3, [r3, #0]
 8001fa2:	461a      	mov	r2, r3
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	4413      	add	r3, r2
 8001fa8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001faa:	bf00      	nop
 8001fac:	f7ff ffe0 	bl	8001f70 <HAL_GetTick>
 8001fb0:	4602      	mov	r2, r0
 8001fb2:	68bb      	ldr	r3, [r7, #8]
 8001fb4:	1ad3      	subs	r3, r2, r3
 8001fb6:	68fa      	ldr	r2, [r7, #12]
 8001fb8:	429a      	cmp	r2, r3
 8001fba:	d8f7      	bhi.n	8001fac <HAL_Delay+0x28>
  {
  }
}
 8001fbc:	bf00      	nop
 8001fbe:	bf00      	nop
 8001fc0:	3710      	adds	r7, #16
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}
 8001fc6:	bf00      	nop
 8001fc8:	20000034 	.word	0x20000034

08001fcc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b086      	sub	sp, #24
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d101      	bne.n	8001fee <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001fea:	2301      	movs	r3, #1
 8001fec:	e0be      	b.n	800216c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	689b      	ldr	r3, [r3, #8]
 8001ff2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d109      	bne.n	8002010 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2200      	movs	r2, #0
 8002000:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	2200      	movs	r2, #0
 8002006:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800200a:	6878      	ldr	r0, [r7, #4]
 800200c:	f7ff fbb6 	bl	800177c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002010:	6878      	ldr	r0, [r7, #4]
 8002012:	f000 fbcb 	bl	80027ac <ADC_ConversionStop_Disable>
 8002016:	4603      	mov	r3, r0
 8002018:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800201e:	f003 0310 	and.w	r3, r3, #16
 8002022:	2b00      	cmp	r3, #0
 8002024:	f040 8099 	bne.w	800215a <HAL_ADC_Init+0x18e>
 8002028:	7dfb      	ldrb	r3, [r7, #23]
 800202a:	2b00      	cmp	r3, #0
 800202c:	f040 8095 	bne.w	800215a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002034:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002038:	f023 0302 	bic.w	r3, r3, #2
 800203c:	f043 0202 	orr.w	r2, r3, #2
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800204c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	7b1b      	ldrb	r3, [r3, #12]
 8002052:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002054:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002056:	68ba      	ldr	r2, [r7, #8]
 8002058:	4313      	orrs	r3, r2
 800205a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	689b      	ldr	r3, [r3, #8]
 8002060:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002064:	d003      	beq.n	800206e <HAL_ADC_Init+0xa2>
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	689b      	ldr	r3, [r3, #8]
 800206a:	2b01      	cmp	r3, #1
 800206c:	d102      	bne.n	8002074 <HAL_ADC_Init+0xa8>
 800206e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002072:	e000      	b.n	8002076 <HAL_ADC_Init+0xaa>
 8002074:	2300      	movs	r3, #0
 8002076:	693a      	ldr	r2, [r7, #16]
 8002078:	4313      	orrs	r3, r2
 800207a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	7d1b      	ldrb	r3, [r3, #20]
 8002080:	2b01      	cmp	r3, #1
 8002082:	d119      	bne.n	80020b8 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	7b1b      	ldrb	r3, [r3, #12]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d109      	bne.n	80020a0 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	699b      	ldr	r3, [r3, #24]
 8002090:	3b01      	subs	r3, #1
 8002092:	035a      	lsls	r2, r3, #13
 8002094:	693b      	ldr	r3, [r7, #16]
 8002096:	4313      	orrs	r3, r2
 8002098:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800209c:	613b      	str	r3, [r7, #16]
 800209e:	e00b      	b.n	80020b8 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020a4:	f043 0220 	orr.w	r2, r3, #32
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020b0:	f043 0201 	orr.w	r2, r3, #1
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	685b      	ldr	r3, [r3, #4]
 80020be:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	693a      	ldr	r2, [r7, #16]
 80020c8:	430a      	orrs	r2, r1
 80020ca:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	689a      	ldr	r2, [r3, #8]
 80020d2:	4b28      	ldr	r3, [pc, #160]	; (8002174 <HAL_ADC_Init+0x1a8>)
 80020d4:	4013      	ands	r3, r2
 80020d6:	687a      	ldr	r2, [r7, #4]
 80020d8:	6812      	ldr	r2, [r2, #0]
 80020da:	68b9      	ldr	r1, [r7, #8]
 80020dc:	430b      	orrs	r3, r1
 80020de:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	689b      	ldr	r3, [r3, #8]
 80020e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80020e8:	d003      	beq.n	80020f2 <HAL_ADC_Init+0x126>
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	689b      	ldr	r3, [r3, #8]
 80020ee:	2b01      	cmp	r3, #1
 80020f0:	d104      	bne.n	80020fc <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	691b      	ldr	r3, [r3, #16]
 80020f6:	3b01      	subs	r3, #1
 80020f8:	051b      	lsls	r3, r3, #20
 80020fa:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002102:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	68fa      	ldr	r2, [r7, #12]
 800210c:	430a      	orrs	r2, r1
 800210e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	689a      	ldr	r2, [r3, #8]
 8002116:	4b18      	ldr	r3, [pc, #96]	; (8002178 <HAL_ADC_Init+0x1ac>)
 8002118:	4013      	ands	r3, r2
 800211a:	68ba      	ldr	r2, [r7, #8]
 800211c:	429a      	cmp	r2, r3
 800211e:	d10b      	bne.n	8002138 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2200      	movs	r2, #0
 8002124:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800212a:	f023 0303 	bic.w	r3, r3, #3
 800212e:	f043 0201 	orr.w	r2, r3, #1
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002136:	e018      	b.n	800216a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800213c:	f023 0312 	bic.w	r3, r3, #18
 8002140:	f043 0210 	orr.w	r2, r3, #16
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800214c:	f043 0201 	orr.w	r2, r3, #1
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002154:	2301      	movs	r3, #1
 8002156:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002158:	e007      	b.n	800216a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800215e:	f043 0210 	orr.w	r2, r3, #16
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002166:	2301      	movs	r3, #1
 8002168:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800216a:	7dfb      	ldrb	r3, [r7, #23]
}
 800216c:	4618      	mov	r0, r3
 800216e:	3718      	adds	r7, #24
 8002170:	46bd      	mov	sp, r7
 8002172:	bd80      	pop	{r7, pc}
 8002174:	ffe1f7fd 	.word	0xffe1f7fd
 8002178:	ff1f0efe 	.word	0xff1f0efe

0800217c <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b086      	sub	sp, #24
 8002180:	af00      	add	r7, sp, #0
 8002182:	60f8      	str	r0, [r7, #12]
 8002184:	60b9      	str	r1, [r7, #8]
 8002186:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002188:	2300      	movs	r3, #0
 800218a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4a64      	ldr	r2, [pc, #400]	; (8002324 <HAL_ADC_Start_DMA+0x1a8>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d004      	beq.n	80021a0 <HAL_ADC_Start_DMA+0x24>
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	4a63      	ldr	r2, [pc, #396]	; (8002328 <HAL_ADC_Start_DMA+0x1ac>)
 800219c:	4293      	cmp	r3, r2
 800219e:	d106      	bne.n	80021ae <HAL_ADC_Start_DMA+0x32>
 80021a0:	4b60      	ldr	r3, [pc, #384]	; (8002324 <HAL_ADC_Start_DMA+0x1a8>)
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	f040 80b3 	bne.w	8002314 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80021b4:	2b01      	cmp	r3, #1
 80021b6:	d101      	bne.n	80021bc <HAL_ADC_Start_DMA+0x40>
 80021b8:	2302      	movs	r3, #2
 80021ba:	e0ae      	b.n	800231a <HAL_ADC_Start_DMA+0x19e>
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	2201      	movs	r2, #1
 80021c0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80021c4:	68f8      	ldr	r0, [r7, #12]
 80021c6:	f000 fa97 	bl	80026f8 <ADC_Enable>
 80021ca:	4603      	mov	r3, r0
 80021cc:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80021ce:	7dfb      	ldrb	r3, [r7, #23]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	f040 809a 	bne.w	800230a <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021da:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80021de:	f023 0301 	bic.w	r3, r3, #1
 80021e2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	4a4e      	ldr	r2, [pc, #312]	; (8002328 <HAL_ADC_Start_DMA+0x1ac>)
 80021f0:	4293      	cmp	r3, r2
 80021f2:	d105      	bne.n	8002200 <HAL_ADC_Start_DMA+0x84>
 80021f4:	4b4b      	ldr	r3, [pc, #300]	; (8002324 <HAL_ADC_Start_DMA+0x1a8>)
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d115      	bne.n	800222c <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002204:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002216:	2b00      	cmp	r3, #0
 8002218:	d026      	beq.n	8002268 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800221e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002222:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800222a:	e01d      	b.n	8002268 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002230:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a39      	ldr	r2, [pc, #228]	; (8002324 <HAL_ADC_Start_DMA+0x1a8>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d004      	beq.n	800224c <HAL_ADC_Start_DMA+0xd0>
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	4a38      	ldr	r2, [pc, #224]	; (8002328 <HAL_ADC_Start_DMA+0x1ac>)
 8002248:	4293      	cmp	r3, r2
 800224a:	d10d      	bne.n	8002268 <HAL_ADC_Start_DMA+0xec>
 800224c:	4b35      	ldr	r3, [pc, #212]	; (8002324 <HAL_ADC_Start_DMA+0x1a8>)
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002254:	2b00      	cmp	r3, #0
 8002256:	d007      	beq.n	8002268 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800225c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002260:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800226c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002270:	2b00      	cmp	r3, #0
 8002272:	d006      	beq.n	8002282 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002278:	f023 0206 	bic.w	r2, r3, #6
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	62da      	str	r2, [r3, #44]	; 0x2c
 8002280:	e002      	b.n	8002288 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	2200      	movs	r2, #0
 8002286:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	2200      	movs	r2, #0
 800228c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	6a1b      	ldr	r3, [r3, #32]
 8002294:	4a25      	ldr	r2, [pc, #148]	; (800232c <HAL_ADC_Start_DMA+0x1b0>)
 8002296:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	6a1b      	ldr	r3, [r3, #32]
 800229c:	4a24      	ldr	r2, [pc, #144]	; (8002330 <HAL_ADC_Start_DMA+0x1b4>)
 800229e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	6a1b      	ldr	r3, [r3, #32]
 80022a4:	4a23      	ldr	r2, [pc, #140]	; (8002334 <HAL_ADC_Start_DMA+0x1b8>)
 80022a6:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f06f 0202 	mvn.w	r2, #2
 80022b0:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	689a      	ldr	r2, [r3, #8]
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80022c0:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	6a18      	ldr	r0, [r3, #32]
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	334c      	adds	r3, #76	; 0x4c
 80022cc:	4619      	mov	r1, r3
 80022ce:	68ba      	ldr	r2, [r7, #8]
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	f000 fc83 	bl	8002bdc <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	689b      	ldr	r3, [r3, #8]
 80022dc:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80022e0:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80022e4:	d108      	bne.n	80022f8 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	689a      	ldr	r2, [r3, #8]
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80022f4:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80022f6:	e00f      	b.n	8002318 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	689a      	ldr	r2, [r3, #8]
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002306:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002308:	e006      	b.n	8002318 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	2200      	movs	r2, #0
 800230e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8002312:	e001      	b.n	8002318 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002314:	2301      	movs	r3, #1
 8002316:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002318:	7dfb      	ldrb	r3, [r7, #23]
}
 800231a:	4618      	mov	r0, r3
 800231c:	3718      	adds	r7, #24
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}
 8002322:	bf00      	nop
 8002324:	40012400 	.word	0x40012400
 8002328:	40012800 	.word	0x40012800
 800232c:	0800282f 	.word	0x0800282f
 8002330:	080028ab 	.word	0x080028ab
 8002334:	080028c7 	.word	0x080028c7

08002338 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b082      	sub	sp, #8
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	f003 0320 	and.w	r3, r3, #32
 800234a:	2b20      	cmp	r3, #32
 800234c:	d140      	bne.n	80023d0 <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f003 0302 	and.w	r3, r3, #2
 8002358:	2b02      	cmp	r3, #2
 800235a:	d139      	bne.n	80023d0 <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002360:	f003 0310 	and.w	r3, r3, #16
 8002364:	2b00      	cmp	r3, #0
 8002366:	d105      	bne.n	8002374 <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800236c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	689b      	ldr	r3, [r3, #8]
 800237a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800237e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002382:	d11d      	bne.n	80023c0 <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002388:	2b00      	cmp	r3, #0
 800238a:	d119      	bne.n	80023c0 <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	685a      	ldr	r2, [r3, #4]
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f022 0220 	bic.w	r2, r2, #32
 800239a:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023a0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023ac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d105      	bne.n	80023c0 <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023b8:	f043 0201 	orr.w	r2, r3, #1
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80023c0:	6878      	ldr	r0, [r7, #4]
 80023c2:	f000 f87c 	bl	80024be <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f06f 0212 	mvn.w	r2, #18
 80023ce:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023da:	2b80      	cmp	r3, #128	; 0x80
 80023dc:	d14f      	bne.n	800247e <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f003 0304 	and.w	r3, r3, #4
 80023e8:	2b04      	cmp	r3, #4
 80023ea:	d148      	bne.n	800247e <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023f0:	f003 0310 	and.w	r3, r3, #16
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d105      	bne.n	8002404 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023fc:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	689b      	ldr	r3, [r3, #8]
 800240a:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800240e:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8002412:	d012      	beq.n	800243a <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800241e:	2b00      	cmp	r3, #0
 8002420:	d125      	bne.n	800246e <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	689b      	ldr	r3, [r3, #8]
 8002428:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 800242c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002430:	d11d      	bne.n	800246e <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002436:	2b00      	cmp	r3, #0
 8002438:	d119      	bne.n	800246e <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	685a      	ldr	r2, [r3, #4]
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002448:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800244e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800245a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800245e:	2b00      	cmp	r3, #0
 8002460:	d105      	bne.n	800246e <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002466:	f043 0201 	orr.w	r2, r3, #1
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800246e:	6878      	ldr	r0, [r7, #4]
 8002470:	f000 fa43 	bl	80028fa <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f06f 020c 	mvn.w	r2, #12
 800247c:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002488:	2b40      	cmp	r3, #64	; 0x40
 800248a:	d114      	bne.n	80024b6 <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f003 0301 	and.w	r3, r3, #1
 8002496:	2b01      	cmp	r3, #1
 8002498:	d10d      	bne.n	80024b6 <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800249e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80024a6:	6878      	ldr	r0, [r7, #4]
 80024a8:	f000 f81b 	bl	80024e2 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f06f 0201 	mvn.w	r2, #1
 80024b4:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 80024b6:	bf00      	nop
 80024b8:	3708      	adds	r7, #8
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}

080024be <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80024be:	b480      	push	{r7}
 80024c0:	b083      	sub	sp, #12
 80024c2:	af00      	add	r7, sp, #0
 80024c4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80024c6:	bf00      	nop
 80024c8:	370c      	adds	r7, #12
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bc80      	pop	{r7}
 80024ce:	4770      	bx	lr

080024d0 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b083      	sub	sp, #12
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80024d8:	bf00      	nop
 80024da:	370c      	adds	r7, #12
 80024dc:	46bd      	mov	sp, r7
 80024de:	bc80      	pop	{r7}
 80024e0:	4770      	bx	lr

080024e2 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80024e2:	b480      	push	{r7}
 80024e4:	b083      	sub	sp, #12
 80024e6:	af00      	add	r7, sp, #0
 80024e8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80024ea:	bf00      	nop
 80024ec:	370c      	adds	r7, #12
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bc80      	pop	{r7}
 80024f2:	4770      	bx	lr

080024f4 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80024f4:	b480      	push	{r7}
 80024f6:	b083      	sub	sp, #12
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80024fc:	bf00      	nop
 80024fe:	370c      	adds	r7, #12
 8002500:	46bd      	mov	sp, r7
 8002502:	bc80      	pop	{r7}
 8002504:	4770      	bx	lr
	...

08002508 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002508:	b480      	push	{r7}
 800250a:	b085      	sub	sp, #20
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
 8002510:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002512:	2300      	movs	r3, #0
 8002514:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002516:	2300      	movs	r3, #0
 8002518:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002520:	2b01      	cmp	r3, #1
 8002522:	d101      	bne.n	8002528 <HAL_ADC_ConfigChannel+0x20>
 8002524:	2302      	movs	r3, #2
 8002526:	e0dc      	b.n	80026e2 <HAL_ADC_ConfigChannel+0x1da>
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2201      	movs	r2, #1
 800252c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	2b06      	cmp	r3, #6
 8002536:	d81c      	bhi.n	8002572 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	685a      	ldr	r2, [r3, #4]
 8002542:	4613      	mov	r3, r2
 8002544:	009b      	lsls	r3, r3, #2
 8002546:	4413      	add	r3, r2
 8002548:	3b05      	subs	r3, #5
 800254a:	221f      	movs	r2, #31
 800254c:	fa02 f303 	lsl.w	r3, r2, r3
 8002550:	43db      	mvns	r3, r3
 8002552:	4019      	ands	r1, r3
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	6818      	ldr	r0, [r3, #0]
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	685a      	ldr	r2, [r3, #4]
 800255c:	4613      	mov	r3, r2
 800255e:	009b      	lsls	r3, r3, #2
 8002560:	4413      	add	r3, r2
 8002562:	3b05      	subs	r3, #5
 8002564:	fa00 f203 	lsl.w	r2, r0, r3
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	430a      	orrs	r2, r1
 800256e:	635a      	str	r2, [r3, #52]	; 0x34
 8002570:	e03c      	b.n	80025ec <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	2b0c      	cmp	r3, #12
 8002578:	d81c      	bhi.n	80025b4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	685a      	ldr	r2, [r3, #4]
 8002584:	4613      	mov	r3, r2
 8002586:	009b      	lsls	r3, r3, #2
 8002588:	4413      	add	r3, r2
 800258a:	3b23      	subs	r3, #35	; 0x23
 800258c:	221f      	movs	r2, #31
 800258e:	fa02 f303 	lsl.w	r3, r2, r3
 8002592:	43db      	mvns	r3, r3
 8002594:	4019      	ands	r1, r3
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	6818      	ldr	r0, [r3, #0]
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	685a      	ldr	r2, [r3, #4]
 800259e:	4613      	mov	r3, r2
 80025a0:	009b      	lsls	r3, r3, #2
 80025a2:	4413      	add	r3, r2
 80025a4:	3b23      	subs	r3, #35	; 0x23
 80025a6:	fa00 f203 	lsl.w	r2, r0, r3
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	430a      	orrs	r2, r1
 80025b0:	631a      	str	r2, [r3, #48]	; 0x30
 80025b2:	e01b      	b.n	80025ec <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	685a      	ldr	r2, [r3, #4]
 80025be:	4613      	mov	r3, r2
 80025c0:	009b      	lsls	r3, r3, #2
 80025c2:	4413      	add	r3, r2
 80025c4:	3b41      	subs	r3, #65	; 0x41
 80025c6:	221f      	movs	r2, #31
 80025c8:	fa02 f303 	lsl.w	r3, r2, r3
 80025cc:	43db      	mvns	r3, r3
 80025ce:	4019      	ands	r1, r3
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	6818      	ldr	r0, [r3, #0]
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	685a      	ldr	r2, [r3, #4]
 80025d8:	4613      	mov	r3, r2
 80025da:	009b      	lsls	r3, r3, #2
 80025dc:	4413      	add	r3, r2
 80025de:	3b41      	subs	r3, #65	; 0x41
 80025e0:	fa00 f203 	lsl.w	r2, r0, r3
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	430a      	orrs	r2, r1
 80025ea:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	2b09      	cmp	r3, #9
 80025f2:	d91c      	bls.n	800262e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	68d9      	ldr	r1, [r3, #12]
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	681a      	ldr	r2, [r3, #0]
 80025fe:	4613      	mov	r3, r2
 8002600:	005b      	lsls	r3, r3, #1
 8002602:	4413      	add	r3, r2
 8002604:	3b1e      	subs	r3, #30
 8002606:	2207      	movs	r2, #7
 8002608:	fa02 f303 	lsl.w	r3, r2, r3
 800260c:	43db      	mvns	r3, r3
 800260e:	4019      	ands	r1, r3
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	6898      	ldr	r0, [r3, #8]
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	681a      	ldr	r2, [r3, #0]
 8002618:	4613      	mov	r3, r2
 800261a:	005b      	lsls	r3, r3, #1
 800261c:	4413      	add	r3, r2
 800261e:	3b1e      	subs	r3, #30
 8002620:	fa00 f203 	lsl.w	r2, r0, r3
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	430a      	orrs	r2, r1
 800262a:	60da      	str	r2, [r3, #12]
 800262c:	e019      	b.n	8002662 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	6919      	ldr	r1, [r3, #16]
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	681a      	ldr	r2, [r3, #0]
 8002638:	4613      	mov	r3, r2
 800263a:	005b      	lsls	r3, r3, #1
 800263c:	4413      	add	r3, r2
 800263e:	2207      	movs	r2, #7
 8002640:	fa02 f303 	lsl.w	r3, r2, r3
 8002644:	43db      	mvns	r3, r3
 8002646:	4019      	ands	r1, r3
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	6898      	ldr	r0, [r3, #8]
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	681a      	ldr	r2, [r3, #0]
 8002650:	4613      	mov	r3, r2
 8002652:	005b      	lsls	r3, r3, #1
 8002654:	4413      	add	r3, r2
 8002656:	fa00 f203 	lsl.w	r2, r0, r3
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	430a      	orrs	r2, r1
 8002660:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	2b10      	cmp	r3, #16
 8002668:	d003      	beq.n	8002672 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800266e:	2b11      	cmp	r3, #17
 8002670:	d132      	bne.n	80026d8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4a1d      	ldr	r2, [pc, #116]	; (80026ec <HAL_ADC_ConfigChannel+0x1e4>)
 8002678:	4293      	cmp	r3, r2
 800267a:	d125      	bne.n	80026c8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	689b      	ldr	r3, [r3, #8]
 8002682:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002686:	2b00      	cmp	r3, #0
 8002688:	d126      	bne.n	80026d8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	689a      	ldr	r2, [r3, #8]
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002698:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	2b10      	cmp	r3, #16
 80026a0:	d11a      	bne.n	80026d8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80026a2:	4b13      	ldr	r3, [pc, #76]	; (80026f0 <HAL_ADC_ConfigChannel+0x1e8>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	4a13      	ldr	r2, [pc, #76]	; (80026f4 <HAL_ADC_ConfigChannel+0x1ec>)
 80026a8:	fba2 2303 	umull	r2, r3, r2, r3
 80026ac:	0c9a      	lsrs	r2, r3, #18
 80026ae:	4613      	mov	r3, r2
 80026b0:	009b      	lsls	r3, r3, #2
 80026b2:	4413      	add	r3, r2
 80026b4:	005b      	lsls	r3, r3, #1
 80026b6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80026b8:	e002      	b.n	80026c0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80026ba:	68bb      	ldr	r3, [r7, #8]
 80026bc:	3b01      	subs	r3, #1
 80026be:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80026c0:	68bb      	ldr	r3, [r7, #8]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d1f9      	bne.n	80026ba <HAL_ADC_ConfigChannel+0x1b2>
 80026c6:	e007      	b.n	80026d8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026cc:	f043 0220 	orr.w	r2, r3, #32
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80026d4:	2301      	movs	r3, #1
 80026d6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2200      	movs	r2, #0
 80026dc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80026e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	3714      	adds	r7, #20
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bc80      	pop	{r7}
 80026ea:	4770      	bx	lr
 80026ec:	40012400 	.word	0x40012400
 80026f0:	20000028 	.word	0x20000028
 80026f4:	431bde83 	.word	0x431bde83

080026f8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b084      	sub	sp, #16
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002700:	2300      	movs	r3, #0
 8002702:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002704:	2300      	movs	r3, #0
 8002706:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	689b      	ldr	r3, [r3, #8]
 800270e:	f003 0301 	and.w	r3, r3, #1
 8002712:	2b01      	cmp	r3, #1
 8002714:	d040      	beq.n	8002798 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	689a      	ldr	r2, [r3, #8]
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f042 0201 	orr.w	r2, r2, #1
 8002724:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002726:	4b1f      	ldr	r3, [pc, #124]	; (80027a4 <ADC_Enable+0xac>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4a1f      	ldr	r2, [pc, #124]	; (80027a8 <ADC_Enable+0xb0>)
 800272c:	fba2 2303 	umull	r2, r3, r2, r3
 8002730:	0c9b      	lsrs	r3, r3, #18
 8002732:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002734:	e002      	b.n	800273c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002736:	68bb      	ldr	r3, [r7, #8]
 8002738:	3b01      	subs	r3, #1
 800273a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800273c:	68bb      	ldr	r3, [r7, #8]
 800273e:	2b00      	cmp	r3, #0
 8002740:	d1f9      	bne.n	8002736 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002742:	f7ff fc15 	bl	8001f70 <HAL_GetTick>
 8002746:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002748:	e01f      	b.n	800278a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800274a:	f7ff fc11 	bl	8001f70 <HAL_GetTick>
 800274e:	4602      	mov	r2, r0
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	1ad3      	subs	r3, r2, r3
 8002754:	2b02      	cmp	r3, #2
 8002756:	d918      	bls.n	800278a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	689b      	ldr	r3, [r3, #8]
 800275e:	f003 0301 	and.w	r3, r3, #1
 8002762:	2b01      	cmp	r3, #1
 8002764:	d011      	beq.n	800278a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800276a:	f043 0210 	orr.w	r2, r3, #16
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002776:	f043 0201 	orr.w	r2, r3, #1
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2200      	movs	r2, #0
 8002782:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002786:	2301      	movs	r3, #1
 8002788:	e007      	b.n	800279a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	689b      	ldr	r3, [r3, #8]
 8002790:	f003 0301 	and.w	r3, r3, #1
 8002794:	2b01      	cmp	r3, #1
 8002796:	d1d8      	bne.n	800274a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002798:	2300      	movs	r3, #0
}
 800279a:	4618      	mov	r0, r3
 800279c:	3710      	adds	r7, #16
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}
 80027a2:	bf00      	nop
 80027a4:	20000028 	.word	0x20000028
 80027a8:	431bde83 	.word	0x431bde83

080027ac <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b084      	sub	sp, #16
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80027b4:	2300      	movs	r3, #0
 80027b6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	689b      	ldr	r3, [r3, #8]
 80027be:	f003 0301 	and.w	r3, r3, #1
 80027c2:	2b01      	cmp	r3, #1
 80027c4:	d12e      	bne.n	8002824 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	689a      	ldr	r2, [r3, #8]
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f022 0201 	bic.w	r2, r2, #1
 80027d4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80027d6:	f7ff fbcb 	bl	8001f70 <HAL_GetTick>
 80027da:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80027dc:	e01b      	b.n	8002816 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80027de:	f7ff fbc7 	bl	8001f70 <HAL_GetTick>
 80027e2:	4602      	mov	r2, r0
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	1ad3      	subs	r3, r2, r3
 80027e8:	2b02      	cmp	r3, #2
 80027ea:	d914      	bls.n	8002816 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	689b      	ldr	r3, [r3, #8]
 80027f2:	f003 0301 	and.w	r3, r3, #1
 80027f6:	2b01      	cmp	r3, #1
 80027f8:	d10d      	bne.n	8002816 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027fe:	f043 0210 	orr.w	r2, r3, #16
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800280a:	f043 0201 	orr.w	r2, r3, #1
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8002812:	2301      	movs	r3, #1
 8002814:	e007      	b.n	8002826 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	689b      	ldr	r3, [r3, #8]
 800281c:	f003 0301 	and.w	r3, r3, #1
 8002820:	2b01      	cmp	r3, #1
 8002822:	d0dc      	beq.n	80027de <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002824:	2300      	movs	r3, #0
}
 8002826:	4618      	mov	r0, r3
 8002828:	3710      	adds	r7, #16
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}

0800282e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800282e:	b580      	push	{r7, lr}
 8002830:	b084      	sub	sp, #16
 8002832:	af00      	add	r7, sp, #0
 8002834:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800283a:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002840:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002844:	2b00      	cmp	r3, #0
 8002846:	d127      	bne.n	8002898 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800284c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	689b      	ldr	r3, [r3, #8]
 800285a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800285e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002862:	d115      	bne.n	8002890 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002868:	2b00      	cmp	r3, #0
 800286a:	d111      	bne.n	8002890 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002870:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800287c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002880:	2b00      	cmp	r3, #0
 8002882:	d105      	bne.n	8002890 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002888:	f043 0201 	orr.w	r2, r3, #1
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002890:	68f8      	ldr	r0, [r7, #12]
 8002892:	f7ff fe14 	bl	80024be <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002896:	e004      	b.n	80028a2 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	6a1b      	ldr	r3, [r3, #32]
 800289c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800289e:	6878      	ldr	r0, [r7, #4]
 80028a0:	4798      	blx	r3
}
 80028a2:	bf00      	nop
 80028a4:	3710      	adds	r7, #16
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}

080028aa <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80028aa:	b580      	push	{r7, lr}
 80028ac:	b084      	sub	sp, #16
 80028ae:	af00      	add	r7, sp, #0
 80028b0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028b6:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80028b8:	68f8      	ldr	r0, [r7, #12]
 80028ba:	f7ff fe09 	bl	80024d0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80028be:	bf00      	nop
 80028c0:	3710      	adds	r7, #16
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bd80      	pop	{r7, pc}

080028c6 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80028c6:	b580      	push	{r7, lr}
 80028c8:	b084      	sub	sp, #16
 80028ca:	af00      	add	r7, sp, #0
 80028cc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028d2:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028d8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028e4:	f043 0204 	orr.w	r2, r3, #4
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80028ec:	68f8      	ldr	r0, [r7, #12]
 80028ee:	f7ff fe01 	bl	80024f4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80028f2:	bf00      	nop
 80028f4:	3710      	adds	r7, #16
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd80      	pop	{r7, pc}

080028fa <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80028fa:	b480      	push	{r7}
 80028fc:	b083      	sub	sp, #12
 80028fe:	af00      	add	r7, sp, #0
 8002900:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8002902:	bf00      	nop
 8002904:	370c      	adds	r7, #12
 8002906:	46bd      	mov	sp, r7
 8002908:	bc80      	pop	{r7}
 800290a:	4770      	bx	lr

0800290c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800290c:	b480      	push	{r7}
 800290e:	b085      	sub	sp, #20
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	f003 0307 	and.w	r3, r3, #7
 800291a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800291c:	4b0c      	ldr	r3, [pc, #48]	; (8002950 <__NVIC_SetPriorityGrouping+0x44>)
 800291e:	68db      	ldr	r3, [r3, #12]
 8002920:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002922:	68ba      	ldr	r2, [r7, #8]
 8002924:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002928:	4013      	ands	r3, r2
 800292a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002930:	68bb      	ldr	r3, [r7, #8]
 8002932:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002934:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002938:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800293c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800293e:	4a04      	ldr	r2, [pc, #16]	; (8002950 <__NVIC_SetPriorityGrouping+0x44>)
 8002940:	68bb      	ldr	r3, [r7, #8]
 8002942:	60d3      	str	r3, [r2, #12]
}
 8002944:	bf00      	nop
 8002946:	3714      	adds	r7, #20
 8002948:	46bd      	mov	sp, r7
 800294a:	bc80      	pop	{r7}
 800294c:	4770      	bx	lr
 800294e:	bf00      	nop
 8002950:	e000ed00 	.word	0xe000ed00

08002954 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002954:	b480      	push	{r7}
 8002956:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002958:	4b04      	ldr	r3, [pc, #16]	; (800296c <__NVIC_GetPriorityGrouping+0x18>)
 800295a:	68db      	ldr	r3, [r3, #12]
 800295c:	0a1b      	lsrs	r3, r3, #8
 800295e:	f003 0307 	and.w	r3, r3, #7
}
 8002962:	4618      	mov	r0, r3
 8002964:	46bd      	mov	sp, r7
 8002966:	bc80      	pop	{r7}
 8002968:	4770      	bx	lr
 800296a:	bf00      	nop
 800296c:	e000ed00 	.word	0xe000ed00

08002970 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002970:	b480      	push	{r7}
 8002972:	b083      	sub	sp, #12
 8002974:	af00      	add	r7, sp, #0
 8002976:	4603      	mov	r3, r0
 8002978:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800297a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800297e:	2b00      	cmp	r3, #0
 8002980:	db0b      	blt.n	800299a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002982:	79fb      	ldrb	r3, [r7, #7]
 8002984:	f003 021f 	and.w	r2, r3, #31
 8002988:	4906      	ldr	r1, [pc, #24]	; (80029a4 <__NVIC_EnableIRQ+0x34>)
 800298a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800298e:	095b      	lsrs	r3, r3, #5
 8002990:	2001      	movs	r0, #1
 8002992:	fa00 f202 	lsl.w	r2, r0, r2
 8002996:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800299a:	bf00      	nop
 800299c:	370c      	adds	r7, #12
 800299e:	46bd      	mov	sp, r7
 80029a0:	bc80      	pop	{r7}
 80029a2:	4770      	bx	lr
 80029a4:	e000e100 	.word	0xe000e100

080029a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b083      	sub	sp, #12
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	4603      	mov	r3, r0
 80029b0:	6039      	str	r1, [r7, #0]
 80029b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	db0a      	blt.n	80029d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	b2da      	uxtb	r2, r3
 80029c0:	490c      	ldr	r1, [pc, #48]	; (80029f4 <__NVIC_SetPriority+0x4c>)
 80029c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029c6:	0112      	lsls	r2, r2, #4
 80029c8:	b2d2      	uxtb	r2, r2
 80029ca:	440b      	add	r3, r1
 80029cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80029d0:	e00a      	b.n	80029e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	b2da      	uxtb	r2, r3
 80029d6:	4908      	ldr	r1, [pc, #32]	; (80029f8 <__NVIC_SetPriority+0x50>)
 80029d8:	79fb      	ldrb	r3, [r7, #7]
 80029da:	f003 030f 	and.w	r3, r3, #15
 80029de:	3b04      	subs	r3, #4
 80029e0:	0112      	lsls	r2, r2, #4
 80029e2:	b2d2      	uxtb	r2, r2
 80029e4:	440b      	add	r3, r1
 80029e6:	761a      	strb	r2, [r3, #24]
}
 80029e8:	bf00      	nop
 80029ea:	370c      	adds	r7, #12
 80029ec:	46bd      	mov	sp, r7
 80029ee:	bc80      	pop	{r7}
 80029f0:	4770      	bx	lr
 80029f2:	bf00      	nop
 80029f4:	e000e100 	.word	0xe000e100
 80029f8:	e000ed00 	.word	0xe000ed00

080029fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029fc:	b480      	push	{r7}
 80029fe:	b089      	sub	sp, #36	; 0x24
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	60f8      	str	r0, [r7, #12]
 8002a04:	60b9      	str	r1, [r7, #8]
 8002a06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	f003 0307 	and.w	r3, r3, #7
 8002a0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a10:	69fb      	ldr	r3, [r7, #28]
 8002a12:	f1c3 0307 	rsb	r3, r3, #7
 8002a16:	2b04      	cmp	r3, #4
 8002a18:	bf28      	it	cs
 8002a1a:	2304      	movcs	r3, #4
 8002a1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a1e:	69fb      	ldr	r3, [r7, #28]
 8002a20:	3304      	adds	r3, #4
 8002a22:	2b06      	cmp	r3, #6
 8002a24:	d902      	bls.n	8002a2c <NVIC_EncodePriority+0x30>
 8002a26:	69fb      	ldr	r3, [r7, #28]
 8002a28:	3b03      	subs	r3, #3
 8002a2a:	e000      	b.n	8002a2e <NVIC_EncodePriority+0x32>
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a30:	f04f 32ff 	mov.w	r2, #4294967295
 8002a34:	69bb      	ldr	r3, [r7, #24]
 8002a36:	fa02 f303 	lsl.w	r3, r2, r3
 8002a3a:	43da      	mvns	r2, r3
 8002a3c:	68bb      	ldr	r3, [r7, #8]
 8002a3e:	401a      	ands	r2, r3
 8002a40:	697b      	ldr	r3, [r7, #20]
 8002a42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a44:	f04f 31ff 	mov.w	r1, #4294967295
 8002a48:	697b      	ldr	r3, [r7, #20]
 8002a4a:	fa01 f303 	lsl.w	r3, r1, r3
 8002a4e:	43d9      	mvns	r1, r3
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a54:	4313      	orrs	r3, r2
         );
}
 8002a56:	4618      	mov	r0, r3
 8002a58:	3724      	adds	r7, #36	; 0x24
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bc80      	pop	{r7}
 8002a5e:	4770      	bx	lr

08002a60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b082      	sub	sp, #8
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	3b01      	subs	r3, #1
 8002a6c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002a70:	d301      	bcc.n	8002a76 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a72:	2301      	movs	r3, #1
 8002a74:	e00f      	b.n	8002a96 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a76:	4a0a      	ldr	r2, [pc, #40]	; (8002aa0 <SysTick_Config+0x40>)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	3b01      	subs	r3, #1
 8002a7c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a7e:	210f      	movs	r1, #15
 8002a80:	f04f 30ff 	mov.w	r0, #4294967295
 8002a84:	f7ff ff90 	bl	80029a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a88:	4b05      	ldr	r3, [pc, #20]	; (8002aa0 <SysTick_Config+0x40>)
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a8e:	4b04      	ldr	r3, [pc, #16]	; (8002aa0 <SysTick_Config+0x40>)
 8002a90:	2207      	movs	r2, #7
 8002a92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a94:	2300      	movs	r3, #0
}
 8002a96:	4618      	mov	r0, r3
 8002a98:	3708      	adds	r7, #8
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}
 8002a9e:	bf00      	nop
 8002aa0:	e000e010 	.word	0xe000e010

08002aa4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b082      	sub	sp, #8
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002aac:	6878      	ldr	r0, [r7, #4]
 8002aae:	f7ff ff2d 	bl	800290c <__NVIC_SetPriorityGrouping>
}
 8002ab2:	bf00      	nop
 8002ab4:	3708      	adds	r7, #8
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}

08002aba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002aba:	b580      	push	{r7, lr}
 8002abc:	b086      	sub	sp, #24
 8002abe:	af00      	add	r7, sp, #0
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	60b9      	str	r1, [r7, #8]
 8002ac4:	607a      	str	r2, [r7, #4]
 8002ac6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ac8:	2300      	movs	r3, #0
 8002aca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002acc:	f7ff ff42 	bl	8002954 <__NVIC_GetPriorityGrouping>
 8002ad0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ad2:	687a      	ldr	r2, [r7, #4]
 8002ad4:	68b9      	ldr	r1, [r7, #8]
 8002ad6:	6978      	ldr	r0, [r7, #20]
 8002ad8:	f7ff ff90 	bl	80029fc <NVIC_EncodePriority>
 8002adc:	4602      	mov	r2, r0
 8002ade:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ae2:	4611      	mov	r1, r2
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	f7ff ff5f 	bl	80029a8 <__NVIC_SetPriority>
}
 8002aea:	bf00      	nop
 8002aec:	3718      	adds	r7, #24
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}

08002af2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002af2:	b580      	push	{r7, lr}
 8002af4:	b082      	sub	sp, #8
 8002af6:	af00      	add	r7, sp, #0
 8002af8:	4603      	mov	r3, r0
 8002afa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002afc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b00:	4618      	mov	r0, r3
 8002b02:	f7ff ff35 	bl	8002970 <__NVIC_EnableIRQ>
}
 8002b06:	bf00      	nop
 8002b08:	3708      	adds	r7, #8
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}

08002b0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b0e:	b580      	push	{r7, lr}
 8002b10:	b082      	sub	sp, #8
 8002b12:	af00      	add	r7, sp, #0
 8002b14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b16:	6878      	ldr	r0, [r7, #4]
 8002b18:	f7ff ffa2 	bl	8002a60 <SysTick_Config>
 8002b1c:	4603      	mov	r3, r0
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	3708      	adds	r7, #8
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bd80      	pop	{r7, pc}
	...

08002b28 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b085      	sub	sp, #20
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002b30:	2300      	movs	r3, #0
 8002b32:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d101      	bne.n	8002b3e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	e043      	b.n	8002bc6 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	461a      	mov	r2, r3
 8002b44:	4b22      	ldr	r3, [pc, #136]	; (8002bd0 <HAL_DMA_Init+0xa8>)
 8002b46:	4413      	add	r3, r2
 8002b48:	4a22      	ldr	r2, [pc, #136]	; (8002bd4 <HAL_DMA_Init+0xac>)
 8002b4a:	fba2 2303 	umull	r2, r3, r2, r3
 8002b4e:	091b      	lsrs	r3, r3, #4
 8002b50:	009a      	lsls	r2, r3, #2
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	4a1f      	ldr	r2, [pc, #124]	; (8002bd8 <HAL_DMA_Init+0xb0>)
 8002b5a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2202      	movs	r2, #2
 8002b60:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002b72:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002b76:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002b80:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	68db      	ldr	r3, [r3, #12]
 8002b86:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b8c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	695b      	ldr	r3, [r3, #20]
 8002b92:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b98:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	69db      	ldr	r3, [r3, #28]
 8002b9e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002ba0:	68fa      	ldr	r2, [r7, #12]
 8002ba2:	4313      	orrs	r3, r2
 8002ba4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	68fa      	ldr	r2, [r7, #12]
 8002bac:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2201      	movs	r2, #1
 8002bb8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002bc4:	2300      	movs	r3, #0
}
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	3714      	adds	r7, #20
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bc80      	pop	{r7}
 8002bce:	4770      	bx	lr
 8002bd0:	bffdfff8 	.word	0xbffdfff8
 8002bd4:	cccccccd 	.word	0xcccccccd
 8002bd8:	40020000 	.word	0x40020000

08002bdc <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b086      	sub	sp, #24
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	60f8      	str	r0, [r7, #12]
 8002be4:	60b9      	str	r1, [r7, #8]
 8002be6:	607a      	str	r2, [r7, #4]
 8002be8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002bea:	2300      	movs	r3, #0
 8002bec:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002bf4:	2b01      	cmp	r3, #1
 8002bf6:	d101      	bne.n	8002bfc <HAL_DMA_Start_IT+0x20>
 8002bf8:	2302      	movs	r3, #2
 8002bfa:	e04a      	b.n	8002c92 <HAL_DMA_Start_IT+0xb6>
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	2201      	movs	r2, #1
 8002c00:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002c0a:	2b01      	cmp	r3, #1
 8002c0c:	d13a      	bne.n	8002c84 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	2202      	movs	r2, #2
 8002c12:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	2200      	movs	r2, #0
 8002c1a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	681a      	ldr	r2, [r3, #0]
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f022 0201 	bic.w	r2, r2, #1
 8002c2a:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	687a      	ldr	r2, [r7, #4]
 8002c30:	68b9      	ldr	r1, [r7, #8]
 8002c32:	68f8      	ldr	r0, [r7, #12]
 8002c34:	f000 f9e8 	bl	8003008 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d008      	beq.n	8002c52 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	681a      	ldr	r2, [r3, #0]
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f042 020e 	orr.w	r2, r2, #14
 8002c4e:	601a      	str	r2, [r3, #0]
 8002c50:	e00f      	b.n	8002c72 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	681a      	ldr	r2, [r3, #0]
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f022 0204 	bic.w	r2, r2, #4
 8002c60:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	681a      	ldr	r2, [r3, #0]
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f042 020a 	orr.w	r2, r2, #10
 8002c70:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	681a      	ldr	r2, [r3, #0]
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f042 0201 	orr.w	r2, r2, #1
 8002c80:	601a      	str	r2, [r3, #0]
 8002c82:	e005      	b.n	8002c90 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	2200      	movs	r2, #0
 8002c88:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002c8c:	2302      	movs	r3, #2
 8002c8e:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002c90:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	3718      	adds	r7, #24
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}

08002c9a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002c9a:	b480      	push	{r7}
 8002c9c:	b085      	sub	sp, #20
 8002c9e:	af00      	add	r7, sp, #0
 8002ca0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002cac:	2b02      	cmp	r3, #2
 8002cae:	d008      	beq.n	8002cc2 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2204      	movs	r2, #4
 8002cb4:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	2200      	movs	r2, #0
 8002cba:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	e020      	b.n	8002d04 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	681a      	ldr	r2, [r3, #0]
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f022 020e 	bic.w	r2, r2, #14
 8002cd0:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	681a      	ldr	r2, [r3, #0]
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f022 0201 	bic.w	r2, r2, #1
 8002ce0:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cea:	2101      	movs	r1, #1
 8002cec:	fa01 f202 	lsl.w	r2, r1, r2
 8002cf0:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2201      	movs	r2, #1
 8002cf6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002d02:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d04:	4618      	mov	r0, r3
 8002d06:	3714      	adds	r7, #20
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	bc80      	pop	{r7}
 8002d0c:	4770      	bx	lr
	...

08002d10 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b084      	sub	sp, #16
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d18:	2300      	movs	r3, #0
 8002d1a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002d22:	2b02      	cmp	r3, #2
 8002d24:	d005      	beq.n	8002d32 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	2204      	movs	r2, #4
 8002d2a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	73fb      	strb	r3, [r7, #15]
 8002d30:	e051      	b.n	8002dd6 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	681a      	ldr	r2, [r3, #0]
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f022 020e 	bic.w	r2, r2, #14
 8002d40:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	681a      	ldr	r2, [r3, #0]
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f022 0201 	bic.w	r2, r2, #1
 8002d50:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	4a22      	ldr	r2, [pc, #136]	; (8002de0 <HAL_DMA_Abort_IT+0xd0>)
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d029      	beq.n	8002db0 <HAL_DMA_Abort_IT+0xa0>
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	4a20      	ldr	r2, [pc, #128]	; (8002de4 <HAL_DMA_Abort_IT+0xd4>)
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d022      	beq.n	8002dac <HAL_DMA_Abort_IT+0x9c>
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4a1f      	ldr	r2, [pc, #124]	; (8002de8 <HAL_DMA_Abort_IT+0xd8>)
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d01a      	beq.n	8002da6 <HAL_DMA_Abort_IT+0x96>
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4a1d      	ldr	r2, [pc, #116]	; (8002dec <HAL_DMA_Abort_IT+0xdc>)
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d012      	beq.n	8002da0 <HAL_DMA_Abort_IT+0x90>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4a1c      	ldr	r2, [pc, #112]	; (8002df0 <HAL_DMA_Abort_IT+0xe0>)
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d00a      	beq.n	8002d9a <HAL_DMA_Abort_IT+0x8a>
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4a1a      	ldr	r2, [pc, #104]	; (8002df4 <HAL_DMA_Abort_IT+0xe4>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d102      	bne.n	8002d94 <HAL_DMA_Abort_IT+0x84>
 8002d8e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002d92:	e00e      	b.n	8002db2 <HAL_DMA_Abort_IT+0xa2>
 8002d94:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002d98:	e00b      	b.n	8002db2 <HAL_DMA_Abort_IT+0xa2>
 8002d9a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002d9e:	e008      	b.n	8002db2 <HAL_DMA_Abort_IT+0xa2>
 8002da0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002da4:	e005      	b.n	8002db2 <HAL_DMA_Abort_IT+0xa2>
 8002da6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002daa:	e002      	b.n	8002db2 <HAL_DMA_Abort_IT+0xa2>
 8002dac:	2310      	movs	r3, #16
 8002dae:	e000      	b.n	8002db2 <HAL_DMA_Abort_IT+0xa2>
 8002db0:	2301      	movs	r3, #1
 8002db2:	4a11      	ldr	r2, [pc, #68]	; (8002df8 <HAL_DMA_Abort_IT+0xe8>)
 8002db4:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2201      	movs	r2, #1
 8002dba:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d003      	beq.n	8002dd6 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dd2:	6878      	ldr	r0, [r7, #4]
 8002dd4:	4798      	blx	r3
    } 
  }
  return status;
 8002dd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dd8:	4618      	mov	r0, r3
 8002dda:	3710      	adds	r7, #16
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bd80      	pop	{r7, pc}
 8002de0:	40020008 	.word	0x40020008
 8002de4:	4002001c 	.word	0x4002001c
 8002de8:	40020030 	.word	0x40020030
 8002dec:	40020044 	.word	0x40020044
 8002df0:	40020058 	.word	0x40020058
 8002df4:	4002006c 	.word	0x4002006c
 8002df8:	40020000 	.word	0x40020000

08002dfc <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b084      	sub	sp, #16
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e18:	2204      	movs	r2, #4
 8002e1a:	409a      	lsls	r2, r3
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	4013      	ands	r3, r2
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d04f      	beq.n	8002ec4 <HAL_DMA_IRQHandler+0xc8>
 8002e24:	68bb      	ldr	r3, [r7, #8]
 8002e26:	f003 0304 	and.w	r3, r3, #4
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d04a      	beq.n	8002ec4 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f003 0320 	and.w	r3, r3, #32
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d107      	bne.n	8002e4c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	681a      	ldr	r2, [r3, #0]
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f022 0204 	bic.w	r2, r2, #4
 8002e4a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a66      	ldr	r2, [pc, #408]	; (8002fec <HAL_DMA_IRQHandler+0x1f0>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d029      	beq.n	8002eaa <HAL_DMA_IRQHandler+0xae>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4a65      	ldr	r2, [pc, #404]	; (8002ff0 <HAL_DMA_IRQHandler+0x1f4>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d022      	beq.n	8002ea6 <HAL_DMA_IRQHandler+0xaa>
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4a63      	ldr	r2, [pc, #396]	; (8002ff4 <HAL_DMA_IRQHandler+0x1f8>)
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d01a      	beq.n	8002ea0 <HAL_DMA_IRQHandler+0xa4>
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4a62      	ldr	r2, [pc, #392]	; (8002ff8 <HAL_DMA_IRQHandler+0x1fc>)
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d012      	beq.n	8002e9a <HAL_DMA_IRQHandler+0x9e>
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a60      	ldr	r2, [pc, #384]	; (8002ffc <HAL_DMA_IRQHandler+0x200>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d00a      	beq.n	8002e94 <HAL_DMA_IRQHandler+0x98>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4a5f      	ldr	r2, [pc, #380]	; (8003000 <HAL_DMA_IRQHandler+0x204>)
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d102      	bne.n	8002e8e <HAL_DMA_IRQHandler+0x92>
 8002e88:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002e8c:	e00e      	b.n	8002eac <HAL_DMA_IRQHandler+0xb0>
 8002e8e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002e92:	e00b      	b.n	8002eac <HAL_DMA_IRQHandler+0xb0>
 8002e94:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002e98:	e008      	b.n	8002eac <HAL_DMA_IRQHandler+0xb0>
 8002e9a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002e9e:	e005      	b.n	8002eac <HAL_DMA_IRQHandler+0xb0>
 8002ea0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002ea4:	e002      	b.n	8002eac <HAL_DMA_IRQHandler+0xb0>
 8002ea6:	2340      	movs	r3, #64	; 0x40
 8002ea8:	e000      	b.n	8002eac <HAL_DMA_IRQHandler+0xb0>
 8002eaa:	2304      	movs	r3, #4
 8002eac:	4a55      	ldr	r2, [pc, #340]	; (8003004 <HAL_DMA_IRQHandler+0x208>)
 8002eae:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	f000 8094 	beq.w	8002fe2 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ebe:	6878      	ldr	r0, [r7, #4]
 8002ec0:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002ec2:	e08e      	b.n	8002fe2 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ec8:	2202      	movs	r2, #2
 8002eca:	409a      	lsls	r2, r3
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	4013      	ands	r3, r2
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d056      	beq.n	8002f82 <HAL_DMA_IRQHandler+0x186>
 8002ed4:	68bb      	ldr	r3, [r7, #8]
 8002ed6:	f003 0302 	and.w	r3, r3, #2
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d051      	beq.n	8002f82 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f003 0320 	and.w	r3, r3, #32
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d10b      	bne.n	8002f04 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	681a      	ldr	r2, [r3, #0]
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f022 020a 	bic.w	r2, r2, #10
 8002efa:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2201      	movs	r2, #1
 8002f00:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a38      	ldr	r2, [pc, #224]	; (8002fec <HAL_DMA_IRQHandler+0x1f0>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d029      	beq.n	8002f62 <HAL_DMA_IRQHandler+0x166>
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	4a37      	ldr	r2, [pc, #220]	; (8002ff0 <HAL_DMA_IRQHandler+0x1f4>)
 8002f14:	4293      	cmp	r3, r2
 8002f16:	d022      	beq.n	8002f5e <HAL_DMA_IRQHandler+0x162>
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	4a35      	ldr	r2, [pc, #212]	; (8002ff4 <HAL_DMA_IRQHandler+0x1f8>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d01a      	beq.n	8002f58 <HAL_DMA_IRQHandler+0x15c>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a34      	ldr	r2, [pc, #208]	; (8002ff8 <HAL_DMA_IRQHandler+0x1fc>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d012      	beq.n	8002f52 <HAL_DMA_IRQHandler+0x156>
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a32      	ldr	r2, [pc, #200]	; (8002ffc <HAL_DMA_IRQHandler+0x200>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d00a      	beq.n	8002f4c <HAL_DMA_IRQHandler+0x150>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4a31      	ldr	r2, [pc, #196]	; (8003000 <HAL_DMA_IRQHandler+0x204>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d102      	bne.n	8002f46 <HAL_DMA_IRQHandler+0x14a>
 8002f40:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002f44:	e00e      	b.n	8002f64 <HAL_DMA_IRQHandler+0x168>
 8002f46:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002f4a:	e00b      	b.n	8002f64 <HAL_DMA_IRQHandler+0x168>
 8002f4c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002f50:	e008      	b.n	8002f64 <HAL_DMA_IRQHandler+0x168>
 8002f52:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002f56:	e005      	b.n	8002f64 <HAL_DMA_IRQHandler+0x168>
 8002f58:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002f5c:	e002      	b.n	8002f64 <HAL_DMA_IRQHandler+0x168>
 8002f5e:	2320      	movs	r3, #32
 8002f60:	e000      	b.n	8002f64 <HAL_DMA_IRQHandler+0x168>
 8002f62:	2302      	movs	r3, #2
 8002f64:	4a27      	ldr	r2, [pc, #156]	; (8003004 <HAL_DMA_IRQHandler+0x208>)
 8002f66:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d034      	beq.n	8002fe2 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f7c:	6878      	ldr	r0, [r7, #4]
 8002f7e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002f80:	e02f      	b.n	8002fe2 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f86:	2208      	movs	r2, #8
 8002f88:	409a      	lsls	r2, r3
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	4013      	ands	r3, r2
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d028      	beq.n	8002fe4 <HAL_DMA_IRQHandler+0x1e8>
 8002f92:	68bb      	ldr	r3, [r7, #8]
 8002f94:	f003 0308 	and.w	r3, r3, #8
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d023      	beq.n	8002fe4 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	681a      	ldr	r2, [r3, #0]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f022 020e 	bic.w	r2, r2, #14
 8002faa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fb4:	2101      	movs	r1, #1
 8002fb6:	fa01 f202 	lsl.w	r2, r1, r2
 8002fba:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2201      	movs	r2, #1
 8002fc0:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2201      	movs	r2, #1
 8002fc6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2200      	movs	r2, #0
 8002fce:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d004      	beq.n	8002fe4 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fde:	6878      	ldr	r0, [r7, #4]
 8002fe0:	4798      	blx	r3
    }
  }
  return;
 8002fe2:	bf00      	nop
 8002fe4:	bf00      	nop
}
 8002fe6:	3710      	adds	r7, #16
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	bd80      	pop	{r7, pc}
 8002fec:	40020008 	.word	0x40020008
 8002ff0:	4002001c 	.word	0x4002001c
 8002ff4:	40020030 	.word	0x40020030
 8002ff8:	40020044 	.word	0x40020044
 8002ffc:	40020058 	.word	0x40020058
 8003000:	4002006c 	.word	0x4002006c
 8003004:	40020000 	.word	0x40020000

08003008 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003008:	b480      	push	{r7}
 800300a:	b085      	sub	sp, #20
 800300c:	af00      	add	r7, sp, #0
 800300e:	60f8      	str	r0, [r7, #12]
 8003010:	60b9      	str	r1, [r7, #8]
 8003012:	607a      	str	r2, [r7, #4]
 8003014:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800301e:	2101      	movs	r1, #1
 8003020:	fa01 f202 	lsl.w	r2, r1, r2
 8003024:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	683a      	ldr	r2, [r7, #0]
 800302c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	2b10      	cmp	r3, #16
 8003034:	d108      	bne.n	8003048 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	687a      	ldr	r2, [r7, #4]
 800303c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	68ba      	ldr	r2, [r7, #8]
 8003044:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003046:	e007      	b.n	8003058 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	68ba      	ldr	r2, [r7, #8]
 800304e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	687a      	ldr	r2, [r7, #4]
 8003056:	60da      	str	r2, [r3, #12]
}
 8003058:	bf00      	nop
 800305a:	3714      	adds	r7, #20
 800305c:	46bd      	mov	sp, r7
 800305e:	bc80      	pop	{r7}
 8003060:	4770      	bx	lr
	...

08003064 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003064:	b480      	push	{r7}
 8003066:	b08b      	sub	sp, #44	; 0x2c
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
 800306c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800306e:	2300      	movs	r3, #0
 8003070:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003072:	2300      	movs	r3, #0
 8003074:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003076:	e169      	b.n	800334c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003078:	2201      	movs	r2, #1
 800307a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800307c:	fa02 f303 	lsl.w	r3, r2, r3
 8003080:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	69fa      	ldr	r2, [r7, #28]
 8003088:	4013      	ands	r3, r2
 800308a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800308c:	69ba      	ldr	r2, [r7, #24]
 800308e:	69fb      	ldr	r3, [r7, #28]
 8003090:	429a      	cmp	r2, r3
 8003092:	f040 8158 	bne.w	8003346 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	4a9a      	ldr	r2, [pc, #616]	; (8003304 <HAL_GPIO_Init+0x2a0>)
 800309c:	4293      	cmp	r3, r2
 800309e:	d05e      	beq.n	800315e <HAL_GPIO_Init+0xfa>
 80030a0:	4a98      	ldr	r2, [pc, #608]	; (8003304 <HAL_GPIO_Init+0x2a0>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d875      	bhi.n	8003192 <HAL_GPIO_Init+0x12e>
 80030a6:	4a98      	ldr	r2, [pc, #608]	; (8003308 <HAL_GPIO_Init+0x2a4>)
 80030a8:	4293      	cmp	r3, r2
 80030aa:	d058      	beq.n	800315e <HAL_GPIO_Init+0xfa>
 80030ac:	4a96      	ldr	r2, [pc, #600]	; (8003308 <HAL_GPIO_Init+0x2a4>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d86f      	bhi.n	8003192 <HAL_GPIO_Init+0x12e>
 80030b2:	4a96      	ldr	r2, [pc, #600]	; (800330c <HAL_GPIO_Init+0x2a8>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d052      	beq.n	800315e <HAL_GPIO_Init+0xfa>
 80030b8:	4a94      	ldr	r2, [pc, #592]	; (800330c <HAL_GPIO_Init+0x2a8>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d869      	bhi.n	8003192 <HAL_GPIO_Init+0x12e>
 80030be:	4a94      	ldr	r2, [pc, #592]	; (8003310 <HAL_GPIO_Init+0x2ac>)
 80030c0:	4293      	cmp	r3, r2
 80030c2:	d04c      	beq.n	800315e <HAL_GPIO_Init+0xfa>
 80030c4:	4a92      	ldr	r2, [pc, #584]	; (8003310 <HAL_GPIO_Init+0x2ac>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d863      	bhi.n	8003192 <HAL_GPIO_Init+0x12e>
 80030ca:	4a92      	ldr	r2, [pc, #584]	; (8003314 <HAL_GPIO_Init+0x2b0>)
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d046      	beq.n	800315e <HAL_GPIO_Init+0xfa>
 80030d0:	4a90      	ldr	r2, [pc, #576]	; (8003314 <HAL_GPIO_Init+0x2b0>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d85d      	bhi.n	8003192 <HAL_GPIO_Init+0x12e>
 80030d6:	2b12      	cmp	r3, #18
 80030d8:	d82a      	bhi.n	8003130 <HAL_GPIO_Init+0xcc>
 80030da:	2b12      	cmp	r3, #18
 80030dc:	d859      	bhi.n	8003192 <HAL_GPIO_Init+0x12e>
 80030de:	a201      	add	r2, pc, #4	; (adr r2, 80030e4 <HAL_GPIO_Init+0x80>)
 80030e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030e4:	0800315f 	.word	0x0800315f
 80030e8:	08003139 	.word	0x08003139
 80030ec:	0800314b 	.word	0x0800314b
 80030f0:	0800318d 	.word	0x0800318d
 80030f4:	08003193 	.word	0x08003193
 80030f8:	08003193 	.word	0x08003193
 80030fc:	08003193 	.word	0x08003193
 8003100:	08003193 	.word	0x08003193
 8003104:	08003193 	.word	0x08003193
 8003108:	08003193 	.word	0x08003193
 800310c:	08003193 	.word	0x08003193
 8003110:	08003193 	.word	0x08003193
 8003114:	08003193 	.word	0x08003193
 8003118:	08003193 	.word	0x08003193
 800311c:	08003193 	.word	0x08003193
 8003120:	08003193 	.word	0x08003193
 8003124:	08003193 	.word	0x08003193
 8003128:	08003141 	.word	0x08003141
 800312c:	08003155 	.word	0x08003155
 8003130:	4a79      	ldr	r2, [pc, #484]	; (8003318 <HAL_GPIO_Init+0x2b4>)
 8003132:	4293      	cmp	r3, r2
 8003134:	d013      	beq.n	800315e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003136:	e02c      	b.n	8003192 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	68db      	ldr	r3, [r3, #12]
 800313c:	623b      	str	r3, [r7, #32]
          break;
 800313e:	e029      	b.n	8003194 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	68db      	ldr	r3, [r3, #12]
 8003144:	3304      	adds	r3, #4
 8003146:	623b      	str	r3, [r7, #32]
          break;
 8003148:	e024      	b.n	8003194 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	68db      	ldr	r3, [r3, #12]
 800314e:	3308      	adds	r3, #8
 8003150:	623b      	str	r3, [r7, #32]
          break;
 8003152:	e01f      	b.n	8003194 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	68db      	ldr	r3, [r3, #12]
 8003158:	330c      	adds	r3, #12
 800315a:	623b      	str	r3, [r7, #32]
          break;
 800315c:	e01a      	b.n	8003194 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	689b      	ldr	r3, [r3, #8]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d102      	bne.n	800316c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003166:	2304      	movs	r3, #4
 8003168:	623b      	str	r3, [r7, #32]
          break;
 800316a:	e013      	b.n	8003194 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	689b      	ldr	r3, [r3, #8]
 8003170:	2b01      	cmp	r3, #1
 8003172:	d105      	bne.n	8003180 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003174:	2308      	movs	r3, #8
 8003176:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	69fa      	ldr	r2, [r7, #28]
 800317c:	611a      	str	r2, [r3, #16]
          break;
 800317e:	e009      	b.n	8003194 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003180:	2308      	movs	r3, #8
 8003182:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	69fa      	ldr	r2, [r7, #28]
 8003188:	615a      	str	r2, [r3, #20]
          break;
 800318a:	e003      	b.n	8003194 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800318c:	2300      	movs	r3, #0
 800318e:	623b      	str	r3, [r7, #32]
          break;
 8003190:	e000      	b.n	8003194 <HAL_GPIO_Init+0x130>
          break;
 8003192:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003194:	69bb      	ldr	r3, [r7, #24]
 8003196:	2bff      	cmp	r3, #255	; 0xff
 8003198:	d801      	bhi.n	800319e <HAL_GPIO_Init+0x13a>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	e001      	b.n	80031a2 <HAL_GPIO_Init+0x13e>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	3304      	adds	r3, #4
 80031a2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80031a4:	69bb      	ldr	r3, [r7, #24]
 80031a6:	2bff      	cmp	r3, #255	; 0xff
 80031a8:	d802      	bhi.n	80031b0 <HAL_GPIO_Init+0x14c>
 80031aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ac:	009b      	lsls	r3, r3, #2
 80031ae:	e002      	b.n	80031b6 <HAL_GPIO_Init+0x152>
 80031b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031b2:	3b08      	subs	r3, #8
 80031b4:	009b      	lsls	r3, r3, #2
 80031b6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80031b8:	697b      	ldr	r3, [r7, #20]
 80031ba:	681a      	ldr	r2, [r3, #0]
 80031bc:	210f      	movs	r1, #15
 80031be:	693b      	ldr	r3, [r7, #16]
 80031c0:	fa01 f303 	lsl.w	r3, r1, r3
 80031c4:	43db      	mvns	r3, r3
 80031c6:	401a      	ands	r2, r3
 80031c8:	6a39      	ldr	r1, [r7, #32]
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	fa01 f303 	lsl.w	r3, r1, r3
 80031d0:	431a      	orrs	r2, r3
 80031d2:	697b      	ldr	r3, [r7, #20]
 80031d4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	685b      	ldr	r3, [r3, #4]
 80031da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031de:	2b00      	cmp	r3, #0
 80031e0:	f000 80b1 	beq.w	8003346 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80031e4:	4b4d      	ldr	r3, [pc, #308]	; (800331c <HAL_GPIO_Init+0x2b8>)
 80031e6:	699b      	ldr	r3, [r3, #24]
 80031e8:	4a4c      	ldr	r2, [pc, #304]	; (800331c <HAL_GPIO_Init+0x2b8>)
 80031ea:	f043 0301 	orr.w	r3, r3, #1
 80031ee:	6193      	str	r3, [r2, #24]
 80031f0:	4b4a      	ldr	r3, [pc, #296]	; (800331c <HAL_GPIO_Init+0x2b8>)
 80031f2:	699b      	ldr	r3, [r3, #24]
 80031f4:	f003 0301 	and.w	r3, r3, #1
 80031f8:	60bb      	str	r3, [r7, #8]
 80031fa:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80031fc:	4a48      	ldr	r2, [pc, #288]	; (8003320 <HAL_GPIO_Init+0x2bc>)
 80031fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003200:	089b      	lsrs	r3, r3, #2
 8003202:	3302      	adds	r3, #2
 8003204:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003208:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800320a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800320c:	f003 0303 	and.w	r3, r3, #3
 8003210:	009b      	lsls	r3, r3, #2
 8003212:	220f      	movs	r2, #15
 8003214:	fa02 f303 	lsl.w	r3, r2, r3
 8003218:	43db      	mvns	r3, r3
 800321a:	68fa      	ldr	r2, [r7, #12]
 800321c:	4013      	ands	r3, r2
 800321e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	4a40      	ldr	r2, [pc, #256]	; (8003324 <HAL_GPIO_Init+0x2c0>)
 8003224:	4293      	cmp	r3, r2
 8003226:	d013      	beq.n	8003250 <HAL_GPIO_Init+0x1ec>
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	4a3f      	ldr	r2, [pc, #252]	; (8003328 <HAL_GPIO_Init+0x2c4>)
 800322c:	4293      	cmp	r3, r2
 800322e:	d00d      	beq.n	800324c <HAL_GPIO_Init+0x1e8>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	4a3e      	ldr	r2, [pc, #248]	; (800332c <HAL_GPIO_Init+0x2c8>)
 8003234:	4293      	cmp	r3, r2
 8003236:	d007      	beq.n	8003248 <HAL_GPIO_Init+0x1e4>
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	4a3d      	ldr	r2, [pc, #244]	; (8003330 <HAL_GPIO_Init+0x2cc>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d101      	bne.n	8003244 <HAL_GPIO_Init+0x1e0>
 8003240:	2303      	movs	r3, #3
 8003242:	e006      	b.n	8003252 <HAL_GPIO_Init+0x1ee>
 8003244:	2304      	movs	r3, #4
 8003246:	e004      	b.n	8003252 <HAL_GPIO_Init+0x1ee>
 8003248:	2302      	movs	r3, #2
 800324a:	e002      	b.n	8003252 <HAL_GPIO_Init+0x1ee>
 800324c:	2301      	movs	r3, #1
 800324e:	e000      	b.n	8003252 <HAL_GPIO_Init+0x1ee>
 8003250:	2300      	movs	r3, #0
 8003252:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003254:	f002 0203 	and.w	r2, r2, #3
 8003258:	0092      	lsls	r2, r2, #2
 800325a:	4093      	lsls	r3, r2
 800325c:	68fa      	ldr	r2, [r7, #12]
 800325e:	4313      	orrs	r3, r2
 8003260:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003262:	492f      	ldr	r1, [pc, #188]	; (8003320 <HAL_GPIO_Init+0x2bc>)
 8003264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003266:	089b      	lsrs	r3, r3, #2
 8003268:	3302      	adds	r3, #2
 800326a:	68fa      	ldr	r2, [r7, #12]
 800326c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003278:	2b00      	cmp	r3, #0
 800327a:	d006      	beq.n	800328a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800327c:	4b2d      	ldr	r3, [pc, #180]	; (8003334 <HAL_GPIO_Init+0x2d0>)
 800327e:	681a      	ldr	r2, [r3, #0]
 8003280:	492c      	ldr	r1, [pc, #176]	; (8003334 <HAL_GPIO_Init+0x2d0>)
 8003282:	69bb      	ldr	r3, [r7, #24]
 8003284:	4313      	orrs	r3, r2
 8003286:	600b      	str	r3, [r1, #0]
 8003288:	e006      	b.n	8003298 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800328a:	4b2a      	ldr	r3, [pc, #168]	; (8003334 <HAL_GPIO_Init+0x2d0>)
 800328c:	681a      	ldr	r2, [r3, #0]
 800328e:	69bb      	ldr	r3, [r7, #24]
 8003290:	43db      	mvns	r3, r3
 8003292:	4928      	ldr	r1, [pc, #160]	; (8003334 <HAL_GPIO_Init+0x2d0>)
 8003294:	4013      	ands	r3, r2
 8003296:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	685b      	ldr	r3, [r3, #4]
 800329c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d006      	beq.n	80032b2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80032a4:	4b23      	ldr	r3, [pc, #140]	; (8003334 <HAL_GPIO_Init+0x2d0>)
 80032a6:	685a      	ldr	r2, [r3, #4]
 80032a8:	4922      	ldr	r1, [pc, #136]	; (8003334 <HAL_GPIO_Init+0x2d0>)
 80032aa:	69bb      	ldr	r3, [r7, #24]
 80032ac:	4313      	orrs	r3, r2
 80032ae:	604b      	str	r3, [r1, #4]
 80032b0:	e006      	b.n	80032c0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80032b2:	4b20      	ldr	r3, [pc, #128]	; (8003334 <HAL_GPIO_Init+0x2d0>)
 80032b4:	685a      	ldr	r2, [r3, #4]
 80032b6:	69bb      	ldr	r3, [r7, #24]
 80032b8:	43db      	mvns	r3, r3
 80032ba:	491e      	ldr	r1, [pc, #120]	; (8003334 <HAL_GPIO_Init+0x2d0>)
 80032bc:	4013      	ands	r3, r2
 80032be:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d006      	beq.n	80032da <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80032cc:	4b19      	ldr	r3, [pc, #100]	; (8003334 <HAL_GPIO_Init+0x2d0>)
 80032ce:	689a      	ldr	r2, [r3, #8]
 80032d0:	4918      	ldr	r1, [pc, #96]	; (8003334 <HAL_GPIO_Init+0x2d0>)
 80032d2:	69bb      	ldr	r3, [r7, #24]
 80032d4:	4313      	orrs	r3, r2
 80032d6:	608b      	str	r3, [r1, #8]
 80032d8:	e006      	b.n	80032e8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80032da:	4b16      	ldr	r3, [pc, #88]	; (8003334 <HAL_GPIO_Init+0x2d0>)
 80032dc:	689a      	ldr	r2, [r3, #8]
 80032de:	69bb      	ldr	r3, [r7, #24]
 80032e0:	43db      	mvns	r3, r3
 80032e2:	4914      	ldr	r1, [pc, #80]	; (8003334 <HAL_GPIO_Init+0x2d0>)
 80032e4:	4013      	ands	r3, r2
 80032e6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d021      	beq.n	8003338 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80032f4:	4b0f      	ldr	r3, [pc, #60]	; (8003334 <HAL_GPIO_Init+0x2d0>)
 80032f6:	68da      	ldr	r2, [r3, #12]
 80032f8:	490e      	ldr	r1, [pc, #56]	; (8003334 <HAL_GPIO_Init+0x2d0>)
 80032fa:	69bb      	ldr	r3, [r7, #24]
 80032fc:	4313      	orrs	r3, r2
 80032fe:	60cb      	str	r3, [r1, #12]
 8003300:	e021      	b.n	8003346 <HAL_GPIO_Init+0x2e2>
 8003302:	bf00      	nop
 8003304:	10320000 	.word	0x10320000
 8003308:	10310000 	.word	0x10310000
 800330c:	10220000 	.word	0x10220000
 8003310:	10210000 	.word	0x10210000
 8003314:	10120000 	.word	0x10120000
 8003318:	10110000 	.word	0x10110000
 800331c:	40021000 	.word	0x40021000
 8003320:	40010000 	.word	0x40010000
 8003324:	40010800 	.word	0x40010800
 8003328:	40010c00 	.word	0x40010c00
 800332c:	40011000 	.word	0x40011000
 8003330:	40011400 	.word	0x40011400
 8003334:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003338:	4b0b      	ldr	r3, [pc, #44]	; (8003368 <HAL_GPIO_Init+0x304>)
 800333a:	68da      	ldr	r2, [r3, #12]
 800333c:	69bb      	ldr	r3, [r7, #24]
 800333e:	43db      	mvns	r3, r3
 8003340:	4909      	ldr	r1, [pc, #36]	; (8003368 <HAL_GPIO_Init+0x304>)
 8003342:	4013      	ands	r3, r2
 8003344:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003348:	3301      	adds	r3, #1
 800334a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	681a      	ldr	r2, [r3, #0]
 8003350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003352:	fa22 f303 	lsr.w	r3, r2, r3
 8003356:	2b00      	cmp	r3, #0
 8003358:	f47f ae8e 	bne.w	8003078 <HAL_GPIO_Init+0x14>
  }
}
 800335c:	bf00      	nop
 800335e:	bf00      	nop
 8003360:	372c      	adds	r7, #44	; 0x2c
 8003362:	46bd      	mov	sp, r7
 8003364:	bc80      	pop	{r7}
 8003366:	4770      	bx	lr
 8003368:	40010400 	.word	0x40010400

0800336c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800336c:	b480      	push	{r7}
 800336e:	b083      	sub	sp, #12
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
 8003374:	460b      	mov	r3, r1
 8003376:	807b      	strh	r3, [r7, #2]
 8003378:	4613      	mov	r3, r2
 800337a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800337c:	787b      	ldrb	r3, [r7, #1]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d003      	beq.n	800338a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003382:	887a      	ldrh	r2, [r7, #2]
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003388:	e003      	b.n	8003392 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800338a:	887b      	ldrh	r3, [r7, #2]
 800338c:	041a      	lsls	r2, r3, #16
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	611a      	str	r2, [r3, #16]
}
 8003392:	bf00      	nop
 8003394:	370c      	adds	r7, #12
 8003396:	46bd      	mov	sp, r7
 8003398:	bc80      	pop	{r7}
 800339a:	4770      	bx	lr

0800339c <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800339c:	b480      	push	{r7}
 800339e:	b085      	sub	sp, #20
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
 80033a4:	460b      	mov	r3, r1
 80033a6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	68db      	ldr	r3, [r3, #12]
 80033ac:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80033ae:	887a      	ldrh	r2, [r7, #2]
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	4013      	ands	r3, r2
 80033b4:	041a      	lsls	r2, r3, #16
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	43d9      	mvns	r1, r3
 80033ba:	887b      	ldrh	r3, [r7, #2]
 80033bc:	400b      	ands	r3, r1
 80033be:	431a      	orrs	r2, r3
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	611a      	str	r2, [r3, #16]
}
 80033c4:	bf00      	nop
 80033c6:	3714      	adds	r7, #20
 80033c8:	46bd      	mov	sp, r7
 80033ca:	bc80      	pop	{r7}
 80033cc:	4770      	bx	lr
	...

080033d0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b084      	sub	sp, #16
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d101      	bne.n	80033e2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80033de:	2301      	movs	r3, #1
 80033e0:	e12b      	b.n	800363a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033e8:	b2db      	uxtb	r3, r3
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d106      	bne.n	80033fc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	2200      	movs	r2, #0
 80033f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80033f6:	6878      	ldr	r0, [r7, #4]
 80033f8:	f7fe fa30 	bl	800185c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2224      	movs	r2, #36	; 0x24
 8003400:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	681a      	ldr	r2, [r3, #0]
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f022 0201 	bic.w	r2, r2, #1
 8003412:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	681a      	ldr	r2, [r3, #0]
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003422:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	681a      	ldr	r2, [r3, #0]
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003432:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003434:	f000 ffea 	bl	800440c <HAL_RCC_GetPCLK1Freq>
 8003438:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	4a81      	ldr	r2, [pc, #516]	; (8003644 <HAL_I2C_Init+0x274>)
 8003440:	4293      	cmp	r3, r2
 8003442:	d807      	bhi.n	8003454 <HAL_I2C_Init+0x84>
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	4a80      	ldr	r2, [pc, #512]	; (8003648 <HAL_I2C_Init+0x278>)
 8003448:	4293      	cmp	r3, r2
 800344a:	bf94      	ite	ls
 800344c:	2301      	movls	r3, #1
 800344e:	2300      	movhi	r3, #0
 8003450:	b2db      	uxtb	r3, r3
 8003452:	e006      	b.n	8003462 <HAL_I2C_Init+0x92>
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	4a7d      	ldr	r2, [pc, #500]	; (800364c <HAL_I2C_Init+0x27c>)
 8003458:	4293      	cmp	r3, r2
 800345a:	bf94      	ite	ls
 800345c:	2301      	movls	r3, #1
 800345e:	2300      	movhi	r3, #0
 8003460:	b2db      	uxtb	r3, r3
 8003462:	2b00      	cmp	r3, #0
 8003464:	d001      	beq.n	800346a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003466:	2301      	movs	r3, #1
 8003468:	e0e7      	b.n	800363a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	4a78      	ldr	r2, [pc, #480]	; (8003650 <HAL_I2C_Init+0x280>)
 800346e:	fba2 2303 	umull	r2, r3, r2, r3
 8003472:	0c9b      	lsrs	r3, r3, #18
 8003474:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	68ba      	ldr	r2, [r7, #8]
 8003486:	430a      	orrs	r2, r1
 8003488:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	6a1b      	ldr	r3, [r3, #32]
 8003490:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	4a6a      	ldr	r2, [pc, #424]	; (8003644 <HAL_I2C_Init+0x274>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d802      	bhi.n	80034a4 <HAL_I2C_Init+0xd4>
 800349e:	68bb      	ldr	r3, [r7, #8]
 80034a0:	3301      	adds	r3, #1
 80034a2:	e009      	b.n	80034b8 <HAL_I2C_Init+0xe8>
 80034a4:	68bb      	ldr	r3, [r7, #8]
 80034a6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80034aa:	fb02 f303 	mul.w	r3, r2, r3
 80034ae:	4a69      	ldr	r2, [pc, #420]	; (8003654 <HAL_I2C_Init+0x284>)
 80034b0:	fba2 2303 	umull	r2, r3, r2, r3
 80034b4:	099b      	lsrs	r3, r3, #6
 80034b6:	3301      	adds	r3, #1
 80034b8:	687a      	ldr	r2, [r7, #4]
 80034ba:	6812      	ldr	r2, [r2, #0]
 80034bc:	430b      	orrs	r3, r1
 80034be:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	69db      	ldr	r3, [r3, #28]
 80034c6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80034ca:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	495c      	ldr	r1, [pc, #368]	; (8003644 <HAL_I2C_Init+0x274>)
 80034d4:	428b      	cmp	r3, r1
 80034d6:	d819      	bhi.n	800350c <HAL_I2C_Init+0x13c>
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	1e59      	subs	r1, r3, #1
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	685b      	ldr	r3, [r3, #4]
 80034e0:	005b      	lsls	r3, r3, #1
 80034e2:	fbb1 f3f3 	udiv	r3, r1, r3
 80034e6:	1c59      	adds	r1, r3, #1
 80034e8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80034ec:	400b      	ands	r3, r1
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d00a      	beq.n	8003508 <HAL_I2C_Init+0x138>
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	1e59      	subs	r1, r3, #1
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	005b      	lsls	r3, r3, #1
 80034fc:	fbb1 f3f3 	udiv	r3, r1, r3
 8003500:	3301      	adds	r3, #1
 8003502:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003506:	e051      	b.n	80035ac <HAL_I2C_Init+0x1dc>
 8003508:	2304      	movs	r3, #4
 800350a:	e04f      	b.n	80035ac <HAL_I2C_Init+0x1dc>
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	689b      	ldr	r3, [r3, #8]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d111      	bne.n	8003538 <HAL_I2C_Init+0x168>
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	1e58      	subs	r0, r3, #1
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6859      	ldr	r1, [r3, #4]
 800351c:	460b      	mov	r3, r1
 800351e:	005b      	lsls	r3, r3, #1
 8003520:	440b      	add	r3, r1
 8003522:	fbb0 f3f3 	udiv	r3, r0, r3
 8003526:	3301      	adds	r3, #1
 8003528:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800352c:	2b00      	cmp	r3, #0
 800352e:	bf0c      	ite	eq
 8003530:	2301      	moveq	r3, #1
 8003532:	2300      	movne	r3, #0
 8003534:	b2db      	uxtb	r3, r3
 8003536:	e012      	b.n	800355e <HAL_I2C_Init+0x18e>
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	1e58      	subs	r0, r3, #1
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6859      	ldr	r1, [r3, #4]
 8003540:	460b      	mov	r3, r1
 8003542:	009b      	lsls	r3, r3, #2
 8003544:	440b      	add	r3, r1
 8003546:	0099      	lsls	r1, r3, #2
 8003548:	440b      	add	r3, r1
 800354a:	fbb0 f3f3 	udiv	r3, r0, r3
 800354e:	3301      	adds	r3, #1
 8003550:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003554:	2b00      	cmp	r3, #0
 8003556:	bf0c      	ite	eq
 8003558:	2301      	moveq	r3, #1
 800355a:	2300      	movne	r3, #0
 800355c:	b2db      	uxtb	r3, r3
 800355e:	2b00      	cmp	r3, #0
 8003560:	d001      	beq.n	8003566 <HAL_I2C_Init+0x196>
 8003562:	2301      	movs	r3, #1
 8003564:	e022      	b.n	80035ac <HAL_I2C_Init+0x1dc>
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	689b      	ldr	r3, [r3, #8]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d10e      	bne.n	800358c <HAL_I2C_Init+0x1bc>
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	1e58      	subs	r0, r3, #1
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6859      	ldr	r1, [r3, #4]
 8003576:	460b      	mov	r3, r1
 8003578:	005b      	lsls	r3, r3, #1
 800357a:	440b      	add	r3, r1
 800357c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003580:	3301      	adds	r3, #1
 8003582:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003586:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800358a:	e00f      	b.n	80035ac <HAL_I2C_Init+0x1dc>
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	1e58      	subs	r0, r3, #1
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6859      	ldr	r1, [r3, #4]
 8003594:	460b      	mov	r3, r1
 8003596:	009b      	lsls	r3, r3, #2
 8003598:	440b      	add	r3, r1
 800359a:	0099      	lsls	r1, r3, #2
 800359c:	440b      	add	r3, r1
 800359e:	fbb0 f3f3 	udiv	r3, r0, r3
 80035a2:	3301      	adds	r3, #1
 80035a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035a8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80035ac:	6879      	ldr	r1, [r7, #4]
 80035ae:	6809      	ldr	r1, [r1, #0]
 80035b0:	4313      	orrs	r3, r2
 80035b2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	69da      	ldr	r2, [r3, #28]
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6a1b      	ldr	r3, [r3, #32]
 80035c6:	431a      	orrs	r2, r3
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	430a      	orrs	r2, r1
 80035ce:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	689b      	ldr	r3, [r3, #8]
 80035d6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80035da:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80035de:	687a      	ldr	r2, [r7, #4]
 80035e0:	6911      	ldr	r1, [r2, #16]
 80035e2:	687a      	ldr	r2, [r7, #4]
 80035e4:	68d2      	ldr	r2, [r2, #12]
 80035e6:	4311      	orrs	r1, r2
 80035e8:	687a      	ldr	r2, [r7, #4]
 80035ea:	6812      	ldr	r2, [r2, #0]
 80035ec:	430b      	orrs	r3, r1
 80035ee:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	68db      	ldr	r3, [r3, #12]
 80035f6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	695a      	ldr	r2, [r3, #20]
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	699b      	ldr	r3, [r3, #24]
 8003602:	431a      	orrs	r2, r3
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	430a      	orrs	r2, r1
 800360a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	681a      	ldr	r2, [r3, #0]
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f042 0201 	orr.w	r2, r2, #1
 800361a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2200      	movs	r2, #0
 8003620:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2220      	movs	r2, #32
 8003626:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2200      	movs	r2, #0
 800362e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2200      	movs	r2, #0
 8003634:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003638:	2300      	movs	r3, #0
}
 800363a:	4618      	mov	r0, r3
 800363c:	3710      	adds	r7, #16
 800363e:	46bd      	mov	sp, r7
 8003640:	bd80      	pop	{r7, pc}
 8003642:	bf00      	nop
 8003644:	000186a0 	.word	0x000186a0
 8003648:	001e847f 	.word	0x001e847f
 800364c:	003d08ff 	.word	0x003d08ff
 8003650:	431bde83 	.word	0x431bde83
 8003654:	10624dd3 	.word	0x10624dd3

08003658 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b088      	sub	sp, #32
 800365c:	af02      	add	r7, sp, #8
 800365e:	60f8      	str	r0, [r7, #12]
 8003660:	607a      	str	r2, [r7, #4]
 8003662:	461a      	mov	r2, r3
 8003664:	460b      	mov	r3, r1
 8003666:	817b      	strh	r3, [r7, #10]
 8003668:	4613      	mov	r3, r2
 800366a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800366c:	f7fe fc80 	bl	8001f70 <HAL_GetTick>
 8003670:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003678:	b2db      	uxtb	r3, r3
 800367a:	2b20      	cmp	r3, #32
 800367c:	f040 80e0 	bne.w	8003840 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003680:	697b      	ldr	r3, [r7, #20]
 8003682:	9300      	str	r3, [sp, #0]
 8003684:	2319      	movs	r3, #25
 8003686:	2201      	movs	r2, #1
 8003688:	4970      	ldr	r1, [pc, #448]	; (800384c <HAL_I2C_Master_Transmit+0x1f4>)
 800368a:	68f8      	ldr	r0, [r7, #12]
 800368c:	f000 f964 	bl	8003958 <I2C_WaitOnFlagUntilTimeout>
 8003690:	4603      	mov	r3, r0
 8003692:	2b00      	cmp	r3, #0
 8003694:	d001      	beq.n	800369a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003696:	2302      	movs	r3, #2
 8003698:	e0d3      	b.n	8003842 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80036a0:	2b01      	cmp	r3, #1
 80036a2:	d101      	bne.n	80036a8 <HAL_I2C_Master_Transmit+0x50>
 80036a4:	2302      	movs	r3, #2
 80036a6:	e0cc      	b.n	8003842 <HAL_I2C_Master_Transmit+0x1ea>
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	2201      	movs	r2, #1
 80036ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f003 0301 	and.w	r3, r3, #1
 80036ba:	2b01      	cmp	r3, #1
 80036bc:	d007      	beq.n	80036ce <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	681a      	ldr	r2, [r3, #0]
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f042 0201 	orr.w	r2, r2, #1
 80036cc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	681a      	ldr	r2, [r3, #0]
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80036dc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	2221      	movs	r2, #33	; 0x21
 80036e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	2210      	movs	r2, #16
 80036ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	2200      	movs	r2, #0
 80036f2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	687a      	ldr	r2, [r7, #4]
 80036f8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	893a      	ldrh	r2, [r7, #8]
 80036fe:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003704:	b29a      	uxth	r2, r3
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	4a50      	ldr	r2, [pc, #320]	; (8003850 <HAL_I2C_Master_Transmit+0x1f8>)
 800370e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003710:	8979      	ldrh	r1, [r7, #10]
 8003712:	697b      	ldr	r3, [r7, #20]
 8003714:	6a3a      	ldr	r2, [r7, #32]
 8003716:	68f8      	ldr	r0, [r7, #12]
 8003718:	f000 f89c 	bl	8003854 <I2C_MasterRequestWrite>
 800371c:	4603      	mov	r3, r0
 800371e:	2b00      	cmp	r3, #0
 8003720:	d001      	beq.n	8003726 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003722:	2301      	movs	r3, #1
 8003724:	e08d      	b.n	8003842 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003726:	2300      	movs	r3, #0
 8003728:	613b      	str	r3, [r7, #16]
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	695b      	ldr	r3, [r3, #20]
 8003730:	613b      	str	r3, [r7, #16]
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	699b      	ldr	r3, [r3, #24]
 8003738:	613b      	str	r3, [r7, #16]
 800373a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800373c:	e066      	b.n	800380c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800373e:	697a      	ldr	r2, [r7, #20]
 8003740:	6a39      	ldr	r1, [r7, #32]
 8003742:	68f8      	ldr	r0, [r7, #12]
 8003744:	f000 f9de 	bl	8003b04 <I2C_WaitOnTXEFlagUntilTimeout>
 8003748:	4603      	mov	r3, r0
 800374a:	2b00      	cmp	r3, #0
 800374c:	d00d      	beq.n	800376a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003752:	2b04      	cmp	r3, #4
 8003754:	d107      	bne.n	8003766 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	681a      	ldr	r2, [r3, #0]
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003764:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003766:	2301      	movs	r3, #1
 8003768:	e06b      	b.n	8003842 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800376e:	781a      	ldrb	r2, [r3, #0]
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800377a:	1c5a      	adds	r2, r3, #1
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003784:	b29b      	uxth	r3, r3
 8003786:	3b01      	subs	r3, #1
 8003788:	b29a      	uxth	r2, r3
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003792:	3b01      	subs	r3, #1
 8003794:	b29a      	uxth	r2, r3
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	695b      	ldr	r3, [r3, #20]
 80037a0:	f003 0304 	and.w	r3, r3, #4
 80037a4:	2b04      	cmp	r3, #4
 80037a6:	d11b      	bne.n	80037e0 <HAL_I2C_Master_Transmit+0x188>
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d017      	beq.n	80037e0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037b4:	781a      	ldrb	r2, [r3, #0]
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037c0:	1c5a      	adds	r2, r3, #1
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037ca:	b29b      	uxth	r3, r3
 80037cc:	3b01      	subs	r3, #1
 80037ce:	b29a      	uxth	r2, r3
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037d8:	3b01      	subs	r3, #1
 80037da:	b29a      	uxth	r2, r3
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037e0:	697a      	ldr	r2, [r7, #20]
 80037e2:	6a39      	ldr	r1, [r7, #32]
 80037e4:	68f8      	ldr	r0, [r7, #12]
 80037e6:	f000 f9ce 	bl	8003b86 <I2C_WaitOnBTFFlagUntilTimeout>
 80037ea:	4603      	mov	r3, r0
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d00d      	beq.n	800380c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037f4:	2b04      	cmp	r3, #4
 80037f6:	d107      	bne.n	8003808 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	681a      	ldr	r2, [r3, #0]
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003806:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003808:	2301      	movs	r3, #1
 800380a:	e01a      	b.n	8003842 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003810:	2b00      	cmp	r3, #0
 8003812:	d194      	bne.n	800373e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	681a      	ldr	r2, [r3, #0]
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003822:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	2220      	movs	r2, #32
 8003828:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	2200      	movs	r2, #0
 8003830:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	2200      	movs	r2, #0
 8003838:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800383c:	2300      	movs	r3, #0
 800383e:	e000      	b.n	8003842 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003840:	2302      	movs	r3, #2
  }
}
 8003842:	4618      	mov	r0, r3
 8003844:	3718      	adds	r7, #24
 8003846:	46bd      	mov	sp, r7
 8003848:	bd80      	pop	{r7, pc}
 800384a:	bf00      	nop
 800384c:	00100002 	.word	0x00100002
 8003850:	ffff0000 	.word	0xffff0000

08003854 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b088      	sub	sp, #32
 8003858:	af02      	add	r7, sp, #8
 800385a:	60f8      	str	r0, [r7, #12]
 800385c:	607a      	str	r2, [r7, #4]
 800385e:	603b      	str	r3, [r7, #0]
 8003860:	460b      	mov	r3, r1
 8003862:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003868:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800386a:	697b      	ldr	r3, [r7, #20]
 800386c:	2b08      	cmp	r3, #8
 800386e:	d006      	beq.n	800387e <I2C_MasterRequestWrite+0x2a>
 8003870:	697b      	ldr	r3, [r7, #20]
 8003872:	2b01      	cmp	r3, #1
 8003874:	d003      	beq.n	800387e <I2C_MasterRequestWrite+0x2a>
 8003876:	697b      	ldr	r3, [r7, #20]
 8003878:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800387c:	d108      	bne.n	8003890 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	681a      	ldr	r2, [r3, #0]
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800388c:	601a      	str	r2, [r3, #0]
 800388e:	e00b      	b.n	80038a8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003894:	2b12      	cmp	r3, #18
 8003896:	d107      	bne.n	80038a8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	681a      	ldr	r2, [r3, #0]
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80038a6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	9300      	str	r3, [sp, #0]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2200      	movs	r2, #0
 80038b0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80038b4:	68f8      	ldr	r0, [r7, #12]
 80038b6:	f000 f84f 	bl	8003958 <I2C_WaitOnFlagUntilTimeout>
 80038ba:	4603      	mov	r3, r0
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d00d      	beq.n	80038dc <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80038ce:	d103      	bne.n	80038d8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80038d6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80038d8:	2303      	movs	r3, #3
 80038da:	e035      	b.n	8003948 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	691b      	ldr	r3, [r3, #16]
 80038e0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80038e4:	d108      	bne.n	80038f8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80038e6:	897b      	ldrh	r3, [r7, #10]
 80038e8:	b2db      	uxtb	r3, r3
 80038ea:	461a      	mov	r2, r3
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80038f4:	611a      	str	r2, [r3, #16]
 80038f6:	e01b      	b.n	8003930 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80038f8:	897b      	ldrh	r3, [r7, #10]
 80038fa:	11db      	asrs	r3, r3, #7
 80038fc:	b2db      	uxtb	r3, r3
 80038fe:	f003 0306 	and.w	r3, r3, #6
 8003902:	b2db      	uxtb	r3, r3
 8003904:	f063 030f 	orn	r3, r3, #15
 8003908:	b2da      	uxtb	r2, r3
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	687a      	ldr	r2, [r7, #4]
 8003914:	490e      	ldr	r1, [pc, #56]	; (8003950 <I2C_MasterRequestWrite+0xfc>)
 8003916:	68f8      	ldr	r0, [r7, #12]
 8003918:	f000 f875 	bl	8003a06 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800391c:	4603      	mov	r3, r0
 800391e:	2b00      	cmp	r3, #0
 8003920:	d001      	beq.n	8003926 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003922:	2301      	movs	r3, #1
 8003924:	e010      	b.n	8003948 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003926:	897b      	ldrh	r3, [r7, #10]
 8003928:	b2da      	uxtb	r2, r3
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	687a      	ldr	r2, [r7, #4]
 8003934:	4907      	ldr	r1, [pc, #28]	; (8003954 <I2C_MasterRequestWrite+0x100>)
 8003936:	68f8      	ldr	r0, [r7, #12]
 8003938:	f000 f865 	bl	8003a06 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800393c:	4603      	mov	r3, r0
 800393e:	2b00      	cmp	r3, #0
 8003940:	d001      	beq.n	8003946 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003942:	2301      	movs	r3, #1
 8003944:	e000      	b.n	8003948 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003946:	2300      	movs	r3, #0
}
 8003948:	4618      	mov	r0, r3
 800394a:	3718      	adds	r7, #24
 800394c:	46bd      	mov	sp, r7
 800394e:	bd80      	pop	{r7, pc}
 8003950:	00010008 	.word	0x00010008
 8003954:	00010002 	.word	0x00010002

08003958 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b084      	sub	sp, #16
 800395c:	af00      	add	r7, sp, #0
 800395e:	60f8      	str	r0, [r7, #12]
 8003960:	60b9      	str	r1, [r7, #8]
 8003962:	603b      	str	r3, [r7, #0]
 8003964:	4613      	mov	r3, r2
 8003966:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003968:	e025      	b.n	80039b6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003970:	d021      	beq.n	80039b6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003972:	f7fe fafd 	bl	8001f70 <HAL_GetTick>
 8003976:	4602      	mov	r2, r0
 8003978:	69bb      	ldr	r3, [r7, #24]
 800397a:	1ad3      	subs	r3, r2, r3
 800397c:	683a      	ldr	r2, [r7, #0]
 800397e:	429a      	cmp	r2, r3
 8003980:	d302      	bcc.n	8003988 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	2b00      	cmp	r3, #0
 8003986:	d116      	bne.n	80039b6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	2200      	movs	r2, #0
 800398c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	2220      	movs	r2, #32
 8003992:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	2200      	movs	r2, #0
 800399a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039a2:	f043 0220 	orr.w	r2, r3, #32
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	2200      	movs	r2, #0
 80039ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80039b2:	2301      	movs	r3, #1
 80039b4:	e023      	b.n	80039fe <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80039b6:	68bb      	ldr	r3, [r7, #8]
 80039b8:	0c1b      	lsrs	r3, r3, #16
 80039ba:	b2db      	uxtb	r3, r3
 80039bc:	2b01      	cmp	r3, #1
 80039be:	d10d      	bne.n	80039dc <I2C_WaitOnFlagUntilTimeout+0x84>
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	695b      	ldr	r3, [r3, #20]
 80039c6:	43da      	mvns	r2, r3
 80039c8:	68bb      	ldr	r3, [r7, #8]
 80039ca:	4013      	ands	r3, r2
 80039cc:	b29b      	uxth	r3, r3
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	bf0c      	ite	eq
 80039d2:	2301      	moveq	r3, #1
 80039d4:	2300      	movne	r3, #0
 80039d6:	b2db      	uxtb	r3, r3
 80039d8:	461a      	mov	r2, r3
 80039da:	e00c      	b.n	80039f6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	699b      	ldr	r3, [r3, #24]
 80039e2:	43da      	mvns	r2, r3
 80039e4:	68bb      	ldr	r3, [r7, #8]
 80039e6:	4013      	ands	r3, r2
 80039e8:	b29b      	uxth	r3, r3
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	bf0c      	ite	eq
 80039ee:	2301      	moveq	r3, #1
 80039f0:	2300      	movne	r3, #0
 80039f2:	b2db      	uxtb	r3, r3
 80039f4:	461a      	mov	r2, r3
 80039f6:	79fb      	ldrb	r3, [r7, #7]
 80039f8:	429a      	cmp	r2, r3
 80039fa:	d0b6      	beq.n	800396a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80039fc:	2300      	movs	r3, #0
}
 80039fe:	4618      	mov	r0, r3
 8003a00:	3710      	adds	r7, #16
 8003a02:	46bd      	mov	sp, r7
 8003a04:	bd80      	pop	{r7, pc}

08003a06 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003a06:	b580      	push	{r7, lr}
 8003a08:	b084      	sub	sp, #16
 8003a0a:	af00      	add	r7, sp, #0
 8003a0c:	60f8      	str	r0, [r7, #12]
 8003a0e:	60b9      	str	r1, [r7, #8]
 8003a10:	607a      	str	r2, [r7, #4]
 8003a12:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003a14:	e051      	b.n	8003aba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	695b      	ldr	r3, [r3, #20]
 8003a1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a20:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a24:	d123      	bne.n	8003a6e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	681a      	ldr	r2, [r3, #0]
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a34:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003a3e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	2200      	movs	r2, #0
 8003a44:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	2220      	movs	r2, #32
 8003a4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	2200      	movs	r2, #0
 8003a52:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a5a:	f043 0204 	orr.w	r2, r3, #4
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	2200      	movs	r2, #0
 8003a66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	e046      	b.n	8003afc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a74:	d021      	beq.n	8003aba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a76:	f7fe fa7b 	bl	8001f70 <HAL_GetTick>
 8003a7a:	4602      	mov	r2, r0
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	1ad3      	subs	r3, r2, r3
 8003a80:	687a      	ldr	r2, [r7, #4]
 8003a82:	429a      	cmp	r2, r3
 8003a84:	d302      	bcc.n	8003a8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d116      	bne.n	8003aba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	2200      	movs	r2, #0
 8003a90:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	2220      	movs	r2, #32
 8003a96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aa6:	f043 0220 	orr.w	r2, r3, #32
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003ab6:	2301      	movs	r3, #1
 8003ab8:	e020      	b.n	8003afc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003aba:	68bb      	ldr	r3, [r7, #8]
 8003abc:	0c1b      	lsrs	r3, r3, #16
 8003abe:	b2db      	uxtb	r3, r3
 8003ac0:	2b01      	cmp	r3, #1
 8003ac2:	d10c      	bne.n	8003ade <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	695b      	ldr	r3, [r3, #20]
 8003aca:	43da      	mvns	r2, r3
 8003acc:	68bb      	ldr	r3, [r7, #8]
 8003ace:	4013      	ands	r3, r2
 8003ad0:	b29b      	uxth	r3, r3
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	bf14      	ite	ne
 8003ad6:	2301      	movne	r3, #1
 8003ad8:	2300      	moveq	r3, #0
 8003ada:	b2db      	uxtb	r3, r3
 8003adc:	e00b      	b.n	8003af6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	699b      	ldr	r3, [r3, #24]
 8003ae4:	43da      	mvns	r2, r3
 8003ae6:	68bb      	ldr	r3, [r7, #8]
 8003ae8:	4013      	ands	r3, r2
 8003aea:	b29b      	uxth	r3, r3
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	bf14      	ite	ne
 8003af0:	2301      	movne	r3, #1
 8003af2:	2300      	moveq	r3, #0
 8003af4:	b2db      	uxtb	r3, r3
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d18d      	bne.n	8003a16 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003afa:	2300      	movs	r3, #0
}
 8003afc:	4618      	mov	r0, r3
 8003afe:	3710      	adds	r7, #16
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bd80      	pop	{r7, pc}

08003b04 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b084      	sub	sp, #16
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	60f8      	str	r0, [r7, #12]
 8003b0c:	60b9      	str	r1, [r7, #8]
 8003b0e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003b10:	e02d      	b.n	8003b6e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003b12:	68f8      	ldr	r0, [r7, #12]
 8003b14:	f000 f878 	bl	8003c08 <I2C_IsAcknowledgeFailed>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d001      	beq.n	8003b22 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	e02d      	b.n	8003b7e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b22:	68bb      	ldr	r3, [r7, #8]
 8003b24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b28:	d021      	beq.n	8003b6e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b2a:	f7fe fa21 	bl	8001f70 <HAL_GetTick>
 8003b2e:	4602      	mov	r2, r0
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	1ad3      	subs	r3, r2, r3
 8003b34:	68ba      	ldr	r2, [r7, #8]
 8003b36:	429a      	cmp	r2, r3
 8003b38:	d302      	bcc.n	8003b40 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003b3a:	68bb      	ldr	r3, [r7, #8]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d116      	bne.n	8003b6e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	2200      	movs	r2, #0
 8003b44:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	2220      	movs	r2, #32
 8003b4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	2200      	movs	r2, #0
 8003b52:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b5a:	f043 0220 	orr.w	r2, r3, #32
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	2200      	movs	r2, #0
 8003b66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	e007      	b.n	8003b7e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	695b      	ldr	r3, [r3, #20]
 8003b74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b78:	2b80      	cmp	r3, #128	; 0x80
 8003b7a:	d1ca      	bne.n	8003b12 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003b7c:	2300      	movs	r3, #0
}
 8003b7e:	4618      	mov	r0, r3
 8003b80:	3710      	adds	r7, #16
 8003b82:	46bd      	mov	sp, r7
 8003b84:	bd80      	pop	{r7, pc}

08003b86 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b86:	b580      	push	{r7, lr}
 8003b88:	b084      	sub	sp, #16
 8003b8a:	af00      	add	r7, sp, #0
 8003b8c:	60f8      	str	r0, [r7, #12]
 8003b8e:	60b9      	str	r1, [r7, #8]
 8003b90:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003b92:	e02d      	b.n	8003bf0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003b94:	68f8      	ldr	r0, [r7, #12]
 8003b96:	f000 f837 	bl	8003c08 <I2C_IsAcknowledgeFailed>
 8003b9a:	4603      	mov	r3, r0
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d001      	beq.n	8003ba4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	e02d      	b.n	8003c00 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ba4:	68bb      	ldr	r3, [r7, #8]
 8003ba6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003baa:	d021      	beq.n	8003bf0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bac:	f7fe f9e0 	bl	8001f70 <HAL_GetTick>
 8003bb0:	4602      	mov	r2, r0
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	1ad3      	subs	r3, r2, r3
 8003bb6:	68ba      	ldr	r2, [r7, #8]
 8003bb8:	429a      	cmp	r2, r3
 8003bba:	d302      	bcc.n	8003bc2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003bbc:	68bb      	ldr	r3, [r7, #8]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d116      	bne.n	8003bf0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	2220      	movs	r2, #32
 8003bcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bdc:	f043 0220 	orr.w	r2, r3, #32
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	2200      	movs	r2, #0
 8003be8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003bec:	2301      	movs	r3, #1
 8003bee:	e007      	b.n	8003c00 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	695b      	ldr	r3, [r3, #20]
 8003bf6:	f003 0304 	and.w	r3, r3, #4
 8003bfa:	2b04      	cmp	r3, #4
 8003bfc:	d1ca      	bne.n	8003b94 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003bfe:	2300      	movs	r3, #0
}
 8003c00:	4618      	mov	r0, r3
 8003c02:	3710      	adds	r7, #16
 8003c04:	46bd      	mov	sp, r7
 8003c06:	bd80      	pop	{r7, pc}

08003c08 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003c08:	b480      	push	{r7}
 8003c0a:	b083      	sub	sp, #12
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	695b      	ldr	r3, [r3, #20]
 8003c16:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c1a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c1e:	d11b      	bne.n	8003c58 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003c28:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2220      	movs	r2, #32
 8003c34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c44:	f043 0204 	orr.w	r2, r3, #4
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2200      	movs	r2, #0
 8003c50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003c54:	2301      	movs	r3, #1
 8003c56:	e000      	b.n	8003c5a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003c58:	2300      	movs	r3, #0
}
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	370c      	adds	r7, #12
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	bc80      	pop	{r7}
 8003c62:	4770      	bx	lr

08003c64 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b086      	sub	sp, #24
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d101      	bne.n	8003c76 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003c72:	2301      	movs	r3, #1
 8003c74:	e272      	b.n	800415c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f003 0301 	and.w	r3, r3, #1
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	f000 8087 	beq.w	8003d92 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003c84:	4b92      	ldr	r3, [pc, #584]	; (8003ed0 <HAL_RCC_OscConfig+0x26c>)
 8003c86:	685b      	ldr	r3, [r3, #4]
 8003c88:	f003 030c 	and.w	r3, r3, #12
 8003c8c:	2b04      	cmp	r3, #4
 8003c8e:	d00c      	beq.n	8003caa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003c90:	4b8f      	ldr	r3, [pc, #572]	; (8003ed0 <HAL_RCC_OscConfig+0x26c>)
 8003c92:	685b      	ldr	r3, [r3, #4]
 8003c94:	f003 030c 	and.w	r3, r3, #12
 8003c98:	2b08      	cmp	r3, #8
 8003c9a:	d112      	bne.n	8003cc2 <HAL_RCC_OscConfig+0x5e>
 8003c9c:	4b8c      	ldr	r3, [pc, #560]	; (8003ed0 <HAL_RCC_OscConfig+0x26c>)
 8003c9e:	685b      	ldr	r3, [r3, #4]
 8003ca0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ca4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ca8:	d10b      	bne.n	8003cc2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003caa:	4b89      	ldr	r3, [pc, #548]	; (8003ed0 <HAL_RCC_OscConfig+0x26c>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d06c      	beq.n	8003d90 <HAL_RCC_OscConfig+0x12c>
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	685b      	ldr	r3, [r3, #4]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d168      	bne.n	8003d90 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	e24c      	b.n	800415c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	685b      	ldr	r3, [r3, #4]
 8003cc6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003cca:	d106      	bne.n	8003cda <HAL_RCC_OscConfig+0x76>
 8003ccc:	4b80      	ldr	r3, [pc, #512]	; (8003ed0 <HAL_RCC_OscConfig+0x26c>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	4a7f      	ldr	r2, [pc, #508]	; (8003ed0 <HAL_RCC_OscConfig+0x26c>)
 8003cd2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003cd6:	6013      	str	r3, [r2, #0]
 8003cd8:	e02e      	b.n	8003d38 <HAL_RCC_OscConfig+0xd4>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d10c      	bne.n	8003cfc <HAL_RCC_OscConfig+0x98>
 8003ce2:	4b7b      	ldr	r3, [pc, #492]	; (8003ed0 <HAL_RCC_OscConfig+0x26c>)
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	4a7a      	ldr	r2, [pc, #488]	; (8003ed0 <HAL_RCC_OscConfig+0x26c>)
 8003ce8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003cec:	6013      	str	r3, [r2, #0]
 8003cee:	4b78      	ldr	r3, [pc, #480]	; (8003ed0 <HAL_RCC_OscConfig+0x26c>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4a77      	ldr	r2, [pc, #476]	; (8003ed0 <HAL_RCC_OscConfig+0x26c>)
 8003cf4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003cf8:	6013      	str	r3, [r2, #0]
 8003cfa:	e01d      	b.n	8003d38 <HAL_RCC_OscConfig+0xd4>
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	685b      	ldr	r3, [r3, #4]
 8003d00:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003d04:	d10c      	bne.n	8003d20 <HAL_RCC_OscConfig+0xbc>
 8003d06:	4b72      	ldr	r3, [pc, #456]	; (8003ed0 <HAL_RCC_OscConfig+0x26c>)
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	4a71      	ldr	r2, [pc, #452]	; (8003ed0 <HAL_RCC_OscConfig+0x26c>)
 8003d0c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d10:	6013      	str	r3, [r2, #0]
 8003d12:	4b6f      	ldr	r3, [pc, #444]	; (8003ed0 <HAL_RCC_OscConfig+0x26c>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	4a6e      	ldr	r2, [pc, #440]	; (8003ed0 <HAL_RCC_OscConfig+0x26c>)
 8003d18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d1c:	6013      	str	r3, [r2, #0]
 8003d1e:	e00b      	b.n	8003d38 <HAL_RCC_OscConfig+0xd4>
 8003d20:	4b6b      	ldr	r3, [pc, #428]	; (8003ed0 <HAL_RCC_OscConfig+0x26c>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4a6a      	ldr	r2, [pc, #424]	; (8003ed0 <HAL_RCC_OscConfig+0x26c>)
 8003d26:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d2a:	6013      	str	r3, [r2, #0]
 8003d2c:	4b68      	ldr	r3, [pc, #416]	; (8003ed0 <HAL_RCC_OscConfig+0x26c>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a67      	ldr	r2, [pc, #412]	; (8003ed0 <HAL_RCC_OscConfig+0x26c>)
 8003d32:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d36:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d013      	beq.n	8003d68 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d40:	f7fe f916 	bl	8001f70 <HAL_GetTick>
 8003d44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d46:	e008      	b.n	8003d5a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d48:	f7fe f912 	bl	8001f70 <HAL_GetTick>
 8003d4c:	4602      	mov	r2, r0
 8003d4e:	693b      	ldr	r3, [r7, #16]
 8003d50:	1ad3      	subs	r3, r2, r3
 8003d52:	2b64      	cmp	r3, #100	; 0x64
 8003d54:	d901      	bls.n	8003d5a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003d56:	2303      	movs	r3, #3
 8003d58:	e200      	b.n	800415c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d5a:	4b5d      	ldr	r3, [pc, #372]	; (8003ed0 <HAL_RCC_OscConfig+0x26c>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d0f0      	beq.n	8003d48 <HAL_RCC_OscConfig+0xe4>
 8003d66:	e014      	b.n	8003d92 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d68:	f7fe f902 	bl	8001f70 <HAL_GetTick>
 8003d6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d6e:	e008      	b.n	8003d82 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d70:	f7fe f8fe 	bl	8001f70 <HAL_GetTick>
 8003d74:	4602      	mov	r2, r0
 8003d76:	693b      	ldr	r3, [r7, #16]
 8003d78:	1ad3      	subs	r3, r2, r3
 8003d7a:	2b64      	cmp	r3, #100	; 0x64
 8003d7c:	d901      	bls.n	8003d82 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003d7e:	2303      	movs	r3, #3
 8003d80:	e1ec      	b.n	800415c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d82:	4b53      	ldr	r3, [pc, #332]	; (8003ed0 <HAL_RCC_OscConfig+0x26c>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d1f0      	bne.n	8003d70 <HAL_RCC_OscConfig+0x10c>
 8003d8e:	e000      	b.n	8003d92 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f003 0302 	and.w	r3, r3, #2
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d063      	beq.n	8003e66 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003d9e:	4b4c      	ldr	r3, [pc, #304]	; (8003ed0 <HAL_RCC_OscConfig+0x26c>)
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	f003 030c 	and.w	r3, r3, #12
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d00b      	beq.n	8003dc2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003daa:	4b49      	ldr	r3, [pc, #292]	; (8003ed0 <HAL_RCC_OscConfig+0x26c>)
 8003dac:	685b      	ldr	r3, [r3, #4]
 8003dae:	f003 030c 	and.w	r3, r3, #12
 8003db2:	2b08      	cmp	r3, #8
 8003db4:	d11c      	bne.n	8003df0 <HAL_RCC_OscConfig+0x18c>
 8003db6:	4b46      	ldr	r3, [pc, #280]	; (8003ed0 <HAL_RCC_OscConfig+0x26c>)
 8003db8:	685b      	ldr	r3, [r3, #4]
 8003dba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d116      	bne.n	8003df0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003dc2:	4b43      	ldr	r3, [pc, #268]	; (8003ed0 <HAL_RCC_OscConfig+0x26c>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f003 0302 	and.w	r3, r3, #2
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d005      	beq.n	8003dda <HAL_RCC_OscConfig+0x176>
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	691b      	ldr	r3, [r3, #16]
 8003dd2:	2b01      	cmp	r3, #1
 8003dd4:	d001      	beq.n	8003dda <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	e1c0      	b.n	800415c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003dda:	4b3d      	ldr	r3, [pc, #244]	; (8003ed0 <HAL_RCC_OscConfig+0x26c>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	695b      	ldr	r3, [r3, #20]
 8003de6:	00db      	lsls	r3, r3, #3
 8003de8:	4939      	ldr	r1, [pc, #228]	; (8003ed0 <HAL_RCC_OscConfig+0x26c>)
 8003dea:	4313      	orrs	r3, r2
 8003dec:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003dee:	e03a      	b.n	8003e66 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	691b      	ldr	r3, [r3, #16]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d020      	beq.n	8003e3a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003df8:	4b36      	ldr	r3, [pc, #216]	; (8003ed4 <HAL_RCC_OscConfig+0x270>)
 8003dfa:	2201      	movs	r2, #1
 8003dfc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dfe:	f7fe f8b7 	bl	8001f70 <HAL_GetTick>
 8003e02:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e04:	e008      	b.n	8003e18 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e06:	f7fe f8b3 	bl	8001f70 <HAL_GetTick>
 8003e0a:	4602      	mov	r2, r0
 8003e0c:	693b      	ldr	r3, [r7, #16]
 8003e0e:	1ad3      	subs	r3, r2, r3
 8003e10:	2b02      	cmp	r3, #2
 8003e12:	d901      	bls.n	8003e18 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003e14:	2303      	movs	r3, #3
 8003e16:	e1a1      	b.n	800415c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e18:	4b2d      	ldr	r3, [pc, #180]	; (8003ed0 <HAL_RCC_OscConfig+0x26c>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f003 0302 	and.w	r3, r3, #2
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d0f0      	beq.n	8003e06 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e24:	4b2a      	ldr	r3, [pc, #168]	; (8003ed0 <HAL_RCC_OscConfig+0x26c>)
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	695b      	ldr	r3, [r3, #20]
 8003e30:	00db      	lsls	r3, r3, #3
 8003e32:	4927      	ldr	r1, [pc, #156]	; (8003ed0 <HAL_RCC_OscConfig+0x26c>)
 8003e34:	4313      	orrs	r3, r2
 8003e36:	600b      	str	r3, [r1, #0]
 8003e38:	e015      	b.n	8003e66 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e3a:	4b26      	ldr	r3, [pc, #152]	; (8003ed4 <HAL_RCC_OscConfig+0x270>)
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e40:	f7fe f896 	bl	8001f70 <HAL_GetTick>
 8003e44:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e46:	e008      	b.n	8003e5a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e48:	f7fe f892 	bl	8001f70 <HAL_GetTick>
 8003e4c:	4602      	mov	r2, r0
 8003e4e:	693b      	ldr	r3, [r7, #16]
 8003e50:	1ad3      	subs	r3, r2, r3
 8003e52:	2b02      	cmp	r3, #2
 8003e54:	d901      	bls.n	8003e5a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003e56:	2303      	movs	r3, #3
 8003e58:	e180      	b.n	800415c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e5a:	4b1d      	ldr	r3, [pc, #116]	; (8003ed0 <HAL_RCC_OscConfig+0x26c>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f003 0302 	and.w	r3, r3, #2
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d1f0      	bne.n	8003e48 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f003 0308 	and.w	r3, r3, #8
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d03a      	beq.n	8003ee8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	699b      	ldr	r3, [r3, #24]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d019      	beq.n	8003eae <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e7a:	4b17      	ldr	r3, [pc, #92]	; (8003ed8 <HAL_RCC_OscConfig+0x274>)
 8003e7c:	2201      	movs	r2, #1
 8003e7e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e80:	f7fe f876 	bl	8001f70 <HAL_GetTick>
 8003e84:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e86:	e008      	b.n	8003e9a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e88:	f7fe f872 	bl	8001f70 <HAL_GetTick>
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	693b      	ldr	r3, [r7, #16]
 8003e90:	1ad3      	subs	r3, r2, r3
 8003e92:	2b02      	cmp	r3, #2
 8003e94:	d901      	bls.n	8003e9a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003e96:	2303      	movs	r3, #3
 8003e98:	e160      	b.n	800415c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e9a:	4b0d      	ldr	r3, [pc, #52]	; (8003ed0 <HAL_RCC_OscConfig+0x26c>)
 8003e9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e9e:	f003 0302 	and.w	r3, r3, #2
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d0f0      	beq.n	8003e88 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003ea6:	2001      	movs	r0, #1
 8003ea8:	f000 fad8 	bl	800445c <RCC_Delay>
 8003eac:	e01c      	b.n	8003ee8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003eae:	4b0a      	ldr	r3, [pc, #40]	; (8003ed8 <HAL_RCC_OscConfig+0x274>)
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003eb4:	f7fe f85c 	bl	8001f70 <HAL_GetTick>
 8003eb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003eba:	e00f      	b.n	8003edc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ebc:	f7fe f858 	bl	8001f70 <HAL_GetTick>
 8003ec0:	4602      	mov	r2, r0
 8003ec2:	693b      	ldr	r3, [r7, #16]
 8003ec4:	1ad3      	subs	r3, r2, r3
 8003ec6:	2b02      	cmp	r3, #2
 8003ec8:	d908      	bls.n	8003edc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003eca:	2303      	movs	r3, #3
 8003ecc:	e146      	b.n	800415c <HAL_RCC_OscConfig+0x4f8>
 8003ece:	bf00      	nop
 8003ed0:	40021000 	.word	0x40021000
 8003ed4:	42420000 	.word	0x42420000
 8003ed8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003edc:	4b92      	ldr	r3, [pc, #584]	; (8004128 <HAL_RCC_OscConfig+0x4c4>)
 8003ede:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ee0:	f003 0302 	and.w	r3, r3, #2
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d1e9      	bne.n	8003ebc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f003 0304 	and.w	r3, r3, #4
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	f000 80a6 	beq.w	8004042 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003efa:	4b8b      	ldr	r3, [pc, #556]	; (8004128 <HAL_RCC_OscConfig+0x4c4>)
 8003efc:	69db      	ldr	r3, [r3, #28]
 8003efe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d10d      	bne.n	8003f22 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f06:	4b88      	ldr	r3, [pc, #544]	; (8004128 <HAL_RCC_OscConfig+0x4c4>)
 8003f08:	69db      	ldr	r3, [r3, #28]
 8003f0a:	4a87      	ldr	r2, [pc, #540]	; (8004128 <HAL_RCC_OscConfig+0x4c4>)
 8003f0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f10:	61d3      	str	r3, [r2, #28]
 8003f12:	4b85      	ldr	r3, [pc, #532]	; (8004128 <HAL_RCC_OscConfig+0x4c4>)
 8003f14:	69db      	ldr	r3, [r3, #28]
 8003f16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f1a:	60bb      	str	r3, [r7, #8]
 8003f1c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f22:	4b82      	ldr	r3, [pc, #520]	; (800412c <HAL_RCC_OscConfig+0x4c8>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d118      	bne.n	8003f60 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f2e:	4b7f      	ldr	r3, [pc, #508]	; (800412c <HAL_RCC_OscConfig+0x4c8>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	4a7e      	ldr	r2, [pc, #504]	; (800412c <HAL_RCC_OscConfig+0x4c8>)
 8003f34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f38:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f3a:	f7fe f819 	bl	8001f70 <HAL_GetTick>
 8003f3e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f40:	e008      	b.n	8003f54 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f42:	f7fe f815 	bl	8001f70 <HAL_GetTick>
 8003f46:	4602      	mov	r2, r0
 8003f48:	693b      	ldr	r3, [r7, #16]
 8003f4a:	1ad3      	subs	r3, r2, r3
 8003f4c:	2b64      	cmp	r3, #100	; 0x64
 8003f4e:	d901      	bls.n	8003f54 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003f50:	2303      	movs	r3, #3
 8003f52:	e103      	b.n	800415c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f54:	4b75      	ldr	r3, [pc, #468]	; (800412c <HAL_RCC_OscConfig+0x4c8>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d0f0      	beq.n	8003f42 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	68db      	ldr	r3, [r3, #12]
 8003f64:	2b01      	cmp	r3, #1
 8003f66:	d106      	bne.n	8003f76 <HAL_RCC_OscConfig+0x312>
 8003f68:	4b6f      	ldr	r3, [pc, #444]	; (8004128 <HAL_RCC_OscConfig+0x4c4>)
 8003f6a:	6a1b      	ldr	r3, [r3, #32]
 8003f6c:	4a6e      	ldr	r2, [pc, #440]	; (8004128 <HAL_RCC_OscConfig+0x4c4>)
 8003f6e:	f043 0301 	orr.w	r3, r3, #1
 8003f72:	6213      	str	r3, [r2, #32]
 8003f74:	e02d      	b.n	8003fd2 <HAL_RCC_OscConfig+0x36e>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	68db      	ldr	r3, [r3, #12]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d10c      	bne.n	8003f98 <HAL_RCC_OscConfig+0x334>
 8003f7e:	4b6a      	ldr	r3, [pc, #424]	; (8004128 <HAL_RCC_OscConfig+0x4c4>)
 8003f80:	6a1b      	ldr	r3, [r3, #32]
 8003f82:	4a69      	ldr	r2, [pc, #420]	; (8004128 <HAL_RCC_OscConfig+0x4c4>)
 8003f84:	f023 0301 	bic.w	r3, r3, #1
 8003f88:	6213      	str	r3, [r2, #32]
 8003f8a:	4b67      	ldr	r3, [pc, #412]	; (8004128 <HAL_RCC_OscConfig+0x4c4>)
 8003f8c:	6a1b      	ldr	r3, [r3, #32]
 8003f8e:	4a66      	ldr	r2, [pc, #408]	; (8004128 <HAL_RCC_OscConfig+0x4c4>)
 8003f90:	f023 0304 	bic.w	r3, r3, #4
 8003f94:	6213      	str	r3, [r2, #32]
 8003f96:	e01c      	b.n	8003fd2 <HAL_RCC_OscConfig+0x36e>
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	68db      	ldr	r3, [r3, #12]
 8003f9c:	2b05      	cmp	r3, #5
 8003f9e:	d10c      	bne.n	8003fba <HAL_RCC_OscConfig+0x356>
 8003fa0:	4b61      	ldr	r3, [pc, #388]	; (8004128 <HAL_RCC_OscConfig+0x4c4>)
 8003fa2:	6a1b      	ldr	r3, [r3, #32]
 8003fa4:	4a60      	ldr	r2, [pc, #384]	; (8004128 <HAL_RCC_OscConfig+0x4c4>)
 8003fa6:	f043 0304 	orr.w	r3, r3, #4
 8003faa:	6213      	str	r3, [r2, #32]
 8003fac:	4b5e      	ldr	r3, [pc, #376]	; (8004128 <HAL_RCC_OscConfig+0x4c4>)
 8003fae:	6a1b      	ldr	r3, [r3, #32]
 8003fb0:	4a5d      	ldr	r2, [pc, #372]	; (8004128 <HAL_RCC_OscConfig+0x4c4>)
 8003fb2:	f043 0301 	orr.w	r3, r3, #1
 8003fb6:	6213      	str	r3, [r2, #32]
 8003fb8:	e00b      	b.n	8003fd2 <HAL_RCC_OscConfig+0x36e>
 8003fba:	4b5b      	ldr	r3, [pc, #364]	; (8004128 <HAL_RCC_OscConfig+0x4c4>)
 8003fbc:	6a1b      	ldr	r3, [r3, #32]
 8003fbe:	4a5a      	ldr	r2, [pc, #360]	; (8004128 <HAL_RCC_OscConfig+0x4c4>)
 8003fc0:	f023 0301 	bic.w	r3, r3, #1
 8003fc4:	6213      	str	r3, [r2, #32]
 8003fc6:	4b58      	ldr	r3, [pc, #352]	; (8004128 <HAL_RCC_OscConfig+0x4c4>)
 8003fc8:	6a1b      	ldr	r3, [r3, #32]
 8003fca:	4a57      	ldr	r2, [pc, #348]	; (8004128 <HAL_RCC_OscConfig+0x4c4>)
 8003fcc:	f023 0304 	bic.w	r3, r3, #4
 8003fd0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	68db      	ldr	r3, [r3, #12]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d015      	beq.n	8004006 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fda:	f7fd ffc9 	bl	8001f70 <HAL_GetTick>
 8003fde:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fe0:	e00a      	b.n	8003ff8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fe2:	f7fd ffc5 	bl	8001f70 <HAL_GetTick>
 8003fe6:	4602      	mov	r2, r0
 8003fe8:	693b      	ldr	r3, [r7, #16]
 8003fea:	1ad3      	subs	r3, r2, r3
 8003fec:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ff0:	4293      	cmp	r3, r2
 8003ff2:	d901      	bls.n	8003ff8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003ff4:	2303      	movs	r3, #3
 8003ff6:	e0b1      	b.n	800415c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ff8:	4b4b      	ldr	r3, [pc, #300]	; (8004128 <HAL_RCC_OscConfig+0x4c4>)
 8003ffa:	6a1b      	ldr	r3, [r3, #32]
 8003ffc:	f003 0302 	and.w	r3, r3, #2
 8004000:	2b00      	cmp	r3, #0
 8004002:	d0ee      	beq.n	8003fe2 <HAL_RCC_OscConfig+0x37e>
 8004004:	e014      	b.n	8004030 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004006:	f7fd ffb3 	bl	8001f70 <HAL_GetTick>
 800400a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800400c:	e00a      	b.n	8004024 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800400e:	f7fd ffaf 	bl	8001f70 <HAL_GetTick>
 8004012:	4602      	mov	r2, r0
 8004014:	693b      	ldr	r3, [r7, #16]
 8004016:	1ad3      	subs	r3, r2, r3
 8004018:	f241 3288 	movw	r2, #5000	; 0x1388
 800401c:	4293      	cmp	r3, r2
 800401e:	d901      	bls.n	8004024 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004020:	2303      	movs	r3, #3
 8004022:	e09b      	b.n	800415c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004024:	4b40      	ldr	r3, [pc, #256]	; (8004128 <HAL_RCC_OscConfig+0x4c4>)
 8004026:	6a1b      	ldr	r3, [r3, #32]
 8004028:	f003 0302 	and.w	r3, r3, #2
 800402c:	2b00      	cmp	r3, #0
 800402e:	d1ee      	bne.n	800400e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004030:	7dfb      	ldrb	r3, [r7, #23]
 8004032:	2b01      	cmp	r3, #1
 8004034:	d105      	bne.n	8004042 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004036:	4b3c      	ldr	r3, [pc, #240]	; (8004128 <HAL_RCC_OscConfig+0x4c4>)
 8004038:	69db      	ldr	r3, [r3, #28]
 800403a:	4a3b      	ldr	r2, [pc, #236]	; (8004128 <HAL_RCC_OscConfig+0x4c4>)
 800403c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004040:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	69db      	ldr	r3, [r3, #28]
 8004046:	2b00      	cmp	r3, #0
 8004048:	f000 8087 	beq.w	800415a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800404c:	4b36      	ldr	r3, [pc, #216]	; (8004128 <HAL_RCC_OscConfig+0x4c4>)
 800404e:	685b      	ldr	r3, [r3, #4]
 8004050:	f003 030c 	and.w	r3, r3, #12
 8004054:	2b08      	cmp	r3, #8
 8004056:	d061      	beq.n	800411c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	69db      	ldr	r3, [r3, #28]
 800405c:	2b02      	cmp	r3, #2
 800405e:	d146      	bne.n	80040ee <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004060:	4b33      	ldr	r3, [pc, #204]	; (8004130 <HAL_RCC_OscConfig+0x4cc>)
 8004062:	2200      	movs	r2, #0
 8004064:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004066:	f7fd ff83 	bl	8001f70 <HAL_GetTick>
 800406a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800406c:	e008      	b.n	8004080 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800406e:	f7fd ff7f 	bl	8001f70 <HAL_GetTick>
 8004072:	4602      	mov	r2, r0
 8004074:	693b      	ldr	r3, [r7, #16]
 8004076:	1ad3      	subs	r3, r2, r3
 8004078:	2b02      	cmp	r3, #2
 800407a:	d901      	bls.n	8004080 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800407c:	2303      	movs	r3, #3
 800407e:	e06d      	b.n	800415c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004080:	4b29      	ldr	r3, [pc, #164]	; (8004128 <HAL_RCC_OscConfig+0x4c4>)
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004088:	2b00      	cmp	r3, #0
 800408a:	d1f0      	bne.n	800406e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6a1b      	ldr	r3, [r3, #32]
 8004090:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004094:	d108      	bne.n	80040a8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004096:	4b24      	ldr	r3, [pc, #144]	; (8004128 <HAL_RCC_OscConfig+0x4c4>)
 8004098:	685b      	ldr	r3, [r3, #4]
 800409a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	689b      	ldr	r3, [r3, #8]
 80040a2:	4921      	ldr	r1, [pc, #132]	; (8004128 <HAL_RCC_OscConfig+0x4c4>)
 80040a4:	4313      	orrs	r3, r2
 80040a6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80040a8:	4b1f      	ldr	r3, [pc, #124]	; (8004128 <HAL_RCC_OscConfig+0x4c4>)
 80040aa:	685b      	ldr	r3, [r3, #4]
 80040ac:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6a19      	ldr	r1, [r3, #32]
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040b8:	430b      	orrs	r3, r1
 80040ba:	491b      	ldr	r1, [pc, #108]	; (8004128 <HAL_RCC_OscConfig+0x4c4>)
 80040bc:	4313      	orrs	r3, r2
 80040be:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80040c0:	4b1b      	ldr	r3, [pc, #108]	; (8004130 <HAL_RCC_OscConfig+0x4cc>)
 80040c2:	2201      	movs	r2, #1
 80040c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040c6:	f7fd ff53 	bl	8001f70 <HAL_GetTick>
 80040ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80040cc:	e008      	b.n	80040e0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040ce:	f7fd ff4f 	bl	8001f70 <HAL_GetTick>
 80040d2:	4602      	mov	r2, r0
 80040d4:	693b      	ldr	r3, [r7, #16]
 80040d6:	1ad3      	subs	r3, r2, r3
 80040d8:	2b02      	cmp	r3, #2
 80040da:	d901      	bls.n	80040e0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80040dc:	2303      	movs	r3, #3
 80040de:	e03d      	b.n	800415c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80040e0:	4b11      	ldr	r3, [pc, #68]	; (8004128 <HAL_RCC_OscConfig+0x4c4>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d0f0      	beq.n	80040ce <HAL_RCC_OscConfig+0x46a>
 80040ec:	e035      	b.n	800415a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040ee:	4b10      	ldr	r3, [pc, #64]	; (8004130 <HAL_RCC_OscConfig+0x4cc>)
 80040f0:	2200      	movs	r2, #0
 80040f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040f4:	f7fd ff3c 	bl	8001f70 <HAL_GetTick>
 80040f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80040fa:	e008      	b.n	800410e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040fc:	f7fd ff38 	bl	8001f70 <HAL_GetTick>
 8004100:	4602      	mov	r2, r0
 8004102:	693b      	ldr	r3, [r7, #16]
 8004104:	1ad3      	subs	r3, r2, r3
 8004106:	2b02      	cmp	r3, #2
 8004108:	d901      	bls.n	800410e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800410a:	2303      	movs	r3, #3
 800410c:	e026      	b.n	800415c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800410e:	4b06      	ldr	r3, [pc, #24]	; (8004128 <HAL_RCC_OscConfig+0x4c4>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004116:	2b00      	cmp	r3, #0
 8004118:	d1f0      	bne.n	80040fc <HAL_RCC_OscConfig+0x498>
 800411a:	e01e      	b.n	800415a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	69db      	ldr	r3, [r3, #28]
 8004120:	2b01      	cmp	r3, #1
 8004122:	d107      	bne.n	8004134 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004124:	2301      	movs	r3, #1
 8004126:	e019      	b.n	800415c <HAL_RCC_OscConfig+0x4f8>
 8004128:	40021000 	.word	0x40021000
 800412c:	40007000 	.word	0x40007000
 8004130:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004134:	4b0b      	ldr	r3, [pc, #44]	; (8004164 <HAL_RCC_OscConfig+0x500>)
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6a1b      	ldr	r3, [r3, #32]
 8004144:	429a      	cmp	r2, r3
 8004146:	d106      	bne.n	8004156 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004152:	429a      	cmp	r2, r3
 8004154:	d001      	beq.n	800415a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004156:	2301      	movs	r3, #1
 8004158:	e000      	b.n	800415c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800415a:	2300      	movs	r3, #0
}
 800415c:	4618      	mov	r0, r3
 800415e:	3718      	adds	r7, #24
 8004160:	46bd      	mov	sp, r7
 8004162:	bd80      	pop	{r7, pc}
 8004164:	40021000 	.word	0x40021000

08004168 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b084      	sub	sp, #16
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
 8004170:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2b00      	cmp	r3, #0
 8004176:	d101      	bne.n	800417c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004178:	2301      	movs	r3, #1
 800417a:	e0d0      	b.n	800431e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800417c:	4b6a      	ldr	r3, [pc, #424]	; (8004328 <HAL_RCC_ClockConfig+0x1c0>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f003 0307 	and.w	r3, r3, #7
 8004184:	683a      	ldr	r2, [r7, #0]
 8004186:	429a      	cmp	r2, r3
 8004188:	d910      	bls.n	80041ac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800418a:	4b67      	ldr	r3, [pc, #412]	; (8004328 <HAL_RCC_ClockConfig+0x1c0>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f023 0207 	bic.w	r2, r3, #7
 8004192:	4965      	ldr	r1, [pc, #404]	; (8004328 <HAL_RCC_ClockConfig+0x1c0>)
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	4313      	orrs	r3, r2
 8004198:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800419a:	4b63      	ldr	r3, [pc, #396]	; (8004328 <HAL_RCC_ClockConfig+0x1c0>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f003 0307 	and.w	r3, r3, #7
 80041a2:	683a      	ldr	r2, [r7, #0]
 80041a4:	429a      	cmp	r2, r3
 80041a6:	d001      	beq.n	80041ac <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80041a8:	2301      	movs	r3, #1
 80041aa:	e0b8      	b.n	800431e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f003 0302 	and.w	r3, r3, #2
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d020      	beq.n	80041fa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f003 0304 	and.w	r3, r3, #4
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d005      	beq.n	80041d0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80041c4:	4b59      	ldr	r3, [pc, #356]	; (800432c <HAL_RCC_ClockConfig+0x1c4>)
 80041c6:	685b      	ldr	r3, [r3, #4]
 80041c8:	4a58      	ldr	r2, [pc, #352]	; (800432c <HAL_RCC_ClockConfig+0x1c4>)
 80041ca:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80041ce:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f003 0308 	and.w	r3, r3, #8
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d005      	beq.n	80041e8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80041dc:	4b53      	ldr	r3, [pc, #332]	; (800432c <HAL_RCC_ClockConfig+0x1c4>)
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	4a52      	ldr	r2, [pc, #328]	; (800432c <HAL_RCC_ClockConfig+0x1c4>)
 80041e2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80041e6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80041e8:	4b50      	ldr	r3, [pc, #320]	; (800432c <HAL_RCC_ClockConfig+0x1c4>)
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	689b      	ldr	r3, [r3, #8]
 80041f4:	494d      	ldr	r1, [pc, #308]	; (800432c <HAL_RCC_ClockConfig+0x1c4>)
 80041f6:	4313      	orrs	r3, r2
 80041f8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f003 0301 	and.w	r3, r3, #1
 8004202:	2b00      	cmp	r3, #0
 8004204:	d040      	beq.n	8004288 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	685b      	ldr	r3, [r3, #4]
 800420a:	2b01      	cmp	r3, #1
 800420c:	d107      	bne.n	800421e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800420e:	4b47      	ldr	r3, [pc, #284]	; (800432c <HAL_RCC_ClockConfig+0x1c4>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004216:	2b00      	cmp	r3, #0
 8004218:	d115      	bne.n	8004246 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800421a:	2301      	movs	r3, #1
 800421c:	e07f      	b.n	800431e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	685b      	ldr	r3, [r3, #4]
 8004222:	2b02      	cmp	r3, #2
 8004224:	d107      	bne.n	8004236 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004226:	4b41      	ldr	r3, [pc, #260]	; (800432c <HAL_RCC_ClockConfig+0x1c4>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800422e:	2b00      	cmp	r3, #0
 8004230:	d109      	bne.n	8004246 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004232:	2301      	movs	r3, #1
 8004234:	e073      	b.n	800431e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004236:	4b3d      	ldr	r3, [pc, #244]	; (800432c <HAL_RCC_ClockConfig+0x1c4>)
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f003 0302 	and.w	r3, r3, #2
 800423e:	2b00      	cmp	r3, #0
 8004240:	d101      	bne.n	8004246 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004242:	2301      	movs	r3, #1
 8004244:	e06b      	b.n	800431e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004246:	4b39      	ldr	r3, [pc, #228]	; (800432c <HAL_RCC_ClockConfig+0x1c4>)
 8004248:	685b      	ldr	r3, [r3, #4]
 800424a:	f023 0203 	bic.w	r2, r3, #3
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	685b      	ldr	r3, [r3, #4]
 8004252:	4936      	ldr	r1, [pc, #216]	; (800432c <HAL_RCC_ClockConfig+0x1c4>)
 8004254:	4313      	orrs	r3, r2
 8004256:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004258:	f7fd fe8a 	bl	8001f70 <HAL_GetTick>
 800425c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800425e:	e00a      	b.n	8004276 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004260:	f7fd fe86 	bl	8001f70 <HAL_GetTick>
 8004264:	4602      	mov	r2, r0
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	1ad3      	subs	r3, r2, r3
 800426a:	f241 3288 	movw	r2, #5000	; 0x1388
 800426e:	4293      	cmp	r3, r2
 8004270:	d901      	bls.n	8004276 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004272:	2303      	movs	r3, #3
 8004274:	e053      	b.n	800431e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004276:	4b2d      	ldr	r3, [pc, #180]	; (800432c <HAL_RCC_ClockConfig+0x1c4>)
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	f003 020c 	and.w	r2, r3, #12
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	685b      	ldr	r3, [r3, #4]
 8004282:	009b      	lsls	r3, r3, #2
 8004284:	429a      	cmp	r2, r3
 8004286:	d1eb      	bne.n	8004260 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004288:	4b27      	ldr	r3, [pc, #156]	; (8004328 <HAL_RCC_ClockConfig+0x1c0>)
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f003 0307 	and.w	r3, r3, #7
 8004290:	683a      	ldr	r2, [r7, #0]
 8004292:	429a      	cmp	r2, r3
 8004294:	d210      	bcs.n	80042b8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004296:	4b24      	ldr	r3, [pc, #144]	; (8004328 <HAL_RCC_ClockConfig+0x1c0>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f023 0207 	bic.w	r2, r3, #7
 800429e:	4922      	ldr	r1, [pc, #136]	; (8004328 <HAL_RCC_ClockConfig+0x1c0>)
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	4313      	orrs	r3, r2
 80042a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80042a6:	4b20      	ldr	r3, [pc, #128]	; (8004328 <HAL_RCC_ClockConfig+0x1c0>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f003 0307 	and.w	r3, r3, #7
 80042ae:	683a      	ldr	r2, [r7, #0]
 80042b0:	429a      	cmp	r2, r3
 80042b2:	d001      	beq.n	80042b8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80042b4:	2301      	movs	r3, #1
 80042b6:	e032      	b.n	800431e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f003 0304 	and.w	r3, r3, #4
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d008      	beq.n	80042d6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80042c4:	4b19      	ldr	r3, [pc, #100]	; (800432c <HAL_RCC_ClockConfig+0x1c4>)
 80042c6:	685b      	ldr	r3, [r3, #4]
 80042c8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	68db      	ldr	r3, [r3, #12]
 80042d0:	4916      	ldr	r1, [pc, #88]	; (800432c <HAL_RCC_ClockConfig+0x1c4>)
 80042d2:	4313      	orrs	r3, r2
 80042d4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f003 0308 	and.w	r3, r3, #8
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d009      	beq.n	80042f6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80042e2:	4b12      	ldr	r3, [pc, #72]	; (800432c <HAL_RCC_ClockConfig+0x1c4>)
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	691b      	ldr	r3, [r3, #16]
 80042ee:	00db      	lsls	r3, r3, #3
 80042f0:	490e      	ldr	r1, [pc, #56]	; (800432c <HAL_RCC_ClockConfig+0x1c4>)
 80042f2:	4313      	orrs	r3, r2
 80042f4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80042f6:	f000 f821 	bl	800433c <HAL_RCC_GetSysClockFreq>
 80042fa:	4602      	mov	r2, r0
 80042fc:	4b0b      	ldr	r3, [pc, #44]	; (800432c <HAL_RCC_ClockConfig+0x1c4>)
 80042fe:	685b      	ldr	r3, [r3, #4]
 8004300:	091b      	lsrs	r3, r3, #4
 8004302:	f003 030f 	and.w	r3, r3, #15
 8004306:	490a      	ldr	r1, [pc, #40]	; (8004330 <HAL_RCC_ClockConfig+0x1c8>)
 8004308:	5ccb      	ldrb	r3, [r1, r3]
 800430a:	fa22 f303 	lsr.w	r3, r2, r3
 800430e:	4a09      	ldr	r2, [pc, #36]	; (8004334 <HAL_RCC_ClockConfig+0x1cc>)
 8004310:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004312:	4b09      	ldr	r3, [pc, #36]	; (8004338 <HAL_RCC_ClockConfig+0x1d0>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	4618      	mov	r0, r3
 8004318:	f7fd fde8 	bl	8001eec <HAL_InitTick>

  return HAL_OK;
 800431c:	2300      	movs	r3, #0
}
 800431e:	4618      	mov	r0, r3
 8004320:	3710      	adds	r7, #16
 8004322:	46bd      	mov	sp, r7
 8004324:	bd80      	pop	{r7, pc}
 8004326:	bf00      	nop
 8004328:	40022000 	.word	0x40022000
 800432c:	40021000 	.word	0x40021000
 8004330:	08008720 	.word	0x08008720
 8004334:	20000028 	.word	0x20000028
 8004338:	20000030 	.word	0x20000030

0800433c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800433c:	b490      	push	{r4, r7}
 800433e:	b08a      	sub	sp, #40	; 0x28
 8004340:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004342:	4b29      	ldr	r3, [pc, #164]	; (80043e8 <HAL_RCC_GetSysClockFreq+0xac>)
 8004344:	1d3c      	adds	r4, r7, #4
 8004346:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004348:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800434c:	f240 2301 	movw	r3, #513	; 0x201
 8004350:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004352:	2300      	movs	r3, #0
 8004354:	61fb      	str	r3, [r7, #28]
 8004356:	2300      	movs	r3, #0
 8004358:	61bb      	str	r3, [r7, #24]
 800435a:	2300      	movs	r3, #0
 800435c:	627b      	str	r3, [r7, #36]	; 0x24
 800435e:	2300      	movs	r3, #0
 8004360:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004362:	2300      	movs	r3, #0
 8004364:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004366:	4b21      	ldr	r3, [pc, #132]	; (80043ec <HAL_RCC_GetSysClockFreq+0xb0>)
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800436c:	69fb      	ldr	r3, [r7, #28]
 800436e:	f003 030c 	and.w	r3, r3, #12
 8004372:	2b04      	cmp	r3, #4
 8004374:	d002      	beq.n	800437c <HAL_RCC_GetSysClockFreq+0x40>
 8004376:	2b08      	cmp	r3, #8
 8004378:	d003      	beq.n	8004382 <HAL_RCC_GetSysClockFreq+0x46>
 800437a:	e02b      	b.n	80043d4 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800437c:	4b1c      	ldr	r3, [pc, #112]	; (80043f0 <HAL_RCC_GetSysClockFreq+0xb4>)
 800437e:	623b      	str	r3, [r7, #32]
      break;
 8004380:	e02b      	b.n	80043da <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004382:	69fb      	ldr	r3, [r7, #28]
 8004384:	0c9b      	lsrs	r3, r3, #18
 8004386:	f003 030f 	and.w	r3, r3, #15
 800438a:	3328      	adds	r3, #40	; 0x28
 800438c:	443b      	add	r3, r7
 800438e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004392:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004394:	69fb      	ldr	r3, [r7, #28]
 8004396:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800439a:	2b00      	cmp	r3, #0
 800439c:	d012      	beq.n	80043c4 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800439e:	4b13      	ldr	r3, [pc, #76]	; (80043ec <HAL_RCC_GetSysClockFreq+0xb0>)
 80043a0:	685b      	ldr	r3, [r3, #4]
 80043a2:	0c5b      	lsrs	r3, r3, #17
 80043a4:	f003 0301 	and.w	r3, r3, #1
 80043a8:	3328      	adds	r3, #40	; 0x28
 80043aa:	443b      	add	r3, r7
 80043ac:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80043b0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80043b2:	697b      	ldr	r3, [r7, #20]
 80043b4:	4a0e      	ldr	r2, [pc, #56]	; (80043f0 <HAL_RCC_GetSysClockFreq+0xb4>)
 80043b6:	fb03 f202 	mul.w	r2, r3, r2
 80043ba:	69bb      	ldr	r3, [r7, #24]
 80043bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80043c0:	627b      	str	r3, [r7, #36]	; 0x24
 80043c2:	e004      	b.n	80043ce <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80043c4:	697b      	ldr	r3, [r7, #20]
 80043c6:	4a0b      	ldr	r2, [pc, #44]	; (80043f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80043c8:	fb02 f303 	mul.w	r3, r2, r3
 80043cc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80043ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043d0:	623b      	str	r3, [r7, #32]
      break;
 80043d2:	e002      	b.n	80043da <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80043d4:	4b06      	ldr	r3, [pc, #24]	; (80043f0 <HAL_RCC_GetSysClockFreq+0xb4>)
 80043d6:	623b      	str	r3, [r7, #32]
      break;
 80043d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80043da:	6a3b      	ldr	r3, [r7, #32]
}
 80043dc:	4618      	mov	r0, r3
 80043de:	3728      	adds	r7, #40	; 0x28
 80043e0:	46bd      	mov	sp, r7
 80043e2:	bc90      	pop	{r4, r7}
 80043e4:	4770      	bx	lr
 80043e6:	bf00      	nop
 80043e8:	08008710 	.word	0x08008710
 80043ec:	40021000 	.word	0x40021000
 80043f0:	007a1200 	.word	0x007a1200
 80043f4:	003d0900 	.word	0x003d0900

080043f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80043f8:	b480      	push	{r7}
 80043fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80043fc:	4b02      	ldr	r3, [pc, #8]	; (8004408 <HAL_RCC_GetHCLKFreq+0x10>)
 80043fe:	681b      	ldr	r3, [r3, #0]
}
 8004400:	4618      	mov	r0, r3
 8004402:	46bd      	mov	sp, r7
 8004404:	bc80      	pop	{r7}
 8004406:	4770      	bx	lr
 8004408:	20000028 	.word	0x20000028

0800440c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004410:	f7ff fff2 	bl	80043f8 <HAL_RCC_GetHCLKFreq>
 8004414:	4602      	mov	r2, r0
 8004416:	4b05      	ldr	r3, [pc, #20]	; (800442c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004418:	685b      	ldr	r3, [r3, #4]
 800441a:	0a1b      	lsrs	r3, r3, #8
 800441c:	f003 0307 	and.w	r3, r3, #7
 8004420:	4903      	ldr	r1, [pc, #12]	; (8004430 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004422:	5ccb      	ldrb	r3, [r1, r3]
 8004424:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004428:	4618      	mov	r0, r3
 800442a:	bd80      	pop	{r7, pc}
 800442c:	40021000 	.word	0x40021000
 8004430:	08008730 	.word	0x08008730

08004434 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004438:	f7ff ffde 	bl	80043f8 <HAL_RCC_GetHCLKFreq>
 800443c:	4602      	mov	r2, r0
 800443e:	4b05      	ldr	r3, [pc, #20]	; (8004454 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004440:	685b      	ldr	r3, [r3, #4]
 8004442:	0adb      	lsrs	r3, r3, #11
 8004444:	f003 0307 	and.w	r3, r3, #7
 8004448:	4903      	ldr	r1, [pc, #12]	; (8004458 <HAL_RCC_GetPCLK2Freq+0x24>)
 800444a:	5ccb      	ldrb	r3, [r1, r3]
 800444c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004450:	4618      	mov	r0, r3
 8004452:	bd80      	pop	{r7, pc}
 8004454:	40021000 	.word	0x40021000
 8004458:	08008730 	.word	0x08008730

0800445c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800445c:	b480      	push	{r7}
 800445e:	b085      	sub	sp, #20
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004464:	4b0a      	ldr	r3, [pc, #40]	; (8004490 <RCC_Delay+0x34>)
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	4a0a      	ldr	r2, [pc, #40]	; (8004494 <RCC_Delay+0x38>)
 800446a:	fba2 2303 	umull	r2, r3, r2, r3
 800446e:	0a5b      	lsrs	r3, r3, #9
 8004470:	687a      	ldr	r2, [r7, #4]
 8004472:	fb02 f303 	mul.w	r3, r2, r3
 8004476:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004478:	bf00      	nop
  }
  while (Delay --);
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	1e5a      	subs	r2, r3, #1
 800447e:	60fa      	str	r2, [r7, #12]
 8004480:	2b00      	cmp	r3, #0
 8004482:	d1f9      	bne.n	8004478 <RCC_Delay+0x1c>
}
 8004484:	bf00      	nop
 8004486:	bf00      	nop
 8004488:	3714      	adds	r7, #20
 800448a:	46bd      	mov	sp, r7
 800448c:	bc80      	pop	{r7}
 800448e:	4770      	bx	lr
 8004490:	20000028 	.word	0x20000028
 8004494:	10624dd3 	.word	0x10624dd3

08004498 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b086      	sub	sp, #24
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80044a0:	2300      	movs	r3, #0
 80044a2:	613b      	str	r3, [r7, #16]
 80044a4:	2300      	movs	r3, #0
 80044a6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f003 0301 	and.w	r3, r3, #1
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d07d      	beq.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80044b4:	2300      	movs	r3, #0
 80044b6:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044b8:	4b4f      	ldr	r3, [pc, #316]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044ba:	69db      	ldr	r3, [r3, #28]
 80044bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d10d      	bne.n	80044e0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80044c4:	4b4c      	ldr	r3, [pc, #304]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044c6:	69db      	ldr	r3, [r3, #28]
 80044c8:	4a4b      	ldr	r2, [pc, #300]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80044ce:	61d3      	str	r3, [r2, #28]
 80044d0:	4b49      	ldr	r3, [pc, #292]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044d2:	69db      	ldr	r3, [r3, #28]
 80044d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044d8:	60bb      	str	r3, [r7, #8]
 80044da:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80044dc:	2301      	movs	r3, #1
 80044de:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044e0:	4b46      	ldr	r3, [pc, #280]	; (80045fc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d118      	bne.n	800451e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80044ec:	4b43      	ldr	r3, [pc, #268]	; (80045fc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	4a42      	ldr	r2, [pc, #264]	; (80045fc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80044f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80044f6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80044f8:	f7fd fd3a 	bl	8001f70 <HAL_GetTick>
 80044fc:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044fe:	e008      	b.n	8004512 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004500:	f7fd fd36 	bl	8001f70 <HAL_GetTick>
 8004504:	4602      	mov	r2, r0
 8004506:	693b      	ldr	r3, [r7, #16]
 8004508:	1ad3      	subs	r3, r2, r3
 800450a:	2b64      	cmp	r3, #100	; 0x64
 800450c:	d901      	bls.n	8004512 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800450e:	2303      	movs	r3, #3
 8004510:	e06d      	b.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004512:	4b3a      	ldr	r3, [pc, #232]	; (80045fc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800451a:	2b00      	cmp	r3, #0
 800451c:	d0f0      	beq.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800451e:	4b36      	ldr	r3, [pc, #216]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004520:	6a1b      	ldr	r3, [r3, #32]
 8004522:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004526:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d02e      	beq.n	800458c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	685b      	ldr	r3, [r3, #4]
 8004532:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004536:	68fa      	ldr	r2, [r7, #12]
 8004538:	429a      	cmp	r2, r3
 800453a:	d027      	beq.n	800458c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800453c:	4b2e      	ldr	r3, [pc, #184]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800453e:	6a1b      	ldr	r3, [r3, #32]
 8004540:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004544:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004546:	4b2e      	ldr	r3, [pc, #184]	; (8004600 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004548:	2201      	movs	r2, #1
 800454a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800454c:	4b2c      	ldr	r3, [pc, #176]	; (8004600 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800454e:	2200      	movs	r2, #0
 8004550:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004552:	4a29      	ldr	r2, [pc, #164]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	f003 0301 	and.w	r3, r3, #1
 800455e:	2b00      	cmp	r3, #0
 8004560:	d014      	beq.n	800458c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004562:	f7fd fd05 	bl	8001f70 <HAL_GetTick>
 8004566:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004568:	e00a      	b.n	8004580 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800456a:	f7fd fd01 	bl	8001f70 <HAL_GetTick>
 800456e:	4602      	mov	r2, r0
 8004570:	693b      	ldr	r3, [r7, #16]
 8004572:	1ad3      	subs	r3, r2, r3
 8004574:	f241 3288 	movw	r2, #5000	; 0x1388
 8004578:	4293      	cmp	r3, r2
 800457a:	d901      	bls.n	8004580 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800457c:	2303      	movs	r3, #3
 800457e:	e036      	b.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004580:	4b1d      	ldr	r3, [pc, #116]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004582:	6a1b      	ldr	r3, [r3, #32]
 8004584:	f003 0302 	and.w	r3, r3, #2
 8004588:	2b00      	cmp	r3, #0
 800458a:	d0ee      	beq.n	800456a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800458c:	4b1a      	ldr	r3, [pc, #104]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800458e:	6a1b      	ldr	r3, [r3, #32]
 8004590:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	685b      	ldr	r3, [r3, #4]
 8004598:	4917      	ldr	r1, [pc, #92]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800459a:	4313      	orrs	r3, r2
 800459c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800459e:	7dfb      	ldrb	r3, [r7, #23]
 80045a0:	2b01      	cmp	r3, #1
 80045a2:	d105      	bne.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80045a4:	4b14      	ldr	r3, [pc, #80]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80045a6:	69db      	ldr	r3, [r3, #28]
 80045a8:	4a13      	ldr	r2, [pc, #76]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80045aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80045ae:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f003 0302 	and.w	r3, r3, #2
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d008      	beq.n	80045ce <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80045bc:	4b0e      	ldr	r3, [pc, #56]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80045be:	685b      	ldr	r3, [r3, #4]
 80045c0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	689b      	ldr	r3, [r3, #8]
 80045c8:	490b      	ldr	r1, [pc, #44]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80045ca:	4313      	orrs	r3, r2
 80045cc:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f003 0310 	and.w	r3, r3, #16
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d008      	beq.n	80045ec <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80045da:	4b07      	ldr	r3, [pc, #28]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80045dc:	685b      	ldr	r3, [r3, #4]
 80045de:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	68db      	ldr	r3, [r3, #12]
 80045e6:	4904      	ldr	r1, [pc, #16]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80045e8:	4313      	orrs	r3, r2
 80045ea:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80045ec:	2300      	movs	r3, #0
}
 80045ee:	4618      	mov	r0, r3
 80045f0:	3718      	adds	r7, #24
 80045f2:	46bd      	mov	sp, r7
 80045f4:	bd80      	pop	{r7, pc}
 80045f6:	bf00      	nop
 80045f8:	40021000 	.word	0x40021000
 80045fc:	40007000 	.word	0x40007000
 8004600:	42420440 	.word	0x42420440

08004604 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b082      	sub	sp, #8
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2b00      	cmp	r3, #0
 8004610:	d101      	bne.n	8004616 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004612:	2301      	movs	r3, #1
 8004614:	e041      	b.n	800469a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800461c:	b2db      	uxtb	r3, r3
 800461e:	2b00      	cmp	r3, #0
 8004620:	d106      	bne.n	8004630 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2200      	movs	r2, #0
 8004626:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800462a:	6878      	ldr	r0, [r7, #4]
 800462c:	f7fd f954 	bl	80018d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2202      	movs	r2, #2
 8004634:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681a      	ldr	r2, [r3, #0]
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	3304      	adds	r3, #4
 8004640:	4619      	mov	r1, r3
 8004642:	4610      	mov	r0, r2
 8004644:	f000 faba 	bl	8004bbc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2201      	movs	r2, #1
 800464c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2201      	movs	r2, #1
 8004654:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2201      	movs	r2, #1
 800465c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2201      	movs	r2, #1
 8004664:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2201      	movs	r2, #1
 800466c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2201      	movs	r2, #1
 8004674:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2201      	movs	r2, #1
 800467c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2201      	movs	r2, #1
 8004684:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2201      	movs	r2, #1
 800468c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2201      	movs	r2, #1
 8004694:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004698:	2300      	movs	r3, #0
}
 800469a:	4618      	mov	r0, r3
 800469c:	3708      	adds	r7, #8
 800469e:	46bd      	mov	sp, r7
 80046a0:	bd80      	pop	{r7, pc}
	...

080046a4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80046a4:	b480      	push	{r7}
 80046a6:	b085      	sub	sp, #20
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046b2:	b2db      	uxtb	r3, r3
 80046b4:	2b01      	cmp	r3, #1
 80046b6:	d001      	beq.n	80046bc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80046b8:	2301      	movs	r3, #1
 80046ba:	e032      	b.n	8004722 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2202      	movs	r2, #2
 80046c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	4a18      	ldr	r2, [pc, #96]	; (800472c <HAL_TIM_Base_Start+0x88>)
 80046ca:	4293      	cmp	r3, r2
 80046cc:	d00e      	beq.n	80046ec <HAL_TIM_Base_Start+0x48>
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046d6:	d009      	beq.n	80046ec <HAL_TIM_Base_Start+0x48>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	4a14      	ldr	r2, [pc, #80]	; (8004730 <HAL_TIM_Base_Start+0x8c>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d004      	beq.n	80046ec <HAL_TIM_Base_Start+0x48>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	4a13      	ldr	r2, [pc, #76]	; (8004734 <HAL_TIM_Base_Start+0x90>)
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d111      	bne.n	8004710 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	689b      	ldr	r3, [r3, #8]
 80046f2:	f003 0307 	and.w	r3, r3, #7
 80046f6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	2b06      	cmp	r3, #6
 80046fc:	d010      	beq.n	8004720 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	681a      	ldr	r2, [r3, #0]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f042 0201 	orr.w	r2, r2, #1
 800470c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800470e:	e007      	b.n	8004720 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	681a      	ldr	r2, [r3, #0]
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f042 0201 	orr.w	r2, r2, #1
 800471e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004720:	2300      	movs	r3, #0
}
 8004722:	4618      	mov	r0, r3
 8004724:	3714      	adds	r7, #20
 8004726:	46bd      	mov	sp, r7
 8004728:	bc80      	pop	{r7}
 800472a:	4770      	bx	lr
 800472c:	40012c00 	.word	0x40012c00
 8004730:	40000400 	.word	0x40000400
 8004734:	40000800 	.word	0x40000800

08004738 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004738:	b480      	push	{r7}
 800473a:	b085      	sub	sp, #20
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004746:	b2db      	uxtb	r3, r3
 8004748:	2b01      	cmp	r3, #1
 800474a:	d001      	beq.n	8004750 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800474c:	2301      	movs	r3, #1
 800474e:	e03a      	b.n	80047c6 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2202      	movs	r2, #2
 8004754:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	68da      	ldr	r2, [r3, #12]
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f042 0201 	orr.w	r2, r2, #1
 8004766:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	4a18      	ldr	r2, [pc, #96]	; (80047d0 <HAL_TIM_Base_Start_IT+0x98>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d00e      	beq.n	8004790 <HAL_TIM_Base_Start_IT+0x58>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800477a:	d009      	beq.n	8004790 <HAL_TIM_Base_Start_IT+0x58>
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4a14      	ldr	r2, [pc, #80]	; (80047d4 <HAL_TIM_Base_Start_IT+0x9c>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d004      	beq.n	8004790 <HAL_TIM_Base_Start_IT+0x58>
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	4a13      	ldr	r2, [pc, #76]	; (80047d8 <HAL_TIM_Base_Start_IT+0xa0>)
 800478c:	4293      	cmp	r3, r2
 800478e:	d111      	bne.n	80047b4 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	689b      	ldr	r3, [r3, #8]
 8004796:	f003 0307 	and.w	r3, r3, #7
 800479a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	2b06      	cmp	r3, #6
 80047a0:	d010      	beq.n	80047c4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	681a      	ldr	r2, [r3, #0]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f042 0201 	orr.w	r2, r2, #1
 80047b0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047b2:	e007      	b.n	80047c4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	681a      	ldr	r2, [r3, #0]
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f042 0201 	orr.w	r2, r2, #1
 80047c2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80047c4:	2300      	movs	r3, #0
}
 80047c6:	4618      	mov	r0, r3
 80047c8:	3714      	adds	r7, #20
 80047ca:	46bd      	mov	sp, r7
 80047cc:	bc80      	pop	{r7}
 80047ce:	4770      	bx	lr
 80047d0:	40012c00 	.word	0x40012c00
 80047d4:	40000400 	.word	0x40000400
 80047d8:	40000800 	.word	0x40000800

080047dc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b082      	sub	sp, #8
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	691b      	ldr	r3, [r3, #16]
 80047ea:	f003 0302 	and.w	r3, r3, #2
 80047ee:	2b02      	cmp	r3, #2
 80047f0:	d122      	bne.n	8004838 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	68db      	ldr	r3, [r3, #12]
 80047f8:	f003 0302 	and.w	r3, r3, #2
 80047fc:	2b02      	cmp	r3, #2
 80047fe:	d11b      	bne.n	8004838 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f06f 0202 	mvn.w	r2, #2
 8004808:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2201      	movs	r2, #1
 800480e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	699b      	ldr	r3, [r3, #24]
 8004816:	f003 0303 	and.w	r3, r3, #3
 800481a:	2b00      	cmp	r3, #0
 800481c:	d003      	beq.n	8004826 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800481e:	6878      	ldr	r0, [r7, #4]
 8004820:	f000 f9b1 	bl	8004b86 <HAL_TIM_IC_CaptureCallback>
 8004824:	e005      	b.n	8004832 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004826:	6878      	ldr	r0, [r7, #4]
 8004828:	f000 f9a4 	bl	8004b74 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800482c:	6878      	ldr	r0, [r7, #4]
 800482e:	f000 f9b3 	bl	8004b98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2200      	movs	r2, #0
 8004836:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	691b      	ldr	r3, [r3, #16]
 800483e:	f003 0304 	and.w	r3, r3, #4
 8004842:	2b04      	cmp	r3, #4
 8004844:	d122      	bne.n	800488c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	68db      	ldr	r3, [r3, #12]
 800484c:	f003 0304 	and.w	r3, r3, #4
 8004850:	2b04      	cmp	r3, #4
 8004852:	d11b      	bne.n	800488c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f06f 0204 	mvn.w	r2, #4
 800485c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2202      	movs	r2, #2
 8004862:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	699b      	ldr	r3, [r3, #24]
 800486a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800486e:	2b00      	cmp	r3, #0
 8004870:	d003      	beq.n	800487a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004872:	6878      	ldr	r0, [r7, #4]
 8004874:	f000 f987 	bl	8004b86 <HAL_TIM_IC_CaptureCallback>
 8004878:	e005      	b.n	8004886 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800487a:	6878      	ldr	r0, [r7, #4]
 800487c:	f000 f97a 	bl	8004b74 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004880:	6878      	ldr	r0, [r7, #4]
 8004882:	f000 f989 	bl	8004b98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2200      	movs	r2, #0
 800488a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	691b      	ldr	r3, [r3, #16]
 8004892:	f003 0308 	and.w	r3, r3, #8
 8004896:	2b08      	cmp	r3, #8
 8004898:	d122      	bne.n	80048e0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	68db      	ldr	r3, [r3, #12]
 80048a0:	f003 0308 	and.w	r3, r3, #8
 80048a4:	2b08      	cmp	r3, #8
 80048a6:	d11b      	bne.n	80048e0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f06f 0208 	mvn.w	r2, #8
 80048b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2204      	movs	r2, #4
 80048b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	69db      	ldr	r3, [r3, #28]
 80048be:	f003 0303 	and.w	r3, r3, #3
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d003      	beq.n	80048ce <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80048c6:	6878      	ldr	r0, [r7, #4]
 80048c8:	f000 f95d 	bl	8004b86 <HAL_TIM_IC_CaptureCallback>
 80048cc:	e005      	b.n	80048da <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048ce:	6878      	ldr	r0, [r7, #4]
 80048d0:	f000 f950 	bl	8004b74 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048d4:	6878      	ldr	r0, [r7, #4]
 80048d6:	f000 f95f 	bl	8004b98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2200      	movs	r2, #0
 80048de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	691b      	ldr	r3, [r3, #16]
 80048e6:	f003 0310 	and.w	r3, r3, #16
 80048ea:	2b10      	cmp	r3, #16
 80048ec:	d122      	bne.n	8004934 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	68db      	ldr	r3, [r3, #12]
 80048f4:	f003 0310 	and.w	r3, r3, #16
 80048f8:	2b10      	cmp	r3, #16
 80048fa:	d11b      	bne.n	8004934 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f06f 0210 	mvn.w	r2, #16
 8004904:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	2208      	movs	r2, #8
 800490a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	69db      	ldr	r3, [r3, #28]
 8004912:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004916:	2b00      	cmp	r3, #0
 8004918:	d003      	beq.n	8004922 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800491a:	6878      	ldr	r0, [r7, #4]
 800491c:	f000 f933 	bl	8004b86 <HAL_TIM_IC_CaptureCallback>
 8004920:	e005      	b.n	800492e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004922:	6878      	ldr	r0, [r7, #4]
 8004924:	f000 f926 	bl	8004b74 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004928:	6878      	ldr	r0, [r7, #4]
 800492a:	f000 f935 	bl	8004b98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	2200      	movs	r2, #0
 8004932:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	691b      	ldr	r3, [r3, #16]
 800493a:	f003 0301 	and.w	r3, r3, #1
 800493e:	2b01      	cmp	r3, #1
 8004940:	d10e      	bne.n	8004960 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	68db      	ldr	r3, [r3, #12]
 8004948:	f003 0301 	and.w	r3, r3, #1
 800494c:	2b01      	cmp	r3, #1
 800494e:	d107      	bne.n	8004960 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f06f 0201 	mvn.w	r2, #1
 8004958:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800495a:	6878      	ldr	r0, [r7, #4]
 800495c:	f7fd f9ea 	bl	8001d34 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	691b      	ldr	r3, [r3, #16]
 8004966:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800496a:	2b80      	cmp	r3, #128	; 0x80
 800496c:	d10e      	bne.n	800498c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	68db      	ldr	r3, [r3, #12]
 8004974:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004978:	2b80      	cmp	r3, #128	; 0x80
 800497a:	d107      	bne.n	800498c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004984:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004986:	6878      	ldr	r0, [r7, #4]
 8004988:	f000 fa77 	bl	8004e7a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	691b      	ldr	r3, [r3, #16]
 8004992:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004996:	2b40      	cmp	r3, #64	; 0x40
 8004998:	d10e      	bne.n	80049b8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	68db      	ldr	r3, [r3, #12]
 80049a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049a4:	2b40      	cmp	r3, #64	; 0x40
 80049a6:	d107      	bne.n	80049b8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80049b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80049b2:	6878      	ldr	r0, [r7, #4]
 80049b4:	f000 f8f9 	bl	8004baa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	691b      	ldr	r3, [r3, #16]
 80049be:	f003 0320 	and.w	r3, r3, #32
 80049c2:	2b20      	cmp	r3, #32
 80049c4:	d10e      	bne.n	80049e4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	68db      	ldr	r3, [r3, #12]
 80049cc:	f003 0320 	and.w	r3, r3, #32
 80049d0:	2b20      	cmp	r3, #32
 80049d2:	d107      	bne.n	80049e4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f06f 0220 	mvn.w	r2, #32
 80049dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80049de:	6878      	ldr	r0, [r7, #4]
 80049e0:	f000 fa42 	bl	8004e68 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80049e4:	bf00      	nop
 80049e6:	3708      	adds	r7, #8
 80049e8:	46bd      	mov	sp, r7
 80049ea:	bd80      	pop	{r7, pc}

080049ec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b084      	sub	sp, #16
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
 80049f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80049fc:	2b01      	cmp	r3, #1
 80049fe:	d101      	bne.n	8004a04 <HAL_TIM_ConfigClockSource+0x18>
 8004a00:	2302      	movs	r3, #2
 8004a02:	e0b3      	b.n	8004b6c <HAL_TIM_ConfigClockSource+0x180>
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2201      	movs	r2, #1
 8004a08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2202      	movs	r2, #2
 8004a10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	689b      	ldr	r3, [r3, #8]
 8004a1a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004a22:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004a2a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	68fa      	ldr	r2, [r7, #12]
 8004a32:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a3c:	d03e      	beq.n	8004abc <HAL_TIM_ConfigClockSource+0xd0>
 8004a3e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a42:	f200 8087 	bhi.w	8004b54 <HAL_TIM_ConfigClockSource+0x168>
 8004a46:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a4a:	f000 8085 	beq.w	8004b58 <HAL_TIM_ConfigClockSource+0x16c>
 8004a4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a52:	d87f      	bhi.n	8004b54 <HAL_TIM_ConfigClockSource+0x168>
 8004a54:	2b70      	cmp	r3, #112	; 0x70
 8004a56:	d01a      	beq.n	8004a8e <HAL_TIM_ConfigClockSource+0xa2>
 8004a58:	2b70      	cmp	r3, #112	; 0x70
 8004a5a:	d87b      	bhi.n	8004b54 <HAL_TIM_ConfigClockSource+0x168>
 8004a5c:	2b60      	cmp	r3, #96	; 0x60
 8004a5e:	d050      	beq.n	8004b02 <HAL_TIM_ConfigClockSource+0x116>
 8004a60:	2b60      	cmp	r3, #96	; 0x60
 8004a62:	d877      	bhi.n	8004b54 <HAL_TIM_ConfigClockSource+0x168>
 8004a64:	2b50      	cmp	r3, #80	; 0x50
 8004a66:	d03c      	beq.n	8004ae2 <HAL_TIM_ConfigClockSource+0xf6>
 8004a68:	2b50      	cmp	r3, #80	; 0x50
 8004a6a:	d873      	bhi.n	8004b54 <HAL_TIM_ConfigClockSource+0x168>
 8004a6c:	2b40      	cmp	r3, #64	; 0x40
 8004a6e:	d058      	beq.n	8004b22 <HAL_TIM_ConfigClockSource+0x136>
 8004a70:	2b40      	cmp	r3, #64	; 0x40
 8004a72:	d86f      	bhi.n	8004b54 <HAL_TIM_ConfigClockSource+0x168>
 8004a74:	2b30      	cmp	r3, #48	; 0x30
 8004a76:	d064      	beq.n	8004b42 <HAL_TIM_ConfigClockSource+0x156>
 8004a78:	2b30      	cmp	r3, #48	; 0x30
 8004a7a:	d86b      	bhi.n	8004b54 <HAL_TIM_ConfigClockSource+0x168>
 8004a7c:	2b20      	cmp	r3, #32
 8004a7e:	d060      	beq.n	8004b42 <HAL_TIM_ConfigClockSource+0x156>
 8004a80:	2b20      	cmp	r3, #32
 8004a82:	d867      	bhi.n	8004b54 <HAL_TIM_ConfigClockSource+0x168>
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d05c      	beq.n	8004b42 <HAL_TIM_ConfigClockSource+0x156>
 8004a88:	2b10      	cmp	r3, #16
 8004a8a:	d05a      	beq.n	8004b42 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004a8c:	e062      	b.n	8004b54 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6818      	ldr	r0, [r3, #0]
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	6899      	ldr	r1, [r3, #8]
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	685a      	ldr	r2, [r3, #4]
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	68db      	ldr	r3, [r3, #12]
 8004a9e:	f000 f966 	bl	8004d6e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	689b      	ldr	r3, [r3, #8]
 8004aa8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004ab0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	68fa      	ldr	r2, [r7, #12]
 8004ab8:	609a      	str	r2, [r3, #8]
      break;
 8004aba:	e04e      	b.n	8004b5a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	6818      	ldr	r0, [r3, #0]
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	6899      	ldr	r1, [r3, #8]
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	685a      	ldr	r2, [r3, #4]
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	68db      	ldr	r3, [r3, #12]
 8004acc:	f000 f94f 	bl	8004d6e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	689a      	ldr	r2, [r3, #8]
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004ade:	609a      	str	r2, [r3, #8]
      break;
 8004ae0:	e03b      	b.n	8004b5a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6818      	ldr	r0, [r3, #0]
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	6859      	ldr	r1, [r3, #4]
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	68db      	ldr	r3, [r3, #12]
 8004aee:	461a      	mov	r2, r3
 8004af0:	f000 f8c6 	bl	8004c80 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	2150      	movs	r1, #80	; 0x50
 8004afa:	4618      	mov	r0, r3
 8004afc:	f000 f91d 	bl	8004d3a <TIM_ITRx_SetConfig>
      break;
 8004b00:	e02b      	b.n	8004b5a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6818      	ldr	r0, [r3, #0]
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	6859      	ldr	r1, [r3, #4]
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	68db      	ldr	r3, [r3, #12]
 8004b0e:	461a      	mov	r2, r3
 8004b10:	f000 f8e4 	bl	8004cdc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	2160      	movs	r1, #96	; 0x60
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	f000 f90d 	bl	8004d3a <TIM_ITRx_SetConfig>
      break;
 8004b20:	e01b      	b.n	8004b5a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6818      	ldr	r0, [r3, #0]
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	6859      	ldr	r1, [r3, #4]
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	68db      	ldr	r3, [r3, #12]
 8004b2e:	461a      	mov	r2, r3
 8004b30:	f000 f8a6 	bl	8004c80 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	2140      	movs	r1, #64	; 0x40
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	f000 f8fd 	bl	8004d3a <TIM_ITRx_SetConfig>
      break;
 8004b40:	e00b      	b.n	8004b5a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681a      	ldr	r2, [r3, #0]
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	4619      	mov	r1, r3
 8004b4c:	4610      	mov	r0, r2
 8004b4e:	f000 f8f4 	bl	8004d3a <TIM_ITRx_SetConfig>
        break;
 8004b52:	e002      	b.n	8004b5a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004b54:	bf00      	nop
 8004b56:	e000      	b.n	8004b5a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004b58:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2201      	movs	r2, #1
 8004b5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2200      	movs	r2, #0
 8004b66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004b6a:	2300      	movs	r3, #0
}
 8004b6c:	4618      	mov	r0, r3
 8004b6e:	3710      	adds	r7, #16
 8004b70:	46bd      	mov	sp, r7
 8004b72:	bd80      	pop	{r7, pc}

08004b74 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004b74:	b480      	push	{r7}
 8004b76:	b083      	sub	sp, #12
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004b7c:	bf00      	nop
 8004b7e:	370c      	adds	r7, #12
 8004b80:	46bd      	mov	sp, r7
 8004b82:	bc80      	pop	{r7}
 8004b84:	4770      	bx	lr

08004b86 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004b86:	b480      	push	{r7}
 8004b88:	b083      	sub	sp, #12
 8004b8a:	af00      	add	r7, sp, #0
 8004b8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004b8e:	bf00      	nop
 8004b90:	370c      	adds	r7, #12
 8004b92:	46bd      	mov	sp, r7
 8004b94:	bc80      	pop	{r7}
 8004b96:	4770      	bx	lr

08004b98 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004b98:	b480      	push	{r7}
 8004b9a:	b083      	sub	sp, #12
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004ba0:	bf00      	nop
 8004ba2:	370c      	adds	r7, #12
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	bc80      	pop	{r7}
 8004ba8:	4770      	bx	lr

08004baa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004baa:	b480      	push	{r7}
 8004bac:	b083      	sub	sp, #12
 8004bae:	af00      	add	r7, sp, #0
 8004bb0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004bb2:	bf00      	nop
 8004bb4:	370c      	adds	r7, #12
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	bc80      	pop	{r7}
 8004bba:	4770      	bx	lr

08004bbc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004bbc:	b480      	push	{r7}
 8004bbe:	b085      	sub	sp, #20
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
 8004bc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	4a29      	ldr	r2, [pc, #164]	; (8004c74 <TIM_Base_SetConfig+0xb8>)
 8004bd0:	4293      	cmp	r3, r2
 8004bd2:	d00b      	beq.n	8004bec <TIM_Base_SetConfig+0x30>
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004bda:	d007      	beq.n	8004bec <TIM_Base_SetConfig+0x30>
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	4a26      	ldr	r2, [pc, #152]	; (8004c78 <TIM_Base_SetConfig+0xbc>)
 8004be0:	4293      	cmp	r3, r2
 8004be2:	d003      	beq.n	8004bec <TIM_Base_SetConfig+0x30>
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	4a25      	ldr	r2, [pc, #148]	; (8004c7c <TIM_Base_SetConfig+0xc0>)
 8004be8:	4293      	cmp	r3, r2
 8004bea:	d108      	bne.n	8004bfe <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bf2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004bf4:	683b      	ldr	r3, [r7, #0]
 8004bf6:	685b      	ldr	r3, [r3, #4]
 8004bf8:	68fa      	ldr	r2, [r7, #12]
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	4a1c      	ldr	r2, [pc, #112]	; (8004c74 <TIM_Base_SetConfig+0xb8>)
 8004c02:	4293      	cmp	r3, r2
 8004c04:	d00b      	beq.n	8004c1e <TIM_Base_SetConfig+0x62>
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c0c:	d007      	beq.n	8004c1e <TIM_Base_SetConfig+0x62>
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	4a19      	ldr	r2, [pc, #100]	; (8004c78 <TIM_Base_SetConfig+0xbc>)
 8004c12:	4293      	cmp	r3, r2
 8004c14:	d003      	beq.n	8004c1e <TIM_Base_SetConfig+0x62>
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	4a18      	ldr	r2, [pc, #96]	; (8004c7c <TIM_Base_SetConfig+0xc0>)
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	d108      	bne.n	8004c30 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c24:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	68db      	ldr	r3, [r3, #12]
 8004c2a:	68fa      	ldr	r2, [r7, #12]
 8004c2c:	4313      	orrs	r3, r2
 8004c2e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	695b      	ldr	r3, [r3, #20]
 8004c3a:	4313      	orrs	r3, r2
 8004c3c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	68fa      	ldr	r2, [r7, #12]
 8004c42:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	689a      	ldr	r2, [r3, #8]
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	681a      	ldr	r2, [r3, #0]
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	4a07      	ldr	r2, [pc, #28]	; (8004c74 <TIM_Base_SetConfig+0xb8>)
 8004c58:	4293      	cmp	r3, r2
 8004c5a:	d103      	bne.n	8004c64 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	691a      	ldr	r2, [r3, #16]
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2201      	movs	r2, #1
 8004c68:	615a      	str	r2, [r3, #20]
}
 8004c6a:	bf00      	nop
 8004c6c:	3714      	adds	r7, #20
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	bc80      	pop	{r7}
 8004c72:	4770      	bx	lr
 8004c74:	40012c00 	.word	0x40012c00
 8004c78:	40000400 	.word	0x40000400
 8004c7c:	40000800 	.word	0x40000800

08004c80 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c80:	b480      	push	{r7}
 8004c82:	b087      	sub	sp, #28
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	60f8      	str	r0, [r7, #12]
 8004c88:	60b9      	str	r1, [r7, #8]
 8004c8a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	6a1b      	ldr	r3, [r3, #32]
 8004c90:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	6a1b      	ldr	r3, [r3, #32]
 8004c96:	f023 0201 	bic.w	r2, r3, #1
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	699b      	ldr	r3, [r3, #24]
 8004ca2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004ca4:	693b      	ldr	r3, [r7, #16]
 8004ca6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004caa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	011b      	lsls	r3, r3, #4
 8004cb0:	693a      	ldr	r2, [r7, #16]
 8004cb2:	4313      	orrs	r3, r2
 8004cb4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004cb6:	697b      	ldr	r3, [r7, #20]
 8004cb8:	f023 030a 	bic.w	r3, r3, #10
 8004cbc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004cbe:	697a      	ldr	r2, [r7, #20]
 8004cc0:	68bb      	ldr	r3, [r7, #8]
 8004cc2:	4313      	orrs	r3, r2
 8004cc4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	693a      	ldr	r2, [r7, #16]
 8004cca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	697a      	ldr	r2, [r7, #20]
 8004cd0:	621a      	str	r2, [r3, #32]
}
 8004cd2:	bf00      	nop
 8004cd4:	371c      	adds	r7, #28
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	bc80      	pop	{r7}
 8004cda:	4770      	bx	lr

08004cdc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004cdc:	b480      	push	{r7}
 8004cde:	b087      	sub	sp, #28
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	60f8      	str	r0, [r7, #12]
 8004ce4:	60b9      	str	r1, [r7, #8]
 8004ce6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	6a1b      	ldr	r3, [r3, #32]
 8004cec:	f023 0210 	bic.w	r2, r3, #16
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	699b      	ldr	r3, [r3, #24]
 8004cf8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	6a1b      	ldr	r3, [r3, #32]
 8004cfe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004d00:	697b      	ldr	r3, [r7, #20]
 8004d02:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004d06:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	031b      	lsls	r3, r3, #12
 8004d0c:	697a      	ldr	r2, [r7, #20]
 8004d0e:	4313      	orrs	r3, r2
 8004d10:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004d12:	693b      	ldr	r3, [r7, #16]
 8004d14:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004d18:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004d1a:	68bb      	ldr	r3, [r7, #8]
 8004d1c:	011b      	lsls	r3, r3, #4
 8004d1e:	693a      	ldr	r2, [r7, #16]
 8004d20:	4313      	orrs	r3, r2
 8004d22:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	697a      	ldr	r2, [r7, #20]
 8004d28:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	693a      	ldr	r2, [r7, #16]
 8004d2e:	621a      	str	r2, [r3, #32]
}
 8004d30:	bf00      	nop
 8004d32:	371c      	adds	r7, #28
 8004d34:	46bd      	mov	sp, r7
 8004d36:	bc80      	pop	{r7}
 8004d38:	4770      	bx	lr

08004d3a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004d3a:	b480      	push	{r7}
 8004d3c:	b085      	sub	sp, #20
 8004d3e:	af00      	add	r7, sp, #0
 8004d40:	6078      	str	r0, [r7, #4]
 8004d42:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	689b      	ldr	r3, [r3, #8]
 8004d48:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d50:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004d52:	683a      	ldr	r2, [r7, #0]
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	4313      	orrs	r3, r2
 8004d58:	f043 0307 	orr.w	r3, r3, #7
 8004d5c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	68fa      	ldr	r2, [r7, #12]
 8004d62:	609a      	str	r2, [r3, #8]
}
 8004d64:	bf00      	nop
 8004d66:	3714      	adds	r7, #20
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	bc80      	pop	{r7}
 8004d6c:	4770      	bx	lr

08004d6e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004d6e:	b480      	push	{r7}
 8004d70:	b087      	sub	sp, #28
 8004d72:	af00      	add	r7, sp, #0
 8004d74:	60f8      	str	r0, [r7, #12]
 8004d76:	60b9      	str	r1, [r7, #8]
 8004d78:	607a      	str	r2, [r7, #4]
 8004d7a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	689b      	ldr	r3, [r3, #8]
 8004d80:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004d82:	697b      	ldr	r3, [r7, #20]
 8004d84:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004d88:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	021a      	lsls	r2, r3, #8
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	431a      	orrs	r2, r3
 8004d92:	68bb      	ldr	r3, [r7, #8]
 8004d94:	4313      	orrs	r3, r2
 8004d96:	697a      	ldr	r2, [r7, #20]
 8004d98:	4313      	orrs	r3, r2
 8004d9a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	697a      	ldr	r2, [r7, #20]
 8004da0:	609a      	str	r2, [r3, #8]
}
 8004da2:	bf00      	nop
 8004da4:	371c      	adds	r7, #28
 8004da6:	46bd      	mov	sp, r7
 8004da8:	bc80      	pop	{r7}
 8004daa:	4770      	bx	lr

08004dac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004dac:	b480      	push	{r7}
 8004dae:	b085      	sub	sp, #20
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
 8004db4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004dbc:	2b01      	cmp	r3, #1
 8004dbe:	d101      	bne.n	8004dc4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004dc0:	2302      	movs	r3, #2
 8004dc2:	e046      	b.n	8004e52 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2201      	movs	r2, #1
 8004dc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2202      	movs	r2, #2
 8004dd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	685b      	ldr	r3, [r3, #4]
 8004dda:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	689b      	ldr	r3, [r3, #8]
 8004de2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004dea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004dec:	683b      	ldr	r3, [r7, #0]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	68fa      	ldr	r2, [r7, #12]
 8004df2:	4313      	orrs	r3, r2
 8004df4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	68fa      	ldr	r2, [r7, #12]
 8004dfc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	4a16      	ldr	r2, [pc, #88]	; (8004e5c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004e04:	4293      	cmp	r3, r2
 8004e06:	d00e      	beq.n	8004e26 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e10:	d009      	beq.n	8004e26 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	4a12      	ldr	r2, [pc, #72]	; (8004e60 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004e18:	4293      	cmp	r3, r2
 8004e1a:	d004      	beq.n	8004e26 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	4a10      	ldr	r2, [pc, #64]	; (8004e64 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d10c      	bne.n	8004e40 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004e26:	68bb      	ldr	r3, [r7, #8]
 8004e28:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004e2c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	685b      	ldr	r3, [r3, #4]
 8004e32:	68ba      	ldr	r2, [r7, #8]
 8004e34:	4313      	orrs	r3, r2
 8004e36:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	68ba      	ldr	r2, [r7, #8]
 8004e3e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2201      	movs	r2, #1
 8004e44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004e50:	2300      	movs	r3, #0
}
 8004e52:	4618      	mov	r0, r3
 8004e54:	3714      	adds	r7, #20
 8004e56:	46bd      	mov	sp, r7
 8004e58:	bc80      	pop	{r7}
 8004e5a:	4770      	bx	lr
 8004e5c:	40012c00 	.word	0x40012c00
 8004e60:	40000400 	.word	0x40000400
 8004e64:	40000800 	.word	0x40000800

08004e68 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004e68:	b480      	push	{r7}
 8004e6a:	b083      	sub	sp, #12
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004e70:	bf00      	nop
 8004e72:	370c      	adds	r7, #12
 8004e74:	46bd      	mov	sp, r7
 8004e76:	bc80      	pop	{r7}
 8004e78:	4770      	bx	lr

08004e7a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004e7a:	b480      	push	{r7}
 8004e7c:	b083      	sub	sp, #12
 8004e7e:	af00      	add	r7, sp, #0
 8004e80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004e82:	bf00      	nop
 8004e84:	370c      	adds	r7, #12
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bc80      	pop	{r7}
 8004e8a:	4770      	bx	lr

08004e8c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b082      	sub	sp, #8
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d101      	bne.n	8004e9e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	e03f      	b.n	8004f1e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ea4:	b2db      	uxtb	r3, r3
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d106      	bne.n	8004eb8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2200      	movs	r2, #0
 8004eae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004eb2:	6878      	ldr	r0, [r7, #4]
 8004eb4:	f7fc fd48 	bl	8001948 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2224      	movs	r2, #36	; 0x24
 8004ebc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	68da      	ldr	r2, [r3, #12]
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004ece:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004ed0:	6878      	ldr	r0, [r7, #4]
 8004ed2:	f000 fc1d 	bl	8005710 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	691a      	ldr	r2, [r3, #16]
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004ee4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	695a      	ldr	r2, [r3, #20]
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004ef4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	68da      	ldr	r2, [r3, #12]
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004f04:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2200      	movs	r2, #0
 8004f0a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2220      	movs	r2, #32
 8004f10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2220      	movs	r2, #32
 8004f18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004f1c:	2300      	movs	r3, #0
}
 8004f1e:	4618      	mov	r0, r3
 8004f20:	3708      	adds	r7, #8
 8004f22:	46bd      	mov	sp, r7
 8004f24:	bd80      	pop	{r7, pc}

08004f26 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f26:	b580      	push	{r7, lr}
 8004f28:	b08a      	sub	sp, #40	; 0x28
 8004f2a:	af02      	add	r7, sp, #8
 8004f2c:	60f8      	str	r0, [r7, #12]
 8004f2e:	60b9      	str	r1, [r7, #8]
 8004f30:	603b      	str	r3, [r7, #0]
 8004f32:	4613      	mov	r3, r2
 8004f34:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004f36:	2300      	movs	r3, #0
 8004f38:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f40:	b2db      	uxtb	r3, r3
 8004f42:	2b20      	cmp	r3, #32
 8004f44:	d17c      	bne.n	8005040 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f46:	68bb      	ldr	r3, [r7, #8]
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d002      	beq.n	8004f52 <HAL_UART_Transmit+0x2c>
 8004f4c:	88fb      	ldrh	r3, [r7, #6]
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d101      	bne.n	8004f56 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004f52:	2301      	movs	r3, #1
 8004f54:	e075      	b.n	8005042 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f5c:	2b01      	cmp	r3, #1
 8004f5e:	d101      	bne.n	8004f64 <HAL_UART_Transmit+0x3e>
 8004f60:	2302      	movs	r3, #2
 8004f62:	e06e      	b.n	8005042 <HAL_UART_Transmit+0x11c>
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	2201      	movs	r2, #1
 8004f68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	2200      	movs	r2, #0
 8004f70:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	2221      	movs	r2, #33	; 0x21
 8004f76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004f7a:	f7fc fff9 	bl	8001f70 <HAL_GetTick>
 8004f7e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	88fa      	ldrh	r2, [r7, #6]
 8004f84:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	88fa      	ldrh	r2, [r7, #6]
 8004f8a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	689b      	ldr	r3, [r3, #8]
 8004f90:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f94:	d108      	bne.n	8004fa8 <HAL_UART_Transmit+0x82>
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	691b      	ldr	r3, [r3, #16]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d104      	bne.n	8004fa8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004fa2:	68bb      	ldr	r3, [r7, #8]
 8004fa4:	61bb      	str	r3, [r7, #24]
 8004fa6:	e003      	b.n	8004fb0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004fa8:	68bb      	ldr	r3, [r7, #8]
 8004faa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004fac:	2300      	movs	r3, #0
 8004fae:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004fb8:	e02a      	b.n	8005010 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	9300      	str	r3, [sp, #0]
 8004fbe:	697b      	ldr	r3, [r7, #20]
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	2180      	movs	r1, #128	; 0x80
 8004fc4:	68f8      	ldr	r0, [r7, #12]
 8004fc6:	f000 fa08 	bl	80053da <UART_WaitOnFlagUntilTimeout>
 8004fca:	4603      	mov	r3, r0
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d001      	beq.n	8004fd4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004fd0:	2303      	movs	r3, #3
 8004fd2:	e036      	b.n	8005042 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004fd4:	69fb      	ldr	r3, [r7, #28]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d10b      	bne.n	8004ff2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004fda:	69bb      	ldr	r3, [r7, #24]
 8004fdc:	881b      	ldrh	r3, [r3, #0]
 8004fde:	461a      	mov	r2, r3
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004fe8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004fea:	69bb      	ldr	r3, [r7, #24]
 8004fec:	3302      	adds	r3, #2
 8004fee:	61bb      	str	r3, [r7, #24]
 8004ff0:	e007      	b.n	8005002 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004ff2:	69fb      	ldr	r3, [r7, #28]
 8004ff4:	781a      	ldrb	r2, [r3, #0]
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004ffc:	69fb      	ldr	r3, [r7, #28]
 8004ffe:	3301      	adds	r3, #1
 8005000:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005006:	b29b      	uxth	r3, r3
 8005008:	3b01      	subs	r3, #1
 800500a:	b29a      	uxth	r2, r3
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005014:	b29b      	uxth	r3, r3
 8005016:	2b00      	cmp	r3, #0
 8005018:	d1cf      	bne.n	8004fba <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	9300      	str	r3, [sp, #0]
 800501e:	697b      	ldr	r3, [r7, #20]
 8005020:	2200      	movs	r2, #0
 8005022:	2140      	movs	r1, #64	; 0x40
 8005024:	68f8      	ldr	r0, [r7, #12]
 8005026:	f000 f9d8 	bl	80053da <UART_WaitOnFlagUntilTimeout>
 800502a:	4603      	mov	r3, r0
 800502c:	2b00      	cmp	r3, #0
 800502e:	d001      	beq.n	8005034 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005030:	2303      	movs	r3, #3
 8005032:	e006      	b.n	8005042 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	2220      	movs	r2, #32
 8005038:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800503c:	2300      	movs	r3, #0
 800503e:	e000      	b.n	8005042 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005040:	2302      	movs	r3, #2
  }
}
 8005042:	4618      	mov	r0, r3
 8005044:	3720      	adds	r7, #32
 8005046:	46bd      	mov	sp, r7
 8005048:	bd80      	pop	{r7, pc}
	...

0800504c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800504c:	b580      	push	{r7, lr}
 800504e:	b08a      	sub	sp, #40	; 0x28
 8005050:	af00      	add	r7, sp, #0
 8005052:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	68db      	ldr	r3, [r3, #12]
 8005062:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	695b      	ldr	r3, [r3, #20]
 800506a:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 800506c:	2300      	movs	r3, #0
 800506e:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8005070:	2300      	movs	r3, #0
 8005072:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005076:	f003 030f 	and.w	r3, r3, #15
 800507a:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 800507c:	69bb      	ldr	r3, [r7, #24]
 800507e:	2b00      	cmp	r3, #0
 8005080:	d10d      	bne.n	800509e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005082:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005084:	f003 0320 	and.w	r3, r3, #32
 8005088:	2b00      	cmp	r3, #0
 800508a:	d008      	beq.n	800509e <HAL_UART_IRQHandler+0x52>
 800508c:	6a3b      	ldr	r3, [r7, #32]
 800508e:	f003 0320 	and.w	r3, r3, #32
 8005092:	2b00      	cmp	r3, #0
 8005094:	d003      	beq.n	800509e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8005096:	6878      	ldr	r0, [r7, #4]
 8005098:	f000 fa90 	bl	80055bc <UART_Receive_IT>
      return;
 800509c:	e17b      	b.n	8005396 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800509e:	69bb      	ldr	r3, [r7, #24]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	f000 80b1 	beq.w	8005208 <HAL_UART_IRQHandler+0x1bc>
 80050a6:	69fb      	ldr	r3, [r7, #28]
 80050a8:	f003 0301 	and.w	r3, r3, #1
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d105      	bne.n	80050bc <HAL_UART_IRQHandler+0x70>
 80050b0:	6a3b      	ldr	r3, [r7, #32]
 80050b2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	f000 80a6 	beq.w	8005208 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80050bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050be:	f003 0301 	and.w	r3, r3, #1
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d00a      	beq.n	80050dc <HAL_UART_IRQHandler+0x90>
 80050c6:	6a3b      	ldr	r3, [r7, #32]
 80050c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d005      	beq.n	80050dc <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050d4:	f043 0201 	orr.w	r2, r3, #1
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80050dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050de:	f003 0304 	and.w	r3, r3, #4
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d00a      	beq.n	80050fc <HAL_UART_IRQHandler+0xb0>
 80050e6:	69fb      	ldr	r3, [r7, #28]
 80050e8:	f003 0301 	and.w	r3, r3, #1
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d005      	beq.n	80050fc <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050f4:	f043 0202 	orr.w	r2, r3, #2
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80050fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050fe:	f003 0302 	and.w	r3, r3, #2
 8005102:	2b00      	cmp	r3, #0
 8005104:	d00a      	beq.n	800511c <HAL_UART_IRQHandler+0xd0>
 8005106:	69fb      	ldr	r3, [r7, #28]
 8005108:	f003 0301 	and.w	r3, r3, #1
 800510c:	2b00      	cmp	r3, #0
 800510e:	d005      	beq.n	800511c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005114:	f043 0204 	orr.w	r2, r3, #4
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800511c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800511e:	f003 0308 	and.w	r3, r3, #8
 8005122:	2b00      	cmp	r3, #0
 8005124:	d00f      	beq.n	8005146 <HAL_UART_IRQHandler+0xfa>
 8005126:	6a3b      	ldr	r3, [r7, #32]
 8005128:	f003 0320 	and.w	r3, r3, #32
 800512c:	2b00      	cmp	r3, #0
 800512e:	d104      	bne.n	800513a <HAL_UART_IRQHandler+0xee>
 8005130:	69fb      	ldr	r3, [r7, #28]
 8005132:	f003 0301 	and.w	r3, r3, #1
 8005136:	2b00      	cmp	r3, #0
 8005138:	d005      	beq.n	8005146 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800513e:	f043 0208 	orr.w	r2, r3, #8
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800514a:	2b00      	cmp	r3, #0
 800514c:	f000 811e 	beq.w	800538c <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005152:	f003 0320 	and.w	r3, r3, #32
 8005156:	2b00      	cmp	r3, #0
 8005158:	d007      	beq.n	800516a <HAL_UART_IRQHandler+0x11e>
 800515a:	6a3b      	ldr	r3, [r7, #32]
 800515c:	f003 0320 	and.w	r3, r3, #32
 8005160:	2b00      	cmp	r3, #0
 8005162:	d002      	beq.n	800516a <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8005164:	6878      	ldr	r0, [r7, #4]
 8005166:	f000 fa29 	bl	80055bc <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	695b      	ldr	r3, [r3, #20]
 8005170:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005174:	2b00      	cmp	r3, #0
 8005176:	bf14      	ite	ne
 8005178:	2301      	movne	r3, #1
 800517a:	2300      	moveq	r3, #0
 800517c:	b2db      	uxtb	r3, r3
 800517e:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005184:	f003 0308 	and.w	r3, r3, #8
 8005188:	2b00      	cmp	r3, #0
 800518a:	d102      	bne.n	8005192 <HAL_UART_IRQHandler+0x146>
 800518c:	697b      	ldr	r3, [r7, #20]
 800518e:	2b00      	cmp	r3, #0
 8005190:	d031      	beq.n	80051f6 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005192:	6878      	ldr	r0, [r7, #4]
 8005194:	f000 f96b 	bl	800546e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	695b      	ldr	r3, [r3, #20]
 800519e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d023      	beq.n	80051ee <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	695a      	ldr	r2, [r3, #20]
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80051b4:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d013      	beq.n	80051e6 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051c2:	4a76      	ldr	r2, [pc, #472]	; (800539c <HAL_UART_IRQHandler+0x350>)
 80051c4:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051ca:	4618      	mov	r0, r3
 80051cc:	f7fd fda0 	bl	8002d10 <HAL_DMA_Abort_IT>
 80051d0:	4603      	mov	r3, r0
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d016      	beq.n	8005204 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051dc:	687a      	ldr	r2, [r7, #4]
 80051de:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80051e0:	4610      	mov	r0, r2
 80051e2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051e4:	e00e      	b.n	8005204 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80051e6:	6878      	ldr	r0, [r7, #4]
 80051e8:	f000 f8e3 	bl	80053b2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051ec:	e00a      	b.n	8005204 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80051ee:	6878      	ldr	r0, [r7, #4]
 80051f0:	f000 f8df 	bl	80053b2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051f4:	e006      	b.n	8005204 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80051f6:	6878      	ldr	r0, [r7, #4]
 80051f8:	f000 f8db 	bl	80053b2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2200      	movs	r2, #0
 8005200:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005202:	e0c3      	b.n	800538c <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005204:	bf00      	nop
    return;
 8005206:	e0c1      	b.n	800538c <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800520c:	2b01      	cmp	r3, #1
 800520e:	f040 80a1 	bne.w	8005354 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8005212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005214:	f003 0310 	and.w	r3, r3, #16
 8005218:	2b00      	cmp	r3, #0
 800521a:	f000 809b 	beq.w	8005354 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 800521e:	6a3b      	ldr	r3, [r7, #32]
 8005220:	f003 0310 	and.w	r3, r3, #16
 8005224:	2b00      	cmp	r3, #0
 8005226:	f000 8095 	beq.w	8005354 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800522a:	2300      	movs	r3, #0
 800522c:	60fb      	str	r3, [r7, #12]
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	60fb      	str	r3, [r7, #12]
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	685b      	ldr	r3, [r3, #4]
 800523c:	60fb      	str	r3, [r7, #12]
 800523e:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	695b      	ldr	r3, [r3, #20]
 8005246:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800524a:	2b00      	cmp	r3, #0
 800524c:	d04e      	beq.n	80052ec <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	685b      	ldr	r3, [r3, #4]
 8005256:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8005258:	8a3b      	ldrh	r3, [r7, #16]
 800525a:	2b00      	cmp	r3, #0
 800525c:	f000 8098 	beq.w	8005390 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005264:	8a3a      	ldrh	r2, [r7, #16]
 8005266:	429a      	cmp	r2, r3
 8005268:	f080 8092 	bcs.w	8005390 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	8a3a      	ldrh	r2, [r7, #16]
 8005270:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005276:	699b      	ldr	r3, [r3, #24]
 8005278:	2b20      	cmp	r3, #32
 800527a:	d02b      	beq.n	80052d4 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	68da      	ldr	r2, [r3, #12]
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800528a:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	695a      	ldr	r2, [r3, #20]
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f022 0201 	bic.w	r2, r2, #1
 800529a:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	695a      	ldr	r2, [r3, #20]
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80052aa:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2220      	movs	r2, #32
 80052b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2200      	movs	r2, #0
 80052b8:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	68da      	ldr	r2, [r3, #12]
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f022 0210 	bic.w	r2, r2, #16
 80052c8:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052ce:	4618      	mov	r0, r3
 80052d0:	f7fd fce3 	bl	8002c9a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80052dc:	b29b      	uxth	r3, r3
 80052de:	1ad3      	subs	r3, r2, r3
 80052e0:	b29b      	uxth	r3, r3
 80052e2:	4619      	mov	r1, r3
 80052e4:	6878      	ldr	r0, [r7, #4]
 80052e6:	f000 f86d 	bl	80053c4 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80052ea:	e051      	b.n	8005390 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80052f4:	b29b      	uxth	r3, r3
 80052f6:	1ad3      	subs	r3, r2, r3
 80052f8:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80052fe:	b29b      	uxth	r3, r3
 8005300:	2b00      	cmp	r3, #0
 8005302:	d047      	beq.n	8005394 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8005304:	8a7b      	ldrh	r3, [r7, #18]
 8005306:	2b00      	cmp	r3, #0
 8005308:	d044      	beq.n	8005394 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	68da      	ldr	r2, [r3, #12]
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005318:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	695a      	ldr	r2, [r3, #20]
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f022 0201 	bic.w	r2, r2, #1
 8005328:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	2220      	movs	r2, #32
 800532e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2200      	movs	r2, #0
 8005336:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	68da      	ldr	r2, [r3, #12]
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f022 0210 	bic.w	r2, r2, #16
 8005346:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005348:	8a7b      	ldrh	r3, [r7, #18]
 800534a:	4619      	mov	r1, r3
 800534c:	6878      	ldr	r0, [r7, #4]
 800534e:	f000 f839 	bl	80053c4 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005352:	e01f      	b.n	8005394 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005356:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800535a:	2b00      	cmp	r3, #0
 800535c:	d008      	beq.n	8005370 <HAL_UART_IRQHandler+0x324>
 800535e:	6a3b      	ldr	r3, [r7, #32]
 8005360:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005364:	2b00      	cmp	r3, #0
 8005366:	d003      	beq.n	8005370 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8005368:	6878      	ldr	r0, [r7, #4]
 800536a:	f000 f8c0 	bl	80054ee <UART_Transmit_IT>
    return;
 800536e:	e012      	b.n	8005396 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005372:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005376:	2b00      	cmp	r3, #0
 8005378:	d00d      	beq.n	8005396 <HAL_UART_IRQHandler+0x34a>
 800537a:	6a3b      	ldr	r3, [r7, #32]
 800537c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005380:	2b00      	cmp	r3, #0
 8005382:	d008      	beq.n	8005396 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8005384:	6878      	ldr	r0, [r7, #4]
 8005386:	f000 f901 	bl	800558c <UART_EndTransmit_IT>
    return;
 800538a:	e004      	b.n	8005396 <HAL_UART_IRQHandler+0x34a>
    return;
 800538c:	bf00      	nop
 800538e:	e002      	b.n	8005396 <HAL_UART_IRQHandler+0x34a>
      return;
 8005390:	bf00      	nop
 8005392:	e000      	b.n	8005396 <HAL_UART_IRQHandler+0x34a>
      return;
 8005394:	bf00      	nop
  }
}
 8005396:	3728      	adds	r7, #40	; 0x28
 8005398:	46bd      	mov	sp, r7
 800539a:	bd80      	pop	{r7, pc}
 800539c:	080054c7 	.word	0x080054c7

080053a0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80053a0:	b480      	push	{r7}
 80053a2:	b083      	sub	sp, #12
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80053a8:	bf00      	nop
 80053aa:	370c      	adds	r7, #12
 80053ac:	46bd      	mov	sp, r7
 80053ae:	bc80      	pop	{r7}
 80053b0:	4770      	bx	lr

080053b2 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80053b2:	b480      	push	{r7}
 80053b4:	b083      	sub	sp, #12
 80053b6:	af00      	add	r7, sp, #0
 80053b8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80053ba:	bf00      	nop
 80053bc:	370c      	adds	r7, #12
 80053be:	46bd      	mov	sp, r7
 80053c0:	bc80      	pop	{r7}
 80053c2:	4770      	bx	lr

080053c4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80053c4:	b480      	push	{r7}
 80053c6:	b083      	sub	sp, #12
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
 80053cc:	460b      	mov	r3, r1
 80053ce:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80053d0:	bf00      	nop
 80053d2:	370c      	adds	r7, #12
 80053d4:	46bd      	mov	sp, r7
 80053d6:	bc80      	pop	{r7}
 80053d8:	4770      	bx	lr

080053da <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80053da:	b580      	push	{r7, lr}
 80053dc:	b084      	sub	sp, #16
 80053de:	af00      	add	r7, sp, #0
 80053e0:	60f8      	str	r0, [r7, #12]
 80053e2:	60b9      	str	r1, [r7, #8]
 80053e4:	603b      	str	r3, [r7, #0]
 80053e6:	4613      	mov	r3, r2
 80053e8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053ea:	e02c      	b.n	8005446 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053ec:	69bb      	ldr	r3, [r7, #24]
 80053ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053f2:	d028      	beq.n	8005446 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80053f4:	69bb      	ldr	r3, [r7, #24]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d007      	beq.n	800540a <UART_WaitOnFlagUntilTimeout+0x30>
 80053fa:	f7fc fdb9 	bl	8001f70 <HAL_GetTick>
 80053fe:	4602      	mov	r2, r0
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	1ad3      	subs	r3, r2, r3
 8005404:	69ba      	ldr	r2, [r7, #24]
 8005406:	429a      	cmp	r2, r3
 8005408:	d21d      	bcs.n	8005446 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	68da      	ldr	r2, [r3, #12]
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005418:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	695a      	ldr	r2, [r3, #20]
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f022 0201 	bic.w	r2, r2, #1
 8005428:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	2220      	movs	r2, #32
 800542e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	2220      	movs	r2, #32
 8005436:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	2200      	movs	r2, #0
 800543e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005442:	2303      	movs	r3, #3
 8005444:	e00f      	b.n	8005466 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	681a      	ldr	r2, [r3, #0]
 800544c:	68bb      	ldr	r3, [r7, #8]
 800544e:	4013      	ands	r3, r2
 8005450:	68ba      	ldr	r2, [r7, #8]
 8005452:	429a      	cmp	r2, r3
 8005454:	bf0c      	ite	eq
 8005456:	2301      	moveq	r3, #1
 8005458:	2300      	movne	r3, #0
 800545a:	b2db      	uxtb	r3, r3
 800545c:	461a      	mov	r2, r3
 800545e:	79fb      	ldrb	r3, [r7, #7]
 8005460:	429a      	cmp	r2, r3
 8005462:	d0c3      	beq.n	80053ec <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005464:	2300      	movs	r3, #0
}
 8005466:	4618      	mov	r0, r3
 8005468:	3710      	adds	r7, #16
 800546a:	46bd      	mov	sp, r7
 800546c:	bd80      	pop	{r7, pc}

0800546e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800546e:	b480      	push	{r7}
 8005470:	b083      	sub	sp, #12
 8005472:	af00      	add	r7, sp, #0
 8005474:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	68da      	ldr	r2, [r3, #12]
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005484:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	695a      	ldr	r2, [r3, #20]
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f022 0201 	bic.w	r2, r2, #1
 8005494:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800549a:	2b01      	cmp	r3, #1
 800549c:	d107      	bne.n	80054ae <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	68da      	ldr	r2, [r3, #12]
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f022 0210 	bic.w	r2, r2, #16
 80054ac:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	2220      	movs	r2, #32
 80054b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2200      	movs	r2, #0
 80054ba:	631a      	str	r2, [r3, #48]	; 0x30
}
 80054bc:	bf00      	nop
 80054be:	370c      	adds	r7, #12
 80054c0:	46bd      	mov	sp, r7
 80054c2:	bc80      	pop	{r7}
 80054c4:	4770      	bx	lr

080054c6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80054c6:	b580      	push	{r7, lr}
 80054c8:	b084      	sub	sp, #16
 80054ca:	af00      	add	r7, sp, #0
 80054cc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054d2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	2200      	movs	r2, #0
 80054d8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	2200      	movs	r2, #0
 80054de:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80054e0:	68f8      	ldr	r0, [r7, #12]
 80054e2:	f7ff ff66 	bl	80053b2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80054e6:	bf00      	nop
 80054e8:	3710      	adds	r7, #16
 80054ea:	46bd      	mov	sp, r7
 80054ec:	bd80      	pop	{r7, pc}

080054ee <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80054ee:	b480      	push	{r7}
 80054f0:	b085      	sub	sp, #20
 80054f2:	af00      	add	r7, sp, #0
 80054f4:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054fc:	b2db      	uxtb	r3, r3
 80054fe:	2b21      	cmp	r3, #33	; 0x21
 8005500:	d13e      	bne.n	8005580 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	689b      	ldr	r3, [r3, #8]
 8005506:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800550a:	d114      	bne.n	8005536 <UART_Transmit_IT+0x48>
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	691b      	ldr	r3, [r3, #16]
 8005510:	2b00      	cmp	r3, #0
 8005512:	d110      	bne.n	8005536 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	6a1b      	ldr	r3, [r3, #32]
 8005518:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	881b      	ldrh	r3, [r3, #0]
 800551e:	461a      	mov	r2, r3
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005528:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6a1b      	ldr	r3, [r3, #32]
 800552e:	1c9a      	adds	r2, r3, #2
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	621a      	str	r2, [r3, #32]
 8005534:	e008      	b.n	8005548 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6a1b      	ldr	r3, [r3, #32]
 800553a:	1c59      	adds	r1, r3, #1
 800553c:	687a      	ldr	r2, [r7, #4]
 800553e:	6211      	str	r1, [r2, #32]
 8005540:	781a      	ldrb	r2, [r3, #0]
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800554c:	b29b      	uxth	r3, r3
 800554e:	3b01      	subs	r3, #1
 8005550:	b29b      	uxth	r3, r3
 8005552:	687a      	ldr	r2, [r7, #4]
 8005554:	4619      	mov	r1, r3
 8005556:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005558:	2b00      	cmp	r3, #0
 800555a:	d10f      	bne.n	800557c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	68da      	ldr	r2, [r3, #12]
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800556a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	68da      	ldr	r2, [r3, #12]
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800557a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800557c:	2300      	movs	r3, #0
 800557e:	e000      	b.n	8005582 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005580:	2302      	movs	r3, #2
  }
}
 8005582:	4618      	mov	r0, r3
 8005584:	3714      	adds	r7, #20
 8005586:	46bd      	mov	sp, r7
 8005588:	bc80      	pop	{r7}
 800558a:	4770      	bx	lr

0800558c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800558c:	b580      	push	{r7, lr}
 800558e:	b082      	sub	sp, #8
 8005590:	af00      	add	r7, sp, #0
 8005592:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	68da      	ldr	r2, [r3, #12]
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80055a2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2220      	movs	r2, #32
 80055a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80055ac:	6878      	ldr	r0, [r7, #4]
 80055ae:	f7ff fef7 	bl	80053a0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80055b2:	2300      	movs	r3, #0
}
 80055b4:	4618      	mov	r0, r3
 80055b6:	3708      	adds	r7, #8
 80055b8:	46bd      	mov	sp, r7
 80055ba:	bd80      	pop	{r7, pc}

080055bc <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b086      	sub	sp, #24
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80055ca:	b2db      	uxtb	r3, r3
 80055cc:	2b22      	cmp	r3, #34	; 0x22
 80055ce:	f040 8099 	bne.w	8005704 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	689b      	ldr	r3, [r3, #8]
 80055d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80055da:	d117      	bne.n	800560c <UART_Receive_IT+0x50>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	691b      	ldr	r3, [r3, #16]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d113      	bne.n	800560c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80055e4:	2300      	movs	r3, #0
 80055e6:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055ec:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	685b      	ldr	r3, [r3, #4]
 80055f4:	b29b      	uxth	r3, r3
 80055f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80055fa:	b29a      	uxth	r2, r3
 80055fc:	693b      	ldr	r3, [r7, #16]
 80055fe:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005604:	1c9a      	adds	r2, r3, #2
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	629a      	str	r2, [r3, #40]	; 0x28
 800560a:	e026      	b.n	800565a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005610:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8005612:	2300      	movs	r3, #0
 8005614:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	689b      	ldr	r3, [r3, #8]
 800561a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800561e:	d007      	beq.n	8005630 <UART_Receive_IT+0x74>
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	689b      	ldr	r3, [r3, #8]
 8005624:	2b00      	cmp	r3, #0
 8005626:	d10a      	bne.n	800563e <UART_Receive_IT+0x82>
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	691b      	ldr	r3, [r3, #16]
 800562c:	2b00      	cmp	r3, #0
 800562e:	d106      	bne.n	800563e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	685b      	ldr	r3, [r3, #4]
 8005636:	b2da      	uxtb	r2, r3
 8005638:	697b      	ldr	r3, [r7, #20]
 800563a:	701a      	strb	r2, [r3, #0]
 800563c:	e008      	b.n	8005650 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	685b      	ldr	r3, [r3, #4]
 8005644:	b2db      	uxtb	r3, r3
 8005646:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800564a:	b2da      	uxtb	r2, r3
 800564c:	697b      	ldr	r3, [r7, #20]
 800564e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005654:	1c5a      	adds	r2, r3, #1
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800565e:	b29b      	uxth	r3, r3
 8005660:	3b01      	subs	r3, #1
 8005662:	b29b      	uxth	r3, r3
 8005664:	687a      	ldr	r2, [r7, #4]
 8005666:	4619      	mov	r1, r3
 8005668:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800566a:	2b00      	cmp	r3, #0
 800566c:	d148      	bne.n	8005700 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	68da      	ldr	r2, [r3, #12]
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f022 0220 	bic.w	r2, r2, #32
 800567c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	68da      	ldr	r2, [r3, #12]
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800568c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	695a      	ldr	r2, [r3, #20]
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f022 0201 	bic.w	r2, r2, #1
 800569c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	2220      	movs	r2, #32
 80056a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056aa:	2b01      	cmp	r3, #1
 80056ac:	d123      	bne.n	80056f6 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	2200      	movs	r2, #0
 80056b2:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	68da      	ldr	r2, [r3, #12]
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f022 0210 	bic.w	r2, r2, #16
 80056c2:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f003 0310 	and.w	r3, r3, #16
 80056ce:	2b10      	cmp	r3, #16
 80056d0:	d10a      	bne.n	80056e8 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80056d2:	2300      	movs	r3, #0
 80056d4:	60fb      	str	r3, [r7, #12]
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	60fb      	str	r3, [r7, #12]
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	685b      	ldr	r3, [r3, #4]
 80056e4:	60fb      	str	r3, [r7, #12]
 80056e6:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80056ec:	4619      	mov	r1, r3
 80056ee:	6878      	ldr	r0, [r7, #4]
 80056f0:	f7ff fe68 	bl	80053c4 <HAL_UARTEx_RxEventCallback>
 80056f4:	e002      	b.n	80056fc <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 80056f6:	6878      	ldr	r0, [r7, #4]
 80056f8:	f7fc fb84 	bl	8001e04 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80056fc:	2300      	movs	r3, #0
 80056fe:	e002      	b.n	8005706 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8005700:	2300      	movs	r3, #0
 8005702:	e000      	b.n	8005706 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8005704:	2302      	movs	r3, #2
  }
}
 8005706:	4618      	mov	r0, r3
 8005708:	3718      	adds	r7, #24
 800570a:	46bd      	mov	sp, r7
 800570c:	bd80      	pop	{r7, pc}
	...

08005710 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005710:	b580      	push	{r7, lr}
 8005712:	b084      	sub	sp, #16
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	691b      	ldr	r3, [r3, #16]
 800571e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	68da      	ldr	r2, [r3, #12]
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	430a      	orrs	r2, r1
 800572c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	689a      	ldr	r2, [r3, #8]
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	691b      	ldr	r3, [r3, #16]
 8005736:	431a      	orrs	r2, r3
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	695b      	ldr	r3, [r3, #20]
 800573c:	4313      	orrs	r3, r2
 800573e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	68db      	ldr	r3, [r3, #12]
 8005746:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800574a:	f023 030c 	bic.w	r3, r3, #12
 800574e:	687a      	ldr	r2, [r7, #4]
 8005750:	6812      	ldr	r2, [r2, #0]
 8005752:	68b9      	ldr	r1, [r7, #8]
 8005754:	430b      	orrs	r3, r1
 8005756:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	695b      	ldr	r3, [r3, #20]
 800575e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	699a      	ldr	r2, [r3, #24]
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	430a      	orrs	r2, r1
 800576c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	4a2c      	ldr	r2, [pc, #176]	; (8005824 <UART_SetConfig+0x114>)
 8005774:	4293      	cmp	r3, r2
 8005776:	d103      	bne.n	8005780 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005778:	f7fe fe5c 	bl	8004434 <HAL_RCC_GetPCLK2Freq>
 800577c:	60f8      	str	r0, [r7, #12]
 800577e:	e002      	b.n	8005786 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005780:	f7fe fe44 	bl	800440c <HAL_RCC_GetPCLK1Freq>
 8005784:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005786:	68fa      	ldr	r2, [r7, #12]
 8005788:	4613      	mov	r3, r2
 800578a:	009b      	lsls	r3, r3, #2
 800578c:	4413      	add	r3, r2
 800578e:	009a      	lsls	r2, r3, #2
 8005790:	441a      	add	r2, r3
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	685b      	ldr	r3, [r3, #4]
 8005796:	009b      	lsls	r3, r3, #2
 8005798:	fbb2 f3f3 	udiv	r3, r2, r3
 800579c:	4a22      	ldr	r2, [pc, #136]	; (8005828 <UART_SetConfig+0x118>)
 800579e:	fba2 2303 	umull	r2, r3, r2, r3
 80057a2:	095b      	lsrs	r3, r3, #5
 80057a4:	0119      	lsls	r1, r3, #4
 80057a6:	68fa      	ldr	r2, [r7, #12]
 80057a8:	4613      	mov	r3, r2
 80057aa:	009b      	lsls	r3, r3, #2
 80057ac:	4413      	add	r3, r2
 80057ae:	009a      	lsls	r2, r3, #2
 80057b0:	441a      	add	r2, r3
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	685b      	ldr	r3, [r3, #4]
 80057b6:	009b      	lsls	r3, r3, #2
 80057b8:	fbb2 f2f3 	udiv	r2, r2, r3
 80057bc:	4b1a      	ldr	r3, [pc, #104]	; (8005828 <UART_SetConfig+0x118>)
 80057be:	fba3 0302 	umull	r0, r3, r3, r2
 80057c2:	095b      	lsrs	r3, r3, #5
 80057c4:	2064      	movs	r0, #100	; 0x64
 80057c6:	fb00 f303 	mul.w	r3, r0, r3
 80057ca:	1ad3      	subs	r3, r2, r3
 80057cc:	011b      	lsls	r3, r3, #4
 80057ce:	3332      	adds	r3, #50	; 0x32
 80057d0:	4a15      	ldr	r2, [pc, #84]	; (8005828 <UART_SetConfig+0x118>)
 80057d2:	fba2 2303 	umull	r2, r3, r2, r3
 80057d6:	095b      	lsrs	r3, r3, #5
 80057d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80057dc:	4419      	add	r1, r3
 80057de:	68fa      	ldr	r2, [r7, #12]
 80057e0:	4613      	mov	r3, r2
 80057e2:	009b      	lsls	r3, r3, #2
 80057e4:	4413      	add	r3, r2
 80057e6:	009a      	lsls	r2, r3, #2
 80057e8:	441a      	add	r2, r3
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	685b      	ldr	r3, [r3, #4]
 80057ee:	009b      	lsls	r3, r3, #2
 80057f0:	fbb2 f2f3 	udiv	r2, r2, r3
 80057f4:	4b0c      	ldr	r3, [pc, #48]	; (8005828 <UART_SetConfig+0x118>)
 80057f6:	fba3 0302 	umull	r0, r3, r3, r2
 80057fa:	095b      	lsrs	r3, r3, #5
 80057fc:	2064      	movs	r0, #100	; 0x64
 80057fe:	fb00 f303 	mul.w	r3, r0, r3
 8005802:	1ad3      	subs	r3, r2, r3
 8005804:	011b      	lsls	r3, r3, #4
 8005806:	3332      	adds	r3, #50	; 0x32
 8005808:	4a07      	ldr	r2, [pc, #28]	; (8005828 <UART_SetConfig+0x118>)
 800580a:	fba2 2303 	umull	r2, r3, r2, r3
 800580e:	095b      	lsrs	r3, r3, #5
 8005810:	f003 020f 	and.w	r2, r3, #15
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	440a      	add	r2, r1
 800581a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800581c:	bf00      	nop
 800581e:	3710      	adds	r7, #16
 8005820:	46bd      	mov	sp, r7
 8005822:	bd80      	pop	{r7, pc}
 8005824:	40013800 	.word	0x40013800
 8005828:	51eb851f 	.word	0x51eb851f

0800582c <__errno>:
 800582c:	4b01      	ldr	r3, [pc, #4]	; (8005834 <__errno+0x8>)
 800582e:	6818      	ldr	r0, [r3, #0]
 8005830:	4770      	bx	lr
 8005832:	bf00      	nop
 8005834:	20000038 	.word	0x20000038

08005838 <__libc_init_array>:
 8005838:	b570      	push	{r4, r5, r6, lr}
 800583a:	2600      	movs	r6, #0
 800583c:	4d0c      	ldr	r5, [pc, #48]	; (8005870 <__libc_init_array+0x38>)
 800583e:	4c0d      	ldr	r4, [pc, #52]	; (8005874 <__libc_init_array+0x3c>)
 8005840:	1b64      	subs	r4, r4, r5
 8005842:	10a4      	asrs	r4, r4, #2
 8005844:	42a6      	cmp	r6, r4
 8005846:	d109      	bne.n	800585c <__libc_init_array+0x24>
 8005848:	f002 ff02 	bl	8008650 <_init>
 800584c:	2600      	movs	r6, #0
 800584e:	4d0a      	ldr	r5, [pc, #40]	; (8005878 <__libc_init_array+0x40>)
 8005850:	4c0a      	ldr	r4, [pc, #40]	; (800587c <__libc_init_array+0x44>)
 8005852:	1b64      	subs	r4, r4, r5
 8005854:	10a4      	asrs	r4, r4, #2
 8005856:	42a6      	cmp	r6, r4
 8005858:	d105      	bne.n	8005866 <__libc_init_array+0x2e>
 800585a:	bd70      	pop	{r4, r5, r6, pc}
 800585c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005860:	4798      	blx	r3
 8005862:	3601      	adds	r6, #1
 8005864:	e7ee      	b.n	8005844 <__libc_init_array+0xc>
 8005866:	f855 3b04 	ldr.w	r3, [r5], #4
 800586a:	4798      	blx	r3
 800586c:	3601      	adds	r6, #1
 800586e:	e7f2      	b.n	8005856 <__libc_init_array+0x1e>
 8005870:	08008b14 	.word	0x08008b14
 8005874:	08008b14 	.word	0x08008b14
 8005878:	08008b14 	.word	0x08008b14
 800587c:	08008b18 	.word	0x08008b18

08005880 <malloc>:
 8005880:	4b02      	ldr	r3, [pc, #8]	; (800588c <malloc+0xc>)
 8005882:	4601      	mov	r1, r0
 8005884:	6818      	ldr	r0, [r3, #0]
 8005886:	f000 b87b 	b.w	8005980 <_malloc_r>
 800588a:	bf00      	nop
 800588c:	20000038 	.word	0x20000038

08005890 <free>:
 8005890:	4b02      	ldr	r3, [pc, #8]	; (800589c <free+0xc>)
 8005892:	4601      	mov	r1, r0
 8005894:	6818      	ldr	r0, [r3, #0]
 8005896:	f000 b80b 	b.w	80058b0 <_free_r>
 800589a:	bf00      	nop
 800589c:	20000038 	.word	0x20000038

080058a0 <memset>:
 80058a0:	4603      	mov	r3, r0
 80058a2:	4402      	add	r2, r0
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d100      	bne.n	80058aa <memset+0xa>
 80058a8:	4770      	bx	lr
 80058aa:	f803 1b01 	strb.w	r1, [r3], #1
 80058ae:	e7f9      	b.n	80058a4 <memset+0x4>

080058b0 <_free_r>:
 80058b0:	b538      	push	{r3, r4, r5, lr}
 80058b2:	4605      	mov	r5, r0
 80058b4:	2900      	cmp	r1, #0
 80058b6:	d040      	beq.n	800593a <_free_r+0x8a>
 80058b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80058bc:	1f0c      	subs	r4, r1, #4
 80058be:	2b00      	cmp	r3, #0
 80058c0:	bfb8      	it	lt
 80058c2:	18e4      	addlt	r4, r4, r3
 80058c4:	f001 fbfa 	bl	80070bc <__malloc_lock>
 80058c8:	4a1c      	ldr	r2, [pc, #112]	; (800593c <_free_r+0x8c>)
 80058ca:	6813      	ldr	r3, [r2, #0]
 80058cc:	b933      	cbnz	r3, 80058dc <_free_r+0x2c>
 80058ce:	6063      	str	r3, [r4, #4]
 80058d0:	6014      	str	r4, [r2, #0]
 80058d2:	4628      	mov	r0, r5
 80058d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80058d8:	f001 bbf6 	b.w	80070c8 <__malloc_unlock>
 80058dc:	42a3      	cmp	r3, r4
 80058de:	d908      	bls.n	80058f2 <_free_r+0x42>
 80058e0:	6820      	ldr	r0, [r4, #0]
 80058e2:	1821      	adds	r1, r4, r0
 80058e4:	428b      	cmp	r3, r1
 80058e6:	bf01      	itttt	eq
 80058e8:	6819      	ldreq	r1, [r3, #0]
 80058ea:	685b      	ldreq	r3, [r3, #4]
 80058ec:	1809      	addeq	r1, r1, r0
 80058ee:	6021      	streq	r1, [r4, #0]
 80058f0:	e7ed      	b.n	80058ce <_free_r+0x1e>
 80058f2:	461a      	mov	r2, r3
 80058f4:	685b      	ldr	r3, [r3, #4]
 80058f6:	b10b      	cbz	r3, 80058fc <_free_r+0x4c>
 80058f8:	42a3      	cmp	r3, r4
 80058fa:	d9fa      	bls.n	80058f2 <_free_r+0x42>
 80058fc:	6811      	ldr	r1, [r2, #0]
 80058fe:	1850      	adds	r0, r2, r1
 8005900:	42a0      	cmp	r0, r4
 8005902:	d10b      	bne.n	800591c <_free_r+0x6c>
 8005904:	6820      	ldr	r0, [r4, #0]
 8005906:	4401      	add	r1, r0
 8005908:	1850      	adds	r0, r2, r1
 800590a:	4283      	cmp	r3, r0
 800590c:	6011      	str	r1, [r2, #0]
 800590e:	d1e0      	bne.n	80058d2 <_free_r+0x22>
 8005910:	6818      	ldr	r0, [r3, #0]
 8005912:	685b      	ldr	r3, [r3, #4]
 8005914:	4401      	add	r1, r0
 8005916:	6011      	str	r1, [r2, #0]
 8005918:	6053      	str	r3, [r2, #4]
 800591a:	e7da      	b.n	80058d2 <_free_r+0x22>
 800591c:	d902      	bls.n	8005924 <_free_r+0x74>
 800591e:	230c      	movs	r3, #12
 8005920:	602b      	str	r3, [r5, #0]
 8005922:	e7d6      	b.n	80058d2 <_free_r+0x22>
 8005924:	6820      	ldr	r0, [r4, #0]
 8005926:	1821      	adds	r1, r4, r0
 8005928:	428b      	cmp	r3, r1
 800592a:	bf01      	itttt	eq
 800592c:	6819      	ldreq	r1, [r3, #0]
 800592e:	685b      	ldreq	r3, [r3, #4]
 8005930:	1809      	addeq	r1, r1, r0
 8005932:	6021      	streq	r1, [r4, #0]
 8005934:	6063      	str	r3, [r4, #4]
 8005936:	6054      	str	r4, [r2, #4]
 8005938:	e7cb      	b.n	80058d2 <_free_r+0x22>
 800593a:	bd38      	pop	{r3, r4, r5, pc}
 800593c:	20000598 	.word	0x20000598

08005940 <sbrk_aligned>:
 8005940:	b570      	push	{r4, r5, r6, lr}
 8005942:	4e0e      	ldr	r6, [pc, #56]	; (800597c <sbrk_aligned+0x3c>)
 8005944:	460c      	mov	r4, r1
 8005946:	6831      	ldr	r1, [r6, #0]
 8005948:	4605      	mov	r5, r0
 800594a:	b911      	cbnz	r1, 8005952 <sbrk_aligned+0x12>
 800594c:	f000 fcec 	bl	8006328 <_sbrk_r>
 8005950:	6030      	str	r0, [r6, #0]
 8005952:	4621      	mov	r1, r4
 8005954:	4628      	mov	r0, r5
 8005956:	f000 fce7 	bl	8006328 <_sbrk_r>
 800595a:	1c43      	adds	r3, r0, #1
 800595c:	d00a      	beq.n	8005974 <sbrk_aligned+0x34>
 800595e:	1cc4      	adds	r4, r0, #3
 8005960:	f024 0403 	bic.w	r4, r4, #3
 8005964:	42a0      	cmp	r0, r4
 8005966:	d007      	beq.n	8005978 <sbrk_aligned+0x38>
 8005968:	1a21      	subs	r1, r4, r0
 800596a:	4628      	mov	r0, r5
 800596c:	f000 fcdc 	bl	8006328 <_sbrk_r>
 8005970:	3001      	adds	r0, #1
 8005972:	d101      	bne.n	8005978 <sbrk_aligned+0x38>
 8005974:	f04f 34ff 	mov.w	r4, #4294967295
 8005978:	4620      	mov	r0, r4
 800597a:	bd70      	pop	{r4, r5, r6, pc}
 800597c:	2000059c 	.word	0x2000059c

08005980 <_malloc_r>:
 8005980:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005984:	1ccd      	adds	r5, r1, #3
 8005986:	f025 0503 	bic.w	r5, r5, #3
 800598a:	3508      	adds	r5, #8
 800598c:	2d0c      	cmp	r5, #12
 800598e:	bf38      	it	cc
 8005990:	250c      	movcc	r5, #12
 8005992:	2d00      	cmp	r5, #0
 8005994:	4607      	mov	r7, r0
 8005996:	db01      	blt.n	800599c <_malloc_r+0x1c>
 8005998:	42a9      	cmp	r1, r5
 800599a:	d905      	bls.n	80059a8 <_malloc_r+0x28>
 800599c:	230c      	movs	r3, #12
 800599e:	2600      	movs	r6, #0
 80059a0:	603b      	str	r3, [r7, #0]
 80059a2:	4630      	mov	r0, r6
 80059a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80059a8:	4e2e      	ldr	r6, [pc, #184]	; (8005a64 <_malloc_r+0xe4>)
 80059aa:	f001 fb87 	bl	80070bc <__malloc_lock>
 80059ae:	6833      	ldr	r3, [r6, #0]
 80059b0:	461c      	mov	r4, r3
 80059b2:	bb34      	cbnz	r4, 8005a02 <_malloc_r+0x82>
 80059b4:	4629      	mov	r1, r5
 80059b6:	4638      	mov	r0, r7
 80059b8:	f7ff ffc2 	bl	8005940 <sbrk_aligned>
 80059bc:	1c43      	adds	r3, r0, #1
 80059be:	4604      	mov	r4, r0
 80059c0:	d14d      	bne.n	8005a5e <_malloc_r+0xde>
 80059c2:	6834      	ldr	r4, [r6, #0]
 80059c4:	4626      	mov	r6, r4
 80059c6:	2e00      	cmp	r6, #0
 80059c8:	d140      	bne.n	8005a4c <_malloc_r+0xcc>
 80059ca:	6823      	ldr	r3, [r4, #0]
 80059cc:	4631      	mov	r1, r6
 80059ce:	4638      	mov	r0, r7
 80059d0:	eb04 0803 	add.w	r8, r4, r3
 80059d4:	f000 fca8 	bl	8006328 <_sbrk_r>
 80059d8:	4580      	cmp	r8, r0
 80059da:	d13a      	bne.n	8005a52 <_malloc_r+0xd2>
 80059dc:	6821      	ldr	r1, [r4, #0]
 80059de:	3503      	adds	r5, #3
 80059e0:	1a6d      	subs	r5, r5, r1
 80059e2:	f025 0503 	bic.w	r5, r5, #3
 80059e6:	3508      	adds	r5, #8
 80059e8:	2d0c      	cmp	r5, #12
 80059ea:	bf38      	it	cc
 80059ec:	250c      	movcc	r5, #12
 80059ee:	4638      	mov	r0, r7
 80059f0:	4629      	mov	r1, r5
 80059f2:	f7ff ffa5 	bl	8005940 <sbrk_aligned>
 80059f6:	3001      	adds	r0, #1
 80059f8:	d02b      	beq.n	8005a52 <_malloc_r+0xd2>
 80059fa:	6823      	ldr	r3, [r4, #0]
 80059fc:	442b      	add	r3, r5
 80059fe:	6023      	str	r3, [r4, #0]
 8005a00:	e00e      	b.n	8005a20 <_malloc_r+0xa0>
 8005a02:	6822      	ldr	r2, [r4, #0]
 8005a04:	1b52      	subs	r2, r2, r5
 8005a06:	d41e      	bmi.n	8005a46 <_malloc_r+0xc6>
 8005a08:	2a0b      	cmp	r2, #11
 8005a0a:	d916      	bls.n	8005a3a <_malloc_r+0xba>
 8005a0c:	1961      	adds	r1, r4, r5
 8005a0e:	42a3      	cmp	r3, r4
 8005a10:	6025      	str	r5, [r4, #0]
 8005a12:	bf18      	it	ne
 8005a14:	6059      	strne	r1, [r3, #4]
 8005a16:	6863      	ldr	r3, [r4, #4]
 8005a18:	bf08      	it	eq
 8005a1a:	6031      	streq	r1, [r6, #0]
 8005a1c:	5162      	str	r2, [r4, r5]
 8005a1e:	604b      	str	r3, [r1, #4]
 8005a20:	4638      	mov	r0, r7
 8005a22:	f104 060b 	add.w	r6, r4, #11
 8005a26:	f001 fb4f 	bl	80070c8 <__malloc_unlock>
 8005a2a:	f026 0607 	bic.w	r6, r6, #7
 8005a2e:	1d23      	adds	r3, r4, #4
 8005a30:	1af2      	subs	r2, r6, r3
 8005a32:	d0b6      	beq.n	80059a2 <_malloc_r+0x22>
 8005a34:	1b9b      	subs	r3, r3, r6
 8005a36:	50a3      	str	r3, [r4, r2]
 8005a38:	e7b3      	b.n	80059a2 <_malloc_r+0x22>
 8005a3a:	6862      	ldr	r2, [r4, #4]
 8005a3c:	42a3      	cmp	r3, r4
 8005a3e:	bf0c      	ite	eq
 8005a40:	6032      	streq	r2, [r6, #0]
 8005a42:	605a      	strne	r2, [r3, #4]
 8005a44:	e7ec      	b.n	8005a20 <_malloc_r+0xa0>
 8005a46:	4623      	mov	r3, r4
 8005a48:	6864      	ldr	r4, [r4, #4]
 8005a4a:	e7b2      	b.n	80059b2 <_malloc_r+0x32>
 8005a4c:	4634      	mov	r4, r6
 8005a4e:	6876      	ldr	r6, [r6, #4]
 8005a50:	e7b9      	b.n	80059c6 <_malloc_r+0x46>
 8005a52:	230c      	movs	r3, #12
 8005a54:	4638      	mov	r0, r7
 8005a56:	603b      	str	r3, [r7, #0]
 8005a58:	f001 fb36 	bl	80070c8 <__malloc_unlock>
 8005a5c:	e7a1      	b.n	80059a2 <_malloc_r+0x22>
 8005a5e:	6025      	str	r5, [r4, #0]
 8005a60:	e7de      	b.n	8005a20 <_malloc_r+0xa0>
 8005a62:	bf00      	nop
 8005a64:	20000598 	.word	0x20000598

08005a68 <__cvt>:
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a6e:	461f      	mov	r7, r3
 8005a70:	bfbb      	ittet	lt
 8005a72:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8005a76:	461f      	movlt	r7, r3
 8005a78:	2300      	movge	r3, #0
 8005a7a:	232d      	movlt	r3, #45	; 0x2d
 8005a7c:	b088      	sub	sp, #32
 8005a7e:	4614      	mov	r4, r2
 8005a80:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005a82:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8005a84:	7013      	strb	r3, [r2, #0]
 8005a86:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005a88:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8005a8c:	f023 0820 	bic.w	r8, r3, #32
 8005a90:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005a94:	d005      	beq.n	8005aa2 <__cvt+0x3a>
 8005a96:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005a9a:	d100      	bne.n	8005a9e <__cvt+0x36>
 8005a9c:	3501      	adds	r5, #1
 8005a9e:	2302      	movs	r3, #2
 8005aa0:	e000      	b.n	8005aa4 <__cvt+0x3c>
 8005aa2:	2303      	movs	r3, #3
 8005aa4:	aa07      	add	r2, sp, #28
 8005aa6:	9204      	str	r2, [sp, #16]
 8005aa8:	aa06      	add	r2, sp, #24
 8005aaa:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005aae:	e9cd 3500 	strd	r3, r5, [sp]
 8005ab2:	4622      	mov	r2, r4
 8005ab4:	463b      	mov	r3, r7
 8005ab6:	f000 fcf3 	bl	80064a0 <_dtoa_r>
 8005aba:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005abe:	4606      	mov	r6, r0
 8005ac0:	d102      	bne.n	8005ac8 <__cvt+0x60>
 8005ac2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005ac4:	07db      	lsls	r3, r3, #31
 8005ac6:	d522      	bpl.n	8005b0e <__cvt+0xa6>
 8005ac8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005acc:	eb06 0905 	add.w	r9, r6, r5
 8005ad0:	d110      	bne.n	8005af4 <__cvt+0x8c>
 8005ad2:	7833      	ldrb	r3, [r6, #0]
 8005ad4:	2b30      	cmp	r3, #48	; 0x30
 8005ad6:	d10a      	bne.n	8005aee <__cvt+0x86>
 8005ad8:	2200      	movs	r2, #0
 8005ada:	2300      	movs	r3, #0
 8005adc:	4620      	mov	r0, r4
 8005ade:	4639      	mov	r1, r7
 8005ae0:	f7fa ff62 	bl	80009a8 <__aeabi_dcmpeq>
 8005ae4:	b918      	cbnz	r0, 8005aee <__cvt+0x86>
 8005ae6:	f1c5 0501 	rsb	r5, r5, #1
 8005aea:	f8ca 5000 	str.w	r5, [sl]
 8005aee:	f8da 3000 	ldr.w	r3, [sl]
 8005af2:	4499      	add	r9, r3
 8005af4:	2200      	movs	r2, #0
 8005af6:	2300      	movs	r3, #0
 8005af8:	4620      	mov	r0, r4
 8005afa:	4639      	mov	r1, r7
 8005afc:	f7fa ff54 	bl	80009a8 <__aeabi_dcmpeq>
 8005b00:	b108      	cbz	r0, 8005b06 <__cvt+0x9e>
 8005b02:	f8cd 901c 	str.w	r9, [sp, #28]
 8005b06:	2230      	movs	r2, #48	; 0x30
 8005b08:	9b07      	ldr	r3, [sp, #28]
 8005b0a:	454b      	cmp	r3, r9
 8005b0c:	d307      	bcc.n	8005b1e <__cvt+0xb6>
 8005b0e:	4630      	mov	r0, r6
 8005b10:	9b07      	ldr	r3, [sp, #28]
 8005b12:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005b14:	1b9b      	subs	r3, r3, r6
 8005b16:	6013      	str	r3, [r2, #0]
 8005b18:	b008      	add	sp, #32
 8005b1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b1e:	1c59      	adds	r1, r3, #1
 8005b20:	9107      	str	r1, [sp, #28]
 8005b22:	701a      	strb	r2, [r3, #0]
 8005b24:	e7f0      	b.n	8005b08 <__cvt+0xa0>

08005b26 <__exponent>:
 8005b26:	4603      	mov	r3, r0
 8005b28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005b2a:	2900      	cmp	r1, #0
 8005b2c:	f803 2b02 	strb.w	r2, [r3], #2
 8005b30:	bfb6      	itet	lt
 8005b32:	222d      	movlt	r2, #45	; 0x2d
 8005b34:	222b      	movge	r2, #43	; 0x2b
 8005b36:	4249      	neglt	r1, r1
 8005b38:	2909      	cmp	r1, #9
 8005b3a:	7042      	strb	r2, [r0, #1]
 8005b3c:	dd2b      	ble.n	8005b96 <__exponent+0x70>
 8005b3e:	f10d 0407 	add.w	r4, sp, #7
 8005b42:	46a4      	mov	ip, r4
 8005b44:	270a      	movs	r7, #10
 8005b46:	fb91 f6f7 	sdiv	r6, r1, r7
 8005b4a:	460a      	mov	r2, r1
 8005b4c:	46a6      	mov	lr, r4
 8005b4e:	fb07 1516 	mls	r5, r7, r6, r1
 8005b52:	2a63      	cmp	r2, #99	; 0x63
 8005b54:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8005b58:	4631      	mov	r1, r6
 8005b5a:	f104 34ff 	add.w	r4, r4, #4294967295
 8005b5e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005b62:	dcf0      	bgt.n	8005b46 <__exponent+0x20>
 8005b64:	3130      	adds	r1, #48	; 0x30
 8005b66:	f1ae 0502 	sub.w	r5, lr, #2
 8005b6a:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005b6e:	4629      	mov	r1, r5
 8005b70:	1c44      	adds	r4, r0, #1
 8005b72:	4561      	cmp	r1, ip
 8005b74:	d30a      	bcc.n	8005b8c <__exponent+0x66>
 8005b76:	f10d 0209 	add.w	r2, sp, #9
 8005b7a:	eba2 020e 	sub.w	r2, r2, lr
 8005b7e:	4565      	cmp	r5, ip
 8005b80:	bf88      	it	hi
 8005b82:	2200      	movhi	r2, #0
 8005b84:	4413      	add	r3, r2
 8005b86:	1a18      	subs	r0, r3, r0
 8005b88:	b003      	add	sp, #12
 8005b8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b8c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005b90:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005b94:	e7ed      	b.n	8005b72 <__exponent+0x4c>
 8005b96:	2330      	movs	r3, #48	; 0x30
 8005b98:	3130      	adds	r1, #48	; 0x30
 8005b9a:	7083      	strb	r3, [r0, #2]
 8005b9c:	70c1      	strb	r1, [r0, #3]
 8005b9e:	1d03      	adds	r3, r0, #4
 8005ba0:	e7f1      	b.n	8005b86 <__exponent+0x60>
	...

08005ba4 <_printf_float>:
 8005ba4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ba8:	b091      	sub	sp, #68	; 0x44
 8005baa:	460c      	mov	r4, r1
 8005bac:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8005bb0:	4616      	mov	r6, r2
 8005bb2:	461f      	mov	r7, r3
 8005bb4:	4605      	mov	r5, r0
 8005bb6:	f001 fa61 	bl	800707c <_localeconv_r>
 8005bba:	6803      	ldr	r3, [r0, #0]
 8005bbc:	4618      	mov	r0, r3
 8005bbe:	9309      	str	r3, [sp, #36]	; 0x24
 8005bc0:	f7fa fac6 	bl	8000150 <strlen>
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	930e      	str	r3, [sp, #56]	; 0x38
 8005bc8:	f8d8 3000 	ldr.w	r3, [r8]
 8005bcc:	900a      	str	r0, [sp, #40]	; 0x28
 8005bce:	3307      	adds	r3, #7
 8005bd0:	f023 0307 	bic.w	r3, r3, #7
 8005bd4:	f103 0208 	add.w	r2, r3, #8
 8005bd8:	f894 9018 	ldrb.w	r9, [r4, #24]
 8005bdc:	f8d4 b000 	ldr.w	fp, [r4]
 8005be0:	f8c8 2000 	str.w	r2, [r8]
 8005be4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005be8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005bec:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8005bf0:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8005bf4:	930b      	str	r3, [sp, #44]	; 0x2c
 8005bf6:	f04f 32ff 	mov.w	r2, #4294967295
 8005bfa:	4640      	mov	r0, r8
 8005bfc:	4b9c      	ldr	r3, [pc, #624]	; (8005e70 <_printf_float+0x2cc>)
 8005bfe:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005c00:	f7fa ff04 	bl	8000a0c <__aeabi_dcmpun>
 8005c04:	bb70      	cbnz	r0, 8005c64 <_printf_float+0xc0>
 8005c06:	f04f 32ff 	mov.w	r2, #4294967295
 8005c0a:	4640      	mov	r0, r8
 8005c0c:	4b98      	ldr	r3, [pc, #608]	; (8005e70 <_printf_float+0x2cc>)
 8005c0e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005c10:	f7fa fede 	bl	80009d0 <__aeabi_dcmple>
 8005c14:	bb30      	cbnz	r0, 8005c64 <_printf_float+0xc0>
 8005c16:	2200      	movs	r2, #0
 8005c18:	2300      	movs	r3, #0
 8005c1a:	4640      	mov	r0, r8
 8005c1c:	4651      	mov	r1, sl
 8005c1e:	f7fa fecd 	bl	80009bc <__aeabi_dcmplt>
 8005c22:	b110      	cbz	r0, 8005c2a <_printf_float+0x86>
 8005c24:	232d      	movs	r3, #45	; 0x2d
 8005c26:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005c2a:	4b92      	ldr	r3, [pc, #584]	; (8005e74 <_printf_float+0x2d0>)
 8005c2c:	4892      	ldr	r0, [pc, #584]	; (8005e78 <_printf_float+0x2d4>)
 8005c2e:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8005c32:	bf94      	ite	ls
 8005c34:	4698      	movls	r8, r3
 8005c36:	4680      	movhi	r8, r0
 8005c38:	2303      	movs	r3, #3
 8005c3a:	f04f 0a00 	mov.w	sl, #0
 8005c3e:	6123      	str	r3, [r4, #16]
 8005c40:	f02b 0304 	bic.w	r3, fp, #4
 8005c44:	6023      	str	r3, [r4, #0]
 8005c46:	4633      	mov	r3, r6
 8005c48:	4621      	mov	r1, r4
 8005c4a:	4628      	mov	r0, r5
 8005c4c:	9700      	str	r7, [sp, #0]
 8005c4e:	aa0f      	add	r2, sp, #60	; 0x3c
 8005c50:	f000 f9d4 	bl	8005ffc <_printf_common>
 8005c54:	3001      	adds	r0, #1
 8005c56:	f040 8090 	bne.w	8005d7a <_printf_float+0x1d6>
 8005c5a:	f04f 30ff 	mov.w	r0, #4294967295
 8005c5e:	b011      	add	sp, #68	; 0x44
 8005c60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c64:	4642      	mov	r2, r8
 8005c66:	4653      	mov	r3, sl
 8005c68:	4640      	mov	r0, r8
 8005c6a:	4651      	mov	r1, sl
 8005c6c:	f7fa fece 	bl	8000a0c <__aeabi_dcmpun>
 8005c70:	b148      	cbz	r0, 8005c86 <_printf_float+0xe2>
 8005c72:	f1ba 0f00 	cmp.w	sl, #0
 8005c76:	bfb8      	it	lt
 8005c78:	232d      	movlt	r3, #45	; 0x2d
 8005c7a:	4880      	ldr	r0, [pc, #512]	; (8005e7c <_printf_float+0x2d8>)
 8005c7c:	bfb8      	it	lt
 8005c7e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005c82:	4b7f      	ldr	r3, [pc, #508]	; (8005e80 <_printf_float+0x2dc>)
 8005c84:	e7d3      	b.n	8005c2e <_printf_float+0x8a>
 8005c86:	6863      	ldr	r3, [r4, #4]
 8005c88:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8005c8c:	1c5a      	adds	r2, r3, #1
 8005c8e:	d142      	bne.n	8005d16 <_printf_float+0x172>
 8005c90:	2306      	movs	r3, #6
 8005c92:	6063      	str	r3, [r4, #4]
 8005c94:	2200      	movs	r2, #0
 8005c96:	9206      	str	r2, [sp, #24]
 8005c98:	aa0e      	add	r2, sp, #56	; 0x38
 8005c9a:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8005c9e:	aa0d      	add	r2, sp, #52	; 0x34
 8005ca0:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8005ca4:	9203      	str	r2, [sp, #12]
 8005ca6:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8005caa:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005cae:	6023      	str	r3, [r4, #0]
 8005cb0:	6863      	ldr	r3, [r4, #4]
 8005cb2:	4642      	mov	r2, r8
 8005cb4:	9300      	str	r3, [sp, #0]
 8005cb6:	4628      	mov	r0, r5
 8005cb8:	4653      	mov	r3, sl
 8005cba:	910b      	str	r1, [sp, #44]	; 0x2c
 8005cbc:	f7ff fed4 	bl	8005a68 <__cvt>
 8005cc0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005cc2:	4680      	mov	r8, r0
 8005cc4:	2947      	cmp	r1, #71	; 0x47
 8005cc6:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005cc8:	d108      	bne.n	8005cdc <_printf_float+0x138>
 8005cca:	1cc8      	adds	r0, r1, #3
 8005ccc:	db02      	blt.n	8005cd4 <_printf_float+0x130>
 8005cce:	6863      	ldr	r3, [r4, #4]
 8005cd0:	4299      	cmp	r1, r3
 8005cd2:	dd40      	ble.n	8005d56 <_printf_float+0x1b2>
 8005cd4:	f1a9 0902 	sub.w	r9, r9, #2
 8005cd8:	fa5f f989 	uxtb.w	r9, r9
 8005cdc:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005ce0:	d81f      	bhi.n	8005d22 <_printf_float+0x17e>
 8005ce2:	464a      	mov	r2, r9
 8005ce4:	3901      	subs	r1, #1
 8005ce6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005cea:	910d      	str	r1, [sp, #52]	; 0x34
 8005cec:	f7ff ff1b 	bl	8005b26 <__exponent>
 8005cf0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005cf2:	4682      	mov	sl, r0
 8005cf4:	1813      	adds	r3, r2, r0
 8005cf6:	2a01      	cmp	r2, #1
 8005cf8:	6123      	str	r3, [r4, #16]
 8005cfa:	dc02      	bgt.n	8005d02 <_printf_float+0x15e>
 8005cfc:	6822      	ldr	r2, [r4, #0]
 8005cfe:	07d2      	lsls	r2, r2, #31
 8005d00:	d501      	bpl.n	8005d06 <_printf_float+0x162>
 8005d02:	3301      	adds	r3, #1
 8005d04:	6123      	str	r3, [r4, #16]
 8005d06:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d09b      	beq.n	8005c46 <_printf_float+0xa2>
 8005d0e:	232d      	movs	r3, #45	; 0x2d
 8005d10:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d14:	e797      	b.n	8005c46 <_printf_float+0xa2>
 8005d16:	2947      	cmp	r1, #71	; 0x47
 8005d18:	d1bc      	bne.n	8005c94 <_printf_float+0xf0>
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d1ba      	bne.n	8005c94 <_printf_float+0xf0>
 8005d1e:	2301      	movs	r3, #1
 8005d20:	e7b7      	b.n	8005c92 <_printf_float+0xee>
 8005d22:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8005d26:	d118      	bne.n	8005d5a <_printf_float+0x1b6>
 8005d28:	2900      	cmp	r1, #0
 8005d2a:	6863      	ldr	r3, [r4, #4]
 8005d2c:	dd0b      	ble.n	8005d46 <_printf_float+0x1a2>
 8005d2e:	6121      	str	r1, [r4, #16]
 8005d30:	b913      	cbnz	r3, 8005d38 <_printf_float+0x194>
 8005d32:	6822      	ldr	r2, [r4, #0]
 8005d34:	07d0      	lsls	r0, r2, #31
 8005d36:	d502      	bpl.n	8005d3e <_printf_float+0x19a>
 8005d38:	3301      	adds	r3, #1
 8005d3a:	440b      	add	r3, r1
 8005d3c:	6123      	str	r3, [r4, #16]
 8005d3e:	f04f 0a00 	mov.w	sl, #0
 8005d42:	65a1      	str	r1, [r4, #88]	; 0x58
 8005d44:	e7df      	b.n	8005d06 <_printf_float+0x162>
 8005d46:	b913      	cbnz	r3, 8005d4e <_printf_float+0x1aa>
 8005d48:	6822      	ldr	r2, [r4, #0]
 8005d4a:	07d2      	lsls	r2, r2, #31
 8005d4c:	d501      	bpl.n	8005d52 <_printf_float+0x1ae>
 8005d4e:	3302      	adds	r3, #2
 8005d50:	e7f4      	b.n	8005d3c <_printf_float+0x198>
 8005d52:	2301      	movs	r3, #1
 8005d54:	e7f2      	b.n	8005d3c <_printf_float+0x198>
 8005d56:	f04f 0967 	mov.w	r9, #103	; 0x67
 8005d5a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005d5c:	4299      	cmp	r1, r3
 8005d5e:	db05      	blt.n	8005d6c <_printf_float+0x1c8>
 8005d60:	6823      	ldr	r3, [r4, #0]
 8005d62:	6121      	str	r1, [r4, #16]
 8005d64:	07d8      	lsls	r0, r3, #31
 8005d66:	d5ea      	bpl.n	8005d3e <_printf_float+0x19a>
 8005d68:	1c4b      	adds	r3, r1, #1
 8005d6a:	e7e7      	b.n	8005d3c <_printf_float+0x198>
 8005d6c:	2900      	cmp	r1, #0
 8005d6e:	bfcc      	ite	gt
 8005d70:	2201      	movgt	r2, #1
 8005d72:	f1c1 0202 	rsble	r2, r1, #2
 8005d76:	4413      	add	r3, r2
 8005d78:	e7e0      	b.n	8005d3c <_printf_float+0x198>
 8005d7a:	6823      	ldr	r3, [r4, #0]
 8005d7c:	055a      	lsls	r2, r3, #21
 8005d7e:	d407      	bmi.n	8005d90 <_printf_float+0x1ec>
 8005d80:	6923      	ldr	r3, [r4, #16]
 8005d82:	4642      	mov	r2, r8
 8005d84:	4631      	mov	r1, r6
 8005d86:	4628      	mov	r0, r5
 8005d88:	47b8      	blx	r7
 8005d8a:	3001      	adds	r0, #1
 8005d8c:	d12b      	bne.n	8005de6 <_printf_float+0x242>
 8005d8e:	e764      	b.n	8005c5a <_printf_float+0xb6>
 8005d90:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005d94:	f240 80dd 	bls.w	8005f52 <_printf_float+0x3ae>
 8005d98:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	2300      	movs	r3, #0
 8005da0:	f7fa fe02 	bl	80009a8 <__aeabi_dcmpeq>
 8005da4:	2800      	cmp	r0, #0
 8005da6:	d033      	beq.n	8005e10 <_printf_float+0x26c>
 8005da8:	2301      	movs	r3, #1
 8005daa:	4631      	mov	r1, r6
 8005dac:	4628      	mov	r0, r5
 8005dae:	4a35      	ldr	r2, [pc, #212]	; (8005e84 <_printf_float+0x2e0>)
 8005db0:	47b8      	blx	r7
 8005db2:	3001      	adds	r0, #1
 8005db4:	f43f af51 	beq.w	8005c5a <_printf_float+0xb6>
 8005db8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005dbc:	429a      	cmp	r2, r3
 8005dbe:	db02      	blt.n	8005dc6 <_printf_float+0x222>
 8005dc0:	6823      	ldr	r3, [r4, #0]
 8005dc2:	07d8      	lsls	r0, r3, #31
 8005dc4:	d50f      	bpl.n	8005de6 <_printf_float+0x242>
 8005dc6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005dca:	4631      	mov	r1, r6
 8005dcc:	4628      	mov	r0, r5
 8005dce:	47b8      	blx	r7
 8005dd0:	3001      	adds	r0, #1
 8005dd2:	f43f af42 	beq.w	8005c5a <_printf_float+0xb6>
 8005dd6:	f04f 0800 	mov.w	r8, #0
 8005dda:	f104 091a 	add.w	r9, r4, #26
 8005dde:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005de0:	3b01      	subs	r3, #1
 8005de2:	4543      	cmp	r3, r8
 8005de4:	dc09      	bgt.n	8005dfa <_printf_float+0x256>
 8005de6:	6823      	ldr	r3, [r4, #0]
 8005de8:	079b      	lsls	r3, r3, #30
 8005dea:	f100 8102 	bmi.w	8005ff2 <_printf_float+0x44e>
 8005dee:	68e0      	ldr	r0, [r4, #12]
 8005df0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005df2:	4298      	cmp	r0, r3
 8005df4:	bfb8      	it	lt
 8005df6:	4618      	movlt	r0, r3
 8005df8:	e731      	b.n	8005c5e <_printf_float+0xba>
 8005dfa:	2301      	movs	r3, #1
 8005dfc:	464a      	mov	r2, r9
 8005dfe:	4631      	mov	r1, r6
 8005e00:	4628      	mov	r0, r5
 8005e02:	47b8      	blx	r7
 8005e04:	3001      	adds	r0, #1
 8005e06:	f43f af28 	beq.w	8005c5a <_printf_float+0xb6>
 8005e0a:	f108 0801 	add.w	r8, r8, #1
 8005e0e:	e7e6      	b.n	8005dde <_printf_float+0x23a>
 8005e10:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	dc38      	bgt.n	8005e88 <_printf_float+0x2e4>
 8005e16:	2301      	movs	r3, #1
 8005e18:	4631      	mov	r1, r6
 8005e1a:	4628      	mov	r0, r5
 8005e1c:	4a19      	ldr	r2, [pc, #100]	; (8005e84 <_printf_float+0x2e0>)
 8005e1e:	47b8      	blx	r7
 8005e20:	3001      	adds	r0, #1
 8005e22:	f43f af1a 	beq.w	8005c5a <_printf_float+0xb6>
 8005e26:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005e2a:	4313      	orrs	r3, r2
 8005e2c:	d102      	bne.n	8005e34 <_printf_float+0x290>
 8005e2e:	6823      	ldr	r3, [r4, #0]
 8005e30:	07d9      	lsls	r1, r3, #31
 8005e32:	d5d8      	bpl.n	8005de6 <_printf_float+0x242>
 8005e34:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005e38:	4631      	mov	r1, r6
 8005e3a:	4628      	mov	r0, r5
 8005e3c:	47b8      	blx	r7
 8005e3e:	3001      	adds	r0, #1
 8005e40:	f43f af0b 	beq.w	8005c5a <_printf_float+0xb6>
 8005e44:	f04f 0900 	mov.w	r9, #0
 8005e48:	f104 0a1a 	add.w	sl, r4, #26
 8005e4c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005e4e:	425b      	negs	r3, r3
 8005e50:	454b      	cmp	r3, r9
 8005e52:	dc01      	bgt.n	8005e58 <_printf_float+0x2b4>
 8005e54:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005e56:	e794      	b.n	8005d82 <_printf_float+0x1de>
 8005e58:	2301      	movs	r3, #1
 8005e5a:	4652      	mov	r2, sl
 8005e5c:	4631      	mov	r1, r6
 8005e5e:	4628      	mov	r0, r5
 8005e60:	47b8      	blx	r7
 8005e62:	3001      	adds	r0, #1
 8005e64:	f43f aef9 	beq.w	8005c5a <_printf_float+0xb6>
 8005e68:	f109 0901 	add.w	r9, r9, #1
 8005e6c:	e7ee      	b.n	8005e4c <_printf_float+0x2a8>
 8005e6e:	bf00      	nop
 8005e70:	7fefffff 	.word	0x7fefffff
 8005e74:	0800873c 	.word	0x0800873c
 8005e78:	08008740 	.word	0x08008740
 8005e7c:	08008748 	.word	0x08008748
 8005e80:	08008744 	.word	0x08008744
 8005e84:	0800874c 	.word	0x0800874c
 8005e88:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005e8a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005e8c:	429a      	cmp	r2, r3
 8005e8e:	bfa8      	it	ge
 8005e90:	461a      	movge	r2, r3
 8005e92:	2a00      	cmp	r2, #0
 8005e94:	4691      	mov	r9, r2
 8005e96:	dc37      	bgt.n	8005f08 <_printf_float+0x364>
 8005e98:	f04f 0b00 	mov.w	fp, #0
 8005e9c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005ea0:	f104 021a 	add.w	r2, r4, #26
 8005ea4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8005ea8:	ebaa 0309 	sub.w	r3, sl, r9
 8005eac:	455b      	cmp	r3, fp
 8005eae:	dc33      	bgt.n	8005f18 <_printf_float+0x374>
 8005eb0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005eb4:	429a      	cmp	r2, r3
 8005eb6:	db3b      	blt.n	8005f30 <_printf_float+0x38c>
 8005eb8:	6823      	ldr	r3, [r4, #0]
 8005eba:	07da      	lsls	r2, r3, #31
 8005ebc:	d438      	bmi.n	8005f30 <_printf_float+0x38c>
 8005ebe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005ec0:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005ec2:	eba3 020a 	sub.w	r2, r3, sl
 8005ec6:	eba3 0901 	sub.w	r9, r3, r1
 8005eca:	4591      	cmp	r9, r2
 8005ecc:	bfa8      	it	ge
 8005ece:	4691      	movge	r9, r2
 8005ed0:	f1b9 0f00 	cmp.w	r9, #0
 8005ed4:	dc34      	bgt.n	8005f40 <_printf_float+0x39c>
 8005ed6:	f04f 0800 	mov.w	r8, #0
 8005eda:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005ede:	f104 0a1a 	add.w	sl, r4, #26
 8005ee2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005ee6:	1a9b      	subs	r3, r3, r2
 8005ee8:	eba3 0309 	sub.w	r3, r3, r9
 8005eec:	4543      	cmp	r3, r8
 8005eee:	f77f af7a 	ble.w	8005de6 <_printf_float+0x242>
 8005ef2:	2301      	movs	r3, #1
 8005ef4:	4652      	mov	r2, sl
 8005ef6:	4631      	mov	r1, r6
 8005ef8:	4628      	mov	r0, r5
 8005efa:	47b8      	blx	r7
 8005efc:	3001      	adds	r0, #1
 8005efe:	f43f aeac 	beq.w	8005c5a <_printf_float+0xb6>
 8005f02:	f108 0801 	add.w	r8, r8, #1
 8005f06:	e7ec      	b.n	8005ee2 <_printf_float+0x33e>
 8005f08:	4613      	mov	r3, r2
 8005f0a:	4631      	mov	r1, r6
 8005f0c:	4642      	mov	r2, r8
 8005f0e:	4628      	mov	r0, r5
 8005f10:	47b8      	blx	r7
 8005f12:	3001      	adds	r0, #1
 8005f14:	d1c0      	bne.n	8005e98 <_printf_float+0x2f4>
 8005f16:	e6a0      	b.n	8005c5a <_printf_float+0xb6>
 8005f18:	2301      	movs	r3, #1
 8005f1a:	4631      	mov	r1, r6
 8005f1c:	4628      	mov	r0, r5
 8005f1e:	920b      	str	r2, [sp, #44]	; 0x2c
 8005f20:	47b8      	blx	r7
 8005f22:	3001      	adds	r0, #1
 8005f24:	f43f ae99 	beq.w	8005c5a <_printf_float+0xb6>
 8005f28:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005f2a:	f10b 0b01 	add.w	fp, fp, #1
 8005f2e:	e7b9      	b.n	8005ea4 <_printf_float+0x300>
 8005f30:	4631      	mov	r1, r6
 8005f32:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005f36:	4628      	mov	r0, r5
 8005f38:	47b8      	blx	r7
 8005f3a:	3001      	adds	r0, #1
 8005f3c:	d1bf      	bne.n	8005ebe <_printf_float+0x31a>
 8005f3e:	e68c      	b.n	8005c5a <_printf_float+0xb6>
 8005f40:	464b      	mov	r3, r9
 8005f42:	4631      	mov	r1, r6
 8005f44:	4628      	mov	r0, r5
 8005f46:	eb08 020a 	add.w	r2, r8, sl
 8005f4a:	47b8      	blx	r7
 8005f4c:	3001      	adds	r0, #1
 8005f4e:	d1c2      	bne.n	8005ed6 <_printf_float+0x332>
 8005f50:	e683      	b.n	8005c5a <_printf_float+0xb6>
 8005f52:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005f54:	2a01      	cmp	r2, #1
 8005f56:	dc01      	bgt.n	8005f5c <_printf_float+0x3b8>
 8005f58:	07db      	lsls	r3, r3, #31
 8005f5a:	d537      	bpl.n	8005fcc <_printf_float+0x428>
 8005f5c:	2301      	movs	r3, #1
 8005f5e:	4642      	mov	r2, r8
 8005f60:	4631      	mov	r1, r6
 8005f62:	4628      	mov	r0, r5
 8005f64:	47b8      	blx	r7
 8005f66:	3001      	adds	r0, #1
 8005f68:	f43f ae77 	beq.w	8005c5a <_printf_float+0xb6>
 8005f6c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005f70:	4631      	mov	r1, r6
 8005f72:	4628      	mov	r0, r5
 8005f74:	47b8      	blx	r7
 8005f76:	3001      	adds	r0, #1
 8005f78:	f43f ae6f 	beq.w	8005c5a <_printf_float+0xb6>
 8005f7c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005f80:	2200      	movs	r2, #0
 8005f82:	2300      	movs	r3, #0
 8005f84:	f7fa fd10 	bl	80009a8 <__aeabi_dcmpeq>
 8005f88:	b9d8      	cbnz	r0, 8005fc2 <_printf_float+0x41e>
 8005f8a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005f8c:	f108 0201 	add.w	r2, r8, #1
 8005f90:	3b01      	subs	r3, #1
 8005f92:	4631      	mov	r1, r6
 8005f94:	4628      	mov	r0, r5
 8005f96:	47b8      	blx	r7
 8005f98:	3001      	adds	r0, #1
 8005f9a:	d10e      	bne.n	8005fba <_printf_float+0x416>
 8005f9c:	e65d      	b.n	8005c5a <_printf_float+0xb6>
 8005f9e:	2301      	movs	r3, #1
 8005fa0:	464a      	mov	r2, r9
 8005fa2:	4631      	mov	r1, r6
 8005fa4:	4628      	mov	r0, r5
 8005fa6:	47b8      	blx	r7
 8005fa8:	3001      	adds	r0, #1
 8005faa:	f43f ae56 	beq.w	8005c5a <_printf_float+0xb6>
 8005fae:	f108 0801 	add.w	r8, r8, #1
 8005fb2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005fb4:	3b01      	subs	r3, #1
 8005fb6:	4543      	cmp	r3, r8
 8005fb8:	dcf1      	bgt.n	8005f9e <_printf_float+0x3fa>
 8005fba:	4653      	mov	r3, sl
 8005fbc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005fc0:	e6e0      	b.n	8005d84 <_printf_float+0x1e0>
 8005fc2:	f04f 0800 	mov.w	r8, #0
 8005fc6:	f104 091a 	add.w	r9, r4, #26
 8005fca:	e7f2      	b.n	8005fb2 <_printf_float+0x40e>
 8005fcc:	2301      	movs	r3, #1
 8005fce:	4642      	mov	r2, r8
 8005fd0:	e7df      	b.n	8005f92 <_printf_float+0x3ee>
 8005fd2:	2301      	movs	r3, #1
 8005fd4:	464a      	mov	r2, r9
 8005fd6:	4631      	mov	r1, r6
 8005fd8:	4628      	mov	r0, r5
 8005fda:	47b8      	blx	r7
 8005fdc:	3001      	adds	r0, #1
 8005fde:	f43f ae3c 	beq.w	8005c5a <_printf_float+0xb6>
 8005fe2:	f108 0801 	add.w	r8, r8, #1
 8005fe6:	68e3      	ldr	r3, [r4, #12]
 8005fe8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005fea:	1a5b      	subs	r3, r3, r1
 8005fec:	4543      	cmp	r3, r8
 8005fee:	dcf0      	bgt.n	8005fd2 <_printf_float+0x42e>
 8005ff0:	e6fd      	b.n	8005dee <_printf_float+0x24a>
 8005ff2:	f04f 0800 	mov.w	r8, #0
 8005ff6:	f104 0919 	add.w	r9, r4, #25
 8005ffa:	e7f4      	b.n	8005fe6 <_printf_float+0x442>

08005ffc <_printf_common>:
 8005ffc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006000:	4616      	mov	r6, r2
 8006002:	4699      	mov	r9, r3
 8006004:	688a      	ldr	r2, [r1, #8]
 8006006:	690b      	ldr	r3, [r1, #16]
 8006008:	4607      	mov	r7, r0
 800600a:	4293      	cmp	r3, r2
 800600c:	bfb8      	it	lt
 800600e:	4613      	movlt	r3, r2
 8006010:	6033      	str	r3, [r6, #0]
 8006012:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006016:	460c      	mov	r4, r1
 8006018:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800601c:	b10a      	cbz	r2, 8006022 <_printf_common+0x26>
 800601e:	3301      	adds	r3, #1
 8006020:	6033      	str	r3, [r6, #0]
 8006022:	6823      	ldr	r3, [r4, #0]
 8006024:	0699      	lsls	r1, r3, #26
 8006026:	bf42      	ittt	mi
 8006028:	6833      	ldrmi	r3, [r6, #0]
 800602a:	3302      	addmi	r3, #2
 800602c:	6033      	strmi	r3, [r6, #0]
 800602e:	6825      	ldr	r5, [r4, #0]
 8006030:	f015 0506 	ands.w	r5, r5, #6
 8006034:	d106      	bne.n	8006044 <_printf_common+0x48>
 8006036:	f104 0a19 	add.w	sl, r4, #25
 800603a:	68e3      	ldr	r3, [r4, #12]
 800603c:	6832      	ldr	r2, [r6, #0]
 800603e:	1a9b      	subs	r3, r3, r2
 8006040:	42ab      	cmp	r3, r5
 8006042:	dc28      	bgt.n	8006096 <_printf_common+0x9a>
 8006044:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006048:	1e13      	subs	r3, r2, #0
 800604a:	6822      	ldr	r2, [r4, #0]
 800604c:	bf18      	it	ne
 800604e:	2301      	movne	r3, #1
 8006050:	0692      	lsls	r2, r2, #26
 8006052:	d42d      	bmi.n	80060b0 <_printf_common+0xb4>
 8006054:	4649      	mov	r1, r9
 8006056:	4638      	mov	r0, r7
 8006058:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800605c:	47c0      	blx	r8
 800605e:	3001      	adds	r0, #1
 8006060:	d020      	beq.n	80060a4 <_printf_common+0xa8>
 8006062:	6823      	ldr	r3, [r4, #0]
 8006064:	68e5      	ldr	r5, [r4, #12]
 8006066:	f003 0306 	and.w	r3, r3, #6
 800606a:	2b04      	cmp	r3, #4
 800606c:	bf18      	it	ne
 800606e:	2500      	movne	r5, #0
 8006070:	6832      	ldr	r2, [r6, #0]
 8006072:	f04f 0600 	mov.w	r6, #0
 8006076:	68a3      	ldr	r3, [r4, #8]
 8006078:	bf08      	it	eq
 800607a:	1aad      	subeq	r5, r5, r2
 800607c:	6922      	ldr	r2, [r4, #16]
 800607e:	bf08      	it	eq
 8006080:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006084:	4293      	cmp	r3, r2
 8006086:	bfc4      	itt	gt
 8006088:	1a9b      	subgt	r3, r3, r2
 800608a:	18ed      	addgt	r5, r5, r3
 800608c:	341a      	adds	r4, #26
 800608e:	42b5      	cmp	r5, r6
 8006090:	d11a      	bne.n	80060c8 <_printf_common+0xcc>
 8006092:	2000      	movs	r0, #0
 8006094:	e008      	b.n	80060a8 <_printf_common+0xac>
 8006096:	2301      	movs	r3, #1
 8006098:	4652      	mov	r2, sl
 800609a:	4649      	mov	r1, r9
 800609c:	4638      	mov	r0, r7
 800609e:	47c0      	blx	r8
 80060a0:	3001      	adds	r0, #1
 80060a2:	d103      	bne.n	80060ac <_printf_common+0xb0>
 80060a4:	f04f 30ff 	mov.w	r0, #4294967295
 80060a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060ac:	3501      	adds	r5, #1
 80060ae:	e7c4      	b.n	800603a <_printf_common+0x3e>
 80060b0:	2030      	movs	r0, #48	; 0x30
 80060b2:	18e1      	adds	r1, r4, r3
 80060b4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80060b8:	1c5a      	adds	r2, r3, #1
 80060ba:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80060be:	4422      	add	r2, r4
 80060c0:	3302      	adds	r3, #2
 80060c2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80060c6:	e7c5      	b.n	8006054 <_printf_common+0x58>
 80060c8:	2301      	movs	r3, #1
 80060ca:	4622      	mov	r2, r4
 80060cc:	4649      	mov	r1, r9
 80060ce:	4638      	mov	r0, r7
 80060d0:	47c0      	blx	r8
 80060d2:	3001      	adds	r0, #1
 80060d4:	d0e6      	beq.n	80060a4 <_printf_common+0xa8>
 80060d6:	3601      	adds	r6, #1
 80060d8:	e7d9      	b.n	800608e <_printf_common+0x92>
	...

080060dc <_printf_i>:
 80060dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80060e0:	7e0f      	ldrb	r7, [r1, #24]
 80060e2:	4691      	mov	r9, r2
 80060e4:	2f78      	cmp	r7, #120	; 0x78
 80060e6:	4680      	mov	r8, r0
 80060e8:	460c      	mov	r4, r1
 80060ea:	469a      	mov	sl, r3
 80060ec:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80060ee:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80060f2:	d807      	bhi.n	8006104 <_printf_i+0x28>
 80060f4:	2f62      	cmp	r7, #98	; 0x62
 80060f6:	d80a      	bhi.n	800610e <_printf_i+0x32>
 80060f8:	2f00      	cmp	r7, #0
 80060fa:	f000 80d9 	beq.w	80062b0 <_printf_i+0x1d4>
 80060fe:	2f58      	cmp	r7, #88	; 0x58
 8006100:	f000 80a4 	beq.w	800624c <_printf_i+0x170>
 8006104:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006108:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800610c:	e03a      	b.n	8006184 <_printf_i+0xa8>
 800610e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006112:	2b15      	cmp	r3, #21
 8006114:	d8f6      	bhi.n	8006104 <_printf_i+0x28>
 8006116:	a101      	add	r1, pc, #4	; (adr r1, 800611c <_printf_i+0x40>)
 8006118:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800611c:	08006175 	.word	0x08006175
 8006120:	08006189 	.word	0x08006189
 8006124:	08006105 	.word	0x08006105
 8006128:	08006105 	.word	0x08006105
 800612c:	08006105 	.word	0x08006105
 8006130:	08006105 	.word	0x08006105
 8006134:	08006189 	.word	0x08006189
 8006138:	08006105 	.word	0x08006105
 800613c:	08006105 	.word	0x08006105
 8006140:	08006105 	.word	0x08006105
 8006144:	08006105 	.word	0x08006105
 8006148:	08006297 	.word	0x08006297
 800614c:	080061b9 	.word	0x080061b9
 8006150:	08006279 	.word	0x08006279
 8006154:	08006105 	.word	0x08006105
 8006158:	08006105 	.word	0x08006105
 800615c:	080062b9 	.word	0x080062b9
 8006160:	08006105 	.word	0x08006105
 8006164:	080061b9 	.word	0x080061b9
 8006168:	08006105 	.word	0x08006105
 800616c:	08006105 	.word	0x08006105
 8006170:	08006281 	.word	0x08006281
 8006174:	682b      	ldr	r3, [r5, #0]
 8006176:	1d1a      	adds	r2, r3, #4
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	602a      	str	r2, [r5, #0]
 800617c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006180:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006184:	2301      	movs	r3, #1
 8006186:	e0a4      	b.n	80062d2 <_printf_i+0x1f6>
 8006188:	6820      	ldr	r0, [r4, #0]
 800618a:	6829      	ldr	r1, [r5, #0]
 800618c:	0606      	lsls	r6, r0, #24
 800618e:	f101 0304 	add.w	r3, r1, #4
 8006192:	d50a      	bpl.n	80061aa <_printf_i+0xce>
 8006194:	680e      	ldr	r6, [r1, #0]
 8006196:	602b      	str	r3, [r5, #0]
 8006198:	2e00      	cmp	r6, #0
 800619a:	da03      	bge.n	80061a4 <_printf_i+0xc8>
 800619c:	232d      	movs	r3, #45	; 0x2d
 800619e:	4276      	negs	r6, r6
 80061a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80061a4:	230a      	movs	r3, #10
 80061a6:	485e      	ldr	r0, [pc, #376]	; (8006320 <_printf_i+0x244>)
 80061a8:	e019      	b.n	80061de <_printf_i+0x102>
 80061aa:	680e      	ldr	r6, [r1, #0]
 80061ac:	f010 0f40 	tst.w	r0, #64	; 0x40
 80061b0:	602b      	str	r3, [r5, #0]
 80061b2:	bf18      	it	ne
 80061b4:	b236      	sxthne	r6, r6
 80061b6:	e7ef      	b.n	8006198 <_printf_i+0xbc>
 80061b8:	682b      	ldr	r3, [r5, #0]
 80061ba:	6820      	ldr	r0, [r4, #0]
 80061bc:	1d19      	adds	r1, r3, #4
 80061be:	6029      	str	r1, [r5, #0]
 80061c0:	0601      	lsls	r1, r0, #24
 80061c2:	d501      	bpl.n	80061c8 <_printf_i+0xec>
 80061c4:	681e      	ldr	r6, [r3, #0]
 80061c6:	e002      	b.n	80061ce <_printf_i+0xf2>
 80061c8:	0646      	lsls	r6, r0, #25
 80061ca:	d5fb      	bpl.n	80061c4 <_printf_i+0xe8>
 80061cc:	881e      	ldrh	r6, [r3, #0]
 80061ce:	2f6f      	cmp	r7, #111	; 0x6f
 80061d0:	bf0c      	ite	eq
 80061d2:	2308      	moveq	r3, #8
 80061d4:	230a      	movne	r3, #10
 80061d6:	4852      	ldr	r0, [pc, #328]	; (8006320 <_printf_i+0x244>)
 80061d8:	2100      	movs	r1, #0
 80061da:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80061de:	6865      	ldr	r5, [r4, #4]
 80061e0:	2d00      	cmp	r5, #0
 80061e2:	bfa8      	it	ge
 80061e4:	6821      	ldrge	r1, [r4, #0]
 80061e6:	60a5      	str	r5, [r4, #8]
 80061e8:	bfa4      	itt	ge
 80061ea:	f021 0104 	bicge.w	r1, r1, #4
 80061ee:	6021      	strge	r1, [r4, #0]
 80061f0:	b90e      	cbnz	r6, 80061f6 <_printf_i+0x11a>
 80061f2:	2d00      	cmp	r5, #0
 80061f4:	d04d      	beq.n	8006292 <_printf_i+0x1b6>
 80061f6:	4615      	mov	r5, r2
 80061f8:	fbb6 f1f3 	udiv	r1, r6, r3
 80061fc:	fb03 6711 	mls	r7, r3, r1, r6
 8006200:	5dc7      	ldrb	r7, [r0, r7]
 8006202:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006206:	4637      	mov	r7, r6
 8006208:	42bb      	cmp	r3, r7
 800620a:	460e      	mov	r6, r1
 800620c:	d9f4      	bls.n	80061f8 <_printf_i+0x11c>
 800620e:	2b08      	cmp	r3, #8
 8006210:	d10b      	bne.n	800622a <_printf_i+0x14e>
 8006212:	6823      	ldr	r3, [r4, #0]
 8006214:	07de      	lsls	r6, r3, #31
 8006216:	d508      	bpl.n	800622a <_printf_i+0x14e>
 8006218:	6923      	ldr	r3, [r4, #16]
 800621a:	6861      	ldr	r1, [r4, #4]
 800621c:	4299      	cmp	r1, r3
 800621e:	bfde      	ittt	le
 8006220:	2330      	movle	r3, #48	; 0x30
 8006222:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006226:	f105 35ff 	addle.w	r5, r5, #4294967295
 800622a:	1b52      	subs	r2, r2, r5
 800622c:	6122      	str	r2, [r4, #16]
 800622e:	464b      	mov	r3, r9
 8006230:	4621      	mov	r1, r4
 8006232:	4640      	mov	r0, r8
 8006234:	f8cd a000 	str.w	sl, [sp]
 8006238:	aa03      	add	r2, sp, #12
 800623a:	f7ff fedf 	bl	8005ffc <_printf_common>
 800623e:	3001      	adds	r0, #1
 8006240:	d14c      	bne.n	80062dc <_printf_i+0x200>
 8006242:	f04f 30ff 	mov.w	r0, #4294967295
 8006246:	b004      	add	sp, #16
 8006248:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800624c:	4834      	ldr	r0, [pc, #208]	; (8006320 <_printf_i+0x244>)
 800624e:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006252:	6829      	ldr	r1, [r5, #0]
 8006254:	6823      	ldr	r3, [r4, #0]
 8006256:	f851 6b04 	ldr.w	r6, [r1], #4
 800625a:	6029      	str	r1, [r5, #0]
 800625c:	061d      	lsls	r5, r3, #24
 800625e:	d514      	bpl.n	800628a <_printf_i+0x1ae>
 8006260:	07df      	lsls	r7, r3, #31
 8006262:	bf44      	itt	mi
 8006264:	f043 0320 	orrmi.w	r3, r3, #32
 8006268:	6023      	strmi	r3, [r4, #0]
 800626a:	b91e      	cbnz	r6, 8006274 <_printf_i+0x198>
 800626c:	6823      	ldr	r3, [r4, #0]
 800626e:	f023 0320 	bic.w	r3, r3, #32
 8006272:	6023      	str	r3, [r4, #0]
 8006274:	2310      	movs	r3, #16
 8006276:	e7af      	b.n	80061d8 <_printf_i+0xfc>
 8006278:	6823      	ldr	r3, [r4, #0]
 800627a:	f043 0320 	orr.w	r3, r3, #32
 800627e:	6023      	str	r3, [r4, #0]
 8006280:	2378      	movs	r3, #120	; 0x78
 8006282:	4828      	ldr	r0, [pc, #160]	; (8006324 <_printf_i+0x248>)
 8006284:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006288:	e7e3      	b.n	8006252 <_printf_i+0x176>
 800628a:	0659      	lsls	r1, r3, #25
 800628c:	bf48      	it	mi
 800628e:	b2b6      	uxthmi	r6, r6
 8006290:	e7e6      	b.n	8006260 <_printf_i+0x184>
 8006292:	4615      	mov	r5, r2
 8006294:	e7bb      	b.n	800620e <_printf_i+0x132>
 8006296:	682b      	ldr	r3, [r5, #0]
 8006298:	6826      	ldr	r6, [r4, #0]
 800629a:	1d18      	adds	r0, r3, #4
 800629c:	6961      	ldr	r1, [r4, #20]
 800629e:	6028      	str	r0, [r5, #0]
 80062a0:	0635      	lsls	r5, r6, #24
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	d501      	bpl.n	80062aa <_printf_i+0x1ce>
 80062a6:	6019      	str	r1, [r3, #0]
 80062a8:	e002      	b.n	80062b0 <_printf_i+0x1d4>
 80062aa:	0670      	lsls	r0, r6, #25
 80062ac:	d5fb      	bpl.n	80062a6 <_printf_i+0x1ca>
 80062ae:	8019      	strh	r1, [r3, #0]
 80062b0:	2300      	movs	r3, #0
 80062b2:	4615      	mov	r5, r2
 80062b4:	6123      	str	r3, [r4, #16]
 80062b6:	e7ba      	b.n	800622e <_printf_i+0x152>
 80062b8:	682b      	ldr	r3, [r5, #0]
 80062ba:	2100      	movs	r1, #0
 80062bc:	1d1a      	adds	r2, r3, #4
 80062be:	602a      	str	r2, [r5, #0]
 80062c0:	681d      	ldr	r5, [r3, #0]
 80062c2:	6862      	ldr	r2, [r4, #4]
 80062c4:	4628      	mov	r0, r5
 80062c6:	f000 fedd 	bl	8007084 <memchr>
 80062ca:	b108      	cbz	r0, 80062d0 <_printf_i+0x1f4>
 80062cc:	1b40      	subs	r0, r0, r5
 80062ce:	6060      	str	r0, [r4, #4]
 80062d0:	6863      	ldr	r3, [r4, #4]
 80062d2:	6123      	str	r3, [r4, #16]
 80062d4:	2300      	movs	r3, #0
 80062d6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80062da:	e7a8      	b.n	800622e <_printf_i+0x152>
 80062dc:	462a      	mov	r2, r5
 80062de:	4649      	mov	r1, r9
 80062e0:	4640      	mov	r0, r8
 80062e2:	6923      	ldr	r3, [r4, #16]
 80062e4:	47d0      	blx	sl
 80062e6:	3001      	adds	r0, #1
 80062e8:	d0ab      	beq.n	8006242 <_printf_i+0x166>
 80062ea:	6823      	ldr	r3, [r4, #0]
 80062ec:	079b      	lsls	r3, r3, #30
 80062ee:	d413      	bmi.n	8006318 <_printf_i+0x23c>
 80062f0:	68e0      	ldr	r0, [r4, #12]
 80062f2:	9b03      	ldr	r3, [sp, #12]
 80062f4:	4298      	cmp	r0, r3
 80062f6:	bfb8      	it	lt
 80062f8:	4618      	movlt	r0, r3
 80062fa:	e7a4      	b.n	8006246 <_printf_i+0x16a>
 80062fc:	2301      	movs	r3, #1
 80062fe:	4632      	mov	r2, r6
 8006300:	4649      	mov	r1, r9
 8006302:	4640      	mov	r0, r8
 8006304:	47d0      	blx	sl
 8006306:	3001      	adds	r0, #1
 8006308:	d09b      	beq.n	8006242 <_printf_i+0x166>
 800630a:	3501      	adds	r5, #1
 800630c:	68e3      	ldr	r3, [r4, #12]
 800630e:	9903      	ldr	r1, [sp, #12]
 8006310:	1a5b      	subs	r3, r3, r1
 8006312:	42ab      	cmp	r3, r5
 8006314:	dcf2      	bgt.n	80062fc <_printf_i+0x220>
 8006316:	e7eb      	b.n	80062f0 <_printf_i+0x214>
 8006318:	2500      	movs	r5, #0
 800631a:	f104 0619 	add.w	r6, r4, #25
 800631e:	e7f5      	b.n	800630c <_printf_i+0x230>
 8006320:	0800874e 	.word	0x0800874e
 8006324:	0800875f 	.word	0x0800875f

08006328 <_sbrk_r>:
 8006328:	b538      	push	{r3, r4, r5, lr}
 800632a:	2300      	movs	r3, #0
 800632c:	4d05      	ldr	r5, [pc, #20]	; (8006344 <_sbrk_r+0x1c>)
 800632e:	4604      	mov	r4, r0
 8006330:	4608      	mov	r0, r1
 8006332:	602b      	str	r3, [r5, #0]
 8006334:	f7fb fca0 	bl	8001c78 <_sbrk>
 8006338:	1c43      	adds	r3, r0, #1
 800633a:	d102      	bne.n	8006342 <_sbrk_r+0x1a>
 800633c:	682b      	ldr	r3, [r5, #0]
 800633e:	b103      	cbz	r3, 8006342 <_sbrk_r+0x1a>
 8006340:	6023      	str	r3, [r4, #0]
 8006342:	bd38      	pop	{r3, r4, r5, pc}
 8006344:	200005a0 	.word	0x200005a0

08006348 <siprintf>:
 8006348:	b40e      	push	{r1, r2, r3}
 800634a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800634e:	b500      	push	{lr}
 8006350:	b09c      	sub	sp, #112	; 0x70
 8006352:	ab1d      	add	r3, sp, #116	; 0x74
 8006354:	9002      	str	r0, [sp, #8]
 8006356:	9006      	str	r0, [sp, #24]
 8006358:	9107      	str	r1, [sp, #28]
 800635a:	9104      	str	r1, [sp, #16]
 800635c:	4808      	ldr	r0, [pc, #32]	; (8006380 <siprintf+0x38>)
 800635e:	4909      	ldr	r1, [pc, #36]	; (8006384 <siprintf+0x3c>)
 8006360:	f853 2b04 	ldr.w	r2, [r3], #4
 8006364:	9105      	str	r1, [sp, #20]
 8006366:	6800      	ldr	r0, [r0, #0]
 8006368:	a902      	add	r1, sp, #8
 800636a:	9301      	str	r3, [sp, #4]
 800636c:	f001 faa4 	bl	80078b8 <_svfiprintf_r>
 8006370:	2200      	movs	r2, #0
 8006372:	9b02      	ldr	r3, [sp, #8]
 8006374:	701a      	strb	r2, [r3, #0]
 8006376:	b01c      	add	sp, #112	; 0x70
 8006378:	f85d eb04 	ldr.w	lr, [sp], #4
 800637c:	b003      	add	sp, #12
 800637e:	4770      	bx	lr
 8006380:	20000038 	.word	0x20000038
 8006384:	ffff0208 	.word	0xffff0208

08006388 <quorem>:
 8006388:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800638c:	6903      	ldr	r3, [r0, #16]
 800638e:	690c      	ldr	r4, [r1, #16]
 8006390:	4607      	mov	r7, r0
 8006392:	42a3      	cmp	r3, r4
 8006394:	f2c0 8082 	blt.w	800649c <quorem+0x114>
 8006398:	3c01      	subs	r4, #1
 800639a:	f100 0514 	add.w	r5, r0, #20
 800639e:	f101 0814 	add.w	r8, r1, #20
 80063a2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80063a6:	9301      	str	r3, [sp, #4]
 80063a8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80063ac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80063b0:	3301      	adds	r3, #1
 80063b2:	429a      	cmp	r2, r3
 80063b4:	fbb2 f6f3 	udiv	r6, r2, r3
 80063b8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80063bc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80063c0:	d331      	bcc.n	8006426 <quorem+0x9e>
 80063c2:	f04f 0e00 	mov.w	lr, #0
 80063c6:	4640      	mov	r0, r8
 80063c8:	46ac      	mov	ip, r5
 80063ca:	46f2      	mov	sl, lr
 80063cc:	f850 2b04 	ldr.w	r2, [r0], #4
 80063d0:	b293      	uxth	r3, r2
 80063d2:	fb06 e303 	mla	r3, r6, r3, lr
 80063d6:	0c12      	lsrs	r2, r2, #16
 80063d8:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80063dc:	b29b      	uxth	r3, r3
 80063de:	fb06 e202 	mla	r2, r6, r2, lr
 80063e2:	ebaa 0303 	sub.w	r3, sl, r3
 80063e6:	f8dc a000 	ldr.w	sl, [ip]
 80063ea:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80063ee:	fa1f fa8a 	uxth.w	sl, sl
 80063f2:	4453      	add	r3, sl
 80063f4:	f8dc a000 	ldr.w	sl, [ip]
 80063f8:	b292      	uxth	r2, r2
 80063fa:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80063fe:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006402:	b29b      	uxth	r3, r3
 8006404:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006408:	4581      	cmp	r9, r0
 800640a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800640e:	f84c 3b04 	str.w	r3, [ip], #4
 8006412:	d2db      	bcs.n	80063cc <quorem+0x44>
 8006414:	f855 300b 	ldr.w	r3, [r5, fp]
 8006418:	b92b      	cbnz	r3, 8006426 <quorem+0x9e>
 800641a:	9b01      	ldr	r3, [sp, #4]
 800641c:	3b04      	subs	r3, #4
 800641e:	429d      	cmp	r5, r3
 8006420:	461a      	mov	r2, r3
 8006422:	d32f      	bcc.n	8006484 <quorem+0xfc>
 8006424:	613c      	str	r4, [r7, #16]
 8006426:	4638      	mov	r0, r7
 8006428:	f001 f8d2 	bl	80075d0 <__mcmp>
 800642c:	2800      	cmp	r0, #0
 800642e:	db25      	blt.n	800647c <quorem+0xf4>
 8006430:	4628      	mov	r0, r5
 8006432:	f04f 0c00 	mov.w	ip, #0
 8006436:	3601      	adds	r6, #1
 8006438:	f858 1b04 	ldr.w	r1, [r8], #4
 800643c:	f8d0 e000 	ldr.w	lr, [r0]
 8006440:	b28b      	uxth	r3, r1
 8006442:	ebac 0303 	sub.w	r3, ip, r3
 8006446:	fa1f f28e 	uxth.w	r2, lr
 800644a:	4413      	add	r3, r2
 800644c:	0c0a      	lsrs	r2, r1, #16
 800644e:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006452:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006456:	b29b      	uxth	r3, r3
 8006458:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800645c:	45c1      	cmp	r9, r8
 800645e:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006462:	f840 3b04 	str.w	r3, [r0], #4
 8006466:	d2e7      	bcs.n	8006438 <quorem+0xb0>
 8006468:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800646c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006470:	b922      	cbnz	r2, 800647c <quorem+0xf4>
 8006472:	3b04      	subs	r3, #4
 8006474:	429d      	cmp	r5, r3
 8006476:	461a      	mov	r2, r3
 8006478:	d30a      	bcc.n	8006490 <quorem+0x108>
 800647a:	613c      	str	r4, [r7, #16]
 800647c:	4630      	mov	r0, r6
 800647e:	b003      	add	sp, #12
 8006480:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006484:	6812      	ldr	r2, [r2, #0]
 8006486:	3b04      	subs	r3, #4
 8006488:	2a00      	cmp	r2, #0
 800648a:	d1cb      	bne.n	8006424 <quorem+0x9c>
 800648c:	3c01      	subs	r4, #1
 800648e:	e7c6      	b.n	800641e <quorem+0x96>
 8006490:	6812      	ldr	r2, [r2, #0]
 8006492:	3b04      	subs	r3, #4
 8006494:	2a00      	cmp	r2, #0
 8006496:	d1f0      	bne.n	800647a <quorem+0xf2>
 8006498:	3c01      	subs	r4, #1
 800649a:	e7eb      	b.n	8006474 <quorem+0xec>
 800649c:	2000      	movs	r0, #0
 800649e:	e7ee      	b.n	800647e <quorem+0xf6>

080064a0 <_dtoa_r>:
 80064a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064a4:	4616      	mov	r6, r2
 80064a6:	461f      	mov	r7, r3
 80064a8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80064aa:	b099      	sub	sp, #100	; 0x64
 80064ac:	4605      	mov	r5, r0
 80064ae:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80064b2:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80064b6:	b974      	cbnz	r4, 80064d6 <_dtoa_r+0x36>
 80064b8:	2010      	movs	r0, #16
 80064ba:	f7ff f9e1 	bl	8005880 <malloc>
 80064be:	4602      	mov	r2, r0
 80064c0:	6268      	str	r0, [r5, #36]	; 0x24
 80064c2:	b920      	cbnz	r0, 80064ce <_dtoa_r+0x2e>
 80064c4:	21ea      	movs	r1, #234	; 0xea
 80064c6:	4ba8      	ldr	r3, [pc, #672]	; (8006768 <_dtoa_r+0x2c8>)
 80064c8:	48a8      	ldr	r0, [pc, #672]	; (800676c <_dtoa_r+0x2cc>)
 80064ca:	f001 faf5 	bl	8007ab8 <__assert_func>
 80064ce:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80064d2:	6004      	str	r4, [r0, #0]
 80064d4:	60c4      	str	r4, [r0, #12]
 80064d6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80064d8:	6819      	ldr	r1, [r3, #0]
 80064da:	b151      	cbz	r1, 80064f2 <_dtoa_r+0x52>
 80064dc:	685a      	ldr	r2, [r3, #4]
 80064de:	2301      	movs	r3, #1
 80064e0:	4093      	lsls	r3, r2
 80064e2:	604a      	str	r2, [r1, #4]
 80064e4:	608b      	str	r3, [r1, #8]
 80064e6:	4628      	mov	r0, r5
 80064e8:	f000 fe34 	bl	8007154 <_Bfree>
 80064ec:	2200      	movs	r2, #0
 80064ee:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80064f0:	601a      	str	r2, [r3, #0]
 80064f2:	1e3b      	subs	r3, r7, #0
 80064f4:	bfaf      	iteee	ge
 80064f6:	2300      	movge	r3, #0
 80064f8:	2201      	movlt	r2, #1
 80064fa:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80064fe:	9305      	strlt	r3, [sp, #20]
 8006500:	bfa8      	it	ge
 8006502:	f8c8 3000 	strge.w	r3, [r8]
 8006506:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800650a:	4b99      	ldr	r3, [pc, #612]	; (8006770 <_dtoa_r+0x2d0>)
 800650c:	bfb8      	it	lt
 800650e:	f8c8 2000 	strlt.w	r2, [r8]
 8006512:	ea33 0309 	bics.w	r3, r3, r9
 8006516:	d119      	bne.n	800654c <_dtoa_r+0xac>
 8006518:	f242 730f 	movw	r3, #9999	; 0x270f
 800651c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800651e:	6013      	str	r3, [r2, #0]
 8006520:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006524:	4333      	orrs	r3, r6
 8006526:	f000 857f 	beq.w	8007028 <_dtoa_r+0xb88>
 800652a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800652c:	b953      	cbnz	r3, 8006544 <_dtoa_r+0xa4>
 800652e:	4b91      	ldr	r3, [pc, #580]	; (8006774 <_dtoa_r+0x2d4>)
 8006530:	e022      	b.n	8006578 <_dtoa_r+0xd8>
 8006532:	4b91      	ldr	r3, [pc, #580]	; (8006778 <_dtoa_r+0x2d8>)
 8006534:	9303      	str	r3, [sp, #12]
 8006536:	3308      	adds	r3, #8
 8006538:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800653a:	6013      	str	r3, [r2, #0]
 800653c:	9803      	ldr	r0, [sp, #12]
 800653e:	b019      	add	sp, #100	; 0x64
 8006540:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006544:	4b8b      	ldr	r3, [pc, #556]	; (8006774 <_dtoa_r+0x2d4>)
 8006546:	9303      	str	r3, [sp, #12]
 8006548:	3303      	adds	r3, #3
 800654a:	e7f5      	b.n	8006538 <_dtoa_r+0x98>
 800654c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006550:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8006554:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006558:	2200      	movs	r2, #0
 800655a:	2300      	movs	r3, #0
 800655c:	f7fa fa24 	bl	80009a8 <__aeabi_dcmpeq>
 8006560:	4680      	mov	r8, r0
 8006562:	b158      	cbz	r0, 800657c <_dtoa_r+0xdc>
 8006564:	2301      	movs	r3, #1
 8006566:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006568:	6013      	str	r3, [r2, #0]
 800656a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800656c:	2b00      	cmp	r3, #0
 800656e:	f000 8558 	beq.w	8007022 <_dtoa_r+0xb82>
 8006572:	4882      	ldr	r0, [pc, #520]	; (800677c <_dtoa_r+0x2dc>)
 8006574:	6018      	str	r0, [r3, #0]
 8006576:	1e43      	subs	r3, r0, #1
 8006578:	9303      	str	r3, [sp, #12]
 800657a:	e7df      	b.n	800653c <_dtoa_r+0x9c>
 800657c:	ab16      	add	r3, sp, #88	; 0x58
 800657e:	9301      	str	r3, [sp, #4]
 8006580:	ab17      	add	r3, sp, #92	; 0x5c
 8006582:	9300      	str	r3, [sp, #0]
 8006584:	4628      	mov	r0, r5
 8006586:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800658a:	f001 f8c9 	bl	8007720 <__d2b>
 800658e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006592:	4683      	mov	fp, r0
 8006594:	2c00      	cmp	r4, #0
 8006596:	d07f      	beq.n	8006698 <_dtoa_r+0x1f8>
 8006598:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800659c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800659e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80065a2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80065a6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80065aa:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80065ae:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80065b2:	2200      	movs	r2, #0
 80065b4:	4b72      	ldr	r3, [pc, #456]	; (8006780 <_dtoa_r+0x2e0>)
 80065b6:	f7f9 fdd7 	bl	8000168 <__aeabi_dsub>
 80065ba:	a365      	add	r3, pc, #404	; (adr r3, 8006750 <_dtoa_r+0x2b0>)
 80065bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065c0:	f7f9 ff8a 	bl	80004d8 <__aeabi_dmul>
 80065c4:	a364      	add	r3, pc, #400	; (adr r3, 8006758 <_dtoa_r+0x2b8>)
 80065c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065ca:	f7f9 fdcf 	bl	800016c <__adddf3>
 80065ce:	4606      	mov	r6, r0
 80065d0:	4620      	mov	r0, r4
 80065d2:	460f      	mov	r7, r1
 80065d4:	f7f9 ff16 	bl	8000404 <__aeabi_i2d>
 80065d8:	a361      	add	r3, pc, #388	; (adr r3, 8006760 <_dtoa_r+0x2c0>)
 80065da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065de:	f7f9 ff7b 	bl	80004d8 <__aeabi_dmul>
 80065e2:	4602      	mov	r2, r0
 80065e4:	460b      	mov	r3, r1
 80065e6:	4630      	mov	r0, r6
 80065e8:	4639      	mov	r1, r7
 80065ea:	f7f9 fdbf 	bl	800016c <__adddf3>
 80065ee:	4606      	mov	r6, r0
 80065f0:	460f      	mov	r7, r1
 80065f2:	f7fa fa21 	bl	8000a38 <__aeabi_d2iz>
 80065f6:	2200      	movs	r2, #0
 80065f8:	4682      	mov	sl, r0
 80065fa:	2300      	movs	r3, #0
 80065fc:	4630      	mov	r0, r6
 80065fe:	4639      	mov	r1, r7
 8006600:	f7fa f9dc 	bl	80009bc <__aeabi_dcmplt>
 8006604:	b148      	cbz	r0, 800661a <_dtoa_r+0x17a>
 8006606:	4650      	mov	r0, sl
 8006608:	f7f9 fefc 	bl	8000404 <__aeabi_i2d>
 800660c:	4632      	mov	r2, r6
 800660e:	463b      	mov	r3, r7
 8006610:	f7fa f9ca 	bl	80009a8 <__aeabi_dcmpeq>
 8006614:	b908      	cbnz	r0, 800661a <_dtoa_r+0x17a>
 8006616:	f10a 3aff 	add.w	sl, sl, #4294967295
 800661a:	f1ba 0f16 	cmp.w	sl, #22
 800661e:	d858      	bhi.n	80066d2 <_dtoa_r+0x232>
 8006620:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006624:	4b57      	ldr	r3, [pc, #348]	; (8006784 <_dtoa_r+0x2e4>)
 8006626:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800662a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800662e:	f7fa f9c5 	bl	80009bc <__aeabi_dcmplt>
 8006632:	2800      	cmp	r0, #0
 8006634:	d04f      	beq.n	80066d6 <_dtoa_r+0x236>
 8006636:	2300      	movs	r3, #0
 8006638:	f10a 3aff 	add.w	sl, sl, #4294967295
 800663c:	930f      	str	r3, [sp, #60]	; 0x3c
 800663e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006640:	1b1c      	subs	r4, r3, r4
 8006642:	1e63      	subs	r3, r4, #1
 8006644:	9309      	str	r3, [sp, #36]	; 0x24
 8006646:	bf49      	itett	mi
 8006648:	f1c4 0301 	rsbmi	r3, r4, #1
 800664c:	2300      	movpl	r3, #0
 800664e:	9306      	strmi	r3, [sp, #24]
 8006650:	2300      	movmi	r3, #0
 8006652:	bf54      	ite	pl
 8006654:	9306      	strpl	r3, [sp, #24]
 8006656:	9309      	strmi	r3, [sp, #36]	; 0x24
 8006658:	f1ba 0f00 	cmp.w	sl, #0
 800665c:	db3d      	blt.n	80066da <_dtoa_r+0x23a>
 800665e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006660:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8006664:	4453      	add	r3, sl
 8006666:	9309      	str	r3, [sp, #36]	; 0x24
 8006668:	2300      	movs	r3, #0
 800666a:	930a      	str	r3, [sp, #40]	; 0x28
 800666c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800666e:	2b09      	cmp	r3, #9
 8006670:	f200 808c 	bhi.w	800678c <_dtoa_r+0x2ec>
 8006674:	2b05      	cmp	r3, #5
 8006676:	bfc4      	itt	gt
 8006678:	3b04      	subgt	r3, #4
 800667a:	9322      	strgt	r3, [sp, #136]	; 0x88
 800667c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800667e:	bfc8      	it	gt
 8006680:	2400      	movgt	r4, #0
 8006682:	f1a3 0302 	sub.w	r3, r3, #2
 8006686:	bfd8      	it	le
 8006688:	2401      	movle	r4, #1
 800668a:	2b03      	cmp	r3, #3
 800668c:	f200 808a 	bhi.w	80067a4 <_dtoa_r+0x304>
 8006690:	e8df f003 	tbb	[pc, r3]
 8006694:	5b4d4f2d 	.word	0x5b4d4f2d
 8006698:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800669c:	441c      	add	r4, r3
 800669e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80066a2:	2b20      	cmp	r3, #32
 80066a4:	bfc3      	ittte	gt
 80066a6:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80066aa:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 80066ae:	fa09 f303 	lslgt.w	r3, r9, r3
 80066b2:	f1c3 0320 	rsble	r3, r3, #32
 80066b6:	bfc6      	itte	gt
 80066b8:	fa26 f000 	lsrgt.w	r0, r6, r0
 80066bc:	4318      	orrgt	r0, r3
 80066be:	fa06 f003 	lslle.w	r0, r6, r3
 80066c2:	f7f9 fe8f 	bl	80003e4 <__aeabi_ui2d>
 80066c6:	2301      	movs	r3, #1
 80066c8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80066cc:	3c01      	subs	r4, #1
 80066ce:	9313      	str	r3, [sp, #76]	; 0x4c
 80066d0:	e76f      	b.n	80065b2 <_dtoa_r+0x112>
 80066d2:	2301      	movs	r3, #1
 80066d4:	e7b2      	b.n	800663c <_dtoa_r+0x19c>
 80066d6:	900f      	str	r0, [sp, #60]	; 0x3c
 80066d8:	e7b1      	b.n	800663e <_dtoa_r+0x19e>
 80066da:	9b06      	ldr	r3, [sp, #24]
 80066dc:	eba3 030a 	sub.w	r3, r3, sl
 80066e0:	9306      	str	r3, [sp, #24]
 80066e2:	f1ca 0300 	rsb	r3, sl, #0
 80066e6:	930a      	str	r3, [sp, #40]	; 0x28
 80066e8:	2300      	movs	r3, #0
 80066ea:	930e      	str	r3, [sp, #56]	; 0x38
 80066ec:	e7be      	b.n	800666c <_dtoa_r+0x1cc>
 80066ee:	2300      	movs	r3, #0
 80066f0:	930b      	str	r3, [sp, #44]	; 0x2c
 80066f2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	dc58      	bgt.n	80067aa <_dtoa_r+0x30a>
 80066f8:	f04f 0901 	mov.w	r9, #1
 80066fc:	464b      	mov	r3, r9
 80066fe:	f8cd 9020 	str.w	r9, [sp, #32]
 8006702:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8006706:	2200      	movs	r2, #0
 8006708:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800670a:	6042      	str	r2, [r0, #4]
 800670c:	2204      	movs	r2, #4
 800670e:	f102 0614 	add.w	r6, r2, #20
 8006712:	429e      	cmp	r6, r3
 8006714:	6841      	ldr	r1, [r0, #4]
 8006716:	d94e      	bls.n	80067b6 <_dtoa_r+0x316>
 8006718:	4628      	mov	r0, r5
 800671a:	f000 fcdb 	bl	80070d4 <_Balloc>
 800671e:	9003      	str	r0, [sp, #12]
 8006720:	2800      	cmp	r0, #0
 8006722:	d14c      	bne.n	80067be <_dtoa_r+0x31e>
 8006724:	4602      	mov	r2, r0
 8006726:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800672a:	4b17      	ldr	r3, [pc, #92]	; (8006788 <_dtoa_r+0x2e8>)
 800672c:	e6cc      	b.n	80064c8 <_dtoa_r+0x28>
 800672e:	2301      	movs	r3, #1
 8006730:	e7de      	b.n	80066f0 <_dtoa_r+0x250>
 8006732:	2300      	movs	r3, #0
 8006734:	930b      	str	r3, [sp, #44]	; 0x2c
 8006736:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006738:	eb0a 0903 	add.w	r9, sl, r3
 800673c:	f109 0301 	add.w	r3, r9, #1
 8006740:	2b01      	cmp	r3, #1
 8006742:	9308      	str	r3, [sp, #32]
 8006744:	bfb8      	it	lt
 8006746:	2301      	movlt	r3, #1
 8006748:	e7dd      	b.n	8006706 <_dtoa_r+0x266>
 800674a:	2301      	movs	r3, #1
 800674c:	e7f2      	b.n	8006734 <_dtoa_r+0x294>
 800674e:	bf00      	nop
 8006750:	636f4361 	.word	0x636f4361
 8006754:	3fd287a7 	.word	0x3fd287a7
 8006758:	8b60c8b3 	.word	0x8b60c8b3
 800675c:	3fc68a28 	.word	0x3fc68a28
 8006760:	509f79fb 	.word	0x509f79fb
 8006764:	3fd34413 	.word	0x3fd34413
 8006768:	0800877d 	.word	0x0800877d
 800676c:	08008794 	.word	0x08008794
 8006770:	7ff00000 	.word	0x7ff00000
 8006774:	08008779 	.word	0x08008779
 8006778:	08008770 	.word	0x08008770
 800677c:	0800874d 	.word	0x0800874d
 8006780:	3ff80000 	.word	0x3ff80000
 8006784:	08008888 	.word	0x08008888
 8006788:	080087ef 	.word	0x080087ef
 800678c:	2401      	movs	r4, #1
 800678e:	2300      	movs	r3, #0
 8006790:	940b      	str	r4, [sp, #44]	; 0x2c
 8006792:	9322      	str	r3, [sp, #136]	; 0x88
 8006794:	f04f 39ff 	mov.w	r9, #4294967295
 8006798:	2200      	movs	r2, #0
 800679a:	2312      	movs	r3, #18
 800679c:	f8cd 9020 	str.w	r9, [sp, #32]
 80067a0:	9223      	str	r2, [sp, #140]	; 0x8c
 80067a2:	e7b0      	b.n	8006706 <_dtoa_r+0x266>
 80067a4:	2301      	movs	r3, #1
 80067a6:	930b      	str	r3, [sp, #44]	; 0x2c
 80067a8:	e7f4      	b.n	8006794 <_dtoa_r+0x2f4>
 80067aa:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 80067ae:	464b      	mov	r3, r9
 80067b0:	f8cd 9020 	str.w	r9, [sp, #32]
 80067b4:	e7a7      	b.n	8006706 <_dtoa_r+0x266>
 80067b6:	3101      	adds	r1, #1
 80067b8:	6041      	str	r1, [r0, #4]
 80067ba:	0052      	lsls	r2, r2, #1
 80067bc:	e7a7      	b.n	800670e <_dtoa_r+0x26e>
 80067be:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80067c0:	9a03      	ldr	r2, [sp, #12]
 80067c2:	601a      	str	r2, [r3, #0]
 80067c4:	9b08      	ldr	r3, [sp, #32]
 80067c6:	2b0e      	cmp	r3, #14
 80067c8:	f200 80a8 	bhi.w	800691c <_dtoa_r+0x47c>
 80067cc:	2c00      	cmp	r4, #0
 80067ce:	f000 80a5 	beq.w	800691c <_dtoa_r+0x47c>
 80067d2:	f1ba 0f00 	cmp.w	sl, #0
 80067d6:	dd34      	ble.n	8006842 <_dtoa_r+0x3a2>
 80067d8:	4a9a      	ldr	r2, [pc, #616]	; (8006a44 <_dtoa_r+0x5a4>)
 80067da:	f00a 030f 	and.w	r3, sl, #15
 80067de:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80067e2:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80067e6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80067ea:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80067ee:	ea4f 142a 	mov.w	r4, sl, asr #4
 80067f2:	d016      	beq.n	8006822 <_dtoa_r+0x382>
 80067f4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80067f8:	4b93      	ldr	r3, [pc, #588]	; (8006a48 <_dtoa_r+0x5a8>)
 80067fa:	2703      	movs	r7, #3
 80067fc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006800:	f7f9 ff94 	bl	800072c <__aeabi_ddiv>
 8006804:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006808:	f004 040f 	and.w	r4, r4, #15
 800680c:	4e8e      	ldr	r6, [pc, #568]	; (8006a48 <_dtoa_r+0x5a8>)
 800680e:	b954      	cbnz	r4, 8006826 <_dtoa_r+0x386>
 8006810:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006814:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006818:	f7f9 ff88 	bl	800072c <__aeabi_ddiv>
 800681c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006820:	e029      	b.n	8006876 <_dtoa_r+0x3d6>
 8006822:	2702      	movs	r7, #2
 8006824:	e7f2      	b.n	800680c <_dtoa_r+0x36c>
 8006826:	07e1      	lsls	r1, r4, #31
 8006828:	d508      	bpl.n	800683c <_dtoa_r+0x39c>
 800682a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800682e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006832:	f7f9 fe51 	bl	80004d8 <__aeabi_dmul>
 8006836:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800683a:	3701      	adds	r7, #1
 800683c:	1064      	asrs	r4, r4, #1
 800683e:	3608      	adds	r6, #8
 8006840:	e7e5      	b.n	800680e <_dtoa_r+0x36e>
 8006842:	f000 80a5 	beq.w	8006990 <_dtoa_r+0x4f0>
 8006846:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800684a:	f1ca 0400 	rsb	r4, sl, #0
 800684e:	4b7d      	ldr	r3, [pc, #500]	; (8006a44 <_dtoa_r+0x5a4>)
 8006850:	f004 020f 	and.w	r2, r4, #15
 8006854:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006858:	e9d3 2300 	ldrd	r2, r3, [r3]
 800685c:	f7f9 fe3c 	bl	80004d8 <__aeabi_dmul>
 8006860:	2702      	movs	r7, #2
 8006862:	2300      	movs	r3, #0
 8006864:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006868:	4e77      	ldr	r6, [pc, #476]	; (8006a48 <_dtoa_r+0x5a8>)
 800686a:	1124      	asrs	r4, r4, #4
 800686c:	2c00      	cmp	r4, #0
 800686e:	f040 8084 	bne.w	800697a <_dtoa_r+0x4da>
 8006872:	2b00      	cmp	r3, #0
 8006874:	d1d2      	bne.n	800681c <_dtoa_r+0x37c>
 8006876:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006878:	2b00      	cmp	r3, #0
 800687a:	f000 808b 	beq.w	8006994 <_dtoa_r+0x4f4>
 800687e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006882:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006886:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800688a:	2200      	movs	r2, #0
 800688c:	4b6f      	ldr	r3, [pc, #444]	; (8006a4c <_dtoa_r+0x5ac>)
 800688e:	f7fa f895 	bl	80009bc <__aeabi_dcmplt>
 8006892:	2800      	cmp	r0, #0
 8006894:	d07e      	beq.n	8006994 <_dtoa_r+0x4f4>
 8006896:	9b08      	ldr	r3, [sp, #32]
 8006898:	2b00      	cmp	r3, #0
 800689a:	d07b      	beq.n	8006994 <_dtoa_r+0x4f4>
 800689c:	f1b9 0f00 	cmp.w	r9, #0
 80068a0:	dd38      	ble.n	8006914 <_dtoa_r+0x474>
 80068a2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80068a6:	2200      	movs	r2, #0
 80068a8:	4b69      	ldr	r3, [pc, #420]	; (8006a50 <_dtoa_r+0x5b0>)
 80068aa:	f7f9 fe15 	bl	80004d8 <__aeabi_dmul>
 80068ae:	464c      	mov	r4, r9
 80068b0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80068b4:	f10a 38ff 	add.w	r8, sl, #4294967295
 80068b8:	3701      	adds	r7, #1
 80068ba:	4638      	mov	r0, r7
 80068bc:	f7f9 fda2 	bl	8000404 <__aeabi_i2d>
 80068c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80068c4:	f7f9 fe08 	bl	80004d8 <__aeabi_dmul>
 80068c8:	2200      	movs	r2, #0
 80068ca:	4b62      	ldr	r3, [pc, #392]	; (8006a54 <_dtoa_r+0x5b4>)
 80068cc:	f7f9 fc4e 	bl	800016c <__adddf3>
 80068d0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80068d4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80068d8:	9611      	str	r6, [sp, #68]	; 0x44
 80068da:	2c00      	cmp	r4, #0
 80068dc:	d15d      	bne.n	800699a <_dtoa_r+0x4fa>
 80068de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80068e2:	2200      	movs	r2, #0
 80068e4:	4b5c      	ldr	r3, [pc, #368]	; (8006a58 <_dtoa_r+0x5b8>)
 80068e6:	f7f9 fc3f 	bl	8000168 <__aeabi_dsub>
 80068ea:	4602      	mov	r2, r0
 80068ec:	460b      	mov	r3, r1
 80068ee:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80068f2:	4633      	mov	r3, r6
 80068f4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80068f6:	f7fa f87f 	bl	80009f8 <__aeabi_dcmpgt>
 80068fa:	2800      	cmp	r0, #0
 80068fc:	f040 829c 	bne.w	8006e38 <_dtoa_r+0x998>
 8006900:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006904:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006906:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800690a:	f7fa f857 	bl	80009bc <__aeabi_dcmplt>
 800690e:	2800      	cmp	r0, #0
 8006910:	f040 8290 	bne.w	8006e34 <_dtoa_r+0x994>
 8006914:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8006918:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800691c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800691e:	2b00      	cmp	r3, #0
 8006920:	f2c0 8152 	blt.w	8006bc8 <_dtoa_r+0x728>
 8006924:	f1ba 0f0e 	cmp.w	sl, #14
 8006928:	f300 814e 	bgt.w	8006bc8 <_dtoa_r+0x728>
 800692c:	4b45      	ldr	r3, [pc, #276]	; (8006a44 <_dtoa_r+0x5a4>)
 800692e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006932:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006936:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800693a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800693c:	2b00      	cmp	r3, #0
 800693e:	f280 80db 	bge.w	8006af8 <_dtoa_r+0x658>
 8006942:	9b08      	ldr	r3, [sp, #32]
 8006944:	2b00      	cmp	r3, #0
 8006946:	f300 80d7 	bgt.w	8006af8 <_dtoa_r+0x658>
 800694a:	f040 8272 	bne.w	8006e32 <_dtoa_r+0x992>
 800694e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006952:	2200      	movs	r2, #0
 8006954:	4b40      	ldr	r3, [pc, #256]	; (8006a58 <_dtoa_r+0x5b8>)
 8006956:	f7f9 fdbf 	bl	80004d8 <__aeabi_dmul>
 800695a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800695e:	f7fa f841 	bl	80009e4 <__aeabi_dcmpge>
 8006962:	9c08      	ldr	r4, [sp, #32]
 8006964:	4626      	mov	r6, r4
 8006966:	2800      	cmp	r0, #0
 8006968:	f040 8248 	bne.w	8006dfc <_dtoa_r+0x95c>
 800696c:	2331      	movs	r3, #49	; 0x31
 800696e:	9f03      	ldr	r7, [sp, #12]
 8006970:	f10a 0a01 	add.w	sl, sl, #1
 8006974:	f807 3b01 	strb.w	r3, [r7], #1
 8006978:	e244      	b.n	8006e04 <_dtoa_r+0x964>
 800697a:	07e2      	lsls	r2, r4, #31
 800697c:	d505      	bpl.n	800698a <_dtoa_r+0x4ea>
 800697e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006982:	f7f9 fda9 	bl	80004d8 <__aeabi_dmul>
 8006986:	2301      	movs	r3, #1
 8006988:	3701      	adds	r7, #1
 800698a:	1064      	asrs	r4, r4, #1
 800698c:	3608      	adds	r6, #8
 800698e:	e76d      	b.n	800686c <_dtoa_r+0x3cc>
 8006990:	2702      	movs	r7, #2
 8006992:	e770      	b.n	8006876 <_dtoa_r+0x3d6>
 8006994:	46d0      	mov	r8, sl
 8006996:	9c08      	ldr	r4, [sp, #32]
 8006998:	e78f      	b.n	80068ba <_dtoa_r+0x41a>
 800699a:	9903      	ldr	r1, [sp, #12]
 800699c:	4b29      	ldr	r3, [pc, #164]	; (8006a44 <_dtoa_r+0x5a4>)
 800699e:	4421      	add	r1, r4
 80069a0:	9112      	str	r1, [sp, #72]	; 0x48
 80069a2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80069a4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80069a8:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80069ac:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80069b0:	2900      	cmp	r1, #0
 80069b2:	d055      	beq.n	8006a60 <_dtoa_r+0x5c0>
 80069b4:	2000      	movs	r0, #0
 80069b6:	4929      	ldr	r1, [pc, #164]	; (8006a5c <_dtoa_r+0x5bc>)
 80069b8:	f7f9 feb8 	bl	800072c <__aeabi_ddiv>
 80069bc:	463b      	mov	r3, r7
 80069be:	4632      	mov	r2, r6
 80069c0:	f7f9 fbd2 	bl	8000168 <__aeabi_dsub>
 80069c4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80069c8:	9f03      	ldr	r7, [sp, #12]
 80069ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80069ce:	f7fa f833 	bl	8000a38 <__aeabi_d2iz>
 80069d2:	4604      	mov	r4, r0
 80069d4:	f7f9 fd16 	bl	8000404 <__aeabi_i2d>
 80069d8:	4602      	mov	r2, r0
 80069da:	460b      	mov	r3, r1
 80069dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80069e0:	f7f9 fbc2 	bl	8000168 <__aeabi_dsub>
 80069e4:	4602      	mov	r2, r0
 80069e6:	460b      	mov	r3, r1
 80069e8:	3430      	adds	r4, #48	; 0x30
 80069ea:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80069ee:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80069f2:	f807 4b01 	strb.w	r4, [r7], #1
 80069f6:	f7f9 ffe1 	bl	80009bc <__aeabi_dcmplt>
 80069fa:	2800      	cmp	r0, #0
 80069fc:	d174      	bne.n	8006ae8 <_dtoa_r+0x648>
 80069fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a02:	2000      	movs	r0, #0
 8006a04:	4911      	ldr	r1, [pc, #68]	; (8006a4c <_dtoa_r+0x5ac>)
 8006a06:	f7f9 fbaf 	bl	8000168 <__aeabi_dsub>
 8006a0a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006a0e:	f7f9 ffd5 	bl	80009bc <__aeabi_dcmplt>
 8006a12:	2800      	cmp	r0, #0
 8006a14:	f040 80b7 	bne.w	8006b86 <_dtoa_r+0x6e6>
 8006a18:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006a1a:	429f      	cmp	r7, r3
 8006a1c:	f43f af7a 	beq.w	8006914 <_dtoa_r+0x474>
 8006a20:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006a24:	2200      	movs	r2, #0
 8006a26:	4b0a      	ldr	r3, [pc, #40]	; (8006a50 <_dtoa_r+0x5b0>)
 8006a28:	f7f9 fd56 	bl	80004d8 <__aeabi_dmul>
 8006a2c:	2200      	movs	r2, #0
 8006a2e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006a32:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a36:	4b06      	ldr	r3, [pc, #24]	; (8006a50 <_dtoa_r+0x5b0>)
 8006a38:	f7f9 fd4e 	bl	80004d8 <__aeabi_dmul>
 8006a3c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006a40:	e7c3      	b.n	80069ca <_dtoa_r+0x52a>
 8006a42:	bf00      	nop
 8006a44:	08008888 	.word	0x08008888
 8006a48:	08008860 	.word	0x08008860
 8006a4c:	3ff00000 	.word	0x3ff00000
 8006a50:	40240000 	.word	0x40240000
 8006a54:	401c0000 	.word	0x401c0000
 8006a58:	40140000 	.word	0x40140000
 8006a5c:	3fe00000 	.word	0x3fe00000
 8006a60:	4630      	mov	r0, r6
 8006a62:	4639      	mov	r1, r7
 8006a64:	f7f9 fd38 	bl	80004d8 <__aeabi_dmul>
 8006a68:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006a6a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006a6e:	9c03      	ldr	r4, [sp, #12]
 8006a70:	9314      	str	r3, [sp, #80]	; 0x50
 8006a72:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a76:	f7f9 ffdf 	bl	8000a38 <__aeabi_d2iz>
 8006a7a:	9015      	str	r0, [sp, #84]	; 0x54
 8006a7c:	f7f9 fcc2 	bl	8000404 <__aeabi_i2d>
 8006a80:	4602      	mov	r2, r0
 8006a82:	460b      	mov	r3, r1
 8006a84:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a88:	f7f9 fb6e 	bl	8000168 <__aeabi_dsub>
 8006a8c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006a8e:	4606      	mov	r6, r0
 8006a90:	3330      	adds	r3, #48	; 0x30
 8006a92:	f804 3b01 	strb.w	r3, [r4], #1
 8006a96:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006a98:	460f      	mov	r7, r1
 8006a9a:	429c      	cmp	r4, r3
 8006a9c:	f04f 0200 	mov.w	r2, #0
 8006aa0:	d124      	bne.n	8006aec <_dtoa_r+0x64c>
 8006aa2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006aa6:	4bb0      	ldr	r3, [pc, #704]	; (8006d68 <_dtoa_r+0x8c8>)
 8006aa8:	f7f9 fb60 	bl	800016c <__adddf3>
 8006aac:	4602      	mov	r2, r0
 8006aae:	460b      	mov	r3, r1
 8006ab0:	4630      	mov	r0, r6
 8006ab2:	4639      	mov	r1, r7
 8006ab4:	f7f9 ffa0 	bl	80009f8 <__aeabi_dcmpgt>
 8006ab8:	2800      	cmp	r0, #0
 8006aba:	d163      	bne.n	8006b84 <_dtoa_r+0x6e4>
 8006abc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006ac0:	2000      	movs	r0, #0
 8006ac2:	49a9      	ldr	r1, [pc, #676]	; (8006d68 <_dtoa_r+0x8c8>)
 8006ac4:	f7f9 fb50 	bl	8000168 <__aeabi_dsub>
 8006ac8:	4602      	mov	r2, r0
 8006aca:	460b      	mov	r3, r1
 8006acc:	4630      	mov	r0, r6
 8006ace:	4639      	mov	r1, r7
 8006ad0:	f7f9 ff74 	bl	80009bc <__aeabi_dcmplt>
 8006ad4:	2800      	cmp	r0, #0
 8006ad6:	f43f af1d 	beq.w	8006914 <_dtoa_r+0x474>
 8006ada:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8006adc:	1e7b      	subs	r3, r7, #1
 8006ade:	9314      	str	r3, [sp, #80]	; 0x50
 8006ae0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8006ae4:	2b30      	cmp	r3, #48	; 0x30
 8006ae6:	d0f8      	beq.n	8006ada <_dtoa_r+0x63a>
 8006ae8:	46c2      	mov	sl, r8
 8006aea:	e03b      	b.n	8006b64 <_dtoa_r+0x6c4>
 8006aec:	4b9f      	ldr	r3, [pc, #636]	; (8006d6c <_dtoa_r+0x8cc>)
 8006aee:	f7f9 fcf3 	bl	80004d8 <__aeabi_dmul>
 8006af2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006af6:	e7bc      	b.n	8006a72 <_dtoa_r+0x5d2>
 8006af8:	9f03      	ldr	r7, [sp, #12]
 8006afa:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8006afe:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006b02:	4640      	mov	r0, r8
 8006b04:	4649      	mov	r1, r9
 8006b06:	f7f9 fe11 	bl	800072c <__aeabi_ddiv>
 8006b0a:	f7f9 ff95 	bl	8000a38 <__aeabi_d2iz>
 8006b0e:	4604      	mov	r4, r0
 8006b10:	f7f9 fc78 	bl	8000404 <__aeabi_i2d>
 8006b14:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006b18:	f7f9 fcde 	bl	80004d8 <__aeabi_dmul>
 8006b1c:	4602      	mov	r2, r0
 8006b1e:	460b      	mov	r3, r1
 8006b20:	4640      	mov	r0, r8
 8006b22:	4649      	mov	r1, r9
 8006b24:	f7f9 fb20 	bl	8000168 <__aeabi_dsub>
 8006b28:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8006b2c:	f807 6b01 	strb.w	r6, [r7], #1
 8006b30:	9e03      	ldr	r6, [sp, #12]
 8006b32:	f8dd c020 	ldr.w	ip, [sp, #32]
 8006b36:	1bbe      	subs	r6, r7, r6
 8006b38:	45b4      	cmp	ip, r6
 8006b3a:	4602      	mov	r2, r0
 8006b3c:	460b      	mov	r3, r1
 8006b3e:	d136      	bne.n	8006bae <_dtoa_r+0x70e>
 8006b40:	f7f9 fb14 	bl	800016c <__adddf3>
 8006b44:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006b48:	4680      	mov	r8, r0
 8006b4a:	4689      	mov	r9, r1
 8006b4c:	f7f9 ff54 	bl	80009f8 <__aeabi_dcmpgt>
 8006b50:	bb58      	cbnz	r0, 8006baa <_dtoa_r+0x70a>
 8006b52:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006b56:	4640      	mov	r0, r8
 8006b58:	4649      	mov	r1, r9
 8006b5a:	f7f9 ff25 	bl	80009a8 <__aeabi_dcmpeq>
 8006b5e:	b108      	cbz	r0, 8006b64 <_dtoa_r+0x6c4>
 8006b60:	07e1      	lsls	r1, r4, #31
 8006b62:	d422      	bmi.n	8006baa <_dtoa_r+0x70a>
 8006b64:	4628      	mov	r0, r5
 8006b66:	4659      	mov	r1, fp
 8006b68:	f000 faf4 	bl	8007154 <_Bfree>
 8006b6c:	2300      	movs	r3, #0
 8006b6e:	703b      	strb	r3, [r7, #0]
 8006b70:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8006b72:	f10a 0001 	add.w	r0, sl, #1
 8006b76:	6018      	str	r0, [r3, #0]
 8006b78:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	f43f acde 	beq.w	800653c <_dtoa_r+0x9c>
 8006b80:	601f      	str	r7, [r3, #0]
 8006b82:	e4db      	b.n	800653c <_dtoa_r+0x9c>
 8006b84:	4627      	mov	r7, r4
 8006b86:	463b      	mov	r3, r7
 8006b88:	461f      	mov	r7, r3
 8006b8a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006b8e:	2a39      	cmp	r2, #57	; 0x39
 8006b90:	d107      	bne.n	8006ba2 <_dtoa_r+0x702>
 8006b92:	9a03      	ldr	r2, [sp, #12]
 8006b94:	429a      	cmp	r2, r3
 8006b96:	d1f7      	bne.n	8006b88 <_dtoa_r+0x6e8>
 8006b98:	2230      	movs	r2, #48	; 0x30
 8006b9a:	9903      	ldr	r1, [sp, #12]
 8006b9c:	f108 0801 	add.w	r8, r8, #1
 8006ba0:	700a      	strb	r2, [r1, #0]
 8006ba2:	781a      	ldrb	r2, [r3, #0]
 8006ba4:	3201      	adds	r2, #1
 8006ba6:	701a      	strb	r2, [r3, #0]
 8006ba8:	e79e      	b.n	8006ae8 <_dtoa_r+0x648>
 8006baa:	46d0      	mov	r8, sl
 8006bac:	e7eb      	b.n	8006b86 <_dtoa_r+0x6e6>
 8006bae:	2200      	movs	r2, #0
 8006bb0:	4b6e      	ldr	r3, [pc, #440]	; (8006d6c <_dtoa_r+0x8cc>)
 8006bb2:	f7f9 fc91 	bl	80004d8 <__aeabi_dmul>
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	2300      	movs	r3, #0
 8006bba:	4680      	mov	r8, r0
 8006bbc:	4689      	mov	r9, r1
 8006bbe:	f7f9 fef3 	bl	80009a8 <__aeabi_dcmpeq>
 8006bc2:	2800      	cmp	r0, #0
 8006bc4:	d09b      	beq.n	8006afe <_dtoa_r+0x65e>
 8006bc6:	e7cd      	b.n	8006b64 <_dtoa_r+0x6c4>
 8006bc8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006bca:	2a00      	cmp	r2, #0
 8006bcc:	f000 80d0 	beq.w	8006d70 <_dtoa_r+0x8d0>
 8006bd0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006bd2:	2a01      	cmp	r2, #1
 8006bd4:	f300 80ae 	bgt.w	8006d34 <_dtoa_r+0x894>
 8006bd8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006bda:	2a00      	cmp	r2, #0
 8006bdc:	f000 80a6 	beq.w	8006d2c <_dtoa_r+0x88c>
 8006be0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006be4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006be6:	9f06      	ldr	r7, [sp, #24]
 8006be8:	9a06      	ldr	r2, [sp, #24]
 8006bea:	2101      	movs	r1, #1
 8006bec:	441a      	add	r2, r3
 8006bee:	9206      	str	r2, [sp, #24]
 8006bf0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006bf2:	4628      	mov	r0, r5
 8006bf4:	441a      	add	r2, r3
 8006bf6:	9209      	str	r2, [sp, #36]	; 0x24
 8006bf8:	f000 fb62 	bl	80072c0 <__i2b>
 8006bfc:	4606      	mov	r6, r0
 8006bfe:	2f00      	cmp	r7, #0
 8006c00:	dd0c      	ble.n	8006c1c <_dtoa_r+0x77c>
 8006c02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	dd09      	ble.n	8006c1c <_dtoa_r+0x77c>
 8006c08:	42bb      	cmp	r3, r7
 8006c0a:	bfa8      	it	ge
 8006c0c:	463b      	movge	r3, r7
 8006c0e:	9a06      	ldr	r2, [sp, #24]
 8006c10:	1aff      	subs	r7, r7, r3
 8006c12:	1ad2      	subs	r2, r2, r3
 8006c14:	9206      	str	r2, [sp, #24]
 8006c16:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006c18:	1ad3      	subs	r3, r2, r3
 8006c1a:	9309      	str	r3, [sp, #36]	; 0x24
 8006c1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c1e:	b1f3      	cbz	r3, 8006c5e <_dtoa_r+0x7be>
 8006c20:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	f000 80a8 	beq.w	8006d78 <_dtoa_r+0x8d8>
 8006c28:	2c00      	cmp	r4, #0
 8006c2a:	dd10      	ble.n	8006c4e <_dtoa_r+0x7ae>
 8006c2c:	4631      	mov	r1, r6
 8006c2e:	4622      	mov	r2, r4
 8006c30:	4628      	mov	r0, r5
 8006c32:	f000 fc03 	bl	800743c <__pow5mult>
 8006c36:	465a      	mov	r2, fp
 8006c38:	4601      	mov	r1, r0
 8006c3a:	4606      	mov	r6, r0
 8006c3c:	4628      	mov	r0, r5
 8006c3e:	f000 fb55 	bl	80072ec <__multiply>
 8006c42:	4680      	mov	r8, r0
 8006c44:	4659      	mov	r1, fp
 8006c46:	4628      	mov	r0, r5
 8006c48:	f000 fa84 	bl	8007154 <_Bfree>
 8006c4c:	46c3      	mov	fp, r8
 8006c4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c50:	1b1a      	subs	r2, r3, r4
 8006c52:	d004      	beq.n	8006c5e <_dtoa_r+0x7be>
 8006c54:	4659      	mov	r1, fp
 8006c56:	4628      	mov	r0, r5
 8006c58:	f000 fbf0 	bl	800743c <__pow5mult>
 8006c5c:	4683      	mov	fp, r0
 8006c5e:	2101      	movs	r1, #1
 8006c60:	4628      	mov	r0, r5
 8006c62:	f000 fb2d 	bl	80072c0 <__i2b>
 8006c66:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006c68:	4604      	mov	r4, r0
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	f340 8086 	ble.w	8006d7c <_dtoa_r+0x8dc>
 8006c70:	461a      	mov	r2, r3
 8006c72:	4601      	mov	r1, r0
 8006c74:	4628      	mov	r0, r5
 8006c76:	f000 fbe1 	bl	800743c <__pow5mult>
 8006c7a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006c7c:	4604      	mov	r4, r0
 8006c7e:	2b01      	cmp	r3, #1
 8006c80:	dd7f      	ble.n	8006d82 <_dtoa_r+0x8e2>
 8006c82:	f04f 0800 	mov.w	r8, #0
 8006c86:	6923      	ldr	r3, [r4, #16]
 8006c88:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006c8c:	6918      	ldr	r0, [r3, #16]
 8006c8e:	f000 fac9 	bl	8007224 <__hi0bits>
 8006c92:	f1c0 0020 	rsb	r0, r0, #32
 8006c96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c98:	4418      	add	r0, r3
 8006c9a:	f010 001f 	ands.w	r0, r0, #31
 8006c9e:	f000 8092 	beq.w	8006dc6 <_dtoa_r+0x926>
 8006ca2:	f1c0 0320 	rsb	r3, r0, #32
 8006ca6:	2b04      	cmp	r3, #4
 8006ca8:	f340 808a 	ble.w	8006dc0 <_dtoa_r+0x920>
 8006cac:	f1c0 001c 	rsb	r0, r0, #28
 8006cb0:	9b06      	ldr	r3, [sp, #24]
 8006cb2:	4407      	add	r7, r0
 8006cb4:	4403      	add	r3, r0
 8006cb6:	9306      	str	r3, [sp, #24]
 8006cb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006cba:	4403      	add	r3, r0
 8006cbc:	9309      	str	r3, [sp, #36]	; 0x24
 8006cbe:	9b06      	ldr	r3, [sp, #24]
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	dd05      	ble.n	8006cd0 <_dtoa_r+0x830>
 8006cc4:	4659      	mov	r1, fp
 8006cc6:	461a      	mov	r2, r3
 8006cc8:	4628      	mov	r0, r5
 8006cca:	f000 fc11 	bl	80074f0 <__lshift>
 8006cce:	4683      	mov	fp, r0
 8006cd0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	dd05      	ble.n	8006ce2 <_dtoa_r+0x842>
 8006cd6:	4621      	mov	r1, r4
 8006cd8:	461a      	mov	r2, r3
 8006cda:	4628      	mov	r0, r5
 8006cdc:	f000 fc08 	bl	80074f0 <__lshift>
 8006ce0:	4604      	mov	r4, r0
 8006ce2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d070      	beq.n	8006dca <_dtoa_r+0x92a>
 8006ce8:	4621      	mov	r1, r4
 8006cea:	4658      	mov	r0, fp
 8006cec:	f000 fc70 	bl	80075d0 <__mcmp>
 8006cf0:	2800      	cmp	r0, #0
 8006cf2:	da6a      	bge.n	8006dca <_dtoa_r+0x92a>
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	4659      	mov	r1, fp
 8006cf8:	220a      	movs	r2, #10
 8006cfa:	4628      	mov	r0, r5
 8006cfc:	f000 fa4c 	bl	8007198 <__multadd>
 8006d00:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d02:	4683      	mov	fp, r0
 8006d04:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	f000 8194 	beq.w	8007036 <_dtoa_r+0xb96>
 8006d0e:	4631      	mov	r1, r6
 8006d10:	2300      	movs	r3, #0
 8006d12:	220a      	movs	r2, #10
 8006d14:	4628      	mov	r0, r5
 8006d16:	f000 fa3f 	bl	8007198 <__multadd>
 8006d1a:	f1b9 0f00 	cmp.w	r9, #0
 8006d1e:	4606      	mov	r6, r0
 8006d20:	f300 8093 	bgt.w	8006e4a <_dtoa_r+0x9aa>
 8006d24:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006d26:	2b02      	cmp	r3, #2
 8006d28:	dc57      	bgt.n	8006dda <_dtoa_r+0x93a>
 8006d2a:	e08e      	b.n	8006e4a <_dtoa_r+0x9aa>
 8006d2c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006d2e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006d32:	e757      	b.n	8006be4 <_dtoa_r+0x744>
 8006d34:	9b08      	ldr	r3, [sp, #32]
 8006d36:	1e5c      	subs	r4, r3, #1
 8006d38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d3a:	42a3      	cmp	r3, r4
 8006d3c:	bfb7      	itett	lt
 8006d3e:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006d40:	1b1c      	subge	r4, r3, r4
 8006d42:	1ae2      	sublt	r2, r4, r3
 8006d44:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8006d46:	bfbe      	ittt	lt
 8006d48:	940a      	strlt	r4, [sp, #40]	; 0x28
 8006d4a:	189b      	addlt	r3, r3, r2
 8006d4c:	930e      	strlt	r3, [sp, #56]	; 0x38
 8006d4e:	9b08      	ldr	r3, [sp, #32]
 8006d50:	bfb8      	it	lt
 8006d52:	2400      	movlt	r4, #0
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	bfbb      	ittet	lt
 8006d58:	9b06      	ldrlt	r3, [sp, #24]
 8006d5a:	9a08      	ldrlt	r2, [sp, #32]
 8006d5c:	9f06      	ldrge	r7, [sp, #24]
 8006d5e:	1a9f      	sublt	r7, r3, r2
 8006d60:	bfac      	ite	ge
 8006d62:	9b08      	ldrge	r3, [sp, #32]
 8006d64:	2300      	movlt	r3, #0
 8006d66:	e73f      	b.n	8006be8 <_dtoa_r+0x748>
 8006d68:	3fe00000 	.word	0x3fe00000
 8006d6c:	40240000 	.word	0x40240000
 8006d70:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006d72:	9f06      	ldr	r7, [sp, #24]
 8006d74:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8006d76:	e742      	b.n	8006bfe <_dtoa_r+0x75e>
 8006d78:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006d7a:	e76b      	b.n	8006c54 <_dtoa_r+0x7b4>
 8006d7c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006d7e:	2b01      	cmp	r3, #1
 8006d80:	dc19      	bgt.n	8006db6 <_dtoa_r+0x916>
 8006d82:	9b04      	ldr	r3, [sp, #16]
 8006d84:	b9bb      	cbnz	r3, 8006db6 <_dtoa_r+0x916>
 8006d86:	9b05      	ldr	r3, [sp, #20]
 8006d88:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006d8c:	b99b      	cbnz	r3, 8006db6 <_dtoa_r+0x916>
 8006d8e:	9b05      	ldr	r3, [sp, #20]
 8006d90:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006d94:	0d1b      	lsrs	r3, r3, #20
 8006d96:	051b      	lsls	r3, r3, #20
 8006d98:	b183      	cbz	r3, 8006dbc <_dtoa_r+0x91c>
 8006d9a:	f04f 0801 	mov.w	r8, #1
 8006d9e:	9b06      	ldr	r3, [sp, #24]
 8006da0:	3301      	adds	r3, #1
 8006da2:	9306      	str	r3, [sp, #24]
 8006da4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006da6:	3301      	adds	r3, #1
 8006da8:	9309      	str	r3, [sp, #36]	; 0x24
 8006daa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	f47f af6a 	bne.w	8006c86 <_dtoa_r+0x7e6>
 8006db2:	2001      	movs	r0, #1
 8006db4:	e76f      	b.n	8006c96 <_dtoa_r+0x7f6>
 8006db6:	f04f 0800 	mov.w	r8, #0
 8006dba:	e7f6      	b.n	8006daa <_dtoa_r+0x90a>
 8006dbc:	4698      	mov	r8, r3
 8006dbe:	e7f4      	b.n	8006daa <_dtoa_r+0x90a>
 8006dc0:	f43f af7d 	beq.w	8006cbe <_dtoa_r+0x81e>
 8006dc4:	4618      	mov	r0, r3
 8006dc6:	301c      	adds	r0, #28
 8006dc8:	e772      	b.n	8006cb0 <_dtoa_r+0x810>
 8006dca:	9b08      	ldr	r3, [sp, #32]
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	dc36      	bgt.n	8006e3e <_dtoa_r+0x99e>
 8006dd0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006dd2:	2b02      	cmp	r3, #2
 8006dd4:	dd33      	ble.n	8006e3e <_dtoa_r+0x99e>
 8006dd6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006dda:	f1b9 0f00 	cmp.w	r9, #0
 8006dde:	d10d      	bne.n	8006dfc <_dtoa_r+0x95c>
 8006de0:	4621      	mov	r1, r4
 8006de2:	464b      	mov	r3, r9
 8006de4:	2205      	movs	r2, #5
 8006de6:	4628      	mov	r0, r5
 8006de8:	f000 f9d6 	bl	8007198 <__multadd>
 8006dec:	4601      	mov	r1, r0
 8006dee:	4604      	mov	r4, r0
 8006df0:	4658      	mov	r0, fp
 8006df2:	f000 fbed 	bl	80075d0 <__mcmp>
 8006df6:	2800      	cmp	r0, #0
 8006df8:	f73f adb8 	bgt.w	800696c <_dtoa_r+0x4cc>
 8006dfc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006dfe:	9f03      	ldr	r7, [sp, #12]
 8006e00:	ea6f 0a03 	mvn.w	sl, r3
 8006e04:	f04f 0800 	mov.w	r8, #0
 8006e08:	4621      	mov	r1, r4
 8006e0a:	4628      	mov	r0, r5
 8006e0c:	f000 f9a2 	bl	8007154 <_Bfree>
 8006e10:	2e00      	cmp	r6, #0
 8006e12:	f43f aea7 	beq.w	8006b64 <_dtoa_r+0x6c4>
 8006e16:	f1b8 0f00 	cmp.w	r8, #0
 8006e1a:	d005      	beq.n	8006e28 <_dtoa_r+0x988>
 8006e1c:	45b0      	cmp	r8, r6
 8006e1e:	d003      	beq.n	8006e28 <_dtoa_r+0x988>
 8006e20:	4641      	mov	r1, r8
 8006e22:	4628      	mov	r0, r5
 8006e24:	f000 f996 	bl	8007154 <_Bfree>
 8006e28:	4631      	mov	r1, r6
 8006e2a:	4628      	mov	r0, r5
 8006e2c:	f000 f992 	bl	8007154 <_Bfree>
 8006e30:	e698      	b.n	8006b64 <_dtoa_r+0x6c4>
 8006e32:	2400      	movs	r4, #0
 8006e34:	4626      	mov	r6, r4
 8006e36:	e7e1      	b.n	8006dfc <_dtoa_r+0x95c>
 8006e38:	46c2      	mov	sl, r8
 8006e3a:	4626      	mov	r6, r4
 8006e3c:	e596      	b.n	800696c <_dtoa_r+0x4cc>
 8006e3e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006e40:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	f000 80fd 	beq.w	8007044 <_dtoa_r+0xba4>
 8006e4a:	2f00      	cmp	r7, #0
 8006e4c:	dd05      	ble.n	8006e5a <_dtoa_r+0x9ba>
 8006e4e:	4631      	mov	r1, r6
 8006e50:	463a      	mov	r2, r7
 8006e52:	4628      	mov	r0, r5
 8006e54:	f000 fb4c 	bl	80074f0 <__lshift>
 8006e58:	4606      	mov	r6, r0
 8006e5a:	f1b8 0f00 	cmp.w	r8, #0
 8006e5e:	d05c      	beq.n	8006f1a <_dtoa_r+0xa7a>
 8006e60:	4628      	mov	r0, r5
 8006e62:	6871      	ldr	r1, [r6, #4]
 8006e64:	f000 f936 	bl	80070d4 <_Balloc>
 8006e68:	4607      	mov	r7, r0
 8006e6a:	b928      	cbnz	r0, 8006e78 <_dtoa_r+0x9d8>
 8006e6c:	4602      	mov	r2, r0
 8006e6e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006e72:	4b7f      	ldr	r3, [pc, #508]	; (8007070 <_dtoa_r+0xbd0>)
 8006e74:	f7ff bb28 	b.w	80064c8 <_dtoa_r+0x28>
 8006e78:	6932      	ldr	r2, [r6, #16]
 8006e7a:	f106 010c 	add.w	r1, r6, #12
 8006e7e:	3202      	adds	r2, #2
 8006e80:	0092      	lsls	r2, r2, #2
 8006e82:	300c      	adds	r0, #12
 8006e84:	f000 f90c 	bl	80070a0 <memcpy>
 8006e88:	2201      	movs	r2, #1
 8006e8a:	4639      	mov	r1, r7
 8006e8c:	4628      	mov	r0, r5
 8006e8e:	f000 fb2f 	bl	80074f0 <__lshift>
 8006e92:	46b0      	mov	r8, r6
 8006e94:	4606      	mov	r6, r0
 8006e96:	9b03      	ldr	r3, [sp, #12]
 8006e98:	3301      	adds	r3, #1
 8006e9a:	9308      	str	r3, [sp, #32]
 8006e9c:	9b03      	ldr	r3, [sp, #12]
 8006e9e:	444b      	add	r3, r9
 8006ea0:	930a      	str	r3, [sp, #40]	; 0x28
 8006ea2:	9b04      	ldr	r3, [sp, #16]
 8006ea4:	f003 0301 	and.w	r3, r3, #1
 8006ea8:	9309      	str	r3, [sp, #36]	; 0x24
 8006eaa:	9b08      	ldr	r3, [sp, #32]
 8006eac:	4621      	mov	r1, r4
 8006eae:	3b01      	subs	r3, #1
 8006eb0:	4658      	mov	r0, fp
 8006eb2:	9304      	str	r3, [sp, #16]
 8006eb4:	f7ff fa68 	bl	8006388 <quorem>
 8006eb8:	4603      	mov	r3, r0
 8006eba:	4641      	mov	r1, r8
 8006ebc:	3330      	adds	r3, #48	; 0x30
 8006ebe:	9006      	str	r0, [sp, #24]
 8006ec0:	4658      	mov	r0, fp
 8006ec2:	930b      	str	r3, [sp, #44]	; 0x2c
 8006ec4:	f000 fb84 	bl	80075d0 <__mcmp>
 8006ec8:	4632      	mov	r2, r6
 8006eca:	4681      	mov	r9, r0
 8006ecc:	4621      	mov	r1, r4
 8006ece:	4628      	mov	r0, r5
 8006ed0:	f000 fb9a 	bl	8007608 <__mdiff>
 8006ed4:	68c2      	ldr	r2, [r0, #12]
 8006ed6:	4607      	mov	r7, r0
 8006ed8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006eda:	bb02      	cbnz	r2, 8006f1e <_dtoa_r+0xa7e>
 8006edc:	4601      	mov	r1, r0
 8006ede:	4658      	mov	r0, fp
 8006ee0:	f000 fb76 	bl	80075d0 <__mcmp>
 8006ee4:	4602      	mov	r2, r0
 8006ee6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ee8:	4639      	mov	r1, r7
 8006eea:	4628      	mov	r0, r5
 8006eec:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8006ef0:	f000 f930 	bl	8007154 <_Bfree>
 8006ef4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006ef6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006ef8:	9f08      	ldr	r7, [sp, #32]
 8006efa:	ea43 0102 	orr.w	r1, r3, r2
 8006efe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f00:	430b      	orrs	r3, r1
 8006f02:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f04:	d10d      	bne.n	8006f22 <_dtoa_r+0xa82>
 8006f06:	2b39      	cmp	r3, #57	; 0x39
 8006f08:	d029      	beq.n	8006f5e <_dtoa_r+0xabe>
 8006f0a:	f1b9 0f00 	cmp.w	r9, #0
 8006f0e:	dd01      	ble.n	8006f14 <_dtoa_r+0xa74>
 8006f10:	9b06      	ldr	r3, [sp, #24]
 8006f12:	3331      	adds	r3, #49	; 0x31
 8006f14:	9a04      	ldr	r2, [sp, #16]
 8006f16:	7013      	strb	r3, [r2, #0]
 8006f18:	e776      	b.n	8006e08 <_dtoa_r+0x968>
 8006f1a:	4630      	mov	r0, r6
 8006f1c:	e7b9      	b.n	8006e92 <_dtoa_r+0x9f2>
 8006f1e:	2201      	movs	r2, #1
 8006f20:	e7e2      	b.n	8006ee8 <_dtoa_r+0xa48>
 8006f22:	f1b9 0f00 	cmp.w	r9, #0
 8006f26:	db06      	blt.n	8006f36 <_dtoa_r+0xa96>
 8006f28:	9922      	ldr	r1, [sp, #136]	; 0x88
 8006f2a:	ea41 0909 	orr.w	r9, r1, r9
 8006f2e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006f30:	ea59 0101 	orrs.w	r1, r9, r1
 8006f34:	d120      	bne.n	8006f78 <_dtoa_r+0xad8>
 8006f36:	2a00      	cmp	r2, #0
 8006f38:	ddec      	ble.n	8006f14 <_dtoa_r+0xa74>
 8006f3a:	4659      	mov	r1, fp
 8006f3c:	2201      	movs	r2, #1
 8006f3e:	4628      	mov	r0, r5
 8006f40:	9308      	str	r3, [sp, #32]
 8006f42:	f000 fad5 	bl	80074f0 <__lshift>
 8006f46:	4621      	mov	r1, r4
 8006f48:	4683      	mov	fp, r0
 8006f4a:	f000 fb41 	bl	80075d0 <__mcmp>
 8006f4e:	2800      	cmp	r0, #0
 8006f50:	9b08      	ldr	r3, [sp, #32]
 8006f52:	dc02      	bgt.n	8006f5a <_dtoa_r+0xaba>
 8006f54:	d1de      	bne.n	8006f14 <_dtoa_r+0xa74>
 8006f56:	07da      	lsls	r2, r3, #31
 8006f58:	d5dc      	bpl.n	8006f14 <_dtoa_r+0xa74>
 8006f5a:	2b39      	cmp	r3, #57	; 0x39
 8006f5c:	d1d8      	bne.n	8006f10 <_dtoa_r+0xa70>
 8006f5e:	2339      	movs	r3, #57	; 0x39
 8006f60:	9a04      	ldr	r2, [sp, #16]
 8006f62:	7013      	strb	r3, [r2, #0]
 8006f64:	463b      	mov	r3, r7
 8006f66:	461f      	mov	r7, r3
 8006f68:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8006f6c:	3b01      	subs	r3, #1
 8006f6e:	2a39      	cmp	r2, #57	; 0x39
 8006f70:	d050      	beq.n	8007014 <_dtoa_r+0xb74>
 8006f72:	3201      	adds	r2, #1
 8006f74:	701a      	strb	r2, [r3, #0]
 8006f76:	e747      	b.n	8006e08 <_dtoa_r+0x968>
 8006f78:	2a00      	cmp	r2, #0
 8006f7a:	dd03      	ble.n	8006f84 <_dtoa_r+0xae4>
 8006f7c:	2b39      	cmp	r3, #57	; 0x39
 8006f7e:	d0ee      	beq.n	8006f5e <_dtoa_r+0xabe>
 8006f80:	3301      	adds	r3, #1
 8006f82:	e7c7      	b.n	8006f14 <_dtoa_r+0xa74>
 8006f84:	9a08      	ldr	r2, [sp, #32]
 8006f86:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006f88:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006f8c:	428a      	cmp	r2, r1
 8006f8e:	d02a      	beq.n	8006fe6 <_dtoa_r+0xb46>
 8006f90:	4659      	mov	r1, fp
 8006f92:	2300      	movs	r3, #0
 8006f94:	220a      	movs	r2, #10
 8006f96:	4628      	mov	r0, r5
 8006f98:	f000 f8fe 	bl	8007198 <__multadd>
 8006f9c:	45b0      	cmp	r8, r6
 8006f9e:	4683      	mov	fp, r0
 8006fa0:	f04f 0300 	mov.w	r3, #0
 8006fa4:	f04f 020a 	mov.w	r2, #10
 8006fa8:	4641      	mov	r1, r8
 8006faa:	4628      	mov	r0, r5
 8006fac:	d107      	bne.n	8006fbe <_dtoa_r+0xb1e>
 8006fae:	f000 f8f3 	bl	8007198 <__multadd>
 8006fb2:	4680      	mov	r8, r0
 8006fb4:	4606      	mov	r6, r0
 8006fb6:	9b08      	ldr	r3, [sp, #32]
 8006fb8:	3301      	adds	r3, #1
 8006fba:	9308      	str	r3, [sp, #32]
 8006fbc:	e775      	b.n	8006eaa <_dtoa_r+0xa0a>
 8006fbe:	f000 f8eb 	bl	8007198 <__multadd>
 8006fc2:	4631      	mov	r1, r6
 8006fc4:	4680      	mov	r8, r0
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	220a      	movs	r2, #10
 8006fca:	4628      	mov	r0, r5
 8006fcc:	f000 f8e4 	bl	8007198 <__multadd>
 8006fd0:	4606      	mov	r6, r0
 8006fd2:	e7f0      	b.n	8006fb6 <_dtoa_r+0xb16>
 8006fd4:	f1b9 0f00 	cmp.w	r9, #0
 8006fd8:	bfcc      	ite	gt
 8006fda:	464f      	movgt	r7, r9
 8006fdc:	2701      	movle	r7, #1
 8006fde:	f04f 0800 	mov.w	r8, #0
 8006fe2:	9a03      	ldr	r2, [sp, #12]
 8006fe4:	4417      	add	r7, r2
 8006fe6:	4659      	mov	r1, fp
 8006fe8:	2201      	movs	r2, #1
 8006fea:	4628      	mov	r0, r5
 8006fec:	9308      	str	r3, [sp, #32]
 8006fee:	f000 fa7f 	bl	80074f0 <__lshift>
 8006ff2:	4621      	mov	r1, r4
 8006ff4:	4683      	mov	fp, r0
 8006ff6:	f000 faeb 	bl	80075d0 <__mcmp>
 8006ffa:	2800      	cmp	r0, #0
 8006ffc:	dcb2      	bgt.n	8006f64 <_dtoa_r+0xac4>
 8006ffe:	d102      	bne.n	8007006 <_dtoa_r+0xb66>
 8007000:	9b08      	ldr	r3, [sp, #32]
 8007002:	07db      	lsls	r3, r3, #31
 8007004:	d4ae      	bmi.n	8006f64 <_dtoa_r+0xac4>
 8007006:	463b      	mov	r3, r7
 8007008:	461f      	mov	r7, r3
 800700a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800700e:	2a30      	cmp	r2, #48	; 0x30
 8007010:	d0fa      	beq.n	8007008 <_dtoa_r+0xb68>
 8007012:	e6f9      	b.n	8006e08 <_dtoa_r+0x968>
 8007014:	9a03      	ldr	r2, [sp, #12]
 8007016:	429a      	cmp	r2, r3
 8007018:	d1a5      	bne.n	8006f66 <_dtoa_r+0xac6>
 800701a:	2331      	movs	r3, #49	; 0x31
 800701c:	f10a 0a01 	add.w	sl, sl, #1
 8007020:	e779      	b.n	8006f16 <_dtoa_r+0xa76>
 8007022:	4b14      	ldr	r3, [pc, #80]	; (8007074 <_dtoa_r+0xbd4>)
 8007024:	f7ff baa8 	b.w	8006578 <_dtoa_r+0xd8>
 8007028:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800702a:	2b00      	cmp	r3, #0
 800702c:	f47f aa81 	bne.w	8006532 <_dtoa_r+0x92>
 8007030:	4b11      	ldr	r3, [pc, #68]	; (8007078 <_dtoa_r+0xbd8>)
 8007032:	f7ff baa1 	b.w	8006578 <_dtoa_r+0xd8>
 8007036:	f1b9 0f00 	cmp.w	r9, #0
 800703a:	dc03      	bgt.n	8007044 <_dtoa_r+0xba4>
 800703c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800703e:	2b02      	cmp	r3, #2
 8007040:	f73f aecb 	bgt.w	8006dda <_dtoa_r+0x93a>
 8007044:	9f03      	ldr	r7, [sp, #12]
 8007046:	4621      	mov	r1, r4
 8007048:	4658      	mov	r0, fp
 800704a:	f7ff f99d 	bl	8006388 <quorem>
 800704e:	9a03      	ldr	r2, [sp, #12]
 8007050:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8007054:	f807 3b01 	strb.w	r3, [r7], #1
 8007058:	1aba      	subs	r2, r7, r2
 800705a:	4591      	cmp	r9, r2
 800705c:	ddba      	ble.n	8006fd4 <_dtoa_r+0xb34>
 800705e:	4659      	mov	r1, fp
 8007060:	2300      	movs	r3, #0
 8007062:	220a      	movs	r2, #10
 8007064:	4628      	mov	r0, r5
 8007066:	f000 f897 	bl	8007198 <__multadd>
 800706a:	4683      	mov	fp, r0
 800706c:	e7eb      	b.n	8007046 <_dtoa_r+0xba6>
 800706e:	bf00      	nop
 8007070:	080087ef 	.word	0x080087ef
 8007074:	0800874c 	.word	0x0800874c
 8007078:	08008770 	.word	0x08008770

0800707c <_localeconv_r>:
 800707c:	4800      	ldr	r0, [pc, #0]	; (8007080 <_localeconv_r+0x4>)
 800707e:	4770      	bx	lr
 8007080:	2000018c 	.word	0x2000018c

08007084 <memchr>:
 8007084:	4603      	mov	r3, r0
 8007086:	b510      	push	{r4, lr}
 8007088:	b2c9      	uxtb	r1, r1
 800708a:	4402      	add	r2, r0
 800708c:	4293      	cmp	r3, r2
 800708e:	4618      	mov	r0, r3
 8007090:	d101      	bne.n	8007096 <memchr+0x12>
 8007092:	2000      	movs	r0, #0
 8007094:	e003      	b.n	800709e <memchr+0x1a>
 8007096:	7804      	ldrb	r4, [r0, #0]
 8007098:	3301      	adds	r3, #1
 800709a:	428c      	cmp	r4, r1
 800709c:	d1f6      	bne.n	800708c <memchr+0x8>
 800709e:	bd10      	pop	{r4, pc}

080070a0 <memcpy>:
 80070a0:	440a      	add	r2, r1
 80070a2:	4291      	cmp	r1, r2
 80070a4:	f100 33ff 	add.w	r3, r0, #4294967295
 80070a8:	d100      	bne.n	80070ac <memcpy+0xc>
 80070aa:	4770      	bx	lr
 80070ac:	b510      	push	{r4, lr}
 80070ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80070b2:	4291      	cmp	r1, r2
 80070b4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80070b8:	d1f9      	bne.n	80070ae <memcpy+0xe>
 80070ba:	bd10      	pop	{r4, pc}

080070bc <__malloc_lock>:
 80070bc:	4801      	ldr	r0, [pc, #4]	; (80070c4 <__malloc_lock+0x8>)
 80070be:	f000 bd2c 	b.w	8007b1a <__retarget_lock_acquire_recursive>
 80070c2:	bf00      	nop
 80070c4:	200005a4 	.word	0x200005a4

080070c8 <__malloc_unlock>:
 80070c8:	4801      	ldr	r0, [pc, #4]	; (80070d0 <__malloc_unlock+0x8>)
 80070ca:	f000 bd27 	b.w	8007b1c <__retarget_lock_release_recursive>
 80070ce:	bf00      	nop
 80070d0:	200005a4 	.word	0x200005a4

080070d4 <_Balloc>:
 80070d4:	b570      	push	{r4, r5, r6, lr}
 80070d6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80070d8:	4604      	mov	r4, r0
 80070da:	460d      	mov	r5, r1
 80070dc:	b976      	cbnz	r6, 80070fc <_Balloc+0x28>
 80070de:	2010      	movs	r0, #16
 80070e0:	f7fe fbce 	bl	8005880 <malloc>
 80070e4:	4602      	mov	r2, r0
 80070e6:	6260      	str	r0, [r4, #36]	; 0x24
 80070e8:	b920      	cbnz	r0, 80070f4 <_Balloc+0x20>
 80070ea:	2166      	movs	r1, #102	; 0x66
 80070ec:	4b17      	ldr	r3, [pc, #92]	; (800714c <_Balloc+0x78>)
 80070ee:	4818      	ldr	r0, [pc, #96]	; (8007150 <_Balloc+0x7c>)
 80070f0:	f000 fce2 	bl	8007ab8 <__assert_func>
 80070f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80070f8:	6006      	str	r6, [r0, #0]
 80070fa:	60c6      	str	r6, [r0, #12]
 80070fc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80070fe:	68f3      	ldr	r3, [r6, #12]
 8007100:	b183      	cbz	r3, 8007124 <_Balloc+0x50>
 8007102:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007104:	68db      	ldr	r3, [r3, #12]
 8007106:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800710a:	b9b8      	cbnz	r0, 800713c <_Balloc+0x68>
 800710c:	2101      	movs	r1, #1
 800710e:	fa01 f605 	lsl.w	r6, r1, r5
 8007112:	1d72      	adds	r2, r6, #5
 8007114:	4620      	mov	r0, r4
 8007116:	0092      	lsls	r2, r2, #2
 8007118:	f000 fb5e 	bl	80077d8 <_calloc_r>
 800711c:	b160      	cbz	r0, 8007138 <_Balloc+0x64>
 800711e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007122:	e00e      	b.n	8007142 <_Balloc+0x6e>
 8007124:	2221      	movs	r2, #33	; 0x21
 8007126:	2104      	movs	r1, #4
 8007128:	4620      	mov	r0, r4
 800712a:	f000 fb55 	bl	80077d8 <_calloc_r>
 800712e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007130:	60f0      	str	r0, [r6, #12]
 8007132:	68db      	ldr	r3, [r3, #12]
 8007134:	2b00      	cmp	r3, #0
 8007136:	d1e4      	bne.n	8007102 <_Balloc+0x2e>
 8007138:	2000      	movs	r0, #0
 800713a:	bd70      	pop	{r4, r5, r6, pc}
 800713c:	6802      	ldr	r2, [r0, #0]
 800713e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007142:	2300      	movs	r3, #0
 8007144:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007148:	e7f7      	b.n	800713a <_Balloc+0x66>
 800714a:	bf00      	nop
 800714c:	0800877d 	.word	0x0800877d
 8007150:	08008800 	.word	0x08008800

08007154 <_Bfree>:
 8007154:	b570      	push	{r4, r5, r6, lr}
 8007156:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007158:	4605      	mov	r5, r0
 800715a:	460c      	mov	r4, r1
 800715c:	b976      	cbnz	r6, 800717c <_Bfree+0x28>
 800715e:	2010      	movs	r0, #16
 8007160:	f7fe fb8e 	bl	8005880 <malloc>
 8007164:	4602      	mov	r2, r0
 8007166:	6268      	str	r0, [r5, #36]	; 0x24
 8007168:	b920      	cbnz	r0, 8007174 <_Bfree+0x20>
 800716a:	218a      	movs	r1, #138	; 0x8a
 800716c:	4b08      	ldr	r3, [pc, #32]	; (8007190 <_Bfree+0x3c>)
 800716e:	4809      	ldr	r0, [pc, #36]	; (8007194 <_Bfree+0x40>)
 8007170:	f000 fca2 	bl	8007ab8 <__assert_func>
 8007174:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007178:	6006      	str	r6, [r0, #0]
 800717a:	60c6      	str	r6, [r0, #12]
 800717c:	b13c      	cbz	r4, 800718e <_Bfree+0x3a>
 800717e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007180:	6862      	ldr	r2, [r4, #4]
 8007182:	68db      	ldr	r3, [r3, #12]
 8007184:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007188:	6021      	str	r1, [r4, #0]
 800718a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800718e:	bd70      	pop	{r4, r5, r6, pc}
 8007190:	0800877d 	.word	0x0800877d
 8007194:	08008800 	.word	0x08008800

08007198 <__multadd>:
 8007198:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800719c:	4607      	mov	r7, r0
 800719e:	460c      	mov	r4, r1
 80071a0:	461e      	mov	r6, r3
 80071a2:	2000      	movs	r0, #0
 80071a4:	690d      	ldr	r5, [r1, #16]
 80071a6:	f101 0c14 	add.w	ip, r1, #20
 80071aa:	f8dc 3000 	ldr.w	r3, [ip]
 80071ae:	3001      	adds	r0, #1
 80071b0:	b299      	uxth	r1, r3
 80071b2:	fb02 6101 	mla	r1, r2, r1, r6
 80071b6:	0c1e      	lsrs	r6, r3, #16
 80071b8:	0c0b      	lsrs	r3, r1, #16
 80071ba:	fb02 3306 	mla	r3, r2, r6, r3
 80071be:	b289      	uxth	r1, r1
 80071c0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80071c4:	4285      	cmp	r5, r0
 80071c6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80071ca:	f84c 1b04 	str.w	r1, [ip], #4
 80071ce:	dcec      	bgt.n	80071aa <__multadd+0x12>
 80071d0:	b30e      	cbz	r6, 8007216 <__multadd+0x7e>
 80071d2:	68a3      	ldr	r3, [r4, #8]
 80071d4:	42ab      	cmp	r3, r5
 80071d6:	dc19      	bgt.n	800720c <__multadd+0x74>
 80071d8:	6861      	ldr	r1, [r4, #4]
 80071da:	4638      	mov	r0, r7
 80071dc:	3101      	adds	r1, #1
 80071de:	f7ff ff79 	bl	80070d4 <_Balloc>
 80071e2:	4680      	mov	r8, r0
 80071e4:	b928      	cbnz	r0, 80071f2 <__multadd+0x5a>
 80071e6:	4602      	mov	r2, r0
 80071e8:	21b5      	movs	r1, #181	; 0xb5
 80071ea:	4b0c      	ldr	r3, [pc, #48]	; (800721c <__multadd+0x84>)
 80071ec:	480c      	ldr	r0, [pc, #48]	; (8007220 <__multadd+0x88>)
 80071ee:	f000 fc63 	bl	8007ab8 <__assert_func>
 80071f2:	6922      	ldr	r2, [r4, #16]
 80071f4:	f104 010c 	add.w	r1, r4, #12
 80071f8:	3202      	adds	r2, #2
 80071fa:	0092      	lsls	r2, r2, #2
 80071fc:	300c      	adds	r0, #12
 80071fe:	f7ff ff4f 	bl	80070a0 <memcpy>
 8007202:	4621      	mov	r1, r4
 8007204:	4638      	mov	r0, r7
 8007206:	f7ff ffa5 	bl	8007154 <_Bfree>
 800720a:	4644      	mov	r4, r8
 800720c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007210:	3501      	adds	r5, #1
 8007212:	615e      	str	r6, [r3, #20]
 8007214:	6125      	str	r5, [r4, #16]
 8007216:	4620      	mov	r0, r4
 8007218:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800721c:	080087ef 	.word	0x080087ef
 8007220:	08008800 	.word	0x08008800

08007224 <__hi0bits>:
 8007224:	0c02      	lsrs	r2, r0, #16
 8007226:	0412      	lsls	r2, r2, #16
 8007228:	4603      	mov	r3, r0
 800722a:	b9ca      	cbnz	r2, 8007260 <__hi0bits+0x3c>
 800722c:	0403      	lsls	r3, r0, #16
 800722e:	2010      	movs	r0, #16
 8007230:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007234:	bf04      	itt	eq
 8007236:	021b      	lsleq	r3, r3, #8
 8007238:	3008      	addeq	r0, #8
 800723a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800723e:	bf04      	itt	eq
 8007240:	011b      	lsleq	r3, r3, #4
 8007242:	3004      	addeq	r0, #4
 8007244:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007248:	bf04      	itt	eq
 800724a:	009b      	lsleq	r3, r3, #2
 800724c:	3002      	addeq	r0, #2
 800724e:	2b00      	cmp	r3, #0
 8007250:	db05      	blt.n	800725e <__hi0bits+0x3a>
 8007252:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8007256:	f100 0001 	add.w	r0, r0, #1
 800725a:	bf08      	it	eq
 800725c:	2020      	moveq	r0, #32
 800725e:	4770      	bx	lr
 8007260:	2000      	movs	r0, #0
 8007262:	e7e5      	b.n	8007230 <__hi0bits+0xc>

08007264 <__lo0bits>:
 8007264:	6803      	ldr	r3, [r0, #0]
 8007266:	4602      	mov	r2, r0
 8007268:	f013 0007 	ands.w	r0, r3, #7
 800726c:	d00b      	beq.n	8007286 <__lo0bits+0x22>
 800726e:	07d9      	lsls	r1, r3, #31
 8007270:	d421      	bmi.n	80072b6 <__lo0bits+0x52>
 8007272:	0798      	lsls	r0, r3, #30
 8007274:	bf49      	itett	mi
 8007276:	085b      	lsrmi	r3, r3, #1
 8007278:	089b      	lsrpl	r3, r3, #2
 800727a:	2001      	movmi	r0, #1
 800727c:	6013      	strmi	r3, [r2, #0]
 800727e:	bf5c      	itt	pl
 8007280:	2002      	movpl	r0, #2
 8007282:	6013      	strpl	r3, [r2, #0]
 8007284:	4770      	bx	lr
 8007286:	b299      	uxth	r1, r3
 8007288:	b909      	cbnz	r1, 800728e <__lo0bits+0x2a>
 800728a:	2010      	movs	r0, #16
 800728c:	0c1b      	lsrs	r3, r3, #16
 800728e:	b2d9      	uxtb	r1, r3
 8007290:	b909      	cbnz	r1, 8007296 <__lo0bits+0x32>
 8007292:	3008      	adds	r0, #8
 8007294:	0a1b      	lsrs	r3, r3, #8
 8007296:	0719      	lsls	r1, r3, #28
 8007298:	bf04      	itt	eq
 800729a:	091b      	lsreq	r3, r3, #4
 800729c:	3004      	addeq	r0, #4
 800729e:	0799      	lsls	r1, r3, #30
 80072a0:	bf04      	itt	eq
 80072a2:	089b      	lsreq	r3, r3, #2
 80072a4:	3002      	addeq	r0, #2
 80072a6:	07d9      	lsls	r1, r3, #31
 80072a8:	d403      	bmi.n	80072b2 <__lo0bits+0x4e>
 80072aa:	085b      	lsrs	r3, r3, #1
 80072ac:	f100 0001 	add.w	r0, r0, #1
 80072b0:	d003      	beq.n	80072ba <__lo0bits+0x56>
 80072b2:	6013      	str	r3, [r2, #0]
 80072b4:	4770      	bx	lr
 80072b6:	2000      	movs	r0, #0
 80072b8:	4770      	bx	lr
 80072ba:	2020      	movs	r0, #32
 80072bc:	4770      	bx	lr
	...

080072c0 <__i2b>:
 80072c0:	b510      	push	{r4, lr}
 80072c2:	460c      	mov	r4, r1
 80072c4:	2101      	movs	r1, #1
 80072c6:	f7ff ff05 	bl	80070d4 <_Balloc>
 80072ca:	4602      	mov	r2, r0
 80072cc:	b928      	cbnz	r0, 80072da <__i2b+0x1a>
 80072ce:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80072d2:	4b04      	ldr	r3, [pc, #16]	; (80072e4 <__i2b+0x24>)
 80072d4:	4804      	ldr	r0, [pc, #16]	; (80072e8 <__i2b+0x28>)
 80072d6:	f000 fbef 	bl	8007ab8 <__assert_func>
 80072da:	2301      	movs	r3, #1
 80072dc:	6144      	str	r4, [r0, #20]
 80072de:	6103      	str	r3, [r0, #16]
 80072e0:	bd10      	pop	{r4, pc}
 80072e2:	bf00      	nop
 80072e4:	080087ef 	.word	0x080087ef
 80072e8:	08008800 	.word	0x08008800

080072ec <__multiply>:
 80072ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072f0:	4691      	mov	r9, r2
 80072f2:	690a      	ldr	r2, [r1, #16]
 80072f4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80072f8:	460c      	mov	r4, r1
 80072fa:	429a      	cmp	r2, r3
 80072fc:	bfbe      	ittt	lt
 80072fe:	460b      	movlt	r3, r1
 8007300:	464c      	movlt	r4, r9
 8007302:	4699      	movlt	r9, r3
 8007304:	6927      	ldr	r7, [r4, #16]
 8007306:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800730a:	68a3      	ldr	r3, [r4, #8]
 800730c:	6861      	ldr	r1, [r4, #4]
 800730e:	eb07 060a 	add.w	r6, r7, sl
 8007312:	42b3      	cmp	r3, r6
 8007314:	b085      	sub	sp, #20
 8007316:	bfb8      	it	lt
 8007318:	3101      	addlt	r1, #1
 800731a:	f7ff fedb 	bl	80070d4 <_Balloc>
 800731e:	b930      	cbnz	r0, 800732e <__multiply+0x42>
 8007320:	4602      	mov	r2, r0
 8007322:	f240 115d 	movw	r1, #349	; 0x15d
 8007326:	4b43      	ldr	r3, [pc, #268]	; (8007434 <__multiply+0x148>)
 8007328:	4843      	ldr	r0, [pc, #268]	; (8007438 <__multiply+0x14c>)
 800732a:	f000 fbc5 	bl	8007ab8 <__assert_func>
 800732e:	f100 0514 	add.w	r5, r0, #20
 8007332:	462b      	mov	r3, r5
 8007334:	2200      	movs	r2, #0
 8007336:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800733a:	4543      	cmp	r3, r8
 800733c:	d321      	bcc.n	8007382 <__multiply+0x96>
 800733e:	f104 0314 	add.w	r3, r4, #20
 8007342:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007346:	f109 0314 	add.w	r3, r9, #20
 800734a:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800734e:	9202      	str	r2, [sp, #8]
 8007350:	1b3a      	subs	r2, r7, r4
 8007352:	3a15      	subs	r2, #21
 8007354:	f022 0203 	bic.w	r2, r2, #3
 8007358:	3204      	adds	r2, #4
 800735a:	f104 0115 	add.w	r1, r4, #21
 800735e:	428f      	cmp	r7, r1
 8007360:	bf38      	it	cc
 8007362:	2204      	movcc	r2, #4
 8007364:	9201      	str	r2, [sp, #4]
 8007366:	9a02      	ldr	r2, [sp, #8]
 8007368:	9303      	str	r3, [sp, #12]
 800736a:	429a      	cmp	r2, r3
 800736c:	d80c      	bhi.n	8007388 <__multiply+0x9c>
 800736e:	2e00      	cmp	r6, #0
 8007370:	dd03      	ble.n	800737a <__multiply+0x8e>
 8007372:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007376:	2b00      	cmp	r3, #0
 8007378:	d059      	beq.n	800742e <__multiply+0x142>
 800737a:	6106      	str	r6, [r0, #16]
 800737c:	b005      	add	sp, #20
 800737e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007382:	f843 2b04 	str.w	r2, [r3], #4
 8007386:	e7d8      	b.n	800733a <__multiply+0x4e>
 8007388:	f8b3 a000 	ldrh.w	sl, [r3]
 800738c:	f1ba 0f00 	cmp.w	sl, #0
 8007390:	d023      	beq.n	80073da <__multiply+0xee>
 8007392:	46a9      	mov	r9, r5
 8007394:	f04f 0c00 	mov.w	ip, #0
 8007398:	f104 0e14 	add.w	lr, r4, #20
 800739c:	f85e 2b04 	ldr.w	r2, [lr], #4
 80073a0:	f8d9 1000 	ldr.w	r1, [r9]
 80073a4:	fa1f fb82 	uxth.w	fp, r2
 80073a8:	b289      	uxth	r1, r1
 80073aa:	fb0a 110b 	mla	r1, sl, fp, r1
 80073ae:	4461      	add	r1, ip
 80073b0:	f8d9 c000 	ldr.w	ip, [r9]
 80073b4:	0c12      	lsrs	r2, r2, #16
 80073b6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80073ba:	fb0a c202 	mla	r2, sl, r2, ip
 80073be:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80073c2:	b289      	uxth	r1, r1
 80073c4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80073c8:	4577      	cmp	r7, lr
 80073ca:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80073ce:	f849 1b04 	str.w	r1, [r9], #4
 80073d2:	d8e3      	bhi.n	800739c <__multiply+0xb0>
 80073d4:	9a01      	ldr	r2, [sp, #4]
 80073d6:	f845 c002 	str.w	ip, [r5, r2]
 80073da:	9a03      	ldr	r2, [sp, #12]
 80073dc:	3304      	adds	r3, #4
 80073de:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80073e2:	f1b9 0f00 	cmp.w	r9, #0
 80073e6:	d020      	beq.n	800742a <__multiply+0x13e>
 80073e8:	46ae      	mov	lr, r5
 80073ea:	f04f 0a00 	mov.w	sl, #0
 80073ee:	6829      	ldr	r1, [r5, #0]
 80073f0:	f104 0c14 	add.w	ip, r4, #20
 80073f4:	f8bc b000 	ldrh.w	fp, [ip]
 80073f8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80073fc:	b289      	uxth	r1, r1
 80073fe:	fb09 220b 	mla	r2, r9, fp, r2
 8007402:	4492      	add	sl, r2
 8007404:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8007408:	f84e 1b04 	str.w	r1, [lr], #4
 800740c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007410:	f8be 1000 	ldrh.w	r1, [lr]
 8007414:	0c12      	lsrs	r2, r2, #16
 8007416:	fb09 1102 	mla	r1, r9, r2, r1
 800741a:	4567      	cmp	r7, ip
 800741c:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8007420:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007424:	d8e6      	bhi.n	80073f4 <__multiply+0x108>
 8007426:	9a01      	ldr	r2, [sp, #4]
 8007428:	50a9      	str	r1, [r5, r2]
 800742a:	3504      	adds	r5, #4
 800742c:	e79b      	b.n	8007366 <__multiply+0x7a>
 800742e:	3e01      	subs	r6, #1
 8007430:	e79d      	b.n	800736e <__multiply+0x82>
 8007432:	bf00      	nop
 8007434:	080087ef 	.word	0x080087ef
 8007438:	08008800 	.word	0x08008800

0800743c <__pow5mult>:
 800743c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007440:	4615      	mov	r5, r2
 8007442:	f012 0203 	ands.w	r2, r2, #3
 8007446:	4606      	mov	r6, r0
 8007448:	460f      	mov	r7, r1
 800744a:	d007      	beq.n	800745c <__pow5mult+0x20>
 800744c:	4c25      	ldr	r4, [pc, #148]	; (80074e4 <__pow5mult+0xa8>)
 800744e:	3a01      	subs	r2, #1
 8007450:	2300      	movs	r3, #0
 8007452:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007456:	f7ff fe9f 	bl	8007198 <__multadd>
 800745a:	4607      	mov	r7, r0
 800745c:	10ad      	asrs	r5, r5, #2
 800745e:	d03d      	beq.n	80074dc <__pow5mult+0xa0>
 8007460:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007462:	b97c      	cbnz	r4, 8007484 <__pow5mult+0x48>
 8007464:	2010      	movs	r0, #16
 8007466:	f7fe fa0b 	bl	8005880 <malloc>
 800746a:	4602      	mov	r2, r0
 800746c:	6270      	str	r0, [r6, #36]	; 0x24
 800746e:	b928      	cbnz	r0, 800747c <__pow5mult+0x40>
 8007470:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007474:	4b1c      	ldr	r3, [pc, #112]	; (80074e8 <__pow5mult+0xac>)
 8007476:	481d      	ldr	r0, [pc, #116]	; (80074ec <__pow5mult+0xb0>)
 8007478:	f000 fb1e 	bl	8007ab8 <__assert_func>
 800747c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007480:	6004      	str	r4, [r0, #0]
 8007482:	60c4      	str	r4, [r0, #12]
 8007484:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007488:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800748c:	b94c      	cbnz	r4, 80074a2 <__pow5mult+0x66>
 800748e:	f240 2171 	movw	r1, #625	; 0x271
 8007492:	4630      	mov	r0, r6
 8007494:	f7ff ff14 	bl	80072c0 <__i2b>
 8007498:	2300      	movs	r3, #0
 800749a:	4604      	mov	r4, r0
 800749c:	f8c8 0008 	str.w	r0, [r8, #8]
 80074a0:	6003      	str	r3, [r0, #0]
 80074a2:	f04f 0900 	mov.w	r9, #0
 80074a6:	07eb      	lsls	r3, r5, #31
 80074a8:	d50a      	bpl.n	80074c0 <__pow5mult+0x84>
 80074aa:	4639      	mov	r1, r7
 80074ac:	4622      	mov	r2, r4
 80074ae:	4630      	mov	r0, r6
 80074b0:	f7ff ff1c 	bl	80072ec <__multiply>
 80074b4:	4680      	mov	r8, r0
 80074b6:	4639      	mov	r1, r7
 80074b8:	4630      	mov	r0, r6
 80074ba:	f7ff fe4b 	bl	8007154 <_Bfree>
 80074be:	4647      	mov	r7, r8
 80074c0:	106d      	asrs	r5, r5, #1
 80074c2:	d00b      	beq.n	80074dc <__pow5mult+0xa0>
 80074c4:	6820      	ldr	r0, [r4, #0]
 80074c6:	b938      	cbnz	r0, 80074d8 <__pow5mult+0x9c>
 80074c8:	4622      	mov	r2, r4
 80074ca:	4621      	mov	r1, r4
 80074cc:	4630      	mov	r0, r6
 80074ce:	f7ff ff0d 	bl	80072ec <__multiply>
 80074d2:	6020      	str	r0, [r4, #0]
 80074d4:	f8c0 9000 	str.w	r9, [r0]
 80074d8:	4604      	mov	r4, r0
 80074da:	e7e4      	b.n	80074a6 <__pow5mult+0x6a>
 80074dc:	4638      	mov	r0, r7
 80074de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80074e2:	bf00      	nop
 80074e4:	08008950 	.word	0x08008950
 80074e8:	0800877d 	.word	0x0800877d
 80074ec:	08008800 	.word	0x08008800

080074f0 <__lshift>:
 80074f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074f4:	460c      	mov	r4, r1
 80074f6:	4607      	mov	r7, r0
 80074f8:	4691      	mov	r9, r2
 80074fa:	6923      	ldr	r3, [r4, #16]
 80074fc:	6849      	ldr	r1, [r1, #4]
 80074fe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007502:	68a3      	ldr	r3, [r4, #8]
 8007504:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007508:	f108 0601 	add.w	r6, r8, #1
 800750c:	42b3      	cmp	r3, r6
 800750e:	db0b      	blt.n	8007528 <__lshift+0x38>
 8007510:	4638      	mov	r0, r7
 8007512:	f7ff fddf 	bl	80070d4 <_Balloc>
 8007516:	4605      	mov	r5, r0
 8007518:	b948      	cbnz	r0, 800752e <__lshift+0x3e>
 800751a:	4602      	mov	r2, r0
 800751c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007520:	4b29      	ldr	r3, [pc, #164]	; (80075c8 <__lshift+0xd8>)
 8007522:	482a      	ldr	r0, [pc, #168]	; (80075cc <__lshift+0xdc>)
 8007524:	f000 fac8 	bl	8007ab8 <__assert_func>
 8007528:	3101      	adds	r1, #1
 800752a:	005b      	lsls	r3, r3, #1
 800752c:	e7ee      	b.n	800750c <__lshift+0x1c>
 800752e:	2300      	movs	r3, #0
 8007530:	f100 0114 	add.w	r1, r0, #20
 8007534:	f100 0210 	add.w	r2, r0, #16
 8007538:	4618      	mov	r0, r3
 800753a:	4553      	cmp	r3, sl
 800753c:	db37      	blt.n	80075ae <__lshift+0xbe>
 800753e:	6920      	ldr	r0, [r4, #16]
 8007540:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007544:	f104 0314 	add.w	r3, r4, #20
 8007548:	f019 091f 	ands.w	r9, r9, #31
 800754c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007550:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007554:	d02f      	beq.n	80075b6 <__lshift+0xc6>
 8007556:	468a      	mov	sl, r1
 8007558:	f04f 0c00 	mov.w	ip, #0
 800755c:	f1c9 0e20 	rsb	lr, r9, #32
 8007560:	681a      	ldr	r2, [r3, #0]
 8007562:	fa02 f209 	lsl.w	r2, r2, r9
 8007566:	ea42 020c 	orr.w	r2, r2, ip
 800756a:	f84a 2b04 	str.w	r2, [sl], #4
 800756e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007572:	4298      	cmp	r0, r3
 8007574:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007578:	d8f2      	bhi.n	8007560 <__lshift+0x70>
 800757a:	1b03      	subs	r3, r0, r4
 800757c:	3b15      	subs	r3, #21
 800757e:	f023 0303 	bic.w	r3, r3, #3
 8007582:	3304      	adds	r3, #4
 8007584:	f104 0215 	add.w	r2, r4, #21
 8007588:	4290      	cmp	r0, r2
 800758a:	bf38      	it	cc
 800758c:	2304      	movcc	r3, #4
 800758e:	f841 c003 	str.w	ip, [r1, r3]
 8007592:	f1bc 0f00 	cmp.w	ip, #0
 8007596:	d001      	beq.n	800759c <__lshift+0xac>
 8007598:	f108 0602 	add.w	r6, r8, #2
 800759c:	3e01      	subs	r6, #1
 800759e:	4638      	mov	r0, r7
 80075a0:	4621      	mov	r1, r4
 80075a2:	612e      	str	r6, [r5, #16]
 80075a4:	f7ff fdd6 	bl	8007154 <_Bfree>
 80075a8:	4628      	mov	r0, r5
 80075aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075ae:	f842 0f04 	str.w	r0, [r2, #4]!
 80075b2:	3301      	adds	r3, #1
 80075b4:	e7c1      	b.n	800753a <__lshift+0x4a>
 80075b6:	3904      	subs	r1, #4
 80075b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80075bc:	4298      	cmp	r0, r3
 80075be:	f841 2f04 	str.w	r2, [r1, #4]!
 80075c2:	d8f9      	bhi.n	80075b8 <__lshift+0xc8>
 80075c4:	e7ea      	b.n	800759c <__lshift+0xac>
 80075c6:	bf00      	nop
 80075c8:	080087ef 	.word	0x080087ef
 80075cc:	08008800 	.word	0x08008800

080075d0 <__mcmp>:
 80075d0:	4603      	mov	r3, r0
 80075d2:	690a      	ldr	r2, [r1, #16]
 80075d4:	6900      	ldr	r0, [r0, #16]
 80075d6:	b530      	push	{r4, r5, lr}
 80075d8:	1a80      	subs	r0, r0, r2
 80075da:	d10d      	bne.n	80075f8 <__mcmp+0x28>
 80075dc:	3314      	adds	r3, #20
 80075de:	3114      	adds	r1, #20
 80075e0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80075e4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80075e8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80075ec:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80075f0:	4295      	cmp	r5, r2
 80075f2:	d002      	beq.n	80075fa <__mcmp+0x2a>
 80075f4:	d304      	bcc.n	8007600 <__mcmp+0x30>
 80075f6:	2001      	movs	r0, #1
 80075f8:	bd30      	pop	{r4, r5, pc}
 80075fa:	42a3      	cmp	r3, r4
 80075fc:	d3f4      	bcc.n	80075e8 <__mcmp+0x18>
 80075fe:	e7fb      	b.n	80075f8 <__mcmp+0x28>
 8007600:	f04f 30ff 	mov.w	r0, #4294967295
 8007604:	e7f8      	b.n	80075f8 <__mcmp+0x28>
	...

08007608 <__mdiff>:
 8007608:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800760c:	460d      	mov	r5, r1
 800760e:	4607      	mov	r7, r0
 8007610:	4611      	mov	r1, r2
 8007612:	4628      	mov	r0, r5
 8007614:	4614      	mov	r4, r2
 8007616:	f7ff ffdb 	bl	80075d0 <__mcmp>
 800761a:	1e06      	subs	r6, r0, #0
 800761c:	d111      	bne.n	8007642 <__mdiff+0x3a>
 800761e:	4631      	mov	r1, r6
 8007620:	4638      	mov	r0, r7
 8007622:	f7ff fd57 	bl	80070d4 <_Balloc>
 8007626:	4602      	mov	r2, r0
 8007628:	b928      	cbnz	r0, 8007636 <__mdiff+0x2e>
 800762a:	f240 2132 	movw	r1, #562	; 0x232
 800762e:	4b3a      	ldr	r3, [pc, #232]	; (8007718 <__mdiff+0x110>)
 8007630:	483a      	ldr	r0, [pc, #232]	; (800771c <__mdiff+0x114>)
 8007632:	f000 fa41 	bl	8007ab8 <__assert_func>
 8007636:	2301      	movs	r3, #1
 8007638:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800763c:	4610      	mov	r0, r2
 800763e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007642:	bfa4      	itt	ge
 8007644:	4623      	movge	r3, r4
 8007646:	462c      	movge	r4, r5
 8007648:	4638      	mov	r0, r7
 800764a:	6861      	ldr	r1, [r4, #4]
 800764c:	bfa6      	itte	ge
 800764e:	461d      	movge	r5, r3
 8007650:	2600      	movge	r6, #0
 8007652:	2601      	movlt	r6, #1
 8007654:	f7ff fd3e 	bl	80070d4 <_Balloc>
 8007658:	4602      	mov	r2, r0
 800765a:	b918      	cbnz	r0, 8007664 <__mdiff+0x5c>
 800765c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007660:	4b2d      	ldr	r3, [pc, #180]	; (8007718 <__mdiff+0x110>)
 8007662:	e7e5      	b.n	8007630 <__mdiff+0x28>
 8007664:	f102 0814 	add.w	r8, r2, #20
 8007668:	46c2      	mov	sl, r8
 800766a:	f04f 0c00 	mov.w	ip, #0
 800766e:	6927      	ldr	r7, [r4, #16]
 8007670:	60c6      	str	r6, [r0, #12]
 8007672:	692e      	ldr	r6, [r5, #16]
 8007674:	f104 0014 	add.w	r0, r4, #20
 8007678:	f105 0914 	add.w	r9, r5, #20
 800767c:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8007680:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007684:	3410      	adds	r4, #16
 8007686:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800768a:	f859 3b04 	ldr.w	r3, [r9], #4
 800768e:	fa1f f18b 	uxth.w	r1, fp
 8007692:	448c      	add	ip, r1
 8007694:	b299      	uxth	r1, r3
 8007696:	0c1b      	lsrs	r3, r3, #16
 8007698:	ebac 0101 	sub.w	r1, ip, r1
 800769c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80076a0:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80076a4:	b289      	uxth	r1, r1
 80076a6:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80076aa:	454e      	cmp	r6, r9
 80076ac:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80076b0:	f84a 3b04 	str.w	r3, [sl], #4
 80076b4:	d8e7      	bhi.n	8007686 <__mdiff+0x7e>
 80076b6:	1b73      	subs	r3, r6, r5
 80076b8:	3b15      	subs	r3, #21
 80076ba:	f023 0303 	bic.w	r3, r3, #3
 80076be:	3515      	adds	r5, #21
 80076c0:	3304      	adds	r3, #4
 80076c2:	42ae      	cmp	r6, r5
 80076c4:	bf38      	it	cc
 80076c6:	2304      	movcc	r3, #4
 80076c8:	4418      	add	r0, r3
 80076ca:	4443      	add	r3, r8
 80076cc:	461e      	mov	r6, r3
 80076ce:	4605      	mov	r5, r0
 80076d0:	4575      	cmp	r5, lr
 80076d2:	d30e      	bcc.n	80076f2 <__mdiff+0xea>
 80076d4:	f10e 0103 	add.w	r1, lr, #3
 80076d8:	1a09      	subs	r1, r1, r0
 80076da:	f021 0103 	bic.w	r1, r1, #3
 80076de:	3803      	subs	r0, #3
 80076e0:	4586      	cmp	lr, r0
 80076e2:	bf38      	it	cc
 80076e4:	2100      	movcc	r1, #0
 80076e6:	4419      	add	r1, r3
 80076e8:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80076ec:	b18b      	cbz	r3, 8007712 <__mdiff+0x10a>
 80076ee:	6117      	str	r7, [r2, #16]
 80076f0:	e7a4      	b.n	800763c <__mdiff+0x34>
 80076f2:	f855 8b04 	ldr.w	r8, [r5], #4
 80076f6:	fa1f f188 	uxth.w	r1, r8
 80076fa:	4461      	add	r1, ip
 80076fc:	140c      	asrs	r4, r1, #16
 80076fe:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007702:	b289      	uxth	r1, r1
 8007704:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007708:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800770c:	f846 1b04 	str.w	r1, [r6], #4
 8007710:	e7de      	b.n	80076d0 <__mdiff+0xc8>
 8007712:	3f01      	subs	r7, #1
 8007714:	e7e8      	b.n	80076e8 <__mdiff+0xe0>
 8007716:	bf00      	nop
 8007718:	080087ef 	.word	0x080087ef
 800771c:	08008800 	.word	0x08008800

08007720 <__d2b>:
 8007720:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8007724:	2101      	movs	r1, #1
 8007726:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800772a:	4690      	mov	r8, r2
 800772c:	461d      	mov	r5, r3
 800772e:	f7ff fcd1 	bl	80070d4 <_Balloc>
 8007732:	4604      	mov	r4, r0
 8007734:	b930      	cbnz	r0, 8007744 <__d2b+0x24>
 8007736:	4602      	mov	r2, r0
 8007738:	f240 310a 	movw	r1, #778	; 0x30a
 800773c:	4b24      	ldr	r3, [pc, #144]	; (80077d0 <__d2b+0xb0>)
 800773e:	4825      	ldr	r0, [pc, #148]	; (80077d4 <__d2b+0xb4>)
 8007740:	f000 f9ba 	bl	8007ab8 <__assert_func>
 8007744:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8007748:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800774c:	bb2d      	cbnz	r5, 800779a <__d2b+0x7a>
 800774e:	9301      	str	r3, [sp, #4]
 8007750:	f1b8 0300 	subs.w	r3, r8, #0
 8007754:	d026      	beq.n	80077a4 <__d2b+0x84>
 8007756:	4668      	mov	r0, sp
 8007758:	9300      	str	r3, [sp, #0]
 800775a:	f7ff fd83 	bl	8007264 <__lo0bits>
 800775e:	9900      	ldr	r1, [sp, #0]
 8007760:	b1f0      	cbz	r0, 80077a0 <__d2b+0x80>
 8007762:	9a01      	ldr	r2, [sp, #4]
 8007764:	f1c0 0320 	rsb	r3, r0, #32
 8007768:	fa02 f303 	lsl.w	r3, r2, r3
 800776c:	430b      	orrs	r3, r1
 800776e:	40c2      	lsrs	r2, r0
 8007770:	6163      	str	r3, [r4, #20]
 8007772:	9201      	str	r2, [sp, #4]
 8007774:	9b01      	ldr	r3, [sp, #4]
 8007776:	2b00      	cmp	r3, #0
 8007778:	bf14      	ite	ne
 800777a:	2102      	movne	r1, #2
 800777c:	2101      	moveq	r1, #1
 800777e:	61a3      	str	r3, [r4, #24]
 8007780:	6121      	str	r1, [r4, #16]
 8007782:	b1c5      	cbz	r5, 80077b6 <__d2b+0x96>
 8007784:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007788:	4405      	add	r5, r0
 800778a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800778e:	603d      	str	r5, [r7, #0]
 8007790:	6030      	str	r0, [r6, #0]
 8007792:	4620      	mov	r0, r4
 8007794:	b002      	add	sp, #8
 8007796:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800779a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800779e:	e7d6      	b.n	800774e <__d2b+0x2e>
 80077a0:	6161      	str	r1, [r4, #20]
 80077a2:	e7e7      	b.n	8007774 <__d2b+0x54>
 80077a4:	a801      	add	r0, sp, #4
 80077a6:	f7ff fd5d 	bl	8007264 <__lo0bits>
 80077aa:	2101      	movs	r1, #1
 80077ac:	9b01      	ldr	r3, [sp, #4]
 80077ae:	6121      	str	r1, [r4, #16]
 80077b0:	6163      	str	r3, [r4, #20]
 80077b2:	3020      	adds	r0, #32
 80077b4:	e7e5      	b.n	8007782 <__d2b+0x62>
 80077b6:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 80077ba:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80077be:	6038      	str	r0, [r7, #0]
 80077c0:	6918      	ldr	r0, [r3, #16]
 80077c2:	f7ff fd2f 	bl	8007224 <__hi0bits>
 80077c6:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 80077ca:	6031      	str	r1, [r6, #0]
 80077cc:	e7e1      	b.n	8007792 <__d2b+0x72>
 80077ce:	bf00      	nop
 80077d0:	080087ef 	.word	0x080087ef
 80077d4:	08008800 	.word	0x08008800

080077d8 <_calloc_r>:
 80077d8:	b570      	push	{r4, r5, r6, lr}
 80077da:	fba1 5402 	umull	r5, r4, r1, r2
 80077de:	b934      	cbnz	r4, 80077ee <_calloc_r+0x16>
 80077e0:	4629      	mov	r1, r5
 80077e2:	f7fe f8cd 	bl	8005980 <_malloc_r>
 80077e6:	4606      	mov	r6, r0
 80077e8:	b928      	cbnz	r0, 80077f6 <_calloc_r+0x1e>
 80077ea:	4630      	mov	r0, r6
 80077ec:	bd70      	pop	{r4, r5, r6, pc}
 80077ee:	220c      	movs	r2, #12
 80077f0:	2600      	movs	r6, #0
 80077f2:	6002      	str	r2, [r0, #0]
 80077f4:	e7f9      	b.n	80077ea <_calloc_r+0x12>
 80077f6:	462a      	mov	r2, r5
 80077f8:	4621      	mov	r1, r4
 80077fa:	f7fe f851 	bl	80058a0 <memset>
 80077fe:	e7f4      	b.n	80077ea <_calloc_r+0x12>

08007800 <__ssputs_r>:
 8007800:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007804:	688e      	ldr	r6, [r1, #8]
 8007806:	4682      	mov	sl, r0
 8007808:	429e      	cmp	r6, r3
 800780a:	460c      	mov	r4, r1
 800780c:	4690      	mov	r8, r2
 800780e:	461f      	mov	r7, r3
 8007810:	d838      	bhi.n	8007884 <__ssputs_r+0x84>
 8007812:	898a      	ldrh	r2, [r1, #12]
 8007814:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007818:	d032      	beq.n	8007880 <__ssputs_r+0x80>
 800781a:	6825      	ldr	r5, [r4, #0]
 800781c:	6909      	ldr	r1, [r1, #16]
 800781e:	3301      	adds	r3, #1
 8007820:	eba5 0901 	sub.w	r9, r5, r1
 8007824:	6965      	ldr	r5, [r4, #20]
 8007826:	444b      	add	r3, r9
 8007828:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800782c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007830:	106d      	asrs	r5, r5, #1
 8007832:	429d      	cmp	r5, r3
 8007834:	bf38      	it	cc
 8007836:	461d      	movcc	r5, r3
 8007838:	0553      	lsls	r3, r2, #21
 800783a:	d531      	bpl.n	80078a0 <__ssputs_r+0xa0>
 800783c:	4629      	mov	r1, r5
 800783e:	f7fe f89f 	bl	8005980 <_malloc_r>
 8007842:	4606      	mov	r6, r0
 8007844:	b950      	cbnz	r0, 800785c <__ssputs_r+0x5c>
 8007846:	230c      	movs	r3, #12
 8007848:	f04f 30ff 	mov.w	r0, #4294967295
 800784c:	f8ca 3000 	str.w	r3, [sl]
 8007850:	89a3      	ldrh	r3, [r4, #12]
 8007852:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007856:	81a3      	strh	r3, [r4, #12]
 8007858:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800785c:	464a      	mov	r2, r9
 800785e:	6921      	ldr	r1, [r4, #16]
 8007860:	f7ff fc1e 	bl	80070a0 <memcpy>
 8007864:	89a3      	ldrh	r3, [r4, #12]
 8007866:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800786a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800786e:	81a3      	strh	r3, [r4, #12]
 8007870:	6126      	str	r6, [r4, #16]
 8007872:	444e      	add	r6, r9
 8007874:	6026      	str	r6, [r4, #0]
 8007876:	463e      	mov	r6, r7
 8007878:	6165      	str	r5, [r4, #20]
 800787a:	eba5 0509 	sub.w	r5, r5, r9
 800787e:	60a5      	str	r5, [r4, #8]
 8007880:	42be      	cmp	r6, r7
 8007882:	d900      	bls.n	8007886 <__ssputs_r+0x86>
 8007884:	463e      	mov	r6, r7
 8007886:	4632      	mov	r2, r6
 8007888:	4641      	mov	r1, r8
 800788a:	6820      	ldr	r0, [r4, #0]
 800788c:	f000 f959 	bl	8007b42 <memmove>
 8007890:	68a3      	ldr	r3, [r4, #8]
 8007892:	2000      	movs	r0, #0
 8007894:	1b9b      	subs	r3, r3, r6
 8007896:	60a3      	str	r3, [r4, #8]
 8007898:	6823      	ldr	r3, [r4, #0]
 800789a:	4433      	add	r3, r6
 800789c:	6023      	str	r3, [r4, #0]
 800789e:	e7db      	b.n	8007858 <__ssputs_r+0x58>
 80078a0:	462a      	mov	r2, r5
 80078a2:	f000 f968 	bl	8007b76 <_realloc_r>
 80078a6:	4606      	mov	r6, r0
 80078a8:	2800      	cmp	r0, #0
 80078aa:	d1e1      	bne.n	8007870 <__ssputs_r+0x70>
 80078ac:	4650      	mov	r0, sl
 80078ae:	6921      	ldr	r1, [r4, #16]
 80078b0:	f7fd fffe 	bl	80058b0 <_free_r>
 80078b4:	e7c7      	b.n	8007846 <__ssputs_r+0x46>
	...

080078b8 <_svfiprintf_r>:
 80078b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078bc:	4698      	mov	r8, r3
 80078be:	898b      	ldrh	r3, [r1, #12]
 80078c0:	4607      	mov	r7, r0
 80078c2:	061b      	lsls	r3, r3, #24
 80078c4:	460d      	mov	r5, r1
 80078c6:	4614      	mov	r4, r2
 80078c8:	b09d      	sub	sp, #116	; 0x74
 80078ca:	d50e      	bpl.n	80078ea <_svfiprintf_r+0x32>
 80078cc:	690b      	ldr	r3, [r1, #16]
 80078ce:	b963      	cbnz	r3, 80078ea <_svfiprintf_r+0x32>
 80078d0:	2140      	movs	r1, #64	; 0x40
 80078d2:	f7fe f855 	bl	8005980 <_malloc_r>
 80078d6:	6028      	str	r0, [r5, #0]
 80078d8:	6128      	str	r0, [r5, #16]
 80078da:	b920      	cbnz	r0, 80078e6 <_svfiprintf_r+0x2e>
 80078dc:	230c      	movs	r3, #12
 80078de:	603b      	str	r3, [r7, #0]
 80078e0:	f04f 30ff 	mov.w	r0, #4294967295
 80078e4:	e0d1      	b.n	8007a8a <_svfiprintf_r+0x1d2>
 80078e6:	2340      	movs	r3, #64	; 0x40
 80078e8:	616b      	str	r3, [r5, #20]
 80078ea:	2300      	movs	r3, #0
 80078ec:	9309      	str	r3, [sp, #36]	; 0x24
 80078ee:	2320      	movs	r3, #32
 80078f0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80078f4:	2330      	movs	r3, #48	; 0x30
 80078f6:	f04f 0901 	mov.w	r9, #1
 80078fa:	f8cd 800c 	str.w	r8, [sp, #12]
 80078fe:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007aa4 <_svfiprintf_r+0x1ec>
 8007902:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007906:	4623      	mov	r3, r4
 8007908:	469a      	mov	sl, r3
 800790a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800790e:	b10a      	cbz	r2, 8007914 <_svfiprintf_r+0x5c>
 8007910:	2a25      	cmp	r2, #37	; 0x25
 8007912:	d1f9      	bne.n	8007908 <_svfiprintf_r+0x50>
 8007914:	ebba 0b04 	subs.w	fp, sl, r4
 8007918:	d00b      	beq.n	8007932 <_svfiprintf_r+0x7a>
 800791a:	465b      	mov	r3, fp
 800791c:	4622      	mov	r2, r4
 800791e:	4629      	mov	r1, r5
 8007920:	4638      	mov	r0, r7
 8007922:	f7ff ff6d 	bl	8007800 <__ssputs_r>
 8007926:	3001      	adds	r0, #1
 8007928:	f000 80aa 	beq.w	8007a80 <_svfiprintf_r+0x1c8>
 800792c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800792e:	445a      	add	r2, fp
 8007930:	9209      	str	r2, [sp, #36]	; 0x24
 8007932:	f89a 3000 	ldrb.w	r3, [sl]
 8007936:	2b00      	cmp	r3, #0
 8007938:	f000 80a2 	beq.w	8007a80 <_svfiprintf_r+0x1c8>
 800793c:	2300      	movs	r3, #0
 800793e:	f04f 32ff 	mov.w	r2, #4294967295
 8007942:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007946:	f10a 0a01 	add.w	sl, sl, #1
 800794a:	9304      	str	r3, [sp, #16]
 800794c:	9307      	str	r3, [sp, #28]
 800794e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007952:	931a      	str	r3, [sp, #104]	; 0x68
 8007954:	4654      	mov	r4, sl
 8007956:	2205      	movs	r2, #5
 8007958:	f814 1b01 	ldrb.w	r1, [r4], #1
 800795c:	4851      	ldr	r0, [pc, #324]	; (8007aa4 <_svfiprintf_r+0x1ec>)
 800795e:	f7ff fb91 	bl	8007084 <memchr>
 8007962:	9a04      	ldr	r2, [sp, #16]
 8007964:	b9d8      	cbnz	r0, 800799e <_svfiprintf_r+0xe6>
 8007966:	06d0      	lsls	r0, r2, #27
 8007968:	bf44      	itt	mi
 800796a:	2320      	movmi	r3, #32
 800796c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007970:	0711      	lsls	r1, r2, #28
 8007972:	bf44      	itt	mi
 8007974:	232b      	movmi	r3, #43	; 0x2b
 8007976:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800797a:	f89a 3000 	ldrb.w	r3, [sl]
 800797e:	2b2a      	cmp	r3, #42	; 0x2a
 8007980:	d015      	beq.n	80079ae <_svfiprintf_r+0xf6>
 8007982:	4654      	mov	r4, sl
 8007984:	2000      	movs	r0, #0
 8007986:	f04f 0c0a 	mov.w	ip, #10
 800798a:	9a07      	ldr	r2, [sp, #28]
 800798c:	4621      	mov	r1, r4
 800798e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007992:	3b30      	subs	r3, #48	; 0x30
 8007994:	2b09      	cmp	r3, #9
 8007996:	d94e      	bls.n	8007a36 <_svfiprintf_r+0x17e>
 8007998:	b1b0      	cbz	r0, 80079c8 <_svfiprintf_r+0x110>
 800799a:	9207      	str	r2, [sp, #28]
 800799c:	e014      	b.n	80079c8 <_svfiprintf_r+0x110>
 800799e:	eba0 0308 	sub.w	r3, r0, r8
 80079a2:	fa09 f303 	lsl.w	r3, r9, r3
 80079a6:	4313      	orrs	r3, r2
 80079a8:	46a2      	mov	sl, r4
 80079aa:	9304      	str	r3, [sp, #16]
 80079ac:	e7d2      	b.n	8007954 <_svfiprintf_r+0x9c>
 80079ae:	9b03      	ldr	r3, [sp, #12]
 80079b0:	1d19      	adds	r1, r3, #4
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	9103      	str	r1, [sp, #12]
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	bfbb      	ittet	lt
 80079ba:	425b      	neglt	r3, r3
 80079bc:	f042 0202 	orrlt.w	r2, r2, #2
 80079c0:	9307      	strge	r3, [sp, #28]
 80079c2:	9307      	strlt	r3, [sp, #28]
 80079c4:	bfb8      	it	lt
 80079c6:	9204      	strlt	r2, [sp, #16]
 80079c8:	7823      	ldrb	r3, [r4, #0]
 80079ca:	2b2e      	cmp	r3, #46	; 0x2e
 80079cc:	d10c      	bne.n	80079e8 <_svfiprintf_r+0x130>
 80079ce:	7863      	ldrb	r3, [r4, #1]
 80079d0:	2b2a      	cmp	r3, #42	; 0x2a
 80079d2:	d135      	bne.n	8007a40 <_svfiprintf_r+0x188>
 80079d4:	9b03      	ldr	r3, [sp, #12]
 80079d6:	3402      	adds	r4, #2
 80079d8:	1d1a      	adds	r2, r3, #4
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	9203      	str	r2, [sp, #12]
 80079de:	2b00      	cmp	r3, #0
 80079e0:	bfb8      	it	lt
 80079e2:	f04f 33ff 	movlt.w	r3, #4294967295
 80079e6:	9305      	str	r3, [sp, #20]
 80079e8:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8007aa8 <_svfiprintf_r+0x1f0>
 80079ec:	2203      	movs	r2, #3
 80079ee:	4650      	mov	r0, sl
 80079f0:	7821      	ldrb	r1, [r4, #0]
 80079f2:	f7ff fb47 	bl	8007084 <memchr>
 80079f6:	b140      	cbz	r0, 8007a0a <_svfiprintf_r+0x152>
 80079f8:	2340      	movs	r3, #64	; 0x40
 80079fa:	eba0 000a 	sub.w	r0, r0, sl
 80079fe:	fa03 f000 	lsl.w	r0, r3, r0
 8007a02:	9b04      	ldr	r3, [sp, #16]
 8007a04:	3401      	adds	r4, #1
 8007a06:	4303      	orrs	r3, r0
 8007a08:	9304      	str	r3, [sp, #16]
 8007a0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a0e:	2206      	movs	r2, #6
 8007a10:	4826      	ldr	r0, [pc, #152]	; (8007aac <_svfiprintf_r+0x1f4>)
 8007a12:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007a16:	f7ff fb35 	bl	8007084 <memchr>
 8007a1a:	2800      	cmp	r0, #0
 8007a1c:	d038      	beq.n	8007a90 <_svfiprintf_r+0x1d8>
 8007a1e:	4b24      	ldr	r3, [pc, #144]	; (8007ab0 <_svfiprintf_r+0x1f8>)
 8007a20:	bb1b      	cbnz	r3, 8007a6a <_svfiprintf_r+0x1b2>
 8007a22:	9b03      	ldr	r3, [sp, #12]
 8007a24:	3307      	adds	r3, #7
 8007a26:	f023 0307 	bic.w	r3, r3, #7
 8007a2a:	3308      	adds	r3, #8
 8007a2c:	9303      	str	r3, [sp, #12]
 8007a2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a30:	4433      	add	r3, r6
 8007a32:	9309      	str	r3, [sp, #36]	; 0x24
 8007a34:	e767      	b.n	8007906 <_svfiprintf_r+0x4e>
 8007a36:	460c      	mov	r4, r1
 8007a38:	2001      	movs	r0, #1
 8007a3a:	fb0c 3202 	mla	r2, ip, r2, r3
 8007a3e:	e7a5      	b.n	800798c <_svfiprintf_r+0xd4>
 8007a40:	2300      	movs	r3, #0
 8007a42:	f04f 0c0a 	mov.w	ip, #10
 8007a46:	4619      	mov	r1, r3
 8007a48:	3401      	adds	r4, #1
 8007a4a:	9305      	str	r3, [sp, #20]
 8007a4c:	4620      	mov	r0, r4
 8007a4e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007a52:	3a30      	subs	r2, #48	; 0x30
 8007a54:	2a09      	cmp	r2, #9
 8007a56:	d903      	bls.n	8007a60 <_svfiprintf_r+0x1a8>
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d0c5      	beq.n	80079e8 <_svfiprintf_r+0x130>
 8007a5c:	9105      	str	r1, [sp, #20]
 8007a5e:	e7c3      	b.n	80079e8 <_svfiprintf_r+0x130>
 8007a60:	4604      	mov	r4, r0
 8007a62:	2301      	movs	r3, #1
 8007a64:	fb0c 2101 	mla	r1, ip, r1, r2
 8007a68:	e7f0      	b.n	8007a4c <_svfiprintf_r+0x194>
 8007a6a:	ab03      	add	r3, sp, #12
 8007a6c:	9300      	str	r3, [sp, #0]
 8007a6e:	462a      	mov	r2, r5
 8007a70:	4638      	mov	r0, r7
 8007a72:	4b10      	ldr	r3, [pc, #64]	; (8007ab4 <_svfiprintf_r+0x1fc>)
 8007a74:	a904      	add	r1, sp, #16
 8007a76:	f7fe f895 	bl	8005ba4 <_printf_float>
 8007a7a:	1c42      	adds	r2, r0, #1
 8007a7c:	4606      	mov	r6, r0
 8007a7e:	d1d6      	bne.n	8007a2e <_svfiprintf_r+0x176>
 8007a80:	89ab      	ldrh	r3, [r5, #12]
 8007a82:	065b      	lsls	r3, r3, #25
 8007a84:	f53f af2c 	bmi.w	80078e0 <_svfiprintf_r+0x28>
 8007a88:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007a8a:	b01d      	add	sp, #116	; 0x74
 8007a8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a90:	ab03      	add	r3, sp, #12
 8007a92:	9300      	str	r3, [sp, #0]
 8007a94:	462a      	mov	r2, r5
 8007a96:	4638      	mov	r0, r7
 8007a98:	4b06      	ldr	r3, [pc, #24]	; (8007ab4 <_svfiprintf_r+0x1fc>)
 8007a9a:	a904      	add	r1, sp, #16
 8007a9c:	f7fe fb1e 	bl	80060dc <_printf_i>
 8007aa0:	e7eb      	b.n	8007a7a <_svfiprintf_r+0x1c2>
 8007aa2:	bf00      	nop
 8007aa4:	0800895c 	.word	0x0800895c
 8007aa8:	08008962 	.word	0x08008962
 8007aac:	08008966 	.word	0x08008966
 8007ab0:	08005ba5 	.word	0x08005ba5
 8007ab4:	08007801 	.word	0x08007801

08007ab8 <__assert_func>:
 8007ab8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007aba:	4614      	mov	r4, r2
 8007abc:	461a      	mov	r2, r3
 8007abe:	4b09      	ldr	r3, [pc, #36]	; (8007ae4 <__assert_func+0x2c>)
 8007ac0:	4605      	mov	r5, r0
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	68d8      	ldr	r0, [r3, #12]
 8007ac6:	b14c      	cbz	r4, 8007adc <__assert_func+0x24>
 8007ac8:	4b07      	ldr	r3, [pc, #28]	; (8007ae8 <__assert_func+0x30>)
 8007aca:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007ace:	9100      	str	r1, [sp, #0]
 8007ad0:	462b      	mov	r3, r5
 8007ad2:	4906      	ldr	r1, [pc, #24]	; (8007aec <__assert_func+0x34>)
 8007ad4:	f000 f80e 	bl	8007af4 <fiprintf>
 8007ad8:	f000 faa2 	bl	8008020 <abort>
 8007adc:	4b04      	ldr	r3, [pc, #16]	; (8007af0 <__assert_func+0x38>)
 8007ade:	461c      	mov	r4, r3
 8007ae0:	e7f3      	b.n	8007aca <__assert_func+0x12>
 8007ae2:	bf00      	nop
 8007ae4:	20000038 	.word	0x20000038
 8007ae8:	0800896d 	.word	0x0800896d
 8007aec:	0800897a 	.word	0x0800897a
 8007af0:	080089a8 	.word	0x080089a8

08007af4 <fiprintf>:
 8007af4:	b40e      	push	{r1, r2, r3}
 8007af6:	b503      	push	{r0, r1, lr}
 8007af8:	4601      	mov	r1, r0
 8007afa:	ab03      	add	r3, sp, #12
 8007afc:	4805      	ldr	r0, [pc, #20]	; (8007b14 <fiprintf+0x20>)
 8007afe:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b02:	6800      	ldr	r0, [r0, #0]
 8007b04:	9301      	str	r3, [sp, #4]
 8007b06:	f000 f88d 	bl	8007c24 <_vfiprintf_r>
 8007b0a:	b002      	add	sp, #8
 8007b0c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007b10:	b003      	add	sp, #12
 8007b12:	4770      	bx	lr
 8007b14:	20000038 	.word	0x20000038

08007b18 <__retarget_lock_init_recursive>:
 8007b18:	4770      	bx	lr

08007b1a <__retarget_lock_acquire_recursive>:
 8007b1a:	4770      	bx	lr

08007b1c <__retarget_lock_release_recursive>:
 8007b1c:	4770      	bx	lr

08007b1e <__ascii_mbtowc>:
 8007b1e:	b082      	sub	sp, #8
 8007b20:	b901      	cbnz	r1, 8007b24 <__ascii_mbtowc+0x6>
 8007b22:	a901      	add	r1, sp, #4
 8007b24:	b142      	cbz	r2, 8007b38 <__ascii_mbtowc+0x1a>
 8007b26:	b14b      	cbz	r3, 8007b3c <__ascii_mbtowc+0x1e>
 8007b28:	7813      	ldrb	r3, [r2, #0]
 8007b2a:	600b      	str	r3, [r1, #0]
 8007b2c:	7812      	ldrb	r2, [r2, #0]
 8007b2e:	1e10      	subs	r0, r2, #0
 8007b30:	bf18      	it	ne
 8007b32:	2001      	movne	r0, #1
 8007b34:	b002      	add	sp, #8
 8007b36:	4770      	bx	lr
 8007b38:	4610      	mov	r0, r2
 8007b3a:	e7fb      	b.n	8007b34 <__ascii_mbtowc+0x16>
 8007b3c:	f06f 0001 	mvn.w	r0, #1
 8007b40:	e7f8      	b.n	8007b34 <__ascii_mbtowc+0x16>

08007b42 <memmove>:
 8007b42:	4288      	cmp	r0, r1
 8007b44:	b510      	push	{r4, lr}
 8007b46:	eb01 0402 	add.w	r4, r1, r2
 8007b4a:	d902      	bls.n	8007b52 <memmove+0x10>
 8007b4c:	4284      	cmp	r4, r0
 8007b4e:	4623      	mov	r3, r4
 8007b50:	d807      	bhi.n	8007b62 <memmove+0x20>
 8007b52:	1e43      	subs	r3, r0, #1
 8007b54:	42a1      	cmp	r1, r4
 8007b56:	d008      	beq.n	8007b6a <memmove+0x28>
 8007b58:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007b5c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007b60:	e7f8      	b.n	8007b54 <memmove+0x12>
 8007b62:	4601      	mov	r1, r0
 8007b64:	4402      	add	r2, r0
 8007b66:	428a      	cmp	r2, r1
 8007b68:	d100      	bne.n	8007b6c <memmove+0x2a>
 8007b6a:	bd10      	pop	{r4, pc}
 8007b6c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007b70:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007b74:	e7f7      	b.n	8007b66 <memmove+0x24>

08007b76 <_realloc_r>:
 8007b76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b7a:	4680      	mov	r8, r0
 8007b7c:	4614      	mov	r4, r2
 8007b7e:	460e      	mov	r6, r1
 8007b80:	b921      	cbnz	r1, 8007b8c <_realloc_r+0x16>
 8007b82:	4611      	mov	r1, r2
 8007b84:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007b88:	f7fd befa 	b.w	8005980 <_malloc_r>
 8007b8c:	b92a      	cbnz	r2, 8007b9a <_realloc_r+0x24>
 8007b8e:	f7fd fe8f 	bl	80058b0 <_free_r>
 8007b92:	4625      	mov	r5, r4
 8007b94:	4628      	mov	r0, r5
 8007b96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b9a:	f000 fc61 	bl	8008460 <_malloc_usable_size_r>
 8007b9e:	4284      	cmp	r4, r0
 8007ba0:	4607      	mov	r7, r0
 8007ba2:	d802      	bhi.n	8007baa <_realloc_r+0x34>
 8007ba4:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007ba8:	d812      	bhi.n	8007bd0 <_realloc_r+0x5a>
 8007baa:	4621      	mov	r1, r4
 8007bac:	4640      	mov	r0, r8
 8007bae:	f7fd fee7 	bl	8005980 <_malloc_r>
 8007bb2:	4605      	mov	r5, r0
 8007bb4:	2800      	cmp	r0, #0
 8007bb6:	d0ed      	beq.n	8007b94 <_realloc_r+0x1e>
 8007bb8:	42bc      	cmp	r4, r7
 8007bba:	4622      	mov	r2, r4
 8007bbc:	4631      	mov	r1, r6
 8007bbe:	bf28      	it	cs
 8007bc0:	463a      	movcs	r2, r7
 8007bc2:	f7ff fa6d 	bl	80070a0 <memcpy>
 8007bc6:	4631      	mov	r1, r6
 8007bc8:	4640      	mov	r0, r8
 8007bca:	f7fd fe71 	bl	80058b0 <_free_r>
 8007bce:	e7e1      	b.n	8007b94 <_realloc_r+0x1e>
 8007bd0:	4635      	mov	r5, r6
 8007bd2:	e7df      	b.n	8007b94 <_realloc_r+0x1e>

08007bd4 <__sfputc_r>:
 8007bd4:	6893      	ldr	r3, [r2, #8]
 8007bd6:	b410      	push	{r4}
 8007bd8:	3b01      	subs	r3, #1
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	6093      	str	r3, [r2, #8]
 8007bde:	da07      	bge.n	8007bf0 <__sfputc_r+0x1c>
 8007be0:	6994      	ldr	r4, [r2, #24]
 8007be2:	42a3      	cmp	r3, r4
 8007be4:	db01      	blt.n	8007bea <__sfputc_r+0x16>
 8007be6:	290a      	cmp	r1, #10
 8007be8:	d102      	bne.n	8007bf0 <__sfputc_r+0x1c>
 8007bea:	bc10      	pop	{r4}
 8007bec:	f000 b94a 	b.w	8007e84 <__swbuf_r>
 8007bf0:	6813      	ldr	r3, [r2, #0]
 8007bf2:	1c58      	adds	r0, r3, #1
 8007bf4:	6010      	str	r0, [r2, #0]
 8007bf6:	7019      	strb	r1, [r3, #0]
 8007bf8:	4608      	mov	r0, r1
 8007bfa:	bc10      	pop	{r4}
 8007bfc:	4770      	bx	lr

08007bfe <__sfputs_r>:
 8007bfe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c00:	4606      	mov	r6, r0
 8007c02:	460f      	mov	r7, r1
 8007c04:	4614      	mov	r4, r2
 8007c06:	18d5      	adds	r5, r2, r3
 8007c08:	42ac      	cmp	r4, r5
 8007c0a:	d101      	bne.n	8007c10 <__sfputs_r+0x12>
 8007c0c:	2000      	movs	r0, #0
 8007c0e:	e007      	b.n	8007c20 <__sfputs_r+0x22>
 8007c10:	463a      	mov	r2, r7
 8007c12:	4630      	mov	r0, r6
 8007c14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c18:	f7ff ffdc 	bl	8007bd4 <__sfputc_r>
 8007c1c:	1c43      	adds	r3, r0, #1
 8007c1e:	d1f3      	bne.n	8007c08 <__sfputs_r+0xa>
 8007c20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007c24 <_vfiprintf_r>:
 8007c24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c28:	460d      	mov	r5, r1
 8007c2a:	4614      	mov	r4, r2
 8007c2c:	4698      	mov	r8, r3
 8007c2e:	4606      	mov	r6, r0
 8007c30:	b09d      	sub	sp, #116	; 0x74
 8007c32:	b118      	cbz	r0, 8007c3c <_vfiprintf_r+0x18>
 8007c34:	6983      	ldr	r3, [r0, #24]
 8007c36:	b90b      	cbnz	r3, 8007c3c <_vfiprintf_r+0x18>
 8007c38:	f000 fb10 	bl	800825c <__sinit>
 8007c3c:	4b89      	ldr	r3, [pc, #548]	; (8007e64 <_vfiprintf_r+0x240>)
 8007c3e:	429d      	cmp	r5, r3
 8007c40:	d11b      	bne.n	8007c7a <_vfiprintf_r+0x56>
 8007c42:	6875      	ldr	r5, [r6, #4]
 8007c44:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007c46:	07d9      	lsls	r1, r3, #31
 8007c48:	d405      	bmi.n	8007c56 <_vfiprintf_r+0x32>
 8007c4a:	89ab      	ldrh	r3, [r5, #12]
 8007c4c:	059a      	lsls	r2, r3, #22
 8007c4e:	d402      	bmi.n	8007c56 <_vfiprintf_r+0x32>
 8007c50:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007c52:	f7ff ff62 	bl	8007b1a <__retarget_lock_acquire_recursive>
 8007c56:	89ab      	ldrh	r3, [r5, #12]
 8007c58:	071b      	lsls	r3, r3, #28
 8007c5a:	d501      	bpl.n	8007c60 <_vfiprintf_r+0x3c>
 8007c5c:	692b      	ldr	r3, [r5, #16]
 8007c5e:	b9eb      	cbnz	r3, 8007c9c <_vfiprintf_r+0x78>
 8007c60:	4629      	mov	r1, r5
 8007c62:	4630      	mov	r0, r6
 8007c64:	f000 f96e 	bl	8007f44 <__swsetup_r>
 8007c68:	b1c0      	cbz	r0, 8007c9c <_vfiprintf_r+0x78>
 8007c6a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007c6c:	07dc      	lsls	r4, r3, #31
 8007c6e:	d50e      	bpl.n	8007c8e <_vfiprintf_r+0x6a>
 8007c70:	f04f 30ff 	mov.w	r0, #4294967295
 8007c74:	b01d      	add	sp, #116	; 0x74
 8007c76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c7a:	4b7b      	ldr	r3, [pc, #492]	; (8007e68 <_vfiprintf_r+0x244>)
 8007c7c:	429d      	cmp	r5, r3
 8007c7e:	d101      	bne.n	8007c84 <_vfiprintf_r+0x60>
 8007c80:	68b5      	ldr	r5, [r6, #8]
 8007c82:	e7df      	b.n	8007c44 <_vfiprintf_r+0x20>
 8007c84:	4b79      	ldr	r3, [pc, #484]	; (8007e6c <_vfiprintf_r+0x248>)
 8007c86:	429d      	cmp	r5, r3
 8007c88:	bf08      	it	eq
 8007c8a:	68f5      	ldreq	r5, [r6, #12]
 8007c8c:	e7da      	b.n	8007c44 <_vfiprintf_r+0x20>
 8007c8e:	89ab      	ldrh	r3, [r5, #12]
 8007c90:	0598      	lsls	r0, r3, #22
 8007c92:	d4ed      	bmi.n	8007c70 <_vfiprintf_r+0x4c>
 8007c94:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007c96:	f7ff ff41 	bl	8007b1c <__retarget_lock_release_recursive>
 8007c9a:	e7e9      	b.n	8007c70 <_vfiprintf_r+0x4c>
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	9309      	str	r3, [sp, #36]	; 0x24
 8007ca0:	2320      	movs	r3, #32
 8007ca2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007ca6:	2330      	movs	r3, #48	; 0x30
 8007ca8:	f04f 0901 	mov.w	r9, #1
 8007cac:	f8cd 800c 	str.w	r8, [sp, #12]
 8007cb0:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8007e70 <_vfiprintf_r+0x24c>
 8007cb4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007cb8:	4623      	mov	r3, r4
 8007cba:	469a      	mov	sl, r3
 8007cbc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007cc0:	b10a      	cbz	r2, 8007cc6 <_vfiprintf_r+0xa2>
 8007cc2:	2a25      	cmp	r2, #37	; 0x25
 8007cc4:	d1f9      	bne.n	8007cba <_vfiprintf_r+0x96>
 8007cc6:	ebba 0b04 	subs.w	fp, sl, r4
 8007cca:	d00b      	beq.n	8007ce4 <_vfiprintf_r+0xc0>
 8007ccc:	465b      	mov	r3, fp
 8007cce:	4622      	mov	r2, r4
 8007cd0:	4629      	mov	r1, r5
 8007cd2:	4630      	mov	r0, r6
 8007cd4:	f7ff ff93 	bl	8007bfe <__sfputs_r>
 8007cd8:	3001      	adds	r0, #1
 8007cda:	f000 80aa 	beq.w	8007e32 <_vfiprintf_r+0x20e>
 8007cde:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007ce0:	445a      	add	r2, fp
 8007ce2:	9209      	str	r2, [sp, #36]	; 0x24
 8007ce4:	f89a 3000 	ldrb.w	r3, [sl]
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	f000 80a2 	beq.w	8007e32 <_vfiprintf_r+0x20e>
 8007cee:	2300      	movs	r3, #0
 8007cf0:	f04f 32ff 	mov.w	r2, #4294967295
 8007cf4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007cf8:	f10a 0a01 	add.w	sl, sl, #1
 8007cfc:	9304      	str	r3, [sp, #16]
 8007cfe:	9307      	str	r3, [sp, #28]
 8007d00:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007d04:	931a      	str	r3, [sp, #104]	; 0x68
 8007d06:	4654      	mov	r4, sl
 8007d08:	2205      	movs	r2, #5
 8007d0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d0e:	4858      	ldr	r0, [pc, #352]	; (8007e70 <_vfiprintf_r+0x24c>)
 8007d10:	f7ff f9b8 	bl	8007084 <memchr>
 8007d14:	9a04      	ldr	r2, [sp, #16]
 8007d16:	b9d8      	cbnz	r0, 8007d50 <_vfiprintf_r+0x12c>
 8007d18:	06d1      	lsls	r1, r2, #27
 8007d1a:	bf44      	itt	mi
 8007d1c:	2320      	movmi	r3, #32
 8007d1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007d22:	0713      	lsls	r3, r2, #28
 8007d24:	bf44      	itt	mi
 8007d26:	232b      	movmi	r3, #43	; 0x2b
 8007d28:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007d2c:	f89a 3000 	ldrb.w	r3, [sl]
 8007d30:	2b2a      	cmp	r3, #42	; 0x2a
 8007d32:	d015      	beq.n	8007d60 <_vfiprintf_r+0x13c>
 8007d34:	4654      	mov	r4, sl
 8007d36:	2000      	movs	r0, #0
 8007d38:	f04f 0c0a 	mov.w	ip, #10
 8007d3c:	9a07      	ldr	r2, [sp, #28]
 8007d3e:	4621      	mov	r1, r4
 8007d40:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007d44:	3b30      	subs	r3, #48	; 0x30
 8007d46:	2b09      	cmp	r3, #9
 8007d48:	d94e      	bls.n	8007de8 <_vfiprintf_r+0x1c4>
 8007d4a:	b1b0      	cbz	r0, 8007d7a <_vfiprintf_r+0x156>
 8007d4c:	9207      	str	r2, [sp, #28]
 8007d4e:	e014      	b.n	8007d7a <_vfiprintf_r+0x156>
 8007d50:	eba0 0308 	sub.w	r3, r0, r8
 8007d54:	fa09 f303 	lsl.w	r3, r9, r3
 8007d58:	4313      	orrs	r3, r2
 8007d5a:	46a2      	mov	sl, r4
 8007d5c:	9304      	str	r3, [sp, #16]
 8007d5e:	e7d2      	b.n	8007d06 <_vfiprintf_r+0xe2>
 8007d60:	9b03      	ldr	r3, [sp, #12]
 8007d62:	1d19      	adds	r1, r3, #4
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	9103      	str	r1, [sp, #12]
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	bfbb      	ittet	lt
 8007d6c:	425b      	neglt	r3, r3
 8007d6e:	f042 0202 	orrlt.w	r2, r2, #2
 8007d72:	9307      	strge	r3, [sp, #28]
 8007d74:	9307      	strlt	r3, [sp, #28]
 8007d76:	bfb8      	it	lt
 8007d78:	9204      	strlt	r2, [sp, #16]
 8007d7a:	7823      	ldrb	r3, [r4, #0]
 8007d7c:	2b2e      	cmp	r3, #46	; 0x2e
 8007d7e:	d10c      	bne.n	8007d9a <_vfiprintf_r+0x176>
 8007d80:	7863      	ldrb	r3, [r4, #1]
 8007d82:	2b2a      	cmp	r3, #42	; 0x2a
 8007d84:	d135      	bne.n	8007df2 <_vfiprintf_r+0x1ce>
 8007d86:	9b03      	ldr	r3, [sp, #12]
 8007d88:	3402      	adds	r4, #2
 8007d8a:	1d1a      	adds	r2, r3, #4
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	9203      	str	r2, [sp, #12]
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	bfb8      	it	lt
 8007d94:	f04f 33ff 	movlt.w	r3, #4294967295
 8007d98:	9305      	str	r3, [sp, #20]
 8007d9a:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8007e74 <_vfiprintf_r+0x250>
 8007d9e:	2203      	movs	r2, #3
 8007da0:	4650      	mov	r0, sl
 8007da2:	7821      	ldrb	r1, [r4, #0]
 8007da4:	f7ff f96e 	bl	8007084 <memchr>
 8007da8:	b140      	cbz	r0, 8007dbc <_vfiprintf_r+0x198>
 8007daa:	2340      	movs	r3, #64	; 0x40
 8007dac:	eba0 000a 	sub.w	r0, r0, sl
 8007db0:	fa03 f000 	lsl.w	r0, r3, r0
 8007db4:	9b04      	ldr	r3, [sp, #16]
 8007db6:	3401      	adds	r4, #1
 8007db8:	4303      	orrs	r3, r0
 8007dba:	9304      	str	r3, [sp, #16]
 8007dbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007dc0:	2206      	movs	r2, #6
 8007dc2:	482d      	ldr	r0, [pc, #180]	; (8007e78 <_vfiprintf_r+0x254>)
 8007dc4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007dc8:	f7ff f95c 	bl	8007084 <memchr>
 8007dcc:	2800      	cmp	r0, #0
 8007dce:	d03f      	beq.n	8007e50 <_vfiprintf_r+0x22c>
 8007dd0:	4b2a      	ldr	r3, [pc, #168]	; (8007e7c <_vfiprintf_r+0x258>)
 8007dd2:	bb1b      	cbnz	r3, 8007e1c <_vfiprintf_r+0x1f8>
 8007dd4:	9b03      	ldr	r3, [sp, #12]
 8007dd6:	3307      	adds	r3, #7
 8007dd8:	f023 0307 	bic.w	r3, r3, #7
 8007ddc:	3308      	adds	r3, #8
 8007dde:	9303      	str	r3, [sp, #12]
 8007de0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007de2:	443b      	add	r3, r7
 8007de4:	9309      	str	r3, [sp, #36]	; 0x24
 8007de6:	e767      	b.n	8007cb8 <_vfiprintf_r+0x94>
 8007de8:	460c      	mov	r4, r1
 8007dea:	2001      	movs	r0, #1
 8007dec:	fb0c 3202 	mla	r2, ip, r2, r3
 8007df0:	e7a5      	b.n	8007d3e <_vfiprintf_r+0x11a>
 8007df2:	2300      	movs	r3, #0
 8007df4:	f04f 0c0a 	mov.w	ip, #10
 8007df8:	4619      	mov	r1, r3
 8007dfa:	3401      	adds	r4, #1
 8007dfc:	9305      	str	r3, [sp, #20]
 8007dfe:	4620      	mov	r0, r4
 8007e00:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007e04:	3a30      	subs	r2, #48	; 0x30
 8007e06:	2a09      	cmp	r2, #9
 8007e08:	d903      	bls.n	8007e12 <_vfiprintf_r+0x1ee>
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d0c5      	beq.n	8007d9a <_vfiprintf_r+0x176>
 8007e0e:	9105      	str	r1, [sp, #20]
 8007e10:	e7c3      	b.n	8007d9a <_vfiprintf_r+0x176>
 8007e12:	4604      	mov	r4, r0
 8007e14:	2301      	movs	r3, #1
 8007e16:	fb0c 2101 	mla	r1, ip, r1, r2
 8007e1a:	e7f0      	b.n	8007dfe <_vfiprintf_r+0x1da>
 8007e1c:	ab03      	add	r3, sp, #12
 8007e1e:	9300      	str	r3, [sp, #0]
 8007e20:	462a      	mov	r2, r5
 8007e22:	4630      	mov	r0, r6
 8007e24:	4b16      	ldr	r3, [pc, #88]	; (8007e80 <_vfiprintf_r+0x25c>)
 8007e26:	a904      	add	r1, sp, #16
 8007e28:	f7fd febc 	bl	8005ba4 <_printf_float>
 8007e2c:	4607      	mov	r7, r0
 8007e2e:	1c78      	adds	r0, r7, #1
 8007e30:	d1d6      	bne.n	8007de0 <_vfiprintf_r+0x1bc>
 8007e32:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007e34:	07d9      	lsls	r1, r3, #31
 8007e36:	d405      	bmi.n	8007e44 <_vfiprintf_r+0x220>
 8007e38:	89ab      	ldrh	r3, [r5, #12]
 8007e3a:	059a      	lsls	r2, r3, #22
 8007e3c:	d402      	bmi.n	8007e44 <_vfiprintf_r+0x220>
 8007e3e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007e40:	f7ff fe6c 	bl	8007b1c <__retarget_lock_release_recursive>
 8007e44:	89ab      	ldrh	r3, [r5, #12]
 8007e46:	065b      	lsls	r3, r3, #25
 8007e48:	f53f af12 	bmi.w	8007c70 <_vfiprintf_r+0x4c>
 8007e4c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007e4e:	e711      	b.n	8007c74 <_vfiprintf_r+0x50>
 8007e50:	ab03      	add	r3, sp, #12
 8007e52:	9300      	str	r3, [sp, #0]
 8007e54:	462a      	mov	r2, r5
 8007e56:	4630      	mov	r0, r6
 8007e58:	4b09      	ldr	r3, [pc, #36]	; (8007e80 <_vfiprintf_r+0x25c>)
 8007e5a:	a904      	add	r1, sp, #16
 8007e5c:	f7fe f93e 	bl	80060dc <_printf_i>
 8007e60:	e7e4      	b.n	8007e2c <_vfiprintf_r+0x208>
 8007e62:	bf00      	nop
 8007e64:	08008ad4 	.word	0x08008ad4
 8007e68:	08008af4 	.word	0x08008af4
 8007e6c:	08008ab4 	.word	0x08008ab4
 8007e70:	0800895c 	.word	0x0800895c
 8007e74:	08008962 	.word	0x08008962
 8007e78:	08008966 	.word	0x08008966
 8007e7c:	08005ba5 	.word	0x08005ba5
 8007e80:	08007bff 	.word	0x08007bff

08007e84 <__swbuf_r>:
 8007e84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e86:	460e      	mov	r6, r1
 8007e88:	4614      	mov	r4, r2
 8007e8a:	4605      	mov	r5, r0
 8007e8c:	b118      	cbz	r0, 8007e96 <__swbuf_r+0x12>
 8007e8e:	6983      	ldr	r3, [r0, #24]
 8007e90:	b90b      	cbnz	r3, 8007e96 <__swbuf_r+0x12>
 8007e92:	f000 f9e3 	bl	800825c <__sinit>
 8007e96:	4b21      	ldr	r3, [pc, #132]	; (8007f1c <__swbuf_r+0x98>)
 8007e98:	429c      	cmp	r4, r3
 8007e9a:	d12b      	bne.n	8007ef4 <__swbuf_r+0x70>
 8007e9c:	686c      	ldr	r4, [r5, #4]
 8007e9e:	69a3      	ldr	r3, [r4, #24]
 8007ea0:	60a3      	str	r3, [r4, #8]
 8007ea2:	89a3      	ldrh	r3, [r4, #12]
 8007ea4:	071a      	lsls	r2, r3, #28
 8007ea6:	d52f      	bpl.n	8007f08 <__swbuf_r+0x84>
 8007ea8:	6923      	ldr	r3, [r4, #16]
 8007eaa:	b36b      	cbz	r3, 8007f08 <__swbuf_r+0x84>
 8007eac:	6923      	ldr	r3, [r4, #16]
 8007eae:	6820      	ldr	r0, [r4, #0]
 8007eb0:	b2f6      	uxtb	r6, r6
 8007eb2:	1ac0      	subs	r0, r0, r3
 8007eb4:	6963      	ldr	r3, [r4, #20]
 8007eb6:	4637      	mov	r7, r6
 8007eb8:	4283      	cmp	r3, r0
 8007eba:	dc04      	bgt.n	8007ec6 <__swbuf_r+0x42>
 8007ebc:	4621      	mov	r1, r4
 8007ebe:	4628      	mov	r0, r5
 8007ec0:	f000 f938 	bl	8008134 <_fflush_r>
 8007ec4:	bb30      	cbnz	r0, 8007f14 <__swbuf_r+0x90>
 8007ec6:	68a3      	ldr	r3, [r4, #8]
 8007ec8:	3001      	adds	r0, #1
 8007eca:	3b01      	subs	r3, #1
 8007ecc:	60a3      	str	r3, [r4, #8]
 8007ece:	6823      	ldr	r3, [r4, #0]
 8007ed0:	1c5a      	adds	r2, r3, #1
 8007ed2:	6022      	str	r2, [r4, #0]
 8007ed4:	701e      	strb	r6, [r3, #0]
 8007ed6:	6963      	ldr	r3, [r4, #20]
 8007ed8:	4283      	cmp	r3, r0
 8007eda:	d004      	beq.n	8007ee6 <__swbuf_r+0x62>
 8007edc:	89a3      	ldrh	r3, [r4, #12]
 8007ede:	07db      	lsls	r3, r3, #31
 8007ee0:	d506      	bpl.n	8007ef0 <__swbuf_r+0x6c>
 8007ee2:	2e0a      	cmp	r6, #10
 8007ee4:	d104      	bne.n	8007ef0 <__swbuf_r+0x6c>
 8007ee6:	4621      	mov	r1, r4
 8007ee8:	4628      	mov	r0, r5
 8007eea:	f000 f923 	bl	8008134 <_fflush_r>
 8007eee:	b988      	cbnz	r0, 8007f14 <__swbuf_r+0x90>
 8007ef0:	4638      	mov	r0, r7
 8007ef2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ef4:	4b0a      	ldr	r3, [pc, #40]	; (8007f20 <__swbuf_r+0x9c>)
 8007ef6:	429c      	cmp	r4, r3
 8007ef8:	d101      	bne.n	8007efe <__swbuf_r+0x7a>
 8007efa:	68ac      	ldr	r4, [r5, #8]
 8007efc:	e7cf      	b.n	8007e9e <__swbuf_r+0x1a>
 8007efe:	4b09      	ldr	r3, [pc, #36]	; (8007f24 <__swbuf_r+0xa0>)
 8007f00:	429c      	cmp	r4, r3
 8007f02:	bf08      	it	eq
 8007f04:	68ec      	ldreq	r4, [r5, #12]
 8007f06:	e7ca      	b.n	8007e9e <__swbuf_r+0x1a>
 8007f08:	4621      	mov	r1, r4
 8007f0a:	4628      	mov	r0, r5
 8007f0c:	f000 f81a 	bl	8007f44 <__swsetup_r>
 8007f10:	2800      	cmp	r0, #0
 8007f12:	d0cb      	beq.n	8007eac <__swbuf_r+0x28>
 8007f14:	f04f 37ff 	mov.w	r7, #4294967295
 8007f18:	e7ea      	b.n	8007ef0 <__swbuf_r+0x6c>
 8007f1a:	bf00      	nop
 8007f1c:	08008ad4 	.word	0x08008ad4
 8007f20:	08008af4 	.word	0x08008af4
 8007f24:	08008ab4 	.word	0x08008ab4

08007f28 <__ascii_wctomb>:
 8007f28:	4603      	mov	r3, r0
 8007f2a:	4608      	mov	r0, r1
 8007f2c:	b141      	cbz	r1, 8007f40 <__ascii_wctomb+0x18>
 8007f2e:	2aff      	cmp	r2, #255	; 0xff
 8007f30:	d904      	bls.n	8007f3c <__ascii_wctomb+0x14>
 8007f32:	228a      	movs	r2, #138	; 0x8a
 8007f34:	f04f 30ff 	mov.w	r0, #4294967295
 8007f38:	601a      	str	r2, [r3, #0]
 8007f3a:	4770      	bx	lr
 8007f3c:	2001      	movs	r0, #1
 8007f3e:	700a      	strb	r2, [r1, #0]
 8007f40:	4770      	bx	lr
	...

08007f44 <__swsetup_r>:
 8007f44:	4b32      	ldr	r3, [pc, #200]	; (8008010 <__swsetup_r+0xcc>)
 8007f46:	b570      	push	{r4, r5, r6, lr}
 8007f48:	681d      	ldr	r5, [r3, #0]
 8007f4a:	4606      	mov	r6, r0
 8007f4c:	460c      	mov	r4, r1
 8007f4e:	b125      	cbz	r5, 8007f5a <__swsetup_r+0x16>
 8007f50:	69ab      	ldr	r3, [r5, #24]
 8007f52:	b913      	cbnz	r3, 8007f5a <__swsetup_r+0x16>
 8007f54:	4628      	mov	r0, r5
 8007f56:	f000 f981 	bl	800825c <__sinit>
 8007f5a:	4b2e      	ldr	r3, [pc, #184]	; (8008014 <__swsetup_r+0xd0>)
 8007f5c:	429c      	cmp	r4, r3
 8007f5e:	d10f      	bne.n	8007f80 <__swsetup_r+0x3c>
 8007f60:	686c      	ldr	r4, [r5, #4]
 8007f62:	89a3      	ldrh	r3, [r4, #12]
 8007f64:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007f68:	0719      	lsls	r1, r3, #28
 8007f6a:	d42c      	bmi.n	8007fc6 <__swsetup_r+0x82>
 8007f6c:	06dd      	lsls	r5, r3, #27
 8007f6e:	d411      	bmi.n	8007f94 <__swsetup_r+0x50>
 8007f70:	2309      	movs	r3, #9
 8007f72:	6033      	str	r3, [r6, #0]
 8007f74:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007f78:	f04f 30ff 	mov.w	r0, #4294967295
 8007f7c:	81a3      	strh	r3, [r4, #12]
 8007f7e:	e03e      	b.n	8007ffe <__swsetup_r+0xba>
 8007f80:	4b25      	ldr	r3, [pc, #148]	; (8008018 <__swsetup_r+0xd4>)
 8007f82:	429c      	cmp	r4, r3
 8007f84:	d101      	bne.n	8007f8a <__swsetup_r+0x46>
 8007f86:	68ac      	ldr	r4, [r5, #8]
 8007f88:	e7eb      	b.n	8007f62 <__swsetup_r+0x1e>
 8007f8a:	4b24      	ldr	r3, [pc, #144]	; (800801c <__swsetup_r+0xd8>)
 8007f8c:	429c      	cmp	r4, r3
 8007f8e:	bf08      	it	eq
 8007f90:	68ec      	ldreq	r4, [r5, #12]
 8007f92:	e7e6      	b.n	8007f62 <__swsetup_r+0x1e>
 8007f94:	0758      	lsls	r0, r3, #29
 8007f96:	d512      	bpl.n	8007fbe <__swsetup_r+0x7a>
 8007f98:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007f9a:	b141      	cbz	r1, 8007fae <__swsetup_r+0x6a>
 8007f9c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007fa0:	4299      	cmp	r1, r3
 8007fa2:	d002      	beq.n	8007faa <__swsetup_r+0x66>
 8007fa4:	4630      	mov	r0, r6
 8007fa6:	f7fd fc83 	bl	80058b0 <_free_r>
 8007faa:	2300      	movs	r3, #0
 8007fac:	6363      	str	r3, [r4, #52]	; 0x34
 8007fae:	89a3      	ldrh	r3, [r4, #12]
 8007fb0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007fb4:	81a3      	strh	r3, [r4, #12]
 8007fb6:	2300      	movs	r3, #0
 8007fb8:	6063      	str	r3, [r4, #4]
 8007fba:	6923      	ldr	r3, [r4, #16]
 8007fbc:	6023      	str	r3, [r4, #0]
 8007fbe:	89a3      	ldrh	r3, [r4, #12]
 8007fc0:	f043 0308 	orr.w	r3, r3, #8
 8007fc4:	81a3      	strh	r3, [r4, #12]
 8007fc6:	6923      	ldr	r3, [r4, #16]
 8007fc8:	b94b      	cbnz	r3, 8007fde <__swsetup_r+0x9a>
 8007fca:	89a3      	ldrh	r3, [r4, #12]
 8007fcc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007fd0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007fd4:	d003      	beq.n	8007fde <__swsetup_r+0x9a>
 8007fd6:	4621      	mov	r1, r4
 8007fd8:	4630      	mov	r0, r6
 8007fda:	f000 fa01 	bl	80083e0 <__smakebuf_r>
 8007fde:	89a0      	ldrh	r0, [r4, #12]
 8007fe0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007fe4:	f010 0301 	ands.w	r3, r0, #1
 8007fe8:	d00a      	beq.n	8008000 <__swsetup_r+0xbc>
 8007fea:	2300      	movs	r3, #0
 8007fec:	60a3      	str	r3, [r4, #8]
 8007fee:	6963      	ldr	r3, [r4, #20]
 8007ff0:	425b      	negs	r3, r3
 8007ff2:	61a3      	str	r3, [r4, #24]
 8007ff4:	6923      	ldr	r3, [r4, #16]
 8007ff6:	b943      	cbnz	r3, 800800a <__swsetup_r+0xc6>
 8007ff8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007ffc:	d1ba      	bne.n	8007f74 <__swsetup_r+0x30>
 8007ffe:	bd70      	pop	{r4, r5, r6, pc}
 8008000:	0781      	lsls	r1, r0, #30
 8008002:	bf58      	it	pl
 8008004:	6963      	ldrpl	r3, [r4, #20]
 8008006:	60a3      	str	r3, [r4, #8]
 8008008:	e7f4      	b.n	8007ff4 <__swsetup_r+0xb0>
 800800a:	2000      	movs	r0, #0
 800800c:	e7f7      	b.n	8007ffe <__swsetup_r+0xba>
 800800e:	bf00      	nop
 8008010:	20000038 	.word	0x20000038
 8008014:	08008ad4 	.word	0x08008ad4
 8008018:	08008af4 	.word	0x08008af4
 800801c:	08008ab4 	.word	0x08008ab4

08008020 <abort>:
 8008020:	2006      	movs	r0, #6
 8008022:	b508      	push	{r3, lr}
 8008024:	f000 fa4c 	bl	80084c0 <raise>
 8008028:	2001      	movs	r0, #1
 800802a:	f7f9 fdb2 	bl	8001b92 <_exit>
	...

08008030 <__sflush_r>:
 8008030:	898a      	ldrh	r2, [r1, #12]
 8008032:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008034:	4605      	mov	r5, r0
 8008036:	0710      	lsls	r0, r2, #28
 8008038:	460c      	mov	r4, r1
 800803a:	d457      	bmi.n	80080ec <__sflush_r+0xbc>
 800803c:	684b      	ldr	r3, [r1, #4]
 800803e:	2b00      	cmp	r3, #0
 8008040:	dc04      	bgt.n	800804c <__sflush_r+0x1c>
 8008042:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008044:	2b00      	cmp	r3, #0
 8008046:	dc01      	bgt.n	800804c <__sflush_r+0x1c>
 8008048:	2000      	movs	r0, #0
 800804a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800804c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800804e:	2e00      	cmp	r6, #0
 8008050:	d0fa      	beq.n	8008048 <__sflush_r+0x18>
 8008052:	2300      	movs	r3, #0
 8008054:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008058:	682f      	ldr	r7, [r5, #0]
 800805a:	602b      	str	r3, [r5, #0]
 800805c:	d032      	beq.n	80080c4 <__sflush_r+0x94>
 800805e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008060:	89a3      	ldrh	r3, [r4, #12]
 8008062:	075a      	lsls	r2, r3, #29
 8008064:	d505      	bpl.n	8008072 <__sflush_r+0x42>
 8008066:	6863      	ldr	r3, [r4, #4]
 8008068:	1ac0      	subs	r0, r0, r3
 800806a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800806c:	b10b      	cbz	r3, 8008072 <__sflush_r+0x42>
 800806e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008070:	1ac0      	subs	r0, r0, r3
 8008072:	2300      	movs	r3, #0
 8008074:	4602      	mov	r2, r0
 8008076:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008078:	4628      	mov	r0, r5
 800807a:	6a21      	ldr	r1, [r4, #32]
 800807c:	47b0      	blx	r6
 800807e:	1c43      	adds	r3, r0, #1
 8008080:	89a3      	ldrh	r3, [r4, #12]
 8008082:	d106      	bne.n	8008092 <__sflush_r+0x62>
 8008084:	6829      	ldr	r1, [r5, #0]
 8008086:	291d      	cmp	r1, #29
 8008088:	d82c      	bhi.n	80080e4 <__sflush_r+0xb4>
 800808a:	4a29      	ldr	r2, [pc, #164]	; (8008130 <__sflush_r+0x100>)
 800808c:	40ca      	lsrs	r2, r1
 800808e:	07d6      	lsls	r6, r2, #31
 8008090:	d528      	bpl.n	80080e4 <__sflush_r+0xb4>
 8008092:	2200      	movs	r2, #0
 8008094:	6062      	str	r2, [r4, #4]
 8008096:	6922      	ldr	r2, [r4, #16]
 8008098:	04d9      	lsls	r1, r3, #19
 800809a:	6022      	str	r2, [r4, #0]
 800809c:	d504      	bpl.n	80080a8 <__sflush_r+0x78>
 800809e:	1c42      	adds	r2, r0, #1
 80080a0:	d101      	bne.n	80080a6 <__sflush_r+0x76>
 80080a2:	682b      	ldr	r3, [r5, #0]
 80080a4:	b903      	cbnz	r3, 80080a8 <__sflush_r+0x78>
 80080a6:	6560      	str	r0, [r4, #84]	; 0x54
 80080a8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80080aa:	602f      	str	r7, [r5, #0]
 80080ac:	2900      	cmp	r1, #0
 80080ae:	d0cb      	beq.n	8008048 <__sflush_r+0x18>
 80080b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80080b4:	4299      	cmp	r1, r3
 80080b6:	d002      	beq.n	80080be <__sflush_r+0x8e>
 80080b8:	4628      	mov	r0, r5
 80080ba:	f7fd fbf9 	bl	80058b0 <_free_r>
 80080be:	2000      	movs	r0, #0
 80080c0:	6360      	str	r0, [r4, #52]	; 0x34
 80080c2:	e7c2      	b.n	800804a <__sflush_r+0x1a>
 80080c4:	6a21      	ldr	r1, [r4, #32]
 80080c6:	2301      	movs	r3, #1
 80080c8:	4628      	mov	r0, r5
 80080ca:	47b0      	blx	r6
 80080cc:	1c41      	adds	r1, r0, #1
 80080ce:	d1c7      	bne.n	8008060 <__sflush_r+0x30>
 80080d0:	682b      	ldr	r3, [r5, #0]
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d0c4      	beq.n	8008060 <__sflush_r+0x30>
 80080d6:	2b1d      	cmp	r3, #29
 80080d8:	d001      	beq.n	80080de <__sflush_r+0xae>
 80080da:	2b16      	cmp	r3, #22
 80080dc:	d101      	bne.n	80080e2 <__sflush_r+0xb2>
 80080de:	602f      	str	r7, [r5, #0]
 80080e0:	e7b2      	b.n	8008048 <__sflush_r+0x18>
 80080e2:	89a3      	ldrh	r3, [r4, #12]
 80080e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80080e8:	81a3      	strh	r3, [r4, #12]
 80080ea:	e7ae      	b.n	800804a <__sflush_r+0x1a>
 80080ec:	690f      	ldr	r7, [r1, #16]
 80080ee:	2f00      	cmp	r7, #0
 80080f0:	d0aa      	beq.n	8008048 <__sflush_r+0x18>
 80080f2:	0793      	lsls	r3, r2, #30
 80080f4:	bf18      	it	ne
 80080f6:	2300      	movne	r3, #0
 80080f8:	680e      	ldr	r6, [r1, #0]
 80080fa:	bf08      	it	eq
 80080fc:	694b      	ldreq	r3, [r1, #20]
 80080fe:	1bf6      	subs	r6, r6, r7
 8008100:	600f      	str	r7, [r1, #0]
 8008102:	608b      	str	r3, [r1, #8]
 8008104:	2e00      	cmp	r6, #0
 8008106:	dd9f      	ble.n	8008048 <__sflush_r+0x18>
 8008108:	4633      	mov	r3, r6
 800810a:	463a      	mov	r2, r7
 800810c:	4628      	mov	r0, r5
 800810e:	6a21      	ldr	r1, [r4, #32]
 8008110:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8008114:	47e0      	blx	ip
 8008116:	2800      	cmp	r0, #0
 8008118:	dc06      	bgt.n	8008128 <__sflush_r+0xf8>
 800811a:	89a3      	ldrh	r3, [r4, #12]
 800811c:	f04f 30ff 	mov.w	r0, #4294967295
 8008120:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008124:	81a3      	strh	r3, [r4, #12]
 8008126:	e790      	b.n	800804a <__sflush_r+0x1a>
 8008128:	4407      	add	r7, r0
 800812a:	1a36      	subs	r6, r6, r0
 800812c:	e7ea      	b.n	8008104 <__sflush_r+0xd4>
 800812e:	bf00      	nop
 8008130:	20400001 	.word	0x20400001

08008134 <_fflush_r>:
 8008134:	b538      	push	{r3, r4, r5, lr}
 8008136:	690b      	ldr	r3, [r1, #16]
 8008138:	4605      	mov	r5, r0
 800813a:	460c      	mov	r4, r1
 800813c:	b913      	cbnz	r3, 8008144 <_fflush_r+0x10>
 800813e:	2500      	movs	r5, #0
 8008140:	4628      	mov	r0, r5
 8008142:	bd38      	pop	{r3, r4, r5, pc}
 8008144:	b118      	cbz	r0, 800814e <_fflush_r+0x1a>
 8008146:	6983      	ldr	r3, [r0, #24]
 8008148:	b90b      	cbnz	r3, 800814e <_fflush_r+0x1a>
 800814a:	f000 f887 	bl	800825c <__sinit>
 800814e:	4b14      	ldr	r3, [pc, #80]	; (80081a0 <_fflush_r+0x6c>)
 8008150:	429c      	cmp	r4, r3
 8008152:	d11b      	bne.n	800818c <_fflush_r+0x58>
 8008154:	686c      	ldr	r4, [r5, #4]
 8008156:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800815a:	2b00      	cmp	r3, #0
 800815c:	d0ef      	beq.n	800813e <_fflush_r+0xa>
 800815e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008160:	07d0      	lsls	r0, r2, #31
 8008162:	d404      	bmi.n	800816e <_fflush_r+0x3a>
 8008164:	0599      	lsls	r1, r3, #22
 8008166:	d402      	bmi.n	800816e <_fflush_r+0x3a>
 8008168:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800816a:	f7ff fcd6 	bl	8007b1a <__retarget_lock_acquire_recursive>
 800816e:	4628      	mov	r0, r5
 8008170:	4621      	mov	r1, r4
 8008172:	f7ff ff5d 	bl	8008030 <__sflush_r>
 8008176:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008178:	4605      	mov	r5, r0
 800817a:	07da      	lsls	r2, r3, #31
 800817c:	d4e0      	bmi.n	8008140 <_fflush_r+0xc>
 800817e:	89a3      	ldrh	r3, [r4, #12]
 8008180:	059b      	lsls	r3, r3, #22
 8008182:	d4dd      	bmi.n	8008140 <_fflush_r+0xc>
 8008184:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008186:	f7ff fcc9 	bl	8007b1c <__retarget_lock_release_recursive>
 800818a:	e7d9      	b.n	8008140 <_fflush_r+0xc>
 800818c:	4b05      	ldr	r3, [pc, #20]	; (80081a4 <_fflush_r+0x70>)
 800818e:	429c      	cmp	r4, r3
 8008190:	d101      	bne.n	8008196 <_fflush_r+0x62>
 8008192:	68ac      	ldr	r4, [r5, #8]
 8008194:	e7df      	b.n	8008156 <_fflush_r+0x22>
 8008196:	4b04      	ldr	r3, [pc, #16]	; (80081a8 <_fflush_r+0x74>)
 8008198:	429c      	cmp	r4, r3
 800819a:	bf08      	it	eq
 800819c:	68ec      	ldreq	r4, [r5, #12]
 800819e:	e7da      	b.n	8008156 <_fflush_r+0x22>
 80081a0:	08008ad4 	.word	0x08008ad4
 80081a4:	08008af4 	.word	0x08008af4
 80081a8:	08008ab4 	.word	0x08008ab4

080081ac <std>:
 80081ac:	2300      	movs	r3, #0
 80081ae:	b510      	push	{r4, lr}
 80081b0:	4604      	mov	r4, r0
 80081b2:	e9c0 3300 	strd	r3, r3, [r0]
 80081b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80081ba:	6083      	str	r3, [r0, #8]
 80081bc:	8181      	strh	r1, [r0, #12]
 80081be:	6643      	str	r3, [r0, #100]	; 0x64
 80081c0:	81c2      	strh	r2, [r0, #14]
 80081c2:	6183      	str	r3, [r0, #24]
 80081c4:	4619      	mov	r1, r3
 80081c6:	2208      	movs	r2, #8
 80081c8:	305c      	adds	r0, #92	; 0x5c
 80081ca:	f7fd fb69 	bl	80058a0 <memset>
 80081ce:	4b05      	ldr	r3, [pc, #20]	; (80081e4 <std+0x38>)
 80081d0:	6224      	str	r4, [r4, #32]
 80081d2:	6263      	str	r3, [r4, #36]	; 0x24
 80081d4:	4b04      	ldr	r3, [pc, #16]	; (80081e8 <std+0x3c>)
 80081d6:	62a3      	str	r3, [r4, #40]	; 0x28
 80081d8:	4b04      	ldr	r3, [pc, #16]	; (80081ec <std+0x40>)
 80081da:	62e3      	str	r3, [r4, #44]	; 0x2c
 80081dc:	4b04      	ldr	r3, [pc, #16]	; (80081f0 <std+0x44>)
 80081de:	6323      	str	r3, [r4, #48]	; 0x30
 80081e0:	bd10      	pop	{r4, pc}
 80081e2:	bf00      	nop
 80081e4:	080084f9 	.word	0x080084f9
 80081e8:	0800851b 	.word	0x0800851b
 80081ec:	08008553 	.word	0x08008553
 80081f0:	08008577 	.word	0x08008577

080081f4 <_cleanup_r>:
 80081f4:	4901      	ldr	r1, [pc, #4]	; (80081fc <_cleanup_r+0x8>)
 80081f6:	f000 b8af 	b.w	8008358 <_fwalk_reent>
 80081fa:	bf00      	nop
 80081fc:	08008135 	.word	0x08008135

08008200 <__sfmoreglue>:
 8008200:	2268      	movs	r2, #104	; 0x68
 8008202:	b570      	push	{r4, r5, r6, lr}
 8008204:	1e4d      	subs	r5, r1, #1
 8008206:	4355      	muls	r5, r2
 8008208:	460e      	mov	r6, r1
 800820a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800820e:	f7fd fbb7 	bl	8005980 <_malloc_r>
 8008212:	4604      	mov	r4, r0
 8008214:	b140      	cbz	r0, 8008228 <__sfmoreglue+0x28>
 8008216:	2100      	movs	r1, #0
 8008218:	e9c0 1600 	strd	r1, r6, [r0]
 800821c:	300c      	adds	r0, #12
 800821e:	60a0      	str	r0, [r4, #8]
 8008220:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008224:	f7fd fb3c 	bl	80058a0 <memset>
 8008228:	4620      	mov	r0, r4
 800822a:	bd70      	pop	{r4, r5, r6, pc}

0800822c <__sfp_lock_acquire>:
 800822c:	4801      	ldr	r0, [pc, #4]	; (8008234 <__sfp_lock_acquire+0x8>)
 800822e:	f7ff bc74 	b.w	8007b1a <__retarget_lock_acquire_recursive>
 8008232:	bf00      	nop
 8008234:	200005a5 	.word	0x200005a5

08008238 <__sfp_lock_release>:
 8008238:	4801      	ldr	r0, [pc, #4]	; (8008240 <__sfp_lock_release+0x8>)
 800823a:	f7ff bc6f 	b.w	8007b1c <__retarget_lock_release_recursive>
 800823e:	bf00      	nop
 8008240:	200005a5 	.word	0x200005a5

08008244 <__sinit_lock_acquire>:
 8008244:	4801      	ldr	r0, [pc, #4]	; (800824c <__sinit_lock_acquire+0x8>)
 8008246:	f7ff bc68 	b.w	8007b1a <__retarget_lock_acquire_recursive>
 800824a:	bf00      	nop
 800824c:	200005a6 	.word	0x200005a6

08008250 <__sinit_lock_release>:
 8008250:	4801      	ldr	r0, [pc, #4]	; (8008258 <__sinit_lock_release+0x8>)
 8008252:	f7ff bc63 	b.w	8007b1c <__retarget_lock_release_recursive>
 8008256:	bf00      	nop
 8008258:	200005a6 	.word	0x200005a6

0800825c <__sinit>:
 800825c:	b510      	push	{r4, lr}
 800825e:	4604      	mov	r4, r0
 8008260:	f7ff fff0 	bl	8008244 <__sinit_lock_acquire>
 8008264:	69a3      	ldr	r3, [r4, #24]
 8008266:	b11b      	cbz	r3, 8008270 <__sinit+0x14>
 8008268:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800826c:	f7ff bff0 	b.w	8008250 <__sinit_lock_release>
 8008270:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008274:	6523      	str	r3, [r4, #80]	; 0x50
 8008276:	4b13      	ldr	r3, [pc, #76]	; (80082c4 <__sinit+0x68>)
 8008278:	4a13      	ldr	r2, [pc, #76]	; (80082c8 <__sinit+0x6c>)
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	62a2      	str	r2, [r4, #40]	; 0x28
 800827e:	42a3      	cmp	r3, r4
 8008280:	bf08      	it	eq
 8008282:	2301      	moveq	r3, #1
 8008284:	4620      	mov	r0, r4
 8008286:	bf08      	it	eq
 8008288:	61a3      	streq	r3, [r4, #24]
 800828a:	f000 f81f 	bl	80082cc <__sfp>
 800828e:	6060      	str	r0, [r4, #4]
 8008290:	4620      	mov	r0, r4
 8008292:	f000 f81b 	bl	80082cc <__sfp>
 8008296:	60a0      	str	r0, [r4, #8]
 8008298:	4620      	mov	r0, r4
 800829a:	f000 f817 	bl	80082cc <__sfp>
 800829e:	2200      	movs	r2, #0
 80082a0:	2104      	movs	r1, #4
 80082a2:	60e0      	str	r0, [r4, #12]
 80082a4:	6860      	ldr	r0, [r4, #4]
 80082a6:	f7ff ff81 	bl	80081ac <std>
 80082aa:	2201      	movs	r2, #1
 80082ac:	2109      	movs	r1, #9
 80082ae:	68a0      	ldr	r0, [r4, #8]
 80082b0:	f7ff ff7c 	bl	80081ac <std>
 80082b4:	2202      	movs	r2, #2
 80082b6:	2112      	movs	r1, #18
 80082b8:	68e0      	ldr	r0, [r4, #12]
 80082ba:	f7ff ff77 	bl	80081ac <std>
 80082be:	2301      	movs	r3, #1
 80082c0:	61a3      	str	r3, [r4, #24]
 80082c2:	e7d1      	b.n	8008268 <__sinit+0xc>
 80082c4:	08008738 	.word	0x08008738
 80082c8:	080081f5 	.word	0x080081f5

080082cc <__sfp>:
 80082cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082ce:	4607      	mov	r7, r0
 80082d0:	f7ff ffac 	bl	800822c <__sfp_lock_acquire>
 80082d4:	4b1e      	ldr	r3, [pc, #120]	; (8008350 <__sfp+0x84>)
 80082d6:	681e      	ldr	r6, [r3, #0]
 80082d8:	69b3      	ldr	r3, [r6, #24]
 80082da:	b913      	cbnz	r3, 80082e2 <__sfp+0x16>
 80082dc:	4630      	mov	r0, r6
 80082de:	f7ff ffbd 	bl	800825c <__sinit>
 80082e2:	3648      	adds	r6, #72	; 0x48
 80082e4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80082e8:	3b01      	subs	r3, #1
 80082ea:	d503      	bpl.n	80082f4 <__sfp+0x28>
 80082ec:	6833      	ldr	r3, [r6, #0]
 80082ee:	b30b      	cbz	r3, 8008334 <__sfp+0x68>
 80082f0:	6836      	ldr	r6, [r6, #0]
 80082f2:	e7f7      	b.n	80082e4 <__sfp+0x18>
 80082f4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80082f8:	b9d5      	cbnz	r5, 8008330 <__sfp+0x64>
 80082fa:	4b16      	ldr	r3, [pc, #88]	; (8008354 <__sfp+0x88>)
 80082fc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008300:	60e3      	str	r3, [r4, #12]
 8008302:	6665      	str	r5, [r4, #100]	; 0x64
 8008304:	f7ff fc08 	bl	8007b18 <__retarget_lock_init_recursive>
 8008308:	f7ff ff96 	bl	8008238 <__sfp_lock_release>
 800830c:	2208      	movs	r2, #8
 800830e:	4629      	mov	r1, r5
 8008310:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008314:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008318:	6025      	str	r5, [r4, #0]
 800831a:	61a5      	str	r5, [r4, #24]
 800831c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008320:	f7fd fabe 	bl	80058a0 <memset>
 8008324:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008328:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800832c:	4620      	mov	r0, r4
 800832e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008330:	3468      	adds	r4, #104	; 0x68
 8008332:	e7d9      	b.n	80082e8 <__sfp+0x1c>
 8008334:	2104      	movs	r1, #4
 8008336:	4638      	mov	r0, r7
 8008338:	f7ff ff62 	bl	8008200 <__sfmoreglue>
 800833c:	4604      	mov	r4, r0
 800833e:	6030      	str	r0, [r6, #0]
 8008340:	2800      	cmp	r0, #0
 8008342:	d1d5      	bne.n	80082f0 <__sfp+0x24>
 8008344:	f7ff ff78 	bl	8008238 <__sfp_lock_release>
 8008348:	230c      	movs	r3, #12
 800834a:	603b      	str	r3, [r7, #0]
 800834c:	e7ee      	b.n	800832c <__sfp+0x60>
 800834e:	bf00      	nop
 8008350:	08008738 	.word	0x08008738
 8008354:	ffff0001 	.word	0xffff0001

08008358 <_fwalk_reent>:
 8008358:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800835c:	4606      	mov	r6, r0
 800835e:	4688      	mov	r8, r1
 8008360:	2700      	movs	r7, #0
 8008362:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008366:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800836a:	f1b9 0901 	subs.w	r9, r9, #1
 800836e:	d505      	bpl.n	800837c <_fwalk_reent+0x24>
 8008370:	6824      	ldr	r4, [r4, #0]
 8008372:	2c00      	cmp	r4, #0
 8008374:	d1f7      	bne.n	8008366 <_fwalk_reent+0xe>
 8008376:	4638      	mov	r0, r7
 8008378:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800837c:	89ab      	ldrh	r3, [r5, #12]
 800837e:	2b01      	cmp	r3, #1
 8008380:	d907      	bls.n	8008392 <_fwalk_reent+0x3a>
 8008382:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008386:	3301      	adds	r3, #1
 8008388:	d003      	beq.n	8008392 <_fwalk_reent+0x3a>
 800838a:	4629      	mov	r1, r5
 800838c:	4630      	mov	r0, r6
 800838e:	47c0      	blx	r8
 8008390:	4307      	orrs	r7, r0
 8008392:	3568      	adds	r5, #104	; 0x68
 8008394:	e7e9      	b.n	800836a <_fwalk_reent+0x12>

08008396 <__swhatbuf_r>:
 8008396:	b570      	push	{r4, r5, r6, lr}
 8008398:	460e      	mov	r6, r1
 800839a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800839e:	4614      	mov	r4, r2
 80083a0:	2900      	cmp	r1, #0
 80083a2:	461d      	mov	r5, r3
 80083a4:	b096      	sub	sp, #88	; 0x58
 80083a6:	da08      	bge.n	80083ba <__swhatbuf_r+0x24>
 80083a8:	2200      	movs	r2, #0
 80083aa:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80083ae:	602a      	str	r2, [r5, #0]
 80083b0:	061a      	lsls	r2, r3, #24
 80083b2:	d410      	bmi.n	80083d6 <__swhatbuf_r+0x40>
 80083b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80083b8:	e00e      	b.n	80083d8 <__swhatbuf_r+0x42>
 80083ba:	466a      	mov	r2, sp
 80083bc:	f000 f902 	bl	80085c4 <_fstat_r>
 80083c0:	2800      	cmp	r0, #0
 80083c2:	dbf1      	blt.n	80083a8 <__swhatbuf_r+0x12>
 80083c4:	9a01      	ldr	r2, [sp, #4]
 80083c6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80083ca:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80083ce:	425a      	negs	r2, r3
 80083d0:	415a      	adcs	r2, r3
 80083d2:	602a      	str	r2, [r5, #0]
 80083d4:	e7ee      	b.n	80083b4 <__swhatbuf_r+0x1e>
 80083d6:	2340      	movs	r3, #64	; 0x40
 80083d8:	2000      	movs	r0, #0
 80083da:	6023      	str	r3, [r4, #0]
 80083dc:	b016      	add	sp, #88	; 0x58
 80083de:	bd70      	pop	{r4, r5, r6, pc}

080083e0 <__smakebuf_r>:
 80083e0:	898b      	ldrh	r3, [r1, #12]
 80083e2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80083e4:	079d      	lsls	r5, r3, #30
 80083e6:	4606      	mov	r6, r0
 80083e8:	460c      	mov	r4, r1
 80083ea:	d507      	bpl.n	80083fc <__smakebuf_r+0x1c>
 80083ec:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80083f0:	6023      	str	r3, [r4, #0]
 80083f2:	6123      	str	r3, [r4, #16]
 80083f4:	2301      	movs	r3, #1
 80083f6:	6163      	str	r3, [r4, #20]
 80083f8:	b002      	add	sp, #8
 80083fa:	bd70      	pop	{r4, r5, r6, pc}
 80083fc:	466a      	mov	r2, sp
 80083fe:	ab01      	add	r3, sp, #4
 8008400:	f7ff ffc9 	bl	8008396 <__swhatbuf_r>
 8008404:	9900      	ldr	r1, [sp, #0]
 8008406:	4605      	mov	r5, r0
 8008408:	4630      	mov	r0, r6
 800840a:	f7fd fab9 	bl	8005980 <_malloc_r>
 800840e:	b948      	cbnz	r0, 8008424 <__smakebuf_r+0x44>
 8008410:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008414:	059a      	lsls	r2, r3, #22
 8008416:	d4ef      	bmi.n	80083f8 <__smakebuf_r+0x18>
 8008418:	f023 0303 	bic.w	r3, r3, #3
 800841c:	f043 0302 	orr.w	r3, r3, #2
 8008420:	81a3      	strh	r3, [r4, #12]
 8008422:	e7e3      	b.n	80083ec <__smakebuf_r+0xc>
 8008424:	4b0d      	ldr	r3, [pc, #52]	; (800845c <__smakebuf_r+0x7c>)
 8008426:	62b3      	str	r3, [r6, #40]	; 0x28
 8008428:	89a3      	ldrh	r3, [r4, #12]
 800842a:	6020      	str	r0, [r4, #0]
 800842c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008430:	81a3      	strh	r3, [r4, #12]
 8008432:	9b00      	ldr	r3, [sp, #0]
 8008434:	6120      	str	r0, [r4, #16]
 8008436:	6163      	str	r3, [r4, #20]
 8008438:	9b01      	ldr	r3, [sp, #4]
 800843a:	b15b      	cbz	r3, 8008454 <__smakebuf_r+0x74>
 800843c:	4630      	mov	r0, r6
 800843e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008442:	f000 f8d1 	bl	80085e8 <_isatty_r>
 8008446:	b128      	cbz	r0, 8008454 <__smakebuf_r+0x74>
 8008448:	89a3      	ldrh	r3, [r4, #12]
 800844a:	f023 0303 	bic.w	r3, r3, #3
 800844e:	f043 0301 	orr.w	r3, r3, #1
 8008452:	81a3      	strh	r3, [r4, #12]
 8008454:	89a0      	ldrh	r0, [r4, #12]
 8008456:	4305      	orrs	r5, r0
 8008458:	81a5      	strh	r5, [r4, #12]
 800845a:	e7cd      	b.n	80083f8 <__smakebuf_r+0x18>
 800845c:	080081f5 	.word	0x080081f5

08008460 <_malloc_usable_size_r>:
 8008460:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008464:	1f18      	subs	r0, r3, #4
 8008466:	2b00      	cmp	r3, #0
 8008468:	bfbc      	itt	lt
 800846a:	580b      	ldrlt	r3, [r1, r0]
 800846c:	18c0      	addlt	r0, r0, r3
 800846e:	4770      	bx	lr

08008470 <_raise_r>:
 8008470:	291f      	cmp	r1, #31
 8008472:	b538      	push	{r3, r4, r5, lr}
 8008474:	4604      	mov	r4, r0
 8008476:	460d      	mov	r5, r1
 8008478:	d904      	bls.n	8008484 <_raise_r+0x14>
 800847a:	2316      	movs	r3, #22
 800847c:	6003      	str	r3, [r0, #0]
 800847e:	f04f 30ff 	mov.w	r0, #4294967295
 8008482:	bd38      	pop	{r3, r4, r5, pc}
 8008484:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008486:	b112      	cbz	r2, 800848e <_raise_r+0x1e>
 8008488:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800848c:	b94b      	cbnz	r3, 80084a2 <_raise_r+0x32>
 800848e:	4620      	mov	r0, r4
 8008490:	f000 f830 	bl	80084f4 <_getpid_r>
 8008494:	462a      	mov	r2, r5
 8008496:	4601      	mov	r1, r0
 8008498:	4620      	mov	r0, r4
 800849a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800849e:	f000 b817 	b.w	80084d0 <_kill_r>
 80084a2:	2b01      	cmp	r3, #1
 80084a4:	d00a      	beq.n	80084bc <_raise_r+0x4c>
 80084a6:	1c59      	adds	r1, r3, #1
 80084a8:	d103      	bne.n	80084b2 <_raise_r+0x42>
 80084aa:	2316      	movs	r3, #22
 80084ac:	6003      	str	r3, [r0, #0]
 80084ae:	2001      	movs	r0, #1
 80084b0:	e7e7      	b.n	8008482 <_raise_r+0x12>
 80084b2:	2400      	movs	r4, #0
 80084b4:	4628      	mov	r0, r5
 80084b6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80084ba:	4798      	blx	r3
 80084bc:	2000      	movs	r0, #0
 80084be:	e7e0      	b.n	8008482 <_raise_r+0x12>

080084c0 <raise>:
 80084c0:	4b02      	ldr	r3, [pc, #8]	; (80084cc <raise+0xc>)
 80084c2:	4601      	mov	r1, r0
 80084c4:	6818      	ldr	r0, [r3, #0]
 80084c6:	f7ff bfd3 	b.w	8008470 <_raise_r>
 80084ca:	bf00      	nop
 80084cc:	20000038 	.word	0x20000038

080084d0 <_kill_r>:
 80084d0:	b538      	push	{r3, r4, r5, lr}
 80084d2:	2300      	movs	r3, #0
 80084d4:	4d06      	ldr	r5, [pc, #24]	; (80084f0 <_kill_r+0x20>)
 80084d6:	4604      	mov	r4, r0
 80084d8:	4608      	mov	r0, r1
 80084da:	4611      	mov	r1, r2
 80084dc:	602b      	str	r3, [r5, #0]
 80084de:	f7f9 fb48 	bl	8001b72 <_kill>
 80084e2:	1c43      	adds	r3, r0, #1
 80084e4:	d102      	bne.n	80084ec <_kill_r+0x1c>
 80084e6:	682b      	ldr	r3, [r5, #0]
 80084e8:	b103      	cbz	r3, 80084ec <_kill_r+0x1c>
 80084ea:	6023      	str	r3, [r4, #0]
 80084ec:	bd38      	pop	{r3, r4, r5, pc}
 80084ee:	bf00      	nop
 80084f0:	200005a0 	.word	0x200005a0

080084f4 <_getpid_r>:
 80084f4:	f7f9 bb36 	b.w	8001b64 <_getpid>

080084f8 <__sread>:
 80084f8:	b510      	push	{r4, lr}
 80084fa:	460c      	mov	r4, r1
 80084fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008500:	f000 f894 	bl	800862c <_read_r>
 8008504:	2800      	cmp	r0, #0
 8008506:	bfab      	itete	ge
 8008508:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800850a:	89a3      	ldrhlt	r3, [r4, #12]
 800850c:	181b      	addge	r3, r3, r0
 800850e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008512:	bfac      	ite	ge
 8008514:	6563      	strge	r3, [r4, #84]	; 0x54
 8008516:	81a3      	strhlt	r3, [r4, #12]
 8008518:	bd10      	pop	{r4, pc}

0800851a <__swrite>:
 800851a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800851e:	461f      	mov	r7, r3
 8008520:	898b      	ldrh	r3, [r1, #12]
 8008522:	4605      	mov	r5, r0
 8008524:	05db      	lsls	r3, r3, #23
 8008526:	460c      	mov	r4, r1
 8008528:	4616      	mov	r6, r2
 800852a:	d505      	bpl.n	8008538 <__swrite+0x1e>
 800852c:	2302      	movs	r3, #2
 800852e:	2200      	movs	r2, #0
 8008530:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008534:	f000 f868 	bl	8008608 <_lseek_r>
 8008538:	89a3      	ldrh	r3, [r4, #12]
 800853a:	4632      	mov	r2, r6
 800853c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008540:	81a3      	strh	r3, [r4, #12]
 8008542:	4628      	mov	r0, r5
 8008544:	463b      	mov	r3, r7
 8008546:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800854a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800854e:	f000 b817 	b.w	8008580 <_write_r>

08008552 <__sseek>:
 8008552:	b510      	push	{r4, lr}
 8008554:	460c      	mov	r4, r1
 8008556:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800855a:	f000 f855 	bl	8008608 <_lseek_r>
 800855e:	1c43      	adds	r3, r0, #1
 8008560:	89a3      	ldrh	r3, [r4, #12]
 8008562:	bf15      	itete	ne
 8008564:	6560      	strne	r0, [r4, #84]	; 0x54
 8008566:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800856a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800856e:	81a3      	strheq	r3, [r4, #12]
 8008570:	bf18      	it	ne
 8008572:	81a3      	strhne	r3, [r4, #12]
 8008574:	bd10      	pop	{r4, pc}

08008576 <__sclose>:
 8008576:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800857a:	f000 b813 	b.w	80085a4 <_close_r>
	...

08008580 <_write_r>:
 8008580:	b538      	push	{r3, r4, r5, lr}
 8008582:	4604      	mov	r4, r0
 8008584:	4608      	mov	r0, r1
 8008586:	4611      	mov	r1, r2
 8008588:	2200      	movs	r2, #0
 800858a:	4d05      	ldr	r5, [pc, #20]	; (80085a0 <_write_r+0x20>)
 800858c:	602a      	str	r2, [r5, #0]
 800858e:	461a      	mov	r2, r3
 8008590:	f7f9 fb26 	bl	8001be0 <_write>
 8008594:	1c43      	adds	r3, r0, #1
 8008596:	d102      	bne.n	800859e <_write_r+0x1e>
 8008598:	682b      	ldr	r3, [r5, #0]
 800859a:	b103      	cbz	r3, 800859e <_write_r+0x1e>
 800859c:	6023      	str	r3, [r4, #0]
 800859e:	bd38      	pop	{r3, r4, r5, pc}
 80085a0:	200005a0 	.word	0x200005a0

080085a4 <_close_r>:
 80085a4:	b538      	push	{r3, r4, r5, lr}
 80085a6:	2300      	movs	r3, #0
 80085a8:	4d05      	ldr	r5, [pc, #20]	; (80085c0 <_close_r+0x1c>)
 80085aa:	4604      	mov	r4, r0
 80085ac:	4608      	mov	r0, r1
 80085ae:	602b      	str	r3, [r5, #0]
 80085b0:	f7f9 fb32 	bl	8001c18 <_close>
 80085b4:	1c43      	adds	r3, r0, #1
 80085b6:	d102      	bne.n	80085be <_close_r+0x1a>
 80085b8:	682b      	ldr	r3, [r5, #0]
 80085ba:	b103      	cbz	r3, 80085be <_close_r+0x1a>
 80085bc:	6023      	str	r3, [r4, #0]
 80085be:	bd38      	pop	{r3, r4, r5, pc}
 80085c0:	200005a0 	.word	0x200005a0

080085c4 <_fstat_r>:
 80085c4:	b538      	push	{r3, r4, r5, lr}
 80085c6:	2300      	movs	r3, #0
 80085c8:	4d06      	ldr	r5, [pc, #24]	; (80085e4 <_fstat_r+0x20>)
 80085ca:	4604      	mov	r4, r0
 80085cc:	4608      	mov	r0, r1
 80085ce:	4611      	mov	r1, r2
 80085d0:	602b      	str	r3, [r5, #0]
 80085d2:	f7f9 fb2c 	bl	8001c2e <_fstat>
 80085d6:	1c43      	adds	r3, r0, #1
 80085d8:	d102      	bne.n	80085e0 <_fstat_r+0x1c>
 80085da:	682b      	ldr	r3, [r5, #0]
 80085dc:	b103      	cbz	r3, 80085e0 <_fstat_r+0x1c>
 80085de:	6023      	str	r3, [r4, #0]
 80085e0:	bd38      	pop	{r3, r4, r5, pc}
 80085e2:	bf00      	nop
 80085e4:	200005a0 	.word	0x200005a0

080085e8 <_isatty_r>:
 80085e8:	b538      	push	{r3, r4, r5, lr}
 80085ea:	2300      	movs	r3, #0
 80085ec:	4d05      	ldr	r5, [pc, #20]	; (8008604 <_isatty_r+0x1c>)
 80085ee:	4604      	mov	r4, r0
 80085f0:	4608      	mov	r0, r1
 80085f2:	602b      	str	r3, [r5, #0]
 80085f4:	f7f9 fb2a 	bl	8001c4c <_isatty>
 80085f8:	1c43      	adds	r3, r0, #1
 80085fa:	d102      	bne.n	8008602 <_isatty_r+0x1a>
 80085fc:	682b      	ldr	r3, [r5, #0]
 80085fe:	b103      	cbz	r3, 8008602 <_isatty_r+0x1a>
 8008600:	6023      	str	r3, [r4, #0]
 8008602:	bd38      	pop	{r3, r4, r5, pc}
 8008604:	200005a0 	.word	0x200005a0

08008608 <_lseek_r>:
 8008608:	b538      	push	{r3, r4, r5, lr}
 800860a:	4604      	mov	r4, r0
 800860c:	4608      	mov	r0, r1
 800860e:	4611      	mov	r1, r2
 8008610:	2200      	movs	r2, #0
 8008612:	4d05      	ldr	r5, [pc, #20]	; (8008628 <_lseek_r+0x20>)
 8008614:	602a      	str	r2, [r5, #0]
 8008616:	461a      	mov	r2, r3
 8008618:	f7f9 fb22 	bl	8001c60 <_lseek>
 800861c:	1c43      	adds	r3, r0, #1
 800861e:	d102      	bne.n	8008626 <_lseek_r+0x1e>
 8008620:	682b      	ldr	r3, [r5, #0]
 8008622:	b103      	cbz	r3, 8008626 <_lseek_r+0x1e>
 8008624:	6023      	str	r3, [r4, #0]
 8008626:	bd38      	pop	{r3, r4, r5, pc}
 8008628:	200005a0 	.word	0x200005a0

0800862c <_read_r>:
 800862c:	b538      	push	{r3, r4, r5, lr}
 800862e:	4604      	mov	r4, r0
 8008630:	4608      	mov	r0, r1
 8008632:	4611      	mov	r1, r2
 8008634:	2200      	movs	r2, #0
 8008636:	4d05      	ldr	r5, [pc, #20]	; (800864c <_read_r+0x20>)
 8008638:	602a      	str	r2, [r5, #0]
 800863a:	461a      	mov	r2, r3
 800863c:	f7f9 fab3 	bl	8001ba6 <_read>
 8008640:	1c43      	adds	r3, r0, #1
 8008642:	d102      	bne.n	800864a <_read_r+0x1e>
 8008644:	682b      	ldr	r3, [r5, #0]
 8008646:	b103      	cbz	r3, 800864a <_read_r+0x1e>
 8008648:	6023      	str	r3, [r4, #0]
 800864a:	bd38      	pop	{r3, r4, r5, pc}
 800864c:	200005a0 	.word	0x200005a0

08008650 <_init>:
 8008650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008652:	bf00      	nop
 8008654:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008656:	bc08      	pop	{r3}
 8008658:	469e      	mov	lr, r3
 800865a:	4770      	bx	lr

0800865c <_fini>:
 800865c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800865e:	bf00      	nop
 8008660:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008662:	bc08      	pop	{r3}
 8008664:	469e      	mov	lr, r3
 8008666:	4770      	bx	lr
