Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Mar 10 12:20:07 2023
| Host         : brian-desktopPC running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OTTER_Wrapper_timing_summary_routed.rpt -pb OTTER_Wrapper_timing_summary_routed.pb -rpx OTTER_Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : OTTER_Wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     364         
TIMING-20  Warning           Non-clocked latch               32          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6636)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2160)
5. checking no_input_delay (18)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6636)
---------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_0/DOBDO[20] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_0/DOBDO[21] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_0/DOBDO[22] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_0/DOBDO[23] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_0/DOBDO[24] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_0/DOBDO[25] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_0/DOBDO[26] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_0/DOBDO[27] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_0/DOBDO[28] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_0/DOBDO[29] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_0/DOBDO[30] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_0/DOBDO[31] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_1/DOBDO[20] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_1/DOBDO[21] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_1/DOBDO[22] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_1/DOBDO[23] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_1/DOBDO[24] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_1/DOBDO[25] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_1/DOBDO[26] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_1/DOBDO[27] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_1/DOBDO[28] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_1/DOBDO[29] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_1/DOBDO[30] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_1/DOBDO[31] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_10/DOBDO[20] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_10/DOBDO[21] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_10/DOBDO[22] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_10/DOBDO[23] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_10/DOBDO[24] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_10/DOBDO[25] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_10/DOBDO[26] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_10/DOBDO[27] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_10/DOBDO[28] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_10/DOBDO[29] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_10/DOBDO[30] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_10/DOBDO[31] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_11/DOBDO[20] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_11/DOBDO[21] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_11/DOBDO[22] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_11/DOBDO[23] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_11/DOBDO[24] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_11/DOBDO[25] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_11/DOBDO[26] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_11/DOBDO[27] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_11/DOBDO[28] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_11/DOBDO[29] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_11/DOBDO[30] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_11/DOBDO[31] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_12/DOBDO[20] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_12/DOBDO[21] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_12/DOBDO[22] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_12/DOBDO[23] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_12/DOBDO[24] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_12/DOBDO[25] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_12/DOBDO[26] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_12/DOBDO[27] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_12/DOBDO[28] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_12/DOBDO[29] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_12/DOBDO[30] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_12/DOBDO[31] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_13/DOBDO[20] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_13/DOBDO[21] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_13/DOBDO[22] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_13/DOBDO[23] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_13/DOBDO[24] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_13/DOBDO[25] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_13/DOBDO[26] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_13/DOBDO[27] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_13/DOBDO[28] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_13/DOBDO[29] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_13/DOBDO[30] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_13/DOBDO[31] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_14/DOBDO[20] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_14/DOBDO[21] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_14/DOBDO[22] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_14/DOBDO[23] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_14/DOBDO[24] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_14/DOBDO[25] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_14/DOBDO[26] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_14/DOBDO[27] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_14/DOBDO[28] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_14/DOBDO[29] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_14/DOBDO[30] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_14/DOBDO[31] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_15/DOBDO[20] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_15/DOBDO[21] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_15/DOBDO[22] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_15/DOBDO[23] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_15/DOBDO[24] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_15/DOBDO[25] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_15/DOBDO[26] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_15/DOBDO[27] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_15/DOBDO[28] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_15/DOBDO[29] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_15/DOBDO[30] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_15/DOBDO[31] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_2/DOBDO[20] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_2/DOBDO[21] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_2/DOBDO[22] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_2/DOBDO[23] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_2/DOBDO[24] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_2/DOBDO[25] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_2/DOBDO[26] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_2/DOBDO[27] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_2/DOBDO[28] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_2/DOBDO[29] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_2/DOBDO[30] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_2/DOBDO[31] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_3/DOBDO[20] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_3/DOBDO[21] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_3/DOBDO[22] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_3/DOBDO[23] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_3/DOBDO[24] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_3/DOBDO[25] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_3/DOBDO[26] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_3/DOBDO[27] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_3/DOBDO[28] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_3/DOBDO[29] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_3/DOBDO[30] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_3/DOBDO[31] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_4/DOBDO[20] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_4/DOBDO[21] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_4/DOBDO[22] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_4/DOBDO[23] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_4/DOBDO[24] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_4/DOBDO[25] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_4/DOBDO[26] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_4/DOBDO[27] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_4/DOBDO[28] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_4/DOBDO[29] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_4/DOBDO[30] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_4/DOBDO[31] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_5/DOBDO[20] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_5/DOBDO[21] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_5/DOBDO[22] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_5/DOBDO[23] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_5/DOBDO[24] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_5/DOBDO[25] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_5/DOBDO[26] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_5/DOBDO[27] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_5/DOBDO[28] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_5/DOBDO[29] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_5/DOBDO[30] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_5/DOBDO[31] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_6/DOBDO[20] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_6/DOBDO[21] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_6/DOBDO[22] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_6/DOBDO[23] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_6/DOBDO[24] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_6/DOBDO[25] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_6/DOBDO[26] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_6/DOBDO[27] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_6/DOBDO[28] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_6/DOBDO[29] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_6/DOBDO[30] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_6/DOBDO[31] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_7/DOBDO[20] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_7/DOBDO[21] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_7/DOBDO[22] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_7/DOBDO[23] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_7/DOBDO[24] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_7/DOBDO[25] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_7/DOBDO[26] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_7/DOBDO[27] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_7/DOBDO[28] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_7/DOBDO[29] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_7/DOBDO[30] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_7/DOBDO[31] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_8/DOBDO[20] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_8/DOBDO[21] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_8/DOBDO[22] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_8/DOBDO[23] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_8/DOBDO[24] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_8/DOBDO[25] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_8/DOBDO[26] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_8/DOBDO[27] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_8/DOBDO[28] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_8/DOBDO[29] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_8/DOBDO[30] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_8/DOBDO[31] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_9/DOBDO[20] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_9/DOBDO[21] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_9/DOBDO[22] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_9/DOBDO[23] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_9/DOBDO[24] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_9/DOBDO[25] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_9/DOBDO[26] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_9/DOBDO[27] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_9/DOBDO[28] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_9/DOBDO[29] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_9/DOBDO[30] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_bram_9/DOBDO[31] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_mux_sel_b_pos_0/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_mux_sel_b_pos_1/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_mux_sel_b_pos_2/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/otter_memory/memory_reg_mux_sel_b_pos_3/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: SSG_DISP/CathMod/s_clk_500_reg/Q (HIGH)

 There are 351 register/latch pins with no clock driven by root clock pin: clk_50_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2160)
---------------------------------------------------
 There are 2160 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.348        0.000                      0                   42        0.279        0.000                      0                   42        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.348        0.000                      0                   42        0.279        0.000                      0                   42        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.348ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.348ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.162ns  (logic 2.025ns (39.229%)  route 3.137ns (60.771%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.565     5.086    SSG_DISP/CathMod/CLK
    SLICE_X32Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.652     6.195    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X33Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.775 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.775    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_1
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.889 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.889    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_1
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.003 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.003    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_1
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.337 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.846     8.183    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_7
    SLICE_X34Y6          LUT6 (Prop_lut6_I4_O)        0.303     8.486 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.306    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_1
    SLICE_X34Y5          LUT5 (Prop_lut5_I2_O)        0.124     9.430 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.818    10.248    SSG_DISP/CathMod/clear
    SLICE_X32Y8          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.444    14.785    SSG_DISP/CathMod/CLK
    SLICE_X32Y8          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[16]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X32Y8          FDRE (Setup_fdre_C_R)       -0.429    14.596    SSG_DISP/CathMod/clk_div_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.248    
  -------------------------------------------------------------------
                         slack                                  4.348    

Slack (MET) :             4.348ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.162ns  (logic 2.025ns (39.229%)  route 3.137ns (60.771%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.565     5.086    SSG_DISP/CathMod/CLK
    SLICE_X32Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.652     6.195    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X33Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.775 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.775    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_1
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.889 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.889    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_1
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.003 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.003    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_1
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.337 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.846     8.183    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_7
    SLICE_X34Y6          LUT6 (Prop_lut6_I4_O)        0.303     8.486 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.306    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_1
    SLICE_X34Y5          LUT5 (Prop_lut5_I2_O)        0.124     9.430 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.818    10.248    SSG_DISP/CathMod/clear
    SLICE_X32Y8          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.444    14.785    SSG_DISP/CathMod/CLK
    SLICE_X32Y8          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[17]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X32Y8          FDRE (Setup_fdre_C_R)       -0.429    14.596    SSG_DISP/CathMod/clk_div_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.248    
  -------------------------------------------------------------------
                         slack                                  4.348    

Slack (MET) :             4.348ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.162ns  (logic 2.025ns (39.229%)  route 3.137ns (60.771%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.565     5.086    SSG_DISP/CathMod/CLK
    SLICE_X32Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.652     6.195    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X33Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.775 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.775    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_1
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.889 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.889    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_1
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.003 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.003    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_1
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.337 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.846     8.183    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_7
    SLICE_X34Y6          LUT6 (Prop_lut6_I4_O)        0.303     8.486 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.306    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_1
    SLICE_X34Y5          LUT5 (Prop_lut5_I2_O)        0.124     9.430 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.818    10.248    SSG_DISP/CathMod/clear
    SLICE_X32Y8          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.444    14.785    SSG_DISP/CathMod/CLK
    SLICE_X32Y8          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X32Y8          FDRE (Setup_fdre_C_R)       -0.429    14.596    SSG_DISP/CathMod/clk_div_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.248    
  -------------------------------------------------------------------
                         slack                                  4.348    

Slack (MET) :             4.348ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.162ns  (logic 2.025ns (39.229%)  route 3.137ns (60.771%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.565     5.086    SSG_DISP/CathMod/CLK
    SLICE_X32Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.652     6.195    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X33Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.775 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.775    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_1
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.889 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.889    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_1
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.003 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.003    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_1
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.337 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.846     8.183    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_7
    SLICE_X34Y6          LUT6 (Prop_lut6_I4_O)        0.303     8.486 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.306    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_1
    SLICE_X34Y5          LUT5 (Prop_lut5_I2_O)        0.124     9.430 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.818    10.248    SSG_DISP/CathMod/clear
    SLICE_X32Y8          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.444    14.785    SSG_DISP/CathMod/CLK
    SLICE_X32Y8          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X32Y8          FDRE (Setup_fdre_C_R)       -0.429    14.596    SSG_DISP/CathMod/clk_div_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.248    
  -------------------------------------------------------------------
                         slack                                  4.348    

Slack (MET) :             4.490ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 2.025ns (40.338%)  route 2.995ns (59.662%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.565     5.086    SSG_DISP/CathMod/CLK
    SLICE_X32Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.652     6.195    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X33Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.775 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.775    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_1
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.889 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.889    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_1
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.003 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.003    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_1
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.337 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.846     8.183    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_7
    SLICE_X34Y6          LUT6 (Prop_lut6_I4_O)        0.303     8.486 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.306    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_1
    SLICE_X34Y5          LUT5 (Prop_lut5_I2_O)        0.124     9.430 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.676    10.106    SSG_DISP/CathMod/clear
    SLICE_X32Y7          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.444    14.785    SSG_DISP/CathMod/CLK
    SLICE_X32Y7          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[12]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X32Y7          FDRE (Setup_fdre_C_R)       -0.429    14.596    SSG_DISP/CathMod/clk_div_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.106    
  -------------------------------------------------------------------
                         slack                                  4.490    

Slack (MET) :             4.490ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 2.025ns (40.338%)  route 2.995ns (59.662%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.565     5.086    SSG_DISP/CathMod/CLK
    SLICE_X32Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.652     6.195    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X33Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.775 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.775    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_1
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.889 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.889    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_1
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.003 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.003    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_1
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.337 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.846     8.183    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_7
    SLICE_X34Y6          LUT6 (Prop_lut6_I4_O)        0.303     8.486 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.306    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_1
    SLICE_X34Y5          LUT5 (Prop_lut5_I2_O)        0.124     9.430 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.676    10.106    SSG_DISP/CathMod/clear
    SLICE_X32Y7          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.444    14.785    SSG_DISP/CathMod/CLK
    SLICE_X32Y7          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[13]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X32Y7          FDRE (Setup_fdre_C_R)       -0.429    14.596    SSG_DISP/CathMod/clk_div_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.106    
  -------------------------------------------------------------------
                         slack                                  4.490    

Slack (MET) :             4.490ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 2.025ns (40.338%)  route 2.995ns (59.662%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.565     5.086    SSG_DISP/CathMod/CLK
    SLICE_X32Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.652     6.195    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X33Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.775 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.775    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_1
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.889 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.889    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_1
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.003 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.003    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_1
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.337 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.846     8.183    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_7
    SLICE_X34Y6          LUT6 (Prop_lut6_I4_O)        0.303     8.486 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.306    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_1
    SLICE_X34Y5          LUT5 (Prop_lut5_I2_O)        0.124     9.430 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.676    10.106    SSG_DISP/CathMod/clear
    SLICE_X32Y7          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.444    14.785    SSG_DISP/CathMod/CLK
    SLICE_X32Y7          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X32Y7          FDRE (Setup_fdre_C_R)       -0.429    14.596    SSG_DISP/CathMod/clk_div_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.106    
  -------------------------------------------------------------------
                         slack                                  4.490    

Slack (MET) :             4.490ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 2.025ns (40.338%)  route 2.995ns (59.662%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.565     5.086    SSG_DISP/CathMod/CLK
    SLICE_X32Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.652     6.195    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X33Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.775 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.775    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_1
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.889 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.889    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_1
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.003 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.003    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_1
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.337 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.846     8.183    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_7
    SLICE_X34Y6          LUT6 (Prop_lut6_I4_O)        0.303     8.486 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.306    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_1
    SLICE_X34Y5          LUT5 (Prop_lut5_I2_O)        0.124     9.430 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.676    10.106    SSG_DISP/CathMod/clear
    SLICE_X32Y7          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.444    14.785    SSG_DISP/CathMod/CLK
    SLICE_X32Y7          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X32Y7          FDRE (Setup_fdre_C_R)       -0.429    14.596    SSG_DISP/CathMod/clk_div_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.106    
  -------------------------------------------------------------------
                         slack                                  4.490    

Slack (MET) :             4.624ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.886ns  (logic 2.025ns (41.442%)  route 2.861ns (58.558%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.565     5.086    SSG_DISP/CathMod/CLK
    SLICE_X32Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.652     6.195    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X33Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.775 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.775    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_1
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.889 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.889    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_1
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.003 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.003    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_1
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.337 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.846     8.183    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_7
    SLICE_X34Y6          LUT6 (Prop_lut6_I4_O)        0.303     8.486 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.306    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_1
    SLICE_X34Y5          LUT5 (Prop_lut5_I2_O)        0.124     9.430 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.543     9.973    SSG_DISP/CathMod/clear
    SLICE_X32Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.445    14.786    SSG_DISP/CathMod/CLK
    SLICE_X32Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X32Y5          FDRE (Setup_fdre_C_R)       -0.429    14.597    SSG_DISP/CathMod/clk_div_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.973    
  -------------------------------------------------------------------
                         slack                                  4.624    

Slack (MET) :             4.624ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.886ns  (logic 2.025ns (41.442%)  route 2.861ns (58.558%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.565     5.086    SSG_DISP/CathMod/CLK
    SLICE_X32Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.652     6.195    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X33Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.775 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.775    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_1
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.889 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.889    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_1
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.003 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.003    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_1
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.337 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.846     8.183    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_7
    SLICE_X34Y6          LUT6 (Prop_lut6_I4_O)        0.303     8.486 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.306    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_1
    SLICE_X34Y5          LUT5 (Prop_lut5_I2_O)        0.124     9.430 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.543     9.973    SSG_DISP/CathMod/clear
    SLICE_X32Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.445    14.786    SSG_DISP/CathMod/CLK
    SLICE_X32Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X32Y5          FDRE (Setup_fdre_C_R)       -0.429    14.597    SSG_DISP/CathMod/clk_div_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.973    
  -------------------------------------------------------------------
                         slack                                  4.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/s_clk_500_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/s_clk_500_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.425%)  route 0.190ns (47.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.562     1.445    SSG_DISP/CathMod/CLK
    SLICE_X34Y5          FDRE                                         r  SSG_DISP/CathMod/s_clk_500_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y5          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  SSG_DISP/CathMod/s_clk_500_reg/Q
                         net (fo=14, routed)          0.190     1.799    SSG_DISP/CathMod/s_clk_500
    SLICE_X34Y5          LUT6 (Prop_lut6_I5_O)        0.045     1.844 r  SSG_DISP/CathMod/s_clk_500_i_1/O
                         net (fo=1, routed)           0.000     1.844    SSG_DISP/CathMod/s_clk_500_i_1_n_1
    SLICE_X34Y5          FDRE                                         r  SSG_DISP/CathMod/s_clk_500_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.831     1.958    SSG_DISP/CathMod/CLK
    SLICE_X34Y5          FDRE                                         r  SSG_DISP/CathMod/s_clk_500_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y5          FDRE (Hold_fdre_C_D)         0.120     1.565    SSG_DISP/CathMod/s_clk_500_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    SSG_DISP/CathMod/CLK
    SLICE_X32Y6          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  SSG_DISP/CathMod/clk_div_counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.720    SSG_DISP/CathMod/clk_div_counter_reg[10]
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1_n_6
    SLICE_X32Y6          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.832     1.959    SSG_DISP/CathMod/CLK
    SLICE_X32Y6          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X32Y6          FDRE (Hold_fdre_C_D)         0.105     1.551    SSG_DISP/CathMod/clk_div_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.562     1.445    SSG_DISP/CathMod/CLK
    SLICE_X32Y7          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  SSG_DISP/CathMod/clk_div_counter_reg[14]/Q
                         net (fo=2, routed)           0.133     1.719    SSG_DISP/CathMod/clk_div_counter_reg[14]
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1_n_6
    SLICE_X32Y7          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.831     1.958    SSG_DISP/CathMod/CLK
    SLICE_X32Y7          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X32Y7          FDRE (Hold_fdre_C_D)         0.105     1.550    SSG_DISP/CathMod/clk_div_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.562     1.445    SSG_DISP/CathMod/CLK
    SLICE_X32Y8          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  SSG_DISP/CathMod/clk_div_counter_reg[18]/Q
                         net (fo=2, routed)           0.133     1.719    SSG_DISP/CathMod/clk_div_counter_reg[18]
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1_n_6
    SLICE_X32Y8          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.831     1.958    SSG_DISP/CathMod/CLK
    SLICE_X32Y8          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X32Y8          FDRE (Hold_fdre_C_D)         0.105     1.550    SSG_DISP/CathMod/clk_div_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    SSG_DISP/CathMod/CLK
    SLICE_X32Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  SSG_DISP/CathMod/clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.133     1.720    SSG_DISP/CathMod/clk_div_counter_reg[2]
    SLICE_X32Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.831    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2_n_6
    SLICE_X32Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.832     1.959    SSG_DISP/CathMod/CLK
    SLICE_X32Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X32Y4          FDRE (Hold_fdre_C_D)         0.105     1.551    SSG_DISP/CathMod/clk_div_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    SSG_DISP/CathMod/CLK
    SLICE_X32Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  SSG_DISP/CathMod/clk_div_counter_reg[6]/Q
                         net (fo=2, routed)           0.133     1.720    SSG_DISP/CathMod/clk_div_counter_reg[6]
    SLICE_X32Y5          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1_n_6
    SLICE_X32Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.832     1.959    SSG_DISP/CathMod/CLK
    SLICE_X32Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[6]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X32Y5          FDRE (Hold_fdre_C_D)         0.105     1.551    SSG_DISP/CathMod/clk_div_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    SSG_DISP/CathMod/CLK
    SLICE_X32Y6          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  SSG_DISP/CathMod/clk_div_counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.720    SSG_DISP/CathMod/clk_div_counter_reg[10]
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.864 r  SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.864    SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1_n_5
    SLICE_X32Y6          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.832     1.959    SSG_DISP/CathMod/CLK
    SLICE_X32Y6          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X32Y6          FDRE (Hold_fdre_C_D)         0.105     1.551    SSG_DISP/CathMod/clk_div_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.562     1.445    SSG_DISP/CathMod/CLK
    SLICE_X32Y7          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  SSG_DISP/CathMod/clk_div_counter_reg[14]/Q
                         net (fo=2, routed)           0.133     1.719    SSG_DISP/CathMod/clk_div_counter_reg[14]
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.863 r  SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.863    SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1_n_5
    SLICE_X32Y7          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.831     1.958    SSG_DISP/CathMod/CLK
    SLICE_X32Y7          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X32Y7          FDRE (Hold_fdre_C_D)         0.105     1.550    SSG_DISP/CathMod/clk_div_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.562     1.445    SSG_DISP/CathMod/CLK
    SLICE_X32Y8          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  SSG_DISP/CathMod/clk_div_counter_reg[18]/Q
                         net (fo=2, routed)           0.133     1.719    SSG_DISP/CathMod/clk_div_counter_reg[18]
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.863 r  SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.863    SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1_n_5
    SLICE_X32Y8          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.831     1.958    SSG_DISP/CathMod/CLK
    SLICE_X32Y8          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X32Y8          FDRE (Hold_fdre_C_D)         0.105     1.550    SSG_DISP/CathMod/clk_div_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    SSG_DISP/CathMod/CLK
    SLICE_X32Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  SSG_DISP/CathMod/clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.133     1.720    SSG_DISP/CathMod/clk_div_counter_reg[2]
    SLICE_X32Y4          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.864 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.864    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2_n_5
    SLICE_X32Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.832     1.959    SSG_DISP/CathMod/CLK
    SLICE_X32Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X32Y4          FDRE (Hold_fdre_C_D)         0.105     1.551    SSG_DISP/CathMod/clk_div_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk_50_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y4    SSG_DISP/CathMod/clk_div_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y6    SSG_DISP/CathMod/clk_div_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y6    SSG_DISP/CathMod/clk_div_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y7    SSG_DISP/CathMod/clk_div_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y7    SSG_DISP/CathMod/clk_div_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y7    SSG_DISP/CathMod/clk_div_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y7    SSG_DISP/CathMod/clk_div_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y8    SSG_DISP/CathMod/clk_div_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_50_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_50_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y4    SSG_DISP/CathMod/clk_div_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y4    SSG_DISP/CathMod/clk_div_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y6    SSG_DISP/CathMod/clk_div_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y6    SSG_DISP/CathMod/clk_div_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y6    SSG_DISP/CathMod/clk_div_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y6    SSG_DISP/CathMod/clk_div_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y7    SSG_DISP/CathMod/clk_div_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y7    SSG_DISP/CathMod/clk_div_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_50_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_50_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y4    SSG_DISP/CathMod/clk_div_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y4    SSG_DISP/CathMod/clk_div_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y6    SSG_DISP/CathMod/clk_div_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y6    SSG_DISP/CathMod/clk_div_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y6    SSG_DISP/CathMod/clk_div_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y6    SSG_DISP/CathMod/clk_div_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y7    SSG_DISP/CathMod/clk_div_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y7    SSG_DISP/CathMod/clk_div_counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2187 Endpoints
Min Delay          2187 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU/otter_memory/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/otter_memory/memory_reg_bram_1/WEA[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.286ns  (logic 5.006ns (16.529%)  route 25.280ns (83.471%))
  Logic Levels:           14  (LUT3=3 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1                     0.000     0.000 r  CPU/otter_memory/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 f  CPU/otter_memory/memory_reg_bram_8/DOBDO[13]
                         net (fo=1, routed)           2.283     4.737    CPU/otter_memory/memory_reg_bram_8_n_55
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124     4.861 f  CPU/otter_memory/memory_reg_bram_0_i_214/O
                         net (fo=1, routed)           0.000     4.861    CPU/otter_memory/memory_reg_bram_0_i_214_n_1
    SLICE_X49Y19         MUXF7 (Prop_muxf7_I0_O)      0.212     5.073 f  CPU/otter_memory/memory_reg_bram_0_i_163/O
                         net (fo=1, routed)           0.000     5.073    CPU/otter_memory/memory_reg_bram_0_i_163_n_1
    SLICE_X49Y19         MUXF8 (Prop_muxf8_I1_O)      0.094     5.167 f  CPU/otter_memory/memory_reg_bram_0_i_82/O
                         net (fo=82, routed)          3.745     8.913    CPU/otter_memory/memory_reg_mux_sel_b_pos_0_0[4]
    SLICE_X34Y23         LUT3 (Prop_lut3_I2_O)        0.342     9.255 r  CPU/otter_memory/result0_carry__4_i_18/O
                         net (fo=3, routed)           1.165    10.420    CPU/otter_memory/result0_carry__4_i_18_n_1
    SLICE_X34Y14         LUT6 (Prop_lut6_I5_O)        0.328    10.748 r  CPU/otter_memory/result0_carry__4_i_13/O
                         net (fo=64, routed)          2.383    13.131    CPU/otter_memory/result0_carry__4_i_13_n_1
    SLICE_X45Y22         LUT6 (Prop_lut6_I3_O)        0.124    13.255 f  CPU/otter_memory/result0_carry__6_i_8/O
                         net (fo=21, routed)          2.849    16.104    CPU/otter_memory/result0_carry__6_i_8_0[26]
    SLICE_X61Y16         LUT6 (Prop_lut6_I3_O)        0.124    16.228 f  CPU/otter_memory/csr_mtvec[1]_i_9/O
                         net (fo=5, routed)           0.839    17.067    CPU/otter_memory/csr_mtvec[1]_i_9_n_1
    SLICE_X58Y15         LUT3 (Prop_lut3_I1_O)        0.152    17.219 f  CPU/otter_memory/memory_reg_bram_0_i_210/O
                         net (fo=3, routed)           1.208    18.427    CPU/otter_memory/memory_reg_bram_0_i_210_n_1
    SLICE_X56Y12         LUT3 (Prop_lut3_I0_O)        0.352    18.779 r  CPU/otter_memory/memory_reg_bram_0_i_161/O
                         net (fo=2, routed)           0.834    19.613    CPU/otter_memory/memory_reg_bram_0_i_161_n_1
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.328    19.941 r  CPU/otter_memory/csr_mtvec[1]_i_6/O
                         net (fo=7, routed)           1.160    21.101    CPU/otter_memory/csr_mtvec[1]_i_6_n_1
    SLICE_X55Y18         LUT6 (Prop_lut6_I5_O)        0.124    21.225 f  CPU/otter_memory/csr_mtvec[1]_i_1/O
                         net (fo=61, routed)          3.789    25.014    CPU/otter_memory/IOBUS_addr[1]
    SLICE_X35Y27         LUT4 (Prop_lut4_I3_O)        0.124    25.138 r  CPU/otter_memory/memory_reg_bram_0_i_96/O
                         net (fo=64, routed)          4.189    29.327    CPU/otter_memory/memory_reg_bram_0_i_96_n_1
    SLICE_X50Y12         LUT5 (Prop_lut5_I1_O)        0.124    29.451 r  CPU/otter_memory/memory_reg_bram_1_i_5/O
                         net (fo=1, routed)           0.835    30.286    CPU/otter_memory/memory_reg_bram_1_i_5_n_1
    RAMB36_X1Y2          RAMB36E1                                     r  CPU/otter_memory/memory_reg_bram_1/WEA[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/otter_memory/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/otter_memory/memory_reg_bram_4/WEA[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.058ns  (logic 5.006ns (16.655%)  route 25.052ns (83.345%))
  Logic Levels:           14  (LUT3=3 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1                     0.000     0.000 r  CPU/otter_memory/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 f  CPU/otter_memory/memory_reg_bram_8/DOBDO[13]
                         net (fo=1, routed)           2.283     4.737    CPU/otter_memory/memory_reg_bram_8_n_55
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124     4.861 f  CPU/otter_memory/memory_reg_bram_0_i_214/O
                         net (fo=1, routed)           0.000     4.861    CPU/otter_memory/memory_reg_bram_0_i_214_n_1
    SLICE_X49Y19         MUXF7 (Prop_muxf7_I0_O)      0.212     5.073 f  CPU/otter_memory/memory_reg_bram_0_i_163/O
                         net (fo=1, routed)           0.000     5.073    CPU/otter_memory/memory_reg_bram_0_i_163_n_1
    SLICE_X49Y19         MUXF8 (Prop_muxf8_I1_O)      0.094     5.167 f  CPU/otter_memory/memory_reg_bram_0_i_82/O
                         net (fo=82, routed)          3.745     8.913    CPU/otter_memory/memory_reg_mux_sel_b_pos_0_0[4]
    SLICE_X34Y23         LUT3 (Prop_lut3_I2_O)        0.342     9.255 r  CPU/otter_memory/result0_carry__4_i_18/O
                         net (fo=3, routed)           1.165    10.420    CPU/otter_memory/result0_carry__4_i_18_n_1
    SLICE_X34Y14         LUT6 (Prop_lut6_I5_O)        0.328    10.748 r  CPU/otter_memory/result0_carry__4_i_13/O
                         net (fo=64, routed)          2.383    13.131    CPU/otter_memory/result0_carry__4_i_13_n_1
    SLICE_X45Y22         LUT6 (Prop_lut6_I3_O)        0.124    13.255 f  CPU/otter_memory/result0_carry__6_i_8/O
                         net (fo=21, routed)          2.849    16.104    CPU/otter_memory/result0_carry__6_i_8_0[26]
    SLICE_X61Y16         LUT6 (Prop_lut6_I3_O)        0.124    16.228 f  CPU/otter_memory/csr_mtvec[1]_i_9/O
                         net (fo=5, routed)           0.839    17.067    CPU/otter_memory/csr_mtvec[1]_i_9_n_1
    SLICE_X58Y15         LUT3 (Prop_lut3_I1_O)        0.152    17.219 f  CPU/otter_memory/memory_reg_bram_0_i_210/O
                         net (fo=3, routed)           1.208    18.427    CPU/otter_memory/memory_reg_bram_0_i_210_n_1
    SLICE_X56Y12         LUT3 (Prop_lut3_I0_O)        0.352    18.779 r  CPU/otter_memory/memory_reg_bram_0_i_161/O
                         net (fo=2, routed)           0.834    19.613    CPU/otter_memory/memory_reg_bram_0_i_161_n_1
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.328    19.941 r  CPU/otter_memory/csr_mtvec[1]_i_6/O
                         net (fo=7, routed)           1.160    21.101    CPU/otter_memory/csr_mtvec[1]_i_6_n_1
    SLICE_X55Y18         LUT6 (Prop_lut6_I5_O)        0.124    21.225 f  CPU/otter_memory/csr_mtvec[1]_i_1/O
                         net (fo=61, routed)          3.789    25.014    CPU/otter_memory/IOBUS_addr[1]
    SLICE_X35Y27         LUT4 (Prop_lut4_I3_O)        0.124    25.138 r  CPU/otter_memory/memory_reg_bram_0_i_96/O
                         net (fo=64, routed)          4.205    29.343    CPU/otter_memory/memory_reg_bram_0_i_96_n_1
    SLICE_X58Y5          LUT5 (Prop_lut5_I1_O)        0.124    29.467 r  CPU/otter_memory/memory_reg_bram_4_i_3/O
                         net (fo=1, routed)           0.591    30.058    CPU/otter_memory/memory_reg_bram_4_i_3_n_1
    RAMB36_X2Y0          RAMB36E1                                     r  CPU/otter_memory/memory_reg_bram_4/WEA[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/otter_memory/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/otter_memory/memory_reg_bram_1/WEA[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.921ns  (logic 5.006ns (16.731%)  route 24.915ns (83.269%))
  Logic Levels:           14  (LUT3=3 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1                     0.000     0.000 r  CPU/otter_memory/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 f  CPU/otter_memory/memory_reg_bram_8/DOBDO[13]
                         net (fo=1, routed)           2.283     4.737    CPU/otter_memory/memory_reg_bram_8_n_55
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124     4.861 f  CPU/otter_memory/memory_reg_bram_0_i_214/O
                         net (fo=1, routed)           0.000     4.861    CPU/otter_memory/memory_reg_bram_0_i_214_n_1
    SLICE_X49Y19         MUXF7 (Prop_muxf7_I0_O)      0.212     5.073 f  CPU/otter_memory/memory_reg_bram_0_i_163/O
                         net (fo=1, routed)           0.000     5.073    CPU/otter_memory/memory_reg_bram_0_i_163_n_1
    SLICE_X49Y19         MUXF8 (Prop_muxf8_I1_O)      0.094     5.167 f  CPU/otter_memory/memory_reg_bram_0_i_82/O
                         net (fo=82, routed)          3.745     8.913    CPU/otter_memory/memory_reg_mux_sel_b_pos_0_0[4]
    SLICE_X34Y23         LUT3 (Prop_lut3_I2_O)        0.342     9.255 r  CPU/otter_memory/result0_carry__4_i_18/O
                         net (fo=3, routed)           1.165    10.420    CPU/otter_memory/result0_carry__4_i_18_n_1
    SLICE_X34Y14         LUT6 (Prop_lut6_I5_O)        0.328    10.748 r  CPU/otter_memory/result0_carry__4_i_13/O
                         net (fo=64, routed)          2.383    13.131    CPU/otter_memory/result0_carry__4_i_13_n_1
    SLICE_X45Y22         LUT6 (Prop_lut6_I3_O)        0.124    13.255 f  CPU/otter_memory/result0_carry__6_i_8/O
                         net (fo=21, routed)          2.849    16.104    CPU/otter_memory/result0_carry__6_i_8_0[26]
    SLICE_X61Y16         LUT6 (Prop_lut6_I3_O)        0.124    16.228 f  CPU/otter_memory/csr_mtvec[1]_i_9/O
                         net (fo=5, routed)           0.839    17.067    CPU/otter_memory/csr_mtvec[1]_i_9_n_1
    SLICE_X58Y15         LUT3 (Prop_lut3_I1_O)        0.152    17.219 f  CPU/otter_memory/memory_reg_bram_0_i_210/O
                         net (fo=3, routed)           1.208    18.427    CPU/otter_memory/memory_reg_bram_0_i_210_n_1
    SLICE_X56Y12         LUT3 (Prop_lut3_I0_O)        0.352    18.779 r  CPU/otter_memory/memory_reg_bram_0_i_161/O
                         net (fo=2, routed)           0.834    19.613    CPU/otter_memory/memory_reg_bram_0_i_161_n_1
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.328    19.941 r  CPU/otter_memory/csr_mtvec[1]_i_6/O
                         net (fo=7, routed)           1.160    21.101    CPU/otter_memory/csr_mtvec[1]_i_6_n_1
    SLICE_X55Y18         LUT6 (Prop_lut6_I5_O)        0.124    21.225 f  CPU/otter_memory/csr_mtvec[1]_i_1/O
                         net (fo=61, routed)          3.789    25.014    CPU/otter_memory/IOBUS_addr[1]
    SLICE_X35Y27         LUT4 (Prop_lut4_I3_O)        0.124    25.138 r  CPU/otter_memory/memory_reg_bram_0_i_96/O
                         net (fo=64, routed)          4.170    29.308    CPU/otter_memory/memory_reg_bram_0_i_96_n_1
    SLICE_X50Y12         LUT5 (Prop_lut5_I1_O)        0.124    29.432 r  CPU/otter_memory/memory_reg_bram_1_i_4/O
                         net (fo=1, routed)           0.489    29.921    CPU/otter_memory/memory_reg_bram_1_i_4_n_1
    RAMB36_X1Y2          RAMB36E1                                     r  CPU/otter_memory/memory_reg_bram_1/WEA[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/otter_memory/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/otter_memory/memory_reg_bram_12/DIADI[21]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.814ns  (logic 4.882ns (16.375%)  route 24.932ns (83.625%))
  Logic Levels:           13  (LUT3=3 LUT6=7 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1                     0.000     0.000 r  CPU/otter_memory/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 f  CPU/otter_memory/memory_reg_bram_8/DOBDO[13]
                         net (fo=1, routed)           2.283     4.737    CPU/otter_memory/memory_reg_bram_8_n_55
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124     4.861 f  CPU/otter_memory/memory_reg_bram_0_i_214/O
                         net (fo=1, routed)           0.000     4.861    CPU/otter_memory/memory_reg_bram_0_i_214_n_1
    SLICE_X49Y19         MUXF7 (Prop_muxf7_I0_O)      0.212     5.073 f  CPU/otter_memory/memory_reg_bram_0_i_163/O
                         net (fo=1, routed)           0.000     5.073    CPU/otter_memory/memory_reg_bram_0_i_163_n_1
    SLICE_X49Y19         MUXF8 (Prop_muxf8_I1_O)      0.094     5.167 f  CPU/otter_memory/memory_reg_bram_0_i_82/O
                         net (fo=82, routed)          3.745     8.913    CPU/otter_memory/memory_reg_mux_sel_b_pos_0_0[4]
    SLICE_X34Y23         LUT3 (Prop_lut3_I2_O)        0.342     9.255 r  CPU/otter_memory/result0_carry__4_i_18/O
                         net (fo=3, routed)           1.165    10.420    CPU/otter_memory/result0_carry__4_i_18_n_1
    SLICE_X34Y14         LUT6 (Prop_lut6_I5_O)        0.328    10.748 r  CPU/otter_memory/result0_carry__4_i_13/O
                         net (fo=64, routed)          2.383    13.131    CPU/otter_memory/result0_carry__4_i_13_n_1
    SLICE_X45Y22         LUT6 (Prop_lut6_I3_O)        0.124    13.255 f  CPU/otter_memory/result0_carry__6_i_8/O
                         net (fo=21, routed)          2.849    16.104    CPU/otter_memory/result0_carry__6_i_8_0[26]
    SLICE_X61Y16         LUT6 (Prop_lut6_I3_O)        0.124    16.228 f  CPU/otter_memory/csr_mtvec[1]_i_9/O
                         net (fo=5, routed)           0.839    17.067    CPU/otter_memory/csr_mtvec[1]_i_9_n_1
    SLICE_X58Y15         LUT3 (Prop_lut3_I1_O)        0.152    17.219 f  CPU/otter_memory/memory_reg_bram_0_i_210/O
                         net (fo=3, routed)           1.208    18.427    CPU/otter_memory/memory_reg_bram_0_i_210_n_1
    SLICE_X56Y12         LUT3 (Prop_lut3_I0_O)        0.352    18.779 r  CPU/otter_memory/memory_reg_bram_0_i_161/O
                         net (fo=2, routed)           0.834    19.613    CPU/otter_memory/memory_reg_bram_0_i_161_n_1
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.328    19.941 r  CPU/otter_memory/csr_mtvec[1]_i_6/O
                         net (fo=7, routed)           1.160    21.101    CPU/otter_memory/csr_mtvec[1]_i_6_n_1
    SLICE_X55Y18         LUT6 (Prop_lut6_I5_O)        0.124    21.225 f  CPU/otter_memory/csr_mtvec[1]_i_1/O
                         net (fo=61, routed)          4.314    25.539    CPU/otter_memory/IOBUS_addr[1]
    SLICE_X35Y23         LUT6 (Prop_lut6_I4_O)        0.124    25.663 r  CPU/otter_memory/memory_reg_bram_0_i_23/O
                         net (fo=16, routed)          4.151    29.814    CPU/otter_memory/p_1_in_0[21]
    RAMB36_X2Y6          RAMB36E1                                     r  CPU/otter_memory/memory_reg_bram_12/DIADI[21]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/otter_memory/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/otter_memory/memory_reg_bram_1/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.802ns  (logic 5.006ns (16.798%)  route 24.796ns (83.202%))
  Logic Levels:           14  (LUT3=3 LUT4=1 LUT6=7 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1                     0.000     0.000 r  CPU/otter_memory/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 f  CPU/otter_memory/memory_reg_bram_8/DOBDO[13]
                         net (fo=1, routed)           2.283     4.737    CPU/otter_memory/memory_reg_bram_8_n_55
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124     4.861 f  CPU/otter_memory/memory_reg_bram_0_i_214/O
                         net (fo=1, routed)           0.000     4.861    CPU/otter_memory/memory_reg_bram_0_i_214_n_1
    SLICE_X49Y19         MUXF7 (Prop_muxf7_I0_O)      0.212     5.073 f  CPU/otter_memory/memory_reg_bram_0_i_163/O
                         net (fo=1, routed)           0.000     5.073    CPU/otter_memory/memory_reg_bram_0_i_163_n_1
    SLICE_X49Y19         MUXF8 (Prop_muxf8_I1_O)      0.094     5.167 f  CPU/otter_memory/memory_reg_bram_0_i_82/O
                         net (fo=82, routed)          3.745     8.913    CPU/otter_memory/memory_reg_mux_sel_b_pos_0_0[4]
    SLICE_X34Y23         LUT3 (Prop_lut3_I2_O)        0.342     9.255 r  CPU/otter_memory/result0_carry__4_i_18/O
                         net (fo=3, routed)           1.165    10.420    CPU/otter_memory/result0_carry__4_i_18_n_1
    SLICE_X34Y14         LUT6 (Prop_lut6_I5_O)        0.328    10.748 r  CPU/otter_memory/result0_carry__4_i_13/O
                         net (fo=64, routed)          2.383    13.131    CPU/otter_memory/result0_carry__4_i_13_n_1
    SLICE_X45Y22         LUT6 (Prop_lut6_I3_O)        0.124    13.255 f  CPU/otter_memory/result0_carry__6_i_8/O
                         net (fo=21, routed)          2.849    16.104    CPU/otter_memory/result0_carry__6_i_8_0[26]
    SLICE_X61Y16         LUT6 (Prop_lut6_I3_O)        0.124    16.228 f  CPU/otter_memory/csr_mtvec[1]_i_9/O
                         net (fo=5, routed)           0.839    17.067    CPU/otter_memory/csr_mtvec[1]_i_9_n_1
    SLICE_X58Y15         LUT3 (Prop_lut3_I1_O)        0.152    17.219 f  CPU/otter_memory/memory_reg_bram_0_i_210/O
                         net (fo=3, routed)           1.208    18.427    CPU/otter_memory/memory_reg_bram_0_i_210_n_1
    SLICE_X56Y12         LUT3 (Prop_lut3_I0_O)        0.352    18.779 r  CPU/otter_memory/memory_reg_bram_0_i_161/O
                         net (fo=2, routed)           0.834    19.613    CPU/otter_memory/memory_reg_bram_0_i_161_n_1
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.328    19.941 r  CPU/otter_memory/csr_mtvec[1]_i_6/O
                         net (fo=7, routed)           1.160    21.101    CPU/otter_memory/csr_mtvec[1]_i_6_n_1
    SLICE_X55Y18         LUT6 (Prop_lut6_I5_O)        0.124    21.225 f  CPU/otter_memory/csr_mtvec[1]_i_1/O
                         net (fo=61, routed)          3.789    25.014    CPU/otter_memory/IOBUS_addr[1]
    SLICE_X35Y27         LUT4 (Prop_lut4_I3_O)        0.124    25.138 r  CPU/otter_memory/memory_reg_bram_0_i_96/O
                         net (fo=64, routed)          4.021    29.159    CPU/otter_memory/memory_reg_bram_0_i_96_n_1
    SLICE_X50Y12         LUT6 (Prop_lut6_I2_O)        0.124    29.283 r  CPU/otter_memory/memory_reg_bram_1_i_6/O
                         net (fo=1, routed)           0.519    29.802    CPU/otter_memory/memory_reg_bram_1_i_6_n_1
    RAMB36_X1Y2          RAMB36E1                                     r  CPU/otter_memory/memory_reg_bram_1/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/otter_memory/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/otter_memory/memory_reg_bram_4/WEA[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.772ns  (logic 5.006ns (16.814%)  route 24.766ns (83.186%))
  Logic Levels:           14  (LUT3=3 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1                     0.000     0.000 r  CPU/otter_memory/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 f  CPU/otter_memory/memory_reg_bram_8/DOBDO[13]
                         net (fo=1, routed)           2.283     4.737    CPU/otter_memory/memory_reg_bram_8_n_55
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124     4.861 f  CPU/otter_memory/memory_reg_bram_0_i_214/O
                         net (fo=1, routed)           0.000     4.861    CPU/otter_memory/memory_reg_bram_0_i_214_n_1
    SLICE_X49Y19         MUXF7 (Prop_muxf7_I0_O)      0.212     5.073 f  CPU/otter_memory/memory_reg_bram_0_i_163/O
                         net (fo=1, routed)           0.000     5.073    CPU/otter_memory/memory_reg_bram_0_i_163_n_1
    SLICE_X49Y19         MUXF8 (Prop_muxf8_I1_O)      0.094     5.167 f  CPU/otter_memory/memory_reg_bram_0_i_82/O
                         net (fo=82, routed)          3.745     8.913    CPU/otter_memory/memory_reg_mux_sel_b_pos_0_0[4]
    SLICE_X34Y23         LUT3 (Prop_lut3_I2_O)        0.342     9.255 r  CPU/otter_memory/result0_carry__4_i_18/O
                         net (fo=3, routed)           1.165    10.420    CPU/otter_memory/result0_carry__4_i_18_n_1
    SLICE_X34Y14         LUT6 (Prop_lut6_I5_O)        0.328    10.748 r  CPU/otter_memory/result0_carry__4_i_13/O
                         net (fo=64, routed)          2.383    13.131    CPU/otter_memory/result0_carry__4_i_13_n_1
    SLICE_X45Y22         LUT6 (Prop_lut6_I3_O)        0.124    13.255 f  CPU/otter_memory/result0_carry__6_i_8/O
                         net (fo=21, routed)          2.849    16.104    CPU/otter_memory/result0_carry__6_i_8_0[26]
    SLICE_X61Y16         LUT6 (Prop_lut6_I3_O)        0.124    16.228 f  CPU/otter_memory/csr_mtvec[1]_i_9/O
                         net (fo=5, routed)           0.839    17.067    CPU/otter_memory/csr_mtvec[1]_i_9_n_1
    SLICE_X58Y15         LUT3 (Prop_lut3_I1_O)        0.152    17.219 f  CPU/otter_memory/memory_reg_bram_0_i_210/O
                         net (fo=3, routed)           1.208    18.427    CPU/otter_memory/memory_reg_bram_0_i_210_n_1
    SLICE_X56Y12         LUT3 (Prop_lut3_I0_O)        0.352    18.779 r  CPU/otter_memory/memory_reg_bram_0_i_161/O
                         net (fo=2, routed)           0.834    19.613    CPU/otter_memory/memory_reg_bram_0_i_161_n_1
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.328    19.941 r  CPU/otter_memory/csr_mtvec[1]_i_6/O
                         net (fo=7, routed)           1.160    21.101    CPU/otter_memory/csr_mtvec[1]_i_6_n_1
    SLICE_X55Y18         LUT6 (Prop_lut6_I5_O)        0.124    21.225 f  CPU/otter_memory/csr_mtvec[1]_i_1/O
                         net (fo=61, routed)          3.789    25.014    CPU/otter_memory/IOBUS_addr[1]
    SLICE_X35Y27         LUT4 (Prop_lut4_I3_O)        0.124    25.138 r  CPU/otter_memory/memory_reg_bram_0_i_96/O
                         net (fo=64, routed)          3.680    28.819    CPU/otter_memory/memory_reg_bram_0_i_96_n_1
    SLICE_X57Y7          LUT5 (Prop_lut5_I1_O)        0.124    28.943 r  CPU/otter_memory/memory_reg_bram_4_i_5/O
                         net (fo=1, routed)           0.830    29.772    CPU/otter_memory/memory_reg_bram_4_i_5_n_1
    RAMB36_X2Y0          RAMB36E1                                     r  CPU/otter_memory/memory_reg_bram_4/WEA[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/otter_memory/memory_reg_bram_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/otter_memory/memory_reg_bram_4/WEA[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.642ns  (logic 5.357ns (18.072%)  route 24.285ns (81.928%))
  Logic Levels:           17  (CARRY4=4 LUT4=1 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  CPU/otter_memory/memory_reg_bram_5/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  CPU/otter_memory/memory_reg_bram_5/DOBDO[20]
                         net (fo=1, routed)           2.429     4.883    CPU/otter_memory/memory_reg_bram_5_n_48
    SLICE_X50Y9          LUT6 (Prop_lut6_I3_O)        0.124     5.007 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.000     5.007    CPU/otter_memory/registers_reg_r2_0_31_0_5_i_33_n_1
    SLICE_X50Y9          MUXF7 (Prop_muxf7_I1_O)      0.247     5.254 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.000     5.254    CPU/otter_memory/registers_reg_r2_0_31_0_5_i_14_n_1
    SLICE_X50Y9          MUXF8 (Prop_muxf8_I0_O)      0.098     5.352 r  CPU/otter_memory/registers_reg_r2_0_31_0_5_i_5/O
                         net (fo=45, routed)          3.142     8.494    registers/registers_reg_r2_0_31_0_5/ADDRB0
    SLICE_X34Y18         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.347     8.841 r  registers/registers_reg_r2_0_31_0_5/RAMB/O
                         net (fo=8, routed)           0.676     9.517    CPU/otter_memory/RF_RS20[2]
    SLICE_X37Y16         LUT6 (Prop_lut6_I5_O)        0.348     9.865 f  CPU/otter_memory/memory_reg_bram_0_i_89/O
                         net (fo=2, routed)           0.721    10.586    CPU/otter_memory/memory_reg_bram_0_i_89_n_1
    SLICE_X36Y16         LUT6 (Prop_lut6_I5_O)        0.124    10.710 f  CPU/otter_memory/result0_carry_i_20/O
                         net (fo=1, routed)           0.932    11.642    CPU/otter_memory/result0_carry_i_20_n_1
    SLICE_X35Y16         LUT6 (Prop_lut6_I4_O)        0.124    11.766 r  CPU/otter_memory/result0_carry_i_13/O
                         net (fo=118, routed)         5.152    16.918    CPU/otter_memory/srcB[2]
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124    17.042 r  CPU/otter_memory/result2_carry_i_3/O
                         net (fo=2, routed)           0.939    17.981    CPU/alu/result2_inferred__0/i__carry__0_0[1]
    SLICE_X52Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.501 r  CPU/alu/result2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.501    CPU/alu/result2_inferred__0/i__carry_n_1
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.618 r  CPU/alu/result2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.618    CPU/alu/result2_inferred__0/i__carry__0_n_1
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.735 r  CPU/alu/result2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.735    CPU/alu/result2_inferred__0/i__carry__1_n_1
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.852 r  CPU/alu/result2_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           1.508    20.360    CPU/otter_memory/csr_mtvec_reg[0]_0[0]
    SLICE_X52Y12         LUT6 (Prop_lut6_I4_O)        0.124    20.484 r  CPU/otter_memory/csr_mtvec[0]_i_2/O
                         net (fo=1, routed)           1.064    21.548    CPU/otter_memory/csr_mtvec[0]_i_2_n_1
    SLICE_X54Y12         LUT5 (Prop_lut5_I0_O)        0.124    21.672 r  CPU/otter_memory/csr_mtvec[0]_i_1/O
                         net (fo=69, routed)          2.985    24.657    CPU/otter_memory/IOBUS_addr[0]
    SLICE_X32Y24         LUT4 (Prop_lut4_I1_O)        0.124    24.781 f  CPU/otter_memory/memory_reg_bram_0_i_99/O
                         net (fo=16, routed)          4.096    28.877    CPU/otter_memory/memory_reg_bram_0_i_99_n_1
    SLICE_X58Y8          LUT5 (Prop_lut5_I0_O)        0.124    29.001 r  CPU/otter_memory/memory_reg_bram_4_i_4/O
                         net (fo=1, routed)           0.642    29.642    CPU/otter_memory/memory_reg_bram_4_i_4_n_1
    RAMB36_X2Y0          RAMB36E1                                     r  CPU/otter_memory/memory_reg_bram_4/WEA[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/otter_memory/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/otter_memory/memory_reg_bram_9/WEA[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.586ns  (logic 5.006ns (16.920%)  route 24.580ns (83.080%))
  Logic Levels:           14  (LUT3=3 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1                     0.000     0.000 r  CPU/otter_memory/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 f  CPU/otter_memory/memory_reg_bram_8/DOBDO[13]
                         net (fo=1, routed)           2.283     4.737    CPU/otter_memory/memory_reg_bram_8_n_55
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124     4.861 f  CPU/otter_memory/memory_reg_bram_0_i_214/O
                         net (fo=1, routed)           0.000     4.861    CPU/otter_memory/memory_reg_bram_0_i_214_n_1
    SLICE_X49Y19         MUXF7 (Prop_muxf7_I0_O)      0.212     5.073 f  CPU/otter_memory/memory_reg_bram_0_i_163/O
                         net (fo=1, routed)           0.000     5.073    CPU/otter_memory/memory_reg_bram_0_i_163_n_1
    SLICE_X49Y19         MUXF8 (Prop_muxf8_I1_O)      0.094     5.167 f  CPU/otter_memory/memory_reg_bram_0_i_82/O
                         net (fo=82, routed)          3.745     8.913    CPU/otter_memory/memory_reg_mux_sel_b_pos_0_0[4]
    SLICE_X34Y23         LUT3 (Prop_lut3_I2_O)        0.342     9.255 r  CPU/otter_memory/result0_carry__4_i_18/O
                         net (fo=3, routed)           1.165    10.420    CPU/otter_memory/result0_carry__4_i_18_n_1
    SLICE_X34Y14         LUT6 (Prop_lut6_I5_O)        0.328    10.748 r  CPU/otter_memory/result0_carry__4_i_13/O
                         net (fo=64, routed)          2.383    13.131    CPU/otter_memory/result0_carry__4_i_13_n_1
    SLICE_X45Y22         LUT6 (Prop_lut6_I3_O)        0.124    13.255 f  CPU/otter_memory/result0_carry__6_i_8/O
                         net (fo=21, routed)          2.849    16.104    CPU/otter_memory/result0_carry__6_i_8_0[26]
    SLICE_X61Y16         LUT6 (Prop_lut6_I3_O)        0.124    16.228 f  CPU/otter_memory/csr_mtvec[1]_i_9/O
                         net (fo=5, routed)           0.839    17.067    CPU/otter_memory/csr_mtvec[1]_i_9_n_1
    SLICE_X58Y15         LUT3 (Prop_lut3_I1_O)        0.152    17.219 f  CPU/otter_memory/memory_reg_bram_0_i_210/O
                         net (fo=3, routed)           1.208    18.427    CPU/otter_memory/memory_reg_bram_0_i_210_n_1
    SLICE_X56Y12         LUT3 (Prop_lut3_I0_O)        0.352    18.779 r  CPU/otter_memory/memory_reg_bram_0_i_161/O
                         net (fo=2, routed)           0.834    19.613    CPU/otter_memory/memory_reg_bram_0_i_161_n_1
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.328    19.941 r  CPU/otter_memory/csr_mtvec[1]_i_6/O
                         net (fo=7, routed)           1.160    21.101    CPU/otter_memory/csr_mtvec[1]_i_6_n_1
    SLICE_X55Y18         LUT6 (Prop_lut6_I5_O)        0.124    21.225 f  CPU/otter_memory/csr_mtvec[1]_i_1/O
                         net (fo=61, routed)          3.789    25.014    CPU/otter_memory/IOBUS_addr[1]
    SLICE_X35Y27         LUT4 (Prop_lut4_I3_O)        0.124    25.138 r  CPU/otter_memory/memory_reg_bram_0_i_96/O
                         net (fo=64, routed)          3.828    28.966    CPU/otter_memory/memory_reg_bram_0_i_96_n_1
    SLICE_X48Y5          LUT5 (Prop_lut5_I1_O)        0.124    29.090 r  CPU/otter_memory/memory_reg_bram_9_i_3/O
                         net (fo=1, routed)           0.496    29.586    CPU/otter_memory/memory_reg_bram_9_i_3_n_1
    RAMB36_X1Y0          RAMB36E1                                     r  CPU/otter_memory/memory_reg_bram_9/WEA[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/otter_memory/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/otter_memory/memory_reg_bram_1/WEA[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.566ns  (logic 5.006ns (16.931%)  route 24.560ns (83.069%))
  Logic Levels:           14  (LUT3=3 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1                     0.000     0.000 r  CPU/otter_memory/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 f  CPU/otter_memory/memory_reg_bram_8/DOBDO[13]
                         net (fo=1, routed)           2.283     4.737    CPU/otter_memory/memory_reg_bram_8_n_55
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124     4.861 f  CPU/otter_memory/memory_reg_bram_0_i_214/O
                         net (fo=1, routed)           0.000     4.861    CPU/otter_memory/memory_reg_bram_0_i_214_n_1
    SLICE_X49Y19         MUXF7 (Prop_muxf7_I0_O)      0.212     5.073 f  CPU/otter_memory/memory_reg_bram_0_i_163/O
                         net (fo=1, routed)           0.000     5.073    CPU/otter_memory/memory_reg_bram_0_i_163_n_1
    SLICE_X49Y19         MUXF8 (Prop_muxf8_I1_O)      0.094     5.167 f  CPU/otter_memory/memory_reg_bram_0_i_82/O
                         net (fo=82, routed)          3.745     8.913    CPU/otter_memory/memory_reg_mux_sel_b_pos_0_0[4]
    SLICE_X34Y23         LUT3 (Prop_lut3_I2_O)        0.342     9.255 r  CPU/otter_memory/result0_carry__4_i_18/O
                         net (fo=3, routed)           1.165    10.420    CPU/otter_memory/result0_carry__4_i_18_n_1
    SLICE_X34Y14         LUT6 (Prop_lut6_I5_O)        0.328    10.748 r  CPU/otter_memory/result0_carry__4_i_13/O
                         net (fo=64, routed)          2.383    13.131    CPU/otter_memory/result0_carry__4_i_13_n_1
    SLICE_X45Y22         LUT6 (Prop_lut6_I3_O)        0.124    13.255 f  CPU/otter_memory/result0_carry__6_i_8/O
                         net (fo=21, routed)          2.849    16.104    CPU/otter_memory/result0_carry__6_i_8_0[26]
    SLICE_X61Y16         LUT6 (Prop_lut6_I3_O)        0.124    16.228 f  CPU/otter_memory/csr_mtvec[1]_i_9/O
                         net (fo=5, routed)           0.839    17.067    CPU/otter_memory/csr_mtvec[1]_i_9_n_1
    SLICE_X58Y15         LUT3 (Prop_lut3_I1_O)        0.152    17.219 f  CPU/otter_memory/memory_reg_bram_0_i_210/O
                         net (fo=3, routed)           1.208    18.427    CPU/otter_memory/memory_reg_bram_0_i_210_n_1
    SLICE_X56Y12         LUT3 (Prop_lut3_I0_O)        0.352    18.779 r  CPU/otter_memory/memory_reg_bram_0_i_161/O
                         net (fo=2, routed)           0.834    19.613    CPU/otter_memory/memory_reg_bram_0_i_161_n_1
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.328    19.941 r  CPU/otter_memory/csr_mtvec[1]_i_6/O
                         net (fo=7, routed)           1.160    21.101    CPU/otter_memory/csr_mtvec[1]_i_6_n_1
    SLICE_X55Y18         LUT6 (Prop_lut6_I5_O)        0.124    21.225 f  CPU/otter_memory/csr_mtvec[1]_i_1/O
                         net (fo=61, routed)          3.789    25.014    CPU/otter_memory/IOBUS_addr[1]
    SLICE_X35Y27         LUT4 (Prop_lut4_I3_O)        0.124    25.138 r  CPU/otter_memory/memory_reg_bram_0_i_96/O
                         net (fo=64, routed)          3.786    28.924    CPU/otter_memory/memory_reg_bram_0_i_96_n_1
    SLICE_X50Y12         LUT5 (Prop_lut5_I1_O)        0.124    29.048 r  CPU/otter_memory/memory_reg_bram_1_i_3/O
                         net (fo=1, routed)           0.518    29.566    CPU/otter_memory/memory_reg_bram_1_i_3_n_1
    RAMB36_X1Y2          RAMB36E1                                     r  CPU/otter_memory/memory_reg_bram_1/WEA[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/otter_memory/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/otter_memory/memory_reg_bram_9/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.565ns  (logic 5.006ns (16.932%)  route 24.559ns (83.068%))
  Logic Levels:           14  (LUT3=3 LUT4=1 LUT6=7 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1                     0.000     0.000 r  CPU/otter_memory/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 f  CPU/otter_memory/memory_reg_bram_8/DOBDO[13]
                         net (fo=1, routed)           2.283     4.737    CPU/otter_memory/memory_reg_bram_8_n_55
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124     4.861 f  CPU/otter_memory/memory_reg_bram_0_i_214/O
                         net (fo=1, routed)           0.000     4.861    CPU/otter_memory/memory_reg_bram_0_i_214_n_1
    SLICE_X49Y19         MUXF7 (Prop_muxf7_I0_O)      0.212     5.073 f  CPU/otter_memory/memory_reg_bram_0_i_163/O
                         net (fo=1, routed)           0.000     5.073    CPU/otter_memory/memory_reg_bram_0_i_163_n_1
    SLICE_X49Y19         MUXF8 (Prop_muxf8_I1_O)      0.094     5.167 f  CPU/otter_memory/memory_reg_bram_0_i_82/O
                         net (fo=82, routed)          3.745     8.913    CPU/otter_memory/memory_reg_mux_sel_b_pos_0_0[4]
    SLICE_X34Y23         LUT3 (Prop_lut3_I2_O)        0.342     9.255 r  CPU/otter_memory/result0_carry__4_i_18/O
                         net (fo=3, routed)           1.165    10.420    CPU/otter_memory/result0_carry__4_i_18_n_1
    SLICE_X34Y14         LUT6 (Prop_lut6_I5_O)        0.328    10.748 r  CPU/otter_memory/result0_carry__4_i_13/O
                         net (fo=64, routed)          2.383    13.131    CPU/otter_memory/result0_carry__4_i_13_n_1
    SLICE_X45Y22         LUT6 (Prop_lut6_I3_O)        0.124    13.255 f  CPU/otter_memory/result0_carry__6_i_8/O
                         net (fo=21, routed)          2.849    16.104    CPU/otter_memory/result0_carry__6_i_8_0[26]
    SLICE_X61Y16         LUT6 (Prop_lut6_I3_O)        0.124    16.228 f  CPU/otter_memory/csr_mtvec[1]_i_9/O
                         net (fo=5, routed)           0.839    17.067    CPU/otter_memory/csr_mtvec[1]_i_9_n_1
    SLICE_X58Y15         LUT3 (Prop_lut3_I1_O)        0.152    17.219 f  CPU/otter_memory/memory_reg_bram_0_i_210/O
                         net (fo=3, routed)           1.208    18.427    CPU/otter_memory/memory_reg_bram_0_i_210_n_1
    SLICE_X56Y12         LUT3 (Prop_lut3_I0_O)        0.352    18.779 r  CPU/otter_memory/memory_reg_bram_0_i_161/O
                         net (fo=2, routed)           0.834    19.613    CPU/otter_memory/memory_reg_bram_0_i_161_n_1
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.328    19.941 r  CPU/otter_memory/csr_mtvec[1]_i_6/O
                         net (fo=7, routed)           1.160    21.101    CPU/otter_memory/csr_mtvec[1]_i_6_n_1
    SLICE_X55Y18         LUT6 (Prop_lut6_I5_O)        0.124    21.225 f  CPU/otter_memory/csr_mtvec[1]_i_1/O
                         net (fo=61, routed)          3.789    25.014    CPU/otter_memory/IOBUS_addr[1]
    SLICE_X35Y27         LUT4 (Prop_lut4_I3_O)        0.124    25.138 r  CPU/otter_memory/memory_reg_bram_0_i_96/O
                         net (fo=64, routed)          3.428    28.566    CPU/otter_memory/memory_reg_bram_0_i_96_n_1
    SLICE_X48Y6          LUT6 (Prop_lut6_I2_O)        0.124    28.690 r  CPU/otter_memory/memory_reg_bram_9_i_6/O
                         net (fo=1, routed)           0.876    29.565    CPU/otter_memory/memory_reg_bram_9_i_6_n_1
    RAMB36_X1Y0          RAMB36E1                                     r  CPU/otter_memory/memory_reg_bram_9/WEA[0]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU/CSR/csr_mepc_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/PROG_COUNT/PC_COUNT_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.186ns (72.817%)  route 0.069ns (27.183%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE                         0.000     0.000 r  CPU/CSR/csr_mepc_reg[7]/C
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/CSR/csr_mepc_reg[7]/Q
                         net (fo=2, routed)           0.069     0.210    CPU/State_Machine/Q[7]
    SLICE_X36Y15         LUT5 (Prop_lut5_I4_O)        0.045     0.255 r  CPU/State_Machine/PC_COUNT[7]_i_1/O
                         net (fo=1, routed)           0.000     0.255    CPU/PROG_COUNT/D[7]
    SLICE_X36Y15         FDRE                                         r  CPU/PROG_COUNT/PC_COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/CSR/csr_mtvec_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/CSR/CSR_RD_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.186ns (72.506%)  route 0.071ns (27.494%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE                         0.000     0.000 r  CPU/CSR/csr_mtvec_reg[24]/C
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/CSR/csr_mtvec_reg[24]/Q
                         net (fo=2, routed)           0.071     0.212    CPU/CSR/csr_mtvec_reg[31]_0[24]
    SLICE_X44Y26         LUT5 (Prop_lut5_I2_O)        0.045     0.257 r  CPU/CSR/CSR_RD_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     0.257    CPU/CSR/CSR_RD_reg[24]_i_1_n_1
    SLICE_X44Y26         LDCE                                         r  CPU/CSR/CSR_RD_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/CSR/csr_mtvec_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/PROG_COUNT/PC_COUNT_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.186ns (63.653%)  route 0.106ns (36.347%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDRE                         0.000     0.000 r  CPU/CSR/csr_mtvec_reg[12]/C
    SLICE_X31Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/CSR/csr_mtvec_reg[12]/Q
                         net (fo=2, routed)           0.106     0.247    CPU/State_Machine/PC_COUNT_reg[31]_2[12]
    SLICE_X33Y17         LUT5 (Prop_lut5_I2_O)        0.045     0.292 r  CPU/State_Machine/PC_COUNT[12]_i_1/O
                         net (fo=1, routed)           0.000     0.292    CPU/PROG_COUNT/D[12]
    SLICE_X33Y17         FDRE                                         r  CPU/PROG_COUNT/PC_COUNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/CSR/csr_mtvec_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/CSR/CSR_RD_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.837%)  route 0.110ns (37.163%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE                         0.000     0.000 r  CPU/CSR/csr_mtvec_reg[23]/C
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/CSR/csr_mtvec_reg[23]/Q
                         net (fo=2, routed)           0.110     0.251    CPU/CSR/csr_mtvec_reg[31]_0[23]
    SLICE_X44Y26         LUT5 (Prop_lut5_I2_O)        0.045     0.296 r  CPU/CSR/CSR_RD_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     0.296    CPU/CSR/CSR_RD_reg[23]_i_1_n_1
    SLICE_X44Y26         LDCE                                         r  CPU/CSR/CSR_RD_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/CSR/csr_mepc_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/PROG_COUNT/PC_COUNT_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.837%)  route 0.110ns (37.163%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE                         0.000     0.000 r  CPU/CSR/csr_mepc_reg[6]/C
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/CSR/csr_mepc_reg[6]/Q
                         net (fo=2, routed)           0.110     0.251    CPU/State_Machine/Q[6]
    SLICE_X36Y15         LUT5 (Prop_lut5_I4_O)        0.045     0.296 r  CPU/State_Machine/PC_COUNT[6]_i_1/O
                         net (fo=1, routed)           0.000     0.296    CPU/PROG_COUNT/D[6]
    SLICE_X36Y15         FDRE                                         r  CPU/PROG_COUNT/PC_COUNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/CSR/csr_mtvec_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/PROG_COUNT/PC_COUNT_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE                         0.000     0.000 r  CPU/CSR/csr_mtvec_reg[25]/C
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CPU/CSR/csr_mtvec_reg[25]/Q
                         net (fo=2, routed)           0.093     0.257    CPU/State_Machine/PC_COUNT_reg[31]_2[25]
    SLICE_X43Y25         LUT5 (Prop_lut5_I2_O)        0.045     0.302 r  CPU/State_Machine/PC_COUNT[25]_i_1/O
                         net (fo=1, routed)           0.000     0.302    CPU/PROG_COUNT/D[25]
    SLICE_X43Y25         FDRE                                         r  CPU/PROG_COUNT/PC_COUNT_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/CSR/csr_mtvec_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/PROG_COUNT/PC_COUNT_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.125%)  route 0.123ns (39.875%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE                         0.000     0.000 r  CPU/CSR/csr_mtvec_reg[30]/C
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/CSR/csr_mtvec_reg[30]/Q
                         net (fo=2, routed)           0.123     0.264    CPU/State_Machine/PC_COUNT_reg[31]_2[30]
    SLICE_X43Y27         LUT5 (Prop_lut5_I2_O)        0.045     0.309 r  CPU/State_Machine/PC_COUNT[30]_i_1/O
                         net (fo=1, routed)           0.000     0.309    CPU/PROG_COUNT/D[30]
    SLICE_X43Y27         FDRE                                         r  CPU/PROG_COUNT/PC_COUNT_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Debouncer/FSM_sequential_PS_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Debouncer/FSM_sequential_PS_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.227ns (73.156%)  route 0.083ns (26.844%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE                         0.000     0.000 r  Debouncer/FSM_sequential_PS_reg[2]/C
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Debouncer/FSM_sequential_PS_reg[2]/Q
                         net (fo=6, routed)           0.083     0.211    Debouncer/PS[2]
    SLICE_X33Y2          LUT5 (Prop_lut5_I2_O)        0.099     0.310 r  Debouncer/FSM_sequential_PS[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.310    Debouncer/NS[0]
    SLICE_X33Y2          FDRE                                         r  Debouncer/FSM_sequential_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/CSR/csr_mepc_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/PROG_COUNT/PC_COUNT_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.186ns (58.986%)  route 0.129ns (41.014%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         FDRE                         0.000     0.000 r  CPU/CSR/csr_mepc_reg[21]/C
    SLICE_X44Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/CSR/csr_mepc_reg[21]/Q
                         net (fo=2, routed)           0.129     0.270    CPU/State_Machine/Q[21]
    SLICE_X44Y23         LUT5 (Prop_lut5_I4_O)        0.045     0.315 r  CPU/State_Machine/PC_COUNT[21]_i_1/O
                         net (fo=1, routed)           0.000     0.315    CPU/PROG_COUNT/D[21]
    SLICE_X44Y23         FDRE                                         r  CPU/PROG_COUNT/PC_COUNT_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/CSR/csr_mtvec_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/PROG_COUNT/PC_COUNT_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.186ns (57.726%)  route 0.136ns (42.274%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE                         0.000     0.000 r  CPU/CSR/csr_mtvec_reg[27]/C
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/CSR/csr_mtvec_reg[27]/Q
                         net (fo=2, routed)           0.136     0.277    CPU/State_Machine/PC_COUNT_reg[31]_2[27]
    SLICE_X43Y25         LUT5 (Prop_lut5_I2_O)        0.045     0.322 r  CPU/State_Machine/PC_COUNT[27]_i_1/O
                         net (fo=1, routed)           0.000     0.322    CPU/PROG_COUNT/D[27]
    SLICE_X43Y25         FDRE                                         r  CPU/PROG_COUNT/PC_COUNT_reg[27]/D
  -------------------------------------------------------------------    -------------------





