
---------- Begin Simulation Statistics ----------
final_tick                               15691039575345                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 150334                       # Simulator instruction rate (inst/s)
host_mem_usage                               17332144                       # Number of bytes of host memory used
host_op_rate                                   278930                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4791.71                       # Real time elapsed on the host
host_tick_rate                                8302349                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   720357723                       # Number of instructions simulated
sim_ops                                    1336551745                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.039782                       # Number of seconds simulated
sim_ticks                                 39782456721                       # Number of ticks simulated
system.cpu0.Branches                                3                       # Number of branches fetched
system.cpu0.committedInsts                         13                       # Number of instructions committed
system.cpu0.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests           80                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests       481267                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops          502                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests       963389                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops          502                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                  15                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                 10                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   23                       # Number of integer alu accesses
system.cpu0.num_int_insts                          23                       # number of integer instructions
system.cpu0.num_int_register_reads                 39                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                20                       # number of times the integer registers were written
system.cpu0.num_load_insts                          4                       # Number of load instructions
system.cpu0.num_mem_refs                            4                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       19     82.61%     82.61% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::MemRead                       4     17.39%    100.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        23                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                3                       # Number of branches fetched
system.cpu1.committedInsts                         14                       # Number of instructions committed
system.cpu1.committedOps                           26                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests         6239                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests        13290                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  16                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                 10                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   26                       # Number of integer alu accesses
system.cpu1.num_int_insts                          26                       # number of integer instructions
system.cpu1.num_int_register_reads                 48                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                22                       # number of times the integer registers were written
system.cpu1.num_load_insts                          6                       # Number of load instructions
system.cpu1.num_mem_refs                            7                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       19     73.08%     73.08% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::MemRead                       6     23.08%     96.15% # Class of executed instruction
system.cpu1.op_class::MemWrite                      1      3.85%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        26                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                3                       # Number of branches fetched
system.cpu2.committedInsts                         15                       # Number of instructions committed
system.cpu2.committedOps                           29                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests        40844                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          548                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests        82475                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          548                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              32                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        32                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                 19                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   29                       # Number of integer alu accesses
system.cpu2.num_int_insts                          29                       # number of integer instructions
system.cpu2.num_int_register_reads                 54                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                26                       # number of times the integer registers were written
system.cpu2.num_load_insts                          3                       # Number of load instructions
system.cpu2.num_mem_refs                            4                       # number of memory refs
system.cpu2.num_store_insts                         1                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       24     82.76%     82.76% # Class of executed instruction
system.cpu2.op_class::IntMult                       1      3.45%     86.21% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::MemRead                       3     10.34%     96.55% # Class of executed instruction
system.cpu2.op_class::MemWrite                      1      3.45%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        29                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         16                       # Number of instructions committed
system.cpu3.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      1701274                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         2815                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      3319969                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         2815                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    13                       # Number of float alu accesses
system.cpu3.num_fp_insts                           13                       # number of float instructions
system.cpu3.num_fp_register_reads                  23                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   14                       # Number of integer alu accesses
system.cpu3.num_int_insts                          14                       # number of integer instructions
system.cpu3.num_int_register_reads                 31                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu3.num_load_insts                          6                       # Number of load instructions
system.cpu3.num_mem_refs                            7                       # number of memory refs
system.cpu3.num_store_insts                         1                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        9     40.91%     40.91% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  4     18.18%     59.09% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     59.09% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     59.09% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     59.09% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     59.09% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     59.09% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 2      9.09%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      9.09%     77.27% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  4     18.18%     95.45% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 1      4.55%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        22                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      1280303                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        2575514                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       601374                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1280962                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        167204228                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       113565253                       # number of cc regfile writes
system.switch_cpus0.committedInsts          126375292                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            236017702                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.945334                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.945334                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads           852076                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes          649606                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  86353                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      2897217                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        30416522                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            2.762254                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            65928715                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          16266372                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       20356222                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     61433135                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        76209                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     20011387                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    401300702                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     49662343                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      5467766                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    329997634                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents          6421                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents        20781                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       2568582                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles        28653                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        19465                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect      1601516                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect      1295701                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        456235604                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            327643883                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.559809                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        255404669                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              2.742552                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             329379183                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       511270392                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      292699931                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.057828                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.057828                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      1783807      0.53%      0.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    258856746     77.16%     77.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1634820      0.49%     78.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv      4711029      1.40%     79.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd        28319      0.01%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu        26896      0.01%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc        58914      0.02%     79.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     79.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd        56003      0.02%     79.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt       125222      0.04%     79.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv         1450      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     50986049     15.20%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     16464633      4.91%     99.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead       431103      0.13%     99.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite       300415      0.09%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     335465406                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses        1049706                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads      2090048                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses      1007961                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes      1210540                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            5711894                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.017027                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        4823137     84.44%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        699830     12.25%     96.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       177463      3.11%     99.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead         4671      0.08%     99.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite         6793      0.12%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     338343787                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    795540233                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    326635922                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    565391712                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         401300693                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        335465406                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined    165282918                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued      1607129                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined    241860397                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    119380452                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.810053                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.591329                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     36666944     30.71%     30.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     12603446     10.56%     41.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11839107      9.92%     51.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     11609846      9.73%     60.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     11612171      9.73%     70.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     11207203      9.39%     80.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     10492566      8.79%     88.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      7879239      6.60%     95.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      5469930      4.58%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    119380452                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  2.808022                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      3472791                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1966887                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     61433135                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     20011387                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      128713801                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               119466805                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    370                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        205728986                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       210797526                       # number of cc regfile writes
system.switch_cpus1.committedInsts          215655706                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            422488228                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.553970                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.553970                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads             6894                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes            6986                       # number of floating regfile writes
system.switch_cpus1.idleCycles                 222573                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      2449560                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        40320119                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            4.208563                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           146377476                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          39808279                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       14585099                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    115987003                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        10690                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     46369583                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    546417394                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    106569197                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      6774464                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    502783521                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents            31                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents         2719                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       1998752                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles         2761                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents        34669                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      1219926                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      1229634                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        564578884                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            499652098                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.668552                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        377450431                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              4.182351                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             501740923                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       726462383                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      421717745                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.805152                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.805152                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass      1110623      0.22%      0.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    355775329     69.82%     70.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      3014525      0.59%     70.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv        32116      0.01%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    108992752     21.39%     92.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     40618717      7.97%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead         7006      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite         6922      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     509557990                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses          19754                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads        33693                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses        13788                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes        14838                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           15822358                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.031051                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu       10140833     64.09%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       4685536     29.61%     93.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       990163      6.26%     99.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead         2557      0.02%     99.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite         3269      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     524249971                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   1155442653                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    499638310                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    670365554                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         546417394                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        509557990                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    123929138                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued      1293781                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined    158889598                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    119244232                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     4.273230                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.840555                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     25808344     21.64%     21.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      3894772      3.27%     24.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      4987750      4.18%     29.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8011613      6.72%     35.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     11589443      9.72%     45.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     12988358     10.89%     56.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     19100783     16.02%     72.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     17156733     14.39%     86.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     15706436     13.17%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    119244232                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  4.265268                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads     23464869                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     14269532                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    115987003                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     46369583                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      239781173                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               119466805                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                   1127                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        189713929                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       287550108                       # number of cc regfile writes
system.switch_cpus2.committedInsts          250000003                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            466668467                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.477867                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.477867                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads         15251298                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes         8163561                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  49195                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      2104240                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        39268386                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            4.110052                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            80523382                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          11496352                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles        5452740                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     70935882                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        12867                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     12757209                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    516961677                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     69027030                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      5968278                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    491014796                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents           474                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents      3473530                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       1996538                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles      3474074                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents        21412                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       678765                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect      1425475                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        607954381                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            489523222                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.664193                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        403799106                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              4.097567                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             490880562                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       695914537                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      450700731                       # number of integer regfile writes
system.switch_cpus2.ipc                      2.092632                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                2.092632                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass      2165115      0.44%      0.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    387286475     77.93%     78.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult     21867461      4.40%     82.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv        36823      0.01%     82.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd       537263      0.11%     82.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     82.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt           14      0.00%     82.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     82.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     82.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     82.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     82.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     82.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     82.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     82.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu       509387      0.10%     82.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     82.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     82.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc       741837      0.15%     83.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     83.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     83.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     83.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     83.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     83.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd       825783      0.17%     83.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt       472017      0.09%     83.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv       204902      0.04%     83.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult       895981      0.18%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt          559      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     66482424     13.38%     96.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7350909      1.48%     98.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead      3345030      0.67%     99.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      4261095      0.86%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     496983075                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses       13766608                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads     26726011                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses     12759795                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes     14508081                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            7389669                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.014869                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        6342708     85.83%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd          165      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu          3600      0.05%     85.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     85.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     85.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc          699      0.01%     85.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd         2648      0.04%     85.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     85.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     85.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     85.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv        40283      0.55%     86.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     86.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult        41246      0.56%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        175919      2.38%     89.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        27193      0.37%     89.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       309726      4.19%     93.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       445482      6.03%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     488441021                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   1095363528                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    476763427                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    552768160                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         516961677                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        496983075                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     50293181                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued      1316111                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined     71453431                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    119417610                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     4.161724                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.672790                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     19269813     16.14%     16.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      7017162      5.88%     22.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      8958321      7.50%     29.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     13175309     11.03%     40.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     10039460      8.41%     48.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     14401551     12.06%     61.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     20536836     17.20%     78.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     11016531      9.23%     87.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     15002627     12.56%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    119417610                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  4.160010                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      1238085                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2452606                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     70935882                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     12757209                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      160769796                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               119466805                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    202                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads         68809666                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        54080671                       # number of cc regfile writes
system.switch_cpus3.committedInsts          128326664                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            211377248                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.930959                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.930959                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        150934416                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes        77005858                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  43727                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts        11227                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        15741185                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            1.770745                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            47399998                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          13994461                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       20079307                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     33428626                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts          588                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     14019932                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    211706309                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     33405537                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        26825                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    211545222                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents         91720                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents     12144801                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles         11892                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles     12309423                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents          817                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect         1794                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect         9433                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        260817327                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            211516323                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.611796                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        159566985                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              1.770503                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             211529052                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       208147671                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      101585975                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.074162                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.074162                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass         9192      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    118560703     56.04%     56.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult         3748      0.00%     56.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     56.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd      4424092      2.09%     58.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     58.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     58.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     58.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     58.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     58.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     58.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     58.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     58.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     58.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      4864083      2.30%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc      2656674      1.26%     61.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     61.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     61.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     61.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     61.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     61.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     13807938      6.53%     68.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp       376832      0.18%     68.39% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      3194882      1.51%     69.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv      2604028      1.23%     71.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     13246497      6.26%     77.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt       409602      0.19%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12889501      6.09%     83.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      6279133      2.97%     86.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     20527884      9.70%     96.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      7717258      3.65%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     211572047                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses       91199588                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    181790381                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     90567426                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes     90795328                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            2089521                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.009876                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        1204160     57.63%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu         64422      3.08%     60.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     60.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     60.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     60.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     60.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     60.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     60.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     60.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     60.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     60.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd        94677      4.53%     65.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     65.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     65.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     65.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv        18208      0.87%     66.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     66.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult       100078      4.79%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        276958     13.25%     84.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         9330      0.45%     84.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead       320482     15.34%     99.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite         1206      0.06%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     122452788                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    362870157                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    120948897                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    121240850                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         211706300                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        211572047                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined       329061                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued         3845                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined       542947                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    119423078                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.771618                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.772858                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     78217394     65.50%     65.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      3431466      2.87%     68.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      3437803      2.88%     71.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      3603017      3.02%     74.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      5183677      4.34%     78.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      5702018      4.77%     83.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      5621792      4.71%     88.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      6326914      5.30%     93.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      7898997      6.61%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    119423078                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  1.770969                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads       736070                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       702395                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     33428626                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     14019932                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads       86802182                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               119466805                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    226                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.switch_cpus0.data     54608157                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        54608157                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     54608157                       # number of overall hits
system.cpu0.dcache.overall_hits::total       54608157                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            4                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data       978505                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        978509                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            4                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data       978505                       # number of overall misses
system.cpu0.dcache.overall_misses::total       978509                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data   5581576836                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5581576836                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data   5581576836                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5581576836                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     55586662                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     55586666                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     55586662                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     55586666                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.017603                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017603                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.017603                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017603                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data  5704.188365                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  5704.165047                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data  5704.188365                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  5704.165047                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          185                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          185                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       472803                       # number of writebacks
system.cpu0.dcache.writebacks::total           472803                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data       505067                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       505067                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data       505067                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       505067                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data       473438                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       473438                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data       473438                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       473438                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   2949162885                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2949162885                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data   2949162885                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2949162885                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.008517                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.008517                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.008517                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.008517                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data  6229.248360                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  6229.248360                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data  6229.248360                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  6229.248360                       # average overall mshr miss latency
system.cpu0.dcache.replacements                472803                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     42203302                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       42203302                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            4                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data       889410                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       889414                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data   4975415271                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4975415271                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     43092712                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     43092716                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.020639                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.020640                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  5594.062661                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  5594.037502                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data       504920                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       504920                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       384490                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       384490                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   2373373917                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2373373917                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.008922                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008922                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data  6172.784512                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  6172.784512                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     12404855                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      12404855                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        89095                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        89095                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data    606161565                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    606161565                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     12493950                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     12493950                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.007131                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.007131                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  6803.541893                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  6803.541893                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          147                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          147                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        88948                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        88948                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data    575788968                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    575788968                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.007119                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.007119                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  6473.321131                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  6473.321131                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.049497                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           55081600                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           473315                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           116.374085                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     15651257120955                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.174763                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   510.874734                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000341                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.997802                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998144                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          358                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        445166643                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       445166643                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           18                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     40728677                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        40728695                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           18                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     40728677                       # number of overall hits
system.cpu0.icache.overall_hits::total       40728695                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst         9418                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          9420                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst         9418                       # number of overall misses
system.cpu0.icache.overall_misses::total         9420                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst    107188038                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    107188038                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst    107188038                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    107188038                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           20                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     40738095                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     40738115                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           20                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     40738095                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     40738115                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.100000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000231                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000231                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.100000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000231                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000231                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 11381.189000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 11378.772611                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 11381.189000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 11378.772611                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         8337                       # number of writebacks
system.cpu0.icache.writebacks::total             8337                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst          613                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          613                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst          613                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          613                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst         8805                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         8805                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst         8805                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         8805                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     90075834                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     90075834                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     90075834                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     90075834                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000216                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000216                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000216                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000216                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 10230.077683                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 10230.077683                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 10230.077683                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 10230.077683                       # average overall mshr miss latency
system.cpu0.icache.replacements                  8337                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           18                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     40728677                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       40728695                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst         9418                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         9420                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst    107188038                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    107188038                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     40738095                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     40738115                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000231                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000231                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 11381.189000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 11378.772611                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst          613                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          613                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst         8805                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         8805                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     90075834                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     90075834                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000216                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000216                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 10230.077683                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 10230.077683                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          461.145343                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           40737502                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8807                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          4625.582151                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   459.145343                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.896768                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.900674                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          470                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          408                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.917969                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        325913727                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       325913727                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp         393289                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       252353                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       236124                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq          127                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp          127                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq         88833                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp        88833                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq       393289                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        25951                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      1419687                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            1445638                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port      1097216                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     60551552                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total            61648768                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                         7337                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                 469568                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples        489586                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.001189                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.034458                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0              489004     99.88%     99.88% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                 582      0.12%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total          489586                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy       641245779                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           1.6                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy        8814123                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy      472879980                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          1.2                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst         8248                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       462656                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         470904                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst         8248                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       462656                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        470904                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            4                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          557                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data        10655                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total        11218                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            4                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          557                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data        10655                       # number of overall misses
system.cpu0.l2cache.overall_misses::total        11218                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     53641305                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data    885836943                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total    939478248                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     53641305                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data    885836943                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total    939478248                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst         8805                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data       473311                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total       482122                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst         8805                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data       473311                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total       482122                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.063260                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.022512                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.023268                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.063260                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.022512                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.023268                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 96303.958707                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 83138.145753                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 83747.392405                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 96303.958707                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 83138.145753                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 83747.392405                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks         7337                       # number of writebacks
system.cpu0.l2cache.writebacks::total            7337                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          557                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data        10655                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total        11212                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          557                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data        10655                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total        11212                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     53455824                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data    882288828                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total    935744652                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     53455824                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data    882288828                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total    935744652                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.063260                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.022512                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.023256                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.063260                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.022512                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.023256                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 95970.958707                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 82805.145753                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 83459.209062                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 95970.958707                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 82805.145753                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 83459.209062                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                 7337                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       250370                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       250370                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       250370                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       250370                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       230690                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       230690                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       230690                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       230690                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data          127                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total          127                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data          127                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total          127                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        87262                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        87262                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data         1571                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total         1571                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data    167511321                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total    167511321                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data        88833                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        88833                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.017685                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.017685                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 106627.193507                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 106627.193507                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data         1571                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total         1571                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data    166988178                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total    166988178                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.017685                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.017685                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 106294.193507                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 106294.193507                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst         8248                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       375394                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       383642                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          557                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data         9084                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total         9647                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     53641305                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data    718325622                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total    771966927                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst         8805                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data       384478                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total       393289                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.063260                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.023627                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.024529                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 96303.958707                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 79075.916116                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 80021.449881                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          557                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data         9084                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total         9641                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     53455824                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data    715300650                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total    768756474                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.063260                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.023627                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.024514                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 95970.958707                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 78742.916116                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 79738.250596                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        3740.332930                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs            963309                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs           11385                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           84.612121                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks    25.515484                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.119228                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     2.261793                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   235.431328                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  3477.005097                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.006229                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000029                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000552                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.057478                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.848878                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.913167                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4048                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          133                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          738                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         3171                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        15424329                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       15424329                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 15651257129280                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  39782446065                       # Cumulative time (in ticks) in various power states
system.cpu0.thread30764.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread30764.numOps                      0                       # Number of Ops committed
system.cpu0.thread30764.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            2                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    115176999                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       115177001                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            3                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    131320100                       # number of overall hits
system.cpu1.dcache.overall_hits::total      131320103                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data          524                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           527                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            4                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data          593                       # number of overall misses
system.cpu1.dcache.overall_misses::total          597                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data     53318961                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     53318961                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data     53318961                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     53318961                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    115177523                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    115177528                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            7                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    131320693                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    131320700                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.600000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.000005                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.571429                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.000005                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 101753.742366                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 101174.499051                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 89913.930860                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 89311.492462                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          186                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          186                       # average number of cycles each access was blocked
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data          280                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          280                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data          280                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          280                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data          244                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          244                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data          296                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          296                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data     26796510                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     26796510                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data     32070564                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     32070564                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.000002                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.000002                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 109821.762295                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 109821.762295                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 108346.500000                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 108346.500000                       # average overall mshr miss latency
system.cpu1.dcache.replacements                     0                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     78366342                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       78366343                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data          422                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          425                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data     43228728                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     43228728                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     78366764                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     78366768                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.750000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.000005                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 102437.744076                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 101714.654118                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data          279                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          279                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data          143                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          143                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data     17230086                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     17230086                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 120490.111888                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 120490.111888                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            1                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     36810657                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      36810658                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data          102                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          102                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data     10090233                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     10090233                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     36810759                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     36810760                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000003                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000003                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 98923.852941                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 98923.852941                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data            1                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data          101                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          101                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data      9566424                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      9566424                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 94717.069307                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 94717.069307                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data            1                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data     16143101                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total     16143102                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data           69                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           70                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data     16143170                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total     16143172                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.000004                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.000004                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data           52                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           52                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data      5274054                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      5274054                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.000003                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 101424.115385                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 101424.115385                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          282.863838                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          131320403                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              300                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs         437734.676667                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     15651257122287                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     3.999999                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   278.863838                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.007812                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.544656                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.552468                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          300                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          300                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.585938                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1050565900                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1050565900                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           14                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     45079764                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        45079778                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           14                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     45079764                       # number of overall hits
system.cpu1.icache.overall_hits::total       45079778                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            4                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst         7738                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          7742                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            4                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst         7738                       # number of overall misses
system.cpu1.icache.overall_misses::total         7742                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst    197949519                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    197949519                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst    197949519                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    197949519                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           18                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     45087502                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     45087520                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           18                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     45087502                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     45087520                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.222222                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000172                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000172                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.222222                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000172                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000172                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 25581.483458                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 25568.266469                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 25581.483458                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 25568.266469                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         6239                       # number of writebacks
system.cpu1.icache.writebacks::total             6239                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst          991                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          991                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst          991                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          991                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst         6747                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         6747                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst         6747                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         6747                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    145329192                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    145329192                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    145329192                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    145329192                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000150                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000150                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000150                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000150                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 21539.823922                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21539.823922                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 21539.823922                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 21539.823922                       # average overall mshr miss latency
system.cpu1.icache.replacements                  6239                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           14                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     45079764                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       45079778                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            4                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst         7738                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         7742                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst    197949519                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    197949519                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     45087502                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     45087520                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000172                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000172                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 25581.483458                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 25568.266469                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst          991                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          991                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst         6747                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         6747                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    145329192                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    145329192                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000150                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000150                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 21539.823922                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21539.823922                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          466.738271                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           45086529                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             6751                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          6678.496371                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     0.548806                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   466.189465                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.001072                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.910526                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.911598                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          507                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        360706911                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       360706911                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp           6950                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean         6239                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq           101                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp          101                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq         6950                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        19741                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port          600                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total              20341                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port       831360                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port        19200                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total              850560                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                            0                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                      0                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples          7051                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000425                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.020624                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0                7048     99.96%     99.96% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                   3      0.04%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total            7051                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy         8578080                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy        6740253                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy         295704                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst         5369                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data            2                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total           5371                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst         5369                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data            2                       # number of overall hits
system.cpu1.l2cache.overall_hits::total          5371                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            4                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            4                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst         1378                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data          294                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total         1680                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            4                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            4                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst         1378                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data          294                       # number of overall misses
system.cpu1.l2cache.overall_misses::total         1680                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst    120546999                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data     31859109                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total    152406108                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst    120546999                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data     31859109                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total    152406108                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            4                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            4                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst         6747                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data          296                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total         7051                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            4                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            4                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst         6747                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data          296                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total         7051                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.204239                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.993243                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.238264                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.204239                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.993243                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.238264                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 87479.679971                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 108364.316327                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 90717.921429                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 87479.679971                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 108364.316327                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 90717.921429                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst         1378                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data          294                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total         1672                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst         1378                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data          294                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total         1672                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst    120088125                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data     31761207                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total    151849332                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst    120088125                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data     31761207                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total    151849332                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.204239                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.993243                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.237129                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.204239                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.993243                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.237129                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 87146.679971                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 108031.316327                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 90818.978469                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 87146.679971                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 108031.316327                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 90818.978469                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                    0                       # number of replacements
system.cpu1.l2cache.WritebackClean_hits::.writebacks         6236                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total         6236                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks         6236                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total         6236                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data          101                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total          101                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data      9499158                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total      9499158                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data          101                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total          101                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 94051.069307                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 94051.069307                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data          101                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total          101                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data      9465525                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total      9465525                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 93718.069307                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 93718.069307                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst         5369                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data            2                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total         5371                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            4                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            4                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst         1378                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data          193                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total         1579                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    120546999                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data     22359951                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total    142906950                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst         6747                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data          195                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total         6950                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.204239                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.989744                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.227194                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 87479.679971                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 115854.668394                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 90504.718176                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         1378                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data          193                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total         1571                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    120088125                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data     22295682                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total    142383807                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.204239                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.989744                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.226043                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 87146.679971                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 115521.668394                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 90632.595162                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        1445.543130                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs             13287                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs            1680                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            7.908929                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     3.999999                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     3.999999                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst  1160.539253                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data   277.003879                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000977                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000977                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.283335                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.067628                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.352916                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         1680                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4         1680                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.410156                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses          214272                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses         214272                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 15651257129280                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  39782446065                       # Cumulative time (in ticks) in various power states
system.cpu1.thread30764.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread30764.numOps                      0                       # Number of Ops committed
system.cpu1.thread30764.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.switch_cpus2.data     79038655                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        79038655                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     79038661                       # number of overall hits
system.cpu2.dcache.overall_hits::total       79038661                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data        57762                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         57766                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            4                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data        57762                       # number of overall misses
system.cpu2.dcache.overall_misses::total        57766                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data   6017645331                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6017645331                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data   6017645331                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6017645331                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     79096417                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     79096421                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     79096423                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     79096427                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.000730                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.000730                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.000730                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.000730                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 104180.002960                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 104172.789028                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 104180.002960                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 104172.789028                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks        40842                       # number of writebacks
system.cpu2.dcache.writebacks::total            40842                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data        16410                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        16410                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data        16410                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        16410                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data        41352                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        41352                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data        41352                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        41352                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data   4278406311                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4278406311                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data   4278406311                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4278406311                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.000523                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000523                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.000523                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000523                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 103463.104832                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 103463.104832                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 103463.104832                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 103463.104832                       # average overall mshr miss latency
system.cpu2.dcache.replacements                 40842                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     68047758                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       68047758                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data        24542                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        24545                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data   2586957786                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2586957786                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     68072300                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     68072303                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data            1                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.000361                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.000361                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 105409.411865                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 105396.528254                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data        16409                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        16409                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data         8133                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         8133                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data    858832308                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    858832308                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 105598.464035                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 105598.464035                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     10990897                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      10990897                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        33220                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        33221                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   3430687545                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   3430687545                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     11024117                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     11024118                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data            1                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.003013                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.003013                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 103271.750301                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 103268.641672                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        33219                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        33219                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   3419574003                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   3419574003                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.003013                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.003013                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 102940.305337                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 102940.305337                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data            6                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            6                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          509.360343                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           79080017                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            41354                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs          1912.270083                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     15651257119290                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.679124                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   508.681219                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.001326                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.993518                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.994844                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          371                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           69                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           61                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        632812770                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       632812770                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           15                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     47776724                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        47776739                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           15                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     47776724                       # number of overall hits
system.cpu2.icache.overall_hits::total       47776739                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          360                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           363                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          360                       # number of overall misses
system.cpu2.icache.overall_misses::total          363                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     35394570                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     35394570                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     35394570                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     35394570                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           18                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     47777084                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     47777102                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           18                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     47777084                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     47777102                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.166667                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000008                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.166667                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000008                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 98318.250000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 97505.702479                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 98318.250000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 97505.702479                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           86                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           86                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           86                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           86                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          274                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          274                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          274                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          274                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     27962010                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     27962010                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     27962010                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     27962010                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 102051.131387                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 102051.131387                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 102051.131387                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 102051.131387                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           15                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     47776724                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       47776739                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          360                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          363                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     35394570                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     35394570                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     47777084                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     47777102                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 98318.250000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 97505.702479                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           86                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           86                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          274                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          274                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     27962010                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     27962010                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 102051.131387                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 102051.131387                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          275.976237                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           47777016                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              277                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         172480.202166                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     3.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   272.976237                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.005859                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.533157                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.539016                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          277                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          277                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.541016                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        382217093                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       382217093                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp           8413                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty        62093                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean        14503                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq            2                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp            2                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         33218                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        33218                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq         8413                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          554                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port       123554                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total             124108                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        17728                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      5260544                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total             5278272                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                        35754                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                2288256                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples         77387                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.007107                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.084004                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0               76837     99.29%     99.29% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 550      0.71%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total           77387                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy        54662616                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           0.1                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         273726                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy       41309316                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          0.1                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data         1985                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total           1985                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data         1985                       # number of overall hits
system.cpu2.l2cache.overall_hits::total          1985                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          274                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data        39365                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total        39646                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            4                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          274                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data        39365                       # number of overall misses
system.cpu2.l2cache.overall_misses::total        39646                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     27779526                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data   4240275813                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total   4268055339                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     27779526                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data   4240275813                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total   4268055339                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          274                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data        41350                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total        41631                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          274                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data        41350                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total        41631                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.951995                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.952319                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.951995                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.952319                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 101385.131387                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 107716.901130                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 107654.122459                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 101385.131387                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 107716.901130                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 107654.122459                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks        35754                       # number of writebacks
system.cpu2.l2cache.writebacks::total           35754                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          274                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data        39365                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total        39639                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          274                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data        39365                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total        39639                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     27688284                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data   4227167268                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total   4254855552                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     27688284                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data   4227167268                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total   4254855552                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.951995                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.952151                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.951995                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.952151                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 101052.131387                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 107383.901130                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 107340.133505                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 101052.131387                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 107383.901130                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 107340.133505                       # average overall mshr miss latency
system.cpu2.l2cache.replacements                35754                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks        32960                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total        32960                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks        32960                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total        32960                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks         7880                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total         7880                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks         7880                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total         7880                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data            2                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total            2                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data          713                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total          713                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data        32504                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        32505                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   3391584687                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   3391584687                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        33217                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        33218                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.978535                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.978536                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 104343.609617                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 104340.399539                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data        32504                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        32504                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   3380760855                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   3380760855                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.978535                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.978506                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 104010.609617                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 104010.609617                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data         1272                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total         1272                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          274                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data         6861                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total         7141                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     27779526                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data    848691126                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total    876470652                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          274                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data         8133                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total         8413                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.843600                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.848805                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 101385.131387                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 123697.875820                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 122737.803109                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          274                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data         6861                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total         7135                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     27688284                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data    846406413                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total    874094697                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.843600                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.848092                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 101052.131387                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 123364.875820                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 122508.016398                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        3916.545894                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs             82473                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs           39850                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            2.069586                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks    21.327142                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.289844                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.700924                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst    25.722404                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  3868.505579                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.005207                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000071                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000171                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.006280                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.944459                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.956188                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          422                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3         3638                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4           28                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses         1359418                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses        1359418                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 15651257129280                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  39782446065                       # Cumulative time (in ticks) in various power states
system.cpu2.thread30764.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread30764.numOps                      0                       # Number of Ops committed
system.cpu2.thread30764.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            1                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     39850863                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        39850864                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            1                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     40618094                       # number of overall hits
system.cpu3.dcache.overall_hits::total       40618095                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      3078062                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3078068                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            6                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      4358965                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4358971                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 126459566846                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 126459566846                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 126459566846                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 126459566846                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            7                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     42928925                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     42928932                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            7                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     44977059                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     44977066                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.857143                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.071701                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.071701                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.857143                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.096915                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.096915                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 41084.151926                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 41084.071842                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 29011.374683                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 29011.334750                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          638                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    91.142857                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1617834                       # number of writebacks
system.cpu3.dcache.writebacks::total          1617834                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      1761893                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1761893                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      1761893                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1761893                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1316169                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1316169                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      1693331                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1693331                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  50544752984                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  50544752984                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  83624570720                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  83624570720                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.030659                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.030659                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.037649                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.037649                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 38402.935325                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 38402.935325                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 49384.657058                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 49384.657058                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1617834                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            1                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     26317839                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       26317840                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            5                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      2624850                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2624855                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 108480620124                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 108480620124                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     28942689                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     28942695                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.833333                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.090691                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.090691                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 41328.312141                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 41328.233416                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      1686875                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1686875                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       937975                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       937975                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  35328229407                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  35328229407                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.032408                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.032408                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 37664.361424                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 37664.361424                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     13533024                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      13533024                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       453212                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       453213                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  17978946722                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  17978946722                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     13986236                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     13986237                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data            1                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.032404                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.032404                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 39670.058873                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 39669.971342                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data        75018                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        75018                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       378194                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       378194                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  15216523577                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  15216523577                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.027040                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.027040                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 40234.703821                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 40234.703821                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data       767231                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       767231                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data      1280903                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total      1280903                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data      2048134                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total      2048134                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.625400                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.625400                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data       377162                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total       377162                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data  33079817736                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total  33079817736                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.184149                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.184149                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 87707.186132                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 87707.186132                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.909067                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           42344620                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1618346                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            26.165369                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     15651257119623                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.007564                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.901502                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000015                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999808                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999822                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          338                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          169                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        361434874                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       361434874                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           21                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     16142418                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16142439                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           21                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     16142418                       # number of overall hits
system.cpu3.icache.overall_hits::total       16142439                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          404                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           407                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          404                       # number of overall misses
system.cpu3.icache.overall_misses::total          407                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     40017609                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     40017609                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     40017609                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     40017609                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           24                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     16142822                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16142846                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           24                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     16142822                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16142846                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.125000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000025                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000025                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.125000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000025                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000025                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 99053.487624                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 98323.363636                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 99053.487624                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 98323.363636                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu3.icache.writebacks::total                1                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           59                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           59                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           59                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           59                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          345                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          345                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          345                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          345                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     35319312                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     35319312                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     35319312                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     35319312                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000021                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000021                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000021                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000021                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 102374.817391                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 102374.817391                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 102374.817391                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 102374.817391                       # average overall mshr miss latency
system.cpu3.icache.replacements                     1                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           21                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     16142418                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16142439                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          404                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          407                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     40017609                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     40017609                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     16142822                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16142846                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.125000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000025                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000025                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 99053.487624                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 98323.363636                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           59                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           59                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          345                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          345                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     35319312                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     35319312                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 102374.817391                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 102374.817391                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          214.313590                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           16142787                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              348                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         46387.318966                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   211.313590                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.005859                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.412722                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.418581                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          347                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          346                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.677734                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        129143116                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       129143116                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        1315490                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty      1504616                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      1354220                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq        83439                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp        83439                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        303205                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       303204                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      1315490                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          697                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      5021405                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            5022102                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        22336                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    207115520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           207137856                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                      1241001                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic               79424064                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       2943135                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.000957                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.030923                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             2940318     99.90%     99.90% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                2817      0.10%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         2943135                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      2183024790                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           5.5                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         344655                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     1644506847                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          4.1                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst            1                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       376058                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         376059                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst            1                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       376058                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        376059                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          344                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data      1242283                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total      1242636                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            6                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          344                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data      1242283                       # number of overall misses
system.cpu3.l2cache.overall_misses::total      1242636                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     35078220                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  80384467734                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  80419545954                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     35078220                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  80384467734                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  80419545954                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          345                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      1618341                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      1618695                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          345                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      1618341                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      1618695                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.997101                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.767627                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.767678                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.997101                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.767627                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.767678                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 101971.569767                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 64707.049629                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 64716.896946                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 101971.569767                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 64707.049629                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 64716.896946                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks      1241001                       # number of writebacks
system.cpu3.l2cache.writebacks::total         1241001                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          344                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data      1242283                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total      1242627                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          344                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data      1242283                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total      1242627                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     34963668                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  79970787828                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  80005751496                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     34963668                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  79970787828                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  80005751496                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.997101                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.767627                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.767672                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.997101                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.767627                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.767672                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 101638.569767                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 64374.049897                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 64384.365941                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 101638.569767                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 64374.049897                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 64384.365941                       # average overall mshr miss latency
system.cpu3.l2cache.replacements              1241001                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       794665                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       794665                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       794665                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       794665                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       823168                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       823168                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       823168                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       823168                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data        83438                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total        83438                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus3.data            1                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data        83439                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total        83439                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.000012                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.000012                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus3.data            1                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        17982                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total        17982                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.000012                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        17982                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        22563                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        22563                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data       280641                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total       280642                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data  14368382235                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  14368382235                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       303204                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       303205                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.925585                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.925585                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 51198.442975                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 51198.260542                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data       280641                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total       280641                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  14274929115                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  14274929115                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.925585                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.925582                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 50865.444162                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 50865.444162                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst            1                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data       353495                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       353496                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            5                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          344                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data       961642                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       961994                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     35078220                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  66016085499                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  66051163719                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          345                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      1315137                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      1315490                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.997101                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.731211                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.731282                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 101971.569767                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 68649.336758                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 68660.681583                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          344                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       961642                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       961986                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     34963668                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  65695858713                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  65730822381                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.997101                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.731211                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.731276                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 101638.569767                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 68316.336758                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 68328.252574                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        4085.176521                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           3319965                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs         1245097                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            2.666431                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     8.802076                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.005629                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.033445                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst     1.588613                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  4074.746757                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.002149                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000001                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000008                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.000388                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.994811                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.997358                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          338                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1         2562                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1196                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        54364569                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       54364569                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 15651257129280                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  39782446065                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp              980361                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       1032270                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        539214                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            310169                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             314819                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            314818                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         980361                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port        29271                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port         3360                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       114498                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      3723513                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 3870642                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      1155392                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       107520                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      4790528                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port    158776000                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                164829440                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            601372                       # Total snoops (count)
system.l3bus.snoopTraffic                    18636992                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            1896586                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  1896586    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              1896586                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           1283983357                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                3.2                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             7484456                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy             1117536                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            26465310                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy           827592237                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               2.1                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst           18                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data         3212                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data          178                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data       612182                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              615590                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst           18                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data         3212                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data          178                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data       612182                       # number of overall hits
system.l3cache.overall_hits::total             615590                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          539                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data         7443                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst         1378                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data          294                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          274                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        39187                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          344                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       630101                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            679590                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            4                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            4                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            4                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            4                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            6                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          539                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data         7443                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst         1378                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data          294                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          274                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        39187                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          344                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       630101                       # number of overall misses
system.l3cache.overall_misses::total           679590                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     50974308                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data    794617920                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst    114553998                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data     30579057                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     26593047                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data   4066848743                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     33586713                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data  66407035804                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  71524789590                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     50974308                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data    794617920                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst    114553998                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data     30579057                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     26593047                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data   4066848743                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     33586713                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data  66407035804                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  71524789590                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          557                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data        10655                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst         1378                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data          294                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          274                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data        39365                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          344                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data      1242283                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1295180                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          557                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data        10655                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst         1378                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data          294                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          274                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data        39365                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          344                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data      1242283                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1295180                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.967684                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.698545                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.995478                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.507212                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.524707                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.967684                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.698545                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.995478                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.507212                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.524707                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst        94572                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 106760.435308                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 83130.622642                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 104010.397959                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 97054.916058                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 103780.558425                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 97635.793605                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 105391.097307                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 105246.971836                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst        94572                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 106760.435308                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 83130.622642                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 104010.397959                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 97054.916058                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 103780.558425                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 97635.793605                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 105391.097307                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 105246.971836                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         291203                       # number of writebacks
system.l3cache.writebacks::total               291203                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          539                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data         7443                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst         1378                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data          294                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          274                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        39187                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          344                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       630101                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       679560                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          539                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data         7443                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst         1378                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data          294                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          274                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        39187                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          344                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       630101                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       679560                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     47384568                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data    745047540                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst    105376518                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data     28621017                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     24768207                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data   3805863323                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     31295673                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data  62210569804                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  66998926650                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     47384568                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data    745047540                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst    105376518                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data     28621017                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     24768207                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data   3805863323                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     31295673                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data  62210569804                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  66998926650                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.967684                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.698545                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.995478                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.507212                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.524684                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.967684                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.698545                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.995478                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.507212                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.524684                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst        87912                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 100100.435308                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 76470.622642                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 97350.397959                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 90394.916058                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 97120.558425                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 90975.793605                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 98731.107876                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 98591.627892                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst        87912                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 100100.435308                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 76470.622642                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 97350.397959                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 90394.916058                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 97120.558425                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 90975.793605                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 98731.107876                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 98591.627892                       # average overall mshr miss latency
system.l3cache.replacements                    601372                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       741067                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       741067                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       741067                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       741067                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       539214                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       539214                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       539214                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       539214                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus3.data            1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data           20                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data           87                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data       152437                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           152544                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data         1551                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data          101                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        32417                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data       128204                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         162275                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data    160402437                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data      9058599                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   3249249494                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data  11019492139                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  14438202669                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data         1571                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data          101                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data        32504                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data       280641                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       314819                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.987269                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.997323                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.456826                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.515455                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 103418.721470                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 89689.099010                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 100232.886880                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 85952.795069                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 88973.672279                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data         1551                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data          101                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        32417                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data       128204                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       162273                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data    150072777                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data      8385939                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   3033352274                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  10165660159                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  13357471149                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.987269                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.997323                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.456826                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.515449                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 96758.721470                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 83029.099010                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 93572.886880                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 79292.847017                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 82314.809913                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst           18                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data         3192                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data           91                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data       459745                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       463046                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          539                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data         5892                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst         1378                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data          193                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          274                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data         6770                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          344                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data       501897                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       517315                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     50974308                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data    634215483                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    114553998                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data     21520458                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     26593047                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data    817599249                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     33586713                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data  55387543665                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  57086586921                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          557                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data         9084                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst         1378                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data          193                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          274                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data         6861                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          344                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data       961642                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       980361                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.967684                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.648613                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.986737                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.521917                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.527678                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst        94572                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 107640.102342                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 83130.622642                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 111504.963731                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 97054.916058                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 120767.983604                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 97635.793605                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 110356.395167                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 110351.694656                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          539                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data         5892                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         1378                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data          193                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          274                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data         6770                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          344                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       501897                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       517287                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     47384568                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data    594974763                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    105376518                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data     20235078                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     24768207                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data    772511049                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     31295673                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  52044909645                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  53641455501                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.967684                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.648613                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.986737                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.521917                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.527650                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst        87912                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 100980.102342                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 76470.622642                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 104844.963731                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 90394.916058                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 114107.983604                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 90975.793605                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 103696.395167                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 103697.667834                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            61133.475260                       # Cycle average of tags in use
system.l3cache.tags.total_refs                1895872                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              1280230                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.480884                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         15651318975039                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 61133.475260                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.932823                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.932823                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        63267                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          338                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         2717                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        18873                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        41248                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4           91                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.965378                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             42487622                       # Number of tag accesses
system.l3cache.tags.data_accesses            42487622                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    291203.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       539.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples      7441.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples      1378.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples       294.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       274.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     39187.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       344.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    630097.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000687492836                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        17986                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        17986                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1478150                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             275268                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      679560                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     291203                       # Number of write requests accepted
system.mem_ctrls.readBursts                    679560                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   291203                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      54.70                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                679560                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               291203                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  301570                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  148455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  108239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   63727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   44651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  13672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  16169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  17589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  18355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  18834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  19260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  19812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  20382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  21078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  21665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  21635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  21705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  21305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  20004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                   1252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                    494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        17986                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.781608                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    447.198021                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        17982     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-60415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17986                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17986                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.187312                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.166559                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.932469                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            16912     94.03%     94.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               71      0.39%     94.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              456      2.54%     96.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              275      1.53%     98.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              133      0.74%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               48      0.27%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               36      0.20%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               22      0.12%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                7      0.04%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.02%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                6      0.03%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.02%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                3      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                3      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::47                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17986                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                43491840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             18636992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1093.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    468.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   39782341836                       # Total gap between requests
system.mem_ctrls.avgGap                      40980.49                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        34496                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data       476224                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        88192                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data        18816                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        17536                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      2507968                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        22016                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data     40326208                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     18633280                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 867115.880799552775                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 11970703.653115903959                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 2216856.556107205339                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 472972.298617937893                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 440797.312317397911                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 63042059.407963030040                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 553409.764369287877                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 1013668117.150567293167                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 468379319.323535799980                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          539                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data         7443                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst         1378                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data          294                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          274                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        39187                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          344                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       630101                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       291203                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     27176223                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data    465799422                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     53743378                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data     17600298                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     14499427                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   2336733778                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     18397615                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data  38584905121                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2124918395037                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     50419.71                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     62582.21                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     39001.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     59864.96                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     52917.62                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     59630.33                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     53481.44                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     61236.06                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   7297034.70                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses                0                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                  0                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                      0                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            0                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        34496                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data       476352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        88192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data        18816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        17536                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      2507968                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        22016                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data     40326464                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      43493760                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        34496                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        88192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        17536                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        22016                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       163008                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     18636992                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     18636992                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          539                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data         7443                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst         1378                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data          294                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          274                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        39187                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          344                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       630101                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         679590                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       291203                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        291203                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         3217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         6435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         6435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         6435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         4826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         6435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         4826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         9652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       867116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data     11973921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst      2216857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data       472972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       440797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data     63042059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       553410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data   1013674552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1093289947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         3217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         6435                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         4826                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         4826                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       867116                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst      2216857                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       440797                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       553410                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      4097485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    468472627                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       468472627                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    468472627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         3217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         6435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         6435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         6435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         4826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         6435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         4826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         9652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       867116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data     11973921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst      2216857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data       472972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       440797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data     63042059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       553410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data   1013674552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1561762574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               679554                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              291145                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        20497                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        22017                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        20997                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        20967                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        21472                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        22022                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        21458                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        22205                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        20965                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        22670                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        21152                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        20851                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        21567                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        21760                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        21634                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        21674                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        20299                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        21720                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        21521                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        20864                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        21776                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        20977                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        20738                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        21843                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        20463                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        21079                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        20701                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        20713                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        21116                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        21578                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        20122                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        20136                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         8386                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8844                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         8739                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         8605                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         9202                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         9452                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         9515                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         9823                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         9268                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         9916                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         9282                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         9568                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         9383                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         9579                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         9219                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         9503                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         8705                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         9310                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         9178                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         8902                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         9221                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         9253                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         8809                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         9298                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         9026                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         8879                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         8974                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         8691                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         8789                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         9103                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         8380                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         8343                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             29632096694                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            2264273928                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        41518855262                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                43605.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           61097.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              496837                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              89244                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.11                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           30.65                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       384611                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   161.520165                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   101.091397                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   226.777983                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       263475     68.50%     68.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        62816     16.33%     84.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        16814      4.37%     89.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         8023      2.09%     91.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         6013      1.56%     92.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         5143      1.34%     94.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         4752      1.24%     95.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         5014      1.30%     96.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12561      3.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       384611                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              43491456                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           18633280                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1093.232032                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              468.379319                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    8.13                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               60.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1199528156.736001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    1594728281.428803                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   2858419406.707211                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  1094267317.919948                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 14182110769.643570                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 29403818454.126865                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 3377169295.718427                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  53710041682.281799                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1350.093637                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4865820466                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3582950000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  31333675599                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             517315                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       291203                       # Transaction distribution
system.membus.trans_dist::CleanEvict           310169                       # Transaction distribution
system.membus.trans_dist::ReadExReq            162275                       # Transaction distribution
system.membus.trans_dist::ReadExResp           162274                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         517315                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      1960551                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      1960551                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1960551                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     62130688                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     62130688                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                62130688                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            679590                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  679590    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              679590                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           814432768                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1235700836                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.1                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       49306707                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     34593360                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      2713431                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     22460935                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       22080433                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    98.305939                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        6512465                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect          230                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups        30684                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits        24098                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses         6586                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted          113                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts    165282951                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts      2551860                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     96887568                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     2.435996                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.737533                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     25462663     26.28%     26.28% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     29645993     30.60%     56.88% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      8386833      8.66%     65.54% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      9754821     10.07%     75.60% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      4280977      4.42%     80.02% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      2319635      2.39%     82.42% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      1714217      1.77%     84.19% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      1253237      1.29%     85.48% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     14069192     14.52%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     96887568                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    126375292                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     236017702                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           47068793                       # Number of memory references committed
system.switch_cpus0.commit.loads             34577316                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          22693808                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating            951912                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          234057386                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      3372079                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass      1662209      0.70%      0.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    180795198     76.60%     77.31% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult      1607786      0.68%     77.99% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv      4625490      1.96%     79.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd        19902      0.01%     79.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu        21208      0.01%     79.97% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     79.97% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     79.97% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc        53392      0.02%     79.99% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     79.99% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.99% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     79.99% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.99% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     79.99% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     79.99% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd        50576      0.02%     80.01% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.01% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.01% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt       112521      0.05%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv          627      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     34181672     14.48%     94.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     12199913      5.17%     99.71% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead       395644      0.17%     99.88% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite       291564      0.12%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    236017702                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     14069192                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        11218064                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     44228709                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         47632389                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     13732703                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles       2568582                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     20077478                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred       169339                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     444337729                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts       958950                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           49663057                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           16268877                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                66352                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                 3471                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      2399347                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             267106990                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           49306707                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     28616996                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            114250935                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        5460308                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles           13                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         40738095                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes         4864                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    119380452                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     4.102935                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.400773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        36582177     30.64%     30.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         6216924      5.21%     35.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         4727396      3.96%     39.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         7532707      6.31%     46.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         5517275      4.62%     50.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         8065224      6.76%     57.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         5844816      4.90%     62.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         5075218      4.25%     66.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        39818715     33.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    119380452                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.412723                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.235826                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           40738100                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   42                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            6549493                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       26855808                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses        33225                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        19465                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       7519910                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads        19737                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  39782456721                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles       2568582                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        17067328                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       22511567                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         55032579                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     22200391                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     428727197                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       180163                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      17380622                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       1221483                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       1402167                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.fullRegistersEvents            7                       # Number of times there has been no free registers
system.switch_cpus0.rename.renamedOperands    542689240                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1113911818                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       696586099                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups           975658                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    302885602                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps       239803511                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         51523514                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               484119029                       # The number of ROB reads
system.switch_cpus0.rob.writes              825288151                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        126375292                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          236017702                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       52968718                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     46725683                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      1982092                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     30409122                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       30346871                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.795288                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed          91832                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups        21171                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits        17528                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses         3643                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted           80                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts    123929150                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts      1969378                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    102663859                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     4.115258                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.239119                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     19551849     19.04%     19.04% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     15857962     15.45%     34.49% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      5735162      5.59%     40.08% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     10579841     10.31%     50.38% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      3206258      3.12%     53.51% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      5872516      5.72%     59.23% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      4669387      4.55%     63.77% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      4310587      4.20%     67.97% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     32880297     32.03%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    102663859                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    215655706                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     422488228                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs          122647915                       # Number of memory references committed
system.switch_cpus1.commit.loads             85837176                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          37010897                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating             13382                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          420035765                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls        65209                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass       927850      0.22%      0.22% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    295892016     70.04%     70.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult      2988415      0.71%     70.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv        32032      0.01%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     85830500     20.32%     91.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     36804033      8.71%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead         6676      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite         6706      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    422488228                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     32880297                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         8722708                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     22961877                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         77664048                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      7896842                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       1998752                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     28987809                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred        12998                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     579998592                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts        54910                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses          106569331                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           39808299                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                   28                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                    3                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      1881013                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             310076066                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           52968718                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     30456231                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            115351753                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        4022932                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         45087502                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes         2932                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    119244232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     5.097208                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.124860                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        17876943     14.99%     14.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         8792759      7.37%     22.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         3916033      3.28%     25.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3        10519922      8.82%     34.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         5591052      4.69%     39.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         7537528      6.32%     45.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         6211151      5.21%     50.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         8081389      6.78%     57.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        50717455     42.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    119244232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.443376                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.595500                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           45087502                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   31                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads           12059366                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       30149818                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses         2606                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation        34669                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       9558839                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  39782456721                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       1998752                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        12497893                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       14574584                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         81580304                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles      8592692                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     567839205                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        12638                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1233760                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       5951863                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         25286                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    718487709                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1375622740                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       843707239                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups             7198                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    531463310                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       187024347                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         26934593                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               616200940                       # The number of ROB reads
system.switch_cpus1.rob.writes             1109450129                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        215655706                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          422488228                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       47690274                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     41795132                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      2079318                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     33088061                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       33051333                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.888999                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed         560462                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect           40                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups       206154                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits       164040                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses        42114                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted          140                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts     50293379                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts      1975735                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    111992497                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     4.166962                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.185158                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     20133043     17.98%     17.98% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     10779222      9.62%     27.60% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2     15312106     13.67%     41.27% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      6995843      6.25%     47.52% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4     11800437     10.54%     58.06% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      4467059      3.99%     62.05% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      2233661      1.99%     64.04% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7       830513      0.74%     64.78% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     39440613     35.22%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    111992497                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    250000003                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     466668467                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           75419108                       # Number of memory references committed
system.switch_cpus2.commit.loads             64394991                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          37970974                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating          12092551                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          459053309                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls       383862                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass      2017207      0.43%      0.43% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    363334694     77.86%     78.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult     21856627      4.68%     82.97% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv        36820      0.01%     82.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd       479919      0.10%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu       461866      0.10%     83.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     83.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     83.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc       707760      0.15%     83.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     83.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     83.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     83.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     83.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd       818104      0.18%     83.51% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.51% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.51% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt       445703      0.10%     83.61% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv       204789      0.04%     83.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult       885311      0.19%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt          559      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     61351529     13.15%     96.99% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      7077427      1.52%     98.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead      3043462      0.65%     99.15% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite      3946690      0.85%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    466668467                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     39440613                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         7204180                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     20672567                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         82482347                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      7061971                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles       1996538                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     31680480                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred       106976                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     553356320                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts       675399                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           69027031                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           11496352                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                  150                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                  509                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles      1460655                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             310777589                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           47690274                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     33775835                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            115856808                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        4200248                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles           21                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         47777084                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          150                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    119417610                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     4.826819                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.065201                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        18215735     15.25%     15.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         1983166      1.66%     16.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2        19012653     15.92%     32.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         2143627      1.80%     34.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4        14931108     12.50%     47.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         7644219      6.40%     53.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         1904729      1.60%     55.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         8065044      6.75%     61.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        45517329     38.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    119417610                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.399193                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.601372                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           47777087                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   17                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads             954717                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        6540887                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses         1313                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation        21412                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       1733092                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  39782456721                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles       1996538                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        10618893                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles        9128325                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         85459272                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     12214573                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     539450773                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       223023                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       2427757                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents        704312                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       6992662                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    818814552                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1182612437                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       774447713                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups         16231414                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    712079724                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps       106734761                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         19333082                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               589513730                       # The number of ROB reads
system.switch_cpus2.rob.writes             1041368106                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        250000003                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          466668467                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       15774469                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     11040614                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect        11306                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      6152212                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        6151839                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.993937                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        1180272                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups      1480345                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits      1479703                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses          642                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted           49                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts       329398                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts        11201                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    119375528                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     1.770692                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.095639                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     82377175     69.01%     69.01% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1      6329334      5.30%     74.31% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      2279044      1.91%     76.22% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      2763298      2.31%     78.53% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      1992205      1.67%     80.20% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5       882313      0.74%     80.94% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6       418250      0.35%     81.29% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      1361225      1.14%     82.43% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     20972684     17.57%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    119375528                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    128326664                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     211377248                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           47334865                       # Number of memory references committed
system.switch_cpus3.commit.loads             33348597                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          15733580                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating          90536894                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          151693148                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      1180161                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass         8833      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    118456514     56.04%     56.04% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult         3743      0.00%     56.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     56.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd      4423979      2.09%     58.14% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     58.14% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     58.14% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     58.14% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.14% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     58.14% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     58.14% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     58.14% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     58.14% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.14% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      4859006      2.30%     60.44% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     60.44% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     60.44% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc      2656287      1.26%     61.69% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     13805901      6.53%     68.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp       376832      0.18%     68.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      3194880      1.51%     69.92% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv      2604028      1.23%     71.15% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.15% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     13242778      6.26%     77.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt       409602      0.19%     77.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     12854522      6.08%     83.69% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      6272001      2.97%     86.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     20494075      9.70%     96.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite      7714267      3.65%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    211377248                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     20972684                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         2145196                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     85579625                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         29091746                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      2594609                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles         11892                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved      6141003                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred          107                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     211875862                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts          526                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           33405522                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           13994461                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                36956                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                 7196                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles        37396                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             128871601                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           15774469                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      8811814                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            119373685                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles          23994                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         16142822                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          174                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    119423078                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     1.776337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.104113                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        84404084     70.68%     70.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         3875303      3.25%     73.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         1168245      0.98%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         4189052      3.51%     78.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         1015392      0.85%     79.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         1739392      1.46%     80.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         1171972      0.98%     81.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         1310757      1.10%     82.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        20548881     17.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    119423078                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.132041                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.078723                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           16142822                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   21                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691039575345                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            2414648                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads          80029                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation          817                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores         33664                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             7                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  39782456721                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles         11892                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles         3277215                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       34608244                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         30499135                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     51026582                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     211792488                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      1219406                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       3087958                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      19029306                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      29246854                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    232957655                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          515395201                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       208438266                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        151173431                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    232492411                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps          465244                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         13924067                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               310109490                       # The number of ROB reads
system.switch_cpus3.rob.writes              423460936                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        128326664                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          211377248                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
