TimeQuest Timing Analyzer report for vector06cc
Sat Mar 24 23:26:47 2018
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clockmaker|vector_xtal|altpll_component|pll|clk[0]'
 12. Slow Model Setup: 'pll_for_sdram_0|altpll_component|pll|clk[1]'
 13. Slow Model Setup: 'clockster:clockmaker|div300by21[4]'
 14. Slow Model Setup: 'I2C_AV_Config:u7|mI2C_CTRL_CLK'
 15. Slow Model Setup: 'clockster:clockmaker|cophacc[15]'
 16. Slow Model Setup: 'T8080se:CPU|WR_n'
 17. Slow Model Setup: 'soundcodec:soundnik|audio_io:audioio|oAUD_BCK'
 18. Slow Model Setup: 'TCK'
 19. Slow Model Setup: 'jtag_top:tigertiger|USB_JTAG:u1|mTCK'
 20. Slow Model Setup: 'soundcodec:soundnik|audio_io:audioio|LRCK_1X'
 21. Slow Model Setup: 'clockmaker|vector_xtal|altpll_component|pll|clk[1]'
 22. Slow Model Setup: 'ayglue:shrieker|YM2149:digeridoo|env_reset'
 23. Slow Model Setup: 'clockster:clockmaker|pal_phase[31]'
 24. Slow Model Setup: 'pll_for_sdram_0|altpll_component|pll|clk[2]'
 25. Slow Model Hold: 'TCK'
 26. Slow Model Hold: 'clockster:clockmaker|cophacc[15]'
 27. Slow Model Hold: 'T8080se:CPU|WR_n'
 28. Slow Model Hold: 'clockster:clockmaker|div300by21[4]'
 29. Slow Model Hold: 'I2C_AV_Config:u7|mI2C_CTRL_CLK'
 30. Slow Model Hold: 'clockmaker|vector_xtal|altpll_component|pll|clk[0]'
 31. Slow Model Hold: 'clockmaker|vector_xtal|altpll_component|pll|clk[1]'
 32. Slow Model Hold: 'soundcodec:soundnik|audio_io:audioio|LRCK_1X'
 33. Slow Model Hold: 'clockster:clockmaker|pal_phase[31]'
 34. Slow Model Hold: 'jtag_top:tigertiger|USB_JTAG:u1|mTCK'
 35. Slow Model Hold: 'pll_for_sdram_0|altpll_component|pll|clk[1]'
 36. Slow Model Hold: 'pll_for_sdram_0|altpll_component|pll|clk[2]'
 37. Slow Model Hold: 'soundcodec:soundnik|audio_io:audioio|oAUD_BCK'
 38. Slow Model Hold: 'ayglue:shrieker|YM2149:digeridoo|env_reset'
 39. Slow Model Recovery: 'pll_for_sdram_0|altpll_component|pll|clk[2]'
 40. Slow Model Recovery: 'pll_for_sdram_0|altpll_component|pll|clk[1]'
 41. Slow Model Recovery: 'soundcodec:soundnik|audio_io:audioio|oAUD_BCK'
 42. Slow Model Recovery: 'I2C_AV_Config:u7|mI2C_CTRL_CLK'
 43. Slow Model Recovery: 'clockster:clockmaker|cophacc[15]'
 44. Slow Model Recovery: 'clockster:clockmaker|div300by21[4]'
 45. Slow Model Recovery: 'clockmaker|vector_xtal|altpll_component|pll|clk[0]'
 46. Slow Model Removal: 'clockster:clockmaker|cophacc[15]'
 47. Slow Model Removal: 'clockster:clockmaker|div300by21[4]'
 48. Slow Model Removal: 'I2C_AV_Config:u7|mI2C_CTRL_CLK'
 49. Slow Model Removal: 'soundcodec:soundnik|audio_io:audioio|oAUD_BCK'
 50. Slow Model Removal: 'clockmaker|vector_xtal|altpll_component|pll|clk[0]'
 51. Slow Model Removal: 'pll_for_sdram_0|altpll_component|pll|clk[1]'
 52. Slow Model Removal: 'pll_for_sdram_0|altpll_component|pll|clk[2]'
 53. Slow Model Minimum Pulse Width: 'TCK'
 54. Slow Model Minimum Pulse Width: 'clockster:clockmaker|div300by21[4]'
 55. Slow Model Minimum Pulse Width: 'clockster:clockmaker|cophacc[15]'
 56. Slow Model Minimum Pulse Width: 'I2C_AV_Config:u7|mI2C_CTRL_CLK'
 57. Slow Model Minimum Pulse Width: 'jtag_top:tigertiger|USB_JTAG:u1|mTCK'
 58. Slow Model Minimum Pulse Width: 'soundcodec:soundnik|audio_io:audioio|LRCK_1X'
 59. Slow Model Minimum Pulse Width: 'soundcodec:soundnik|audio_io:audioio|oAUD_BCK'
 60. Slow Model Minimum Pulse Width: 'clockster:clockmaker|pal_phase[31]'
 61. Slow Model Minimum Pulse Width: 'T8080se:CPU|WR_n'
 62. Slow Model Minimum Pulse Width: 'ayglue:shrieker|YM2149:digeridoo|env_reset'
 63. Slow Model Minimum Pulse Width: 'clockmaker|vector_xtal|altpll_component|pll|clk[1]'
 64. Slow Model Minimum Pulse Width: 'pll_for_sdram_0|altpll_component|pll|clk[1]'
 65. Slow Model Minimum Pulse Width: 'clk50mhz'
 66. Slow Model Minimum Pulse Width: 'pll_for_sdram_0|altpll_component|pll|clk[2]'
 67. Slow Model Minimum Pulse Width: 'clockmaker|vector_xtal|altpll_component|pll|clk[0]'
 68. Slow Model Minimum Pulse Width: 'clk24mhz'
 69. Setup Times
 70. Hold Times
 71. Clock to Output Times
 72. Minimum Clock to Output Times
 73. Propagation Delay
 74. Minimum Propagation Delay
 75. Output Enable Times
 76. Minimum Output Enable Times
 77. Output Disable Times
 78. Minimum Output Disable Times
 79. Fast Model Setup Summary
 80. Fast Model Hold Summary
 81. Fast Model Recovery Summary
 82. Fast Model Removal Summary
 83. Fast Model Minimum Pulse Width Summary
 84. Fast Model Setup: 'clockmaker|vector_xtal|altpll_component|pll|clk[0]'
 85. Fast Model Setup: 'pll_for_sdram_0|altpll_component|pll|clk[1]'
 86. Fast Model Setup: 'clockster:clockmaker|div300by21[4]'
 87. Fast Model Setup: 'I2C_AV_Config:u7|mI2C_CTRL_CLK'
 88. Fast Model Setup: 'clockmaker|vector_xtal|altpll_component|pll|clk[1]'
 89. Fast Model Setup: 'clockster:clockmaker|cophacc[15]'
 90. Fast Model Setup: 'soundcodec:soundnik|audio_io:audioio|LRCK_1X'
 91. Fast Model Setup: 'T8080se:CPU|WR_n'
 92. Fast Model Setup: 'ayglue:shrieker|YM2149:digeridoo|env_reset'
 93. Fast Model Setup: 'jtag_top:tigertiger|USB_JTAG:u1|mTCK'
 94. Fast Model Setup: 'soundcodec:soundnik|audio_io:audioio|oAUD_BCK'
 95. Fast Model Setup: 'TCK'
 96. Fast Model Setup: 'clockster:clockmaker|pal_phase[31]'
 97. Fast Model Setup: 'pll_for_sdram_0|altpll_component|pll|clk[2]'
 98. Fast Model Hold: 'TCK'
 99. Fast Model Hold: 'clockster:clockmaker|cophacc[15]'
100. Fast Model Hold: 'I2C_AV_Config:u7|mI2C_CTRL_CLK'
101. Fast Model Hold: 'clockster:clockmaker|div300by21[4]'
102. Fast Model Hold: 'T8080se:CPU|WR_n'
103. Fast Model Hold: 'soundcodec:soundnik|audio_io:audioio|LRCK_1X'
104. Fast Model Hold: 'clockmaker|vector_xtal|altpll_component|pll|clk[0]'
105. Fast Model Hold: 'clockmaker|vector_xtal|altpll_component|pll|clk[1]'
106. Fast Model Hold: 'clockster:clockmaker|pal_phase[31]'
107. Fast Model Hold: 'jtag_top:tigertiger|USB_JTAG:u1|mTCK'
108. Fast Model Hold: 'pll_for_sdram_0|altpll_component|pll|clk[1]'
109. Fast Model Hold: 'pll_for_sdram_0|altpll_component|pll|clk[2]'
110. Fast Model Hold: 'soundcodec:soundnik|audio_io:audioio|oAUD_BCK'
111. Fast Model Hold: 'ayglue:shrieker|YM2149:digeridoo|env_reset'
112. Fast Model Recovery: 'pll_for_sdram_0|altpll_component|pll|clk[1]'
113. Fast Model Recovery: 'pll_for_sdram_0|altpll_component|pll|clk[2]'
114. Fast Model Recovery: 'soundcodec:soundnik|audio_io:audioio|oAUD_BCK'
115. Fast Model Recovery: 'I2C_AV_Config:u7|mI2C_CTRL_CLK'
116. Fast Model Recovery: 'clockster:clockmaker|cophacc[15]'
117. Fast Model Recovery: 'clockster:clockmaker|div300by21[4]'
118. Fast Model Recovery: 'clockmaker|vector_xtal|altpll_component|pll|clk[0]'
119. Fast Model Removal: 'clockster:clockmaker|cophacc[15]'
120. Fast Model Removal: 'I2C_AV_Config:u7|mI2C_CTRL_CLK'
121. Fast Model Removal: 'soundcodec:soundnik|audio_io:audioio|oAUD_BCK'
122. Fast Model Removal: 'clockster:clockmaker|div300by21[4]'
123. Fast Model Removal: 'clockmaker|vector_xtal|altpll_component|pll|clk[0]'
124. Fast Model Removal: 'pll_for_sdram_0|altpll_component|pll|clk[1]'
125. Fast Model Removal: 'pll_for_sdram_0|altpll_component|pll|clk[2]'
126. Fast Model Minimum Pulse Width: 'TCK'
127. Fast Model Minimum Pulse Width: 'clockster:clockmaker|div300by21[4]'
128. Fast Model Minimum Pulse Width: 'clockster:clockmaker|cophacc[15]'
129. Fast Model Minimum Pulse Width: 'I2C_AV_Config:u7|mI2C_CTRL_CLK'
130. Fast Model Minimum Pulse Width: 'jtag_top:tigertiger|USB_JTAG:u1|mTCK'
131. Fast Model Minimum Pulse Width: 'soundcodec:soundnik|audio_io:audioio|LRCK_1X'
132. Fast Model Minimum Pulse Width: 'soundcodec:soundnik|audio_io:audioio|oAUD_BCK'
133. Fast Model Minimum Pulse Width: 'clockster:clockmaker|pal_phase[31]'
134. Fast Model Minimum Pulse Width: 'T8080se:CPU|WR_n'
135. Fast Model Minimum Pulse Width: 'ayglue:shrieker|YM2149:digeridoo|env_reset'
136. Fast Model Minimum Pulse Width: 'clockmaker|vector_xtal|altpll_component|pll|clk[1]'
137. Fast Model Minimum Pulse Width: 'pll_for_sdram_0|altpll_component|pll|clk[1]'
138. Fast Model Minimum Pulse Width: 'clk50mhz'
139. Fast Model Minimum Pulse Width: 'pll_for_sdram_0|altpll_component|pll|clk[2]'
140. Fast Model Minimum Pulse Width: 'clockmaker|vector_xtal|altpll_component|pll|clk[0]'
141. Fast Model Minimum Pulse Width: 'clk24mhz'
142. Setup Times
143. Hold Times
144. Clock to Output Times
145. Minimum Clock to Output Times
146. Propagation Delay
147. Minimum Propagation Delay
148. Output Enable Times
149. Minimum Output Enable Times
150. Output Disable Times
151. Minimum Output Disable Times
152. Multicorner Timing Analysis Summary
153. Setup Times
154. Hold Times
155. Clock to Output Times
156. Minimum Clock to Output Times
157. Progagation Delay
158. Minimum Progagation Delay
159. Setup Transfers
160. Hold Transfers
161. Recovery Transfers
162. Removal Transfers
163. Report TCCS
164. Report RSKM
165. Unconstrained Paths
166. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; vector06cc                                                        ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------+--------------------------------------------------------+
; Clock Name                                         ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                               ; Targets                                                ;
+----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------+--------------------------------------------------------+
; ayglue:shrieker|YM2149:digeridoo|env_reset         ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                      ; { ayglue:shrieker|YM2149:digeridoo|env_reset }         ;
; clk24mhz                                           ; Base      ; 41.666 ; 24.0 MHz   ; 0.000 ; 20.833 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                      ; { clk24mhz }                                           ;
; clk50mhz                                           ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                      ; { clk50mhz }                                           ;
; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Generated ; 41.666 ; 24.0 MHz   ; 0.000 ; 20.833 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk24mhz ; clockmaker|vector_xtal|altpll_component|pll|inclk[0] ; { clockmaker|vector_xtal|altpll_component|pll|clk[0] } ;
; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Generated ; 3.333  ; 300.03 MHz ; 0.000 ; 1.666  ; 50.00      ; 2         ; 25          ;       ;        ;           ;            ; false    ; clk24mhz ; clockmaker|vector_xtal|altpll_component|pll|inclk[0] ; { clockmaker|vector_xtal|altpll_component|pll|clk[1] } ;
; clockster:clockmaker|cophacc[15]                   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                      ; { clockster:clockmaker|cophacc[15] }                   ;
; clockster:clockmaker|div300by21[4]                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                      ; { clockster:clockmaker|div300by21[4] }                 ;
; clockster:clockmaker|pal_phase[31]                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                      ; { clockster:clockmaker|pal_phase[31] }                 ;
; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                      ; { I2C_AV_Config:u7|mI2C_CTRL_CLK }                     ;
; jtag_top:tigertiger|USB_JTAG:u1|mTCK               ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                      ; { jtag_top:tigertiger|USB_JTAG:u1|mTCK }               ;
; pll_for_sdram_0|altpll_component|pll|clk[0]        ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; clk50mhz ; pll_for_sdram_0|altpll_component|pll|inclk[0]        ; { pll_for_sdram_0|altpll_component|pll|clk[0] }        ;
; pll_for_sdram_0|altpll_component|pll|clk[1]        ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; clk50mhz ; pll_for_sdram_0|altpll_component|pll|inclk[0]        ; { pll_for_sdram_0|altpll_component|pll|clk[1] }        ;
; pll_for_sdram_0|altpll_component|pll|clk[2]        ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk50mhz ; pll_for_sdram_0|altpll_component|pll|inclk[0]        ; { pll_for_sdram_0|altpll_component|pll|clk[2] }        ;
; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                      ; { soundcodec:soundnik|audio_io:audioio|LRCK_1X }       ;
; soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                      ; { soundcodec:soundnik|audio_io:audioio|oAUD_BCK }      ;
; T8080se:CPU|WR_n                                   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                      ; { T8080se:CPU|WR_n }                                   ;
; TCK                                                ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                      ; { TCK }                                                ;
+----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                           ;
+------------+-----------------+----------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note                                                          ;
+------------+-----------------+----------------------------------------------------+---------------------------------------------------------------+
; 36.41 MHz  ; 36.41 MHz       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;                                                               ;
; 133.51 MHz ; 133.51 MHz      ; clockster:clockmaker|div300by21[4]                 ;                                                               ;
; 140.92 MHz ; 140.92 MHz      ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;                                                               ;
; 154.75 MHz ; 154.75 MHz      ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;                                                               ;
; 209.91 MHz ; 209.91 MHz      ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ;                                                               ;
; 229.89 MHz ; 229.89 MHz      ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ;                                                               ;
; 296.91 MHz ; 296.91 MHz      ; clockster:clockmaker|cophacc[15]                   ;                                                               ;
; 438.21 MHz ; 438.21 MHz      ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ;                                                               ;
; 465.77 MHz ; 405.02 MHz      ; TCK                                                ; limit due to minimum period restriction (max I/O toggle rate) ;
; 475.29 MHz ; 450.05 MHz      ; jtag_top:tigertiger|USB_JTAG:u1|mTCK               ; limit due to high minimum pulse width violation (tch)         ;
; 769.82 MHz ; 450.05 MHz      ; clockster:clockmaker|pal_phase[31]                 ; limit due to high minimum pulse width violation (tch)         ;
+------------+-----------------+----------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow Model Setup Summary                                                    ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; -8.790 ; -1091.128     ;
; pll_for_sdram_0|altpll_component|pll|clk[1]        ; -7.044 ; -150.139      ;
; clockster:clockmaker|div300by21[4]                 ; -6.490 ; -1103.906     ;
; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; -3.764 ; -97.885       ;
; clockster:clockmaker|cophacc[15]                   ; -2.368 ; -64.441       ;
; T8080se:CPU|WR_n                                   ; -2.219 ; -15.544       ;
; soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ; -1.282 ; -11.042       ;
; TCK                                                ; -1.147 ; -2.512        ;
; jtag_top:tigertiger|USB_JTAG:u1|mTCK               ; -1.104 ; -10.046       ;
; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ; -1.072 ; -8.286        ;
; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; -1.041 ; -10.986       ;
; ayglue:shrieker|YM2149:digeridoo|env_reset         ; -0.815 ; -1.450        ;
; clockster:clockmaker|pal_phase[31]                 ; -0.299 ; -0.515        ;
; pll_for_sdram_0|altpll_component|pll|clk[2]        ; 33.538 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow Model Hold Summary                                                     ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; TCK                                                ; -3.244 ; -11.864       ;
; clockster:clockmaker|cophacc[15]                   ; -2.759 ; -6.806        ;
; T8080se:CPU|WR_n                                   ; -2.281 ; -8.408        ;
; clockster:clockmaker|div300by21[4]                 ; -0.239 ; -0.413        ;
; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; -0.059 ; -0.649        ;
; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.080  ; 0.000         ;
; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.081  ; 0.000         ;
; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ; 0.283  ; 0.000         ;
; clockster:clockmaker|pal_phase[31]                 ; 0.445  ; 0.000         ;
; jtag_top:tigertiger|USB_JTAG:u1|mTCK               ; 0.445  ; 0.000         ;
; pll_for_sdram_0|altpll_component|pll|clk[1]        ; 0.445  ; 0.000         ;
; pll_for_sdram_0|altpll_component|pll|clk[2]        ; 0.445  ; 0.000         ;
; soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ; 0.445  ; 0.000         ;
; ayglue:shrieker|YM2149:digeridoo|env_reset         ; 0.624  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow Model Recovery Summary                                                 ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; pll_for_sdram_0|altpll_component|pll|clk[2]        ; -4.475 ; -303.382      ;
; pll_for_sdram_0|altpll_component|pll|clk[1]        ; -4.472 ; -913.241      ;
; soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ; -1.877 ; -7.508        ;
; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; -1.505 ; -30.100       ;
; clockster:clockmaker|cophacc[15]                   ; -1.226 ; -17.104       ;
; clockster:clockmaker|div300by21[4]                 ; -0.940 ; -4.684        ;
; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 34.639 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow Model Removal Summary                                                 ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; clockster:clockmaker|cophacc[15]                   ; 0.798 ; 0.000         ;
; clockster:clockmaker|div300by21[4]                 ; 0.813 ; 0.000         ;
; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; 1.092 ; 0.000         ;
; soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ; 1.464 ; 0.000         ;
; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 2.844 ; 0.000         ;
; pll_for_sdram_0|altpll_component|pll|clk[1]        ; 3.606 ; 0.000         ;
; pll_for_sdram_0|altpll_component|pll|clk[2]        ; 3.606 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                      ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; TCK                                                ; -1.469 ; -7.579        ;
; clockster:clockmaker|div300by21[4]                 ; -0.611 ; -292.058      ;
; clockster:clockmaker|cophacc[15]                   ; -0.611 ; -54.990       ;
; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; -0.611 ; -51.324       ;
; jtag_top:tigertiger|USB_JTAG:u1|mTCK               ; -0.611 ; -23.218       ;
; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ; -0.611 ; -21.996       ;
; soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ; -0.611 ; -14.664       ;
; clockster:clockmaker|pal_phase[31]                 ; -0.611 ; -7.332        ;
; T8080se:CPU|WR_n                                   ; 0.500  ; 0.000         ;
; ayglue:shrieker|YM2149:digeridoo|env_reset         ; 0.500  ; 0.000         ;
; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.555  ; 0.000         ;
; pll_for_sdram_0|altpll_component|pll|clk[1]        ; 2.436  ; 0.000         ;
; clk50mhz                                           ; 10.000 ; 0.000         ;
; pll_for_sdram_0|altpll_component|pll|clk[2]        ; 17.436 ; 0.000         ;
; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 18.269 ; 0.000         ;
; clk24mhz                                           ; 20.833 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clockmaker|vector_xtal|altpll_component|pll|clk[0]'                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------+---------------------------------------------------------------------+----------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                             ; Launch Clock                     ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------------------+----------------------------------+----------------------------------------------------+--------------+------------+------------+
; -8.790 ; ayglue:shrieker|q[7]                                    ; T8080se:CPU|T80:u0|IR[7]                                            ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -5.618     ; 3.212      ;
; -8.505 ; ayglue:shrieker|q[1]                                    ; T8080se:CPU|T80:u0|IR[1]                                            ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -5.493     ; 3.052      ;
; -8.453 ; ayglue:shrieker|q[3]                                    ; T8080se:CPU|T80:u0|IR[3]                                            ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -5.455     ; 3.038      ;
; -8.313 ; ayglue:shrieker|q[7]                                    ; T8080se:CPU|DI_Reg[7]                                               ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -5.618     ; 2.735      ;
; -8.243 ; ayglue:shrieker|q[6]                                    ; T8080se:CPU|T80:u0|IR[6]                                            ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -5.432     ; 2.851      ;
; -8.202 ; ayglue:shrieker|q[4]                                    ; T8080se:CPU|T80:u0|IR[4]                                            ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -5.494     ; 2.748      ;
; -8.029 ; ayglue:shrieker|q[1]                                    ; T8080se:CPU|DI_Reg[1]                                               ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -5.493     ; 2.576      ;
; -7.982 ; ayglue:shrieker|q[0]                                    ; T8080se:CPU|T80:u0|IR[0]                                            ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -5.453     ; 2.569      ;
; -7.980 ; ayglue:shrieker|q[5]                                    ; T8080se:CPU|T80:u0|IR[5]                                            ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -5.495     ; 2.525      ;
; -7.738 ; soundcodec:soundnik|tapein                              ; T8080se:CPU|T80:u0|IR[4]                                            ; clockster:clockmaker|cophacc[15] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -2.838     ; 4.940      ;
; -7.723 ; ayglue:shrieker|q[4]                                    ; T8080se:CPU|DI_Reg[4]                                               ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -5.494     ; 2.269      ;
; -7.614 ; ayglue:shrieker|q[6]                                    ; T8080se:CPU|DI_Reg[6]                                               ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -5.432     ; 2.222      ;
; -7.506 ; ayglue:shrieker|q[0]                                    ; T8080se:CPU|DI_Reg[0]                                               ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -5.453     ; 2.093      ;
; -7.505 ; ayglue:shrieker|q[5]                                    ; T8080se:CPU|DI_Reg[5]                                               ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -5.495     ; 2.050      ;
; -7.441 ; soundcodec:soundnik|tapein                              ; I82C55:vv55int|a_intr                                               ; clockster:clockmaker|cophacc[15] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -2.844     ; 4.637      ;
; -7.385 ; ayglue:shrieker|q[2]                                    ; T8080se:CPU|T80:u0|IR[2]                                            ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -5.443     ; 1.982      ;
; -7.374 ; ayglue:shrieker|q[3]                                    ; T8080se:CPU|DI_Reg[3]                                               ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -5.445     ; 1.969      ;
; -7.259 ; soundcodec:soundnik|tapein                              ; T8080se:CPU|DI_Reg[4]                                               ; clockster:clockmaker|cophacc[15] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -2.838     ; 4.461      ;
; -7.095 ; soundcodec:soundnik|tapein                              ; I82C55:vv55int|a_ibf                                                ; clockster:clockmaker|cophacc[15] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -2.844     ; 4.291      ;
; -6.906 ; ayglue:shrieker|q[2]                                    ; T8080se:CPU|DI_Reg[2]                                               ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -5.443     ; 1.503      ;
; -6.253 ; soundcodec:soundnik|tapein                              ; I82C55:vv55int|a_stb_l_t1                                           ; clockster:clockmaker|cophacc[15] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -2.844     ; 3.449      ;
; -5.334 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|oTxD_Done ; jtag_top:tigertiger|USB_JTAG:u1|Pre_TxD_Done                        ; TCK                              ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -4.466     ; 0.908      ;
; -5.333 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|oTxD_Done ; jtag_top:tigertiger|USB_JTAG:u1|oTxD_Done                           ; TCK                              ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -4.466     ; 0.907      ;
; -4.811 ; T8080se:CPU|WR_n                                        ; pit8253:vi53|pit8253_counterunit:cu2|readhelper:rbus|read_state.010 ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.078      ; 5.206      ;
; -4.811 ; T8080se:CPU|WR_n                                        ; pit8253:vi53|pit8253_counterunit:cu2|readhelper:rbus|read_state.000 ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.078      ; 5.206      ;
; -4.811 ; T8080se:CPU|WR_n                                        ; pit8253:vi53|pit8253_counterunit:cu2|readhelper:rbus|read_state.010 ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.078      ; 5.206      ;
; -4.811 ; T8080se:CPU|WR_n                                        ; pit8253:vi53|pit8253_counterunit:cu2|readhelper:rbus|read_state.000 ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.078      ; 5.206      ;
; -4.798 ; T8080se:CPU|WR_n                                        ; pit8253:vi53|pit8253_counterunit:cu0|counter_loading                ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.074      ; 5.189      ;
; -4.798 ; T8080se:CPU|WR_n                                        ; pit8253:vi53|pit8253_counterunit:cu0|counter_loading                ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.074      ; 5.189      ;
; -4.710 ; T8080se:CPU|WR_n                                        ; I82C55:vv55int|r_control[3]                                         ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.084      ; 5.111      ;
; -4.710 ; T8080se:CPU|WR_n                                        ; I82C55:vv55int|r_control[3]                                         ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.084      ; 5.111      ;
; -4.706 ; T8080se:CPU|WR_n                                        ; I82C55:vv55int|r_control[2]                                         ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.082      ; 5.105      ;
; -4.706 ; T8080se:CPU|WR_n                                        ; I82C55:vv55int|r_control[0]                                         ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.082      ; 5.105      ;
; -4.706 ; T8080se:CPU|WR_n                                        ; I82C55:vv55int|r_control[2]                                         ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.082      ; 5.105      ;
; -4.706 ; T8080se:CPU|WR_n                                        ; I82C55:vv55int|r_control[0]                                         ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.082      ; 5.105      ;
; -4.701 ; T8080se:CPU|WR_n                                        ; pit8253:vi53|pit8253_counterunit:cu2|outreg                         ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.072      ; 5.090      ;
; -4.701 ; T8080se:CPU|WR_n                                        ; pit8253:vi53|pit8253_counterunit:cu2|outreg                         ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.072      ; 5.090      ;
; -4.692 ; T8080se:CPU|WR_n                                        ; pit8253:vi53|pit8253_counterunit:cu0|counter_load[0]                ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.065      ; 5.074      ;
; -4.692 ; T8080se:CPU|WR_n                                        ; pit8253:vi53|pit8253_counterunit:cu0|counter_load[6]                ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.065      ; 5.074      ;
; -4.692 ; T8080se:CPU|WR_n                                        ; pit8253:vi53|pit8253_counterunit:cu0|counter_load[7]                ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.065      ; 5.074      ;
; -4.692 ; T8080se:CPU|WR_n                                        ; pit8253:vi53|pit8253_counterunit:cu0|counter_load[3]                ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.065      ; 5.074      ;
; -4.692 ; T8080se:CPU|WR_n                                        ; pit8253:vi53|pit8253_counterunit:cu0|counter_load[5]                ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.065      ; 5.074      ;
; -4.692 ; T8080se:CPU|WR_n                                        ; pit8253:vi53|pit8253_counterunit:cu0|counter_load[4]                ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.065      ; 5.074      ;
; -4.692 ; T8080se:CPU|WR_n                                        ; pit8253:vi53|pit8253_counterunit:cu0|counter_load[2]                ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.065      ; 5.074      ;
; -4.692 ; T8080se:CPU|WR_n                                        ; pit8253:vi53|pit8253_counterunit:cu0|counter_load[1]                ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.065      ; 5.074      ;
; -4.692 ; T8080se:CPU|WR_n                                        ; pit8253:vi53|pit8253_counterunit:cu0|counter_load[0]                ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.065      ; 5.074      ;
; -4.692 ; T8080se:CPU|WR_n                                        ; pit8253:vi53|pit8253_counterunit:cu0|counter_load[6]                ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.065      ; 5.074      ;
; -4.692 ; T8080se:CPU|WR_n                                        ; pit8253:vi53|pit8253_counterunit:cu0|counter_load[7]                ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.065      ; 5.074      ;
; -4.692 ; T8080se:CPU|WR_n                                        ; pit8253:vi53|pit8253_counterunit:cu0|counter_load[3]                ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.065      ; 5.074      ;
; -4.692 ; T8080se:CPU|WR_n                                        ; pit8253:vi53|pit8253_counterunit:cu0|counter_load[5]                ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.065      ; 5.074      ;
; -4.692 ; T8080se:CPU|WR_n                                        ; pit8253:vi53|pit8253_counterunit:cu0|counter_load[4]                ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.065      ; 5.074      ;
; -4.692 ; T8080se:CPU|WR_n                                        ; pit8253:vi53|pit8253_counterunit:cu0|counter_load[2]                ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.065      ; 5.074      ;
; -4.692 ; T8080se:CPU|WR_n                                        ; pit8253:vi53|pit8253_counterunit:cu0|counter_load[1]                ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.065      ; 5.074      ;
; -4.686 ; T8080se:CPU|WR_n                                        ; floppy:flappy|wd1793:vg93|state[3]                                  ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.083      ; 5.086      ;
; -4.686 ; T8080se:CPU|WR_n                                        ; floppy:flappy|wd1793:vg93|state[3]                                  ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.083      ; 5.086      ;
; -4.663 ; T8080se:CPU|WR_n                                        ; I82C55:vv55int|a_obf_l                                              ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.083      ; 5.063      ;
; -4.663 ; T8080se:CPU|WR_n                                        ; I82C55:vv55int|a_obf_l                                              ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.083      ; 5.063      ;
; -4.662 ; T8080se:CPU|WR_n                                        ; I82C55:vv55int|r_portb[4]                                           ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.071      ; 5.050      ;
; -4.662 ; T8080se:CPU|WR_n                                        ; I82C55:vv55int|r_portb[3]                                           ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.071      ; 5.050      ;
; -4.662 ; T8080se:CPU|WR_n                                        ; I82C55:vv55int|r_portb[2]                                           ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.071      ; 5.050      ;
; -4.662 ; T8080se:CPU|WR_n                                        ; I82C55:vv55int|r_portb[1]                                           ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.071      ; 5.050      ;
; -4.662 ; T8080se:CPU|WR_n                                        ; I82C55:vv55int|r_portb[0]                                           ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.071      ; 5.050      ;
; -4.662 ; T8080se:CPU|WR_n                                        ; I82C55:vv55int|r_portb[4]                                           ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.071      ; 5.050      ;
; -4.662 ; T8080se:CPU|WR_n                                        ; I82C55:vv55int|r_portb[3]                                           ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.071      ; 5.050      ;
; -4.662 ; T8080se:CPU|WR_n                                        ; I82C55:vv55int|r_portb[2]                                           ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.071      ; 5.050      ;
; -4.662 ; T8080se:CPU|WR_n                                        ; I82C55:vv55int|r_portb[1]                                           ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.071      ; 5.050      ;
; -4.662 ; T8080se:CPU|WR_n                                        ; I82C55:vv55int|r_portb[0]                                           ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.071      ; 5.050      ;
; -4.660 ; T8080se:CPU|WR_n                                        ; floppy:flappy|wd1793:vg93|state[0]                                  ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.086      ; 5.063      ;
; -4.660 ; T8080se:CPU|WR_n                                        ; floppy:flappy|wd1793:vg93|state[0]                                  ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.086      ; 5.063      ;
; -4.652 ; T8080se:CPU|WR_n                                        ; I82C55:vv55int|b_obf_l                                              ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.083      ; 5.052      ;
; -4.652 ; T8080se:CPU|WR_n                                        ; I82C55:vv55int|b_obf_l                                              ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.083      ; 5.052      ;
; -4.650 ; T8080se:CPU|WR_n                                        ; pit8253:vi53|pit8253_counterunit:cu0|counter_loaded                 ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.074      ; 5.041      ;
; -4.650 ; T8080se:CPU|WR_n                                        ; pit8253:vi53|pit8253_counterunit:cu0|counter_loaded                 ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.074      ; 5.041      ;
; -4.622 ; T8080se:CPU|WR_n                                        ; pit8253:vi53|pit8253_counterunit:cu1|counter_load[15]               ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.078      ; 5.017      ;
; -4.622 ; T8080se:CPU|WR_n                                        ; pit8253:vi53|pit8253_counterunit:cu1|counter_load[15]               ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.078      ; 5.017      ;
; -4.580 ; T8080se:CPU|WR_n                                        ; pit8253:vi53|pit8253_counterunit:cu0|outreg                         ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.074      ; 4.971      ;
; -4.580 ; T8080se:CPU|WR_n                                        ; pit8253:vi53|pit8253_counterunit:cu0|outreg                         ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.074      ; 4.971      ;
; -4.549 ; T8080se:CPU|WR_n                                        ; pit8253:vi53|pit8253_counterunit:cu2|counter_load[14]               ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.061      ; 4.927      ;
; -4.549 ; T8080se:CPU|WR_n                                        ; pit8253:vi53|pit8253_counterunit:cu2|counter_load[15]               ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.061      ; 4.927      ;
; -4.549 ; T8080se:CPU|WR_n                                        ; pit8253:vi53|pit8253_counterunit:cu2|counter_load[12]               ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.061      ; 4.927      ;
; -4.549 ; T8080se:CPU|WR_n                                        ; pit8253:vi53|pit8253_counterunit:cu2|counter_load[13]               ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.061      ; 4.927      ;
; -4.549 ; T8080se:CPU|WR_n                                        ; pit8253:vi53|pit8253_counterunit:cu2|counter_load[11]               ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.061      ; 4.927      ;
; -4.549 ; T8080se:CPU|WR_n                                        ; pit8253:vi53|pit8253_counterunit:cu2|counter_load[9]                ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.061      ; 4.927      ;
; -4.549 ; T8080se:CPU|WR_n                                        ; pit8253:vi53|pit8253_counterunit:cu2|counter_load[8]                ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.061      ; 4.927      ;
; -4.549 ; T8080se:CPU|WR_n                                        ; pit8253:vi53|pit8253_counterunit:cu2|counter_load[10]               ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.061      ; 4.927      ;
; -4.549 ; T8080se:CPU|WR_n                                        ; pit8253:vi53|pit8253_counterunit:cu2|counter_load[14]               ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.061      ; 4.927      ;
; -4.549 ; T8080se:CPU|WR_n                                        ; pit8253:vi53|pit8253_counterunit:cu2|counter_load[15]               ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.061      ; 4.927      ;
; -4.549 ; T8080se:CPU|WR_n                                        ; pit8253:vi53|pit8253_counterunit:cu2|counter_load[12]               ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.061      ; 4.927      ;
; -4.549 ; T8080se:CPU|WR_n                                        ; pit8253:vi53|pit8253_counterunit:cu2|counter_load[13]               ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.061      ; 4.927      ;
; -4.549 ; T8080se:CPU|WR_n                                        ; pit8253:vi53|pit8253_counterunit:cu2|counter_load[11]               ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.061      ; 4.927      ;
; -4.549 ; T8080se:CPU|WR_n                                        ; pit8253:vi53|pit8253_counterunit:cu2|counter_load[9]                ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.061      ; 4.927      ;
; -4.549 ; T8080se:CPU|WR_n                                        ; pit8253:vi53|pit8253_counterunit:cu2|counter_load[8]                ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.061      ; 4.927      ;
; -4.549 ; T8080se:CPU|WR_n                                        ; pit8253:vi53|pit8253_counterunit:cu2|counter_load[10]               ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.061      ; 4.927      ;
; -4.536 ; T8080se:CPU|WR_n                                        ; floppy:flappy|wd1793:vg93|state[2]                                  ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.090      ; 4.943      ;
; -4.536 ; T8080se:CPU|WR_n                                        ; floppy:flappy|wd1793:vg93|state[2]                                  ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.090      ; 4.943      ;
; -4.480 ; TCK                                                     ; jtag_top:tigertiger|USB_JTAG:u1|mTCK                                ; TCK                              ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.083      ; 4.603      ;
; -4.480 ; TCK                                                     ; jtag_top:tigertiger|USB_JTAG:u1|mTCK                                ; TCK                              ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.083      ; 4.603      ;
; -4.431 ; T8080se:CPU|WR_n                                        ; pit8253:vi53|pit8253_counterunit:cu1|outreg                         ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.074      ; 4.822      ;
; -4.431 ; T8080se:CPU|WR_n                                        ; pit8253:vi53|pit8253_counterunit:cu1|outreg                         ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.074      ; 4.822      ;
; -4.410 ; T8080se:CPU|WR_n                                        ; pit8253:vi53|pit8253_counterunit:cu0|counter_wren_wr                ; T8080se:CPU|WR_n                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; 0.074      ; 4.801      ;
+--------+---------------------------------------------------------+---------------------------------------------------------------------+----------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'pll_for_sdram_0|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                        ; To Node                                                                                                                                                          ; Launch Clock                                       ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -7.044 ; floppy:flappy|osd_command[2]                                                                                                                                     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|we_n                                                                                                         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.018      ; 7.102      ;
; -7.043 ; floppy:flappy|osd_command[2]                                                                                                                                     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|ras_n                                                                                                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.018      ; 7.101      ;
; -6.910 ; floppy:flappy|osd_command[2]                                                                                                                                     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|dqm[1]                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.017      ; 6.967      ;
; -6.877 ; vectorkeys:kbdmatrix|key_blkvvod                                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|we_n                                                                                                         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.018      ; 6.935      ;
; -6.876 ; vectorkeys:kbdmatrix|key_blkvvod                                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|ras_n                                                                                                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.018      ; 6.934      ;
; -6.859 ; floppy:flappy|osd_command[2]                                                                                                                                     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|ba[0]                                                                                                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.016      ; 6.915      ;
; -6.852 ; floppy:flappy|osd_command[2]                                                                                                                                     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|ba[1]                                                                                                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.016      ; 6.908      ;
; -6.743 ; vectorkeys:kbdmatrix|key_blkvvod                                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|dqm[1]                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.017      ; 6.800      ;
; -6.692 ; vectorkeys:kbdmatrix|key_blkvvod                                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|ba[0]                                                                                                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.016      ; 6.748      ;
; -6.685 ; vectorkeys:kbdmatrix|key_blkvvod                                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|ba[1]                                                                                                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.016      ; 6.741      ;
; -6.345 ; floppy:flappy|osd_command[2]                                                                                                                                     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[7]                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.015      ; 6.400      ;
; -6.345 ; floppy:flappy|osd_command[2]                                                                                                                                     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[8]                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.015      ; 6.400      ;
; -6.344 ; floppy:flappy|osd_command[2]                                                                                                                                     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[9]                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.015      ; 6.399      ;
; -6.341 ; floppy:flappy|osd_command[2]                                                                                                                                     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[3]                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.015      ; 6.396      ;
; -6.341 ; floppy:flappy|osd_command[2]                                                                                                                                     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[4]                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.015      ; 6.396      ;
; -6.340 ; floppy:flappy|osd_command[2]                                                                                                                                     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[11]                                                                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.015      ; 6.395      ;
; -6.339 ; floppy:flappy|osd_command[2]                                                                                                                                     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[6]                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.015      ; 6.394      ;
; -6.309 ; floppy:flappy|osd_command[2]                                                                                                                                     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[10]                                                                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.017      ; 6.366      ;
; -6.253 ; floppy:flappy|osd_command[2]                                                                                                                                     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[1]                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.018      ; 6.311      ;
; -6.178 ; vectorkeys:kbdmatrix|key_blkvvod                                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[7]                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.015      ; 6.233      ;
; -6.178 ; vectorkeys:kbdmatrix|key_blkvvod                                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[8]                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.015      ; 6.233      ;
; -6.177 ; vectorkeys:kbdmatrix|key_blkvvod                                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[9]                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.015      ; 6.232      ;
; -6.174 ; floppy:flappy|osd_command[2]                                                                                                                                     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[5]                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.016      ; 6.230      ;
; -6.174 ; vectorkeys:kbdmatrix|key_blkvvod                                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[3]                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.015      ; 6.229      ;
; -6.174 ; vectorkeys:kbdmatrix|key_blkvvod                                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[4]                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.015      ; 6.229      ;
; -6.173 ; floppy:flappy|osd_command[2]                                                                                                                                     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[0]                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.016      ; 6.229      ;
; -6.173 ; floppy:flappy|osd_command[2]                                                                                                                                     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[2]                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.016      ; 6.229      ;
; -6.173 ; vectorkeys:kbdmatrix|key_blkvvod                                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[11]                                                                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.015      ; 6.228      ;
; -6.172 ; vectorkeys:kbdmatrix|key_blkvvod                                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[6]                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.015      ; 6.227      ;
; -6.142 ; vectorkeys:kbdmatrix|key_blkvvod                                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[10]                                                                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.017      ; 6.199      ;
; -6.086 ; vectorkeys:kbdmatrix|key_blkvvod                                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[1]                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.018      ; 6.144      ;
; -6.060 ; floppy:flappy|osd_command[2]                                                                                                                                     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|dqm[0]                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.017      ; 6.117      ;
; -6.007 ; vectorkeys:kbdmatrix|key_blkvvod                                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[5]                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.016      ; 6.063      ;
; -6.006 ; vectorkeys:kbdmatrix|key_blkvvod                                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[0]                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.016      ; 6.062      ;
; -6.006 ; vectorkeys:kbdmatrix|key_blkvvod                                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[2]                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.016      ; 6.062      ;
; -5.914 ; floppy:flappy|osd_command[2]                                                                                                                                     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cas_n                                                                                                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.018      ; 5.972      ;
; -5.893 ; vectorkeys:kbdmatrix|key_blkvvod                                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|dqm[0]                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.017      ; 5.950      ;
; -5.747 ; vectorkeys:kbdmatrix|key_blkvvod                                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cas_n                                                                                                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.018      ; 5.805      ;
; -5.014 ; floppy:flappy|osd_command[2]                                                                                                                                     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_NoDat                                                                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.018      ; 5.072      ;
; -4.847 ; vectorkeys:kbdmatrix|key_blkvvod                                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_NoDat                                                                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.018      ; 4.905      ;
; -4.802 ; floppy:flappy|osd_command[2]                                                                                                                                     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_PALL                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.017      ; 4.859      ;
; -4.635 ; vectorkeys:kbdmatrix|key_blkvvod                                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_PALL                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.017      ; 4.692      ;
; -4.428 ; floppy:flappy|osd_command[2]                                                                                                                                     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_ACT                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.017      ; 4.485      ;
; -4.297 ; floppy:flappy|osd_command[2]                                                                                                                                     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_WRIT                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.017      ; 4.354      ;
; -4.296 ; floppy:flappy|osd_command[2]                                                                                                                                     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_idle                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.017      ; 4.353      ;
; -4.295 ; floppy:flappy|osd_command[2]                                                                                                                                     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_READ                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.017      ; 4.352      ;
; -4.261 ; vectorkeys:kbdmatrix|key_blkvvod                                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_ACT                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.017      ; 4.318      ;
; -4.130 ; vectorkeys:kbdmatrix|key_blkvvod                                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_WRIT                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.017      ; 4.187      ;
; -4.129 ; vectorkeys:kbdmatrix|key_blkvvod                                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_idle                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.017      ; 4.186      ;
; -4.128 ; vectorkeys:kbdmatrix|key_blkvvod                                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_READ                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.017      ; 4.185      ;
; -0.848 ; video:vidi|vga_refresh:refresher|scanyy_state.state2                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sh0_i_vsync                                                                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.021      ; 0.909      ;
; 2.904  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[5]                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|we_n                                                                                                         ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 7.131      ;
; 2.905  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[5]                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|ras_n                                                                                                        ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 7.130      ;
; 2.938  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[7]                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|we_n                                                                                                         ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 7.097      ;
; 2.939  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[7]                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|ras_n                                                                                                        ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 7.096      ;
; 3.038  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[5]                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|dqm[1]                                                                                                       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.004     ; 6.996      ;
; 3.068  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[4]                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|we_n                                                                                                         ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 6.967      ;
; 3.069  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[4]                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|ras_n                                                                                                        ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 6.966      ;
; 3.072  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[7]                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|dqm[1]                                                                                                       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.004     ; 6.962      ;
; 3.202  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[4]                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|dqm[1]                                                                                                       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.004     ; 6.832      ;
; 3.215  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[6]                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|we_n                                                                                                         ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 6.820      ;
; 3.216  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[6]                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|ras_n                                                                                                        ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 6.819      ;
; 3.337  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[3]                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|we_n                                                                                                         ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 6.698      ;
; 3.338  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[3]                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|ras_n                                                                                                        ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 6.697      ;
; 3.349  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[6]                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|dqm[1]                                                                                                       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.004     ; 6.685      ;
; 3.389  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_Trcd                                                                                                   ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|ba[0]                                                                                                        ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 6.647      ;
; 3.396  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_Trcd                                                                                                   ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|ba[1]                                                                                                        ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 6.640      ;
; 3.455  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_rd                                                                                                       ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|we_n                                                                                                         ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.001     ; 6.582      ;
; 3.456  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_rd                                                                                                       ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|ras_n                                                                                                        ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.001     ; 6.581      ;
; 3.471  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[3]                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|dqm[1]                                                                                                       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.004     ; 6.563      ;
; 3.569  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_Trcd                                                                                                   ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|we_n                                                                                                         ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 6.469      ;
; 3.570  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_Trcd                                                                                                   ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|ras_n                                                                                                        ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 6.468      ;
; 3.589  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_rd                                                                                                       ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|dqm[1]                                                                                                       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 6.447      ;
; 3.603  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[5]                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[7]                                                                                                   ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 6.429      ;
; 3.603  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[5]                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[8]                                                                                                   ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 6.429      ;
; 3.604  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[5]                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[9]                                                                                                   ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 6.428      ;
; 3.607  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[5]                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[3]                                                                                                   ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 6.425      ;
; 3.607  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[5]                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[4]                                                                                                   ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 6.425      ;
; 3.608  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[5]                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[11]                                                                                                  ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 6.424      ;
; 3.608  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[1]                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|we_n                                                                                                         ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 6.428      ;
; 3.609  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[5]                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[6]                                                                                                   ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 6.423      ;
; 3.609  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[1]                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|ras_n                                                                                                        ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 6.427      ;
; 3.614  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|delay                                                                                                        ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|ba[0]                                                                                                        ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 6.421      ;
; 3.621  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|delay                                                                                                        ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|ba[1]                                                                                                        ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 6.414      ;
; 3.628  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[8] ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 6.402      ;
; 3.631  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[7] ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 6.399      ;
; 3.633  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6] ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 6.397      ;
; 3.637  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[7]                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[7]                                                                                                   ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 6.395      ;
; 3.637  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[7]                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[8]                                                                                                   ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 6.395      ;
; 3.638  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[7]                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[9]                                                                                                   ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 6.394      ;
; 3.640  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_rd                                                                                                       ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|ba[0]                                                                                                        ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 6.395      ;
; 3.641  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[7]                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[3]                                                                                                   ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 6.391      ;
; 3.641  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[7]                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[4]                                                                                                   ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 6.391      ;
; 3.642  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[7]                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[11]                                                                                                  ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 6.390      ;
; 3.643  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[7]                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[6]                                                                                                   ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 6.389      ;
; 3.647  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_rd                                                                                                       ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|ba[1]                                                                                                        ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 6.388      ;
; 3.652  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5] ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 6.378      ;
; 3.703  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_Trcd                                                                                                   ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|dqm[1]                                                                                                       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.001     ; 6.334      ;
; 3.717  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_wr                                                                                                       ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|ba[0]                                                                                                        ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 6.318      ;
; 3.724  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_wr                                                                                                       ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|ba[1]                                                                                                        ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 6.311      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clockster:clockmaker|div300by21[4]'                                                                                                                                                                     ;
+--------+---------------------------------------------+--------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                          ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+--------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -6.490 ; ayglue:shrieker|YM2149:digeridoo|reg[0][3]  ; ayglue:shrieker|YM2149:digeridoo|tone_gen_op[1]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; 0.003      ; 7.531      ;
; -6.484 ; ayglue:shrieker|YM2149:digeridoo|reg[0][2]  ; ayglue:shrieker|YM2149:digeridoo|tone_gen_op[1]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; 0.003      ; 7.525      ;
; -6.468 ; ayglue:shrieker|YM2149:digeridoo|reg[11][0] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[1]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.503      ;
; -6.468 ; ayglue:shrieker|YM2149:digeridoo|reg[11][0] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[2]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.503      ;
; -6.468 ; ayglue:shrieker|YM2149:digeridoo|reg[11][0] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[3]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.503      ;
; -6.468 ; ayglue:shrieker|YM2149:digeridoo|reg[11][0] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[4]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.503      ;
; -6.468 ; ayglue:shrieker|YM2149:digeridoo|reg[11][0] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[5]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.503      ;
; -6.468 ; ayglue:shrieker|YM2149:digeridoo|reg[11][0] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[6]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.503      ;
; -6.468 ; ayglue:shrieker|YM2149:digeridoo|reg[11][0] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[7]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.503      ;
; -6.468 ; ayglue:shrieker|YM2149:digeridoo|reg[11][0] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[8]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.503      ;
; -6.468 ; ayglue:shrieker|YM2149:digeridoo|reg[11][0] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[9]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.503      ;
; -6.468 ; ayglue:shrieker|YM2149:digeridoo|reg[11][0] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[10] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.503      ;
; -6.468 ; ayglue:shrieker|YM2149:digeridoo|reg[11][0] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[11] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.503      ;
; -6.468 ; ayglue:shrieker|YM2149:digeridoo|reg[11][0] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[12] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.503      ;
; -6.468 ; ayglue:shrieker|YM2149:digeridoo|reg[11][0] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[13] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.503      ;
; -6.468 ; ayglue:shrieker|YM2149:digeridoo|reg[11][0] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[14] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.503      ;
; -6.468 ; ayglue:shrieker|YM2149:digeridoo|reg[11][0] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[15] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.503      ;
; -6.427 ; ayglue:shrieker|YM2149:digeridoo|reg[0][5]  ; ayglue:shrieker|YM2149:digeridoo|tone_gen_op[1]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; 0.004      ; 7.469      ;
; -6.408 ; ayglue:shrieker|YM2149:digeridoo|reg[0][0]  ; ayglue:shrieker|YM2149:digeridoo|tone_gen_op[1]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; 0.001      ; 7.447      ;
; -6.365 ; ayglue:shrieker|YM2149:digeridoo|reg[0][1]  ; ayglue:shrieker|YM2149:digeridoo|tone_gen_op[1]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; 0.003      ; 7.406      ;
; -6.339 ; ayglue:shrieker|YM2149:digeridoo|reg[11][0] ; ayglue:shrieker|YM2149:digeridoo|env_ena         ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.002     ; 7.375      ;
; -6.324 ; ayglue:shrieker|YM2149:digeridoo|reg[0][4]  ; ayglue:shrieker|YM2149:digeridoo|tone_gen_op[1]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; 0.003      ; 7.365      ;
; -6.292 ; ayglue:shrieker|YM2149:digeridoo|reg[11][0] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[0]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.327      ;
; -6.181 ; ayglue:shrieker|YM2149:digeridoo|reg[12][6] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[1]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.216      ;
; -6.181 ; ayglue:shrieker|YM2149:digeridoo|reg[12][6] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[2]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.216      ;
; -6.181 ; ayglue:shrieker|YM2149:digeridoo|reg[12][6] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[3]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.216      ;
; -6.181 ; ayglue:shrieker|YM2149:digeridoo|reg[12][6] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[4]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.216      ;
; -6.181 ; ayglue:shrieker|YM2149:digeridoo|reg[12][6] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[5]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.216      ;
; -6.181 ; ayglue:shrieker|YM2149:digeridoo|reg[12][6] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[6]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.216      ;
; -6.181 ; ayglue:shrieker|YM2149:digeridoo|reg[12][6] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[7]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.216      ;
; -6.181 ; ayglue:shrieker|YM2149:digeridoo|reg[12][6] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[8]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.216      ;
; -6.181 ; ayglue:shrieker|YM2149:digeridoo|reg[12][6] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[9]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.216      ;
; -6.181 ; ayglue:shrieker|YM2149:digeridoo|reg[12][6] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[10] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.216      ;
; -6.181 ; ayglue:shrieker|YM2149:digeridoo|reg[12][6] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[11] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.216      ;
; -6.181 ; ayglue:shrieker|YM2149:digeridoo|reg[12][6] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[12] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.216      ;
; -6.181 ; ayglue:shrieker|YM2149:digeridoo|reg[12][6] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[13] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.216      ;
; -6.181 ; ayglue:shrieker|YM2149:digeridoo|reg[12][6] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[14] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.216      ;
; -6.181 ; ayglue:shrieker|YM2149:digeridoo|reg[12][6] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[15] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.216      ;
; -6.177 ; ayglue:shrieker|YM2149:digeridoo|reg[0][7]  ; ayglue:shrieker|YM2149:digeridoo|tone_gen_op[1]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; 0.004      ; 7.219      ;
; -6.107 ; ayglue:shrieker|YM2149:digeridoo|reg[11][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[1]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.142      ;
; -6.107 ; ayglue:shrieker|YM2149:digeridoo|reg[11][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[2]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.142      ;
; -6.107 ; ayglue:shrieker|YM2149:digeridoo|reg[11][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[3]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.142      ;
; -6.107 ; ayglue:shrieker|YM2149:digeridoo|reg[11][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[4]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.142      ;
; -6.107 ; ayglue:shrieker|YM2149:digeridoo|reg[11][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[5]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.142      ;
; -6.107 ; ayglue:shrieker|YM2149:digeridoo|reg[11][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[6]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.142      ;
; -6.107 ; ayglue:shrieker|YM2149:digeridoo|reg[11][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[7]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.142      ;
; -6.107 ; ayglue:shrieker|YM2149:digeridoo|reg[11][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[8]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.142      ;
; -6.107 ; ayglue:shrieker|YM2149:digeridoo|reg[11][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[9]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.142      ;
; -6.107 ; ayglue:shrieker|YM2149:digeridoo|reg[11][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[10] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.142      ;
; -6.107 ; ayglue:shrieker|YM2149:digeridoo|reg[11][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[11] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.142      ;
; -6.107 ; ayglue:shrieker|YM2149:digeridoo|reg[11][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[12] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.142      ;
; -6.107 ; ayglue:shrieker|YM2149:digeridoo|reg[11][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[13] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.142      ;
; -6.107 ; ayglue:shrieker|YM2149:digeridoo|reg[11][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[14] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.142      ;
; -6.107 ; ayglue:shrieker|YM2149:digeridoo|reg[11][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[15] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.142      ;
; -6.101 ; ayglue:shrieker|YM2149:digeridoo|reg[0][6]  ; ayglue:shrieker|YM2149:digeridoo|tone_gen_op[1]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; 0.001      ; 7.140      ;
; -6.082 ; ayglue:shrieker|YM2149:digeridoo|reg[11][4] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[1]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.004     ; 7.116      ;
; -6.082 ; ayglue:shrieker|YM2149:digeridoo|reg[11][4] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[2]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.004     ; 7.116      ;
; -6.082 ; ayglue:shrieker|YM2149:digeridoo|reg[11][4] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[3]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.004     ; 7.116      ;
; -6.082 ; ayglue:shrieker|YM2149:digeridoo|reg[11][4] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[4]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.004     ; 7.116      ;
; -6.082 ; ayglue:shrieker|YM2149:digeridoo|reg[11][4] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[5]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.004     ; 7.116      ;
; -6.082 ; ayglue:shrieker|YM2149:digeridoo|reg[11][4] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[6]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.004     ; 7.116      ;
; -6.082 ; ayglue:shrieker|YM2149:digeridoo|reg[11][4] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[7]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.004     ; 7.116      ;
; -6.082 ; ayglue:shrieker|YM2149:digeridoo|reg[11][4] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[8]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.004     ; 7.116      ;
; -6.082 ; ayglue:shrieker|YM2149:digeridoo|reg[11][4] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[9]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.004     ; 7.116      ;
; -6.082 ; ayglue:shrieker|YM2149:digeridoo|reg[11][4] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[10] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.004     ; 7.116      ;
; -6.082 ; ayglue:shrieker|YM2149:digeridoo|reg[11][4] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[11] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.004     ; 7.116      ;
; -6.082 ; ayglue:shrieker|YM2149:digeridoo|reg[11][4] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[12] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.004     ; 7.116      ;
; -6.082 ; ayglue:shrieker|YM2149:digeridoo|reg[11][4] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[13] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.004     ; 7.116      ;
; -6.082 ; ayglue:shrieker|YM2149:digeridoo|reg[11][4] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[14] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.004     ; 7.116      ;
; -6.082 ; ayglue:shrieker|YM2149:digeridoo|reg[11][4] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[15] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.004     ; 7.116      ;
; -6.052 ; ayglue:shrieker|YM2149:digeridoo|reg[12][6] ; ayglue:shrieker|YM2149:digeridoo|env_ena         ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.002     ; 7.088      ;
; -6.022 ; ayglue:shrieker|YM2149:digeridoo|reg[11][2] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[1]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.057      ;
; -6.022 ; ayglue:shrieker|YM2149:digeridoo|reg[11][2] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[2]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.057      ;
; -6.022 ; ayglue:shrieker|YM2149:digeridoo|reg[11][2] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[3]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.057      ;
; -6.022 ; ayglue:shrieker|YM2149:digeridoo|reg[11][2] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[4]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.057      ;
; -6.022 ; ayglue:shrieker|YM2149:digeridoo|reg[11][2] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[5]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.057      ;
; -6.022 ; ayglue:shrieker|YM2149:digeridoo|reg[11][2] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[6]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.057      ;
; -6.022 ; ayglue:shrieker|YM2149:digeridoo|reg[11][2] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[7]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.057      ;
; -6.022 ; ayglue:shrieker|YM2149:digeridoo|reg[11][2] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[8]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.057      ;
; -6.022 ; ayglue:shrieker|YM2149:digeridoo|reg[11][2] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[9]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.057      ;
; -6.022 ; ayglue:shrieker|YM2149:digeridoo|reg[11][2] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[10] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.057      ;
; -6.022 ; ayglue:shrieker|YM2149:digeridoo|reg[11][2] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[11] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.057      ;
; -6.022 ; ayglue:shrieker|YM2149:digeridoo|reg[11][2] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[12] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.057      ;
; -6.022 ; ayglue:shrieker|YM2149:digeridoo|reg[11][2] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[13] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.057      ;
; -6.022 ; ayglue:shrieker|YM2149:digeridoo|reg[11][2] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[14] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.057      ;
; -6.022 ; ayglue:shrieker|YM2149:digeridoo|reg[11][2] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[15] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 7.057      ;
; -6.011 ; ayglue:shrieker|YM2149:digeridoo|reg[12][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[1]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.004     ; 7.045      ;
; -6.011 ; ayglue:shrieker|YM2149:digeridoo|reg[12][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[2]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.004     ; 7.045      ;
; -6.011 ; ayglue:shrieker|YM2149:digeridoo|reg[12][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[3]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.004     ; 7.045      ;
; -6.011 ; ayglue:shrieker|YM2149:digeridoo|reg[12][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[4]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.004     ; 7.045      ;
; -6.011 ; ayglue:shrieker|YM2149:digeridoo|reg[12][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[5]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.004     ; 7.045      ;
; -6.011 ; ayglue:shrieker|YM2149:digeridoo|reg[12][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[6]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.004     ; 7.045      ;
; -6.011 ; ayglue:shrieker|YM2149:digeridoo|reg[12][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[7]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.004     ; 7.045      ;
; -6.011 ; ayglue:shrieker|YM2149:digeridoo|reg[12][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[8]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.004     ; 7.045      ;
; -6.011 ; ayglue:shrieker|YM2149:digeridoo|reg[12][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[9]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.004     ; 7.045      ;
; -6.011 ; ayglue:shrieker|YM2149:digeridoo|reg[12][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[10] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.004     ; 7.045      ;
; -6.011 ; ayglue:shrieker|YM2149:digeridoo|reg[12][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[11] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.004     ; 7.045      ;
; -6.011 ; ayglue:shrieker|YM2149:digeridoo|reg[12][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[12] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.004     ; 7.045      ;
; -6.011 ; ayglue:shrieker|YM2149:digeridoo|reg[12][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[13] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.004     ; 7.045      ;
; -6.011 ; ayglue:shrieker|YM2149:digeridoo|reg[12][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[14] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.004     ; 7.045      ;
+--------+---------------------------------------------+--------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'I2C_AV_Config:u7|mI2C_CTRL_CLK'                                                                                                                                                               ;
+--------+--------------------------------------------------+-------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                   ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -3.764 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_AV_Config:u7|I2C_Controller:u0|SDO    ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 4.802      ;
; -3.404 ; I2C_AV_Config:u7|I2C_Controller:u0|SD[0]         ; I2C_AV_Config:u7|I2C_Controller:u0|SDO    ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 4.441      ;
; -3.392 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u7|I2C_Controller:u0|SDO    ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 4.430      ;
; -3.132 ; I2C_AV_Config:u7|I2C_Controller:u0|SD[10]        ; I2C_AV_Config:u7|I2C_Controller:u0|SDO    ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 4.169      ;
; -2.832 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u7|I2C_Controller:u0|SDO    ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.870      ;
; -2.721 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u7|I2C_Controller:u0|SDO    ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.759      ;
; -2.664 ; I2C_AV_Config:u7|I2C_Controller:u0|SD[4]         ; I2C_AV_Config:u7|I2C_Controller:u0|SDO    ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 3.701      ;
; -2.613 ; I2C_AV_Config:u7|I2C_Controller:u0|SD[11]        ; I2C_AV_Config:u7|I2C_Controller:u0|SDO    ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 3.650      ;
; -2.608 ; I2C_AV_Config:u7|I2C_Controller:u0|SDO           ; I2C_AV_Config:u7|I2C_Controller:u0|SDO    ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.646      ;
; -2.543 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[12] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.582      ;
; -2.543 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[2]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.582      ;
; -2.543 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[9]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.582      ;
; -2.543 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[1]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.582      ;
; -2.543 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[11] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.582      ;
; -2.543 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[10] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.582      ;
; -2.543 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[3]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.582      ;
; -2.543 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[4]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.582      ;
; -2.543 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[7]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.582      ;
; -2.543 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[0]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.582      ;
; -2.543 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[5]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.582      ;
; -2.518 ; I2C_AV_Config:u7|I2C_Controller:u0|SD[9]         ; I2C_AV_Config:u7|I2C_Controller:u0|SDO    ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 3.555      ;
; -2.502 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[12] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.541      ;
; -2.502 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[2]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.541      ;
; -2.502 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[9]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.541      ;
; -2.502 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[1]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.541      ;
; -2.502 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[11] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.541      ;
; -2.502 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[10] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.541      ;
; -2.502 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[3]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.541      ;
; -2.502 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[4]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.541      ;
; -2.502 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[7]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.541      ;
; -2.502 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[0]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.541      ;
; -2.502 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[5]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.541      ;
; -2.489 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u7|I2C_Controller:u0|SDO    ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.527      ;
; -2.458 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_AV_Config:u7|I2C_Controller:u0|SDO    ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.496      ;
; -2.406 ; I2C_AV_Config:u7|LUT_INDEX[1]                    ; I2C_AV_Config:u7|mI2C_DATA[12]            ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.009     ; 3.435      ;
; -2.406 ; I2C_AV_Config:u7|LUT_INDEX[1]                    ; I2C_AV_Config:u7|mI2C_DATA[2]             ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.009     ; 3.435      ;
; -2.406 ; I2C_AV_Config:u7|LUT_INDEX[1]                    ; I2C_AV_Config:u7|mI2C_DATA[9]             ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.009     ; 3.435      ;
; -2.406 ; I2C_AV_Config:u7|LUT_INDEX[1]                    ; I2C_AV_Config:u7|mI2C_DATA[1]             ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.009     ; 3.435      ;
; -2.406 ; I2C_AV_Config:u7|LUT_INDEX[1]                    ; I2C_AV_Config:u7|mI2C_DATA[11]            ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.009     ; 3.435      ;
; -2.406 ; I2C_AV_Config:u7|LUT_INDEX[1]                    ; I2C_AV_Config:u7|mI2C_DATA[10]            ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.009     ; 3.435      ;
; -2.406 ; I2C_AV_Config:u7|LUT_INDEX[1]                    ; I2C_AV_Config:u7|mI2C_DATA[3]             ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.009     ; 3.435      ;
; -2.406 ; I2C_AV_Config:u7|LUT_INDEX[1]                    ; I2C_AV_Config:u7|mI2C_DATA[4]             ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.009     ; 3.435      ;
; -2.406 ; I2C_AV_Config:u7|LUT_INDEX[1]                    ; I2C_AV_Config:u7|mI2C_DATA[7]             ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.009     ; 3.435      ;
; -2.406 ; I2C_AV_Config:u7|LUT_INDEX[1]                    ; I2C_AV_Config:u7|mI2C_DATA[0]             ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.009     ; 3.435      ;
; -2.406 ; I2C_AV_Config:u7|LUT_INDEX[1]                    ; I2C_AV_Config:u7|mI2C_DATA[5]             ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.009     ; 3.435      ;
; -2.331 ; I2C_AV_Config:u7|LUT_INDEX[1]                    ; I2C_AV_Config:u7|mSetup_ST.01             ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.369      ;
; -2.331 ; I2C_AV_Config:u7|LUT_INDEX[1]                    ; I2C_AV_Config:u7|mSetup_ST.00             ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.369      ;
; -2.331 ; I2C_AV_Config:u7|LUT_INDEX[1]                    ; I2C_AV_Config:u7|mSetup_ST.10             ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.369      ;
; -2.331 ; I2C_AV_Config:u7|LUT_INDEX[1]                    ; I2C_AV_Config:u7|mI2C_GO                  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.369      ;
; -2.330 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[12] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.369      ;
; -2.330 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[2]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.369      ;
; -2.330 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[9]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.369      ;
; -2.330 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[1]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.369      ;
; -2.330 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[11] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.369      ;
; -2.330 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[10] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.369      ;
; -2.330 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[3]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.369      ;
; -2.330 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[4]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.369      ;
; -2.330 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[7]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.369      ;
; -2.330 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[0]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.369      ;
; -2.330 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[5]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.369      ;
; -2.312 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[12] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.351      ;
; -2.312 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[2]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.351      ;
; -2.312 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[9]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.351      ;
; -2.312 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[1]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.351      ;
; -2.312 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[11] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.351      ;
; -2.312 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[10] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.351      ;
; -2.312 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[3]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.351      ;
; -2.312 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[4]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.351      ;
; -2.312 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[7]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.351      ;
; -2.312 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[0]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.351      ;
; -2.312 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[5]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.351      ;
; -2.296 ; I2C_AV_Config:u7|I2C_Controller:u0|SD[7]         ; I2C_AV_Config:u7|I2C_Controller:u0|SDO    ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 3.333      ;
; -2.274 ; I2C_AV_Config:u7|LUT_INDEX[0]                    ; I2C_AV_Config:u7|mI2C_DATA[12]            ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.009     ; 3.303      ;
; -2.274 ; I2C_AV_Config:u7|LUT_INDEX[0]                    ; I2C_AV_Config:u7|mI2C_DATA[2]             ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.009     ; 3.303      ;
; -2.274 ; I2C_AV_Config:u7|LUT_INDEX[0]                    ; I2C_AV_Config:u7|mI2C_DATA[9]             ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.009     ; 3.303      ;
; -2.274 ; I2C_AV_Config:u7|LUT_INDEX[0]                    ; I2C_AV_Config:u7|mI2C_DATA[1]             ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.009     ; 3.303      ;
; -2.274 ; I2C_AV_Config:u7|LUT_INDEX[0]                    ; I2C_AV_Config:u7|mI2C_DATA[11]            ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.009     ; 3.303      ;
; -2.274 ; I2C_AV_Config:u7|LUT_INDEX[0]                    ; I2C_AV_Config:u7|mI2C_DATA[10]            ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.009     ; 3.303      ;
; -2.274 ; I2C_AV_Config:u7|LUT_INDEX[0]                    ; I2C_AV_Config:u7|mI2C_DATA[3]             ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.009     ; 3.303      ;
; -2.274 ; I2C_AV_Config:u7|LUT_INDEX[0]                    ; I2C_AV_Config:u7|mI2C_DATA[4]             ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.009     ; 3.303      ;
; -2.274 ; I2C_AV_Config:u7|LUT_INDEX[0]                    ; I2C_AV_Config:u7|mI2C_DATA[7]             ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.009     ; 3.303      ;
; -2.274 ; I2C_AV_Config:u7|LUT_INDEX[0]                    ; I2C_AV_Config:u7|mI2C_DATA[0]             ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.009     ; 3.303      ;
; -2.274 ; I2C_AV_Config:u7|LUT_INDEX[0]                    ; I2C_AV_Config:u7|mI2C_DATA[5]             ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.009     ; 3.303      ;
; -2.221 ; I2C_AV_Config:u7|LUT_INDEX[1]                    ; I2C_AV_Config:u7|LUT_INDEX[1]             ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.259      ;
; -2.218 ; I2C_AV_Config:u7|LUT_INDEX[1]                    ; I2C_AV_Config:u7|LUT_INDEX[0]             ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.256      ;
; -2.199 ; I2C_AV_Config:u7|LUT_INDEX[0]                    ; I2C_AV_Config:u7|mSetup_ST.01             ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.237      ;
; -2.199 ; I2C_AV_Config:u7|LUT_INDEX[0]                    ; I2C_AV_Config:u7|mSetup_ST.00             ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.237      ;
; -2.199 ; I2C_AV_Config:u7|LUT_INDEX[0]                    ; I2C_AV_Config:u7|mSetup_ST.10             ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.237      ;
; -2.199 ; I2C_AV_Config:u7|LUT_INDEX[0]                    ; I2C_AV_Config:u7|mI2C_GO                  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.237      ;
; -2.193 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[12] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.232      ;
; -2.193 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[2]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.232      ;
; -2.193 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[9]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.232      ;
; -2.193 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[1]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.232      ;
; -2.193 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[11] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.232      ;
; -2.193 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[10] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.232      ;
; -2.193 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[3]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.232      ;
; -2.193 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[4]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.232      ;
; -2.193 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[7]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.232      ;
; -2.193 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[0]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.232      ;
; -2.193 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[5]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.232      ;
+--------+--------------------------------------------------+-------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clockster:clockmaker|cophacc[15]'                                                                                                                                                                              ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -2.368 ; soundcodec:soundnik|pulses_sample[3][4]             ; soundcodec:soundnik|sum[7]                          ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 3.406      ;
; -2.335 ; soundcodec:soundnik|pulses_sample[2][4]             ; soundcodec:soundnik|sum[7]                          ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 3.373      ;
; -2.322 ; soundcodec:soundnik|decimator[4]                    ; soundcodec:soundnik|pulses_sample[0][4]             ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 3.361      ;
; -2.322 ; soundcodec:soundnik|decimator[4]                    ; soundcodec:soundnik|pulses_sample[1][4]             ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 3.361      ;
; -2.322 ; soundcodec:soundnik|decimator[4]                    ; soundcodec:soundnik|pulses_sample[2][4]             ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 3.361      ;
; -2.322 ; soundcodec:soundnik|decimator[4]                    ; soundcodec:soundnik|pulses_sample[3][4]             ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 3.361      ;
; -2.322 ; soundcodec:soundnik|decimator[4]                    ; soundcodec:soundnik|sum[4]                          ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 3.361      ;
; -2.322 ; soundcodec:soundnik|decimator[4]                    ; soundcodec:soundnik|pulses_sample[0][5]             ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 3.361      ;
; -2.322 ; soundcodec:soundnik|decimator[4]                    ; soundcodec:soundnik|pulses_sample[1][5]             ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 3.361      ;
; -2.322 ; soundcodec:soundnik|decimator[4]                    ; soundcodec:soundnik|pulses_sample[2][5]             ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 3.361      ;
; -2.322 ; soundcodec:soundnik|decimator[4]                    ; soundcodec:soundnik|pulses_sample[3][5]             ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 3.361      ;
; -2.322 ; soundcodec:soundnik|decimator[4]                    ; soundcodec:soundnik|sum[5]                          ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 3.361      ;
; -2.322 ; soundcodec:soundnik|decimator[4]                    ; soundcodec:soundnik|sum[6]                          ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 3.361      ;
; -2.322 ; soundcodec:soundnik|decimator[4]                    ; soundcodec:soundnik|sum[7]                          ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 3.361      ;
; -2.289 ; soundcodec:soundnik|pulses_sample[1][5]             ; soundcodec:soundnik|sum[7]                          ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 3.327      ;
; -2.288 ; soundcodec:soundnik|pulses_sample[3][4]             ; soundcodec:soundnik|sum[6]                          ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 3.326      ;
; -2.255 ; soundcodec:soundnik|pulses_sample[2][4]             ; soundcodec:soundnik|sum[6]                          ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 3.293      ;
; -2.177 ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[2] ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[0] ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 3.215      ;
; -2.177 ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[2] ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[1] ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 3.215      ;
; -2.177 ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[2] ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[2] ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 3.215      ;
; -2.177 ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[2] ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[4] ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 3.215      ;
; -2.177 ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[2] ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[5] ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 3.215      ;
; -2.177 ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[2] ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[6] ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 3.215      ;
; -2.177 ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[2] ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[7] ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 3.215      ;
; -2.177 ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[2] ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[8] ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 3.215      ;
; -2.177 ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[2] ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[3] ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 3.215      ;
; -2.167 ; soundcodec:soundnik|sum[7]                          ; soundcodec:soundnik|ma_pulse[14]                    ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 3.205      ;
; -2.126 ; soundcodec:soundnik|decimator[7]                    ; soundcodec:soundnik|pulses_sample[0][4]             ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 3.165      ;
; -2.126 ; soundcodec:soundnik|decimator[7]                    ; soundcodec:soundnik|pulses_sample[1][4]             ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 3.165      ;
; -2.126 ; soundcodec:soundnik|decimator[7]                    ; soundcodec:soundnik|pulses_sample[2][4]             ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 3.165      ;
; -2.126 ; soundcodec:soundnik|decimator[7]                    ; soundcodec:soundnik|pulses_sample[3][4]             ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 3.165      ;
; -2.126 ; soundcodec:soundnik|decimator[7]                    ; soundcodec:soundnik|sum[4]                          ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 3.165      ;
; -2.126 ; soundcodec:soundnik|decimator[7]                    ; soundcodec:soundnik|pulses_sample[0][5]             ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 3.165      ;
; -2.126 ; soundcodec:soundnik|decimator[7]                    ; soundcodec:soundnik|pulses_sample[1][5]             ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 3.165      ;
; -2.126 ; soundcodec:soundnik|decimator[7]                    ; soundcodec:soundnik|pulses_sample[2][5]             ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 3.165      ;
; -2.126 ; soundcodec:soundnik|decimator[7]                    ; soundcodec:soundnik|pulses_sample[3][5]             ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 3.165      ;
; -2.126 ; soundcodec:soundnik|decimator[7]                    ; soundcodec:soundnik|sum[5]                          ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 3.165      ;
; -2.126 ; soundcodec:soundnik|decimator[7]                    ; soundcodec:soundnik|sum[6]                          ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 3.165      ;
; -2.126 ; soundcodec:soundnik|decimator[7]                    ; soundcodec:soundnik|sum[7]                          ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 3.165      ;
; -2.013 ; soundcodec:soundnik|pulses_sample[0][5]             ; soundcodec:soundnik|sum[7]                          ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 3.051      ;
; -2.003 ; soundcodec:soundnik|pulses_sample[3][5]             ; soundcodec:soundnik|sum[7]                          ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 3.041      ;
; -1.987 ; soundcodec:soundnik|decimator[6]                    ; soundcodec:soundnik|pulses_sample[0][4]             ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 3.026      ;
; -1.987 ; soundcodec:soundnik|decimator[6]                    ; soundcodec:soundnik|pulses_sample[1][4]             ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 3.026      ;
; -1.987 ; soundcodec:soundnik|decimator[6]                    ; soundcodec:soundnik|pulses_sample[2][4]             ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 3.026      ;
; -1.987 ; soundcodec:soundnik|decimator[6]                    ; soundcodec:soundnik|pulses_sample[3][4]             ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 3.026      ;
; -1.987 ; soundcodec:soundnik|decimator[6]                    ; soundcodec:soundnik|sum[4]                          ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 3.026      ;
; -1.987 ; soundcodec:soundnik|decimator[6]                    ; soundcodec:soundnik|pulses_sample[0][5]             ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 3.026      ;
; -1.987 ; soundcodec:soundnik|decimator[6]                    ; soundcodec:soundnik|pulses_sample[1][5]             ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 3.026      ;
; -1.987 ; soundcodec:soundnik|decimator[6]                    ; soundcodec:soundnik|pulses_sample[2][5]             ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 3.026      ;
; -1.987 ; soundcodec:soundnik|decimator[6]                    ; soundcodec:soundnik|pulses_sample[3][5]             ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 3.026      ;
; -1.987 ; soundcodec:soundnik|decimator[6]                    ; soundcodec:soundnik|sum[5]                          ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 3.026      ;
; -1.987 ; soundcodec:soundnik|decimator[6]                    ; soundcodec:soundnik|sum[6]                          ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 3.026      ;
; -1.987 ; soundcodec:soundnik|decimator[6]                    ; soundcodec:soundnik|sum[7]                          ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 3.026      ;
; -1.977 ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[0] ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[0] ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 3.015      ;
; -1.977 ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[0] ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[1] ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 3.015      ;
; -1.977 ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[0] ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[2] ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 3.015      ;
; -1.977 ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[0] ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[4] ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 3.015      ;
; -1.977 ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[0] ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[5] ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 3.015      ;
; -1.977 ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[0] ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[6] ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 3.015      ;
; -1.977 ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[0] ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[7] ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 3.015      ;
; -1.977 ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[0] ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[8] ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 3.015      ;
; -1.977 ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[0] ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[3] ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 3.015      ;
; -1.900 ; soundcodec:soundnik|pulses_sample[0][4]             ; soundcodec:soundnik|sum[7]                          ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 2.938      ;
; -1.858 ; soundcodec:soundnik|pulses_sample[1][5]             ; soundcodec:soundnik|sum[6]                          ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 2.896      ;
; -1.855 ; soundcodec:soundnik|pulses_sample[3][4]             ; soundcodec:soundnik|sum[5]                          ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 2.893      ;
; -1.847 ; soundcodec:soundnik|pulses_sample[3][5]             ; soundcodec:soundnik|sum[6]                          ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 2.885      ;
; -1.833 ; soundcodec:soundnik|pulses_sample[1][4]             ; soundcodec:soundnik|sum[7]                          ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 2.871      ;
; -1.825 ; soundcodec:soundnik|decimator[5]                    ; soundcodec:soundnik|pulses_sample[0][4]             ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 2.864      ;
; -1.825 ; soundcodec:soundnik|decimator[5]                    ; soundcodec:soundnik|pulses_sample[1][4]             ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 2.864      ;
; -1.825 ; soundcodec:soundnik|decimator[5]                    ; soundcodec:soundnik|pulses_sample[2][4]             ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 2.864      ;
; -1.825 ; soundcodec:soundnik|decimator[5]                    ; soundcodec:soundnik|pulses_sample[3][4]             ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 2.864      ;
; -1.825 ; soundcodec:soundnik|decimator[5]                    ; soundcodec:soundnik|sum[4]                          ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 2.864      ;
; -1.825 ; soundcodec:soundnik|decimator[5]                    ; soundcodec:soundnik|pulses_sample[0][5]             ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 2.864      ;
; -1.825 ; soundcodec:soundnik|decimator[5]                    ; soundcodec:soundnik|pulses_sample[1][5]             ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 2.864      ;
; -1.825 ; soundcodec:soundnik|decimator[5]                    ; soundcodec:soundnik|pulses_sample[2][5]             ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 2.864      ;
; -1.825 ; soundcodec:soundnik|decimator[5]                    ; soundcodec:soundnik|pulses_sample[3][5]             ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 2.864      ;
; -1.825 ; soundcodec:soundnik|decimator[5]                    ; soundcodec:soundnik|sum[5]                          ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 2.864      ;
; -1.825 ; soundcodec:soundnik|decimator[5]                    ; soundcodec:soundnik|sum[6]                          ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 2.864      ;
; -1.825 ; soundcodec:soundnik|decimator[5]                    ; soundcodec:soundnik|sum[7]                          ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 2.864      ;
; -1.822 ; soundcodec:soundnik|pulses_sample[2][4]             ; soundcodec:soundnik|sum[5]                          ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 2.860      ;
; -1.794 ; soundcodec:soundnik|decimator[0]                    ; soundcodec:soundnik|pulses_sample[0][4]             ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 2.833      ;
; -1.794 ; soundcodec:soundnik|decimator[0]                    ; soundcodec:soundnik|pulses_sample[1][4]             ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 2.833      ;
; -1.794 ; soundcodec:soundnik|decimator[0]                    ; soundcodec:soundnik|pulses_sample[2][4]             ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 2.833      ;
; -1.794 ; soundcodec:soundnik|decimator[0]                    ; soundcodec:soundnik|pulses_sample[3][4]             ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 2.833      ;
; -1.794 ; soundcodec:soundnik|decimator[0]                    ; soundcodec:soundnik|sum[4]                          ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 2.833      ;
; -1.794 ; soundcodec:soundnik|decimator[0]                    ; soundcodec:soundnik|pulses_sample[0][5]             ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 2.833      ;
; -1.794 ; soundcodec:soundnik|decimator[0]                    ; soundcodec:soundnik|pulses_sample[1][5]             ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 2.833      ;
; -1.794 ; soundcodec:soundnik|decimator[0]                    ; soundcodec:soundnik|pulses_sample[2][5]             ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 2.833      ;
; -1.794 ; soundcodec:soundnik|decimator[0]                    ; soundcodec:soundnik|pulses_sample[3][5]             ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 2.833      ;
; -1.794 ; soundcodec:soundnik|decimator[0]                    ; soundcodec:soundnik|sum[5]                          ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 2.833      ;
; -1.794 ; soundcodec:soundnik|decimator[0]                    ; soundcodec:soundnik|sum[6]                          ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 2.833      ;
; -1.794 ; soundcodec:soundnik|decimator[0]                    ; soundcodec:soundnik|sum[7]                          ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 2.833      ;
; -1.772 ; soundcodec:soundnik|decimator[1]                    ; soundcodec:soundnik|pulses_sample[0][4]             ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 2.811      ;
; -1.772 ; soundcodec:soundnik|decimator[1]                    ; soundcodec:soundnik|pulses_sample[1][4]             ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 2.811      ;
; -1.772 ; soundcodec:soundnik|decimator[1]                    ; soundcodec:soundnik|pulses_sample[2][4]             ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 2.811      ;
; -1.772 ; soundcodec:soundnik|decimator[1]                    ; soundcodec:soundnik|pulses_sample[3][4]             ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 2.811      ;
; -1.772 ; soundcodec:soundnik|decimator[1]                    ; soundcodec:soundnik|sum[4]                          ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 2.811      ;
; -1.772 ; soundcodec:soundnik|decimator[1]                    ; soundcodec:soundnik|pulses_sample[0][5]             ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 2.811      ;
; -1.772 ; soundcodec:soundnik|decimator[1]                    ; soundcodec:soundnik|pulses_sample[1][5]             ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 2.811      ;
; -1.772 ; soundcodec:soundnik|decimator[1]                    ; soundcodec:soundnik|pulses_sample[2][5]             ; clockster:clockmaker|cophacc[15] ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 2.811      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'T8080se:CPU|WR_n'                                                                                                                                         ;
+--------+---------------------------------------------+----------------------+------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node              ; Launch Clock                       ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------+------------------------------------+------------------+--------------+------------+------------+
; -2.219 ; ayglue:shrieker|YM2149:digeridoo|addr[1]    ; ayglue:shrieker|q[6] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.202      ; 5.275      ;
; -2.141 ; ayglue:shrieker|YM2149:digeridoo|addr[1]    ; ayglue:shrieker|q[5] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.255      ; 5.255      ;
; -2.106 ; ayglue:shrieker|YM2149:digeridoo|addr[2]    ; ayglue:shrieker|q[6] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.202      ; 5.162      ;
; -2.028 ; ayglue:shrieker|YM2149:digeridoo|addr[2]    ; ayglue:shrieker|q[5] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.255      ; 5.142      ;
; -2.020 ; ayglue:shrieker|YM2149:digeridoo|reg[12][6] ; ayglue:shrieker|q[6] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.199      ; 5.073      ;
; -1.978 ; ayglue:shrieker|YM2149:digeridoo|addr[0]    ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.253      ; 5.043      ;
; -1.939 ; ayglue:shrieker|YM2149:digeridoo|addr[0]    ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.213      ; 5.011      ;
; -1.879 ; ayglue:shrieker|YM2149:digeridoo|addr[1]    ; ayglue:shrieker|q[7] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.386      ; 4.910      ;
; -1.831 ; ayglue:shrieker|YM2149:digeridoo|addr[1]    ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.215      ; 4.905      ;
; -1.826 ; ayglue:shrieker|YM2149:digeridoo|reg[4][6]  ; ayglue:shrieker|q[6] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.202      ; 4.882      ;
; -1.802 ; ayglue:shrieker|YM2149:digeridoo|addr[3]    ; ayglue:shrieker|q[6] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.202      ; 4.858      ;
; -1.791 ; ayglue:shrieker|YM2149:digeridoo|addr[3]    ; ayglue:shrieker|q[4] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.254      ; 4.857      ;
; -1.772 ; ayglue:shrieker|YM2149:digeridoo|addr[0]    ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.215      ; 4.846      ;
; -1.770 ; ayglue:shrieker|YM2149:digeridoo|addr[1]    ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.253      ; 4.835      ;
; -1.766 ; ayglue:shrieker|YM2149:digeridoo|addr[0]    ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.216      ; 4.802      ;
; -1.735 ; ayglue:shrieker|YM2149:digeridoo|addr[1]    ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.213      ; 4.807      ;
; -1.724 ; ayglue:shrieker|YM2149:digeridoo|addr[3]    ; ayglue:shrieker|q[5] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.255      ; 4.838      ;
; -1.706 ; ayglue:shrieker|YM2149:digeridoo|addr[2]    ; ayglue:shrieker|q[7] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.386      ; 4.737      ;
; -1.701 ; ayglue:shrieker|YM2149:digeridoo|reg[6][4]  ; ayglue:shrieker|q[4] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.254      ; 4.767      ;
; -1.694 ; ayglue:shrieker|YM2149:digeridoo|reg[4][7]  ; ayglue:shrieker|q[7] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.386      ; 4.725      ;
; -1.691 ; ayglue:shrieker|YM2149:digeridoo|reg[12][0] ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.209      ; 4.759      ;
; -1.625 ; ayglue:shrieker|YM2149:digeridoo|reg[4][0]  ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.211      ; 4.695      ;
; -1.618 ; ayglue:shrieker|YM2149:digeridoo|reg[2][3]  ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.219      ; 4.696      ;
; -1.607 ; ayglue:shrieker|YM2149:digeridoo|addr[1]    ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.216      ; 4.643      ;
; -1.577 ; ayglue:shrieker|YM2149:digeridoo|reg[0][3]  ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.215      ; 4.651      ;
; -1.559 ; ayglue:shrieker|YM2149:digeridoo|reg[6][2]  ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.216      ; 4.595      ;
; -1.556 ; ayglue:shrieker|YM2149:digeridoo|addr[0]    ; ayglue:shrieker|q[6] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.202      ; 4.612      ;
; -1.516 ; ayglue:shrieker|YM2149:digeridoo|reg[5][0]  ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.211      ; 4.586      ;
; -1.516 ; ayglue:shrieker|YM2149:digeridoo|addr[0]    ; ayglue:shrieker|q[7] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.386      ; 4.547      ;
; -1.506 ; ayglue:shrieker|YM2149:digeridoo|reg[9][2]  ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.214      ; 4.540      ;
; -1.493 ; ayglue:shrieker|YM2149:digeridoo|addr[2]    ; ayglue:shrieker|q[4] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.254      ; 4.559      ;
; -1.468 ; ayglue:shrieker|YM2149:digeridoo|reg[6][0]  ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.213      ; 4.540      ;
; -1.448 ; ayglue:shrieker|YM2149:digeridoo|reg[12][2] ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.213      ; 4.481      ;
; -1.439 ; ayglue:shrieker|YM2149:digeridoo|reg[7][7]  ; ayglue:shrieker|q[7] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.386      ; 4.470      ;
; -1.437 ; ayglue:shrieker|YM2149:digeridoo|addr[3]    ; ayglue:shrieker|q[7] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.386      ; 4.468      ;
; -1.431 ; ayglue:shrieker|YM2149:digeridoo|reg[2][4]  ; ayglue:shrieker|q[4] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.250      ; 4.493      ;
; -1.424 ; ayglue:shrieker|YM2149:digeridoo|reg[13][2] ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.217      ; 4.461      ;
; -1.392 ; ayglue:shrieker|YM2149:digeridoo|reg[10][1] ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.251      ; 4.455      ;
; -1.383 ; ayglue:shrieker|YM2149:digeridoo|reg[0][4]  ; ayglue:shrieker|q[4] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.254      ; 4.449      ;
; -1.304 ; ayglue:shrieker|YM2149:digeridoo|reg[4][5]  ; ayglue:shrieker|q[5] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.255      ; 4.418      ;
; -1.302 ; ayglue:shrieker|YM2149:digeridoo|reg[4][3]  ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.213      ; 4.374      ;
; -1.300 ; ayglue:shrieker|YM2149:digeridoo|reg[12][4] ; ayglue:shrieker|q[4] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.250      ; 4.362      ;
; -1.289 ; ayglue:shrieker|YM2149:digeridoo|addr[0]    ; ayglue:shrieker|q[5] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.255      ; 4.403      ;
; -1.288 ; ayglue:shrieker|YM2149:digeridoo|reg[5][3]  ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.213      ; 4.360      ;
; -1.284 ; ayglue:shrieker|YM2149:digeridoo|reg[8][4]  ; ayglue:shrieker|q[4] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.256      ; 4.352      ;
; -1.268 ; ayglue:shrieker|YM2149:digeridoo|reg[2][7]  ; ayglue:shrieker|q[7] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.390      ; 4.303      ;
; -1.243 ; ayglue:shrieker|YM2149:digeridoo|reg[12][3] ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.211      ; 4.313      ;
; -1.233 ; ayglue:shrieker|YM2149:digeridoo|reg[2][1]  ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.257      ; 4.302      ;
; -1.173 ; ayglue:shrieker|YM2149:digeridoo|reg[4][1]  ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.251      ; 4.236      ;
; -1.150 ; ayglue:shrieker|YM2149:digeridoo|reg[12][1] ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.249      ; 4.211      ;
; -1.149 ; ayglue:shrieker|YM2149:digeridoo|reg[2][0]  ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.217      ; 4.225      ;
; -1.128 ; ayglue:shrieker|YM2149:digeridoo|reg[7][7]  ; ayglue:shrieker|q[4] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.254      ; 4.194      ;
; -1.124 ; ayglue:shrieker|YM2149:digeridoo|reg[7][7]  ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.253      ; 4.189      ;
; -1.123 ; ayglue:shrieker|YM2149:digeridoo|reg[7][2]  ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.212      ; 4.155      ;
; -1.115 ; ayglue:shrieker|YM2149:digeridoo|reg[1][1]  ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.251      ; 4.178      ;
; -1.107 ; ayglue:shrieker|YM2149:digeridoo|reg[1][2]  ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.214      ; 4.141      ;
; -1.097 ; ayglue:shrieker|YM2149:digeridoo|reg[2][5]  ; ayglue:shrieker|q[5] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.259      ; 4.215      ;
; -1.085 ; ayglue:shrieker|YM2149:digeridoo|reg[7][7]  ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.213      ; 4.157      ;
; -1.079 ; ayglue:shrieker|YM2149:digeridoo|reg[1][0]  ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.211      ; 4.149      ;
; -1.060 ; ayglue:shrieker|YM2149:digeridoo|reg[11][3] ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.212      ; 4.131      ;
; -1.056 ; ayglue:shrieker|YM2149:digeridoo|reg[2][2]  ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.220      ; 4.096      ;
; -1.054 ; ayglue:shrieker|YM2149:digeridoo|reg[7][6]  ; ayglue:shrieker|q[6] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.200      ; 4.108      ;
; -1.052 ; ayglue:shrieker|YM2149:digeridoo|reg[3][1]  ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.257      ; 4.121      ;
; -1.009 ; ayglue:shrieker|YM2149:digeridoo|reg[0][0]  ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.211      ; 4.079      ;
; -0.962 ; ayglue:shrieker|YM2149:digeridoo|reg[10][0] ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.211      ; 4.032      ;
; -0.956 ; ayglue:shrieker|YM2149:digeridoo|reg[6][3]  ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.215      ; 4.030      ;
; -0.933 ; ayglue:shrieker|YM2149:digeridoo|reg[2][6]  ; ayglue:shrieker|q[6] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.206      ; 3.993      ;
; -0.922 ; ayglue:shrieker|YM2149:digeridoo|reg[3][2]  ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.220      ; 3.962      ;
; -0.900 ; ayglue:shrieker|YM2149:digeridoo|reg[7][6]  ; ayglue:shrieker|q[7] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.384      ; 3.929      ;
; -0.897 ; ayglue:shrieker|YM2149:digeridoo|reg[8][3]  ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.217      ; 3.973      ;
; -0.874 ; ayglue:shrieker|YM2149:digeridoo|reg[7][6]  ; ayglue:shrieker|q[4] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.252      ; 3.938      ;
; -0.870 ; ayglue:shrieker|YM2149:digeridoo|reg[0][5]  ; ayglue:shrieker|q[5] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.256      ; 3.985      ;
; -0.859 ; ayglue:shrieker|YM2149:digeridoo|addr[0]    ; ayglue:shrieker|q[4] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.254      ; 3.925      ;
; -0.854 ; ayglue:shrieker|YM2149:digeridoo|reg[8][2]  ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.218      ; 3.892      ;
; -0.841 ; ayglue:shrieker|YM2149:digeridoo|reg[7][3]  ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.212      ; 3.912      ;
; -0.837 ; ayglue:shrieker|YM2149:digeridoo|reg[11][2] ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.213      ; 3.870      ;
; -0.830 ; ayglue:shrieker|YM2149:digeridoo|reg[0][7]  ; ayglue:shrieker|q[7] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.387      ; 3.862      ;
; -0.816 ; ayglue:shrieker|YM2149:digeridoo|reg[4][4]  ; ayglue:shrieker|q[4] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.252      ; 3.880      ;
; -0.805 ; ayglue:shrieker|YM2149:digeridoo|reg[7][6]  ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.251      ; 3.868      ;
; -0.771 ; ayglue:shrieker|YM2149:digeridoo|reg[13][1] ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.254      ; 3.837      ;
; -0.766 ; ayglue:shrieker|YM2149:digeridoo|reg[13][0] ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.214      ; 3.839      ;
; -0.749 ; ayglue:shrieker|YM2149:digeridoo|reg[11][4] ; ayglue:shrieker|q[4] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.250      ; 3.811      ;
; -0.735 ; ayglue:shrieker|YM2149:digeridoo|reg[10][3] ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.213      ; 3.807      ;
; -0.725 ; ayglue:shrieker|YM2149:digeridoo|reg[7][7]  ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.216      ; 3.761      ;
; -0.718 ; ayglue:shrieker|YM2149:digeridoo|reg[7][6]  ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.211      ; 3.788      ;
; -0.712 ; ayglue:shrieker|YM2149:digeridoo|reg[11][1] ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.250      ; 3.774      ;
; -0.657 ; ayglue:shrieker|YM2149:digeridoo|reg[7][7]  ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.215      ; 3.731      ;
; -0.653 ; ayglue:shrieker|YM2149:digeridoo|addr[2]    ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.215      ; 3.727      ;
; -0.634 ; ayglue:shrieker|YM2149:digeridoo|reg[1][3]  ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.213      ; 3.706      ;
; -0.596 ; ayglue:shrieker|YM2149:digeridoo|reg[5][1]  ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.251      ; 3.659      ;
; -0.593 ; ayglue:shrieker|YM2149:digeridoo|reg[6][1]  ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.253      ; 3.658      ;
; -0.593 ; ayglue:shrieker|YM2149:digeridoo|addr[2]    ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.216      ; 3.629      ;
; -0.585 ; ayglue:shrieker|YM2149:digeridoo|reg[8][1]  ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.255      ; 3.652      ;
; -0.555 ; ayglue:shrieker|YM2149:digeridoo|reg[0][6]  ; ayglue:shrieker|q[6] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.200      ; 3.609      ;
; -0.549 ; ayglue:shrieker|YM2149:digeridoo|reg[5][2]  ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.214      ; 3.583      ;
; -0.535 ; ayglue:shrieker|YM2149:digeridoo|reg[7][5]  ; ayglue:shrieker|q[5] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.251      ; 3.645      ;
; -0.526 ; ayglue:shrieker|YM2149:digeridoo|addr[3]    ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.213      ; 3.598      ;
; -0.480 ; ayglue:shrieker|YM2149:digeridoo|reg[12][7] ; ayglue:shrieker|q[7] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.387      ; 3.512      ;
; -0.463 ; ayglue:shrieker|YM2149:digeridoo|reg[9][1]  ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.253      ; 3.528      ;
; -0.457 ; ayglue:shrieker|YM2149:digeridoo|reg[7][6]  ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 3.214      ; 3.491      ;
+--------+---------------------------------------------+----------------------+------------------------------------+------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'soundcodec:soundnik|audio_io:audioio|oAUD_BCK'                                                                                                                                                                                       ;
+--------+---------------------------------------------------+---------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -1.282 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[13] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 2.320      ;
; -1.228 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[14] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 2.266      ;
; -1.204 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[11] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 2.242      ;
; -1.019 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[8]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 2.057      ;
; -0.988 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[9]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 2.026      ;
; -0.959 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[11] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 1.997      ;
; -0.948 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[10] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 1.986      ;
; -0.941 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[12] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 1.979      ;
; -0.919 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 1.957      ;
; -0.918 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[15] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 1.956      ;
; -0.891 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[14] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 1.929      ;
; -0.890 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[13] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 1.928      ;
; -0.889 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[15] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 1.927      ;
; -0.788 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[12] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 1.826      ;
; -0.786 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[8]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 1.824      ;
; -0.784 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[15] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 1.822      ;
; -0.758 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[9]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 1.796      ;
; -0.748 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[14] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 1.786      ;
; -0.699 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[11] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 1.737      ;
; -0.694 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[13] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 1.732      ;
; -0.664 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[15] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 1.702      ;
; -0.642 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[8]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 1.680      ;
; -0.639 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[12] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 1.677      ;
; -0.630 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[10] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 1.668      ;
; -0.612 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[14] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 1.650      ;
; -0.612 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[9]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 1.650      ;
; -0.550 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[11] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 1.588      ;
; -0.545 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[13] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 1.583      ;
; -0.533 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 1.571      ;
; -0.533 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 1.571      ;
; -0.529 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 1.567      ;
; -0.406 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[12] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 1.444      ;
; -0.402 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[8]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 1.440      ;
; -0.394 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[10] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 1.432      ;
; -0.376 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[9]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 1.414      ;
; -0.262 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 1.300      ;
; -0.178 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[10] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 1.216      ;
; 0.087  ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.951      ;
; 0.088  ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.950      ;
; 0.307  ; soundcodec:soundnik|audio_io:audioio|inputbuf[13] ; soundcodec:soundnik|audio_io:audioio|inputbuf[13] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.731      ;
; 0.307  ; soundcodec:soundnik|audio_io:audioio|inputbuf[14] ; soundcodec:soundnik|audio_io:audioio|inputbuf[14] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.731      ;
; 0.307  ; soundcodec:soundnik|audio_io:audioio|inputbuf[11] ; soundcodec:soundnik|audio_io:audioio|inputbuf[11] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.731      ;
; 0.307  ; soundcodec:soundnik|audio_io:audioio|inputbuf[8]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[8]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.731      ;
; 0.307  ; soundcodec:soundnik|audio_io:audioio|inputbuf[9]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[9]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.731      ;
; 0.307  ; soundcodec:soundnik|audio_io:audioio|inputbuf[10] ; soundcodec:soundnik|audio_io:audioio|inputbuf[10] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.731      ;
; 0.307  ; soundcodec:soundnik|audio_io:audioio|inputbuf[12] ; soundcodec:soundnik|audio_io:audioio|inputbuf[12] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.731      ;
; 0.307  ; soundcodec:soundnik|audio_io:audioio|inputbuf[15] ; soundcodec:soundnik|audio_io:audioio|inputbuf[15] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.731      ;
; 0.307  ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.731      ;
; 0.307  ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.731      ;
; 0.307  ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.731      ;
+--------+---------------------------------------------------+---------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'TCK'                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------+---------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                 ; Launch Clock                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+---------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; -1.147 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; TCK                                                ; TCK         ; 1.000        ; 0.000      ; 2.185      ;
; -0.983 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; TCK                                                ; TCK         ; 1.000        ; 0.000      ; 2.021      ;
; -0.722 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; TCK                                                ; TCK         ; 1.000        ; 0.000      ; 1.760      ;
; -0.508 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]  ; TCK                                                ; TCK         ; 1.000        ; 0.000      ; 1.546      ;
; -0.481 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; TCK                                                ; TCK         ; 1.000        ; 0.000      ; 1.519      ;
; -0.376 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|oTxD_Done ; TCK                                                ; TCK         ; 1.000        ; 0.000      ; 1.414      ;
; -0.271 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|oTxD_Done ; TCK                                                ; TCK         ; 1.000        ; 0.000      ; 1.309      ;
; -0.217 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; TCK                                                ; TCK         ; 1.000        ; 0.000      ; 1.255      ;
; -0.214 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|oTxD_Done ; TCK                                                ; TCK         ; 1.000        ; 0.000      ; 1.252      ;
; 0.307  ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0]  ; TCK                                                ; TCK         ; 1.000        ; 0.000      ; 0.731      ;
; 0.307  ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]  ; TCK                                                ; TCK         ; 1.000        ; 0.000      ; 0.731      ;
; 0.307  ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; TCK                                                ; TCK         ; 1.000        ; 0.000      ; 0.731      ;
; 1.726  ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_DATA[1]      ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; TCK         ; 0.002        ; 4.477      ; 2.791      ;
; 1.933  ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_DATA[4]      ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; TCK         ; 0.002        ; 4.467      ; 2.574      ;
; 1.959  ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_DATA[5]      ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; TCK         ; 0.002        ; 4.467      ; 2.548      ;
; 2.042  ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_DATA[0]      ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; TCK         ; 0.002        ; 4.467      ; 2.465      ;
; 2.217  ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_DATA[2]      ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; TCK         ; 0.002        ; 4.477      ; 2.300      ;
; 2.362  ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_DATA[7]      ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; TCK         ; 0.002        ; 4.467      ; 2.145      ;
; 2.409  ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_DATA[6]      ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; TCK         ; 0.002        ; 4.467      ; 2.098      ;
; 2.578  ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_DATA[3]      ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; TCK         ; 0.002        ; 4.467      ; 1.929      ;
; 2.615  ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_Start        ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; TCK         ; 0.002        ; 4.476      ; 1.901      ;
; 2.632  ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_Start        ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; TCK         ; 0.002        ; 4.476      ; 1.884      ;
; 2.635  ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_Start        ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; TCK         ; 0.002        ; 4.476      ; 1.881      ;
; 2.998  ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_Start        ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; TCK         ; 0.002        ; 4.476      ; 1.518      ;
+--------+--------------------------------------------------------+---------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'jtag_top:tigertiger|USB_JTAG:u1|mTCK'                                                                                                                                                                                        ;
+--------+------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                                  ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -1.104 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[1] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 2.142      ;
; -1.104 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[2] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 2.142      ;
; -1.104 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[0] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 2.142      ;
; -1.104 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[3] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 2.142      ;
; -1.104 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[5] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 2.142      ;
; -1.104 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[6] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 2.142      ;
; -1.104 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[4] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 2.142      ;
; -1.104 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 2.142      ;
; -0.965 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[1] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 2.003      ;
; -0.965 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[2] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 2.003      ;
; -0.965 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[0] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 2.003      ;
; -0.965 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[3] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 2.003      ;
; -0.965 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[5] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 2.003      ;
; -0.965 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[6] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 2.003      ;
; -0.965 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[4] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 2.003      ;
; -0.965 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 2.003      ;
; -0.799 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[1] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 1.837      ;
; -0.799 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[2] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 1.837      ;
; -0.799 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[0] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 1.837      ;
; -0.799 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[3] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 1.837      ;
; -0.799 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[5] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 1.837      ;
; -0.799 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[6] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 1.837      ;
; -0.799 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[4] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 1.837      ;
; -0.799 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 1.837      ;
; -0.499 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2]     ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 1.537      ;
; -0.384 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_Ready   ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 1.422      ;
; -0.380 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2]     ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 1.418      ;
; -0.273 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1]     ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 1.311      ;
; -0.263 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_Ready   ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 1.301      ;
; -0.241 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[5] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[4] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.001      ; 1.280      ;
; -0.181 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_Ready   ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 1.219      ;
; -0.105 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[7] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[6] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.001      ; 1.144      ;
; -0.104 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[6] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[5] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.001      ; 1.143      ;
; -0.103 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[3] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[2] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.001      ; 1.142      ;
; -0.103 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[0] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.001      ; 1.142      ;
; -0.096 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[1] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.001      ; 1.135      ;
; -0.051 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[4] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[3] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.001      ; 1.090      ;
; -0.021 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[4] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[3]     ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 1.059      ;
; -0.020 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[6] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[5]     ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 1.058      ;
; -0.017 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[1]     ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 1.055      ;
; 0.127  ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[7] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[6]     ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.911      ;
; 0.127  ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[3] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[2]     ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.911      ;
; 0.130  ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[5] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[4]     ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.908      ;
; 0.307  ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0]     ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.731      ;
; 0.307  ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2]     ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.731      ;
; 0.307  ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1]     ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.731      ;
+--------+------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'soundcodec:soundnik|audio_io:audioio|LRCK_1X'                                                                                                                                                                                          ;
+--------+---------------------------------------------------+------------------------------------------------------+-----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                              ; Launch Clock                                  ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+------------------------------------------------------+-----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -1.072 ; soundcodec:soundnik|ma_pulse[12]                  ; soundcodec:soundnik|audio_io:audioio|pulsebuf[12]    ; clockster:clockmaker|cophacc[15]              ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 0.500        ; -0.326     ; 1.284      ;
; -1.072 ; soundcodec:soundnik|ma_pulse[14]                  ; soundcodec:soundnik|audio_io:audioio|pulsebuf[14]    ; clockster:clockmaker|cophacc[15]              ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 0.500        ; -0.326     ; 1.284      ;
; -0.843 ; soundcodec:soundnik|ma_pulse[13]                  ; soundcodec:soundnik|audio_io:audioio|pulsebuf[13]    ; clockster:clockmaker|cophacc[15]              ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 0.500        ; -0.326     ; 1.055      ;
; -0.843 ; soundcodec:soundnik|ma_pulse[11]                  ; soundcodec:soundnik|audio_io:audioio|pulsebuf[11]    ; clockster:clockmaker|cophacc[15]              ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 0.500        ; -0.326     ; 1.055      ;
; -0.835 ; soundcodec:soundnik|ma_pulse[8]                   ; soundcodec:soundnik|audio_io:audioio|pulsebuf[8]     ; clockster:clockmaker|cophacc[15]              ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 0.500        ; -0.326     ; 1.047      ;
; -0.834 ; soundcodec:soundnik|ma_pulse[7]                   ; soundcodec:soundnik|audio_io:audioio|pulsebuf[7]     ; clockster:clockmaker|cophacc[15]              ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 0.500        ; -0.325     ; 1.047      ;
; -0.699 ; soundcodec:soundnik|ma_pulse[9]                   ; soundcodec:soundnik|audio_io:audioio|pulsebuf[9]     ; clockster:clockmaker|cophacc[15]              ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 0.500        ; -0.326     ; 0.911      ;
; -0.694 ; soundcodec:soundnik|ma_pulse[10]                  ; soundcodec:soundnik|audio_io:audioio|pulsebuf[10]    ; clockster:clockmaker|cophacc[15]              ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 0.500        ; -0.326     ; 0.906      ;
; -0.690 ; soundcodec:soundnik|ma_pulse[6]                   ; soundcodec:soundnik|audio_io:audioio|pulsebuf[6]     ; clockster:clockmaker|cophacc[15]              ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 0.500        ; -0.325     ; 0.903      ;
; -0.687 ; soundcodec:soundnik|ma_pulse[5]                   ; soundcodec:soundnik|audio_io:audioio|pulsebuf[5]     ; clockster:clockmaker|cophacc[15]              ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 0.500        ; -0.325     ; 0.900      ;
; -0.017 ; soundcodec:soundnik|audio_io:audioio|inputbuf[11] ; soundcodec:soundnik|audio_io:audioio|inputsample[11] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 1.000        ; 0.341      ; 1.396      ;
; 0.108  ; soundcodec:soundnik|audio_io:audioio|inputbuf[8]  ; soundcodec:soundnik|audio_io:audioio|inputsample[8]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 1.000        ; 0.341      ; 1.271      ;
; 0.243  ; soundcodec:soundnik|audio_io:audioio|inputbuf[12] ; soundcodec:soundnik|audio_io:audioio|inputsample[12] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 1.000        ; 0.341      ; 1.136      ;
; 0.244  ; soundcodec:soundnik|audio_io:audioio|inputbuf[10] ; soundcodec:soundnik|audio_io:audioio|inputsample[10] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 1.000        ; 0.341      ; 1.135      ;
; 0.244  ; soundcodec:soundnik|audio_io:audioio|inputbuf[9]  ; soundcodec:soundnik|audio_io:audioio|inputsample[9]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 1.000        ; 0.341      ; 1.135      ;
; 0.249  ; soundcodec:soundnik|audio_io:audioio|inputbuf[15] ; soundcodec:soundnik|audio_io:audioio|inputsample[15] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 1.000        ; 0.341      ; 1.130      ;
; 0.331  ; soundcodec:soundnik|audio_io:audioio|inputbuf[14] ; soundcodec:soundnik|audio_io:audioio|inputsample[14] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 1.000        ; 0.340      ; 1.047      ;
; 0.469  ; soundcodec:soundnik|audio_io:audioio|inputbuf[13] ; soundcodec:soundnik|audio_io:audioio|inputsample[13] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 1.000        ; 0.340      ; 0.909      ;
+--------+---------------------------------------------------+------------------------------------------------------+-----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clockmaker|vector_xtal|altpll_component|pll|clk[1]'                                                                                                                                                              ;
+--------+------------------------------------+------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -1.041 ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[0] ; clockster:clockmaker|div300by21[4]                 ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.001        ; 0.087      ; 1.444      ;
; -1.041 ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4]                 ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.001        ; 0.087      ; 1.444      ;
; -1.041 ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[0] ; clockster:clockmaker|div300by21[4]                 ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.001        ; 0.087      ; 1.444      ;
; -1.041 ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4]                 ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.001        ; 0.087      ; 1.444      ;
; -1.040 ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[2] ; clockster:clockmaker|div300by21[4]                 ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.001        ; 0.087      ; 1.443      ;
; -1.040 ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[2] ; clockster:clockmaker|div300by21[4]                 ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.001        ; 0.087      ; 1.443      ;
; -1.017 ; clockster:clockmaker|pal_phase[2]  ; clockster:clockmaker|pal_phase[31] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 4.382      ;
; -0.937 ; clockster:clockmaker|pal_phase[2]  ; clockster:clockmaker|pal_phase[30] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 4.302      ;
; -0.887 ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[5] ; clockster:clockmaker|div300by21[4]                 ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.001        ; 0.087      ; 1.290      ;
; -0.887 ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[5] ; clockster:clockmaker|div300by21[4]                 ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.001        ; 0.087      ; 1.290      ;
; -0.857 ; clockster:clockmaker|pal_phase[2]  ; clockster:clockmaker|pal_phase[29] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 4.222      ;
; -0.777 ; clockster:clockmaker|pal_phase[2]  ; clockster:clockmaker|pal_phase[28] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 4.142      ;
; -0.750 ; clockster:clockmaker|cophacc[1]    ; clockster:clockmaker|pal_phase[31] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 4.115      ;
; -0.711 ; clockster:clockmaker|pal_phase[4]  ; clockster:clockmaker|pal_phase[31] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 4.076      ;
; -0.697 ; clockster:clockmaker|pal_phase[2]  ; clockster:clockmaker|pal_phase[27] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 4.062      ;
; -0.670 ; clockster:clockmaker|cophacc[1]    ; clockster:clockmaker|pal_phase[30] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 4.035      ;
; -0.631 ; clockster:clockmaker|pal_phase[4]  ; clockster:clockmaker|pal_phase[30] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.996      ;
; -0.617 ; clockster:clockmaker|pal_phase[2]  ; clockster:clockmaker|pal_phase[26] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.982      ;
; -0.590 ; clockster:clockmaker|cophacc[1]    ; clockster:clockmaker|pal_phase[29] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.955      ;
; -0.586 ; clockster:clockmaker|pal_phase[5]  ; clockster:clockmaker|pal_phase[31] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.951      ;
; -0.551 ; clockster:clockmaker|pal_phase[6]  ; clockster:clockmaker|pal_phase[31] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.916      ;
; -0.551 ; clockster:clockmaker|pal_phase[4]  ; clockster:clockmaker|pal_phase[29] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.916      ;
; -0.537 ; clockster:clockmaker|pal_phase[2]  ; clockster:clockmaker|pal_phase[25] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.902      ;
; -0.526 ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31]                 ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.001        ; 0.069      ; 0.911      ;
; -0.526 ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31]                 ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.001        ; 0.069      ; 0.911      ;
; -0.521 ; clockster:clockmaker|cophacc[15]   ; clockster:clockmaker|cophacc[15]   ; clockster:clockmaker|cophacc[15]                   ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.001        ; 0.074      ; 0.911      ;
; -0.521 ; clockster:clockmaker|cophacc[15]   ; clockster:clockmaker|cophacc[15]   ; clockster:clockmaker|cophacc[15]                   ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.001        ; 0.074      ; 0.911      ;
; -0.510 ; clockster:clockmaker|cophacc[1]    ; clockster:clockmaker|pal_phase[28] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.875      ;
; -0.506 ; clockster:clockmaker|pal_phase[5]  ; clockster:clockmaker|pal_phase[30] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.871      ;
; -0.471 ; clockster:clockmaker|pal_phase[7]  ; clockster:clockmaker|pal_phase[31] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.836      ;
; -0.471 ; clockster:clockmaker|pal_phase[6]  ; clockster:clockmaker|pal_phase[30] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.836      ;
; -0.471 ; clockster:clockmaker|pal_phase[4]  ; clockster:clockmaker|pal_phase[28] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.836      ;
; -0.430 ; clockster:clockmaker|cophacc[1]    ; clockster:clockmaker|pal_phase[27] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.795      ;
; -0.426 ; clockster:clockmaker|pal_phase[5]  ; clockster:clockmaker|pal_phase[29] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.791      ;
; -0.391 ; clockster:clockmaker|pal_phase[7]  ; clockster:clockmaker|pal_phase[30] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.756      ;
; -0.391 ; clockster:clockmaker|pal_phase[6]  ; clockster:clockmaker|pal_phase[29] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.756      ;
; -0.391 ; clockster:clockmaker|pal_phase[4]  ; clockster:clockmaker|pal_phase[27] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.756      ;
; -0.363 ; clockster:clockmaker|pal_phase[2]  ; clockster:clockmaker|pal_phase[24] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.728      ;
; -0.353 ; clockster:clockmaker|pal_phase[8]  ; clockster:clockmaker|pal_phase[31] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.718      ;
; -0.350 ; clockster:clockmaker|cophacc[1]    ; clockster:clockmaker|pal_phase[26] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.715      ;
; -0.346 ; clockster:clockmaker|pal_phase[5]  ; clockster:clockmaker|pal_phase[28] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.711      ;
; -0.311 ; clockster:clockmaker|pal_phase[7]  ; clockster:clockmaker|pal_phase[29] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.676      ;
; -0.311 ; clockster:clockmaker|pal_phase[6]  ; clockster:clockmaker|pal_phase[28] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.676      ;
; -0.311 ; clockster:clockmaker|pal_phase[4]  ; clockster:clockmaker|pal_phase[26] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.676      ;
; -0.283 ; clockster:clockmaker|pal_phase[2]  ; clockster:clockmaker|pal_phase[23] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.648      ;
; -0.273 ; clockster:clockmaker|pal_phase[8]  ; clockster:clockmaker|pal_phase[30] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.638      ;
; -0.270 ; clockster:clockmaker|cophacc[1]    ; clockster:clockmaker|pal_phase[25] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.635      ;
; -0.266 ; clockster:clockmaker|pal_phase[5]  ; clockster:clockmaker|pal_phase[27] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.631      ;
; -0.231 ; clockster:clockmaker|pal_phase[7]  ; clockster:clockmaker|pal_phase[28] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.596      ;
; -0.231 ; clockster:clockmaker|pal_phase[6]  ; clockster:clockmaker|pal_phase[27] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.596      ;
; -0.231 ; clockster:clockmaker|pal_phase[4]  ; clockster:clockmaker|pal_phase[25] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.596      ;
; -0.212 ; clockster:clockmaker|pal_phase[9]  ; clockster:clockmaker|pal_phase[31] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.577      ;
; -0.203 ; clockster:clockmaker|pal_phase[2]  ; clockster:clockmaker|pal_phase[22] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.568      ;
; -0.193 ; clockster:clockmaker|pal_phase[8]  ; clockster:clockmaker|pal_phase[29] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.558      ;
; -0.186 ; clockster:clockmaker|pal_phase[5]  ; clockster:clockmaker|pal_phase[26] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.551      ;
; -0.151 ; clockster:clockmaker|pal_phase[7]  ; clockster:clockmaker|pal_phase[27] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.516      ;
; -0.151 ; clockster:clockmaker|pal_phase[6]  ; clockster:clockmaker|pal_phase[26] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.516      ;
; -0.132 ; clockster:clockmaker|pal_phase[9]  ; clockster:clockmaker|pal_phase[30] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.497      ;
; -0.123 ; clockster:clockmaker|pal_phase[2]  ; clockster:clockmaker|pal_phase[21] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.488      ;
; -0.113 ; clockster:clockmaker|pal_phase[8]  ; clockster:clockmaker|pal_phase[28] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.478      ;
; -0.106 ; clockster:clockmaker|pal_phase[5]  ; clockster:clockmaker|pal_phase[25] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.471      ;
; -0.096 ; clockster:clockmaker|cophacc[1]    ; clockster:clockmaker|pal_phase[24] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.461      ;
; -0.092 ; clockster:clockmaker|pal_phase[10] ; clockster:clockmaker|pal_phase[31] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.457      ;
; -0.082 ; clockster:clockmaker|cophacc[1]    ; clockster:clockmaker|cophacc[15]   ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.001     ; 3.452      ;
; -0.075 ; clockster:clockmaker|pal_phase[13] ; clockster:clockmaker|pal_phase[31] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.440      ;
; -0.071 ; clockster:clockmaker|pal_phase[7]  ; clockster:clockmaker|pal_phase[26] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.436      ;
; -0.071 ; clockster:clockmaker|pal_phase[6]  ; clockster:clockmaker|pal_phase[25] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.436      ;
; -0.057 ; clockster:clockmaker|pal_phase[4]  ; clockster:clockmaker|pal_phase[24] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.422      ;
; -0.052 ; clockster:clockmaker|pal_phase[11] ; clockster:clockmaker|pal_phase[31] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.417      ;
; -0.052 ; clockster:clockmaker|pal_phase[9]  ; clockster:clockmaker|pal_phase[29] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.417      ;
; -0.043 ; clockster:clockmaker|pal_phase[2]  ; clockster:clockmaker|pal_phase[20] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.408      ;
; -0.034 ; clockster:clockmaker|pal_phase[2]  ; clockster:clockmaker|cophacc[15]   ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.001     ; 3.404      ;
; -0.033 ; clockster:clockmaker|pal_phase[8]  ; clockster:clockmaker|pal_phase[27] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.398      ;
; -0.016 ; clockster:clockmaker|cophacc[1]    ; clockster:clockmaker|pal_phase[23] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.381      ;
; -0.012 ; clockster:clockmaker|pal_phase[10] ; clockster:clockmaker|pal_phase[30] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.377      ;
; -0.002 ; clockster:clockmaker|cophacc[1]    ; clockster:clockmaker|cophacc[14]   ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.001     ; 3.372      ;
; 0.005  ; clockster:clockmaker|pal_phase[13] ; clockster:clockmaker|pal_phase[30] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.360      ;
; 0.009  ; clockster:clockmaker|pal_phase[7]  ; clockster:clockmaker|pal_phase[25] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.356      ;
; 0.023  ; clockster:clockmaker|pal_phase[4]  ; clockster:clockmaker|pal_phase[23] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.342      ;
; 0.028  ; clockster:clockmaker|pal_phase[11] ; clockster:clockmaker|pal_phase[30] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.337      ;
; 0.028  ; clockster:clockmaker|pal_phase[9]  ; clockster:clockmaker|pal_phase[28] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.337      ;
; 0.037  ; clockster:clockmaker|pal_phase[2]  ; clockster:clockmaker|pal_phase[19] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.328      ;
; 0.046  ; clockster:clockmaker|pal_phase[2]  ; clockster:clockmaker|cophacc[14]   ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.001     ; 3.324      ;
; 0.047  ; clockster:clockmaker|pal_phase[8]  ; clockster:clockmaker|pal_phase[26] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.318      ;
; 0.064  ; clockster:clockmaker|cophacc[1]    ; clockster:clockmaker|pal_phase[22] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.301      ;
; 0.068  ; clockster:clockmaker|pal_phase[12] ; clockster:clockmaker|pal_phase[31] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.297      ;
; 0.068  ; clockster:clockmaker|pal_phase[10] ; clockster:clockmaker|pal_phase[29] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.297      ;
; 0.068  ; clockster:clockmaker|pal_phase[5]  ; clockster:clockmaker|pal_phase[24] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.297      ;
; 0.078  ; clockster:clockmaker|cophacc[1]    ; clockster:clockmaker|cophacc[13]   ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.001     ; 3.292      ;
; 0.085  ; clockster:clockmaker|pal_phase[13] ; clockster:clockmaker|pal_phase[29] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.280      ;
; 0.103  ; clockster:clockmaker|pal_phase[6]  ; clockster:clockmaker|pal_phase[24] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.262      ;
; 0.103  ; clockster:clockmaker|pal_phase[4]  ; clockster:clockmaker|pal_phase[22] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.262      ;
; 0.108  ; clockster:clockmaker|pal_phase[11] ; clockster:clockmaker|pal_phase[29] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.257      ;
; 0.108  ; clockster:clockmaker|pal_phase[9]  ; clockster:clockmaker|pal_phase[27] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.257      ;
; 0.117  ; clockster:clockmaker|pal_phase[2]  ; clockster:clockmaker|pal_phase[18] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.248      ;
; 0.126  ; clockster:clockmaker|pal_phase[2]  ; clockster:clockmaker|cophacc[13]   ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.001     ; 3.244      ;
; 0.127  ; clockster:clockmaker|pal_phase[8]  ; clockster:clockmaker|pal_phase[25] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.238      ;
; 0.144  ; clockster:clockmaker|cophacc[1]    ; clockster:clockmaker|pal_phase[21] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.221      ;
; 0.148  ; clockster:clockmaker|pal_phase[12] ; clockster:clockmaker|pal_phase[30] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.217      ;
; 0.148  ; clockster:clockmaker|pal_phase[10] ; clockster:clockmaker|pal_phase[28] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.006     ; 3.217      ;
+--------+------------------------------------+------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ayglue:shrieker|YM2149:digeridoo|env_reset'                                                                                                                                                                  ;
+--------+---------------------------------------------+-----------------------------------------------+------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                       ; Launch Clock                       ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+-----------------------------------------------+------------------------------------+--------------------------------------------+--------------+------------+------------+
; -0.815 ; ayglue:shrieker|YM2149:digeridoo|reg[13][2] ; ayglue:shrieker|YM2149:digeridoo|env_vol[4]~1 ; clockster:clockmaker|div300by21[4] ; ayglue:shrieker|YM2149:digeridoo|env_reset ; 0.500        ; 0.983      ; 1.107      ;
; -0.635 ; ayglue:shrieker|YM2149:digeridoo|reg[13][2] ; ayglue:shrieker|YM2149:digeridoo|env_inc~1    ; clockster:clockmaker|div300by21[4] ; ayglue:shrieker|YM2149:digeridoo|env_reset ; 0.500        ; 0.835      ; 0.965      ;
+--------+---------------------------------------------+-----------------------------------------------+------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clockster:clockmaker|pal_phase[31]'                                                                                                                        ;
+--------+-------------------------+-------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -0.299 ; video:vidi|tv_phase0[1] ; video:vidi|tv_phase0[2] ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; 1.000        ; 0.000      ; 1.337      ;
; -0.216 ; video:vidi|tv_phase[0]  ; video:vidi|tv_phase[2]  ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; 1.000        ; 0.000      ; 1.254      ;
; 0.085  ; video:vidi|tv_phase0[0] ; video:vidi|tv_phase0[1] ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; 1.000        ; 0.000      ; 0.953      ;
; 0.085  ; video:vidi|tv_phase0[0] ; video:vidi|tv_phase0[2] ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; 1.000        ; 0.000      ; 0.953      ;
; 0.096  ; video:vidi|tv_phase[1]  ; video:vidi|tv_phase[2]  ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; 1.000        ; 0.000      ; 0.942      ;
; 0.130  ; video:vidi|tv_phase[0]  ; video:vidi|tv_phase[1]  ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; 1.000        ; 0.000      ; 0.908      ;
; 0.307  ; video:vidi|tv_phase0[0] ; video:vidi|tv_phase0[0] ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; 1.000        ; 0.000      ; 0.731      ;
; 0.307  ; video:vidi|tv_phase[0]  ; video:vidi|tv_phase[0]  ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; 1.000        ; 0.000      ; 0.731      ;
; 0.307  ; video:vidi|tv_phase0[2] ; video:vidi|tv_phase0[2] ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; 1.000        ; 0.000      ; 0.731      ;
; 0.307  ; video:vidi|tv_phase[2]  ; video:vidi|tv_phase[2]  ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; 1.000        ; 0.000      ; 0.731      ;
; 0.307  ; video:vidi|tv_phase0[1] ; video:vidi|tv_phase0[1] ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; 1.000        ; 0.000      ; 0.731      ;
; 0.307  ; video:vidi|tv_phase[1]  ; video:vidi|tv_phase[1]  ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; 1.000        ; 0.000      ; 0.731      ;
+--------+-------------------------+-------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'pll_for_sdram_0|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                         ; To Node                                                                                                                                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 33.538 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[6]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.016     ; 6.484      ;
; 33.562 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[4]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.016     ; 6.460      ;
; 33.562 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.001      ; 6.477      ;
; 33.607 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[7] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.016     ; 6.415      ;
; 33.613 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[5] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.016     ; 6.409      ;
; 33.645 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[2]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.016     ; 6.377      ;
; 33.651 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[6]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.017     ; 6.370      ;
; 33.653 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[6]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.017     ; 6.368      ;
; 33.675 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[4]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.017     ; 6.346      ;
; 33.675 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 6.363      ;
; 33.677 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[4]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.017     ; 6.344      ;
; 33.677 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 6.361      ;
; 33.688 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[8] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.016     ; 6.334      ;
; 33.720 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[7] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.017     ; 6.301      ;
; 33.722 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[7] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.017     ; 6.299      ;
; 33.726 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[5] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.017     ; 6.295      ;
; 33.728 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[7]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.001      ; 6.311      ;
; 33.728 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[5] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.017     ; 6.293      ;
; 33.737 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[3]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.001      ; 6.302      ;
; 33.758 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[2]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.017     ; 6.263      ;
; 33.760 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[2]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.017     ; 6.261      ;
; 33.801 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[8] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.017     ; 6.220      ;
; 33.803 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[8] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.017     ; 6.218      ;
; 33.841 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[7]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 6.197      ;
; 33.843 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[7]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 6.195      ;
; 33.850 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[3]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 6.188      ;
; 33.852 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[3]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 6.186      ;
; 33.914 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[6]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.016     ; 6.108      ;
; 33.938 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[4]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.016     ; 6.084      ;
; 33.938 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.001      ; 6.101      ;
; 33.983 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[7] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.016     ; 6.039      ;
; 33.989 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[5] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.016     ; 6.033      ;
; 33.993 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[5]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.016     ; 6.029      ;
; 33.999 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[3] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.016     ; 6.023      ;
; 34.021 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[2]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.016     ; 6.001      ;
; 34.064 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[8] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.016     ; 5.958      ;
; 34.104 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[7]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.001      ; 5.935      ;
; 34.106 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[5]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.017     ; 5.915      ;
; 34.108 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[5]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.017     ; 5.913      ;
; 34.111 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[0]                                                                                                    ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[8]                                                                                   ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.001     ; 5.926      ;
; 34.111 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[0]                                                                                                    ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[9]                                                                                   ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.001     ; 5.926      ;
; 34.112 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[3] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.017     ; 5.909      ;
; 34.113 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[3]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.001      ; 5.926      ;
; 34.114 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[3] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.017     ; 5.907      ;
; 34.133 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[4] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.016     ; 5.889      ;
; 34.158 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[1]                                                                                                    ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[8]                                                                                   ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.001     ; 5.879      ;
; 34.158 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[1]                                                                                                    ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[9]                                                                                   ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.001     ; 5.879      ;
; 34.179 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[2] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.016     ; 5.843      ;
; 34.193 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[6]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.016     ; 5.829      ;
; 34.195 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[6]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.016     ; 5.827      ;
; 34.208 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[6]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.016     ; 5.814      ;
; 34.217 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[4]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.016     ; 5.805      ;
; 34.217 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.001      ; 5.822      ;
; 34.219 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[4]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.016     ; 5.803      ;
; 34.219 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.001      ; 5.820      ;
; 34.232 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[4]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.016     ; 5.790      ;
; 34.232 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.001      ; 5.807      ;
; 34.244 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[6]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[3]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.017     ; 5.777      ;
; 34.244 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[6]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.017     ; 5.777      ;
; 34.244 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[6]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[7]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.017     ; 5.777      ;
; 34.245 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[6]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[0]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 5.793      ;
; 34.245 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[6]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[6]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 5.793      ;
; 34.245 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[6]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[5]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 5.793      ;
; 34.245 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[6]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[2]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 5.793      ;
; 34.245 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[6]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[4]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 5.793      ;
; 34.246 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[4] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.017     ; 5.775      ;
; 34.248 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[4] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.017     ; 5.773      ;
; 34.251 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[6] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.016     ; 5.771      ;
; 34.262 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[7] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.016     ; 5.760      ;
; 34.264 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[7] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.016     ; 5.758      ;
; 34.268 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[5] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.016     ; 5.754      ;
; 34.268 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[4]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[3]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.017     ; 5.753      ;
; 34.268 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[3]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 5.770      ;
; 34.268 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[4]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.017     ; 5.753      ;
; 34.268 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 5.770      ;
; 34.268 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[4]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[7]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.017     ; 5.753      ;
; 34.268 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[7]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 5.770      ;
; 34.269 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[4]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[0]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 5.769      ;
; 34.269 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[0]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.017      ; 5.786      ;
; 34.269 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[4]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[6]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 5.769      ;
; 34.269 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[6]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.017      ; 5.786      ;
; 34.269 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[4]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[5]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 5.769      ;
; 34.269 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[5]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.017      ; 5.786      ;
; 34.269 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[4]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[2]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 5.769      ;
; 34.269 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[2]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.017      ; 5.786      ;
; 34.269 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[4]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[4]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 5.769      ;
; 34.269 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[4]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.017      ; 5.786      ;
; 34.270 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[5] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.016     ; 5.752      ;
; 34.271 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[2]                                                                                                    ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[8]                                                                                   ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.001     ; 5.766      ;
; 34.271 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[2]                                                                                                    ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[9]                                                                                   ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.001     ; 5.766      ;
; 34.277 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[7] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.016     ; 5.745      ;
; 34.283 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[5] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.016     ; 5.739      ;
; 34.292 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[2] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.017     ; 5.729      ;
; 34.294 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[2] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.017     ; 5.727      ;
; 34.299 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[2]                                                                                                    ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[4]                                                                                   ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 5.739      ;
; 34.300 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[2]                                                                                                    ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[1]                                                                                   ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 5.738      ;
; 34.300 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[2]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.016     ; 5.722      ;
; 34.302 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[2]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.016     ; 5.720      ;
; 34.313 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[7] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[3]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.017     ; 5.708      ;
; 34.313 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[7] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.017     ; 5.708      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'TCK'                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------+---------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                 ; Launch Clock                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+---------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; -3.244 ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_Start        ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; TCK         ; 0.000        ; 4.476      ; 1.518      ;
; -2.881 ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_Start        ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; TCK         ; 0.000        ; 4.476      ; 1.881      ;
; -2.878 ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_Start        ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; TCK         ; 0.000        ; 4.476      ; 1.884      ;
; -2.861 ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_Start        ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; TCK         ; 0.000        ; 4.476      ; 1.901      ;
; -2.824 ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_DATA[3]      ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; TCK         ; 0.000        ; 4.467      ; 1.929      ;
; -2.655 ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_DATA[6]      ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; TCK         ; 0.000        ; 4.467      ; 2.098      ;
; -2.608 ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_DATA[7]      ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; TCK         ; 0.000        ; 4.467      ; 2.145      ;
; -2.463 ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_DATA[2]      ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; TCK         ; 0.000        ; 4.477      ; 2.300      ;
; -2.288 ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_DATA[0]      ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; TCK         ; 0.000        ; 4.467      ; 2.465      ;
; -2.205 ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_DATA[5]      ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; TCK         ; 0.000        ; 4.467      ; 2.548      ;
; -2.179 ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_DATA[4]      ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; TCK         ; 0.000        ; 4.467      ; 2.574      ;
; -1.972 ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_DATA[1]      ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; TCK         ; 0.000        ; 4.477      ; 2.791      ;
; 0.445  ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0]  ; TCK                                                ; TCK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]  ; TCK                                                ; TCK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; TCK                                                ; TCK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.966  ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|oTxD_Done ; TCK                                                ; TCK         ; 0.000        ; 0.000      ; 1.252      ;
; 0.969  ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; TCK                                                ; TCK         ; 0.000        ; 0.000      ; 1.255      ;
; 1.023  ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|oTxD_Done ; TCK                                                ; TCK         ; 0.000        ; 0.000      ; 1.309      ;
; 1.128  ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|oTxD_Done ; TCK                                                ; TCK         ; 0.000        ; 0.000      ; 1.414      ;
; 1.233  ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; TCK                                                ; TCK         ; 0.000        ; 0.000      ; 1.519      ;
; 1.260  ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]  ; TCK                                                ; TCK         ; 0.000        ; 0.000      ; 1.546      ;
; 1.281  ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; TCK                                                ; TCK         ; 0.000        ; 0.000      ; 1.567      ;
; 1.474  ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; TCK                                                ; TCK         ; 0.000        ; 0.000      ; 1.760      ;
; 1.585  ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; TCK                                                ; TCK         ; 0.000        ; 0.000      ; 1.871      ;
+--------+--------------------------------------------------------+---------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clockster:clockmaker|cophacc[15]'                                                                                                                                                                                                  ;
+--------+------------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                             ; Launch Clock                                       ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------+--------------+------------+------------+
; -2.759 ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK        ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK       ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.927      ; 0.731      ;
; -2.752 ; soundcodec:soundnik|audio_io:audioio|LRCK_1X         ; soundcodec:soundnik|audio_io:audioio|LRCK_1X        ; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.920      ; 0.731      ;
; -2.259 ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK        ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK       ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ; clockster:clockmaker|cophacc[15] ; -0.500       ; 2.927      ; 0.731      ;
; -2.252 ; soundcodec:soundnik|audio_io:audioio|LRCK_1X         ; soundcodec:soundnik|audio_io:audioio|LRCK_1X        ; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ; clockster:clockmaker|cophacc[15] ; -0.500       ; 2.920      ; 0.731      ;
; -0.649 ; pit8253:vi53|pit8253_counterunit:cu0|outreg          ; soundcodec:soundnik|pulses_sample[0][5]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.841      ; 2.478      ;
; -0.646 ; pit8253:vi53|pit8253_counterunit:cu0|outreg          ; soundcodec:soundnik|pulses_sample[0][4]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.841      ; 2.481      ;
; -0.411 ; pit8253:vi53|pit8253_counterunit:cu2|outreg          ; soundcodec:soundnik|pulses_sample[0][5]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.843      ; 2.718      ;
; -0.411 ; pit8253:vi53|pit8253_counterunit:cu2|outreg          ; soundcodec:soundnik|pulses_sample[0][4]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.843      ; 2.718      ;
; -0.072 ; pit8253:vi53|pit8253_counterunit:cu1|outreg          ; soundcodec:soundnik|pulses_sample[0][5]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.841      ; 3.055      ;
; -0.072 ; pit8253:vi53|pit8253_counterunit:cu1|outreg          ; soundcodec:soundnik|pulses_sample[0][4]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.841      ; 3.055      ;
; 0.267  ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[2]          ; soundcodec:soundnik|ma_pulse[7]                     ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.595      ; 1.148      ;
; 0.275  ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[1]          ; soundcodec:soundnik|ma_pulse[6]                     ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.595      ; 1.156      ;
; 0.279  ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[0]          ; soundcodec:soundnik|ma_pulse[5]                     ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.595      ; 1.160      ;
; 0.372  ; I82C55:vv55int|r_portc[0]                            ; soundcodec:soundnik|ma_pulse[12]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.833      ; 3.491      ;
; 0.416  ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[3]          ; soundcodec:soundnik|ma_pulse[8]                     ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.601      ; 1.303      ;
; 0.445  ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[1]      ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[1]     ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[2]      ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[2]     ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[0]      ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[0]     ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; soundcodec:soundnik|decimator[0]                     ; soundcodec:soundnik|decimator[0]                    ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.731      ;
; 0.474  ; I82C55:vv55int|b_intr                                ; soundcodec:soundnik|ma_pulse[12]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.832      ; 3.592      ;
; 0.565  ; I82C55:vv55int|r_control[0]                          ; soundcodec:soundnik|ma_pulse[12]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.833      ; 3.684      ;
; 0.593  ; I82C55:vv55int|r_control[2]                          ; soundcodec:soundnik|ma_pulse[12]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.833      ; 3.712      ;
; 0.618  ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[4]          ; soundcodec:soundnik|ma_pulse[9]                     ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.601      ; 1.505      ;
; 0.628  ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[2]      ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[1]     ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.914      ;
; 0.629  ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[0]      ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK       ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.915      ;
; 0.629  ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[2]      ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[0]     ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.915      ;
; 0.630  ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[1]      ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[2]     ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.916      ;
; 0.636  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[8]  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[8] ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.922      ;
; 0.647  ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[7]          ; soundcodec:soundnik|ma_pulse[12]                    ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.601      ; 1.534      ;
; 0.659  ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[5]          ; soundcodec:soundnik|ma_pulse[10]                    ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.601      ; 1.546      ;
; 0.665  ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[6]          ; soundcodec:soundnik|ma_pulse[11]                    ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.601      ; 1.552      ;
; 0.791  ; soundcodec:soundnik|pulses_sample[1][4]              ; soundcodec:soundnik|pulses_sample[2][4]             ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 1.077      ;
; 0.799  ; soundcodec:soundnik|pulses_sample[0][4]              ; soundcodec:soundnik|pulses_sample[1][4]             ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 1.085      ;
; 0.801  ; soundcodec:soundnik|pulses_sample[2][4]              ; soundcodec:soundnik|pulses_sample[3][4]             ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 1.087      ;
; 0.808  ; I82C55:vv55int|r_portc[0]                            ; soundcodec:soundnik|ma_pulse[13]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.833      ; 3.927      ;
; 0.889  ; I82C55:vv55int|r_portc[0]                            ; soundcodec:soundnik|ma_pulse[14]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.833      ; 4.008      ;
; 0.910  ; I82C55:vv55int|b_intr                                ; soundcodec:soundnik|ma_pulse[13]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.832      ; 4.028      ;
; 0.939  ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[0]      ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[2]     ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 1.225      ;
; 0.975  ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[0]      ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[1]     ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 1.261      ;
; 0.975  ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[1]      ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[0]     ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 1.261      ;
; 0.976  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[1]  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[1] ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[4]  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[4] ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[1]      ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK       ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 1.262      ;
; 0.980  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[6]  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[6] ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 1.266      ;
; 0.980  ; soundcodec:soundnik|decimator[1]                     ; soundcodec:soundnik|decimator[1]                    ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 1.266      ;
; 0.981  ; soundcodec:soundnik|decimator[3]                     ; soundcodec:soundnik|decimator[3]                    ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 1.267      ;
; 0.987  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[8]  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X        ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 1.273      ;
; 0.991  ; I82C55:vv55int|b_intr                                ; soundcodec:soundnik|ma_pulse[14]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.832      ; 4.109      ;
; 0.998  ; soundcodec:soundnik|pulses_sample[2][5]              ; soundcodec:soundnik|pulses_sample[3][5]             ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 1.284      ;
; 1.001  ; I82C55:vv55int|r_control[0]                          ; soundcodec:soundnik|ma_pulse[13]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.833      ; 4.120      ;
; 1.005  ; soundcodec:soundnik|pulses_sample[1][5]              ; soundcodec:soundnik|pulses_sample[2][5]             ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 1.291      ;
; 1.011  ; soundcodec:soundnik|decimator[2]                     ; soundcodec:soundnik|decimator[2]                    ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 1.297      ;
; 1.014  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[0]  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[0] ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 1.300      ;
; 1.017  ; soundcodec:soundnik|decimator[7]                     ; soundcodec:soundnik|decimator[7]                    ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 1.303      ;
; 1.018  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[5]  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[5] ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 1.304      ;
; 1.019  ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[2]      ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK       ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 1.305      ;
; 1.021  ; soundcodec:soundnik|decimator[0]                     ; soundcodec:soundnik|decimator[1]                    ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 1.307      ;
; 1.022  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[7]  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[7] ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 1.308      ;
; 1.027  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[7]  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X        ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 1.313      ;
; 1.029  ; I82C55:vv55int|r_control[2]                          ; soundcodec:soundnik|ma_pulse[13]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.833      ; 4.148      ;
; 1.050  ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[4]          ; soundcodec:soundnik|ma_pulse[10]                    ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.601      ; 1.937      ;
; 1.080  ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[7]          ; soundcodec:soundnik|ma_pulse[13]                    ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.601      ; 1.967      ;
; 1.082  ; I82C55:vv55int|r_control[0]                          ; soundcodec:soundnik|ma_pulse[14]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.833      ; 4.201      ;
; 1.092  ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[5]          ; soundcodec:soundnik|ma_pulse[11]                    ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.601      ; 1.979      ;
; 1.096  ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[6]          ; soundcodec:soundnik|ma_pulse[12]                    ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.601      ; 1.983      ;
; 1.110  ; I82C55:vv55int|r_control[2]                          ; soundcodec:soundnik|ma_pulse[14]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.833      ; 4.229      ;
; 1.130  ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[4]          ; soundcodec:soundnik|ma_pulse[11]                    ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.601      ; 2.017      ;
; 1.149  ; soundcodec:soundnik|audio_io:audioio|inputsample[15] ; soundcodec:soundnik|tapein                          ; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ; clockster:clockmaker|cophacc[15] ; -0.500       ; 0.326      ; 1.261      ;
; 1.160  ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[7]          ; soundcodec:soundnik|ma_pulse[14]                    ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.601      ; 2.047      ;
; 1.172  ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[5]          ; soundcodec:soundnik|ma_pulse[12]                    ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.601      ; 2.059      ;
; 1.176  ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[6]          ; soundcodec:soundnik|ma_pulse[13]                    ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.601      ; 2.063      ;
; 1.183  ; soundcodec:soundnik|decimator[6]                     ; soundcodec:soundnik|decimator[6]                    ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 1.469      ;
; 1.189  ; soundcodec:soundnik|sum[5]                           ; soundcodec:soundnik|ma_pulse[10]                    ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 1.475      ;
; 1.194  ; soundcodec:soundnik|decimator[4]                     ; soundcodec:soundnik|decimator[4]                    ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 1.480      ;
; 1.195  ; soundcodec:soundnik|decimator[5]                     ; soundcodec:soundnik|decimator[5]                    ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 1.481      ;
; 1.210  ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[4]          ; soundcodec:soundnik|ma_pulse[12]                    ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.601      ; 2.097      ;
; 1.216  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[2]  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[2] ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 1.502      ;
; 1.217  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[3]  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[3] ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 1.503      ;
; 1.232  ; soundcodec:soundnik|audio_io:audioio|inputsample[8]  ; soundcodec:soundnik|tapein                          ; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ; clockster:clockmaker|cophacc[15] ; -0.500       ; 0.326      ; 1.344      ;
; 1.233  ; soundcodec:soundnik|sum[4]                           ; soundcodec:soundnik|ma_pulse[9]                     ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 1.519      ;
; 1.252  ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[5]          ; soundcodec:soundnik|ma_pulse[13]                    ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.601      ; 2.139      ;
; 1.254  ; soundcodec:soundnik|pulses_sample[1][5]              ; soundcodec:soundnik|sum[5]                          ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 1.540      ;
; 1.256  ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[6]          ; soundcodec:soundnik|ma_pulse[14]                    ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.601      ; 2.143      ;
; 1.262  ; soundcodec:soundnik|pulses_sample[3][4]              ; soundcodec:soundnik|sum[6]                          ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 1.548      ;
; 1.263  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[4]  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X        ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 1.549      ;
; 1.290  ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[4]          ; soundcodec:soundnik|ma_pulse[13]                    ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.601      ; 2.177      ;
; 1.320  ; soundcodec:soundnik|audio_io:audioio|inputsample[14] ; soundcodec:soundnik|tapein                          ; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ; clockster:clockmaker|cophacc[15] ; -0.500       ; 0.327      ; 1.433      ;
; 1.332  ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[5]          ; soundcodec:soundnik|ma_pulse[14]                    ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.601      ; 2.219      ;
; 1.370  ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[4]          ; soundcodec:soundnik|ma_pulse[14]                    ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.601      ; 2.257      ;
; 1.399  ; soundcodec:soundnik|audio_io:audioio|inputsample[11] ; soundcodec:soundnik|tapein                          ; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ; clockster:clockmaker|cophacc[15] ; -0.500       ; 0.326      ; 1.511      ;
; 1.400  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[6]  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X        ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 1.686      ;
; 1.408  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[1]  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[2] ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 1.694      ;
; 1.412  ; soundcodec:soundnik|decimator[1]                     ; soundcodec:soundnik|decimator[2]                    ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 1.698      ;
; 1.412  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[6]  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[7] ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 1.698      ;
; 1.413  ; soundcodec:soundnik|decimator[3]                     ; soundcodec:soundnik|decimator[4]                    ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 1.699      ;
; 1.443  ; soundcodec:soundnik|pulses_sample[2][5]              ; soundcodec:soundnik|sum[6]                          ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 1.729      ;
; 1.444  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[0]  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[1] ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 1.730      ;
; 1.444  ; soundcodec:soundnik|decimator[2]                     ; soundcodec:soundnik|decimator[3]                    ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 1.730      ;
; 1.451  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[5]  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[6] ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 1.737      ;
; 1.452  ; soundcodec:soundnik|decimator[0]                     ; soundcodec:soundnik|decimator[2]                    ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 1.738      ;
+--------+------------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'T8080se:CPU|WR_n'                                                                                                                                          ;
+--------+---------------------------------------------+----------------------+------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node              ; Launch Clock                       ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------+------------------------------------+------------------+--------------+------------+------------+
; -2.281 ; ayglue:shrieker|YM2149:digeridoo|reg[14][7] ; ayglue:shrieker|q[7] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.385      ; 1.104      ;
; -1.919 ; ayglue:shrieker|YM2149:digeridoo|reg[14][6] ; ayglue:shrieker|q[6] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.201      ; 1.282      ;
; -1.814 ; ayglue:shrieker|YM2149:digeridoo|reg[15][7] ; ayglue:shrieker|q[7] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.385      ; 1.571      ;
; -0.994 ; ayglue:shrieker|YM2149:digeridoo|reg[15][2] ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.215      ; 2.221      ;
; -0.947 ; ayglue:shrieker|YM2149:digeridoo|reg[15][1] ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.252      ; 2.305      ;
; -0.806 ; ayglue:shrieker|YM2149:digeridoo|addr[0]    ; ayglue:shrieker|q[4] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.254      ; 2.448      ;
; -0.681 ; ayglue:shrieker|YM2149:digeridoo|reg[7][1]  ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.253      ; 2.572      ;
; -0.673 ; ayglue:shrieker|YM2149:digeridoo|addr[2]    ; ayglue:shrieker|q[4] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.254      ; 2.581      ;
; -0.654 ; ayglue:shrieker|YM2149:digeridoo|addr[2]    ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.215      ; 2.561      ;
; -0.654 ; ayglue:shrieker|YM2149:digeridoo|addr[3]    ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.216      ; 2.562      ;
; -0.647 ; ayglue:shrieker|YM2149:digeridoo|reg[11][7] ; ayglue:shrieker|q[7] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.383      ; 2.736      ;
; -0.494 ; ayglue:shrieker|YM2149:digeridoo|addr[2]    ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.213      ; 2.719      ;
; -0.493 ; ayglue:shrieker|YM2149:digeridoo|addr[3]    ; ayglue:shrieker|q[4] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.254      ; 2.761      ;
; -0.385 ; ayglue:shrieker|YM2149:digeridoo|reg[15][3] ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.214      ; 2.829      ;
; -0.382 ; ayglue:shrieker|YM2149:digeridoo|reg[15][6] ; ayglue:shrieker|q[6] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.201      ; 2.819      ;
; -0.325 ; ayglue:shrieker|YM2149:digeridoo|reg[11][6] ; ayglue:shrieker|q[6] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.199      ; 2.874      ;
; -0.324 ; ayglue:shrieker|YM2149:digeridoo|reg[14][3] ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.214      ; 2.890      ;
; -0.313 ; ayglue:shrieker|YM2149:digeridoo|addr[0]    ; ayglue:shrieker|q[5] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.255      ; 2.942      ;
; -0.289 ; ayglue:shrieker|YM2149:digeridoo|reg[11][5] ; ayglue:shrieker|q[5] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.251      ; 2.962      ;
; -0.256 ; ayglue:shrieker|YM2149:digeridoo|addr[3]    ; ayglue:shrieker|q[5] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.255      ; 2.999      ;
; -0.242 ; ayglue:shrieker|YM2149:digeridoo|addr[0]    ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.253      ; 3.011      ;
; -0.237 ; ayglue:shrieker|YM2149:digeridoo|reg[14][5] ; ayglue:shrieker|q[5] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.254      ; 3.017      ;
; -0.228 ; ayglue:shrieker|YM2149:digeridoo|reg[15][0] ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.212      ; 2.984      ;
; -0.219 ; ayglue:shrieker|YM2149:digeridoo|addr[1]    ; ayglue:shrieker|q[5] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.255      ; 3.036      ;
; -0.206 ; ayglue:shrieker|YM2149:digeridoo|reg[9][0]  ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.211      ; 3.005      ;
; -0.198 ; ayglue:shrieker|YM2149:digeridoo|reg[15][4] ; ayglue:shrieker|q[4] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.252      ; 3.054      ;
; -0.189 ; ayglue:shrieker|YM2149:digeridoo|reg[0][2]  ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.216      ; 3.027      ;
; -0.179 ; ayglue:shrieker|YM2149:digeridoo|reg[14][2] ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.215      ; 3.036      ;
; -0.128 ; ayglue:shrieker|YM2149:digeridoo|addr[3]    ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.253      ; 3.125      ;
; -0.100 ; ayglue:shrieker|YM2149:digeridoo|reg[8][0]  ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.215      ; 3.115      ;
; -0.097 ; ayglue:shrieker|YM2149:digeridoo|addr[0]    ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.213      ; 3.116      ;
; -0.088 ; ayglue:shrieker|YM2149:digeridoo|addr[3]    ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.213      ; 3.125      ;
; -0.074 ; ayglue:shrieker|YM2149:digeridoo|addr[3]    ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.215      ; 3.141      ;
; -0.071 ; ayglue:shrieker|YM2149:digeridoo|addr[1]    ; ayglue:shrieker|q[4] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.254      ; 3.183      ;
; -0.059 ; ayglue:shrieker|YM2149:digeridoo|reg[7][7]  ; ayglue:shrieker|q[7] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.386      ; 3.327      ;
; -0.047 ; ayglue:shrieker|YM2149:digeridoo|reg[7][7]  ; ayglue:shrieker|q[5] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.255      ; 3.208      ;
; -0.046 ; ayglue:shrieker|YM2149:digeridoo|reg[0][1]  ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.253      ; 3.207      ;
; -0.044 ; ayglue:shrieker|YM2149:digeridoo|addr[0]    ; ayglue:shrieker|q[7] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.386      ; 3.342      ;
; -0.034 ; ayglue:shrieker|YM2149:digeridoo|reg[9][4]  ; ayglue:shrieker|q[4] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.252      ; 3.218      ;
; -0.032 ; ayglue:shrieker|YM2149:digeridoo|reg[15][5] ; ayglue:shrieker|q[5] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.254      ; 3.222      ;
; -0.017 ; ayglue:shrieker|YM2149:digeridoo|addr[2]    ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.253      ; 3.236      ;
; 0.013  ; ayglue:shrieker|YM2149:digeridoo|addr[3]    ; ayglue:shrieker|q[7] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.386      ; 3.399      ;
; 0.019  ; ayglue:shrieker|YM2149:digeridoo|reg[7][0]  ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.209      ; 3.228      ;
; 0.040  ; ayglue:shrieker|YM2149:digeridoo|reg[7][6]  ; ayglue:shrieker|q[6] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.200      ; 3.240      ;
; 0.055  ; ayglue:shrieker|YM2149:digeridoo|addr[2]    ; ayglue:shrieker|q[5] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.255      ; 3.310      ;
; 0.066  ; ayglue:shrieker|YM2149:digeridoo|reg[7][7]  ; ayglue:shrieker|q[6] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.202      ; 3.268      ;
; 0.074  ; ayglue:shrieker|YM2149:digeridoo|reg[7][4]  ; ayglue:shrieker|q[4] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.254      ; 3.328      ;
; 0.076  ; ayglue:shrieker|YM2149:digeridoo|reg[9][3]  ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.213      ; 3.289      ;
; 0.112  ; ayglue:shrieker|YM2149:digeridoo|reg[10][2] ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.214      ; 3.326      ;
; 0.116  ; ayglue:shrieker|YM2149:digeridoo|reg[7][6]  ; ayglue:shrieker|q[5] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.253      ; 3.369      ;
; 0.121  ; ayglue:shrieker|YM2149:digeridoo|reg[14][0] ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.212      ; 3.333      ;
; 0.125  ; ayglue:shrieker|YM2149:digeridoo|reg[12][7] ; ayglue:shrieker|q[7] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.387      ; 3.512      ;
; 0.135  ; ayglue:shrieker|YM2149:digeridoo|reg[7][6]  ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.213      ; 3.348      ;
; 0.156  ; ayglue:shrieker|YM2149:digeridoo|reg[14][1] ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.252      ; 3.408      ;
; 0.183  ; ayglue:shrieker|YM2149:digeridoo|reg[10][4] ; ayglue:shrieker|q[4] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.252      ; 3.435      ;
; 0.196  ; ayglue:shrieker|YM2149:digeridoo|reg[11][0] ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.210      ; 3.406      ;
; 0.207  ; ayglue:shrieker|YM2149:digeridoo|reg[4][2]  ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.214      ; 3.421      ;
; 0.210  ; ayglue:shrieker|YM2149:digeridoo|addr[1]    ; ayglue:shrieker|q[7] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.386      ; 3.596      ;
; 0.222  ; ayglue:shrieker|YM2149:digeridoo|reg[13][3] ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.216      ; 3.438      ;
; 0.224  ; ayglue:shrieker|YM2149:digeridoo|reg[14][4] ; ayglue:shrieker|q[4] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.253      ; 3.477      ;
; 0.255  ; ayglue:shrieker|YM2149:digeridoo|reg[3][0]  ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.217      ; 3.472      ;
; 0.275  ; ayglue:shrieker|YM2149:digeridoo|reg[12][5] ; ayglue:shrieker|q[5] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.256      ; 3.531      ;
; 0.275  ; ayglue:shrieker|YM2149:digeridoo|reg[9][1]  ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.253      ; 3.528      ;
; 0.275  ; ayglue:shrieker|YM2149:digeridoo|reg[3][3]  ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.219      ; 3.494      ;
; 0.277  ; ayglue:shrieker|YM2149:digeridoo|reg[7][6]  ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.214      ; 3.491      ;
; 0.312  ; ayglue:shrieker|YM2149:digeridoo|addr[1]    ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.216      ; 3.528      ;
; 0.320  ; ayglue:shrieker|YM2149:digeridoo|addr[0]    ; ayglue:shrieker|q[6] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.202      ; 3.522      ;
; 0.324  ; ayglue:shrieker|YM2149:digeridoo|addr[2]    ; ayglue:shrieker|q[7] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.386      ; 3.710      ;
; 0.355  ; ayglue:shrieker|YM2149:digeridoo|addr[0]    ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.216      ; 3.571      ;
; 0.362  ; ayglue:shrieker|YM2149:digeridoo|addr[0]    ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.215      ; 3.577      ;
; 0.369  ; ayglue:shrieker|YM2149:digeridoo|reg[5][2]  ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.214      ; 3.583      ;
; 0.377  ; ayglue:shrieker|YM2149:digeridoo|addr[3]    ; ayglue:shrieker|q[6] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.202      ; 3.579      ;
; 0.394  ; ayglue:shrieker|YM2149:digeridoo|reg[7][5]  ; ayglue:shrieker|q[5] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.251      ; 3.645      ;
; 0.397  ; ayglue:shrieker|YM2149:digeridoo|reg[8][1]  ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.255      ; 3.652      ;
; 0.400  ; ayglue:shrieker|YM2149:digeridoo|addr[1]    ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.253      ; 3.653      ;
; 0.405  ; ayglue:shrieker|YM2149:digeridoo|reg[6][1]  ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.253      ; 3.658      ;
; 0.408  ; ayglue:shrieker|YM2149:digeridoo|reg[5][1]  ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.251      ; 3.659      ;
; 0.409  ; ayglue:shrieker|YM2149:digeridoo|reg[0][6]  ; ayglue:shrieker|q[6] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.200      ; 3.609      ;
; 0.413  ; ayglue:shrieker|YM2149:digeridoo|addr[2]    ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.216      ; 3.629      ;
; 0.475  ; ayglue:shrieker|YM2149:digeridoo|reg[0][7]  ; ayglue:shrieker|q[7] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.387      ; 3.862      ;
; 0.493  ; ayglue:shrieker|YM2149:digeridoo|reg[1][3]  ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.213      ; 3.706      ;
; 0.516  ; ayglue:shrieker|YM2149:digeridoo|reg[7][7]  ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.215      ; 3.731      ;
; 0.524  ; ayglue:shrieker|YM2149:digeridoo|reg[11][1] ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.250      ; 3.774      ;
; 0.545  ; ayglue:shrieker|YM2149:digeridoo|reg[7][7]  ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.216      ; 3.761      ;
; 0.545  ; ayglue:shrieker|YM2149:digeridoo|reg[7][6]  ; ayglue:shrieker|q[7] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.384      ; 3.929      ;
; 0.560  ; ayglue:shrieker|YM2149:digeridoo|addr[1]    ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.213      ; 3.773      ;
; 0.561  ; ayglue:shrieker|YM2149:digeridoo|reg[11][4] ; ayglue:shrieker|q[4] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.250      ; 3.811      ;
; 0.573  ; ayglue:shrieker|YM2149:digeridoo|addr[1]    ; ayglue:shrieker|q[6] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.202      ; 3.775      ;
; 0.577  ; ayglue:shrieker|YM2149:digeridoo|reg[7][6]  ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.211      ; 3.788      ;
; 0.583  ; ayglue:shrieker|YM2149:digeridoo|reg[13][1] ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.254      ; 3.837      ;
; 0.594  ; ayglue:shrieker|YM2149:digeridoo|reg[10][3] ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.213      ; 3.807      ;
; 0.617  ; ayglue:shrieker|YM2149:digeridoo|reg[7][6]  ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.251      ; 3.868      ;
; 0.625  ; ayglue:shrieker|YM2149:digeridoo|reg[13][0] ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.214      ; 3.839      ;
; 0.628  ; ayglue:shrieker|YM2149:digeridoo|reg[4][4]  ; ayglue:shrieker|q[4] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.252      ; 3.880      ;
; 0.657  ; ayglue:shrieker|YM2149:digeridoo|reg[11][2] ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.213      ; 3.870      ;
; 0.674  ; ayglue:shrieker|YM2149:digeridoo|reg[8][2]  ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.218      ; 3.892      ;
; 0.686  ; ayglue:shrieker|YM2149:digeridoo|reg[7][6]  ; ayglue:shrieker|q[4] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.252      ; 3.938      ;
; 0.688  ; ayglue:shrieker|YM2149:digeridoo|addr[2]    ; ayglue:shrieker|q[6] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.202      ; 3.890      ;
; 0.700  ; ayglue:shrieker|YM2149:digeridoo|reg[7][3]  ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.212      ; 3.912      ;
; 0.711  ; ayglue:shrieker|YM2149:digeridoo|addr[1]    ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 3.215      ; 3.926      ;
+--------+---------------------------------------------+----------------------+------------------------------------+------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clockster:clockmaker|div300by21[4]'                                                                                                                                                                                                    ;
+--------+------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                               ; Launch Clock                                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+------------------------------------+--------------+------------+------------+
; -0.239 ; ayglue:shrieker|YM2149:digeridoo|env_reset           ; ayglue:shrieker|YM2149:digeridoo|env_vol[4]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset         ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.311      ; 2.635      ;
; -0.158 ; ayglue:shrieker|YM2149:digeridoo|env_reset           ; ayglue:shrieker|YM2149:digeridoo|env_vol[1]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset         ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.311      ; 2.716      ;
; -0.016 ; ayglue:shrieker|YM2149:digeridoo|env_reset           ; ayglue:shrieker|YM2149:digeridoo|env_vol[3]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset         ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.311      ; 2.858      ;
; 0.023  ; ayglue:shrieker|YM2149:digeridoo|env_reset           ; ayglue:shrieker|YM2149:digeridoo|dac_amp[0]           ; ayglue:shrieker|YM2149:digeridoo|env_reset         ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.314      ; 2.900      ;
; 0.067  ; ayglue:shrieker|YM2149:digeridoo|env_reset           ; ayglue:shrieker|YM2149:digeridoo|env_inc~_emulated    ; ayglue:shrieker|YM2149:digeridoo|env_reset         ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.314      ; 2.944      ;
; 0.096  ; ayglue:shrieker|YM2149:digeridoo|env_reset           ; ayglue:shrieker|YM2149:digeridoo|env_vol[0]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset         ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.311      ; 2.970      ;
; 0.204  ; ayglue:shrieker|YM2149:digeridoo|env_reset           ; ayglue:shrieker|YM2149:digeridoo|env_hold             ; ayglue:shrieker|YM2149:digeridoo|env_reset         ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.315      ; 3.082      ;
; 0.254  ; floppy:flappy|osd_command[2]                         ; ayglue:shrieker|YM2149:digeridoo|addr[4]              ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.234      ; 2.774      ;
; 0.261  ; ayglue:shrieker|YM2149:digeridoo|env_reset           ; ayglue:shrieker|YM2149:digeridoo|env_vol[4]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset         ; clockster:clockmaker|div300by21[4] ; -0.500       ; 2.311      ; 2.635      ;
; 0.299  ; ayglue:shrieker|YM2149:digeridoo|env_reset           ; ayglue:shrieker|YM2149:digeridoo|dac_amp[3]           ; ayglue:shrieker|YM2149:digeridoo|env_reset         ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.318      ; 3.180      ;
; 0.342  ; ayglue:shrieker|YM2149:digeridoo|env_reset           ; ayglue:shrieker|YM2149:digeridoo|env_vol[1]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset         ; clockster:clockmaker|div300by21[4] ; -0.500       ; 2.311      ; 2.716      ;
; 0.383  ; address_bus_r[0]                                     ; ayglue:shrieker|YM2149:digeridoo|reg[2][4]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.230      ; 2.899      ;
; 0.445  ; aycectr[0]                                           ; aycectr[0]                                            ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|div300by21[4] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; aycectr[1]                                           ; aycectr[1]                                            ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|div300by21[4] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; aycectr[2]                                           ; aycectr[2]                                            ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|div300by21[4] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; ayglue:shrieker|YM2149:digeridoo|cnt_div[0]          ; ayglue:shrieker|YM2149:digeridoo|cnt_div[0]           ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|div300by21[4] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; ayglue:shrieker|YM2149:digeridoo|cnt_div[1]          ; ayglue:shrieker|YM2149:digeridoo|cnt_div[1]           ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|div300by21[4] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; ayglue:shrieker|YM2149:digeridoo|cnt_div[2]          ; ayglue:shrieker|YM2149:digeridoo|cnt_div[2]           ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|div300by21[4] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; ayglue:shrieker|YM2149:digeridoo|cnt_div[3]          ; ayglue:shrieker|YM2149:digeridoo|cnt_div[3]           ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|div300by21[4] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; ayglue:shrieker|YM2149:digeridoo|env_hold            ; ayglue:shrieker|YM2149:digeridoo|env_hold             ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|div300by21[4] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; ayglue:shrieker|YM2149:digeridoo|noise_div           ; ayglue:shrieker|YM2149:digeridoo|noise_div            ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|div300by21[4] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; ayglue:shrieker|YM2149:digeridoo|poly17[16]          ; ayglue:shrieker|YM2149:digeridoo|poly17[16]           ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|div300by21[4] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; ayglue:shrieker|YM2149:digeridoo|tone_gen_op[1]      ; ayglue:shrieker|YM2149:digeridoo|tone_gen_op[1]       ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|div300by21[4] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; ayglue:shrieker|YM2149:digeridoo|tone_gen_op[2]      ; ayglue:shrieker|YM2149:digeridoo|tone_gen_op[2]       ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|div300by21[4] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; ayglue:shrieker|YM2149:digeridoo|tone_gen_op[3]      ; ayglue:shrieker|YM2149:digeridoo|tone_gen_op[3]       ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|div300by21[4] ; 0.000        ; 0.000      ; 0.731      ;
; 0.466  ; ayglue:shrieker|YM2149:digeridoo|env_reset           ; ayglue:shrieker|YM2149:digeridoo|dac_amp[6]           ; ayglue:shrieker|YM2149:digeridoo|env_reset         ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.314      ; 3.343      ;
; 0.484  ; ayglue:shrieker|YM2149:digeridoo|env_reset           ; ayglue:shrieker|YM2149:digeridoo|dac_amp[1]           ; ayglue:shrieker|YM2149:digeridoo|env_reset         ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.314      ; 3.361      ;
; 0.484  ; ayglue:shrieker|YM2149:digeridoo|env_reset           ; ayglue:shrieker|YM2149:digeridoo|env_vol[3]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset         ; clockster:clockmaker|div300by21[4] ; -0.500       ; 2.311      ; 2.858      ;
; 0.488  ; ayglue:shrieker|YM2149:digeridoo|env_reset           ; ayglue:shrieker|YM2149:digeridoo|dac_amp[2]           ; ayglue:shrieker|YM2149:digeridoo|env_reset         ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.314      ; 3.365      ;
; 0.494  ; ayglue:shrieker|YM2149:digeridoo|env_reset           ; ayglue:shrieker|YM2149:digeridoo|dac_amp[4]           ; ayglue:shrieker|YM2149:digeridoo|env_reset         ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.318      ; 3.375      ;
; 0.499  ; ayglue:shrieker|YM2149:digeridoo|env_reset           ; ayglue:shrieker|YM2149:digeridoo|dac_amp[7]           ; ayglue:shrieker|YM2149:digeridoo|env_reset         ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.314      ; 3.376      ;
; 0.512  ; ayglue:shrieker|YM2149:digeridoo|env_reset           ; ayglue:shrieker|YM2149:digeridoo|dac_amp[5]           ; ayglue:shrieker|YM2149:digeridoo|env_reset         ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.314      ; 3.389      ;
; 0.513  ; floppy:flappy|osd_command[2]                         ; ayglue:shrieker|YM2149:digeridoo|reg[6][3]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.234      ; 3.033      ;
; 0.523  ; ayglue:shrieker|YM2149:digeridoo|env_reset           ; ayglue:shrieker|YM2149:digeridoo|dac_amp[0]           ; ayglue:shrieker|YM2149:digeridoo|env_reset         ; clockster:clockmaker|div300by21[4] ; -0.500       ; 2.314      ; 2.900      ;
; 0.524  ; address_bus_r[0]                                     ; ayglue:shrieker|YM2149:digeridoo|reg[7][5]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.230      ; 3.040      ;
; 0.524  ; address_bus_r[0]                                     ; ayglue:shrieker|YM2149:digeridoo|reg[7][0]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.230      ; 3.040      ;
; 0.524  ; address_bus_r[0]                                     ; ayglue:shrieker|YM2149:digeridoo|reg[7][2]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.230      ; 3.040      ;
; 0.533  ; address_bus_r[1]                                     ; ayglue:shrieker|YM2149:digeridoo|reg[2][4]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.230      ; 3.049      ;
; 0.553  ; address_bus_r[0]                                     ; ayglue:shrieker|YM2149:digeridoo|reg[4][0]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.228      ; 3.067      ;
; 0.553  ; address_bus_r[0]                                     ; ayglue:shrieker|YM2149:digeridoo|reg[4][2]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.228      ; 3.067      ;
; 0.553  ; address_bus_r[0]                                     ; ayglue:shrieker|YM2149:digeridoo|reg[4][3]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.228      ; 3.067      ;
; 0.553  ; address_bus_r[0]                                     ; ayglue:shrieker|YM2149:digeridoo|reg[4][4]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.228      ; 3.067      ;
; 0.553  ; address_bus_r[0]                                     ; ayglue:shrieker|YM2149:digeridoo|reg[4][1]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.228      ; 3.067      ;
; 0.567  ; ayglue:shrieker|YM2149:digeridoo|env_reset           ; ayglue:shrieker|YM2149:digeridoo|env_inc~_emulated    ; ayglue:shrieker|YM2149:digeridoo|env_reset         ; clockster:clockmaker|div300by21[4] ; -0.500       ; 2.314      ; 2.944      ;
; 0.585  ; vectorkeys:kbdmatrix|key_blkvvod                     ; ayglue:shrieker|YM2149:digeridoo|reg[6][3]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.234      ; 3.105      ;
; 0.596  ; ayglue:shrieker|YM2149:digeridoo|env_reset           ; ayglue:shrieker|YM2149:digeridoo|env_vol[0]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset         ; clockster:clockmaker|div300by21[4] ; -0.500       ; 2.311      ; 2.970      ;
; 0.599  ; address_bus_r[0]                                     ; ayglue:shrieker|YM2149:digeridoo|reg[6][0]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.226      ; 3.111      ;
; 0.599  ; address_bus_r[0]                                     ; ayglue:shrieker|YM2149:digeridoo|reg[6][2]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.226      ; 3.111      ;
; 0.599  ; address_bus_r[0]                                     ; ayglue:shrieker|YM2149:digeridoo|reg[6][3]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.226      ; 3.111      ;
; 0.599  ; address_bus_r[0]                                     ; ayglue:shrieker|YM2149:digeridoo|reg[6][4]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.226      ; 3.111      ;
; 0.599  ; address_bus_r[0]                                     ; ayglue:shrieker|YM2149:digeridoo|reg[6][1]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.226      ; 3.111      ;
; 0.619  ; address_bus_r[0]                                     ; ayglue:shrieker|YM2149:digeridoo|reg[0][2]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.226      ; 3.131      ;
; 0.619  ; address_bus_r[0]                                     ; ayglue:shrieker|YM2149:digeridoo|reg[0][3]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.226      ; 3.131      ;
; 0.619  ; address_bus_r[0]                                     ; ayglue:shrieker|YM2149:digeridoo|reg[0][4]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.226      ; 3.131      ;
; 0.619  ; address_bus_r[0]                                     ; ayglue:shrieker|YM2149:digeridoo|reg[0][1]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.226      ; 3.131      ;
; 0.622  ; ayglue:shrieker|YM2149:digeridoo|poly17[13]          ; ayglue:shrieker|YM2149:digeridoo|poly17[12]           ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|div300by21[4] ; 0.000        ; 0.000      ; 0.908      ;
; 0.623  ; ayglue:shrieker|YM2149:digeridoo|poly17[9]           ; ayglue:shrieker|YM2149:digeridoo|poly17[8]            ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|div300by21[4] ; 0.000        ; 0.000      ; 0.909      ;
; 0.625  ; ayglue:shrieker|YM2149:digeridoo|poly17[6]           ; ayglue:shrieker|YM2149:digeridoo|poly17[5]            ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|div300by21[4] ; 0.000        ; 0.000      ; 0.911      ;
; 0.625  ; ayglue:shrieker|YM2149:digeridoo|tone_gen_cnt[3][11] ; ayglue:shrieker|YM2149:digeridoo|tone_gen_cnt[3][11]  ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|div300by21[4] ; 0.000        ; 0.000      ; 0.911      ;
; 0.626  ; ayglue:shrieker|YM2149:digeridoo|poly17[4]           ; ayglue:shrieker|YM2149:digeridoo|poly17[3]            ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|div300by21[4] ; 0.000        ; 0.000      ; 0.912      ;
; 0.629  ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[15]     ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[15]      ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|div300by21[4] ; 0.000        ; 0.000      ; 0.915      ;
; 0.629  ; ayglue:shrieker|YM2149:digeridoo|tone_gen_cnt[2][11] ; ayglue:shrieker|YM2149:digeridoo|tone_gen_cnt[2][11]  ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|div300by21[4] ; 0.000        ; 0.000      ; 0.915      ;
; 0.631  ; aycectr[0]                                           ; aycectr[2]                                            ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|div300by21[4] ; 0.000        ; 0.000      ; 0.917      ;
; 0.633  ; ayglue:shrieker|YM2149:digeridoo|poly17[8]           ; ayglue:shrieker|YM2149:digeridoo|poly17[7]            ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|div300by21[4] ; 0.000        ; 0.000      ; 0.919      ;
; 0.674  ; address_bus_r[1]                                     ; ayglue:shrieker|YM2149:digeridoo|reg[7][5]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.230      ; 3.190      ;
; 0.674  ; address_bus_r[1]                                     ; ayglue:shrieker|YM2149:digeridoo|reg[7][0]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.230      ; 3.190      ;
; 0.674  ; address_bus_r[1]                                     ; ayglue:shrieker|YM2149:digeridoo|reg[7][2]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.230      ; 3.190      ;
; 0.681  ; address_bus_r[0]                                     ; ayglue:shrieker|YM2149:digeridoo|reg[10][0]           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.228      ; 3.195      ;
; 0.681  ; address_bus_r[0]                                     ; ayglue:shrieker|YM2149:digeridoo|reg[10][2]           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.228      ; 3.195      ;
; 0.681  ; address_bus_r[0]                                     ; ayglue:shrieker|YM2149:digeridoo|reg[10][3]           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.228      ; 3.195      ;
; 0.681  ; address_bus_r[0]                                     ; ayglue:shrieker|YM2149:digeridoo|reg[10][4]           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.228      ; 3.195      ;
; 0.681  ; address_bus_r[0]                                     ; ayglue:shrieker|YM2149:digeridoo|reg[10][1]           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.228      ; 3.195      ;
; 0.682  ; T8080se:CPU|T80:u0|TState[0]                         ; ayglue:shrieker|YM2149:digeridoo|reg[4][5]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.238      ; 3.206      ;
; 0.698  ; ayglue:shrieker|YM2149:digeridoo|env_reset           ; ayglue:shrieker|YM2149:digeridoo|env_vol[2]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset         ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.314      ; 3.575      ;
; 0.703  ; address_bus_r[1]                                     ; ayglue:shrieker|YM2149:digeridoo|reg[4][0]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.228      ; 3.217      ;
; 0.703  ; address_bus_r[1]                                     ; ayglue:shrieker|YM2149:digeridoo|reg[4][2]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.228      ; 3.217      ;
; 0.703  ; address_bus_r[1]                                     ; ayglue:shrieker|YM2149:digeridoo|reg[4][3]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.228      ; 3.217      ;
; 0.703  ; address_bus_r[1]                                     ; ayglue:shrieker|YM2149:digeridoo|reg[4][4]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.228      ; 3.217      ;
; 0.703  ; address_bus_r[1]                                     ; ayglue:shrieker|YM2149:digeridoo|reg[4][1]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.228      ; 3.217      ;
; 0.704  ; ayglue:shrieker|YM2149:digeridoo|env_reset           ; ayglue:shrieker|YM2149:digeridoo|env_hold             ; ayglue:shrieker|YM2149:digeridoo|env_reset         ; clockster:clockmaker|div300by21[4] ; -0.500       ; 2.315      ; 3.082      ;
; 0.734  ; ayglue:shrieker|YM2149:digeridoo|audio_mix[4]        ; ayglue:shrieker|YM2149:digeridoo|audio_final[4]       ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|div300by21[4] ; 0.000        ; 0.000      ; 1.020      ;
; 0.736  ; ayglue:shrieker|YM2149:digeridoo|audio_mix[5]        ; ayglue:shrieker|YM2149:digeridoo|audio_final[5]       ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|div300by21[4] ; 0.000        ; 0.000      ; 1.022      ;
; 0.744  ; address_bus_r[0]                                     ; ayglue:shrieker|YM2149:digeridoo|reg[5][2]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.228      ; 3.258      ;
; 0.744  ; address_bus_r[0]                                     ; ayglue:shrieker|YM2149:digeridoo|reg[5][3]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.228      ; 3.258      ;
; 0.744  ; floppy:flappy|osd_command[2]                         ; ayglue:shrieker|YM2149:digeridoo|reg[4][5]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.234      ; 3.264      ;
; 0.746  ; floppy:flappy|osd_command[2]                         ; ayglue:shrieker|YM2149:digeridoo|reg[15][6]           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.235      ; 3.267      ;
; 0.749  ; address_bus_r[1]                                     ; ayglue:shrieker|YM2149:digeridoo|reg[6][0]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.226      ; 3.261      ;
; 0.749  ; address_bus_r[1]                                     ; ayglue:shrieker|YM2149:digeridoo|reg[6][2]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.226      ; 3.261      ;
; 0.749  ; address_bus_r[1]                                     ; ayglue:shrieker|YM2149:digeridoo|reg[6][3]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.226      ; 3.261      ;
; 0.749  ; address_bus_r[1]                                     ; ayglue:shrieker|YM2149:digeridoo|reg[6][4]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.226      ; 3.261      ;
; 0.749  ; address_bus_r[1]                                     ; ayglue:shrieker|YM2149:digeridoo|reg[6][1]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.226      ; 3.261      ;
; 0.758  ; T8080se:CPU|T80:u0|DO[6]                             ; ayglue:shrieker|YM2149:digeridoo|reg[15][6]           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.241      ; 3.285      ;
; 0.767  ; ayglue:shrieker|YM2149:digeridoo|audio_final[8]      ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[7]           ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|div300by21[4] ; 0.000        ; 0.000      ; 1.053      ;
; 0.769  ; address_bus_r[1]                                     ; ayglue:shrieker|YM2149:digeridoo|reg[0][2]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.226      ; 3.281      ;
; 0.769  ; address_bus_r[1]                                     ; ayglue:shrieker|YM2149:digeridoo|reg[0][3]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.226      ; 3.281      ;
; 0.769  ; address_bus_r[1]                                     ; ayglue:shrieker|YM2149:digeridoo|reg[0][4]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.226      ; 3.281      ;
; 0.769  ; address_bus_r[1]                                     ; ayglue:shrieker|YM2149:digeridoo|reg[0][1]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.226      ; 3.281      ;
; 0.770  ; T8080se:CPU|T80:u0|TState[1]                         ; ayglue:shrieker|YM2149:digeridoo|reg[4][5]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.238      ; 3.294      ;
; 0.770  ; ayglue:shrieker|YM2149:digeridoo|audio_final[1]      ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[0]           ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|div300by21[4] ; 0.000        ; 0.000      ; 1.056      ;
; 0.773  ; ayglue:shrieker|YM2149:digeridoo|poly17[2]           ; ayglue:shrieker|YM2149:digeridoo|poly17[1]            ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|div300by21[4] ; 0.000        ; 0.000      ; 1.059      ;
+--------+------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'I2C_AV_Config:u7|mI2C_CTRL_CLK'                                                                                                                                                                                           ;
+--------+--------------------------------------------------+--------------------------------------------------+----------------------------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                       ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+----------------------------------------------------+--------------------------------+--------------+------------+------------+
; -0.059 ; vectorkeys:kbdmatrix|key_blkvvod                 ; I2C_AV_Config:u7|mI2C_DATA[12]                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.546      ; 2.773      ;
; -0.059 ; vectorkeys:kbdmatrix|key_blkvvod                 ; I2C_AV_Config:u7|mI2C_DATA[2]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.546      ; 2.773      ;
; -0.059 ; vectorkeys:kbdmatrix|key_blkvvod                 ; I2C_AV_Config:u7|mI2C_DATA[9]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.546      ; 2.773      ;
; -0.059 ; vectorkeys:kbdmatrix|key_blkvvod                 ; I2C_AV_Config:u7|mI2C_DATA[1]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.546      ; 2.773      ;
; -0.059 ; vectorkeys:kbdmatrix|key_blkvvod                 ; I2C_AV_Config:u7|mI2C_DATA[11]                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.546      ; 2.773      ;
; -0.059 ; vectorkeys:kbdmatrix|key_blkvvod                 ; I2C_AV_Config:u7|mI2C_DATA[10]                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.546      ; 2.773      ;
; -0.059 ; vectorkeys:kbdmatrix|key_blkvvod                 ; I2C_AV_Config:u7|mI2C_DATA[3]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.546      ; 2.773      ;
; -0.059 ; vectorkeys:kbdmatrix|key_blkvvod                 ; I2C_AV_Config:u7|mI2C_DATA[4]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.546      ; 2.773      ;
; -0.059 ; vectorkeys:kbdmatrix|key_blkvvod                 ; I2C_AV_Config:u7|mI2C_DATA[7]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.546      ; 2.773      ;
; -0.059 ; vectorkeys:kbdmatrix|key_blkvvod                 ; I2C_AV_Config:u7|mI2C_DATA[0]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.546      ; 2.773      ;
; -0.059 ; vectorkeys:kbdmatrix|key_blkvvod                 ; I2C_AV_Config:u7|mI2C_DATA[5]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.546      ; 2.773      ;
; 0.069  ; vectorkeys:kbdmatrix|key_blkvvod                 ; I2C_AV_Config:u7|I2C_Controller:u0|SD[12]        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.552      ; 2.907      ;
; 0.069  ; vectorkeys:kbdmatrix|key_blkvvod                 ; I2C_AV_Config:u7|I2C_Controller:u0|SD[2]         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.552      ; 2.907      ;
; 0.069  ; vectorkeys:kbdmatrix|key_blkvvod                 ; I2C_AV_Config:u7|I2C_Controller:u0|SD[9]         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.552      ; 2.907      ;
; 0.069  ; vectorkeys:kbdmatrix|key_blkvvod                 ; I2C_AV_Config:u7|I2C_Controller:u0|SD[1]         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.552      ; 2.907      ;
; 0.069  ; vectorkeys:kbdmatrix|key_blkvvod                 ; I2C_AV_Config:u7|I2C_Controller:u0|SD[11]        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.552      ; 2.907      ;
; 0.069  ; vectorkeys:kbdmatrix|key_blkvvod                 ; I2C_AV_Config:u7|I2C_Controller:u0|SD[10]        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.552      ; 2.907      ;
; 0.069  ; vectorkeys:kbdmatrix|key_blkvvod                 ; I2C_AV_Config:u7|I2C_Controller:u0|SD[3]         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.552      ; 2.907      ;
; 0.069  ; vectorkeys:kbdmatrix|key_blkvvod                 ; I2C_AV_Config:u7|I2C_Controller:u0|SD[4]         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.552      ; 2.907      ;
; 0.069  ; vectorkeys:kbdmatrix|key_blkvvod                 ; I2C_AV_Config:u7|I2C_Controller:u0|SD[7]         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.552      ; 2.907      ;
; 0.069  ; vectorkeys:kbdmatrix|key_blkvvod                 ; I2C_AV_Config:u7|I2C_Controller:u0|SD[0]         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.552      ; 2.907      ;
; 0.069  ; vectorkeys:kbdmatrix|key_blkvvod                 ; I2C_AV_Config:u7|I2C_Controller:u0|SD[5]         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.552      ; 2.907      ;
; 0.108  ; floppy:flappy|osd_command[2]                     ; I2C_AV_Config:u7|mI2C_DATA[12]                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.546      ; 2.940      ;
; 0.108  ; floppy:flappy|osd_command[2]                     ; I2C_AV_Config:u7|mI2C_DATA[2]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.546      ; 2.940      ;
; 0.108  ; floppy:flappy|osd_command[2]                     ; I2C_AV_Config:u7|mI2C_DATA[9]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.546      ; 2.940      ;
; 0.108  ; floppy:flappy|osd_command[2]                     ; I2C_AV_Config:u7|mI2C_DATA[1]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.546      ; 2.940      ;
; 0.108  ; floppy:flappy|osd_command[2]                     ; I2C_AV_Config:u7|mI2C_DATA[11]                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.546      ; 2.940      ;
; 0.108  ; floppy:flappy|osd_command[2]                     ; I2C_AV_Config:u7|mI2C_DATA[10]                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.546      ; 2.940      ;
; 0.108  ; floppy:flappy|osd_command[2]                     ; I2C_AV_Config:u7|mI2C_DATA[3]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.546      ; 2.940      ;
; 0.108  ; floppy:flappy|osd_command[2]                     ; I2C_AV_Config:u7|mI2C_DATA[4]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.546      ; 2.940      ;
; 0.108  ; floppy:flappy|osd_command[2]                     ; I2C_AV_Config:u7|mI2C_DATA[7]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.546      ; 2.940      ;
; 0.108  ; floppy:flappy|osd_command[2]                     ; I2C_AV_Config:u7|mI2C_DATA[0]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.546      ; 2.940      ;
; 0.108  ; floppy:flappy|osd_command[2]                     ; I2C_AV_Config:u7|mI2C_DATA[5]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.546      ; 2.940      ;
; 0.236  ; floppy:flappy|osd_command[2]                     ; I2C_AV_Config:u7|I2C_Controller:u0|SD[12]        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.552      ; 3.074      ;
; 0.236  ; floppy:flappy|osd_command[2]                     ; I2C_AV_Config:u7|I2C_Controller:u0|SD[2]         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.552      ; 3.074      ;
; 0.236  ; floppy:flappy|osd_command[2]                     ; I2C_AV_Config:u7|I2C_Controller:u0|SD[9]         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.552      ; 3.074      ;
; 0.236  ; floppy:flappy|osd_command[2]                     ; I2C_AV_Config:u7|I2C_Controller:u0|SD[1]         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.552      ; 3.074      ;
; 0.236  ; floppy:flappy|osd_command[2]                     ; I2C_AV_Config:u7|I2C_Controller:u0|SD[11]        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.552      ; 3.074      ;
; 0.236  ; floppy:flappy|osd_command[2]                     ; I2C_AV_Config:u7|I2C_Controller:u0|SD[10]        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.552      ; 3.074      ;
; 0.236  ; floppy:flappy|osd_command[2]                     ; I2C_AV_Config:u7|I2C_Controller:u0|SD[3]         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.552      ; 3.074      ;
; 0.236  ; floppy:flappy|osd_command[2]                     ; I2C_AV_Config:u7|I2C_Controller:u0|SD[4]         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.552      ; 3.074      ;
; 0.236  ; floppy:flappy|osd_command[2]                     ; I2C_AV_Config:u7|I2C_Controller:u0|SD[7]         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.552      ; 3.074      ;
; 0.236  ; floppy:flappy|osd_command[2]                     ; I2C_AV_Config:u7|I2C_Controller:u0|SD[0]         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.552      ; 3.074      ;
; 0.236  ; floppy:flappy|osd_command[2]                     ; I2C_AV_Config:u7|I2C_Controller:u0|SD[5]         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.552      ; 3.074      ;
; 0.445  ; I2C_AV_Config:u7|I2C_Controller:u0|END           ; I2C_AV_Config:u7|I2C_Controller:u0|END           ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; I2C_AV_Config:u7|mSetup_ST.01                    ; I2C_AV_Config:u7|mSetup_ST.01                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; I2C_AV_Config:u7|LUT_INDEX[1]                    ; I2C_AV_Config:u7|LUT_INDEX[1]                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; I2C_AV_Config:u7|LUT_INDEX[2]                    ; I2C_AV_Config:u7|LUT_INDEX[2]                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; I2C_AV_Config:u7|LUT_INDEX[3]                    ; I2C_AV_Config:u7|LUT_INDEX[3]                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; I2C_AV_Config:u7|I2C_Controller:u0|SDO           ; I2C_AV_Config:u7|I2C_Controller:u0|SDO           ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; I2C_AV_Config:u7|I2C_Controller:u0|ACK1          ; I2C_AV_Config:u7|I2C_Controller:u0|ACK1          ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; I2C_AV_Config:u7|I2C_Controller:u0|ACK2          ; I2C_AV_Config:u7|I2C_Controller:u0|ACK2          ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; I2C_AV_Config:u7|I2C_Controller:u0|ACK3          ; I2C_AV_Config:u7|I2C_Controller:u0|ACK3          ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; I2C_AV_Config:u7|LUT_INDEX[0]                    ; I2C_AV_Config:u7|LUT_INDEX[0]                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; I2C_AV_Config:u7|mI2C_GO                         ; I2C_AV_Config:u7|mI2C_GO                         ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; I2C_AV_Config:u7|I2C_Controller:u0|SCLK          ; I2C_AV_Config:u7|I2C_Controller:u0|SCLK          ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.623  ; I2C_AV_Config:u7|LUT_INDEX[0]                    ; I2C_AV_Config:u7|LUT_INDEX[1]                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.909      ;
; 0.645  ; I2C_AV_Config:u7|mSetup_ST.01                    ; I2C_AV_Config:u7|mSetup_ST.00                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.931      ;
; 0.650  ; I2C_AV_Config:u7|mSetup_ST.01                    ; I2C_AV_Config:u7|mI2C_GO                         ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.936      ;
; 0.655  ; I2C_AV_Config:u7|I2C_Controller:u0|END           ; I2C_AV_Config:u7|mSetup_ST.10                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.941      ;
; 0.689  ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.975      ;
; 0.696  ; I2C_AV_Config:u7|LUT_INDEX[3]                    ; I2C_AV_Config:u7|mI2C_DATA[12]                   ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.982      ;
; 0.705  ; I2C_AV_Config:u7|LUT_INDEX[3]                    ; I2C_AV_Config:u7|mI2C_DATA[11]                   ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.991      ;
; 0.705  ; I2C_AV_Config:u7|LUT_INDEX[3]                    ; I2C_AV_Config:u7|mI2C_DATA[10]                   ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.991      ;
; 0.707  ; I2C_AV_Config:u7|LUT_INDEX[3]                    ; I2C_AV_Config:u7|mI2C_DATA[2]                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.993      ;
; 0.708  ; I2C_AV_Config:u7|LUT_INDEX[3]                    ; I2C_AV_Config:u7|mI2C_DATA[1]                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.994      ;
; 0.710  ; I2C_AV_Config:u7|LUT_INDEX[3]                    ; I2C_AV_Config:u7|mI2C_DATA[4]                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.996      ;
; 0.712  ; I2C_AV_Config:u7|LUT_INDEX[3]                    ; I2C_AV_Config:u7|mI2C_DATA[5]                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.998      ;
; 0.713  ; I2C_AV_Config:u7|LUT_INDEX[3]                    ; I2C_AV_Config:u7|mI2C_DATA[9]                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.999      ;
; 0.713  ; I2C_AV_Config:u7|LUT_INDEX[3]                    ; I2C_AV_Config:u7|mI2C_DATA[7]                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.999      ;
; 0.714  ; I2C_AV_Config:u7|LUT_INDEX[3]                    ; I2C_AV_Config:u7|mI2C_DATA[3]                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.000      ;
; 0.714  ; I2C_AV_Config:u7|LUT_INDEX[3]                    ; I2C_AV_Config:u7|mI2C_DATA[0]                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.000      ;
; 0.817  ; I2C_AV_Config:u7|mI2C_DATA[4]                    ; I2C_AV_Config:u7|I2C_Controller:u0|SD[4]         ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.006      ; 1.109      ;
; 0.852  ; I2C_AV_Config:u7|LUT_INDEX[2]                    ; I2C_AV_Config:u7|mI2C_DATA[12]                   ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.138      ;
; 0.855  ; I2C_AV_Config:u7|LUT_INDEX[2]                    ; I2C_AV_Config:u7|mI2C_DATA[11]                   ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.141      ;
; 0.855  ; I2C_AV_Config:u7|LUT_INDEX[2]                    ; I2C_AV_Config:u7|mI2C_DATA[10]                   ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.141      ;
; 0.857  ; I2C_AV_Config:u7|LUT_INDEX[2]                    ; I2C_AV_Config:u7|mI2C_DATA[2]                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.143      ;
; 0.857  ; I2C_AV_Config:u7|LUT_INDEX[2]                    ; I2C_AV_Config:u7|mI2C_DATA[1]                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.143      ;
; 0.860  ; I2C_AV_Config:u7|LUT_INDEX[2]                    ; I2C_AV_Config:u7|mI2C_DATA[4]                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.146      ;
; 0.862  ; I2C_AV_Config:u7|LUT_INDEX[2]                    ; I2C_AV_Config:u7|mI2C_DATA[5]                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.148      ;
; 0.862  ; I2C_AV_Config:u7|LUT_INDEX[2]                    ; I2C_AV_Config:u7|mI2C_DATA[9]                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.148      ;
; 0.863  ; I2C_AV_Config:u7|LUT_INDEX[2]                    ; I2C_AV_Config:u7|mI2C_DATA[7]                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.149      ;
; 0.863  ; I2C_AV_Config:u7|LUT_INDEX[2]                    ; I2C_AV_Config:u7|mI2C_DATA[0]                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.149      ;
; 0.864  ; I2C_AV_Config:u7|LUT_INDEX[2]                    ; I2C_AV_Config:u7|mI2C_DATA[3]                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.150      ;
; 0.872  ; I2C_AV_Config:u7|mI2C_DATA[0]                    ; I2C_AV_Config:u7|I2C_Controller:u0|SD[0]         ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.006      ; 1.164      ;
; 0.943  ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.229      ;
; 0.949  ; I2C_AV_Config:u7|mSetup_ST.10                    ; I2C_AV_Config:u7|mSetup_ST.00                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.235      ;
; 0.992  ; I2C_AV_Config:u7|I2C_Controller:u0|END           ; I2C_AV_Config:u7|mI2C_GO                         ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.278      ;
; 0.994  ; I2C_AV_Config:u7|mSetup_ST.01                    ; I2C_AV_Config:u7|mSetup_ST.10                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.280      ;
; 0.997  ; I2C_AV_Config:u7|I2C_Controller:u0|END           ; I2C_AV_Config:u7|mSetup_ST.00                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.283      ;
; 1.002  ; I2C_AV_Config:u7|I2C_Controller:u0|END           ; I2C_AV_Config:u7|mSetup_ST.01                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.288      ;
; 1.008  ; I2C_AV_Config:u7|mI2C_DATA[11]                   ; I2C_AV_Config:u7|I2C_Controller:u0|SD[11]        ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.006      ; 1.300      ;
; 1.011  ; I2C_AV_Config:u7|mI2C_DATA[5]                    ; I2C_AV_Config:u7|I2C_Controller:u0|SD[5]         ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.006      ; 1.303      ;
; 1.012  ; I2C_AV_Config:u7|mI2C_DATA[12]                   ; I2C_AV_Config:u7|I2C_Controller:u0|SD[12]        ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.006      ; 1.304      ;
; 1.015  ; I2C_AV_Config:u7|mI2C_DATA[1]                    ; I2C_AV_Config:u7|I2C_Controller:u0|SD[1]         ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.006      ; 1.307      ;
; 1.026  ; I2C_AV_Config:u7|mSetup_ST.00                    ; I2C_AV_Config:u7|mSetup_ST.01                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.312      ;
; 1.035  ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.321      ;
; 1.036  ; I2C_AV_Config:u7|mSetup_ST.10                    ; I2C_AV_Config:u7|LUT_INDEX[1]                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.322      ;
; 1.041  ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.327      ;
; 1.041  ; I2C_AV_Config:u7|mSetup_ST.10                    ; I2C_AV_Config:u7|LUT_INDEX[0]                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.327      ;
+--------+--------------------------------------------------+--------------------------------------------------+----------------------------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clockmaker|vector_xtal|altpll_component|pll|clk[0]'                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.080 ; I2C_AV_Config:u7|mI2C_CTRL_CLK                                ; I2C_AV_Config:u7|mI2C_CTRL_CLK                                ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.088      ; 0.731      ;
; 0.080 ; I2C_AV_Config:u7|mI2C_CTRL_CLK                                ; I2C_AV_Config:u7|mI2C_CTRL_CLK                                ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.088      ; 0.731      ;
; 0.445 ; clockster:clockmaker|initctr[0]                               ; clockster:clockmaker|initctr[0]                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; clockster:clockmaker|ctr[0]                                   ; clockster:clockmaker|ctr[0]                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; slowclock[0]                                                  ; slowclock[0]                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; singleclockster:keytapclock|singleclock                       ; singleclockster:keytapclock|singleclock                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vectorkeys:kbdmatrix|ps2k:ps2driver|watchdogtrig              ; vectorkeys:kbdmatrix|ps2k:ps2driver|watchdogtrig              ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vectorkeys:kbdmatrix|ps2k:ps2driver|state.00                  ; vectorkeys:kbdmatrix|ps2k:ps2driver|state.00                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vectorkeys:kbdmatrix|ps2k:ps2driver|bitcount[0]               ; vectorkeys:kbdmatrix|ps2k:ps2driver|bitcount[0]               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vectorkeys:kbdmatrix|ps2k:ps2driver|bitcount[1]               ; vectorkeys:kbdmatrix|ps2k:ps2driver|bitcount[1]               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vectorkeys:kbdmatrix|ps2k:ps2driver|bitcount[2]               ; vectorkeys:kbdmatrix|ps2k:ps2driver|bitcount[2]               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vectorkeys:kbdmatrix|ps2k:ps2driver|state.10                  ; vectorkeys:kbdmatrix|ps2k:ps2driver|state.10                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vectorkeys:kbdmatrix|ps2k:ps2driver|dsr                       ; vectorkeys:kbdmatrix|ps2k:ps2driver|dsr                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vectorkeys:kbdmatrix|state.0101                               ; vectorkeys:kbdmatrix|state.0101                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vectorkeys:kbdmatrix|state.1010                               ; vectorkeys:kbdmatrix|state.1010                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vectorkeys:kbdmatrix|key_blkvvod                              ; vectorkeys:kbdmatrix|key_blkvvod                              ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; video:vidi|vga_refresh:refresher|videoActiveX                 ; video:vidi|vga_refresh:refresher|videoActiveX                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vectorkeys:kbdmatrix|key_ctrl                                 ; vectorkeys:kbdmatrix|key_ctrl                                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; video:vidi|vga_refresh:refresher|videoActiveY                 ; video:vidi|vga_refresh:refresher|videoActiveY                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; oneshot:retrace_delay|q                                       ; oneshot:retrace_delay|q                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; oneshot:retrace_irq|q                                         ; oneshot:retrace_irq|q                                         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vectorkeys:kbdmatrix|key_bushold                              ; vectorkeys:kbdmatrix|key_bushold                              ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; specialkeys:skeys|o_osd                                       ; specialkeys:skeys|o_osd                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vectorkeys:kbdmatrix|key_osd[1]                               ; vectorkeys:kbdmatrix|key_osd[1]                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; floppy:flappy|cpu65xx_en:cpu|cpuCycle.secondFetch             ; floppy:flappy|cpu65xx_en:cpu|cpuCycle.secondFetch             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ws_counter[0]                                                 ; ws_counter[0]                                                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; T8080se:CPU|T80:u0|ACC[1]                                     ; T8080se:CPU|T80:u0|ACC[1]                                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; T8080se:CPU|T80:u0|ACC[2]                                     ; T8080se:CPU|T80:u0|ACC[2]                                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; T8080se:CPU|T80:u0|ACC[4]                                     ; T8080se:CPU|T80:u0|ACC[4]                                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; video:vidi|vga_refresh:refresher|fb_row[0]                    ; video:vidi|vga_refresh:refresher|fb_row[0]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; T8080se:CPU|T80:u0|ACC[5]                                     ; T8080se:CPU|T80:u0|ACC[5]                                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; jtag_top:tigertiger|CMD_Decode:u5|mSR_WRn                     ; jtag_top:tigertiger|CMD_Decode:u5|mSR_WRn                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; jtag_top:tigertiger|CMD_Decode:u5|mSR_ST.011                  ; jtag_top:tigertiger|CMD_Decode:u5|mSR_ST.011                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; jtag_top:tigertiger|CMD_Decode:u5|mSR_ST.101                  ; jtag_top:tigertiger|CMD_Decode:u5|mSR_ST.101                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; jtag_top:tigertiger|CMD_Decode:u5|mSR_ST.000                  ; jtag_top:tigertiger|CMD_Decode:u5|mSR_ST.000                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_Start               ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_Start               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; jtag_top:tigertiger|CMD_Decode:u5|f_SRAM                      ; jtag_top:tigertiger|CMD_Decode:u5|f_SRAM                      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; jtag_top:tigertiger|CMD_Decode:u5|mSR_Start                   ; jtag_top:tigertiger|CMD_Decode:u5|mSR_Start                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vectorkeys:kbdmatrix|saved_shift_trigger                      ; vectorkeys:kbdmatrix|saved_shift_trigger                      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vectorkeys:kbdmatrix|oneshot:shitshot|q                       ; vectorkeys:kbdmatrix|oneshot:shitshot|q                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vectorkeys:kbdmatrix|saved_ps2_shift                          ; vectorkeys:kbdmatrix|saved_ps2_shift                          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vectorkeys:kbdmatrix|qmatrix_shift                            ; vectorkeys:kbdmatrix|qmatrix_shift                            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; pit8253:vi53|pit8253_counterunit:cu2|counter_loading          ; pit8253:vi53|pit8253_counterunit:cu2|counter_loading          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; pit8253:vi53|pit8253_counterunit:cu2|counter_starting         ; pit8253:vi53|pit8253_counterunit:cu2|counter_starting         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; pit8253:vi53|pit8253_counterunit:cu2|counter_loaded           ; pit8253:vi53|pit8253_counterunit:cu2|counter_loaded           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; pit8253:vi53|pit8253_counterunit:cu2|readhelper:rbus|read_msb ; pit8253:vi53|pit8253_counterunit:cu2|readhelper:rbus|read_msb ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; floppy:flappy|wd1793:vg93|read_timer[0]                       ; floppy:flappy|wd1793:vg93|read_timer[0]                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; floppy:flappy|wd1793:vg93|read_timer[1]                       ; floppy:flappy|wd1793:vg93|read_timer[1]                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; floppy:flappy|wd1793:vg93|read_timer[2]                       ; floppy:flappy|wd1793:vg93|read_timer[2]                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; floppy:flappy|wd1793:vg93|read_timer[3]                       ; floppy:flappy|wd1793:vg93|read_timer[3]                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; floppy:flappy|cpu65xx_en:cpu|D                                ; floppy:flappy|cpu65xx_en:cpu|D                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vectorkeys:kbdmatrix|key_osd[4]                               ; vectorkeys:kbdmatrix|key_osd[4]                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; floppy:flappy|wd1793:vg93|wdstat_stepdirection                ; floppy:flappy|wd1793:vg93|wdstat_stepdirection                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; floppy:flappy|cpu65xx_en:cpu|V                                ; floppy:flappy|cpu65xx_en:cpu|V                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; floppy:flappy|wd1793:vg93|oCPU_REQUEST[7]                     ; floppy:flappy|wd1793:vg93|oCPU_REQUEST[7]                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; floppy:flappy|cpu65xx_en:cpu|myAddr[8]                        ; floppy:flappy|cpu65xx_en:cpu|myAddr[8]                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; textmode:osd|textmode_counter:tcu|tile_x[0]                   ; textmode:osd|textmode_counter:tcu|tile_x[0]                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; textmode:osd|textmode_counter:tcu|tile_x[2]                   ; textmode:osd|textmode_counter:tcu|tile_x[2]                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; textmode:osd|textmode_counter:tcu|tile_x[1]                   ; textmode:osd|textmode_counter:tcu|tile_x[1]                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; textmode:osd|textmode_counter:tcu|linediv                     ; textmode:osd|textmode_counter:tcu|linediv                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; textmode:osd|textmode_counter:tcu|tile_y[0]                   ; textmode:osd|textmode_counter:tcu|tile_y[0]                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; textmode:osd|textmode_counter:tcu|tile_y[1]                   ; textmode:osd|textmode_counter:tcu|tile_y[1]                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; textmode:osd|textmode_counter:tcu|tile_y[2]                   ; textmode:osd|textmode_counter:tcu|tile_y[2]                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; textmode:osd|textmode_counter:tcu|line_counter[0]             ; textmode:osd|textmode_counter:tcu|line_counter[0]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; textmode:osd|textmode_counter:tcu|line_counter[1]             ; textmode:osd|textmode_counter:tcu|line_counter[1]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; textmode:osd|textmode_counter:tcu|line_counter[3]             ; textmode:osd|textmode_counter:tcu|line_counter[3]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; textmode:osd|textmode_counter:tcu|line_counter[4]             ; textmode:osd|textmode_counter:tcu|line_counter[4]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; textmode:osd|textmode_counter:tcu|state[1]                    ; textmode:osd|textmode_counter:tcu|state[1]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; textmode:osd|textmode_counter:tcu|text_base[5]                ; textmode:osd|textmode_counter:tcu|text_base[5]                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; textmode:osd|textmode_counter:tcu|text_base[6]                ; textmode:osd|textmode_counter:tcu|text_base[6]                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; textmode:osd|textmode_counter:tcu|text_base[7]                ; textmode:osd|textmode_counter:tcu|text_base[7]                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; floppy:flappy|wd1793:vg93|s_wrfault                           ; floppy:flappy|wd1793:vg93|s_wrfault                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; floppy:flappy|wd1793:vg93|s_headloaded                        ; floppy:flappy|wd1793:vg93|s_headloaded                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; pit8253:vi53|pit8253_counterunit:cu1|counter_loading          ; pit8253:vi53|pit8253_counterunit:cu1|counter_loading          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; pit8253:vi53|pit8253_counterunit:cu1|counter_starting         ; pit8253:vi53|pit8253_counterunit:cu1|counter_starting         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; pit8253:vi53|pit8253_counterunit:cu1|counter_loaded           ; pit8253:vi53|pit8253_counterunit:cu1|counter_loaded           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; pit8253:vi53|pit8253_counterunit:cu1|readhelper:rbus|read_msb ; pit8253:vi53|pit8253_counterunit:cu1|readhelper:rbus|read_msb ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; pit8253:vi53|pit8253_counterunit:cu0|counter_loading          ; pit8253:vi53|pit8253_counterunit:cu0|counter_loading          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; pit8253:vi53|pit8253_counterunit:cu0|counter_starting         ; pit8253:vi53|pit8253_counterunit:cu0|counter_starting         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; pit8253:vi53|pit8253_counterunit:cu0|counter_loaded           ; pit8253:vi53|pit8253_counterunit:cu0|counter_loaded           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; pit8253:vi53|pit8253_counterunit:cu0|readhelper:rbus|read_msb ; pit8253:vi53|pit8253_counterunit:cu0|readhelper:rbus|read_msb ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vectorkeys:kbdmatrix|key_blksbr                               ; vectorkeys:kbdmatrix|key_blksbr                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; specialkeys:skeys|o_disable_rom                               ; specialkeys:skeys|o_disable_rom                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; floppy:flappy|wd1793:vg93|s_readonly                          ; floppy:flappy|wd1793:vg93|s_readonly                          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; I82C55:vv55int|a_inte1                                        ; I82C55:vv55int|a_inte1                                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; T8080se:CPU|T80:u0|ACC[6]                                     ; T8080se:CPU|T80:u0|ACC[6]                                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; T8080se:CPU|T80:u0|ACC[3]                                     ; T8080se:CPU|T80:u0|ACC[3]                                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; floppy:flappy|wd1793:vg93|state[3]                            ; floppy:flappy|wd1793:vg93|state[3]                            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; floppy:flappy|wd1793:vg93|wdstat_pending                      ; floppy:flappy|wd1793:vg93|wdstat_pending                      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vectorkeys:kbdmatrix|key_osd[3]                               ; vectorkeys:kbdmatrix|key_osd[3]                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vectorkeys:kbdmatrix|key_osd[2]                               ; vectorkeys:kbdmatrix|key_osd[2]                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; floppy:flappy|wd1793:vg93|oCPU_REQUEST[2]                     ; floppy:flappy|wd1793:vg93|oCPU_REQUEST[2]                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; floppy:flappy|cpu65xx_en:cpu|I                                ; floppy:flappy|cpu65xx_en:cpu|I                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; T8080se:CPU|T80:u0|TState[1]                                  ; T8080se:CPU|T80:u0|TState[1]                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; T8080se:CPU|T80:u0|TState[0]                                  ; T8080se:CPU|T80:u0|TState[0]                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; I82C55:vv55int|b_inte                                         ; I82C55:vv55int|b_inte                                         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; floppy:flappy|wd1793:vg93|watchdog_set                        ; floppy:flappy|wd1793:vg93|watchdog_set                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vectorkeys:kbdmatrix|key_rus                                  ; vectorkeys:kbdmatrix|key_rus                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; T8080se:CPU|T80:u0|Halt_FF                                    ; T8080se:CPU|T80:u0|Halt_FF                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; I82C55:vv55int|a_inte2                                        ; I82C55:vv55int|a_inte2                                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clockmaker|vector_xtal|altpll_component|pll|clk[1]'                                                                                                                                                              ;
+-------+------------------------------------+------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.081 ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4]                 ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.087      ; 0.731      ;
; 0.081 ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4]                 ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.087      ; 0.731      ;
; 0.274 ; clockster:clockmaker|cophacc[15]   ; clockster:clockmaker|cophacc[15]   ; clockster:clockmaker|cophacc[15]                   ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 0.911      ;
; 0.274 ; clockster:clockmaker|cophacc[15]   ; clockster:clockmaker|cophacc[15]   ; clockster:clockmaker|cophacc[15]                   ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 0.911      ;
; 0.279 ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31]                 ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 0.911      ;
; 0.279 ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31]                 ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 0.911      ;
; 0.445 ; clockster:clockmaker|pal_phase[2]  ; clockster:clockmaker|pal_phase[2]  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; clockster:clockmaker|div300by21[0] ; clockster:clockmaker|div300by21[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; clockster:clockmaker|div300by21[1] ; clockster:clockmaker|div300by21[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; clockster:clockmaker|div300by21[2] ; clockster:clockmaker|div300by21[2] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; clockster:clockmaker|div300by21[3] ; clockster:clockmaker|div300by21[3] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; clockster:clockmaker|div300by21[5] ; clockster:clockmaker|div300by21[5] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.640 ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[5] ; clockster:clockmaker|div300by21[4]                 ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.087      ; 1.290      ;
; 0.640 ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[5] ; clockster:clockmaker|div300by21[4]                 ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.087      ; 1.290      ;
; 0.654 ; clockster:clockmaker|div300by21[2] ; clockster:clockmaker|div300by21[3] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.940      ;
; 0.668 ; clockster:clockmaker|div300by21[0] ; clockster:clockmaker|div300by21[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.954      ;
; 0.793 ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[2] ; clockster:clockmaker|div300by21[4]                 ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.087      ; 1.443      ;
; 0.793 ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[2] ; clockster:clockmaker|div300by21[4]                 ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.087      ; 1.443      ;
; 0.794 ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[0] ; clockster:clockmaker|div300by21[4]                 ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.087      ; 1.444      ;
; 0.794 ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[0] ; clockster:clockmaker|div300by21[4]                 ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.087      ; 1.444      ;
; 0.934 ; clockster:clockmaker|pal_phase[8]  ; clockster:clockmaker|pal_phase[8]  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.220      ;
; 0.934 ; clockster:clockmaker|pal_phase[10] ; clockster:clockmaker|pal_phase[10] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.220      ;
; 0.937 ; clockster:clockmaker|pal_phase[18] ; clockster:clockmaker|pal_phase[18] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.223      ;
; 0.938 ; clockster:clockmaker|cophacc[10]   ; clockster:clockmaker|cophacc[10]   ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.224      ;
; 0.938 ; clockster:clockmaker|pal_phase[26] ; clockster:clockmaker|pal_phase[26] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.224      ;
; 0.939 ; clockster:clockmaker|cophacc[8]    ; clockster:clockmaker|cophacc[8]    ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.225      ;
; 0.939 ; clockster:clockmaker|cophacc[12]   ; clockster:clockmaker|cophacc[12]   ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.225      ;
; 0.939 ; clockster:clockmaker|pal_phase[14] ; clockster:clockmaker|pal_phase[14] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.225      ;
; 0.939 ; clockster:clockmaker|pal_phase[28] ; clockster:clockmaker|pal_phase[28] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.225      ;
; 0.960 ; clockster:clockmaker|pal_phase[17] ; clockster:clockmaker|pal_phase[17] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.246      ;
; 0.964 ; clockster:clockmaker|cophacc[14]   ; clockster:clockmaker|cophacc[14]   ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.250      ;
; 0.964 ; clockster:clockmaker|pal_phase[5]  ; clockster:clockmaker|pal_phase[5]  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.250      ;
; 0.964 ; clockster:clockmaker|pal_phase[12] ; clockster:clockmaker|pal_phase[12] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.250      ;
; 0.964 ; clockster:clockmaker|pal_phase[30] ; clockster:clockmaker|pal_phase[30] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.250      ;
; 0.967 ; clockster:clockmaker|cophacc[2]    ; clockster:clockmaker|cophacc[2]    ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.253      ;
; 0.968 ; clockster:clockmaker|cophacc[3]    ; clockster:clockmaker|cophacc[3]    ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.254      ;
; 0.968 ; clockster:clockmaker|pal_phase[19] ; clockster:clockmaker|pal_phase[19] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.254      ;
; 0.969 ; clockster:clockmaker|cophacc[5]    ; clockster:clockmaker|cophacc[5]    ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.255      ;
; 0.969 ; clockster:clockmaker|pal_phase[15] ; clockster:clockmaker|pal_phase[15] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.255      ;
; 0.969 ; clockster:clockmaker|pal_phase[16] ; clockster:clockmaker|pal_phase[16] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.255      ;
; 0.969 ; clockster:clockmaker|pal_phase[21] ; clockster:clockmaker|pal_phase[21] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.255      ;
; 0.969 ; clockster:clockmaker|pal_phase[24] ; clockster:clockmaker|pal_phase[24] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.255      ;
; 0.979 ; clockster:clockmaker|cophacc[4]    ; clockster:clockmaker|cophacc[4]    ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.265      ;
; 0.979 ; clockster:clockmaker|cophacc[6]    ; clockster:clockmaker|cophacc[6]    ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.265      ;
; 0.979 ; clockster:clockmaker|pal_phase[4]  ; clockster:clockmaker|pal_phase[4]  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.265      ;
; 0.979 ; clockster:clockmaker|pal_phase[6]  ; clockster:clockmaker|pal_phase[6]  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.265      ;
; 0.979 ; clockster:clockmaker|pal_phase[22] ; clockster:clockmaker|pal_phase[22] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.265      ;
; 1.006 ; clockster:clockmaker|pal_phase[9]  ; clockster:clockmaker|pal_phase[9]  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.292      ;
; 1.006 ; clockster:clockmaker|pal_phase[11] ; clockster:clockmaker|pal_phase[11] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.292      ;
; 1.007 ; clockster:clockmaker|cophacc[9]    ; clockster:clockmaker|cophacc[9]    ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.293      ;
; 1.008 ; clockster:clockmaker|cophacc[7]    ; clockster:clockmaker|cophacc[7]    ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.294      ;
; 1.008 ; clockster:clockmaker|pal_phase[7]  ; clockster:clockmaker|pal_phase[7]  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.294      ;
; 1.008 ; clockster:clockmaker|pal_phase[20] ; clockster:clockmaker|pal_phase[20] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.294      ;
; 1.008 ; clockster:clockmaker|pal_phase[23] ; clockster:clockmaker|pal_phase[23] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.294      ;
; 1.008 ; clockster:clockmaker|pal_phase[29] ; clockster:clockmaker|pal_phase[29] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.294      ;
; 1.010 ; clockster:clockmaker|pal_phase[25] ; clockster:clockmaker|pal_phase[25] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.296      ;
; 1.011 ; clockster:clockmaker|cophacc[11]   ; clockster:clockmaker|cophacc[11]   ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.297      ;
; 1.011 ; clockster:clockmaker|cophacc[13]   ; clockster:clockmaker|cophacc[13]   ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.297      ;
; 1.011 ; clockster:clockmaker|pal_phase[27] ; clockster:clockmaker|pal_phase[27] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.297      ;
; 1.015 ; clockster:clockmaker|div300by21[0] ; clockster:clockmaker|div300by21[2] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.301      ;
; 1.017 ; clockster:clockmaker|div300by21[0] ; clockster:clockmaker|div300by21[3] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.303      ;
; 1.034 ; clockster:clockmaker|div300by21[1] ; clockster:clockmaker|div300by21[2] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.320      ;
; 1.036 ; clockster:clockmaker|div300by21[1] ; clockster:clockmaker|div300by21[3] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.322      ;
; 1.156 ; clockster:clockmaker|div300by21[2] ; clockster:clockmaker|div300by21[5] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.442      ;
; 1.187 ; clockster:clockmaker|pal_phase[13] ; clockster:clockmaker|pal_phase[13] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.473      ;
; 1.237 ; clockster:clockmaker|div300by21[0] ; clockster:clockmaker|div300by21[4] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.523      ;
; 1.277 ; clockster:clockmaker|div300by21[3] ; clockster:clockmaker|div300by21[5] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.563      ;
; 1.392 ; clockster:clockmaker|pal_phase[17] ; clockster:clockmaker|pal_phase[18] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.678      ;
; 1.396 ; clockster:clockmaker|cophacc[14]   ; clockster:clockmaker|cophacc[15]   ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.682      ;
; 1.396 ; clockster:clockmaker|pal_phase[30] ; clockster:clockmaker|pal_phase[31] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.682      ;
; 1.396 ; clockster:clockmaker|pal_phase[5]  ; clockster:clockmaker|pal_phase[6]  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.682      ;
; 1.396 ; clockster:clockmaker|pal_phase[10] ; clockster:clockmaker|pal_phase[11] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.682      ;
; 1.396 ; clockster:clockmaker|pal_phase[12] ; clockster:clockmaker|pal_phase[13] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.682      ;
; 1.399 ; clockster:clockmaker|cophacc[2]    ; clockster:clockmaker|cophacc[3]    ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.685      ;
; 1.399 ; clockster:clockmaker|pal_phase[18] ; clockster:clockmaker|pal_phase[19] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.685      ;
; 1.400 ; clockster:clockmaker|cophacc[3]    ; clockster:clockmaker|cophacc[4]    ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.686      ;
; 1.400 ; clockster:clockmaker|cophacc[1]    ; clockster:clockmaker|pal_phase[4]  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.686      ;
; 1.400 ; clockster:clockmaker|pal_phase[19] ; clockster:clockmaker|pal_phase[20] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.686      ;
; 1.400 ; clockster:clockmaker|cophacc[10]   ; clockster:clockmaker|cophacc[11]   ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.686      ;
; 1.400 ; clockster:clockmaker|pal_phase[26] ; clockster:clockmaker|pal_phase[27] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.686      ;
; 1.401 ; clockster:clockmaker|pal_phase[14] ; clockster:clockmaker|pal_phase[15] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.687      ;
; 1.401 ; clockster:clockmaker|pal_phase[15] ; clockster:clockmaker|pal_phase[16] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.687      ;
; 1.401 ; clockster:clockmaker|cophacc[5]    ; clockster:clockmaker|cophacc[6]    ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.687      ;
; 1.401 ; clockster:clockmaker|pal_phase[21] ; clockster:clockmaker|pal_phase[22] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.687      ;
; 1.401 ; clockster:clockmaker|pal_phase[28] ; clockster:clockmaker|pal_phase[29] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.687      ;
; 1.401 ; clockster:clockmaker|cophacc[12]   ; clockster:clockmaker|cophacc[13]   ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.687      ;
; 1.436 ; clockster:clockmaker|pal_phase[9]  ; clockster:clockmaker|pal_phase[10] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.722      ;
; 1.436 ; clockster:clockmaker|pal_phase[11] ; clockster:clockmaker|pal_phase[12] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.722      ;
; 1.439 ; clockster:clockmaker|div300by21[5] ; clockster:clockmaker|div300by21[2] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.725      ;
; 1.440 ; clockster:clockmaker|div300by21[5] ; clockster:clockmaker|div300by21[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.726      ;
; 1.440 ; clockster:clockmaker|cophacc[9]    ; clockster:clockmaker|cophacc[10]   ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.726      ;
; 1.440 ; clockster:clockmaker|pal_phase[25] ; clockster:clockmaker|pal_phase[26] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.726      ;
; 1.440 ; clockster:clockmaker|div300by21[5] ; clockster:clockmaker|div300by21[4] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.726      ;
; 1.441 ; clockster:clockmaker|pal_phase[7]  ; clockster:clockmaker|pal_phase[8]  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.727      ;
; 1.441 ; clockster:clockmaker|cophacc[7]    ; clockster:clockmaker|cophacc[8]    ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.727      ;
; 1.441 ; clockster:clockmaker|cophacc[11]   ; clockster:clockmaker|cophacc[12]   ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.727      ;
; 1.441 ; clockster:clockmaker|pal_phase[27] ; clockster:clockmaker|pal_phase[28] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.727      ;
; 1.441 ; clockster:clockmaker|cophacc[13]   ; clockster:clockmaker|cophacc[14]   ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.727      ;
; 1.441 ; clockster:clockmaker|pal_phase[4]  ; clockster:clockmaker|pal_phase[5]  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.727      ;
; 1.441 ; clockster:clockmaker|pal_phase[29] ; clockster:clockmaker|pal_phase[30] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.727      ;
+-------+------------------------------------+------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'soundcodec:soundnik|audio_io:audioio|LRCK_1X'                                                                                                                                                                                          ;
+-------+---------------------------------------------------+------------------------------------------------------+-----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                              ; Launch Clock                                  ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+------------------------------------------------------+-----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.283 ; soundcodec:soundnik|audio_io:audioio|inputbuf[13] ; soundcodec:soundnik|audio_io:audioio|inputsample[13] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 0.000        ; 0.340      ; 0.909      ;
; 0.421 ; soundcodec:soundnik|audio_io:audioio|inputbuf[14] ; soundcodec:soundnik|audio_io:audioio|inputsample[14] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 0.000        ; 0.340      ; 1.047      ;
; 0.503 ; soundcodec:soundnik|audio_io:audioio|inputbuf[15] ; soundcodec:soundnik|audio_io:audioio|inputsample[15] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 0.000        ; 0.341      ; 1.130      ;
; 0.508 ; soundcodec:soundnik|audio_io:audioio|inputbuf[10] ; soundcodec:soundnik|audio_io:audioio|inputsample[10] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 0.000        ; 0.341      ; 1.135      ;
; 0.508 ; soundcodec:soundnik|audio_io:audioio|inputbuf[9]  ; soundcodec:soundnik|audio_io:audioio|inputsample[9]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 0.000        ; 0.341      ; 1.135      ;
; 0.509 ; soundcodec:soundnik|audio_io:audioio|inputbuf[12] ; soundcodec:soundnik|audio_io:audioio|inputsample[12] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 0.000        ; 0.341      ; 1.136      ;
; 0.644 ; soundcodec:soundnik|audio_io:audioio|inputbuf[8]  ; soundcodec:soundnik|audio_io:audioio|inputsample[8]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 0.000        ; 0.341      ; 1.271      ;
; 0.769 ; soundcodec:soundnik|audio_io:audioio|inputbuf[11] ; soundcodec:soundnik|audio_io:audioio|inputsample[11] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 0.000        ; 0.341      ; 1.396      ;
; 1.439 ; soundcodec:soundnik|ma_pulse[5]                   ; soundcodec:soundnik|audio_io:audioio|pulsebuf[5]     ; clockster:clockmaker|cophacc[15]              ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; -0.500       ; -0.325     ; 0.900      ;
; 1.442 ; soundcodec:soundnik|ma_pulse[6]                   ; soundcodec:soundnik|audio_io:audioio|pulsebuf[6]     ; clockster:clockmaker|cophacc[15]              ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; -0.500       ; -0.325     ; 0.903      ;
; 1.446 ; soundcodec:soundnik|ma_pulse[10]                  ; soundcodec:soundnik|audio_io:audioio|pulsebuf[10]    ; clockster:clockmaker|cophacc[15]              ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; -0.500       ; -0.326     ; 0.906      ;
; 1.451 ; soundcodec:soundnik|ma_pulse[9]                   ; soundcodec:soundnik|audio_io:audioio|pulsebuf[9]     ; clockster:clockmaker|cophacc[15]              ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; -0.500       ; -0.326     ; 0.911      ;
; 1.586 ; soundcodec:soundnik|ma_pulse[7]                   ; soundcodec:soundnik|audio_io:audioio|pulsebuf[7]     ; clockster:clockmaker|cophacc[15]              ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; -0.500       ; -0.325     ; 1.047      ;
; 1.587 ; soundcodec:soundnik|ma_pulse[8]                   ; soundcodec:soundnik|audio_io:audioio|pulsebuf[8]     ; clockster:clockmaker|cophacc[15]              ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; -0.500       ; -0.326     ; 1.047      ;
; 1.595 ; soundcodec:soundnik|ma_pulse[13]                  ; soundcodec:soundnik|audio_io:audioio|pulsebuf[13]    ; clockster:clockmaker|cophacc[15]              ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; -0.500       ; -0.326     ; 1.055      ;
; 1.595 ; soundcodec:soundnik|ma_pulse[11]                  ; soundcodec:soundnik|audio_io:audioio|pulsebuf[11]    ; clockster:clockmaker|cophacc[15]              ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; -0.500       ; -0.326     ; 1.055      ;
; 1.824 ; soundcodec:soundnik|ma_pulse[12]                  ; soundcodec:soundnik|audio_io:audioio|pulsebuf[12]    ; clockster:clockmaker|cophacc[15]              ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; -0.500       ; -0.326     ; 1.284      ;
; 1.824 ; soundcodec:soundnik|ma_pulse[14]                  ; soundcodec:soundnik|audio_io:audioio|pulsebuf[14]    ; clockster:clockmaker|cophacc[15]              ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; -0.500       ; -0.326     ; 1.284      ;
+-------+---------------------------------------------------+------------------------------------------------------+-----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clockster:clockmaker|pal_phase[31]'                                                                                                                        ;
+-------+-------------------------+-------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.445 ; video:vidi|tv_phase0[0] ; video:vidi|tv_phase0[0] ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; video:vidi|tv_phase0[1] ; video:vidi|tv_phase0[1] ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; video:vidi|tv_phase0[2] ; video:vidi|tv_phase0[2] ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; video:vidi|tv_phase[0]  ; video:vidi|tv_phase[0]  ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; video:vidi|tv_phase[1]  ; video:vidi|tv_phase[1]  ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; video:vidi|tv_phase[2]  ; video:vidi|tv_phase[2]  ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; 0.000        ; 0.000      ; 0.731      ;
; 0.622 ; video:vidi|tv_phase[0]  ; video:vidi|tv_phase[1]  ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; 0.000        ; 0.000      ; 0.908      ;
; 0.656 ; video:vidi|tv_phase[1]  ; video:vidi|tv_phase[2]  ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; 0.000        ; 0.000      ; 0.942      ;
; 0.667 ; video:vidi|tv_phase0[0] ; video:vidi|tv_phase0[1] ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; 0.000        ; 0.000      ; 0.953      ;
; 0.667 ; video:vidi|tv_phase0[0] ; video:vidi|tv_phase0[2] ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; 0.000        ; 0.000      ; 0.953      ;
; 0.968 ; video:vidi|tv_phase[0]  ; video:vidi|tv_phase[2]  ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; 0.000        ; 0.000      ; 1.254      ;
; 1.051 ; video:vidi|tv_phase0[1] ; video:vidi|tv_phase0[2] ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; 0.000        ; 0.000      ; 1.337      ;
+-------+-------------------------+-------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'jtag_top:tigertiger|USB_JTAG:u1|mTCK'                                                                                                                                                                                        ;
+-------+------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                  ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.445 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0]     ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1]     ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2]     ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.731      ;
; 0.622 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[5] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[4]     ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.908      ;
; 0.625 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[7] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[6]     ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[3] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[2]     ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.911      ;
; 0.769 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[1]     ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 1.055      ;
; 0.772 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[6] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[5]     ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 1.058      ;
; 0.773 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[4] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[3]     ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 1.059      ;
; 0.803 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[4] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[3] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.001      ; 1.090      ;
; 0.848 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[1] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.001      ; 1.135      ;
; 0.855 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[3] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[2] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.001      ; 1.142      ;
; 0.855 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[0] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.001      ; 1.142      ;
; 0.856 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[6] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[5] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.001      ; 1.143      ;
; 0.857 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[7] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[6] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.001      ; 1.144      ;
; 0.933 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_Ready   ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 1.219      ;
; 0.993 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[5] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[4] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.001      ; 1.280      ;
; 1.015 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_Ready   ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 1.301      ;
; 1.025 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1]     ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 1.311      ;
; 1.132 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2]     ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 1.418      ;
; 1.136 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_Ready   ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 1.422      ;
; 1.251 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2]     ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 1.537      ;
; 1.551 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[1] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 1.837      ;
; 1.551 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[2] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 1.837      ;
; 1.551 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[0] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 1.837      ;
; 1.551 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[3] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 1.837      ;
; 1.551 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[5] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 1.837      ;
; 1.551 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[6] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 1.837      ;
; 1.551 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[4] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 1.837      ;
; 1.551 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 1.837      ;
; 1.717 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[1] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 2.003      ;
; 1.717 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[2] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 2.003      ;
; 1.717 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[0] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 2.003      ;
; 1.717 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[3] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 2.003      ;
; 1.717 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[5] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 2.003      ;
; 1.717 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[6] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 2.003      ;
; 1.717 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[4] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 2.003      ;
; 1.717 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 2.003      ;
; 1.856 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[1] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 2.142      ;
; 1.856 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[2] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 2.142      ;
; 1.856 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[0] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 2.142      ;
; 1.856 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[3] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 2.142      ;
; 1.856 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[5] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 2.142      ;
; 1.856 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[6] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 2.142      ;
; 1.856 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[4] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 2.142      ;
; 1.856 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 2.142      ;
+-------+------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'pll_for_sdram_0|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                           ; To Node                                                                                                                                                                             ; Launch Clock                                       ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.445 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                    ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                    ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[8]                    ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[8]                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[7]                    ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[7]                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|mode_flag                                                                                                                       ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|mode_flag                                                                                                                       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_nodat[0]                                                                                                                    ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_nodat[0]                                                                                                                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_nodat[1]                                                                                                                    ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_nodat[1]                                                                                                                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_Trp                                                                                                                       ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_Trp                                                                                                                       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[0]                    ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[0]                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                    ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                    ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                    ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                    ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]                    ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                    ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                    ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                    ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|rd_ena                                                                                                                          ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|rd_ena                                                                                                                          ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; converter:converter_inst|coordinator:coordinator_inst|cs.s1_wait                                                                                                                    ; converter:converter_inst|coordinator:coordinator_inst|cs.s1_wait                                                                                                                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|delay                                                                                                                           ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|delay                                                                                                                           ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_NoDat                                                                                                                     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_NoDat                                                                                                                     ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_READ                                                                                                                      ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_READ                                                                                                                      ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_nd                                                                                                                          ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_nd                                                                                                                          ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_WRIT                                                                                                                      ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_WRIT                                                                                                                      ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_PALL                                                                                                                      ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_PALL                                                                                                                      ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|vd                                                                                                                              ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|vd                                                                                                                              ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_wr[0]                                                                                                                      ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_wr[0]                                                                                                                      ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_wr[1]                                                                                                                      ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_wr[1]                                                                                                                      ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.602 ; video:vidi|vga_refresh:refresher|scanyy_state.state2                                                                                                                                ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sh0_i_vsync                                                                                                                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.021      ; 0.909      ;
; 0.611 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|prev_bank_wr[0]                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_rd[0]                                                                                                                      ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.897      ;
; 0.615 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|prev_bank_wr[1]                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_rd[1]                                                                                                                      ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_nodat[0]                                                                                                                    ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_nodat[1]                                                                                                                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.901      ;
; 0.616 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[0]   ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[0]   ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.902      ;
; 0.618 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[6]   ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[6]   ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.904      ;
; 0.619 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe12a[3] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_brp|dffe20a[3]                               ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.905      ;
; 0.621 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[0] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe12a[0] ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.907      ;
; 0.626 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sh1_i_vsync                                                                                                                     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sh2_i_vsync                                                                                                                     ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.912      ;
; 0.629 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[11]                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[11]                                                                                                                 ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.915      ;
; 0.635 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[8]                    ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a2                   ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.921      ;
; 0.637 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_PRE                                                                                                                       ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_Trp                                                                                                                       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.923      ;
; 0.638 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_wr[1]                                                                                                                      ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|prev_bank_wr[1]                                                                                                                 ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.924      ;
; 0.641 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[5]                                                                                                                  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|prev_bank_wr_max_addr[5]                                                                                                        ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.927      ;
; 0.642 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a0                   ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|parity5                         ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.928      ;
; 0.642 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_wr[0]                                                                                                                      ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|prev_bank_wr[0]                                                                                                                 ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.928      ;
; 0.642 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_rd[0]                                                                                                                      ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_wr[0]                                                                                                                      ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.928      ;
; 0.642 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_wr[0]                                                                                                                      ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_wr[1]                                                                                                                      ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.928      ;
; 0.646 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[3]   ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_bwp|dffe16a[3]                               ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.932      ;
; 0.646 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[4]                                                  ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_brp|dffe16a[4]                               ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.932      ;
; 0.650 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                    ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.936      ;
; 0.651 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[0]                    ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a0                   ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.937      ;
; 0.651 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[0]                    ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.937      ;
; 0.652 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                    ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a1                   ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.938      ;
; 0.652 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[4]                                                  ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_brp|dffe16a[3]                               ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.938      ;
; 0.652 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[4]   ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_bwp|dffe16a[4]                               ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.938      ;
; 0.659 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]                    ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.945      ;
; 0.665 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                    ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.951      ;
; 0.671 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                    ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a1                   ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.957      ;
; 0.672 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                    ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|delayed_wrptr_g[6]                                          ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.958      ;
; 0.760 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[8]   ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[8]   ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.046      ;
; 0.761 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[3] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe12a[3] ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.047      ;
; 0.766 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[2]   ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[2]   ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.052      ;
; 0.773 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a1                   ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|parity5                         ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.059      ;
; 0.789 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                                                  ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_brp|dffe16a[6]                               ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.075      ;
; 0.789 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                                                  ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_brp|dffe16a[7]                               ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.075      ;
; 0.792 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_ready                                                                                                                        ; converter:converter_inst|coordinator:coordinator_inst|rd_strobe                                                                                                                     ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.078      ;
; 0.794 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_ready                                                                                                                        ; converter:converter_inst|coordinator:coordinator_inst|wr_strobe                                                                                                                     ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.080      ;
; 0.796 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                    ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a2                   ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.082      ;
; 0.818 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                    ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a1                   ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.104      ;
; 0.821 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                    ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a0                   ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.107      ;
; 0.849 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_PRE                                                                                                                       ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|vd                                                                                                                              ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.136      ;
; 0.850 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]                    ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[2]                                                  ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 1.154      ;
; 0.857 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[4] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe12a[4] ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.143      ;
; 0.862 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[1]   ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_bwp|dffe16a[1]                               ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.148      ;
; 0.864 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[1]                                                                                                                  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|prev_bank_wr_max_addr[1]                                                                                                        ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.149      ;
; 0.865 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[2]                                                                                                                  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|prev_bank_wr_max_addr[2]                                                                                                        ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.150      ;
; 0.884 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[8]                    ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|delayed_wrptr_g[8]                                          ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.170      ;
; 0.884 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|parity5                         ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[0]                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.170      ;
; 0.890 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.176      ;
; 0.891 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_NoDat                                                                                                                     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_nodat[0]                                                                                                                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.178      ;
; 0.894 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a0                   ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.180      ;
; 0.904 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[0]                                                                                                                    ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_wr                                                                                                                          ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.189      ;
; 0.904 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[0]                                                                                                                    ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_rd                                                                                                                          ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.189      ;
; 0.917 ; converter:converter_inst|coordinator:coordinator_inst|cs.s1_wait                                                                                                                    ; converter:converter_inst|coordinator:coordinator_inst|wr_strobe                                                                                                                     ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.203      ;
; 0.919 ; converter:converter_inst|coordinator:coordinator_inst|cs.s1_wait                                                                                                                    ; converter:converter_inst|coordinator:coordinator_inst|rd_strobe                                                                                                                     ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.205      ;
; 0.942 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[2] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe12a[2] ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.228      ;
; 0.949 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[4]   ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[4]   ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.236      ;
; 0.969 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_rd[1]                                                                                                                      ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_wr[1]                                                                                                                      ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.255      ;
; 0.971 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe12a[1] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_brp|dffe20a[0]                               ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.257      ;
; 0.972 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[7]                                                                                                                  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[7]                                                                                                                  ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.258      ;
; 0.972 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[9]                                                                                                                  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[9]                                                                                                                  ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.258      ;
; 0.975 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[0]                                                                                                                  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[0]                                                                                                                  ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.261      ;
; 0.976 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[0]                                                                                                                  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[0]                                                                                                                  ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[8]                                                                                                                  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[8]                                                                                                                  ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.262      ;
; 0.977 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[5]                                                                                                                  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[5]                                                                                                                  ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[10]                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[10]                                                                                                                 ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.263      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'pll_for_sdram_0|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                         ; To Node                                                                                                                                                                                                      ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.445 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[0]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[0]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.613 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[8] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[8]                            ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.899      ;
; 0.622 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[5] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[5]                            ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.908      ;
; 0.623 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                                                                           ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.909      ;
; 0.624 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[3] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[3]                            ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.910      ;
; 0.626 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a1                 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|parity5                                                  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.912      ;
; 0.627 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_vs                                                                                                          ; converter:converter_inst|vga_writer:vga_writer_inst|prev_vsync                                                                                                                                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.913      ;
; 0.638 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a1                                            ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.924      ;
; 0.656 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[5]                                                                                                    ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_vs                                                                                                                                     ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.942      ;
; 0.661 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|parity5                       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[0]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.947      ;
; 0.661 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|parity5                       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.947      ;
; 0.677 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_cur_disp.h_disp                                                                                               ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[4]                                                                                                                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.963      ;
; 0.677 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.963      ;
; 0.678 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_cur_disp.h_disp                                                                                               ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_hs                                                                                                                                     ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.964      ;
; 0.680 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_cur_disp.h_disp                                                                                               ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[0]                                                                                                                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.966      ;
; 0.680 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_cur_disp.h_disp                                                                                               ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[1]                                                                                                                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.966      ;
; 0.682 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.968      ;
; 0.683 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_cur_disp.h_disp                                                                                               ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[3]                                                                                                                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.969      ;
; 0.683 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_cur_disp.h_disp                                                                                               ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[6]                                                                                                                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.969      ;
; 0.683 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a0                                            ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.969      ;
; 0.685 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_cur_disp.h_disp                                                                                               ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[2]                                                                                                                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.971      ;
; 0.760 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[6] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[6]                            ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.046      ;
; 0.764 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[4] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[4]                            ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.050      ;
; 0.767 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[2] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[2]                            ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.053      ;
; 0.782 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[6]                                                                                                    ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_hs                                                                                                                                     ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.068      ;
; 0.788 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[11]                                                                                                   ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_h_de                                                                                                                                   ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.074      ;
; 0.789 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a0                 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|parity5                                                  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.075      ;
; 0.799 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[7]                                                                           ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 1.084      ;
; 0.802 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[0]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.084      ; 1.136      ;
; 0.803 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a1                                            ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.089      ;
; 0.807 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a0                                            ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.093      ;
; 0.851 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[1]                                                                           ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.008      ; 1.145      ;
; 0.884 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[3]                                                                           ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 1.169      ;
; 0.896 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[10]                                                                                                   ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_h_de                                                                                                                                   ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.182      ;
; 0.982 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[1] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[1]                            ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.269      ;
; 0.985 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a2                 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|parity5                                                  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.271      ;
; 0.992 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_hs                                                                                                          ; converter:converter_inst|vga_writer:vga_writer_inst|prev_hsync                                                                                                                                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.278      ;
; 0.992 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a0                                            ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.278      ;
; 0.993 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[6]                                                                           ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.017      ; 1.296      ;
; 1.003 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[0] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[0]                            ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.280      ;
; 1.011 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.297      ;
; 1.011 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a1                                            ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.297      ;
; 1.016 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a2                                            ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.303      ;
; 1.042 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.328      ;
; 1.052 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.338      ;
; 1.065 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[0]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.351      ;
; 1.071 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[0]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a0                                            ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.357      ;
; 1.097 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_v_de                                                                                                        ; converter:converter_inst|vga_writer:vga_writer_inst|prev_display_enable                                                                                                                                      ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.383      ;
; 1.125 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg4 ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.084      ; 1.459      ;
; 1.127 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[2]                                                                           ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 1.429      ;
; 1.128 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[5]                                                                           ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 1.430      ;
; 1.131 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[0]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[0]                                                                           ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 1.433      ;
; 1.132 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg1 ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.084      ; 1.466      ;
; 1.149 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg2 ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.084      ; 1.483      ;
; 1.156 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.442      ;
; 1.164 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg6 ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.085      ; 1.499      ;
; 1.166 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[7]                                                                                                    ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[7]                                                                                                                                 ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.452      ;
; 1.191 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[7] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[7]                            ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.468      ;
; 1.192 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_cur_disp.h_disp                                                                                               ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[11]                                                                                                                              ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 1.477      ;
; 1.192 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.479      ;
; 1.199 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_cur_disp.h_disp                                                                                               ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[10]                                                                                                                              ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 1.484      ;
; 1.200 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_cur_disp.h_disp                                                                                               ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[7]                                                                                                                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 1.485      ;
; 1.200 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_cur_disp.h_disp                                                                                               ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_h_de                                                                                                                                   ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 1.485      ;
; 1.204 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[8]                                                                                                    ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[8]                                                                                                                                 ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.490      ;
; 1.248 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[6]                                                                                                    ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[6]                                                                                                                                 ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.534      ;
; 1.263 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[4]                                                                           ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 1.565      ;
; 1.368 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[5]                                                                                                    ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_v_de                                                                                                                                   ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.654      ;
; 1.378 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg3 ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.084      ; 1.712      ;
; 1.418 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 1.703      ;
; 1.420 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 1.705      ;
; 1.437 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.723      ;
; 1.447 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[8]                                                                                                    ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_h_de                                                                                                                                   ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.733      ;
; 1.463 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[5]                                                                                                    ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_hs                                                                                                                                     ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.750      ;
; 1.471 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.757      ;
; 1.482 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.768      ;
; 1.484 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.770      ;
; 1.486 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.772      ;
; 1.495 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[6]                                                                                                    ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_vs                                                                                                                                     ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.781      ;
; 1.514 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 1.799      ;
; 1.515 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 1.800      ;
; 1.533 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.819      ;
; 1.578 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a1                                            ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.865      ;
; 1.601 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg7 ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.084      ; 1.935      ;
; 1.610 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[4]                                                                                                    ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[4]                                                                                                                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.896      ;
; 1.617 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_cur_disp.h_disp                                                                                               ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_vs                                                                                                                                     ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.899      ;
; 1.621 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[1]                                                                                                    ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[1]                                                                                                                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.907      ;
; 1.636 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[8]                                                                                                    ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[9]                                                                                                                                 ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.922      ;
; 1.636 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[7]                                                                                                    ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[8]                                                                                                                                 ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.922      ;
; 1.678 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[6]                                                                                                    ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[7]                                                                                                                                 ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.964      ;
; 1.678 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 1.963      ;
; 1.680 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 1.965      ;
; 1.687 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_cur_disp.h_disp                                                                                               ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[5]                                                                                                                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 1.972      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'soundcodec:soundnik|audio_io:audioio|oAUD_BCK'                                                                                                                                                                                       ;
+-------+---------------------------------------------------+---------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.445 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soundcodec:soundnik|audio_io:audioio|inputbuf[12] ; soundcodec:soundnik|audio_io:audioio|inputbuf[12] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soundcodec:soundnik|audio_io:audioio|inputbuf[14] ; soundcodec:soundnik|audio_io:audioio|inputbuf[14] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soundcodec:soundnik|audio_io:audioio|inputbuf[13] ; soundcodec:soundnik|audio_io:audioio|inputbuf[13] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soundcodec:soundnik|audio_io:audioio|inputbuf[11] ; soundcodec:soundnik|audio_io:audioio|inputbuf[11] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soundcodec:soundnik|audio_io:audioio|inputbuf[8]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[8]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soundcodec:soundnik|audio_io:audioio|inputbuf[10] ; soundcodec:soundnik|audio_io:audioio|inputbuf[10] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soundcodec:soundnik|audio_io:audioio|inputbuf[9]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[9]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soundcodec:soundnik|audio_io:audioio|inputbuf[15] ; soundcodec:soundnik|audio_io:audioio|inputbuf[15] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.731      ;
; 0.664 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.950      ;
; 0.665 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.951      ;
; 0.930 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[10] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 1.216      ;
; 1.014 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 1.300      ;
; 1.128 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[9]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 1.414      ;
; 1.146 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[10] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 1.432      ;
; 1.154 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[8]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 1.440      ;
; 1.158 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[12] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 1.444      ;
; 1.281 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 1.567      ;
; 1.285 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 1.571      ;
; 1.285 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 1.571      ;
; 1.297 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[13] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 1.583      ;
; 1.302 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[11] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 1.588      ;
; 1.364 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[14] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 1.650      ;
; 1.364 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[9]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 1.650      ;
; 1.382 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[10] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 1.668      ;
; 1.391 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[12] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 1.677      ;
; 1.394 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[8]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 1.680      ;
; 1.416 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[15] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 1.702      ;
; 1.446 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[13] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 1.732      ;
; 1.451 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[11] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 1.737      ;
; 1.500 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[14] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 1.786      ;
; 1.510 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[9]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 1.796      ;
; 1.536 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[15] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 1.822      ;
; 1.538 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[8]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 1.824      ;
; 1.540 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[12] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 1.826      ;
; 1.641 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[15] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 1.927      ;
; 1.642 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[13] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 1.928      ;
; 1.643 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[14] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 1.929      ;
; 1.670 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[15] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 1.956      ;
; 1.671 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 1.957      ;
; 1.693 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[12] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 1.979      ;
; 1.700 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[10] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 1.986      ;
; 1.711 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[11] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 1.997      ;
; 1.740 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[9]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 2.026      ;
; 1.771 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[8]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 2.057      ;
; 1.956 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[11] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 2.242      ;
; 1.980 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[14] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 2.266      ;
; 2.034 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[13] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 2.320      ;
+-------+---------------------------------------------------+---------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ayglue:shrieker|YM2149:digeridoo|env_reset'                                                                                                                                                                  ;
+-------+---------------------------------------------+-----------------------------------------------+------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                       ; Launch Clock                       ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+-----------------------------------------------+------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.624 ; ayglue:shrieker|YM2149:digeridoo|reg[13][2] ; ayglue:shrieker|YM2149:digeridoo|env_vol[4]~1 ; clockster:clockmaker|div300by21[4] ; ayglue:shrieker|YM2149:digeridoo|env_reset ; -0.500       ; 0.983      ; 1.107      ;
; 0.630 ; ayglue:shrieker|YM2149:digeridoo|reg[13][2] ; ayglue:shrieker|YM2149:digeridoo|env_inc~1    ; clockster:clockmaker|div300by21[4] ; ayglue:shrieker|YM2149:digeridoo|env_reset ; -0.500       ; 0.835      ; 0.965      ;
+-------+---------------------------------------------+-----------------------------------------------+------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'pll_for_sdram_0|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                                                                                                                                              ; Launch Clock                                       ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -4.475 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[11] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.055      ; 4.492      ;
; -4.475 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[10] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.055      ; 4.492      ;
; -4.475 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[9]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.055      ; 4.492      ;
; -4.475 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[8]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.055      ; 4.492      ;
; -4.475 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[7]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.055      ; 4.492      ;
; -4.475 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[6]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.055      ; 4.492      ;
; -4.475 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[5]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.055      ; 4.492      ;
; -4.475 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[4]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.055      ; 4.492      ;
; -4.475 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[3]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.055      ; 4.492      ;
; -4.475 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[2]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.055      ; 4.492      ;
; -4.475 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[1]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.055      ; 4.492      ;
; -4.475 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[0]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.055      ; 4.492      ;
; -4.308 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[11] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.055      ; 4.325      ;
; -4.308 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[10] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.055      ; 4.325      ;
; -4.308 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[9]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.055      ; 4.325      ;
; -4.308 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[8]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.055      ; 4.325      ;
; -4.308 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[7]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.055      ; 4.325      ;
; -4.308 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[6]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.055      ; 4.325      ;
; -4.308 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[5]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.055      ; 4.325      ;
; -4.308 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[4]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.055      ; 4.325      ;
; -4.308 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[3]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.055      ; 4.325      ;
; -4.308 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[2]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.055      ; 4.325      ;
; -4.308 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[1]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.055      ; 4.325      ;
; -4.308 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[0]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.055      ; 4.325      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[0]                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.010      ; 4.088      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[0]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.010      ; 4.088      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[3]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.010      ; 4.088      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[3]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.010      ; 4.088      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[3]                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; -0.007     ; 4.071      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; -0.007     ; 4.071      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[6]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.010      ; 4.088      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[6]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.010      ; 4.088      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[6]                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.010      ; 4.088      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[8]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.010      ; 4.088      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[8]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.010      ; 4.088      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[5]                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.010      ; 4.088      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[2]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.010      ; 4.088      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[2]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.010      ; 4.088      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[2]                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.010      ; 4.088      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[5]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.010      ; 4.088      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[5]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.010      ; 4.088      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[7]                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; -0.007     ; 4.071      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[4]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.010      ; 4.088      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[4]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.010      ; 4.088      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[7]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.010      ; 4.088      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[4]                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.010      ; 4.088      ;
; -4.022 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[8]                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.027      ; 4.089      ;
; -4.022 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[9]                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.027      ; 4.089      ;
; -4.022 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[10]                                                                                                      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.027      ; 4.089      ;
; -4.022 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[11]                                                                                                      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.027      ; 4.089      ;
; -4.022 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[5]                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.027      ; 4.089      ;
; -4.022 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[7]                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.027      ; 4.089      ;
; -4.022 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[8]                                                                                                         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.024      ; 4.086      ;
; -4.022 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[6]                                                                                                         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.024      ; 4.086      ;
; -4.022 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[7]                                                                                                         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.024      ; 4.086      ;
; -4.022 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[9]                                                                                                         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.024      ; 4.086      ;
; -4.022 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[11]                                                                                                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.024      ; 4.086      ;
; -4.022 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_v_de                                                                                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.024      ; 4.086      ;
; -4.022 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_h_de                                                                                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.027      ; 4.089      ;
; -4.022 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|prev_hsync                                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.028      ; 4.090      ;
; -4.022 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|prev_display_enable                                                                                                              ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.024      ; 4.086      ;
; -4.021 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_cur_disp.h_disp                                                                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.028      ; 4.089      ;
; -4.021 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[0]                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.028      ; 4.089      ;
; -4.021 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[1]                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.028      ; 4.089      ;
; -4.021 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[2]                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.028      ; 4.089      ;
; -4.021 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[3]                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.028      ; 4.089      ;
; -4.021 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[4]                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.028      ; 4.089      ;
; -4.021 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[6]                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.028      ; 4.089      ;
; -4.021 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[0]                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.024      ; 4.085      ;
; -4.021 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[1]                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.024      ; 4.085      ;
; -4.021 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[2]                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.024      ; 4.085      ;
; -4.021 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[3]                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.024      ; 4.085      ;
; -4.021 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[4]                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.024      ; 4.085      ;
; -4.021 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[6]                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.024      ; 4.085      ;
; -4.021 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[7]                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.024      ; 4.085      ;
; -4.021 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[8]                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.024      ; 4.085      ;
; -4.021 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[5]                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.024      ; 4.085      ;
; -4.021 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_vs                                                                                                             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.024      ; 4.085      ;
; -4.021 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|prev_vsync                                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.024      ; 4.085      ;
; -4.021 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_hs                                                                                                             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.028      ; 4.089      ;
; -4.020 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[1]                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.002      ; 4.062      ;
; -4.020 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[1]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.018      ; 4.078      ;
; -4.020 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.001      ; 4.061      ;
; -4.019 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[0]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.019      ; 4.078      ;
; -4.019 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[7]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.019      ; 4.078      ;
; -4.019 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[1]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.019      ; 4.078      ;
; -3.871 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[0]                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.010      ; 3.921      ;
; -3.871 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[0]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.010      ; 3.921      ;
; -3.871 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[3]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.010      ; 3.921      ;
; -3.871 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[3]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.010      ; 3.921      ;
; -3.871 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[3]                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; -0.007     ; 3.904      ;
; -3.871 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; -0.007     ; 3.904      ;
; -3.871 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[6]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.010      ; 3.921      ;
; -3.871 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[6]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.010      ; 3.921      ;
; -3.871 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[6]                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.010      ; 3.921      ;
; -3.871 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[8]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.010      ; 3.921      ;
; -3.871 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[8]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.010      ; 3.921      ;
; -3.871 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[5]                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.010      ; 3.921      ;
; -3.871 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[2]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.010      ; 3.921      ;
; -3.871 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[2]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.010      ; 3.921      ;
+--------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'pll_for_sdram_0|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                                                                                                                                              ; Launch Clock                                       ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -4.472 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[11] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.070      ; 4.504      ;
; -4.472 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[10] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.070      ; 4.504      ;
; -4.472 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[9]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.070      ; 4.504      ;
; -4.472 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[8]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.070      ; 4.504      ;
; -4.472 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[7]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.070      ; 4.504      ;
; -4.472 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[6]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.070      ; 4.504      ;
; -4.472 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[5]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.070      ; 4.504      ;
; -4.472 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[4]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.070      ; 4.504      ;
; -4.472 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[3]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.070      ; 4.504      ;
; -4.472 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[2]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.070      ; 4.504      ;
; -4.472 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[1]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.070      ; 4.504      ;
; -4.472 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[0]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.070      ; 4.504      ;
; -4.305 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[11] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.070      ; 4.337      ;
; -4.305 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[10] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.070      ; 4.337      ;
; -4.305 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[9]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.070      ; 4.337      ;
; -4.305 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[8]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.070      ; 4.337      ;
; -4.305 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[7]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.070      ; 4.337      ;
; -4.305 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[6]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.070      ; 4.337      ;
; -4.305 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[5]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.070      ; 4.337      ;
; -4.305 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[4]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.070      ; 4.337      ;
; -4.305 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[3]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.070      ; 4.337      ;
; -4.305 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[2]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.070      ; 4.337      ;
; -4.305 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[1]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.070      ; 4.337      ;
; -4.305 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[0]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.070      ; 4.337      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.010      ; 4.088      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.010      ; 4.088      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[8]                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.010      ; 4.088      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a2                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.010      ; 4.088      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[7]                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.010      ; 4.088      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a1                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.010      ; 4.088      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|delayed_wrptr_g[3]                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.010      ; 4.088      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|delayed_wrptr_g[6]                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.010      ; 4.088      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|delayed_wrptr_g[8]                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.010      ; 4.088      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|delayed_wrptr_g[2]                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.010      ; 4.088      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|delayed_wrptr_g[5]                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.010      ; 4.088      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|delayed_wrptr_g[4]                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.010      ; 4.088      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|delayed_wrptr_g[7]                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.010      ; 4.088      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[4]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.010      ; 4.088      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe12a[4]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.010      ; 4.088      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[7]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.010      ; 4.088      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe12a[7]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.010      ; 4.088      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[3]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.009      ; 4.087      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe12a[3]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.009      ; 4.087      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[0]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.009      ; 4.087      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe12a[0]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.009      ; 4.087      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[8]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.010      ; 4.088      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe12a[8]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.010      ; 4.088      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[6]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.010      ; 4.088      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe12a[6]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.010      ; 4.088      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[5]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.010      ; 4.088      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe12a[5]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.010      ; 4.088      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[2]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.010      ; 4.088      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe12a[2]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.010      ; 4.088      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe12a[1]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.009      ; 4.087      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_brp|dffe20a[0]                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.009      ; 4.087      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_bwp|dffe20a[0]                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.009      ; 4.087      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_brp|dffe20a[1]                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.009      ; 4.087      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_bwp|dffe20a[1]                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.009      ; 4.087      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_bwp|dffe20a[2]                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.009      ; 4.087      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_brp|dffe20a[2]                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.009      ; 4.087      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_bwp|dffe20a[3]                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.009      ; 4.087      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_brp|dffe20a[3]                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.009      ; 4.087      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_brp|dffe20a[4]                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.009      ; 4.087      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_bwp|dffe20a[4]                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.009      ; 4.087      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_brp|dffe20a[5]                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.009      ; 4.087      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_bwp|dffe20a[5]                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.009      ; 4.087      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_bwp|dffe20a[6]                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.009      ; 4.087      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_brp|dffe20a[6]                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.009      ; 4.087      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_bwp|dffe20a[7]                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.010      ; 4.088      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_brp|dffe20a[7]                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.009      ; 4.087      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|valid_data                                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.009      ; 4.087      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|prev_bank_wr[0]                                                                                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.001      ; 4.079      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_rd[0]                                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.001      ; 4.079      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_wr[0]                                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.001      ; 4.079      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|prev_bank_wr[1]                                                                                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.001      ; 4.079      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_rd[1]                                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.001      ; 4.079      ;
; -4.038 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_wr[1]                                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.001      ; 4.079      ;
; -4.037 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sh1_o_vsync                                                                                                                      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.014      ; 4.091      ;
; -4.037 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sh1_i_vsync                                                                                                                      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.003      ; 4.080      ;
; -4.037 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sh2_i_vsync                                                                                                                      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.003      ; 4.080      ;
; -4.037 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_nd                                                                                                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.012      ; 4.089      ;
; -4.036 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_MRS                                                                                                                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.017      ; 4.093      ;
; -4.036 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|mode_flag                                                                                                                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.019      ; 4.095      ;
; -4.036 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sh0_o_vsync                                                                                                                      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.019      ; 4.095      ;
; -4.036 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sh2_o_vsync                                                                                                                      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.016      ; 4.092      ;
; -4.036 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[0]                                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.011      ; 4.087      ;
; -4.036 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|prev_bank_wr_max_addr[0]                                                                                                         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.015      ; 4.091      ;
; -4.036 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_rd_max_addr[0]                                                                                                              ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.009      ; 4.085      ;
; -4.036 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[0]                                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.010      ; 4.086      ;
; -4.036 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[1]                                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.011      ; 4.087      ;
; -4.036 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|prev_bank_wr_max_addr[1]                                                                                                         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.010      ; 4.086      ;
; -4.036 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_rd_max_addr[1]                                                                                                              ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.009      ; 4.085      ;
; -4.036 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[1]                                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.010      ; 4.086      ;
; -4.036 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[2]                                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.010      ; 4.086      ;
; -4.036 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[2]                                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.011      ; 4.087      ;
; -4.036 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|prev_bank_wr_max_addr[2]                                                                                                         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.010      ; 4.086      ;
; -4.036 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_rd_max_addr[2]                                                                                                              ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.009      ; 4.085      ;
; -4.036 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[3]                                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.010      ; 4.086      ;
; -4.036 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[3]                                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.011      ; 4.087      ;
; -4.036 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|prev_bank_wr_max_addr[3]                                                                                                         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.015      ; 4.091      ;
+--------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'soundcodec:soundnik|audio_io:audioio|oAUD_BCK'                                                                                                                                                                       ;
+--------+----------------------------------+--------------------------------------------------+----------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                          ; Launch Clock                                       ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------------------+----------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -1.877 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.002        ; 2.165      ; 4.082      ;
; -1.877 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.002        ; 2.165      ; 4.082      ;
; -1.877 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.002        ; 2.165      ; 4.082      ;
; -1.877 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.002        ; 2.165      ; 4.082      ;
; -1.710 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.002        ; 2.165      ; 3.915      ;
; -1.710 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.002        ; 2.165      ; 3.915      ;
; -1.710 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.002        ; 2.165      ; 3.915      ;
; -1.710 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.002        ; 2.165      ; 3.915      ;
+--------+----------------------------------+--------------------------------------------------+----------------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'I2C_AV_Config:u7|mI2C_CTRL_CLK'                                                                                                                                                                       ;
+--------+----------------------------------+--------------------------------------------------+----------------------------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                          ; Launch Clock                                       ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------------------+----------------------------------------------------+--------------------------------+--------------+------------+------------+
; -1.505 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 2.551      ; 4.096      ;
; -1.505 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 2.551      ; 4.096      ;
; -1.505 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 2.551      ; 4.096      ;
; -1.505 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 2.551      ; 4.096      ;
; -1.505 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|I2C_Controller:u0|END           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 2.555      ; 4.100      ;
; -1.505 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|mSetup_ST.01                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 2.555      ; 4.100      ;
; -1.505 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|mSetup_ST.00                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 2.555      ; 4.100      ;
; -1.505 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|LUT_INDEX[1]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 2.555      ; 4.100      ;
; -1.505 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|LUT_INDEX[2]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 2.546      ; 4.091      ;
; -1.505 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|LUT_INDEX[3]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 2.546      ; 4.091      ;
; -1.505 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|I2C_Controller:u0|SDO           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 2.551      ; 4.096      ;
; -1.505 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|I2C_Controller:u0|ACK1          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 2.555      ; 4.100      ;
; -1.505 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|I2C_Controller:u0|ACK2          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 2.555      ; 4.100      ;
; -1.505 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|I2C_Controller:u0|ACK3          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 2.555      ; 4.100      ;
; -1.505 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|mSetup_ST.10                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 2.555      ; 4.100      ;
; -1.505 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|LUT_INDEX[0]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 2.555      ; 4.100      ;
; -1.505 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|mI2C_GO                         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 2.555      ; 4.100      ;
; -1.505 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 2.551      ; 4.096      ;
; -1.505 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 2.551      ; 4.096      ;
; -1.505 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|I2C_Controller:u0|SCLK          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 2.551      ; 4.096      ;
; -1.338 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 2.551      ; 3.929      ;
; -1.338 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 2.551      ; 3.929      ;
; -1.338 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 2.551      ; 3.929      ;
; -1.338 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 2.551      ; 3.929      ;
; -1.338 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|I2C_Controller:u0|END           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 2.555      ; 3.933      ;
; -1.338 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|mSetup_ST.01                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 2.555      ; 3.933      ;
; -1.338 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|mSetup_ST.00                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 2.555      ; 3.933      ;
; -1.338 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|LUT_INDEX[1]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 2.555      ; 3.933      ;
; -1.338 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|LUT_INDEX[2]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 2.546      ; 3.924      ;
; -1.338 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|LUT_INDEX[3]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 2.546      ; 3.924      ;
; -1.338 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|I2C_Controller:u0|SDO           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 2.551      ; 3.929      ;
; -1.338 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|I2C_Controller:u0|ACK1          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 2.555      ; 3.933      ;
; -1.338 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|I2C_Controller:u0|ACK2          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 2.555      ; 3.933      ;
; -1.338 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|I2C_Controller:u0|ACK3          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 2.555      ; 3.933      ;
; -1.338 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|mSetup_ST.10                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 2.555      ; 3.933      ;
; -1.338 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|LUT_INDEX[0]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 2.555      ; 3.933      ;
; -1.338 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|mI2C_GO                         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 2.555      ; 3.933      ;
; -1.338 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 2.551      ; 3.929      ;
; -1.338 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 2.551      ; 3.929      ;
; -1.338 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|I2C_Controller:u0|SCLK          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 2.551      ; 3.929      ;
+--------+----------------------------------+--------------------------------------------------+----------------------------------------------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clockster:clockmaker|cophacc[15]'                                                                                                                                                                          ;
+--------+----------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                             ; Launch Clock                                       ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------+--------------+------------+------------+
; -1.226 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.838      ; 4.104      ;
; -1.226 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.838      ; 4.104      ;
; -1.226 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[2] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.838      ; 4.104      ;
; -1.226 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[4] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.838      ; 4.104      ;
; -1.226 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[5] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.838      ; 4.104      ;
; -1.226 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[6] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.838      ; 4.104      ;
; -1.226 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[7] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.838      ; 4.104      ;
; -1.226 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[8] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.838      ; 4.104      ;
; -1.226 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[3] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.838      ; 4.104      ;
; -1.226 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|LRCK_1X        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.838      ; 4.104      ;
; -1.211 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[1]     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.845      ; 4.096      ;
; -1.211 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[2]     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.845      ; 4.096      ;
; -1.211 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[0]     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.845      ; 4.096      ;
; -1.211 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.845      ; 4.096      ;
; -1.059 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.838      ; 3.937      ;
; -1.059 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.838      ; 3.937      ;
; -1.059 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[2] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.838      ; 3.937      ;
; -1.059 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[4] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.838      ; 3.937      ;
; -1.059 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[5] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.838      ; 3.937      ;
; -1.059 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[6] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.838      ; 3.937      ;
; -1.059 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[7] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.838      ; 3.937      ;
; -1.059 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[8] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.838      ; 3.937      ;
; -1.059 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[3] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.838      ; 3.937      ;
; -1.059 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|LRCK_1X        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.838      ; 3.937      ;
; -1.044 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[1]     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.845      ; 3.929      ;
; -1.044 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[2]     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.845      ; 3.929      ;
; -1.044 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[0]     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.845      ; 3.929      ;
; -1.044 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.845      ; 3.929      ;
+--------+----------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clockster:clockmaker|div300by21[4]'                                                                                                                                                                              ;
+--------+--------------------------------------------+-------------------------------------------------------+--------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                               ; Launch Clock                               ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-------------------------------------------------------+--------------------------------------------+------------------------------------+--------------+------------+------------+
; -0.940 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_hold             ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; 0.500        ; 2.315      ; 4.070      ;
; -0.935 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_inc~_emulated    ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; 0.500        ; 2.314      ; 4.064      ;
; -0.562 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_vol[0]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; 0.500        ; 2.311      ; 3.688      ;
; -0.562 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_vol[1]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; 0.500        ; 2.311      ; 3.688      ;
; -0.562 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_vol[3]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; 0.500        ; 2.311      ; 3.688      ;
; -0.562 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_vol[4]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; 0.500        ; 2.311      ; 3.688      ;
; -0.561 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_vol[2]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; 0.500        ; 2.314      ; 3.690      ;
; -0.440 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_hold             ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; 1.000        ; 2.315      ; 4.070      ;
; -0.435 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_inc~_emulated    ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; 1.000        ; 2.314      ; 4.064      ;
; -0.062 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_vol[0]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; 1.000        ; 2.311      ; 3.688      ;
; -0.062 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_vol[1]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; 1.000        ; 2.311      ; 3.688      ;
; -0.062 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_vol[3]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; 1.000        ; 2.311      ; 3.688      ;
; -0.062 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_vol[4]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; 1.000        ; 2.311      ; 3.688      ;
; -0.061 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_vol[2]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; 1.000        ; 2.314      ; 3.690      ;
+--------+--------------------------------------------+-------------------------------------------------------+--------------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clockmaker|vector_xtal|altpll_component|pll|clk[0]'                                                                                                                                                          ;
+--------+----------------------------------+-------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                             ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 34.639 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|PC[2]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.002     ; 7.063      ;
; 34.639 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|PC[7]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.002     ; 7.063      ;
; 34.642 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|PC[2]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.002     ; 7.060      ;
; 34.642 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|PC[7]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.002     ; 7.060      ;
; 34.664 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|DO[2]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.008     ; 7.032      ;
; 34.664 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|DO[4]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.008     ; 7.032      ;
; 34.664 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|DO[3]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.008     ; 7.032      ;
; 34.664 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|DO[1]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.008     ; 7.032      ;
; 34.664 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|DO[0]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.008     ; 7.032      ;
; 34.667 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|DO[2]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.008     ; 7.029      ;
; 34.667 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|DO[4]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.008     ; 7.029      ;
; 34.667 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|DO[3]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.008     ; 7.029      ;
; 34.667 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|DO[1]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.008     ; 7.029      ;
; 34.667 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|DO[0]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.008     ; 7.029      ;
; 34.949 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|TmpAddr[1]       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.005      ; 6.760      ;
; 34.949 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|TmpAddr[2]       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.005      ; 6.760      ;
; 34.949 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|TmpAddr[5]       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.005      ; 6.760      ;
; 34.949 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|TmpAddr[6]       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.005      ; 6.760      ;
; 34.949 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|TmpAddr[7]       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.005      ; 6.760      ;
; 34.952 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|TmpAddr[1]       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.005      ; 6.757      ;
; 34.952 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|TmpAddr[2]       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.005      ; 6.757      ;
; 34.952 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|TmpAddr[5]       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.005      ; 6.757      ;
; 34.952 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|TmpAddr[6]       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.005      ; 6.757      ;
; 34.952 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|TmpAddr[7]       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.005      ; 6.757      ;
; 35.000 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|TmpAddr[0]       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.005      ; 6.709      ;
; 35.000 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|TmpAddr[13]      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.005      ; 6.709      ;
; 35.000 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|TmpAddr[8]       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.005      ; 6.709      ;
; 35.000 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|TmpAddr[9]       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.005      ; 6.709      ;
; 35.000 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|TmpAddr[10]      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.005      ; 6.709      ;
; 35.000 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|TmpAddr[11]      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.005      ; 6.709      ;
; 35.000 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|TmpAddr[12]      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.005      ; 6.709      ;
; 35.000 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|TmpAddr[15]      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.005      ; 6.709      ;
; 35.000 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|TmpAddr[14]      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.005      ; 6.709      ;
; 35.003 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|TmpAddr[0]       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.005      ; 6.706      ;
; 35.003 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|TmpAddr[13]      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.005      ; 6.706      ;
; 35.003 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|TmpAddr[8]       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.005      ; 6.706      ;
; 35.003 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|TmpAddr[9]       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.005      ; 6.706      ;
; 35.003 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|TmpAddr[10]      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.005      ; 6.706      ;
; 35.003 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|TmpAddr[11]      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.005      ; 6.706      ;
; 35.003 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|TmpAddr[12]      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.005      ; 6.706      ;
; 35.003 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|TmpAddr[15]      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.005      ; 6.706      ;
; 35.003 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|TmpAddr[14]      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.005      ; 6.706      ;
; 35.041 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|PC[10]           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 6.667      ;
; 35.041 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|A[10]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 6.667      ;
; 35.044 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|PC[10]           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 6.664      ;
; 35.044 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|A[10]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 6.664      ;
; 35.050 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|Read_To_Reg_r[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 6.658      ;
; 35.050 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|Read_To_Reg_r[4] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 6.658      ;
; 35.050 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|Read_To_Reg_r[2] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 6.658      ;
; 35.050 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|Read_To_Reg_r[3] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 6.658      ;
; 35.050 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|Read_To_Reg_r[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 6.658      ;
; 35.053 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|Read_To_Reg_r[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 6.655      ;
; 35.053 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|Read_To_Reg_r[4] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 6.655      ;
; 35.053 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|Read_To_Reg_r[2] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 6.655      ;
; 35.053 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|Read_To_Reg_r[3] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 6.655      ;
; 35.053 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|Read_To_Reg_r[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 6.655      ;
; 35.102 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|IntE_FF1         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.008     ; 6.594      ;
; 35.102 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|INT_s            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.008     ; 6.594      ;
; 35.102 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|Halt_FF          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.008     ; 6.594      ;
; 35.102 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|BusAck           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.008     ; 6.594      ;
; 35.105 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|IntE_FF1         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.008     ; 6.591      ;
; 35.105 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|INT_s            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.008     ; 6.591      ;
; 35.105 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|Halt_FF          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.008     ; 6.591      ;
; 35.105 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|BusAck           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.008     ; 6.591      ;
; 35.157 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|WR_n                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.008      ; 6.555      ;
; 35.158 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|MCycles[0]       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.003     ; 6.543      ;
; 35.158 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|MCycles[1]       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.003     ; 6.543      ;
; 35.160 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|WR_n                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.008      ; 6.552      ;
; 35.161 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|MCycles[0]       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.003     ; 6.540      ;
; 35.161 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|MCycles[1]       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.003     ; 6.540      ;
; 35.322 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|A[11]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.003      ; 6.385      ;
; 35.322 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|A[13]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.003      ; 6.385      ;
; 35.322 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|A[15]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.003      ; 6.385      ;
; 35.322 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|A[14]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.003      ; 6.385      ;
; 35.322 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|A[12]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.003      ; 6.385      ;
; 35.322 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|A[9]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.003      ; 6.385      ;
; 35.322 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|A[8]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.003      ; 6.385      ;
; 35.325 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|A[11]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.003      ; 6.382      ;
; 35.325 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|A[13]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.003      ; 6.382      ;
; 35.325 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|A[15]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.003      ; 6.382      ;
; 35.325 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|A[14]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.003      ; 6.382      ;
; 35.325 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|A[12]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.003      ; 6.382      ;
; 35.325 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|A[9]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.003      ; 6.382      ;
; 35.325 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|A[8]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.003      ; 6.382      ;
; 35.354 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|A[4]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.005      ; 6.355      ;
; 35.354 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|A[2]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.005      ; 6.355      ;
; 35.354 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|A[0]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.005      ; 6.355      ;
; 35.354 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|A[6]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.005      ; 6.355      ;
; 35.354 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|A[5]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.005      ; 6.355      ;
; 35.354 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|A[3]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.005      ; 6.355      ;
; 35.354 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|A[1]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.005      ; 6.355      ;
; 35.354 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|A[7]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.005      ; 6.355      ;
; 35.357 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|A[4]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.005      ; 6.352      ;
; 35.357 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|A[2]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.005      ; 6.352      ;
; 35.357 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|A[0]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.005      ; 6.352      ;
; 35.357 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|A[6]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.005      ; 6.352      ;
; 35.357 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|A[5]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.005      ; 6.352      ;
; 35.357 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|A[3]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.005      ; 6.352      ;
; 35.357 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|A[1]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.005      ; 6.352      ;
; 35.357 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|A[7]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.005      ; 6.352      ;
+--------+----------------------------------+-------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clockster:clockmaker|cophacc[15]'                                                                                                                                                                          ;
+-------+----------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                             ; Launch Clock                                       ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------+--------------+------------+------------+
; 0.798 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[1]     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.845      ; 3.929      ;
; 0.798 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[2]     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.845      ; 3.929      ;
; 0.798 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[0]     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.845      ; 3.929      ;
; 0.798 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.845      ; 3.929      ;
; 0.813 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.838      ; 3.937      ;
; 0.813 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.838      ; 3.937      ;
; 0.813 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[2] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.838      ; 3.937      ;
; 0.813 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[4] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.838      ; 3.937      ;
; 0.813 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[5] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.838      ; 3.937      ;
; 0.813 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[6] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.838      ; 3.937      ;
; 0.813 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[7] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.838      ; 3.937      ;
; 0.813 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[8] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.838      ; 3.937      ;
; 0.813 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[3] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.838      ; 3.937      ;
; 0.813 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|LRCK_1X        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.838      ; 3.937      ;
; 0.965 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[1]     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.845      ; 4.096      ;
; 0.965 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[2]     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.845      ; 4.096      ;
; 0.965 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[0]     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.845      ; 4.096      ;
; 0.965 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.845      ; 4.096      ;
; 0.980 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.838      ; 4.104      ;
; 0.980 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.838      ; 4.104      ;
; 0.980 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[2] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.838      ; 4.104      ;
; 0.980 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[4] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.838      ; 4.104      ;
; 0.980 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[5] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.838      ; 4.104      ;
; 0.980 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[6] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.838      ; 4.104      ;
; 0.980 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[7] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.838      ; 4.104      ;
; 0.980 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[8] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.838      ; 4.104      ;
; 0.980 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[3] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.838      ; 4.104      ;
; 0.980 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|LRCK_1X        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.838      ; 4.104      ;
+-------+----------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clockster:clockmaker|div300by21[4]'                                                                                                                                                                              ;
+-------+--------------------------------------------+-------------------------------------------------------+--------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                               ; Launch Clock                               ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+-------------------------------------------------------+--------------------------------------------+------------------------------------+--------------+------------+------------+
; 0.813 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_vol[2]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.314      ; 3.690      ;
; 0.814 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_vol[0]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.311      ; 3.688      ;
; 0.814 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_vol[1]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.311      ; 3.688      ;
; 0.814 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_vol[3]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.311      ; 3.688      ;
; 0.814 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_vol[4]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.311      ; 3.688      ;
; 1.187 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_inc~_emulated    ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.314      ; 4.064      ;
; 1.192 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_hold             ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; 0.000        ; 2.315      ; 4.070      ;
; 1.313 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_vol[2]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; -0.500       ; 2.314      ; 3.690      ;
; 1.314 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_vol[0]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; -0.500       ; 2.311      ; 3.688      ;
; 1.314 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_vol[1]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; -0.500       ; 2.311      ; 3.688      ;
; 1.314 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_vol[3]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; -0.500       ; 2.311      ; 3.688      ;
; 1.314 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_vol[4]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; -0.500       ; 2.311      ; 3.688      ;
; 1.687 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_inc~_emulated    ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; -0.500       ; 2.314      ; 4.064      ;
; 1.692 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_hold             ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; -0.500       ; 2.315      ; 4.070      ;
+-------+--------------------------------------------+-------------------------------------------------------+--------------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'I2C_AV_Config:u7|mI2C_CTRL_CLK'                                                                                                                                                                       ;
+-------+----------------------------------+--------------------------------------------------+----------------------------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                          ; Launch Clock                                       ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------------+----------------------------------------------------+--------------------------------+--------------+------------+------------+
; 1.092 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.551      ; 3.929      ;
; 1.092 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.551      ; 3.929      ;
; 1.092 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.551      ; 3.929      ;
; 1.092 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.551      ; 3.929      ;
; 1.092 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|I2C_Controller:u0|END           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.555      ; 3.933      ;
; 1.092 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|mSetup_ST.01                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.555      ; 3.933      ;
; 1.092 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|mSetup_ST.00                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.555      ; 3.933      ;
; 1.092 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|LUT_INDEX[1]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.555      ; 3.933      ;
; 1.092 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|LUT_INDEX[2]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.546      ; 3.924      ;
; 1.092 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|LUT_INDEX[3]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.546      ; 3.924      ;
; 1.092 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|I2C_Controller:u0|SDO           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.551      ; 3.929      ;
; 1.092 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|I2C_Controller:u0|ACK1          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.555      ; 3.933      ;
; 1.092 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|I2C_Controller:u0|ACK2          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.555      ; 3.933      ;
; 1.092 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|I2C_Controller:u0|ACK3          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.555      ; 3.933      ;
; 1.092 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|mSetup_ST.10                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.555      ; 3.933      ;
; 1.092 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|LUT_INDEX[0]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.555      ; 3.933      ;
; 1.092 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|mI2C_GO                         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.555      ; 3.933      ;
; 1.092 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.551      ; 3.929      ;
; 1.092 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.551      ; 3.929      ;
; 1.092 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|I2C_Controller:u0|SCLK          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.551      ; 3.929      ;
; 1.259 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.551      ; 4.096      ;
; 1.259 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.551      ; 4.096      ;
; 1.259 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.551      ; 4.096      ;
; 1.259 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.551      ; 4.096      ;
; 1.259 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|I2C_Controller:u0|END           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.555      ; 4.100      ;
; 1.259 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|mSetup_ST.01                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.555      ; 4.100      ;
; 1.259 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|mSetup_ST.00                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.555      ; 4.100      ;
; 1.259 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|LUT_INDEX[1]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.555      ; 4.100      ;
; 1.259 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|LUT_INDEX[2]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.546      ; 4.091      ;
; 1.259 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|LUT_INDEX[3]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.546      ; 4.091      ;
; 1.259 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|I2C_Controller:u0|SDO           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.551      ; 4.096      ;
; 1.259 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|I2C_Controller:u0|ACK1          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.555      ; 4.100      ;
; 1.259 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|I2C_Controller:u0|ACK2          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.555      ; 4.100      ;
; 1.259 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|I2C_Controller:u0|ACK3          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.555      ; 4.100      ;
; 1.259 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|mSetup_ST.10                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.555      ; 4.100      ;
; 1.259 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|LUT_INDEX[0]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.555      ; 4.100      ;
; 1.259 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|mI2C_GO                         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.555      ; 4.100      ;
; 1.259 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.551      ; 4.096      ;
; 1.259 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.551      ; 4.096      ;
; 1.259 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|I2C_Controller:u0|SCLK          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 2.551      ; 4.096      ;
+-------+----------------------------------+--------------------------------------------------+----------------------------------------------------+--------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'soundcodec:soundnik|audio_io:audioio|oAUD_BCK'                                                                                                                                                                       ;
+-------+----------------------------------+--------------------------------------------------+----------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                          ; Launch Clock                                       ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------------+----------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 1.464 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 2.165      ; 3.915      ;
; 1.464 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 2.165      ; 3.915      ;
; 1.464 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 2.165      ; 3.915      ;
; 1.464 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 2.165      ; 3.915      ;
; 1.631 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 2.165      ; 4.082      ;
; 1.631 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 2.165      ; 4.082      ;
; 1.631 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 2.165      ; 4.082      ;
; 1.631 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 2.165      ; 4.082      ;
+-------+----------------------------------+--------------------------------------------------+----------------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clockmaker|vector_xtal|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------+-----------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                                                 ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+-----------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 2.844 ; video:vidi|reset_line                                ; video:vidi|rambuffer:line2|rdwrctr:c2|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 3.131      ;
; 2.844 ; video:vidi|reset_line                                ; video:vidi|rambuffer:line2|rdwrctr:c2|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 3.131      ;
; 2.844 ; video:vidi|reset_line                                ; video:vidi|rambuffer:line2|rdwrctr:c2|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[2] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 3.131      ;
; 2.844 ; video:vidi|reset_line                                ; video:vidi|rambuffer:line2|rdwrctr:c2|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[3] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 3.131      ;
; 2.844 ; video:vidi|reset_line                                ; video:vidi|rambuffer:line2|rdwrctr:c2|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[4] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 3.131      ;
; 2.844 ; video:vidi|reset_line                                ; video:vidi|rambuffer:line2|rdwrctr:c2|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[5] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 3.131      ;
; 2.844 ; video:vidi|reset_line                                ; video:vidi|rambuffer:line2|rdwrctr:c2|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[6] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 3.131      ;
; 2.844 ; video:vidi|reset_line                                ; video:vidi|rambuffer:line2|rdwrctr:c2|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[7] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 3.131      ;
; 2.844 ; video:vidi|reset_line                                ; video:vidi|rambuffer:line2|rdwrctr:c2|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[8] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 3.131      ;
; 2.844 ; video:vidi|reset_line                                ; video:vidi|rambuffer:line2|rdwrctr:c2|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[9] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 3.131      ;
; 2.856 ; video:vidi|reset_line                                ; video:vidi|rambuffer:line1|rdwrctr:c2|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.145      ;
; 2.856 ; video:vidi|reset_line                                ; video:vidi|rambuffer:line1|rdwrctr:c2|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.145      ;
; 2.856 ; video:vidi|reset_line                                ; video:vidi|rambuffer:line1|rdwrctr:c2|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[2] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.145      ;
; 2.856 ; video:vidi|reset_line                                ; video:vidi|rambuffer:line1|rdwrctr:c2|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[3] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.145      ;
; 2.856 ; video:vidi|reset_line                                ; video:vidi|rambuffer:line1|rdwrctr:c2|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[4] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.145      ;
; 2.856 ; video:vidi|reset_line                                ; video:vidi|rambuffer:line1|rdwrctr:c2|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[5] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.145      ;
; 2.856 ; video:vidi|reset_line                                ; video:vidi|rambuffer:line1|rdwrctr:c2|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[6] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.145      ;
; 2.856 ; video:vidi|reset_line                                ; video:vidi|rambuffer:line1|rdwrctr:c2|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[7] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.145      ;
; 2.856 ; video:vidi|reset_line                                ; video:vidi|rambuffer:line1|rdwrctr:c2|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[8] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.145      ;
; 2.856 ; video:vidi|reset_line                                ; video:vidi|rambuffer:line1|rdwrctr:c2|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[9] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.145      ;
; 3.140 ; video:vidi|vga_refresh:refresher|scanxx_state.state2 ; video:vidi|rambuffer:line2|rdwrctr:c1|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 3.418      ;
; 3.140 ; video:vidi|vga_refresh:refresher|scanxx_state.state2 ; video:vidi|rambuffer:line2|rdwrctr:c1|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 3.418      ;
; 3.140 ; video:vidi|vga_refresh:refresher|scanxx_state.state2 ; video:vidi|rambuffer:line2|rdwrctr:c1|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[2] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 3.418      ;
; 3.140 ; video:vidi|vga_refresh:refresher|scanxx_state.state2 ; video:vidi|rambuffer:line2|rdwrctr:c1|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[3] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 3.418      ;
; 3.140 ; video:vidi|vga_refresh:refresher|scanxx_state.state2 ; video:vidi|rambuffer:line2|rdwrctr:c1|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[4] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 3.418      ;
; 3.140 ; video:vidi|vga_refresh:refresher|scanxx_state.state2 ; video:vidi|rambuffer:line2|rdwrctr:c1|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[5] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 3.418      ;
; 3.140 ; video:vidi|vga_refresh:refresher|scanxx_state.state2 ; video:vidi|rambuffer:line2|rdwrctr:c1|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[6] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 3.418      ;
; 3.140 ; video:vidi|vga_refresh:refresher|scanxx_state.state2 ; video:vidi|rambuffer:line2|rdwrctr:c1|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[7] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 3.418      ;
; 3.140 ; video:vidi|vga_refresh:refresher|scanxx_state.state2 ; video:vidi|rambuffer:line2|rdwrctr:c1|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[8] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 3.418      ;
; 3.140 ; video:vidi|vga_refresh:refresher|scanxx_state.state2 ; video:vidi|rambuffer:line2|rdwrctr:c1|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[9] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 3.418      ;
; 3.148 ; video:vidi|vga_refresh:refresher|scanxx_state.state2 ; video:vidi|rambuffer:line1|rdwrctr:c1|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 3.429      ;
; 3.148 ; video:vidi|vga_refresh:refresher|scanxx_state.state2 ; video:vidi|rambuffer:line1|rdwrctr:c1|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 3.429      ;
; 3.148 ; video:vidi|vga_refresh:refresher|scanxx_state.state2 ; video:vidi|rambuffer:line1|rdwrctr:c1|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[2] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 3.429      ;
; 3.148 ; video:vidi|vga_refresh:refresher|scanxx_state.state2 ; video:vidi|rambuffer:line1|rdwrctr:c1|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[3] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 3.429      ;
; 3.148 ; video:vidi|vga_refresh:refresher|scanxx_state.state2 ; video:vidi|rambuffer:line1|rdwrctr:c1|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[4] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 3.429      ;
; 3.148 ; video:vidi|vga_refresh:refresher|scanxx_state.state2 ; video:vidi|rambuffer:line1|rdwrctr:c1|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[5] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 3.429      ;
; 3.148 ; video:vidi|vga_refresh:refresher|scanxx_state.state2 ; video:vidi|rambuffer:line1|rdwrctr:c1|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[6] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 3.429      ;
; 3.148 ; video:vidi|vga_refresh:refresher|scanxx_state.state2 ; video:vidi|rambuffer:line1|rdwrctr:c1|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[7] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 3.429      ;
; 3.148 ; video:vidi|vga_refresh:refresher|scanxx_state.state2 ; video:vidi|rambuffer:line1|rdwrctr:c1|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[8] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 3.429      ;
; 3.148 ; video:vidi|vga_refresh:refresher|scanxx_state.state2 ; video:vidi|rambuffer:line1|rdwrctr:c1|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[9] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 3.429      ;
; 3.627 ; vectorkeys:kbdmatrix|key_blkvvod                     ; I82C55:vv55int|r_porta[2]                                                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 3.902      ;
; 3.627 ; vectorkeys:kbdmatrix|key_blkvvod                     ; I82C55:vv55int|r_porta[4]                                                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 3.902      ;
; 3.627 ; vectorkeys:kbdmatrix|key_blkvvod                     ; jtag_top:tigertiger|CMD_Decode:u5|mSR_ST.001                                            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 3.900      ;
; 3.627 ; vectorkeys:kbdmatrix|key_blkvvod                     ; jtag_top:tigertiger|CMD_Decode:u5|mSR_ST.010                                            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 3.900      ;
; 3.627 ; vectorkeys:kbdmatrix|key_blkvvod                     ; jtag_top:tigertiger|CMD_Decode:u5|mSR_ST.011                                            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 3.900      ;
; 3.627 ; vectorkeys:kbdmatrix|key_blkvvod                     ; jtag_top:tigertiger|CMD_Decode:u5|mSR_ST.100                                            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 3.900      ;
; 3.627 ; vectorkeys:kbdmatrix|key_blkvvod                     ; jtag_top:tigertiger|CMD_Decode:u5|mSR_ST.101                                            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 3.900      ;
; 3.627 ; vectorkeys:kbdmatrix|key_blkvvod                     ; jtag_top:tigertiger|CMD_Decode:u5|mSR_ST.000                                            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 3.900      ;
; 3.627 ; vectorkeys:kbdmatrix|key_blkvvod                     ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_Start                                         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 3.900      ;
; 3.627 ; vectorkeys:kbdmatrix|key_blkvvod                     ; jtag_top:tigertiger|CMD_Decode:u5|mSR_Start                                             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 3.900      ;
; 3.627 ; vectorkeys:kbdmatrix|key_blkvvod                     ; I82C55:vv55int|r_control[5]                                                             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 3.902      ;
; 3.627 ; vectorkeys:kbdmatrix|key_blkvvod                     ; I82C55:vv55int|r_porta[5]                                                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 3.902      ;
; 3.627 ; vectorkeys:kbdmatrix|key_blkvvod                     ; I82C55:vv55int|r_porta[6]                                                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 3.902      ;
; 3.627 ; vectorkeys:kbdmatrix|key_blkvvod                     ; I82C55:vv55int|r_porta[7]                                                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 3.902      ;
; 3.627 ; vectorkeys:kbdmatrix|key_blkvvod                     ; I82C55:vv55int|a_ibf                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 3.901      ;
; 3.627 ; vectorkeys:kbdmatrix|key_blkvvod                     ; I82C55:vv55int|a_inte1                                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 3.900      ;
; 3.627 ; vectorkeys:kbdmatrix|key_blkvvod                     ; I82C55:vv55int|r_control[1]                                                             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 3.901      ;
; 3.627 ; vectorkeys:kbdmatrix|key_blkvvod                     ; I82C55:vv55int|b_inte                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 3.900      ;
; 3.627 ; vectorkeys:kbdmatrix|key_blkvvod                     ; I82C55:vv55int|a_intr                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 3.901      ;
; 3.627 ; vectorkeys:kbdmatrix|key_blkvvod                     ; I82C55:vv55int|a_inte2                                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 3.901      ;
; 3.627 ; vectorkeys:kbdmatrix|key_blkvvod                     ; I82C55:vv55int|r_control[6]                                                             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 3.902      ;
; 3.627 ; vectorkeys:kbdmatrix|key_blkvvod                     ; I82C55:vv55int|r_porta[0]                                                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 3.902      ;
; 3.627 ; vectorkeys:kbdmatrix|key_blkvvod                     ; I82C55:vv55int|r_porta[3]                                                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 3.902      ;
; 3.627 ; vectorkeys:kbdmatrix|key_blkvvod                     ; I82C55:vv55int|r_control[4]                                                             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 3.902      ;
; 3.627 ; vectorkeys:kbdmatrix|key_blkvvod                     ; I82C55:vv55int|r_porta[1]                                                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 3.902      ;
; 3.627 ; vectorkeys:kbdmatrix|key_blkvvod                     ; I82C55:vv55int|r_portc[3]                                                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 3.900      ;
; 3.628 ; vectorkeys:kbdmatrix|key_blkvvod                     ; jtag_top:tigertiger|CMD_Decode:u5|CMD_Tmp[33]                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.917      ;
; 3.628 ; vectorkeys:kbdmatrix|key_blkvvod                     ; jtag_top:tigertiger|CMD_Decode:u5|CMD_Tmp[41]                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.917      ;
; 3.628 ; vectorkeys:kbdmatrix|key_blkvvod                     ; jtag_top:tigertiger|CMD_Decode:u5|CMD_Tmp[49]                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.917      ;
; 3.628 ; vectorkeys:kbdmatrix|key_blkvvod                     ; jtag_top:tigertiger|CMD_Decode:u5|CMD_Tmp[18]                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.917      ;
; 3.628 ; vectorkeys:kbdmatrix|key_blkvvod                     ; jtag_top:tigertiger|CMD_Decode:u5|CMD_Tmp[26]                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.917      ;
; 3.628 ; vectorkeys:kbdmatrix|key_blkvvod                     ; jtag_top:tigertiger|CMD_Decode:u5|CMD_Tmp[34]                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.917      ;
; 3.628 ; vectorkeys:kbdmatrix|key_blkvvod                     ; jtag_top:tigertiger|CMD_Decode:u5|CMD_Tmp[42]                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.917      ;
; 3.628 ; vectorkeys:kbdmatrix|key_blkvvod                     ; jtag_top:tigertiger|CMD_Decode:u5|CMD_Tmp[50]                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.917      ;
; 3.628 ; vectorkeys:kbdmatrix|key_blkvvod                     ; jtag_top:tigertiger|CMD_Decode:u5|CMD_Tmp[32]                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.917      ;
; 3.628 ; vectorkeys:kbdmatrix|key_blkvvod                     ; jtag_top:tigertiger|CMD_Decode:u5|CMD_Tmp[40]                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.917      ;
; 3.628 ; vectorkeys:kbdmatrix|key_blkvvod                     ; jtag_top:tigertiger|CMD_Decode:u5|CMD_Tmp[48]                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.917      ;
; 3.628 ; vectorkeys:kbdmatrix|key_blkvvod                     ; jtag_top:tigertiger|CMD_Decode:u5|CMD_Tmp[11]                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.917      ;
; 3.628 ; vectorkeys:kbdmatrix|key_blkvvod                     ; jtag_top:tigertiger|CMD_Decode:u5|CMD_Tmp[19]                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.917      ;
; 3.628 ; vectorkeys:kbdmatrix|key_blkvvod                     ; jtag_top:tigertiger|CMD_Decode:u5|CMD_Tmp[27]                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.917      ;
; 3.628 ; vectorkeys:kbdmatrix|key_blkvvod                     ; jtag_top:tigertiger|CMD_Decode:u5|CMD_Tmp[35]                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.917      ;
; 3.628 ; vectorkeys:kbdmatrix|key_blkvvod                     ; jtag_top:tigertiger|CMD_Decode:u5|CMD_Tmp[43]                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.917      ;
; 3.628 ; vectorkeys:kbdmatrix|key_blkvvod                     ; jtag_top:tigertiger|CMD_Decode:u5|CMD_Tmp[51]                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.917      ;
; 3.628 ; vectorkeys:kbdmatrix|key_blkvvod                     ; jtag_top:tigertiger|CMD_Decode:u5|CMD_Tmp[20]                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.917      ;
; 3.628 ; vectorkeys:kbdmatrix|key_blkvvod                     ; jtag_top:tigertiger|CMD_Decode:u5|CMD_Tmp[28]                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.917      ;
; 3.628 ; vectorkeys:kbdmatrix|key_blkvvod                     ; jtag_top:tigertiger|CMD_Decode:u5|CMD_Tmp[36]                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.917      ;
; 3.628 ; vectorkeys:kbdmatrix|key_blkvvod                     ; jtag_top:tigertiger|CMD_Decode:u5|CMD_Tmp[44]                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.917      ;
; 3.628 ; vectorkeys:kbdmatrix|key_blkvvod                     ; jtag_top:tigertiger|CMD_Decode:u5|CMD_Tmp[52]                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.917      ;
; 3.628 ; vectorkeys:kbdmatrix|key_blkvvod                     ; jtag_top:tigertiger|CMD_Decode:u5|CMD_Tmp[38]                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.917      ;
; 3.628 ; vectorkeys:kbdmatrix|key_blkvvod                     ; jtag_top:tigertiger|CMD_Decode:u5|CMD_Tmp[46]                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.917      ;
; 3.628 ; vectorkeys:kbdmatrix|key_blkvvod                     ; jtag_top:tigertiger|CMD_Decode:u5|CMD_Tmp[54]                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.917      ;
; 3.628 ; vectorkeys:kbdmatrix|key_blkvvod                     ; jtag_top:tigertiger|CMD_Decode:u5|CMD_Tmp[47]                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.917      ;
; 3.628 ; vectorkeys:kbdmatrix|key_blkvvod                     ; jtag_top:tigertiger|CMD_Decode:u5|CMD_Tmp[55]                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.917      ;
; 3.628 ; vectorkeys:kbdmatrix|key_blkvvod                     ; jtag_top:tigertiger|CMD_Decode:u5|CMD_Tmp[37]                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.917      ;
; 3.628 ; vectorkeys:kbdmatrix|key_blkvvod                     ; jtag_top:tigertiger|CMD_Decode:u5|CMD_Tmp[45]                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.917      ;
; 3.628 ; vectorkeys:kbdmatrix|key_blkvvod                     ; jtag_top:tigertiger|CMD_Decode:u5|CMD_Tmp[53]                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.917      ;
; 3.628 ; vectorkeys:kbdmatrix|key_blkvvod                     ; jtag_top:tigertiger|CMD_Decode:u5|CMD_Tmp[57]                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.917      ;
; 3.628 ; vectorkeys:kbdmatrix|key_blkvvod                     ; jtag_top:tigertiger|CMD_Decode:u5|CMD_Tmp[60]                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.917      ;
; 3.628 ; vectorkeys:kbdmatrix|key_blkvvod                     ; jtag_top:tigertiger|CMD_Decode:u5|CMD_Tmp[58]                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.917      ;
; 3.628 ; vectorkeys:kbdmatrix|key_blkvvod                     ; jtag_top:tigertiger|CMD_Decode:u5|CMD_Tmp[56]                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.917      ;
+-------+------------------------------------------------------+-----------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'pll_for_sdram_0|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                                                                                                                             ; Launch Clock                                       ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 3.606 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 3.910      ;
; 3.606 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 3.910      ;
; 3.606 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 3.910      ;
; 3.606 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 3.910      ;
; 3.606 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a0                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 3.910      ;
; 3.606 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|parity11                         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 3.910      ;
; 3.606 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 3.910      ;
; 3.606 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|delayed_wrptr_g[0]                                          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 3.911      ;
; 3.606 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|delayed_wrptr_g[1]                                          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 3.910      ;
; 3.606 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sh0_i_vsync                                                                                                                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 3.910      ;
; 3.606 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 3.910      ;
; 3.622 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[7]   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.025      ; 3.933      ;
; 3.622 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[4]   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.025      ; 3.933      ;
; 3.622 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[3]   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.025      ; 3.933      ;
; 3.622 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[1]   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.025      ; 3.933      ;
; 3.622 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[5]   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.025      ; 3.933      ;
; 3.622 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_bwp|dffe16a[0]                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.025      ; 3.933      ;
; 3.622 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_brp|dffe16a[0]                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.025      ; 3.933      ;
; 3.622 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_bwp|dffe16a[1]                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.025      ; 3.933      ;
; 3.622 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_brp|dffe16a[2]                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.025      ; 3.933      ;
; 3.622 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_bwp|dffe16a[2]                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.025      ; 3.933      ;
; 3.622 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_bwp|dffe16a[3]                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.025      ; 3.933      ;
; 3.622 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_bwp|dffe16a[4]                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.025      ; 3.933      ;
; 3.622 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_bwp|dffe16a[5]                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.025      ; 3.933      ;
; 3.622 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_bwp|dffe16a[6]                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.025      ; 3.933      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_MRS                                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 3.926      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|mode_flag                                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 3.928      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sh0_o_vsync                                                                                                                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 3.928      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sh2_o_vsync                                                                                                                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 3.925      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[0]                                                                                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.011      ; 3.920      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|prev_bank_wr_max_addr[0]                                                                                                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 3.924      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_rd_max_addr[0]                                                                                                             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 3.918      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[0]                                                                                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.010      ; 3.919      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[1]                                                                                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.011      ; 3.920      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|prev_bank_wr_max_addr[1]                                                                                                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.010      ; 3.919      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_rd_max_addr[1]                                                                                                             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 3.918      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[1]                                                                                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.010      ; 3.919      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[2]                                                                                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.010      ; 3.919      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[2]                                                                                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.011      ; 3.920      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|prev_bank_wr_max_addr[2]                                                                                                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.010      ; 3.919      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_rd_max_addr[2]                                                                                                             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 3.918      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[3]                                                                                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.010      ; 3.919      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[3]                                                                                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.011      ; 3.920      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|prev_bank_wr_max_addr[3]                                                                                                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 3.924      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_rd_max_addr[3]                                                                                                             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 3.918      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[4]                                                                                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.011      ; 3.920      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|prev_bank_wr_max_addr[4]                                                                                                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 3.918      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_rd_max_addr[4]                                                                                                             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 3.918      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[4]                                                                                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.010      ; 3.919      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[5]                                                                                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.010      ; 3.919      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[5]                                                                                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.011      ; 3.920      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|prev_bank_wr_max_addr[5]                                                                                                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.011      ; 3.920      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_rd_max_addr[5]                                                                                                             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 3.918      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[6]                                                                                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.010      ; 3.919      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[6]                                                                                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.011      ; 3.920      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|prev_bank_wr_max_addr[6]                                                                                                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 3.924      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_rd_max_addr[6]                                                                                                             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 3.918      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[7]                                                                                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.010      ; 3.919      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[7]                                                                                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.011      ; 3.920      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|prev_bank_wr_max_addr[7]                                                                                                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 3.924      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_rd_max_addr[7]                                                                                                             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 3.918      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[8]                                                                                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.011      ; 3.920      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|prev_bank_wr_max_addr[8]                                                                                                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 3.924      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_rd_max_addr[8]                                                                                                             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 3.918      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[8]                                                                                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.010      ; 3.919      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[9]                                                                                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.010      ; 3.919      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[9]                                                                                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.011      ; 3.920      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|prev_bank_wr_max_addr[9]                                                                                                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 3.924      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_rd_max_addr[9]                                                                                                             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 3.925      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[10]                                                                                                                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.010      ; 3.919      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[10]                                                                                                                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.011      ; 3.920      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|prev_bank_wr_max_addr[10]                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.010      ; 3.919      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_rd_max_addr[10]                                                                                                            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 3.918      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[11]                                                                                                                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.010      ; 3.919      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[11]                                                                                                                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.011      ; 3.920      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|prev_bank_wr_max_addr[11]                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 3.924      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_rd_max_addr[11]                                                                                                            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 3.918      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_nodat[0]                                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 3.928      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_nodat[1]                                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 3.928      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_Trp                                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.020      ; 3.929      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[1]                                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.020      ; 3.929      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[2]                                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.020      ; 3.929      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[3]                                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.021      ; 3.930      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[4]                                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.021      ; 3.930      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[5]                                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.021      ; 3.930      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[6]                                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.021      ; 3.930      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[7]                                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.021      ; 3.930      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 3.933      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[8]   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 3.933      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[8]   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 3.933      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[6]   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 3.933      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[6]   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 3.933      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[4]                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.025      ; 3.934      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[7]                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.025      ; 3.934      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[7]   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 3.933      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[4]   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 3.933      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[2]                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.025      ; 3.934      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[2]   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.025      ; 3.934      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[2]   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.025      ; 3.934      ;
; 3.623 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[5]                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.025      ; 3.934      ;
+-------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'pll_for_sdram_0|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                                                                                                                           ; Launch Clock                                       ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 3.606 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.019      ; 3.911      ;
; 3.606 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[7] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.019      ; 3.911      ;
; 3.606 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.019      ; 3.911      ;
; 3.607 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[1]                                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 3.895      ;
; 3.607 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.018      ; 3.911      ;
; 3.607 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 3.894      ;
; 3.608 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_cur_disp.h_disp                                                                                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.028      ; 3.922      ;
; 3.608 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[0]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.028      ; 3.922      ;
; 3.608 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[1]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.028      ; 3.922      ;
; 3.608 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[2]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.028      ; 3.922      ;
; 3.608 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[3]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.028      ; 3.922      ;
; 3.608 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[4]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.028      ; 3.922      ;
; 3.608 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[6]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.028      ; 3.922      ;
; 3.608 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[0]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.024      ; 3.918      ;
; 3.608 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[1]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.024      ; 3.918      ;
; 3.608 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[2]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.024      ; 3.918      ;
; 3.608 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[3]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.024      ; 3.918      ;
; 3.608 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[4]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.024      ; 3.918      ;
; 3.608 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[6]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.024      ; 3.918      ;
; 3.608 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[7]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.024      ; 3.918      ;
; 3.608 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[8]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.024      ; 3.918      ;
; 3.608 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[5]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.024      ; 3.918      ;
; 3.608 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_vs                                                                                                          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.024      ; 3.918      ;
; 3.608 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|prev_vsync                                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.024      ; 3.918      ;
; 3.608 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_hs                                                                                                          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.028      ; 3.922      ;
; 3.609 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[8]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 3.922      ;
; 3.609 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[9]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 3.922      ;
; 3.609 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[10]                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 3.922      ;
; 3.609 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[11]                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 3.922      ;
; 3.609 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[5]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 3.922      ;
; 3.609 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[7]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 3.922      ;
; 3.609 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[8]                                                                                                      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.024      ; 3.919      ;
; 3.609 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[6]                                                                                                      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.024      ; 3.919      ;
; 3.609 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[7]                                                                                                      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.024      ; 3.919      ;
; 3.609 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[9]                                                                                                      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.024      ; 3.919      ;
; 3.609 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[11]                                                                                                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.024      ; 3.919      ;
; 3.609 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_v_de                                                                                                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.024      ; 3.919      ;
; 3.609 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_h_de                                                                                                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 3.922      ;
; 3.609 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|prev_hsync                                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.028      ; 3.923      ;
; 3.609 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|prev_display_enable                                                                                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.024      ; 3.919      ;
; 3.625 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[0]                                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 3.921      ;
; 3.625 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 3.921      ;
; 3.625 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[3] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 3.921      ;
; 3.625 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[3] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 3.921      ;
; 3.625 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[3]                                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 3.904      ;
; 3.625 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 3.904      ;
; 3.625 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[6] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 3.921      ;
; 3.625 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[6] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 3.921      ;
; 3.625 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[6]                                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 3.921      ;
; 3.625 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[8] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 3.921      ;
; 3.625 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[8] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 3.921      ;
; 3.625 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[5]                                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 3.921      ;
; 3.625 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[2] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 3.921      ;
; 3.625 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[2] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 3.921      ;
; 3.625 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[2]                                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 3.921      ;
; 3.625 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[5] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 3.921      ;
; 3.625 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[5] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 3.921      ;
; 3.625 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[7]                                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 3.904      ;
; 3.625 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[4] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 3.921      ;
; 3.625 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[4] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 3.921      ;
; 3.625 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[7] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 3.921      ;
; 3.625 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[4]                                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 3.921      ;
; 3.773 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.019      ; 4.078      ;
; 3.773 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[7] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.019      ; 4.078      ;
; 3.773 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.019      ; 4.078      ;
; 3.774 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[1]                                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 4.062      ;
; 3.774 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.018      ; 4.078      ;
; 3.774 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 4.061      ;
; 3.775 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_cur_disp.h_disp                                                                                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.028      ; 4.089      ;
; 3.775 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[0]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.028      ; 4.089      ;
; 3.775 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[1]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.028      ; 4.089      ;
; 3.775 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[2]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.028      ; 4.089      ;
; 3.775 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[3]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.028      ; 4.089      ;
; 3.775 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[4]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.028      ; 4.089      ;
; 3.775 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[6]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.028      ; 4.089      ;
; 3.775 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[0]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.024      ; 4.085      ;
; 3.775 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[1]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.024      ; 4.085      ;
; 3.775 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[2]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.024      ; 4.085      ;
; 3.775 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[3]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.024      ; 4.085      ;
; 3.775 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[4]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.024      ; 4.085      ;
; 3.775 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[6]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.024      ; 4.085      ;
; 3.775 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[7]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.024      ; 4.085      ;
; 3.775 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[8]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.024      ; 4.085      ;
; 3.775 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[5]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.024      ; 4.085      ;
; 3.775 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_vs                                                                                                          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.024      ; 4.085      ;
; 3.775 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|prev_vsync                                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.024      ; 4.085      ;
; 3.775 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_hs                                                                                                          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.028      ; 4.089      ;
; 3.776 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[8]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 4.089      ;
; 3.776 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[9]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 4.089      ;
; 3.776 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[10]                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 4.089      ;
; 3.776 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[11]                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 4.089      ;
; 3.776 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[5]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 4.089      ;
; 3.776 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[7]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 4.089      ;
; 3.776 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[8]                                                                                                      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.024      ; 4.086      ;
; 3.776 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[6]                                                                                                      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.024      ; 4.086      ;
; 3.776 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[7]                                                                                                      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.024      ; 4.086      ;
; 3.776 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[9]                                                                                                      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.024      ; 4.086      ;
; 3.776 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[11]                                                                                                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.024      ; 4.086      ;
; 3.776 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_v_de                                                                                                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.024      ; 4.086      ;
; 3.776 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_h_de                                                                                                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 4.089      ;
+-------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'TCK'                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; -1.469 ; 1.000        ; 2.469          ; Port Rate        ; TCK   ; Rise       ; TCK                                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; TCK   ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; TCK   ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; TCK   ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|oTxD_Done           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; TCK   ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|oTxD_Done           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; TCK   ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0]            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; TCK   ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0]            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; TCK   ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; TCK   ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; TCK   ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; TCK   ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; TCK   ; Rise       ; TCK|combout                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; TCK   ; Rise       ; TCK|combout                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; TCK   ; Rise       ; tigertiger|p0|CLK_LOCK_altclkctrl_tb8_component|clkctrl1|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; TCK   ; Rise       ; tigertiger|p0|CLK_LOCK_altclkctrl_tb8_component|clkctrl1|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; TCK   ; Rise       ; tigertiger|p0|CLK_LOCK_altclkctrl_tb8_component|clkctrl1|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; TCK   ; Rise       ; tigertiger|p0|CLK_LOCK_altclkctrl_tb8_component|clkctrl1|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; TCK   ; Rise       ; tigertiger|u1|u1|TDO|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; TCK   ; Rise       ; tigertiger|u1|u1|TDO|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; TCK   ; Rise       ; tigertiger|u1|u1|oTxD_Done|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; TCK   ; Rise       ; tigertiger|u1|u1|oTxD_Done|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; TCK   ; Rise       ; tigertiger|u1|u1|rCont[0]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; TCK   ; Rise       ; tigertiger|u1|u1|rCont[0]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; TCK   ; Rise       ; tigertiger|u1|u1|rCont[1]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; TCK   ; Rise       ; tigertiger|u1|u1|rCont[1]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; TCK   ; Rise       ; tigertiger|u1|u1|rCont[2]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; TCK   ; Rise       ; tigertiger|u1|u1|rCont[2]|clk                                     ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clockster:clockmaker|div300by21[4]'                                                                                          ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; aycectr[0]                                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; aycectr[0]                                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; aycectr[1]                                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; aycectr[1]                                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; aycectr[2]                                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; aycectr[2]                                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[0]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[0]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[1]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[1]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[2]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[2]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[3]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[3]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[4]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[4]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[5]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[5]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[6]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[6]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[7]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[7]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|addr[0]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|addr[0]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|addr[1]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|addr[1]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|addr[2]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|addr[2]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|addr[3]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|addr[3]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|addr[4]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|addr[4]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|addr[5]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|addr[5]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|addr[6]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|addr[6]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|addr[7]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|addr[7]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_final[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_final[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_final[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_final[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_final[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_final[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_final[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_final[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_final[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_final[5] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_final[6] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_final[6] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_final[7] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_final[7] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_final[8] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_final[8] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_final[9] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_final[9] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_mix[0]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_mix[0]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_mix[1]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_mix[1]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_mix[2]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_mix[2]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_mix[3]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_mix[3]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_mix[4]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_mix[4]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_mix[5]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_mix[5]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_mix[6]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_mix[6]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_mix[7]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_mix[7]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_mix[8]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_mix[8]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_mix[9]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_mix[9]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|cnt_div[0]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|cnt_div[0]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|cnt_div[1]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|cnt_div[1]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|cnt_div[2]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|cnt_div[2]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|cnt_div[3]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|cnt_div[3]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|dac_amp[0]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|dac_amp[0]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|dac_amp[1]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|dac_amp[1]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|dac_amp[2]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|dac_amp[2]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|dac_amp[3]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|dac_amp[3]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|dac_amp[4]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|dac_amp[4]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|dac_amp[5]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|dac_amp[5]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|dac_amp[6]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|dac_amp[6]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|dac_amp[7]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|dac_amp[7]     ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clockster:clockmaker|cophacc[15]'                                                                                                                     ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                     ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[0]                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[0]                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[1]                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[1]                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[2]                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[2]                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[0]                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[0]                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[1]                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[1]                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[2]                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[2]                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[3]                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[3]                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[4]                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[4]                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[5]                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[5]                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[6]                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[6]                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[7]                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[7]                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[8]                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[8]                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|decimator[0]                                           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|decimator[0]                                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|decimator[1]                                           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|decimator[1]                                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|decimator[2]                                           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|decimator[2]                                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|decimator[3]                                           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|decimator[3]                                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|decimator[4]                                           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|decimator[4]                                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|decimator[5]                                           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|decimator[5]                                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|decimator[6]                                           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|decimator[6]                                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|decimator[7]                                           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|decimator[7]                                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|ma_pulse[10]                                           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|ma_pulse[10]                                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|ma_pulse[11]                                           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|ma_pulse[11]                                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|ma_pulse[12]                                           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|ma_pulse[12]                                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|ma_pulse[13]                                           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|ma_pulse[13]                                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|ma_pulse[14]                                           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|ma_pulse[14]                                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|ma_pulse[5]                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|ma_pulse[5]                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|ma_pulse[6]                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|ma_pulse[6]                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|ma_pulse[7]                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|ma_pulse[7]                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|ma_pulse[8]                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|ma_pulse[8]                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|ma_pulse[9]                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|ma_pulse[9]                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|pulses_sample[0][4]                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|pulses_sample[0][4]                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|pulses_sample[0][5]                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|pulses_sample[0][5]                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|pulses_sample[1][4]                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|pulses_sample[1][4]                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|pulses_sample[1][5]                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|pulses_sample[1][5]                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|pulses_sample[2][4]                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|pulses_sample[2][4]                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|pulses_sample[2][5]                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|pulses_sample[2][5]                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|pulses_sample[3][4]                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|pulses_sample[3][4]                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|pulses_sample[3][5]                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|pulses_sample[3][5]                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|sum[4]                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|sum[4]                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|sum[5]                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|sum[5]                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|sum[6]                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|sum[6]                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|sum[7]                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|sum[7]                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|tapein                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|tapein                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; clockmaker|clkbuf18mhz|ayclkdrv_altclkctrl_6df_component|clkctrl1|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; clockmaker|clkbuf18mhz|ayclkdrv_altclkctrl_6df_component|clkctrl1|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; clockmaker|clkbuf18mhz|ayclkdrv_altclkctrl_6df_component|clkctrl1|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; clockmaker|clkbuf18mhz|ayclkdrv_altclkctrl_6df_component|clkctrl1|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; clockmaker|cophacc[15]|regout                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; clockmaker|cophacc[15]|regout                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundnik|audioio|BCK_DIV[0]|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundnik|audioio|BCK_DIV[0]|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundnik|audioio|BCK_DIV[1]|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundnik|audioio|BCK_DIV[1]|clk                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'I2C_AV_Config:u7|mI2C_CTRL_CLK'                                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|ACK1          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|ACK1          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|ACK2          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|ACK2          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|ACK3          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|ACK3          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|END           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|END           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SCLK          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SCLK          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SDO           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SDO           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD[0]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD[0]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD[10]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD[10]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD[11]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD[11]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD[12]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD[12]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD[1]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD[1]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD[2]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD[2]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD[3]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD[3]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD[4]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD[4]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD[5]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD[5]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD[7]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD[7]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD[9]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD[9]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|LUT_INDEX[0]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|LUT_INDEX[0]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|LUT_INDEX[1]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|LUT_INDEX[1]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|LUT_INDEX[2]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|LUT_INDEX[2]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|LUT_INDEX[3]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|LUT_INDEX[3]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mI2C_DATA[0]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mI2C_DATA[0]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mI2C_DATA[10]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mI2C_DATA[10]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mI2C_DATA[11]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mI2C_DATA[11]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mI2C_DATA[12]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mI2C_DATA[12]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mI2C_DATA[1]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mI2C_DATA[1]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mI2C_DATA[2]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mI2C_DATA[2]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mI2C_DATA[3]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mI2C_DATA[3]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mI2C_DATA[4]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mI2C_DATA[4]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mI2C_DATA[5]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mI2C_DATA[5]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mI2C_DATA[7]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mI2C_DATA[7]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mI2C_DATA[9]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mI2C_DATA[9]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mI2C_GO                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mI2C_GO                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mSetup_ST.00                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mSetup_ST.00                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mSetup_ST.01                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mSetup_ST.01                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mSetup_ST.10                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mSetup_ST.10                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; u7|LUT_INDEX[0]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; u7|LUT_INDEX[0]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; u7|LUT_INDEX[1]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; u7|LUT_INDEX[1]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; u7|LUT_INDEX[2]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; u7|LUT_INDEX[2]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; u7|LUT_INDEX[3]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; u7|LUT_INDEX[3]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; u7|mI2C_CTRL_CLK|regout                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; u7|mI2C_CTRL_CLK|regout                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; u7|mI2C_CTRL_CLK~clkctrl|inclk[0]                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; u7|mI2C_CTRL_CLK~clkctrl|inclk[0]                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; u7|mI2C_CTRL_CLK~clkctrl|outclk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; u7|mI2C_CTRL_CLK~clkctrl|outclk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; u7|mI2C_DATA[0]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; u7|mI2C_DATA[0]|clk                              ;
+--------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'jtag_top:tigertiger|USB_JTAG:u1|mTCK'                                                                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[5] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[6] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[6] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_Ready   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_Ready   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[1]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[1]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[2]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[2]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[3]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[3]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[4]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[4]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[5]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[5]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[6]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[6]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[7]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[7]     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|mTCK|regout                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|mTCK|regout                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|mTCK~clkctrl|inclk[0]                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|mTCK~clkctrl|inclk[0]                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|mTCK~clkctrl|outclk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|mTCK~clkctrl|outclk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|oRxD_DATA[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|oRxD_DATA[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|oRxD_DATA[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|oRxD_DATA[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|oRxD_DATA[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|oRxD_DATA[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|oRxD_DATA[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|oRxD_DATA[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|oRxD_DATA[4]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|oRxD_DATA[4]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|oRxD_DATA[5]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|oRxD_DATA[5]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|oRxD_DATA[6]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|oRxD_DATA[6]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|oRxD_DATA[7]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|oRxD_DATA[7]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|oRxD_Ready|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|oRxD_Ready|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|rCont[0]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|rCont[0]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|rCont[1]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|rCont[1]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|rCont[2]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|rCont[2]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|rDATA[1]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|rDATA[1]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|rDATA[2]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|rDATA[2]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|rDATA[3]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|rDATA[3]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|rDATA[4]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|rDATA[4]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|rDATA[5]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|rDATA[5]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|rDATA[6]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|rDATA[6]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|rDATA[7]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|rDATA[7]|clk                            ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'soundcodec:soundnik|audio_io:audioio|LRCK_1X'                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                        ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------+------------+------------------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputsample[10] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputsample[10] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputsample[11] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputsample[11] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputsample[12] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputsample[12] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputsample[13] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputsample[13] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputsample[14] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputsample[14] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputsample[15] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputsample[15] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputsample[8]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputsample[8]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputsample[9]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputsample[9]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|pulsebuf[10]    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|pulsebuf[10]    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|pulsebuf[11]    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|pulsebuf[11]    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|pulsebuf[12]    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|pulsebuf[12]    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|pulsebuf[13]    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|pulsebuf[13]    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|pulsebuf[14]    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|pulsebuf[14]    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|pulsebuf[5]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|pulsebuf[5]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|pulsebuf[6]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|pulsebuf[6]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|pulsebuf[7]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|pulsebuf[7]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|pulsebuf[8]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|pulsebuf[8]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|pulsebuf[9]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|pulsebuf[9]     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|LRCK_1X|regout                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|LRCK_1X|regout                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|LRCK_1X~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|LRCK_1X~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|LRCK_1X~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|LRCK_1X~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|inputsample[10]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|inputsample[10]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|inputsample[11]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|inputsample[11]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|inputsample[12]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|inputsample[12]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|inputsample[13]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|inputsample[13]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|inputsample[14]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|inputsample[14]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|inputsample[15]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|inputsample[15]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|inputsample[8]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|inputsample[8]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|inputsample[9]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|inputsample[9]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|pulsebuf[10]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|pulsebuf[10]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|pulsebuf[11]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|pulsebuf[11]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|pulsebuf[12]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|pulsebuf[12]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|pulsebuf[13]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|pulsebuf[13]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|pulsebuf[14]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|pulsebuf[14]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|pulsebuf[5]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|pulsebuf[5]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|pulsebuf[6]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|pulsebuf[6]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|pulsebuf[7]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|pulsebuf[7]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|pulsebuf[8]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|pulsebuf[8]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|pulsebuf[9]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|pulsebuf[9]|clk                     ;
+--------+--------------+----------------+------------------+----------------------------------------------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'soundcodec:soundnik|audio_io:audioio|oAUD_BCK'                                                                                            ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+---------------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Fall       ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Fall       ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Fall       ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Fall       ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Fall       ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Fall       ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Fall       ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Fall       ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputbuf[10] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputbuf[10] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputbuf[11] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputbuf[11] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputbuf[12] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputbuf[12] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputbuf[13] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputbuf[13] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputbuf[14] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputbuf[14] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputbuf[15] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputbuf[15] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputbuf[8]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputbuf[8]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputbuf[9]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputbuf[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|SEL_Cont[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|SEL_Cont[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|SEL_Cont[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|SEL_Cont[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|SEL_Cont[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|SEL_Cont[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|SEL_Cont[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|SEL_Cont[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|inputbuf[10]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|inputbuf[10]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|inputbuf[11]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|inputbuf[11]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|inputbuf[12]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|inputbuf[12]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|inputbuf[13]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|inputbuf[13]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|inputbuf[14]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|inputbuf[14]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|inputbuf[15]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|inputbuf[15]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|inputbuf[8]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|inputbuf[8]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|inputbuf[9]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|inputbuf[9]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|oAUD_BCK|regout                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|oAUD_BCK|regout                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|oAUD_BCK~clkctrl|inclk[0]        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|oAUD_BCK~clkctrl|inclk[0]        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|oAUD_BCK~clkctrl|outclk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|oAUD_BCK~clkctrl|outclk          ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clockster:clockmaker|pal_phase[31]'                                                                                                                      ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                                                      ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-----------------------------------------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|pal_phase[31] ; Rise       ; video:vidi|tv_phase0[0]                                                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|pal_phase[31] ; Rise       ; video:vidi|tv_phase0[0]                                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|pal_phase[31] ; Rise       ; video:vidi|tv_phase0[1]                                                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|pal_phase[31] ; Rise       ; video:vidi|tv_phase0[1]                                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|pal_phase[31] ; Rise       ; video:vidi|tv_phase0[2]                                                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|pal_phase[31] ; Rise       ; video:vidi|tv_phase0[2]                                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|pal_phase[31] ; Rise       ; video:vidi|tv_phase[0]                                                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|pal_phase[31] ; Rise       ; video:vidi|tv_phase[0]                                                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|pal_phase[31] ; Rise       ; video:vidi|tv_phase[1]                                                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|pal_phase[31] ; Rise       ; video:vidi|tv_phase[1]                                                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clockster:clockmaker|pal_phase[31] ; Rise       ; video:vidi|tv_phase[2]                                                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clockster:clockmaker|pal_phase[31] ; Rise       ; video:vidi|tv_phase[2]                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockster:clockmaker|pal_phase[31] ; Rise       ; clockmaker|clkbufpalfsc|ayclkdrv_altclkctrl_6df_component|clkctrl1|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockster:clockmaker|pal_phase[31] ; Rise       ; clockmaker|clkbufpalfsc|ayclkdrv_altclkctrl_6df_component|clkctrl1|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockster:clockmaker|pal_phase[31] ; Rise       ; clockmaker|clkbufpalfsc|ayclkdrv_altclkctrl_6df_component|clkctrl1|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockster:clockmaker|pal_phase[31] ; Rise       ; clockmaker|clkbufpalfsc|ayclkdrv_altclkctrl_6df_component|clkctrl1|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockster:clockmaker|pal_phase[31] ; Rise       ; clockmaker|pal_phase[31]|regout                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockster:clockmaker|pal_phase[31] ; Rise       ; clockmaker|pal_phase[31]|regout                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockster:clockmaker|pal_phase[31] ; Rise       ; vidi|tv_phase0[0]|clk                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockster:clockmaker|pal_phase[31] ; Rise       ; vidi|tv_phase0[0]|clk                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockster:clockmaker|pal_phase[31] ; Rise       ; vidi|tv_phase0[1]|clk                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockster:clockmaker|pal_phase[31] ; Rise       ; vidi|tv_phase0[1]|clk                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockster:clockmaker|pal_phase[31] ; Rise       ; vidi|tv_phase0[2]|clk                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockster:clockmaker|pal_phase[31] ; Rise       ; vidi|tv_phase0[2]|clk                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockster:clockmaker|pal_phase[31] ; Rise       ; vidi|tv_phase[0]|clk                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockster:clockmaker|pal_phase[31] ; Rise       ; vidi|tv_phase[0]|clk                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockster:clockmaker|pal_phase[31] ; Rise       ; vidi|tv_phase[1]|clk                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockster:clockmaker|pal_phase[31] ; Rise       ; vidi|tv_phase[1]|clk                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockster:clockmaker|pal_phase[31] ; Rise       ; vidi|tv_phase[2]|clk                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockster:clockmaker|pal_phase[31] ; Rise       ; vidi|tv_phase[2]|clk                                                        ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'T8080se:CPU|WR_n'                                                                                   ;
+-------+--------------+----------------+------------------+------------------+------------+-------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                                    ;
+-------+--------------+----------------+------------------+------------------+------------+-------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; T8080se:CPU|WR_n ; Rise       ; CPU|WR_n|regout                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; T8080se:CPU|WR_n ; Rise       ; CPU|WR_n|regout                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; T8080se:CPU|WR_n ; Rise       ; ay_wren|combout                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; T8080se:CPU|WR_n ; Rise       ; ay_wren|combout                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; T8080se:CPU|WR_n ; Rise       ; ay_wren|datad                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; T8080se:CPU|WR_n ; Rise       ; ay_wren|datad                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; T8080se:CPU|WR_n ; Rise       ; ay_wren~0|combout                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; T8080se:CPU|WR_n ; Rise       ; ay_wren~0|combout                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; T8080se:CPU|WR_n ; Rise       ; ay_wren~0|datab                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; T8080se:CPU|WR_n ; Rise       ; ay_wren~0|datab                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; T8080se:CPU|WR_n ; Rise       ; ayglue:shrieker|q[0]                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; T8080se:CPU|WR_n ; Rise       ; ayglue:shrieker|q[0]                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; T8080se:CPU|WR_n ; Rise       ; ayglue:shrieker|q[1]                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; T8080se:CPU|WR_n ; Rise       ; ayglue:shrieker|q[1]                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; T8080se:CPU|WR_n ; Rise       ; ayglue:shrieker|q[2]                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; T8080se:CPU|WR_n ; Rise       ; ayglue:shrieker|q[2]                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; T8080se:CPU|WR_n ; Rise       ; ayglue:shrieker|q[3]                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; T8080se:CPU|WR_n ; Rise       ; ayglue:shrieker|q[3]                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; T8080se:CPU|WR_n ; Rise       ; ayglue:shrieker|q[4]                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; T8080se:CPU|WR_n ; Rise       ; ayglue:shrieker|q[4]                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; T8080se:CPU|WR_n ; Rise       ; ayglue:shrieker|q[5]                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; T8080se:CPU|WR_n ; Rise       ; ayglue:shrieker|q[5]                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; T8080se:CPU|WR_n ; Rise       ; ayglue:shrieker|q[6]                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; T8080se:CPU|WR_n ; Rise       ; ayglue:shrieker|q[6]                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; T8080se:CPU|WR_n ; Rise       ; ayglue:shrieker|q[7]                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; T8080se:CPU|WR_n ; Rise       ; ayglue:shrieker|q[7]                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; T8080se:CPU|WR_n ; Fall       ; shrieker|digeridoo|Mux1~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; T8080se:CPU|WR_n ; Fall       ; shrieker|digeridoo|Mux1~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; T8080se:CPU|WR_n ; Fall       ; shrieker|digeridoo|Mux1~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; T8080se:CPU|WR_n ; Fall       ; shrieker|digeridoo|Mux1~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; T8080se:CPU|WR_n ; Fall       ; shrieker|digeridoo|Mux1~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; T8080se:CPU|WR_n ; Fall       ; shrieker|digeridoo|Mux1~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; T8080se:CPU|WR_n ; Rise       ; shrieker|digeridoo|Mux1~1|datab           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; T8080se:CPU|WR_n ; Rise       ; shrieker|digeridoo|Mux1~1|datab           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; T8080se:CPU|WR_n ; Fall       ; shrieker|q[0]|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; T8080se:CPU|WR_n ; Fall       ; shrieker|q[0]|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; T8080se:CPU|WR_n ; Fall       ; shrieker|q[1]|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; T8080se:CPU|WR_n ; Fall       ; shrieker|q[1]|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; T8080se:CPU|WR_n ; Fall       ; shrieker|q[2]|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; T8080se:CPU|WR_n ; Fall       ; shrieker|q[2]|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; T8080se:CPU|WR_n ; Fall       ; shrieker|q[3]|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; T8080se:CPU|WR_n ; Fall       ; shrieker|q[3]|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; T8080se:CPU|WR_n ; Fall       ; shrieker|q[4]|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; T8080se:CPU|WR_n ; Fall       ; shrieker|q[4]|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; T8080se:CPU|WR_n ; Fall       ; shrieker|q[5]|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; T8080se:CPU|WR_n ; Fall       ; shrieker|q[5]|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; T8080se:CPU|WR_n ; Fall       ; shrieker|q[6]|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; T8080se:CPU|WR_n ; Fall       ; shrieker|q[6]|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; T8080se:CPU|WR_n ; Fall       ; shrieker|q[7]|datab                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; T8080se:CPU|WR_n ; Fall       ; shrieker|q[7]|datab                       ;
+-------+--------------+----------------+------------------+------------------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ayglue:shrieker|YM2149:digeridoo|env_reset'                                                                                       ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+-----------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                        ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+-----------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ayglue:shrieker|YM2149:digeridoo|env_reset ; Fall       ; ayglue:shrieker|YM2149:digeridoo|env_inc~1    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ayglue:shrieker|YM2149:digeridoo|env_reset ; Fall       ; ayglue:shrieker|YM2149:digeridoo|env_inc~1    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ayglue:shrieker|YM2149:digeridoo|env_reset ; Fall       ; ayglue:shrieker|YM2149:digeridoo|env_vol[4]~1 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ayglue:shrieker|YM2149:digeridoo|env_reset ; Fall       ; ayglue:shrieker|YM2149:digeridoo|env_vol[4]~1 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ayglue:shrieker|YM2149:digeridoo|env_reset ; Rise       ; shrieker|digeridoo|env_inc~1|datad            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ayglue:shrieker|YM2149:digeridoo|env_reset ; Rise       ; shrieker|digeridoo|env_inc~1|datad            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ayglue:shrieker|YM2149:digeridoo|env_reset ; Rise       ; shrieker|digeridoo|env_reset|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ayglue:shrieker|YM2149:digeridoo|env_reset ; Rise       ; shrieker|digeridoo|env_reset|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ayglue:shrieker|YM2149:digeridoo|env_reset ; Rise       ; shrieker|digeridoo|env_reset~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ayglue:shrieker|YM2149:digeridoo|env_reset ; Rise       ; shrieker|digeridoo|env_reset~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ayglue:shrieker|YM2149:digeridoo|env_reset ; Rise       ; shrieker|digeridoo|env_reset~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ayglue:shrieker|YM2149:digeridoo|env_reset ; Rise       ; shrieker|digeridoo|env_reset~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ayglue:shrieker|YM2149:digeridoo|env_reset ; Rise       ; shrieker|digeridoo|env_vol[4]~1|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ayglue:shrieker|YM2149:digeridoo|env_reset ; Rise       ; shrieker|digeridoo|env_vol[4]~1|datac         ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clockmaker|vector_xtal|altpll_component|pll|clk[1]'                                                                            ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                             ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+------------------------------------+
; 0.555 ; 1.666        ; 1.111          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[10]   ;
; 0.555 ; 1.666        ; 1.111          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[11]   ;
; 0.555 ; 1.666        ; 1.111          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[12]   ;
; 0.555 ; 1.666        ; 1.111          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[13]   ;
; 0.555 ; 1.666        ; 1.111          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[14]   ;
; 0.555 ; 1.666        ; 1.111          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[15]   ;
; 0.555 ; 1.666        ; 1.111          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[1]    ;
; 0.555 ; 1.666        ; 1.111          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[2]    ;
; 0.555 ; 1.666        ; 1.111          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[3]    ;
; 0.555 ; 1.666        ; 1.111          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[4]    ;
; 0.555 ; 1.666        ; 1.111          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[5]    ;
; 0.555 ; 1.666        ; 1.111          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[6]    ;
; 0.555 ; 1.666        ; 1.111          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[7]    ;
; 0.555 ; 1.666        ; 1.111          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[8]    ;
; 0.555 ; 1.666        ; 1.111          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[9]    ;
; 0.555 ; 1.666        ; 1.111          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|div300by21[0] ;
; 0.555 ; 1.666        ; 1.111          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|div300by21[1] ;
; 0.555 ; 1.666        ; 1.111          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|div300by21[2] ;
; 0.555 ; 1.666        ; 1.111          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|div300by21[3] ;
; 0.555 ; 1.666        ; 1.111          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|div300by21[4] ;
; 0.555 ; 1.666        ; 1.111          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|div300by21[5] ;
; 0.555 ; 1.666        ; 1.111          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[10] ;
; 0.555 ; 1.666        ; 1.111          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[11] ;
; 0.555 ; 1.666        ; 1.111          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[12] ;
; 0.555 ; 1.666        ; 1.111          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[13] ;
; 0.555 ; 1.666        ; 1.111          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[14] ;
; 0.555 ; 1.666        ; 1.111          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[15] ;
; 0.555 ; 1.666        ; 1.111          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[16] ;
; 0.555 ; 1.666        ; 1.111          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[17] ;
; 0.555 ; 1.666        ; 1.111          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[18] ;
; 0.555 ; 1.666        ; 1.111          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[19] ;
; 0.555 ; 1.666        ; 1.111          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[20] ;
; 0.555 ; 1.666        ; 1.111          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[21] ;
; 0.555 ; 1.666        ; 1.111          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[22] ;
; 0.555 ; 1.666        ; 1.111          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[23] ;
; 0.555 ; 1.666        ; 1.111          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[24] ;
; 0.555 ; 1.666        ; 1.111          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[25] ;
; 0.555 ; 1.666        ; 1.111          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[26] ;
; 0.555 ; 1.666        ; 1.111          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[27] ;
; 0.555 ; 1.666        ; 1.111          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[28] ;
; 0.555 ; 1.666        ; 1.111          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[29] ;
; 0.555 ; 1.666        ; 1.111          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[2]  ;
; 0.555 ; 1.666        ; 1.111          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[30] ;
; 0.555 ; 1.666        ; 1.111          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[31] ;
; 0.555 ; 1.666        ; 1.111          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[4]  ;
; 0.555 ; 1.666        ; 1.111          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[5]  ;
; 0.555 ; 1.666        ; 1.111          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[6]  ;
; 0.555 ; 1.666        ; 1.111          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[7]  ;
; 0.555 ; 1.666        ; 1.111          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[8]  ;
; 0.555 ; 1.666        ; 1.111          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[9]  ;
; 0.556 ; 1.667        ; 1.111          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[10]   ;
; 0.556 ; 1.667        ; 1.111          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[11]   ;
; 0.556 ; 1.667        ; 1.111          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[12]   ;
; 0.556 ; 1.667        ; 1.111          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[13]   ;
; 0.556 ; 1.667        ; 1.111          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[14]   ;
; 0.556 ; 1.667        ; 1.111          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[15]   ;
; 0.556 ; 1.667        ; 1.111          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[1]    ;
; 0.556 ; 1.667        ; 1.111          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[2]    ;
; 0.556 ; 1.667        ; 1.111          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[3]    ;
; 0.556 ; 1.667        ; 1.111          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[4]    ;
; 0.556 ; 1.667        ; 1.111          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[5]    ;
; 0.556 ; 1.667        ; 1.111          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[6]    ;
; 0.556 ; 1.667        ; 1.111          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[7]    ;
; 0.556 ; 1.667        ; 1.111          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[8]    ;
; 0.556 ; 1.667        ; 1.111          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[9]    ;
; 0.556 ; 1.667        ; 1.111          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|div300by21[0] ;
; 0.556 ; 1.667        ; 1.111          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|div300by21[1] ;
; 0.556 ; 1.667        ; 1.111          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|div300by21[2] ;
; 0.556 ; 1.667        ; 1.111          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|div300by21[3] ;
; 0.556 ; 1.667        ; 1.111          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|div300by21[4] ;
; 0.556 ; 1.667        ; 1.111          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|div300by21[5] ;
; 0.556 ; 1.667        ; 1.111          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[10] ;
; 0.556 ; 1.667        ; 1.111          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[11] ;
; 0.556 ; 1.667        ; 1.111          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[12] ;
; 0.556 ; 1.667        ; 1.111          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[13] ;
; 0.556 ; 1.667        ; 1.111          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[14] ;
; 0.556 ; 1.667        ; 1.111          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[15] ;
; 0.556 ; 1.667        ; 1.111          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[16] ;
; 0.556 ; 1.667        ; 1.111          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[17] ;
; 0.556 ; 1.667        ; 1.111          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[18] ;
; 0.556 ; 1.667        ; 1.111          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[19] ;
; 0.556 ; 1.667        ; 1.111          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[20] ;
; 0.556 ; 1.667        ; 1.111          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[21] ;
; 0.556 ; 1.667        ; 1.111          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[22] ;
; 0.556 ; 1.667        ; 1.111          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[23] ;
; 0.556 ; 1.667        ; 1.111          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[24] ;
; 0.556 ; 1.667        ; 1.111          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[25] ;
; 0.556 ; 1.667        ; 1.111          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[26] ;
; 0.556 ; 1.667        ; 1.111          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[27] ;
; 0.556 ; 1.667        ; 1.111          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[28] ;
; 0.556 ; 1.667        ; 1.111          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[29] ;
; 0.556 ; 1.667        ; 1.111          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[2]  ;
; 0.556 ; 1.667        ; 1.111          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[30] ;
; 0.556 ; 1.667        ; 1.111          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[31] ;
; 0.556 ; 1.667        ; 1.111          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[4]  ;
; 0.556 ; 1.667        ; 1.111          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[5]  ;
; 0.556 ; 1.667        ; 1.111          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[6]  ;
; 0.556 ; 1.667        ; 1.111          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[7]  ;
; 0.556 ; 1.667        ; 1.111          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[8]  ;
; 0.556 ; 1.667        ; 1.111          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[9]  ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'pll_for_sdram_0|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+---------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+---------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[0]                          ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[0]                          ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[10]                         ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[10]                         ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[11]                         ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[11]                         ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[1]                          ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[1]                          ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[2]                          ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[2]                          ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[3]                          ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[3]                          ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[4]                          ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[4]                          ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[5]                          ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[5]                          ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[6]                          ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[6]                          ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[7]                          ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[7]                          ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[8]                          ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[8]                          ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[9]                          ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[9]                          ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg0 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg0 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg1 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg1 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg2 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg2 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg3 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg3 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg4 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg4 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg5 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg5 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg6 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg6 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg7 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg7 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg0 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg0 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg1 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg1 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg2 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg2 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg3 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg3 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg4 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg4 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg5 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg5 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg6 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg6 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg7 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg7 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg0  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg0  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg1  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg1  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg10 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg10 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg11 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg11 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg2  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg2  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg3  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg3  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg4  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg4  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg5  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg5  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg6  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg6  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg7  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg7  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg8  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg8  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg9  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg9  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_memory_reg0  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_memory_reg0  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_we_reg       ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_we_reg       ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a10~portb_memory_reg0 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a10~portb_memory_reg0 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a11~portb_memory_reg0 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a11~portb_memory_reg0 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a1~portb_memory_reg0  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a1~portb_memory_reg0  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_memory_reg0  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_memory_reg0  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a3~portb_memory_reg0  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a3~portb_memory_reg0  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a4~portb_memory_reg0  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a4~portb_memory_reg0  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a5~portb_memory_reg0  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a5~portb_memory_reg0  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a6~portb_memory_reg0  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a6~portb_memory_reg0  ;
+-------+--------------+----------------+------------------+---------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk50mhz'                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk50mhz ; Rise       ; clk50mhz|combout                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk50mhz ; Rise       ; clk50mhz|combout                              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk50mhz ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk50mhz ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk50mhz ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk50mhz ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk50mhz ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk50mhz ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk50mhz ; Rise       ; pll_for_sdram_0|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk50mhz ; Rise       ; pll_for_sdram_0|altpll_component|pll|inclk[0] ;
; 17.369 ; 20.000       ; 2.631          ; Port Rate        ; clk50mhz ; Rise       ; clk50mhz                                      ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'pll_for_sdram_0|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[0]                          ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[0]                          ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[10]                         ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[10]                         ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[11]                         ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[11]                         ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[1]                          ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[1]                          ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[2]                          ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[2]                          ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[3]                          ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[3]                          ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[4]                          ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[4]                          ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[5]                          ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[5]                          ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[6]                          ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[6]                          ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[7]                          ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[7]                          ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[8]                          ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[8]                          ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[9]                          ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[9]                          ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg0 ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg0 ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg1 ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg1 ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg2 ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg2 ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg3 ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg3 ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg4 ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg4 ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg5 ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg5 ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg6 ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg6 ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg7 ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg7 ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[0]                                             ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[0]                                             ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                                             ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                                             ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]                                             ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]                                             ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                                             ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                                             ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                                             ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                                             ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                                             ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                                             ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                                             ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                                             ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                                             ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                                             ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                                             ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                                             ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|parity5                                                  ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|parity5                                                  ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a0                                            ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a0                                            ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a1                                            ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a1                                            ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a2                                            ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a2                                            ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[0]                            ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[0]                            ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[1]                            ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[1]                            ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[2]                            ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[2]                            ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[3]                            ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[3]                            ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[4]                            ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[4]                            ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[5]                            ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[5]                            ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[6]                            ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[6]                            ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[7]                            ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[7]                            ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[8]                            ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[8]                            ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[0]                            ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[0]                            ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[1]                            ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[1]                            ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[2]                            ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[2]                            ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[3]                            ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[3]                            ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[4]                            ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[4]                            ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[5]                            ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[5]                            ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[6]                            ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[6]                            ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[7]                            ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[7]                            ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clockmaker|vector_xtal|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 18.269 ; 20.833       ; 2.564          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg0 ;
; 18.269 ; 20.833       ; 2.564          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg0 ;
; 18.269 ; 20.833       ; 2.564          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg1 ;
; 18.269 ; 20.833       ; 2.564          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg1 ;
; 18.269 ; 20.833       ; 2.564          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg2 ;
; 18.269 ; 20.833       ; 2.564          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg2 ;
; 18.269 ; 20.833       ; 2.564          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg3 ;
; 18.269 ; 20.833       ; 2.564          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg3 ;
; 18.269 ; 20.833       ; 2.564          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg4 ;
; 18.269 ; 20.833       ; 2.564          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg4 ;
; 18.269 ; 20.833       ; 2.564          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg5 ;
; 18.269 ; 20.833       ; 2.564          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg5 ;
; 18.269 ; 20.833       ; 2.564          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg6 ;
; 18.269 ; 20.833       ; 2.564          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg6 ;
; 18.269 ; 20.833       ; 2.564          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg7 ;
; 18.269 ; 20.833       ; 2.564          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg7 ;
; 18.269 ; 20.833       ; 2.564          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg0  ;
; 18.269 ; 20.833       ; 2.564          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg0  ;
; 18.269 ; 20.833       ; 2.564          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg1  ;
; 18.269 ; 20.833       ; 2.564          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg1  ;
; 18.269 ; 20.833       ; 2.564          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg10 ;
; 18.269 ; 20.833       ; 2.564          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg10 ;
; 18.269 ; 20.833       ; 2.564          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg11 ;
; 18.269 ; 20.833       ; 2.564          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg11 ;
; 18.269 ; 20.833       ; 2.564          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg2  ;
; 18.269 ; 20.833       ; 2.564          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg2  ;
; 18.269 ; 20.833       ; 2.564          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg3  ;
; 18.269 ; 20.833       ; 2.564          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg3  ;
; 18.269 ; 20.833       ; 2.564          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg4  ;
; 18.269 ; 20.833       ; 2.564          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg4  ;
; 18.269 ; 20.833       ; 2.564          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg5  ;
; 18.269 ; 20.833       ; 2.564          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg5  ;
; 18.269 ; 20.833       ; 2.564          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg6  ;
; 18.269 ; 20.833       ; 2.564          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg6  ;
; 18.269 ; 20.833       ; 2.564          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg7  ;
; 18.269 ; 20.833       ; 2.564          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg7  ;
; 18.269 ; 20.833       ; 2.564          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg8  ;
; 18.269 ; 20.833       ; 2.564          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg8  ;
; 18.269 ; 20.833       ; 2.564          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg9  ;
; 18.269 ; 20.833       ; 2.564          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg9  ;
; 18.269 ; 20.833       ; 2.564          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_memory_reg0  ;
; 18.269 ; 20.833       ; 2.564          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_memory_reg0  ;
; 18.269 ; 20.833       ; 2.564          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_we_reg       ;
; 18.269 ; 20.833       ; 2.564          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_we_reg       ;
; 18.269 ; 20.833       ; 2.564          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a10~portb_memory_reg0 ;
; 18.269 ; 20.833       ; 2.564          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a10~portb_memory_reg0 ;
; 18.269 ; 20.833       ; 2.564          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a11~portb_memory_reg0 ;
; 18.269 ; 20.833       ; 2.564          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a11~portb_memory_reg0 ;
; 18.269 ; 20.833       ; 2.564          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a1~portb_memory_reg0  ;
; 18.269 ; 20.833       ; 2.564          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a1~portb_memory_reg0  ;
; 18.269 ; 20.833       ; 2.564          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_memory_reg0  ;
; 18.269 ; 20.833       ; 2.564          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_memory_reg0  ;
; 18.269 ; 20.833       ; 2.564          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a3~portb_memory_reg0  ;
; 18.269 ; 20.833       ; 2.564          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a3~portb_memory_reg0  ;
; 18.269 ; 20.833       ; 2.564          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a4~portb_memory_reg0  ;
; 18.269 ; 20.833       ; 2.564          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a4~portb_memory_reg0  ;
; 18.269 ; 20.833       ; 2.564          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a5~portb_memory_reg0  ;
; 18.269 ; 20.833       ; 2.564          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a5~portb_memory_reg0  ;
; 18.269 ; 20.833       ; 2.564          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a6~portb_memory_reg0  ;
; 18.269 ; 20.833       ; 2.564          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a6~portb_memory_reg0  ;
; 18.269 ; 20.833       ; 2.564          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a7~portb_memory_reg0  ;
; 18.269 ; 20.833       ; 2.564          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a7~portb_memory_reg0  ;
; 18.269 ; 20.833       ; 2.564          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a8~portb_memory_reg0  ;
; 18.269 ; 20.833       ; 2.564          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a8~portb_memory_reg0  ;
; 18.269 ; 20.833       ; 2.564          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a9~portb_memory_reg0  ;
; 18.269 ; 20.833       ; 2.564          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a9~portb_memory_reg0  ;
; 18.269 ; 20.833       ; 2.564          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_address_reg0                                                                            ;
; 18.269 ; 20.833       ; 2.564          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_address_reg0                                                                            ;
; 18.269 ; 20.833       ; 2.564          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_address_reg1                                                                            ;
; 18.269 ; 20.833       ; 2.564          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_address_reg1                                                                            ;
; 18.269 ; 20.833       ; 2.564          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_address_reg10                                                                           ;
; 18.269 ; 20.833       ; 2.564          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_address_reg10                                                                           ;
; 18.269 ; 20.833       ; 2.564          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_address_reg11                                                                           ;
; 18.269 ; 20.833       ; 2.564          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_address_reg11                                                                           ;
; 18.269 ; 20.833       ; 2.564          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_address_reg2                                                                            ;
; 18.269 ; 20.833       ; 2.564          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_address_reg2                                                                            ;
; 18.269 ; 20.833       ; 2.564          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_address_reg3                                                                            ;
; 18.269 ; 20.833       ; 2.564          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_address_reg3                                                                            ;
; 18.269 ; 20.833       ; 2.564          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_address_reg4                                                                            ;
; 18.269 ; 20.833       ; 2.564          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_address_reg4                                                                            ;
; 18.269 ; 20.833       ; 2.564          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_address_reg5                                                                            ;
; 18.269 ; 20.833       ; 2.564          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_address_reg5                                                                            ;
; 18.269 ; 20.833       ; 2.564          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_address_reg6                                                                            ;
; 18.269 ; 20.833       ; 2.564          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_address_reg6                                                                            ;
; 18.269 ; 20.833       ; 2.564          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_address_reg7                                                                            ;
; 18.269 ; 20.833       ; 2.564          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_address_reg7                                                                            ;
; 18.269 ; 20.833       ; 2.564          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_address_reg8                                                                            ;
; 18.269 ; 20.833       ; 2.564          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_address_reg8                                                                            ;
; 18.269 ; 20.833       ; 2.564          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_address_reg9                                                                            ;
; 18.269 ; 20.833       ; 2.564          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_address_reg9                                                                            ;
; 18.269 ; 20.833       ; 2.564          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_datain_reg0                                                                             ;
; 18.269 ; 20.833       ; 2.564          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_datain_reg0                                                                             ;
; 18.269 ; 20.833       ; 2.564          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_memory_reg0                                                                             ;
; 18.269 ; 20.833       ; 2.564          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_memory_reg0                                                                             ;
; 18.269 ; 20.833       ; 2.564          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_we_reg                                                                                  ;
; 18.269 ; 20.833       ; 2.564          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_we_reg                                                                                  ;
; 18.269 ; 20.833       ; 2.564          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a10~porta_address_reg0                                                                           ;
; 18.269 ; 20.833       ; 2.564          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a10~porta_address_reg0                                                                           ;
; 18.269 ; 20.833       ; 2.564          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a10~porta_address_reg1                                                                           ;
; 18.269 ; 20.833       ; 2.564          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a10~porta_address_reg1                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk24mhz'                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------+
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; clk24mhz ; Rise       ; clk24mhz|combout                                     ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; clk24mhz ; Rise       ; clk24mhz|combout                                     ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; clk24mhz ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0]   ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; clk24mhz ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0]   ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; clk24mhz ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[1]   ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; clk24mhz ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[1]   ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; clk24mhz ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|inclk[0] ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; clk24mhz ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|inclk[0] ;
; 39.035 ; 41.666       ; 2.631          ; Port Rate        ; clk24mhz ; Rise       ; clk24mhz                                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                       ;
+---------------+-----------------------------------------------+--------+--------+------------+----------------------------------------------------+
; Data Port     ; Clock Port                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+---------------+-----------------------------------------------+--------+--------+------------+----------------------------------------------------+
; I2C_SDAT      ; I2C_AV_Config:u7|mI2C_CTRL_CLK                ; 5.732  ; 5.732  ; Rise       ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ;
; KEY[*]        ; I2C_AV_Config:u7|mI2C_CTRL_CLK                ; 7.528  ; 7.528  ; Rise       ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ;
;  KEY[0]       ; I2C_AV_Config:u7|mI2C_CTRL_CLK                ; 7.528  ; 7.528  ; Rise       ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ;
; KEY[*]        ; clk24mhz                                      ; 16.435 ; 16.435 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  KEY[0]       ; clk24mhz                                      ; 16.435 ; 16.435 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  KEY[1]       ; clk24mhz                                      ; 7.399  ; 7.399  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  KEY[3]       ; clk24mhz                                      ; 6.766  ; 6.766  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; PS2_CLK       ; clk24mhz                                      ; 6.704  ; 6.704  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; PS2_DAT       ; clk24mhz                                      ; 8.031  ; 8.031  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SD_DAT        ; clk24mhz                                      ; 7.320  ; 7.320  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]    ; clk24mhz                                      ; 12.843 ; 12.843 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]   ; clk24mhz                                      ; 11.856 ; 11.856 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]   ; clk24mhz                                      ; 11.896 ; 11.896 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]   ; clk24mhz                                      ; 11.843 ; 11.843 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]   ; clk24mhz                                      ; 11.893 ; 11.893 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]   ; clk24mhz                                      ; 12.241 ; 12.241 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]   ; clk24mhz                                      ; 12.436 ; 12.436 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]   ; clk24mhz                                      ; 11.673 ; 11.673 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]   ; clk24mhz                                      ; 11.323 ; 11.323 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]   ; clk24mhz                                      ; 12.514 ; 12.514 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]   ; clk24mhz                                      ; 11.930 ; 11.930 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]  ; clk24mhz                                      ; 11.129 ; 11.129 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]  ; clk24mhz                                      ; 11.081 ; 11.081 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]  ; clk24mhz                                      ; 12.220 ; 12.220 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]  ; clk24mhz                                      ; 12.843 ; 12.843 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]  ; clk24mhz                                      ; 12.782 ; 12.782 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15]  ; clk24mhz                                      ; 11.722 ; 11.722 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SW[*]         ; clk24mhz                                      ; 6.989  ; 6.989  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SW[5]        ; clk24mhz                                      ; 5.721  ; 5.721  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SW[6]        ; clk24mhz                                      ; 6.989  ; 6.989  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SW[7]        ; clk24mhz                                      ; 2.926  ; 2.926  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SW[8]        ; clk24mhz                                      ; 3.208  ; 3.208  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SW[9]        ; clk24mhz                                      ; 3.098  ; 3.098  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; TCK           ; clk24mhz                                      ; 4.482  ; 4.482  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; KEY[*]        ; clockster:clockmaker|div300by21[4]            ; 10.868 ; 10.868 ; Rise       ; clockster:clockmaker|div300by21[4]                 ;
;  KEY[0]       ; clockster:clockmaker|div300by21[4]            ; 10.868 ; 10.868 ; Rise       ; clockster:clockmaker|div300by21[4]                 ;
; TCS           ; jtag_top:tigertiger|USB_JTAG:u1|mTCK          ; 6.282  ; 6.282  ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|mTCK               ;
; TDI           ; jtag_top:tigertiger|USB_JTAG:u1|mTCK          ; 4.501  ; 4.501  ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|mTCK               ;
; KEY[*]        ; clk50mhz                                      ; 14.090 ; 14.090 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  KEY[0]       ; clk50mhz                                      ; 14.090 ; 14.090 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; sdr_data[*]   ; clk50mhz                                      ; 7.033  ; 7.033  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[0]  ; clk50mhz                                      ; 6.651  ; 6.651  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[1]  ; clk50mhz                                      ; 6.553  ; 6.553  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[2]  ; clk50mhz                                      ; 6.898  ; 6.898  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[3]  ; clk50mhz                                      ; 6.644  ; 6.644  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[4]  ; clk50mhz                                      ; 6.678  ; 6.678  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[5]  ; clk50mhz                                      ; 6.619  ; 6.619  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[6]  ; clk50mhz                                      ; 6.966  ; 6.966  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[7]  ; clk50mhz                                      ; 6.905  ; 6.905  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[8]  ; clk50mhz                                      ; 7.033  ; 7.033  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[9]  ; clk50mhz                                      ; 6.994  ; 6.994  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[10] ; clk50mhz                                      ; 6.925  ; 6.925  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[11] ; clk50mhz                                      ; 6.686  ; 6.686  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; AUD_ADCDAT    ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 5.874  ; 5.874  ; Fall       ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ;
+---------------+-----------------------------------------------+--------+--------+------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                          ;
+---------------+-----------------------------------------------+---------+---------+------------+----------------------------------------------------+
; Data Port     ; Clock Port                                    ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                    ;
+---------------+-----------------------------------------------+---------+---------+------------+----------------------------------------------------+
; I2C_SDAT      ; I2C_AV_Config:u7|mI2C_CTRL_CLK                ; -5.158  ; -5.158  ; Rise       ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ;
; KEY[*]        ; I2C_AV_Config:u7|mI2C_CTRL_CLK                ; -7.152  ; -7.152  ; Rise       ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ;
;  KEY[0]       ; I2C_AV_Config:u7|mI2C_CTRL_CLK                ; -7.152  ; -7.152  ; Rise       ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ;
; KEY[*]        ; clk24mhz                                      ; -6.514  ; -6.514  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  KEY[0]       ; clk24mhz                                      ; -6.527  ; -6.527  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  KEY[1]       ; clk24mhz                                      ; -7.003  ; -7.003  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  KEY[3]       ; clk24mhz                                      ; -6.514  ; -6.514  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; PS2_CLK       ; clk24mhz                                      ; -6.456  ; -6.456  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; PS2_DAT       ; clk24mhz                                      ; -6.463  ; -6.463  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SD_DAT        ; clk24mhz                                      ; -7.072  ; -7.072  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]    ; clk24mhz                                      ; -6.657  ; -6.657  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]   ; clk24mhz                                      ; -7.605  ; -7.605  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]   ; clk24mhz                                      ; -7.164  ; -7.164  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]   ; clk24mhz                                      ; -7.206  ; -7.206  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]   ; clk24mhz                                      ; -7.197  ; -7.197  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]   ; clk24mhz                                      ; -6.931  ; -6.931  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]   ; clk24mhz                                      ; -6.924  ; -6.924  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]   ; clk24mhz                                      ; -7.040  ; -7.040  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]   ; clk24mhz                                      ; -6.657  ; -6.657  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]   ; clk24mhz                                      ; -7.344  ; -7.344  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]   ; clk24mhz                                      ; -7.256  ; -7.256  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]  ; clk24mhz                                      ; -7.123  ; -7.123  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]  ; clk24mhz                                      ; -7.107  ; -7.107  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]  ; clk24mhz                                      ; -7.223  ; -7.223  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]  ; clk24mhz                                      ; -7.295  ; -7.295  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]  ; clk24mhz                                      ; -7.315  ; -7.315  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15]  ; clk24mhz                                      ; -7.349  ; -7.349  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SW[*]         ; clk24mhz                                      ; -2.678  ; -2.678  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SW[5]        ; clk24mhz                                      ; -2.924  ; -2.924  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SW[6]        ; clk24mhz                                      ; -5.256  ; -5.256  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SW[7]        ; clk24mhz                                      ; -2.678  ; -2.678  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SW[8]        ; clk24mhz                                      ; -2.956  ; -2.956  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SW[9]        ; clk24mhz                                      ; -2.848  ; -2.848  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; TCK           ; clk24mhz                                      ; -4.234  ; -4.234  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; KEY[*]        ; clockster:clockmaker|div300by21[4]            ; -4.690  ; -4.690  ; Rise       ; clockster:clockmaker|div300by21[4]                 ;
;  KEY[0]       ; clockster:clockmaker|div300by21[4]            ; -4.690  ; -4.690  ; Rise       ; clockster:clockmaker|div300by21[4]                 ;
; TCS           ; jtag_top:tigertiger|USB_JTAG:u1|mTCK          ; -5.017  ; -5.017  ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|mTCK               ;
; TDI           ; jtag_top:tigertiger|USB_JTAG:u1|mTCK          ; -4.180  ; -4.180  ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|mTCK               ;
; KEY[*]        ; clk50mhz                                      ; -10.591 ; -10.591 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  KEY[0]       ; clk50mhz                                      ; -10.591 ; -10.591 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; sdr_data[*]   ; clk50mhz                                      ; -6.263  ; -6.263  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[0]  ; clk50mhz                                      ; -6.361  ; -6.361  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[1]  ; clk50mhz                                      ; -6.263  ; -6.263  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[2]  ; clk50mhz                                      ; -6.608  ; -6.608  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[3]  ; clk50mhz                                      ; -6.354  ; -6.354  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[4]  ; clk50mhz                                      ; -6.388  ; -6.388  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[5]  ; clk50mhz                                      ; -6.329  ; -6.329  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[6]  ; clk50mhz                                      ; -6.676  ; -6.676  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[7]  ; clk50mhz                                      ; -6.615  ; -6.615  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[8]  ; clk50mhz                                      ; -6.743  ; -6.743  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[9]  ; clk50mhz                                      ; -6.704  ; -6.704  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[10] ; clk50mhz                                      ; -6.635  ; -6.635  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[11] ; clk50mhz                                      ; -6.396  ; -6.396  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; AUD_ADCDAT    ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; -5.383  ; -5.383  ; Fall       ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ;
+---------------+-----------------------------------------------+---------+---------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                 ;
+-------------------+-----------------------------------------------+--------+--------+------------+----------------------------------------------------+
; Data Port         ; Clock Port                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+-------------------+-----------------------------------------------+--------+--------+------------+----------------------------------------------------+
; I2C_SCLK          ; I2C_AV_Config:u7|mI2C_CTRL_CLK                ; 12.609 ; 12.609 ; Rise       ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ;
; I2C_SDAT          ; I2C_AV_Config:u7|mI2C_CTRL_CLK                ; 9.646  ; 9.646  ; Rise       ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ;
; I2C_SCLK          ; I2C_AV_Config:u7|mI2C_CTRL_CLK                ; 7.318  ;        ; Fall       ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ;
; LEDr[*]           ; T8080se:CPU|WR_n                              ; 15.569 ; 15.569 ; Rise       ; T8080se:CPU|WR_n                                   ;
;  LEDr[0]          ; T8080se:CPU|WR_n                              ; 13.508 ; 13.508 ; Rise       ; T8080se:CPU|WR_n                                   ;
;  LEDr[1]          ; T8080se:CPU|WR_n                              ; 13.816 ; 13.816 ; Rise       ; T8080se:CPU|WR_n                                   ;
;  LEDr[2]          ; T8080se:CPU|WR_n                              ; 13.233 ; 13.233 ; Rise       ; T8080se:CPU|WR_n                                   ;
;  LEDr[3]          ; T8080se:CPU|WR_n                              ; 14.291 ; 14.291 ; Rise       ; T8080se:CPU|WR_n                                   ;
;  LEDr[4]          ; T8080se:CPU|WR_n                              ; 14.512 ; 14.512 ; Rise       ; T8080se:CPU|WR_n                                   ;
;  LEDr[5]          ; T8080se:CPU|WR_n                              ; 14.134 ; 14.134 ; Rise       ; T8080se:CPU|WR_n                                   ;
;  LEDr[6]          ; T8080se:CPU|WR_n                              ; 14.660 ; 14.660 ; Rise       ; T8080se:CPU|WR_n                                   ;
;  LEDr[7]          ; T8080se:CPU|WR_n                              ; 15.569 ; 15.569 ; Rise       ; T8080se:CPU|WR_n                                   ;
; SRAM_WE_N         ; T8080se:CPU|WR_n                              ;        ; 8.311  ; Rise       ; T8080se:CPU|WR_n                                   ;
; SRAM_WE_N         ; T8080se:CPU|WR_n                              ; 8.311  ;        ; Fall       ; T8080se:CPU|WR_n                                   ;
; TDO               ; TCK                                           ; 9.479  ; 9.479  ; Rise       ; TCK                                                ;
; GPIO_0[*]         ; clk24mhz                                      ; 7.294  ; 7.294  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[0]        ; clk24mhz                                      ; 7.294  ; 7.294  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[3]        ; clk24mhz                                      ; 4.790  ; 4.790  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[4]        ; clk24mhz                                      ; 5.081  ; 5.081  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[5]        ; clk24mhz                                      ; 5.062  ; 5.062  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[6]        ; clk24mhz                                      ; 6.349  ; 6.349  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[7]        ; clk24mhz                                      ; 5.087  ; 5.087  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[8]        ; clk24mhz                                      ; 2.911  ;        ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[9]        ; clk24mhz                                      ; 5.912  ; 5.912  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[10]       ; clk24mhz                                      ; 7.180  ; 7.180  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[11]       ; clk24mhz                                      ; 6.451  ; 6.451  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[12]       ; clk24mhz                                      ; 7.180  ; 7.180  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; GPIO_1[*]         ; clk24mhz                                      ; 25.844 ; 25.844 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_1[26]       ; clk24mhz                                      ; 25.844 ; 25.844 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_1[27]       ; clk24mhz                                      ; 25.438 ; 25.438 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_1[28]       ; clk24mhz                                      ; 24.683 ; 24.683 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_1[29]       ; clk24mhz                                      ; 24.962 ; 24.962 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; HEX0[*]           ; clk24mhz                                      ; 7.317  ; 7.317  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX0[0]          ; clk24mhz                                      ; 7.317  ; 7.317  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX0[1]          ; clk24mhz                                      ; 7.000  ; 7.000  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX0[2]          ; clk24mhz                                      ; 6.842  ; 6.842  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX0[3]          ; clk24mhz                                      ; 7.268  ; 7.268  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX0[4]          ; clk24mhz                                      ; 7.294  ; 7.294  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX0[5]          ; clk24mhz                                      ; 7.018  ; 7.018  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX0[6]          ; clk24mhz                                      ; 7.302  ; 7.302  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; HEX1[*]           ; clk24mhz                                      ; 7.430  ; 7.430  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX1[0]          ; clk24mhz                                      ; 7.405  ; 7.405  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX1[1]          ; clk24mhz                                      ; 7.402  ; 7.402  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX1[2]          ; clk24mhz                                      ; 7.372  ; 7.372  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX1[3]          ; clk24mhz                                      ; 7.398  ; 7.398  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX1[4]          ; clk24mhz                                      ; 7.399  ; 7.399  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX1[5]          ; clk24mhz                                      ; 7.414  ; 7.414  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX1[6]          ; clk24mhz                                      ; 7.430  ; 7.430  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; HEX2[*]           ; clk24mhz                                      ; 7.842  ; 7.842  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX2[0]          ; clk24mhz                                      ; 7.645  ; 7.645  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX2[1]          ; clk24mhz                                      ; 7.455  ; 7.455  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX2[2]          ; clk24mhz                                      ; 7.100  ; 7.100  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX2[3]          ; clk24mhz                                      ; 7.284  ; 7.284  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX2[4]          ; clk24mhz                                      ; 7.457  ; 7.457  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX2[5]          ; clk24mhz                                      ; 7.842  ; 7.842  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX2[6]          ; clk24mhz                                      ; 7.819  ; 7.819  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; HEX3[*]           ; clk24mhz                                      ; 8.074  ; 8.074  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX3[0]          ; clk24mhz                                      ; 7.639  ; 7.639  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX3[1]          ; clk24mhz                                      ; 7.939  ; 7.939  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX3[2]          ; clk24mhz                                      ; 7.809  ; 7.809  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX3[3]          ; clk24mhz                                      ; 6.984  ; 6.984  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX3[4]          ; clk24mhz                                      ; 8.074  ; 8.074  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX3[5]          ; clk24mhz                                      ; 7.337  ; 7.337  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX3[6]          ; clk24mhz                                      ; 7.847  ; 7.847  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; LEDg[*]           ; clk24mhz                                      ; 15.360 ; 15.360 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDg[0]          ; clk24mhz                                      ; 14.612 ; 14.612 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDg[1]          ; clk24mhz                                      ; 15.360 ; 15.360 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDg[2]          ; clk24mhz                                      ; 14.796 ; 14.796 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDg[3]          ; clk24mhz                                      ; 9.690  ; 9.690  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDg[4]          ; clk24mhz                                      ; 9.956  ; 9.956  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDg[5]          ; clk24mhz                                      ; 8.380  ; 8.380  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDg[6]          ; clk24mhz                                      ; 10.124 ; 10.124 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDg[7]          ; clk24mhz                                      ; 8.102  ; 8.102  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; LEDr[*]           ; clk24mhz                                      ; 19.202 ; 19.202 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[0]          ; clk24mhz                                      ; 19.202 ; 19.202 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[1]          ; clk24mhz                                      ; 16.303 ; 16.303 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[2]          ; clk24mhz                                      ; 18.471 ; 18.471 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[3]          ; clk24mhz                                      ; 17.429 ; 17.429 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[4]          ; clk24mhz                                      ; 18.991 ; 18.991 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[5]          ; clk24mhz                                      ; 17.794 ; 17.794 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[6]          ; clk24mhz                                      ; 17.786 ; 17.786 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[7]          ; clk24mhz                                      ; 18.050 ; 18.050 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[8]          ; clk24mhz                                      ; 5.257  ; 5.257  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[9]          ; clk24mhz                                      ; 4.880  ; 4.880  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SD_CLK            ; clk24mhz                                      ; 5.477  ; 5.477  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SD_CMD            ; clk24mhz                                      ; 5.967  ; 5.967  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SD_DAT3           ; clk24mhz                                      ; 5.615  ; 5.615  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SRAM_ADDR[*]      ; clk24mhz                                      ; 13.829 ; 13.829 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[0]     ; clk24mhz                                      ; 10.550 ; 10.550 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[1]     ; clk24mhz                                      ; 11.833 ; 11.833 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[2]     ; clk24mhz                                      ; 11.350 ; 11.350 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[3]     ; clk24mhz                                      ; 11.318 ; 11.318 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[4]     ; clk24mhz                                      ; 11.816 ; 11.816 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[5]     ; clk24mhz                                      ; 10.325 ; 10.325 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[6]     ; clk24mhz                                      ; 10.063 ; 10.063 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[7]     ; clk24mhz                                      ; 10.697 ; 10.697 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[8]     ; clk24mhz                                      ; 10.973 ; 10.973 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[9]     ; clk24mhz                                      ; 10.041 ; 10.041 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[10]    ; clk24mhz                                      ; 10.666 ; 10.666 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[11]    ; clk24mhz                                      ; 10.172 ; 10.172 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[12]    ; clk24mhz                                      ; 10.537 ; 10.537 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[13]    ; clk24mhz                                      ; 10.557 ; 10.557 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[14]    ; clk24mhz                                      ; 9.861  ; 9.861  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[15]    ; clk24mhz                                      ; 13.484 ; 13.484 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[16]    ; clk24mhz                                      ; 13.829 ; 13.829 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[17]    ; clk24mhz                                      ; 13.747 ; 13.747 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]        ; clk24mhz                                      ; 15.449 ; 15.449 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]       ; clk24mhz                                      ; 10.197 ; 10.197 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]       ; clk24mhz                                      ; 13.026 ; 13.026 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]       ; clk24mhz                                      ; 13.191 ; 13.191 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]       ; clk24mhz                                      ; 10.201 ; 10.201 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]       ; clk24mhz                                      ; 12.899 ; 12.899 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]       ; clk24mhz                                      ; 11.008 ; 11.008 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]       ; clk24mhz                                      ; 12.741 ; 12.741 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]       ; clk24mhz                                      ; 14.949 ; 14.949 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]       ; clk24mhz                                      ; 10.072 ; 10.072 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]       ; clk24mhz                                      ; 13.101 ; 13.101 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]      ; clk24mhz                                      ; 12.800 ; 12.800 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]      ; clk24mhz                                      ; 10.068 ; 10.068 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]      ; clk24mhz                                      ; 12.928 ; 12.928 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]      ; clk24mhz                                      ; 11.230 ; 11.230 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]      ; clk24mhz                                      ; 13.338 ; 13.338 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15]      ; clk24mhz                                      ; 15.449 ; 15.449 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SRAM_LB_N         ; clk24mhz                                      ; 9.071  ; 9.071  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SRAM_OE_N         ; clk24mhz                                      ; 8.597  ; 8.597  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SRAM_UB_N         ; clk24mhz                                      ; 9.321  ; 9.321  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SRAM_WE_N         ; clk24mhz                                      ; 12.485 ; 12.485 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; UART_TXD          ; clk24mhz                                      ; 4.789  ; 4.789  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; VGA_B[*]          ; clk24mhz                                      ; 7.959  ; 7.959  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_B[1]         ; clk24mhz                                      ; 7.959  ; 7.959  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_B[2]         ; clk24mhz                                      ; 7.948  ; 7.948  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_B[3]         ; clk24mhz                                      ; 7.743  ; 7.743  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; VGA_G[*]          ; clk24mhz                                      ; 8.167  ; 8.167  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_G[0]         ; clk24mhz                                      ; 7.729  ; 7.729  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_G[1]         ; clk24mhz                                      ; 7.487  ; 7.487  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_G[2]         ; clk24mhz                                      ; 8.167  ; 8.167  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_G[3]         ; clk24mhz                                      ; 7.951  ; 7.951  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; VGA_HS            ; clk24mhz                                      ; 8.503  ; 8.503  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; VGA_R[*]          ; clk24mhz                                      ; 8.259  ; 8.259  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_R[0]         ; clk24mhz                                      ; 8.259  ; 8.259  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_R[1]         ; clk24mhz                                      ; 7.968  ; 7.968  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_R[2]         ; clk24mhz                                      ; 8.214  ; 8.214  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_R[3]         ; clk24mhz                                      ; 7.830  ; 7.830  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; VGA_VS            ; clk24mhz                                      ; 7.903  ; 7.903  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; GPIO_0[*]         ; clk24mhz                                      ;        ; 2.911  ; Fall       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[8]        ; clk24mhz                                      ;        ; 2.911  ; Fall       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SD_CLK            ; clk24mhz                                      ; 4.779  ;        ; Fall       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SRAM_WE_N         ; clk24mhz                                      ; 5.535  ;        ; Fall       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; AUD_XCK           ; clockster:clockmaker|cophacc[15]              ; 5.756  ;        ; Rise       ; clockster:clockmaker|cophacc[15]                   ;
; LEDr[*]           ; clockster:clockmaker|cophacc[15]              ; 14.048 ; 14.048 ; Rise       ; clockster:clockmaker|cophacc[15]                   ;
;  LEDr[4]          ; clockster:clockmaker|cophacc[15]              ; 14.048 ; 14.048 ; Rise       ; clockster:clockmaker|cophacc[15]                   ;
; AUD_XCK           ; clockster:clockmaker|cophacc[15]              ;        ; 5.756  ; Fall       ; clockster:clockmaker|cophacc[15]                   ;
; GPIO_0[*]         ; clockster:clockmaker|pal_phase[31]            ; 9.708  ; 9.708  ; Rise       ; clockster:clockmaker|pal_phase[31]                 ;
;  GPIO_0[0]        ; clockster:clockmaker|pal_phase[31]            ; 9.708  ; 9.708  ; Rise       ; clockster:clockmaker|pal_phase[31]                 ;
;  GPIO_0[2]        ; clockster:clockmaker|pal_phase[31]            ; 6.764  ;        ; Rise       ; clockster:clockmaker|pal_phase[31]                 ;
; GPIO_1[*]         ; clockster:clockmaker|pal_phase[31]            ; 17.380 ; 17.380 ; Rise       ; clockster:clockmaker|pal_phase[31]                 ;
;  GPIO_1[26]       ; clockster:clockmaker|pal_phase[31]            ; 17.380 ; 17.380 ; Rise       ; clockster:clockmaker|pal_phase[31]                 ;
;  GPIO_1[27]       ; clockster:clockmaker|pal_phase[31]            ; 16.974 ; 16.974 ; Rise       ; clockster:clockmaker|pal_phase[31]                 ;
;  GPIO_1[28]       ; clockster:clockmaker|pal_phase[31]            ; 16.219 ; 16.219 ; Rise       ; clockster:clockmaker|pal_phase[31]                 ;
;  GPIO_1[29]       ; clockster:clockmaker|pal_phase[31]            ; 16.279 ; 16.279 ; Rise       ; clockster:clockmaker|pal_phase[31]                 ;
; GPIO_0[*]         ; clockster:clockmaker|pal_phase[31]            ;        ; 6.764  ; Fall       ; clockster:clockmaker|pal_phase[31]                 ;
;  GPIO_0[2]        ; clockster:clockmaker|pal_phase[31]            ;        ; 6.764  ; Fall       ; clockster:clockmaker|pal_phase[31]                 ;
; sdr_clk           ; clk50mhz                                      ; 1.072  ;        ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[0]        ;
; sdr_clk           ; clk50mhz                                      ;        ; 1.072  ; Fall       ; pll_for_sdram_0|altpll_component|pll|clk[0]        ;
; sdr_addr[*]       ; clk50mhz                                      ; 4.482  ; 4.482  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[0]      ; clk50mhz                                      ; 4.394  ; 4.394  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[1]      ; clk50mhz                                      ; 4.428  ; 4.428  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[2]      ; clk50mhz                                      ; 4.404  ; 4.404  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[3]      ; clk50mhz                                      ; 4.162  ; 4.162  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[4]      ; clk50mhz                                      ; 4.141  ; 4.141  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[5]      ; clk50mhz                                      ; 4.374  ; 4.374  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[6]      ; clk50mhz                                      ; 4.142  ; 4.142  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[7]      ; clk50mhz                                      ; 4.374  ; 4.374  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[8]      ; clk50mhz                                      ; 4.482  ; 4.482  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[9]      ; clk50mhz                                      ; 4.472  ; 4.472  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[10]     ; clk50mhz                                      ; 4.409  ; 4.409  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[11]     ; clk50mhz                                      ; 4.479  ; 4.479  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; sdr_bank_addr[*]  ; clk50mhz                                      ; 4.564  ; 4.564  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_bank_addr[0] ; clk50mhz                                      ; 4.039  ; 4.039  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_bank_addr[1] ; clk50mhz                                      ; 4.564  ; 4.564  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; sdr_cas_n         ; clk50mhz                                      ; 4.051  ; 4.051  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; sdr_cs_n          ; clk50mhz                                      ; 4.003  ; 4.003  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; sdr_data[*]       ; clk50mhz                                      ; 6.488  ; 6.488  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[0]      ; clk50mhz                                      ; 5.152  ; 5.152  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[1]      ; clk50mhz                                      ; 4.930  ; 4.930  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[2]      ; clk50mhz                                      ; 5.148  ; 5.148  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[3]      ; clk50mhz                                      ; 4.911  ; 4.911  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[4]      ; clk50mhz                                      ; 5.381  ; 5.381  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[5]      ; clk50mhz                                      ; 5.334  ; 5.334  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[6]      ; clk50mhz                                      ; 5.629  ; 5.629  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[7]      ; clk50mhz                                      ; 5.155  ; 5.155  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[8]      ; clk50mhz                                      ; 5.553  ; 5.553  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[9]      ; clk50mhz                                      ; 5.912  ; 5.912  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[10]     ; clk50mhz                                      ; 5.918  ; 5.918  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[11]     ; clk50mhz                                      ; 5.938  ; 5.938  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[12]     ; clk50mhz                                      ; 6.488  ; 6.488  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[13]     ; clk50mhz                                      ; 6.488  ; 6.488  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[14]     ; clk50mhz                                      ; 6.488  ; 6.488  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[15]     ; clk50mhz                                      ; 6.488  ; 6.488  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; sdr_data_mask[*]  ; clk50mhz                                      ; 4.741  ; 4.741  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data_mask[0] ; clk50mhz                                      ; 4.428  ; 4.428  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data_mask[1] ; clk50mhz                                      ; 4.741  ; 4.741  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; sdr_ras_n         ; clk50mhz                                      ; 4.397  ; 4.397  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; sdr_we_n          ; clk50mhz                                      ; 4.429  ; 4.429  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; VGA_B[*]          ; clk50mhz                                      ; 9.215  ; 9.215  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_B[0]         ; clk50mhz                                      ; 7.729  ; 7.729  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_B[1]         ; clk50mhz                                      ; 8.404  ; 8.404  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_B[2]         ; clk50mhz                                      ; 8.643  ; 8.643  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_B[3]         ; clk50mhz                                      ; 9.215  ; 9.215  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
; VGA_G[*]          ; clk50mhz                                      ; 8.919  ; 8.919  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_G[0]         ; clk50mhz                                      ; 8.695  ; 8.695  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_G[1]         ; clk50mhz                                      ; 8.405  ; 8.405  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_G[2]         ; clk50mhz                                      ; 8.919  ; 8.919  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_G[3]         ; clk50mhz                                      ; 8.846  ; 8.846  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
; VGA_HS            ; clk50mhz                                      ; 6.471  ; 6.471  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
; VGA_R[*]          ; clk50mhz                                      ; 9.168  ; 9.168  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_R[0]         ; clk50mhz                                      ; 8.535  ; 8.535  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_R[1]         ; clk50mhz                                      ; 8.937  ; 8.937  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_R[2]         ; clk50mhz                                      ; 8.949  ; 8.949  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_R[3]         ; clk50mhz                                      ; 9.168  ; 9.168  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
; VGA_VS            ; clk50mhz                                      ; 7.878  ; 7.878  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
; AUD_ADCLRCK       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X  ; 7.910  ;        ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ;
; AUD_DACLRCK       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X  ; 7.920  ;        ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ;
; AUD_ADCLRCK       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X  ;        ; 7.910  ; Fall       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ;
; AUD_DACDAT        ; soundcodec:soundnik|audio_io:audioio|LRCK_1X  ; 13.212 ; 13.212 ; Fall       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ;
; AUD_DACLRCK       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X  ;        ; 7.920  ; Fall       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ;
; AUD_BCLK          ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 6.187  ;        ; Rise       ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ;
; AUD_BCLK          ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ;        ; 6.187  ; Fall       ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ;
; AUD_DACDAT        ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 13.193 ; 13.193 ; Fall       ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ;
+-------------------+-----------------------------------------------+--------+--------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                         ;
+-------------------+-----------------------------------------------+--------+--------+------------+----------------------------------------------------+
; Data Port         ; Clock Port                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+-------------------+-----------------------------------------------+--------+--------+------------+----------------------------------------------------+
; I2C_SCLK          ; I2C_AV_Config:u7|mI2C_CTRL_CLK                ; 9.797  ; 7.318  ; Rise       ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ;
; I2C_SDAT          ; I2C_AV_Config:u7|mI2C_CTRL_CLK                ; 9.646  ; 9.646  ; Rise       ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ;
; I2C_SCLK          ; I2C_AV_Config:u7|mI2C_CTRL_CLK                ; 7.318  ;        ; Fall       ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ;
; LEDr[*]           ; T8080se:CPU|WR_n                              ; 13.233 ; 13.233 ; Rise       ; T8080se:CPU|WR_n                                   ;
;  LEDr[0]          ; T8080se:CPU|WR_n                              ; 13.508 ; 13.508 ; Rise       ; T8080se:CPU|WR_n                                   ;
;  LEDr[1]          ; T8080se:CPU|WR_n                              ; 13.816 ; 13.816 ; Rise       ; T8080se:CPU|WR_n                                   ;
;  LEDr[2]          ; T8080se:CPU|WR_n                              ; 13.233 ; 13.233 ; Rise       ; T8080se:CPU|WR_n                                   ;
;  LEDr[3]          ; T8080se:CPU|WR_n                              ; 14.291 ; 14.291 ; Rise       ; T8080se:CPU|WR_n                                   ;
;  LEDr[4]          ; T8080se:CPU|WR_n                              ; 14.512 ; 14.512 ; Rise       ; T8080se:CPU|WR_n                                   ;
;  LEDr[5]          ; T8080se:CPU|WR_n                              ; 14.134 ; 14.134 ; Rise       ; T8080se:CPU|WR_n                                   ;
;  LEDr[6]          ; T8080se:CPU|WR_n                              ; 14.660 ; 14.660 ; Rise       ; T8080se:CPU|WR_n                                   ;
;  LEDr[7]          ; T8080se:CPU|WR_n                              ; 15.569 ; 15.569 ; Rise       ; T8080se:CPU|WR_n                                   ;
; SRAM_WE_N         ; T8080se:CPU|WR_n                              ;        ; 8.311  ; Rise       ; T8080se:CPU|WR_n                                   ;
; SRAM_WE_N         ; T8080se:CPU|WR_n                              ; 8.311  ;        ; Fall       ; T8080se:CPU|WR_n                                   ;
; TDO               ; TCK                                           ; 9.479  ; 9.479  ; Rise       ; TCK                                                ;
; GPIO_0[*]         ; clk24mhz                                      ; 2.911  ; 4.790  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[0]        ; clk24mhz                                      ; 7.087  ; 7.087  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[3]        ; clk24mhz                                      ; 4.790  ; 4.790  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[4]        ; clk24mhz                                      ; 5.081  ; 5.081  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[5]        ; clk24mhz                                      ; 5.062  ; 5.062  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[6]        ; clk24mhz                                      ; 6.349  ; 6.349  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[7]        ; clk24mhz                                      ; 5.087  ; 5.087  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[8]        ; clk24mhz                                      ; 2.911  ;        ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[9]        ; clk24mhz                                      ; 5.912  ; 5.912  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[10]       ; clk24mhz                                      ; 7.180  ; 7.180  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[11]       ; clk24mhz                                      ; 6.451  ; 6.451  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[12]       ; clk24mhz                                      ; 7.180  ; 7.180  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; GPIO_1[*]         ; clk24mhz                                      ; 7.449  ; 7.449  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_1[26]       ; clk24mhz                                      ; 7.941  ; 7.941  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_1[27]       ; clk24mhz                                      ; 8.203  ; 8.203  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_1[28]       ; clk24mhz                                      ; 7.449  ; 7.449  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_1[29]       ; clk24mhz                                      ; 7.649  ; 7.649  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; HEX0[*]           ; clk24mhz                                      ; 5.881  ; 5.881  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX0[0]          ; clk24mhz                                      ; 6.392  ; 6.392  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX0[1]          ; clk24mhz                                      ; 6.033  ; 6.033  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX0[2]          ; clk24mhz                                      ; 5.881  ; 5.881  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX0[3]          ; clk24mhz                                      ; 6.304  ; 6.304  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX0[4]          ; clk24mhz                                      ; 6.330  ; 6.330  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX0[5]          ; clk24mhz                                      ; 6.054  ; 6.054  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX0[6]          ; clk24mhz                                      ; 6.337  ; 6.337  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; HEX1[*]           ; clk24mhz                                      ; 7.015  ; 7.015  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX1[0]          ; clk24mhz                                      ; 7.047  ; 7.047  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX1[1]          ; clk24mhz                                      ; 7.036  ; 7.036  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX1[2]          ; clk24mhz                                      ; 7.015  ; 7.015  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX1[3]          ; clk24mhz                                      ; 7.044  ; 7.044  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX1[4]          ; clk24mhz                                      ; 7.038  ; 7.038  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX1[5]          ; clk24mhz                                      ; 7.056  ; 7.056  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX1[6]          ; clk24mhz                                      ; 7.072  ; 7.072  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; HEX2[*]           ; clk24mhz                                      ; 6.664  ; 6.664  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX2[0]          ; clk24mhz                                      ; 7.201  ; 7.201  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX2[1]          ; clk24mhz                                      ; 7.007  ; 7.007  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX2[2]          ; clk24mhz                                      ; 6.664  ; 6.664  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX2[3]          ; clk24mhz                                      ; 6.833  ; 6.833  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX2[4]          ; clk24mhz                                      ; 7.025  ; 7.025  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX2[5]          ; clk24mhz                                      ; 7.401  ; 7.401  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX2[6]          ; clk24mhz                                      ; 7.369  ; 7.369  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; HEX3[*]           ; clk24mhz                                      ; 6.066  ; 6.066  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX3[0]          ; clk24mhz                                      ; 6.713  ; 6.713  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX3[1]          ; clk24mhz                                      ; 7.017  ; 7.017  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX3[2]          ; clk24mhz                                      ; 6.921  ; 6.921  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX3[3]          ; clk24mhz                                      ; 6.066  ; 6.066  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX3[4]          ; clk24mhz                                      ; 6.759  ; 6.759  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX3[5]          ; clk24mhz                                      ; 6.427  ; 6.427  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX3[6]          ; clk24mhz                                      ; 6.924  ; 6.924  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; LEDg[*]           ; clk24mhz                                      ; 5.414  ; 5.414  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDg[0]          ; clk24mhz                                      ; 6.138  ; 6.138  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDg[1]          ; clk24mhz                                      ; 5.414  ; 5.414  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDg[2]          ; clk24mhz                                      ; 6.362  ; 6.362  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDg[3]          ; clk24mhz                                      ; 5.918  ; 5.918  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDg[4]          ; clk24mhz                                      ; 6.944  ; 6.944  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDg[5]          ; clk24mhz                                      ; 5.571  ; 5.571  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDg[6]          ; clk24mhz                                      ; 6.995  ; 6.995  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDg[7]          ; clk24mhz                                      ; 6.011  ; 6.011  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; LEDr[*]           ; clk24mhz                                      ; 4.880  ; 4.880  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[0]          ; clk24mhz                                      ; 6.095  ; 6.095  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[1]          ; clk24mhz                                      ; 6.077  ; 6.077  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[2]          ; clk24mhz                                      ; 6.332  ; 6.332  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[3]          ; clk24mhz                                      ; 6.510  ; 6.510  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[4]          ; clk24mhz                                      ; 6.444  ; 6.444  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[5]          ; clk24mhz                                      ; 6.587  ; 6.587  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[6]          ; clk24mhz                                      ; 6.455  ; 6.455  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[7]          ; clk24mhz                                      ; 6.470  ; 6.470  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[8]          ; clk24mhz                                      ; 5.257  ; 5.257  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[9]          ; clk24mhz                                      ; 4.880  ; 4.880  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SD_CLK            ; clk24mhz                                      ; 5.477  ; 4.779  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SD_CMD            ; clk24mhz                                      ; 5.967  ; 5.967  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SD_DAT3           ; clk24mhz                                      ; 5.615  ; 5.615  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SRAM_ADDR[*]      ; clk24mhz                                      ; 5.483  ; 5.483  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[0]     ; clk24mhz                                      ; 6.146  ; 6.146  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[1]     ; clk24mhz                                      ; 7.285  ; 7.285  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[2]     ; clk24mhz                                      ; 6.992  ; 6.992  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[3]     ; clk24mhz                                      ; 6.965  ; 6.965  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[4]     ; clk24mhz                                      ; 6.951  ; 6.951  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[5]     ; clk24mhz                                      ; 5.513  ; 5.513  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[6]     ; clk24mhz                                      ; 5.622  ; 5.622  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[7]     ; clk24mhz                                      ; 5.483  ; 5.483  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[8]     ; clk24mhz                                      ; 5.751  ; 5.751  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[9]     ; clk24mhz                                      ; 5.521  ; 5.521  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[10]    ; clk24mhz                                      ; 5.808  ; 5.808  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[11]    ; clk24mhz                                      ; 5.819  ; 5.819  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[12]    ; clk24mhz                                      ; 6.139  ; 6.139  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[13]    ; clk24mhz                                      ; 6.154  ; 6.154  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[14]    ; clk24mhz                                      ; 6.333  ; 6.333  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[15]    ; clk24mhz                                      ; 6.984  ; 6.984  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[16]    ; clk24mhz                                      ; 7.327  ; 7.327  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[17]    ; clk24mhz                                      ; 7.246  ; 7.246  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]        ; clk24mhz                                      ; 5.941  ; 5.941  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]       ; clk24mhz                                      ; 6.414  ; 6.414  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]       ; clk24mhz                                      ; 6.060  ; 6.060  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]       ; clk24mhz                                      ; 6.454  ; 6.454  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]       ; clk24mhz                                      ; 6.528  ; 6.528  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]       ; clk24mhz                                      ; 6.160  ; 6.160  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]       ; clk24mhz                                      ; 6.490  ; 6.490  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]       ; clk24mhz                                      ; 5.941  ; 5.941  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]       ; clk24mhz                                      ; 6.183  ; 6.183  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]       ; clk24mhz                                      ; 6.293  ; 6.293  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]       ; clk24mhz                                      ; 6.135  ; 6.135  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]      ; clk24mhz                                      ; 6.065  ; 6.065  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]      ; clk24mhz                                      ; 6.392  ; 6.392  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]      ; clk24mhz                                      ; 6.189  ; 6.189  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]      ; clk24mhz                                      ; 6.710  ; 6.710  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]      ; clk24mhz                                      ; 6.537  ; 6.537  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15]      ; clk24mhz                                      ; 6.682  ; 6.682  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SRAM_LB_N         ; clk24mhz                                      ; 6.160  ; 6.160  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SRAM_OE_N         ; clk24mhz                                      ; 7.426  ; 7.426  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SRAM_UB_N         ; clk24mhz                                      ; 6.406  ; 6.406  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SRAM_WE_N         ; clk24mhz                                      ; 7.070  ; 5.535  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; UART_TXD          ; clk24mhz                                      ; 4.789  ; 4.789  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; VGA_B[*]          ; clk24mhz                                      ; 7.743  ; 7.743  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_B[1]         ; clk24mhz                                      ; 7.959  ; 7.959  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_B[2]         ; clk24mhz                                      ; 7.948  ; 7.948  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_B[3]         ; clk24mhz                                      ; 7.743  ; 7.743  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; VGA_G[*]          ; clk24mhz                                      ; 7.487  ; 7.487  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_G[0]         ; clk24mhz                                      ; 7.729  ; 7.729  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_G[1]         ; clk24mhz                                      ; 7.487  ; 7.487  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_G[2]         ; clk24mhz                                      ; 8.167  ; 8.167  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_G[3]         ; clk24mhz                                      ; 7.951  ; 7.951  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; VGA_HS            ; clk24mhz                                      ; 8.503  ; 8.503  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; VGA_R[*]          ; clk24mhz                                      ; 7.830  ; 7.830  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_R[0]         ; clk24mhz                                      ; 8.259  ; 8.259  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_R[1]         ; clk24mhz                                      ; 7.968  ; 7.968  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_R[2]         ; clk24mhz                                      ; 8.214  ; 8.214  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_R[3]         ; clk24mhz                                      ; 7.830  ; 7.830  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; VGA_VS            ; clk24mhz                                      ; 7.903  ; 7.903  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; GPIO_0[*]         ; clk24mhz                                      ;        ; 2.911  ; Fall       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[8]        ; clk24mhz                                      ;        ; 2.911  ; Fall       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SD_CLK            ; clk24mhz                                      ; 4.779  ;        ; Fall       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SRAM_WE_N         ; clk24mhz                                      ; 5.535  ;        ; Fall       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; AUD_XCK           ; clockster:clockmaker|cophacc[15]              ; 5.756  ;        ; Rise       ; clockster:clockmaker|cophacc[15]                   ;
; LEDr[*]           ; clockster:clockmaker|cophacc[15]              ; 14.048 ; 14.048 ; Rise       ; clockster:clockmaker|cophacc[15]                   ;
;  LEDr[4]          ; clockster:clockmaker|cophacc[15]              ; 14.048 ; 14.048 ; Rise       ; clockster:clockmaker|cophacc[15]                   ;
; AUD_XCK           ; clockster:clockmaker|cophacc[15]              ;        ; 5.756  ; Fall       ; clockster:clockmaker|cophacc[15]                   ;
; GPIO_0[*]         ; clockster:clockmaker|pal_phase[31]            ; 6.764  ; 9.679  ; Rise       ; clockster:clockmaker|pal_phase[31]                 ;
;  GPIO_0[0]        ; clockster:clockmaker|pal_phase[31]            ; 9.679  ; 9.679  ; Rise       ; clockster:clockmaker|pal_phase[31]                 ;
;  GPIO_0[2]        ; clockster:clockmaker|pal_phase[31]            ; 6.764  ;        ; Rise       ; clockster:clockmaker|pal_phase[31]                 ;
; GPIO_1[*]         ; clockster:clockmaker|pal_phase[31]            ; 11.236 ; 11.236 ; Rise       ; clockster:clockmaker|pal_phase[31]                 ;
;  GPIO_1[26]       ; clockster:clockmaker|pal_phase[31]            ; 12.397 ; 12.397 ; Rise       ; clockster:clockmaker|pal_phase[31]                 ;
;  GPIO_1[27]       ; clockster:clockmaker|pal_phase[31]            ; 11.991 ; 11.991 ; Rise       ; clockster:clockmaker|pal_phase[31]                 ;
;  GPIO_1[28]       ; clockster:clockmaker|pal_phase[31]            ; 11.236 ; 11.236 ; Rise       ; clockster:clockmaker|pal_phase[31]                 ;
;  GPIO_1[29]       ; clockster:clockmaker|pal_phase[31]            ; 11.296 ; 11.296 ; Rise       ; clockster:clockmaker|pal_phase[31]                 ;
; GPIO_0[*]         ; clockster:clockmaker|pal_phase[31]            ;        ; 6.764  ; Fall       ; clockster:clockmaker|pal_phase[31]                 ;
;  GPIO_0[2]        ; clockster:clockmaker|pal_phase[31]            ;        ; 6.764  ; Fall       ; clockster:clockmaker|pal_phase[31]                 ;
; sdr_clk           ; clk50mhz                                      ; 1.072  ;        ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[0]        ;
; sdr_clk           ; clk50mhz                                      ;        ; 1.072  ; Fall       ; pll_for_sdram_0|altpll_component|pll|clk[0]        ;
; sdr_addr[*]       ; clk50mhz                                      ; 4.141  ; 4.141  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[0]      ; clk50mhz                                      ; 4.394  ; 4.394  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[1]      ; clk50mhz                                      ; 4.428  ; 4.428  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[2]      ; clk50mhz                                      ; 4.404  ; 4.404  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[3]      ; clk50mhz                                      ; 4.162  ; 4.162  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[4]      ; clk50mhz                                      ; 4.141  ; 4.141  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[5]      ; clk50mhz                                      ; 4.374  ; 4.374  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[6]      ; clk50mhz                                      ; 4.142  ; 4.142  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[7]      ; clk50mhz                                      ; 4.374  ; 4.374  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[8]      ; clk50mhz                                      ; 4.482  ; 4.482  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[9]      ; clk50mhz                                      ; 4.472  ; 4.472  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[10]     ; clk50mhz                                      ; 4.409  ; 4.409  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[11]     ; clk50mhz                                      ; 4.479  ; 4.479  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; sdr_bank_addr[*]  ; clk50mhz                                      ; 4.039  ; 4.039  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_bank_addr[0] ; clk50mhz                                      ; 4.039  ; 4.039  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_bank_addr[1] ; clk50mhz                                      ; 4.564  ; 4.564  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; sdr_cas_n         ; clk50mhz                                      ; 4.051  ; 4.051  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; sdr_cs_n          ; clk50mhz                                      ; 4.003  ; 4.003  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; sdr_data[*]       ; clk50mhz                                      ; 4.911  ; 4.911  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[0]      ; clk50mhz                                      ; 5.152  ; 5.152  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[1]      ; clk50mhz                                      ; 4.930  ; 4.930  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[2]      ; clk50mhz                                      ; 5.148  ; 5.148  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[3]      ; clk50mhz                                      ; 4.911  ; 4.911  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[4]      ; clk50mhz                                      ; 5.381  ; 5.381  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[5]      ; clk50mhz                                      ; 5.334  ; 5.334  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[6]      ; clk50mhz                                      ; 5.629  ; 5.629  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[7]      ; clk50mhz                                      ; 5.155  ; 5.155  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[8]      ; clk50mhz                                      ; 5.553  ; 5.553  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[9]      ; clk50mhz                                      ; 5.912  ; 5.912  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[10]     ; clk50mhz                                      ; 5.918  ; 5.918  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[11]     ; clk50mhz                                      ; 5.938  ; 5.938  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[12]     ; clk50mhz                                      ; 5.715  ; 5.715  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[13]     ; clk50mhz                                      ; 5.715  ; 5.715  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[14]     ; clk50mhz                                      ; 5.715  ; 5.715  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[15]     ; clk50mhz                                      ; 5.715  ; 5.715  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; sdr_data_mask[*]  ; clk50mhz                                      ; 4.428  ; 4.428  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data_mask[0] ; clk50mhz                                      ; 4.428  ; 4.428  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data_mask[1] ; clk50mhz                                      ; 4.741  ; 4.741  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; sdr_ras_n         ; clk50mhz                                      ; 4.397  ; 4.397  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; sdr_we_n          ; clk50mhz                                      ; 4.429  ; 4.429  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; VGA_B[*]          ; clk50mhz                                      ; 6.218  ; 6.218  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_B[0]         ; clk50mhz                                      ; 6.218  ; 6.218  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_B[1]         ; clk50mhz                                      ; 7.273  ; 7.273  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_B[2]         ; clk50mhz                                      ; 7.073  ; 7.073  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_B[3]         ; clk50mhz                                      ; 7.990  ; 7.990  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
; VGA_G[*]          ; clk50mhz                                      ; 7.038  ; 7.038  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_G[0]         ; clk50mhz                                      ; 7.317  ; 7.317  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_G[1]         ; clk50mhz                                      ; 7.038  ; 7.038  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_G[2]         ; clk50mhz                                      ; 7.055  ; 7.055  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_G[3]         ; clk50mhz                                      ; 7.494  ; 7.494  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
; VGA_HS            ; clk50mhz                                      ; 6.471  ; 6.471  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
; VGA_R[*]          ; clk50mhz                                      ; 7.070  ; 7.070  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_R[0]         ; clk50mhz                                      ; 7.180  ; 7.180  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_R[1]         ; clk50mhz                                      ; 7.261  ; 7.261  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_R[2]         ; clk50mhz                                      ; 7.070  ; 7.070  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_R[3]         ; clk50mhz                                      ; 7.937  ; 7.937  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
; VGA_VS            ; clk50mhz                                      ; 7.878  ; 7.878  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
; AUD_ADCLRCK       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X  ; 7.910  ;        ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ;
; AUD_DACLRCK       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X  ; 7.920  ;        ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ;
; AUD_ADCLRCK       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X  ;        ; 7.910  ; Fall       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ;
; AUD_DACDAT        ; soundcodec:soundnik|audio_io:audioio|LRCK_1X  ; 10.312 ; 10.312 ; Fall       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ;
; AUD_DACLRCK       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X  ;        ; 7.920  ; Fall       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ;
; AUD_BCLK          ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 6.187  ;        ; Rise       ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ;
; AUD_BCLK          ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ;        ; 6.187  ; Fall       ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ;
; AUD_DACDAT        ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 9.022  ; 9.022  ; Fall       ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ;
+-------------------+-----------------------------------------------+--------+--------+------------+----------------------------------------------------+


+---------------------------------------------------------------+
; Propagation Delay                                             ;
+-------------+-------------+--------+--------+--------+--------+
; Input Port  ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+-------------+-------------+--------+--------+--------+--------+
; SRAM_DQ[0]  ; LEDr[0]     ; 17.380 ; 17.380 ; 17.380 ; 17.380 ;
; SRAM_DQ[1]  ; LEDr[1]     ; 17.205 ;        ;        ; 17.205 ;
; SRAM_DQ[2]  ; LEDr[2]     ; 17.689 ; 17.689 ; 17.689 ; 17.689 ;
; SRAM_DQ[3]  ; LEDr[3]     ; 17.729 ;        ;        ; 17.729 ;
; SRAM_DQ[4]  ; LEDr[4]     ; 18.549 ; 18.549 ; 18.549 ; 18.549 ;
; SRAM_DQ[5]  ; LEDr[5]     ; 18.588 ; 18.588 ; 18.588 ; 18.588 ;
; SRAM_DQ[6]  ; LEDr[6]     ; 18.088 ;        ;        ; 18.088 ;
; SRAM_DQ[7]  ; LEDr[7]     ; 18.100 ;        ;        ; 18.100 ;
; SRAM_DQ[8]  ; LEDr[0]     ; 18.038 ; 18.038 ; 18.038 ; 18.038 ;
; SRAM_DQ[9]  ; LEDr[1]     ; 17.239 ;        ;        ; 17.239 ;
; SRAM_DQ[10] ; LEDr[2]     ; 16.975 ; 16.975 ; 16.975 ; 16.975 ;
; SRAM_DQ[11] ; LEDr[3]     ; 16.917 ;        ;        ; 16.917 ;
; SRAM_DQ[12] ; LEDr[4]     ; 18.528 ; 18.528 ; 18.528 ; 18.528 ;
; SRAM_DQ[13] ; LEDr[5]     ; 18.995 ; 18.995 ; 18.995 ; 18.995 ;
; SRAM_DQ[14] ; LEDr[6]     ; 19.197 ;        ;        ; 19.197 ;
; SRAM_DQ[15] ; LEDr[7]     ; 18.499 ;        ;        ; 18.499 ;
; SW[0]       ; LEDr[0]     ; 8.847  ; 7.701  ; 7.701  ; 8.847  ;
; SW[0]       ; LEDr[1]     ; 8.838  ; 7.987  ; 7.987  ; 8.838  ;
; SW[0]       ; LEDr[2]     ; 9.097  ; 7.919  ; 7.919  ; 9.097  ;
; SW[0]       ; LEDr[3]     ; 9.259  ; 8.051  ; 8.051  ; 9.259  ;
; SW[0]       ; LEDr[4]     ; 8.845  ; 8.275  ; 8.275  ; 8.845  ;
; SW[0]       ; LEDr[5]     ; 9.334  ; 8.140  ; 8.140  ; 9.334  ;
; SW[0]       ; LEDr[6]     ; 9.217  ; 8.049  ; 8.049  ; 9.217  ;
; SW[0]       ; LEDr[7]     ; 9.234  ; 8.057  ; 8.057  ; 9.234  ;
; SW[1]       ; LEDr[0]     ; 8.487  ; 8.487  ; 8.487  ; 8.487  ;
; SW[1]       ; LEDr[1]     ; 8.472  ; 8.472  ; 8.472  ; 8.472  ;
; SW[1]       ; LEDr[2]     ; 8.731  ; 8.731  ; 8.731  ; 8.731  ;
; SW[1]       ; LEDr[3]     ; 8.894  ; 8.894  ; 8.894  ; 8.894  ;
; SW[1]       ; LEDr[4]     ; 9.325  ; 9.325  ; 9.325  ; 9.325  ;
; SW[1]       ; LEDr[5]     ; 8.976  ; 8.976  ; 8.976  ; 8.976  ;
; SW[1]       ; LEDr[6]     ; 8.852  ; 8.852  ; 8.852  ; 8.852  ;
; SW[1]       ; LEDr[7]     ; 8.869  ; 8.869  ; 8.869  ; 8.869  ;
; SW[2]       ; LEDg[0]     ; 7.951  ; 7.951  ; 7.951  ; 7.951  ;
; SW[2]       ; LEDg[1]     ; 8.391  ; 8.391  ; 8.391  ; 8.391  ;
; SW[2]       ; LEDg[2]     ; 8.470  ; 8.470  ; 8.470  ; 8.470  ;
; SW[2]       ; LEDg[3]     ; 9.654  ; 9.654  ; 9.654  ; 9.654  ;
; SW[2]       ; LEDg[4]     ; 9.143  ; 9.143  ; 9.143  ; 9.143  ;
; SW[2]       ; LEDg[5]     ; 8.589  ; 8.589  ; 8.589  ; 8.589  ;
; SW[2]       ; LEDg[6]     ; 10.396 ; 10.396 ; 10.396 ; 10.396 ;
; SW[2]       ; LEDg[7]     ; 8.587  ; 8.587  ; 8.587  ; 8.587  ;
; SW[3]       ; LEDg[0]     ; 8.766  ; 8.766  ; 8.766  ; 8.766  ;
; SW[3]       ; LEDg[1]     ; 8.696  ; 8.696  ; 8.696  ; 8.696  ;
; SW[3]       ; LEDg[2]     ; 9.402  ; 9.402  ; 9.402  ; 9.402  ;
; SW[3]       ; LEDg[3]     ; 9.585  ; 9.585  ; 9.585  ; 9.585  ;
; SW[3]       ; LEDg[4]     ; 10.079 ; 10.079 ; 10.079 ; 10.079 ;
; SW[3]       ; LEDg[5]     ; 8.887  ; 8.887  ; 8.887  ; 8.887  ;
; SW[3]       ; LEDg[6]     ; 11.328 ; 11.328 ; 11.328 ; 11.328 ;
; SW[3]       ; LEDg[7]     ; 9.757  ; 9.757  ; 9.757  ; 9.757  ;
; SW[4]       ; GPIO_0[0]   ; 8.078  ; 8.078  ; 8.078  ; 8.078  ;
; SW[4]       ; GPIO_1[26]  ; 15.352 ; 15.352 ; 15.352 ; 15.352 ;
; SW[4]       ; GPIO_1[27]  ; 14.946 ; 14.946 ; 14.946 ; 14.946 ;
; SW[4]       ; GPIO_1[28]  ; 14.191 ; 14.191 ; 14.191 ; 14.191 ;
; SW[4]       ; GPIO_1[29]  ; 14.251 ; 14.251 ; 14.251 ; 14.251 ;
; SW[5]       ; VGA_B[0]    ;        ; 9.220  ; 9.220  ;        ;
; SW[5]       ; VGA_B[1]    ; 9.776  ; 10.144 ; 10.144 ; 9.776  ;
; SW[5]       ; VGA_B[2]    ; 9.736  ; 10.383 ; 10.383 ; 9.736  ;
; SW[5]       ; VGA_B[3]    ; 9.650  ; 10.820 ; 10.820 ; 9.650  ;
; SW[5]       ; VGA_G[0]    ; 9.562  ; 10.435 ; 10.435 ; 9.562  ;
; SW[5]       ; VGA_G[1]    ; 9.269  ; 10.145 ; 10.145 ; 9.269  ;
; SW[5]       ; VGA_G[2]    ; 9.744  ; 10.528 ; 10.528 ; 9.744  ;
; SW[5]       ; VGA_G[3]    ; 9.363  ; 10.356 ; 10.356 ; 9.363  ;
; SW[5]       ; VGA_HS      ; 8.771  ; 8.771  ; 8.771  ; 8.771  ;
; SW[5]       ; VGA_R[0]    ; 9.621  ; 10.275 ; 10.275 ; 9.621  ;
; SW[5]       ; VGA_R[1]    ; 9.797  ; 10.677 ; 10.677 ; 9.797  ;
; SW[5]       ; VGA_R[2]    ; 10.035 ; 10.689 ; 10.689 ; 10.035 ;
; SW[5]       ; VGA_R[3]    ; 9.631  ; 10.772 ; 10.772 ; 9.631  ;
; SW[5]       ; VGA_VS      ; 9.050  ; 9.050  ; 9.050  ; 9.050  ;
; SW[6]       ; LEDr[4]     ;        ; 13.297 ; 13.297 ;        ;
+-------------+-------------+--------+--------+--------+--------+


+---------------------------------------------------------------+
; Minimum Propagation Delay                                     ;
+-------------+-------------+--------+--------+--------+--------+
; Input Port  ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+-------------+-------------+--------+--------+--------+--------+
; SRAM_DQ[0]  ; LEDr[0]     ; 17.380 ; 17.380 ; 17.380 ; 17.380 ;
; SRAM_DQ[1]  ; LEDr[1]     ; 17.205 ;        ;        ; 17.205 ;
; SRAM_DQ[2]  ; LEDr[2]     ; 17.689 ; 17.689 ; 17.689 ; 17.689 ;
; SRAM_DQ[3]  ; LEDr[3]     ; 17.729 ;        ;        ; 17.729 ;
; SRAM_DQ[4]  ; LEDr[4]     ; 18.549 ; 18.549 ; 18.549 ; 18.549 ;
; SRAM_DQ[5]  ; LEDr[5]     ; 18.588 ; 18.588 ; 18.588 ; 18.588 ;
; SRAM_DQ[6]  ; LEDr[6]     ; 18.088 ;        ;        ; 18.088 ;
; SRAM_DQ[7]  ; LEDr[7]     ; 18.100 ;        ;        ; 18.100 ;
; SRAM_DQ[8]  ; LEDr[0]     ; 18.038 ; 18.038 ; 18.038 ; 18.038 ;
; SRAM_DQ[9]  ; LEDr[1]     ; 17.239 ;        ;        ; 17.239 ;
; SRAM_DQ[10] ; LEDr[2]     ; 16.975 ; 16.975 ; 16.975 ; 16.975 ;
; SRAM_DQ[11] ; LEDr[3]     ; 16.917 ;        ;        ; 16.917 ;
; SRAM_DQ[12] ; LEDr[4]     ; 18.528 ; 18.528 ; 18.528 ; 18.528 ;
; SRAM_DQ[13] ; LEDr[5]     ; 18.995 ; 18.995 ; 18.995 ; 18.995 ;
; SRAM_DQ[14] ; LEDr[6]     ; 19.197 ;        ;        ; 19.197 ;
; SRAM_DQ[15] ; LEDr[7]     ; 18.499 ;        ;        ; 18.499 ;
; SW[0]       ; LEDr[0]     ; 8.847  ; 7.701  ; 7.701  ; 8.847  ;
; SW[0]       ; LEDr[1]     ; 8.838  ; 7.987  ; 7.987  ; 8.838  ;
; SW[0]       ; LEDr[2]     ; 9.097  ; 7.919  ; 7.919  ; 9.097  ;
; SW[0]       ; LEDr[3]     ; 9.259  ; 8.051  ; 8.051  ; 9.259  ;
; SW[0]       ; LEDr[4]     ; 8.845  ; 8.275  ; 8.275  ; 8.845  ;
; SW[0]       ; LEDr[5]     ; 9.334  ; 8.140  ; 8.140  ; 9.334  ;
; SW[0]       ; LEDr[6]     ; 9.217  ; 8.049  ; 8.049  ; 9.217  ;
; SW[0]       ; LEDr[7]     ; 9.234  ; 8.057  ; 8.057  ; 9.234  ;
; SW[1]       ; LEDr[0]     ; 8.487  ; 8.487  ; 8.487  ; 8.487  ;
; SW[1]       ; LEDr[1]     ; 8.472  ; 8.472  ; 8.472  ; 8.472  ;
; SW[1]       ; LEDr[2]     ; 8.731  ; 8.731  ; 8.731  ; 8.731  ;
; SW[1]       ; LEDr[3]     ; 8.894  ; 8.894  ; 8.894  ; 8.894  ;
; SW[1]       ; LEDr[4]     ; 9.325  ; 9.325  ; 9.325  ; 9.325  ;
; SW[1]       ; LEDr[5]     ; 8.976  ; 8.976  ; 8.976  ; 8.976  ;
; SW[1]       ; LEDr[6]     ; 8.852  ; 8.852  ; 8.852  ; 8.852  ;
; SW[1]       ; LEDr[7]     ; 8.869  ; 8.869  ; 8.869  ; 8.869  ;
; SW[2]       ; LEDg[0]     ; 7.951  ; 7.951  ; 7.951  ; 7.951  ;
; SW[2]       ; LEDg[1]     ; 7.227  ; 7.227  ; 7.227  ; 7.227  ;
; SW[2]       ; LEDg[2]     ; 8.470  ; 8.470  ; 8.470  ; 8.470  ;
; SW[2]       ; LEDg[3]     ; 8.024  ; 8.024  ; 8.024  ; 8.024  ;
; SW[2]       ; LEDg[4]     ; 9.143  ; 9.143  ; 9.143  ; 9.143  ;
; SW[2]       ; LEDg[5]     ; 7.724  ; 7.724  ; 7.724  ; 7.724  ;
; SW[2]       ; LEDg[6]     ; 10.396 ; 10.396 ; 10.396 ; 10.396 ;
; SW[2]       ; LEDg[7]     ; 8.118  ; 8.118  ; 8.118  ; 8.118  ;
; SW[3]       ; LEDg[0]     ; 8.183  ; 8.183  ; 8.183  ; 8.183  ;
; SW[3]       ; LEDg[1]     ; 8.696  ; 8.696  ; 8.696  ; 8.696  ;
; SW[3]       ; LEDg[2]     ; 8.937  ; 8.937  ; 8.937  ; 8.937  ;
; SW[3]       ; LEDg[3]     ; 9.585  ; 9.585  ; 9.585  ; 9.585  ;
; SW[3]       ; LEDg[4]     ; 9.221  ; 9.221  ; 9.221  ; 9.221  ;
; SW[3]       ; LEDg[5]     ; 8.887  ; 8.887  ; 8.887  ; 8.887  ;
; SW[3]       ; LEDg[6]     ; 9.085  ; 9.085  ; 9.085  ; 9.085  ;
; SW[3]       ; LEDg[7]     ; 9.757  ; 9.757  ; 9.757  ; 9.757  ;
; SW[4]       ; GPIO_0[0]   ; 8.078  ; 8.078  ; 8.078  ; 8.078  ;
; SW[4]       ; GPIO_1[26]  ; 12.088 ; 12.088 ; 12.088 ; 12.088 ;
; SW[4]       ; GPIO_1[27]  ; 10.671 ; 10.671 ; 10.671 ; 10.671 ;
; SW[4]       ; GPIO_1[28]  ; 9.917  ; 9.917  ; 9.917  ; 9.917  ;
; SW[4]       ; GPIO_1[29]  ; 11.616 ; 11.616 ; 11.616 ; 11.616 ;
; SW[5]       ; VGA_B[0]    ;        ; 9.220  ; 9.220  ;        ;
; SW[5]       ; VGA_B[1]    ; 9.776  ; 10.144 ; 10.144 ; 9.776  ;
; SW[5]       ; VGA_B[2]    ; 9.736  ; 10.383 ; 10.383 ; 9.736  ;
; SW[5]       ; VGA_B[3]    ; 9.650  ; 10.820 ; 10.820 ; 9.650  ;
; SW[5]       ; VGA_G[0]    ; 9.562  ; 10.435 ; 10.435 ; 9.562  ;
; SW[5]       ; VGA_G[1]    ; 9.269  ; 10.145 ; 10.145 ; 9.269  ;
; SW[5]       ; VGA_G[2]    ; 9.744  ; 10.528 ; 10.528 ; 9.744  ;
; SW[5]       ; VGA_G[3]    ; 9.363  ; 10.356 ; 10.356 ; 9.363  ;
; SW[5]       ; VGA_HS      ; 8.771  ; 8.771  ; 8.771  ; 8.771  ;
; SW[5]       ; VGA_R[0]    ; 9.621  ; 10.275 ; 10.275 ; 9.621  ;
; SW[5]       ; VGA_R[1]    ; 9.797  ; 10.677 ; 10.677 ; 9.797  ;
; SW[5]       ; VGA_R[2]    ; 10.035 ; 10.689 ; 10.689 ; 10.035 ;
; SW[5]       ; VGA_R[3]    ; 9.631  ; 10.772 ; 10.772 ; 9.631  ;
; SW[5]       ; VGA_VS      ; 9.050  ; 9.050  ; 9.050  ; 9.050  ;
; SW[6]       ; LEDr[4]     ;        ; 13.297 ; 13.297 ;        ;
+-------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                          ;
+---------------+------------+--------+------+------------+----------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall ; Clock Edge ; Clock Reference                                    ;
+---------------+------------+--------+------+------------+----------------------------------------------------+
; SRAM_DQ[*]    ; clk24mhz   ; 8.464  ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]   ; clk24mhz   ; 8.933  ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]   ; clk24mhz   ; 8.943  ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]   ; clk24mhz   ; 8.929  ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]   ; clk24mhz   ; 8.939  ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]   ; clk24mhz   ; 8.767  ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]   ; clk24mhz   ; 8.767  ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]   ; clk24mhz   ; 8.464  ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]   ; clk24mhz   ; 8.474  ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]   ; clk24mhz   ; 10.062 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]   ; clk24mhz   ; 10.062 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]  ; clk24mhz   ; 9.794  ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]  ; clk24mhz   ; 10.063 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]  ; clk24mhz   ; 10.083 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]  ; clk24mhz   ; 9.804  ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]  ; clk24mhz   ; 9.804  ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15]  ; clk24mhz   ; 9.478  ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; sdr_data[*]   ; clk50mhz   ; 6.070  ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[0]  ; clk50mhz   ; 6.416  ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[1]  ; clk50mhz   ; 6.416  ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[2]  ; clk50mhz   ; 6.070  ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[3]  ; clk50mhz   ; 6.070  ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[4]  ; clk50mhz   ; 6.429  ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[5]  ; clk50mhz   ; 6.399  ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[6]  ; clk50mhz   ; 6.439  ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[7]  ; clk50mhz   ; 6.439  ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[8]  ; clk50mhz   ; 6.791  ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[9]  ; clk50mhz   ; 6.791  ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[10] ; clk50mhz   ; 6.777  ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[11] ; clk50mhz   ; 6.777  ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
+---------------+------------+--------+------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                 ;
+---------------+------------+-------+------+------------+----------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                    ;
+---------------+------------+-------+------+------------+----------------------------------------------------+
; SRAM_DQ[*]    ; clk24mhz   ; 6.958 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]   ; clk24mhz   ; 7.427 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]   ; clk24mhz   ; 7.437 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]   ; clk24mhz   ; 7.423 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]   ; clk24mhz   ; 7.433 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]   ; clk24mhz   ; 7.261 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]   ; clk24mhz   ; 7.261 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]   ; clk24mhz   ; 6.958 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]   ; clk24mhz   ; 6.968 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]   ; clk24mhz   ; 8.557 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]   ; clk24mhz   ; 8.557 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]  ; clk24mhz   ; 8.289 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]  ; clk24mhz   ; 8.558 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]  ; clk24mhz   ; 8.578 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]  ; clk24mhz   ; 8.299 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]  ; clk24mhz   ; 8.299 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15]  ; clk24mhz   ; 7.973 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; sdr_data[*]   ; clk50mhz   ; 5.297 ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[0]  ; clk50mhz   ; 5.643 ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[1]  ; clk50mhz   ; 5.643 ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[2]  ; clk50mhz   ; 5.297 ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[3]  ; clk50mhz   ; 5.297 ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[4]  ; clk50mhz   ; 5.656 ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[5]  ; clk50mhz   ; 5.626 ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[6]  ; clk50mhz   ; 5.666 ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[7]  ; clk50mhz   ; 5.666 ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[8]  ; clk50mhz   ; 6.018 ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[9]  ; clk50mhz   ; 6.018 ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[10] ; clk50mhz   ; 6.004 ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[11] ; clk50mhz   ; 6.004 ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
+---------------+------------+-------+------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                 ;
+---------------+------------+-----------+-----------+------------+----------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                    ;
+---------------+------------+-----------+-----------+------------+----------------------------------------------------+
; SRAM_DQ[*]    ; clk24mhz   ; 8.464     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]   ; clk24mhz   ; 8.933     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]   ; clk24mhz   ; 8.943     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]   ; clk24mhz   ; 8.929     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]   ; clk24mhz   ; 8.939     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]   ; clk24mhz   ; 8.767     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]   ; clk24mhz   ; 8.767     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]   ; clk24mhz   ; 8.464     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]   ; clk24mhz   ; 8.474     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]   ; clk24mhz   ; 10.062    ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]   ; clk24mhz   ; 10.062    ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]  ; clk24mhz   ; 9.794     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]  ; clk24mhz   ; 10.063    ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]  ; clk24mhz   ; 10.083    ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]  ; clk24mhz   ; 9.804     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]  ; clk24mhz   ; 9.804     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15]  ; clk24mhz   ; 9.478     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; sdr_data[*]   ; clk50mhz   ; 6.070     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[0]  ; clk50mhz   ; 6.416     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[1]  ; clk50mhz   ; 6.416     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[2]  ; clk50mhz   ; 6.070     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[3]  ; clk50mhz   ; 6.070     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[4]  ; clk50mhz   ; 6.429     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[5]  ; clk50mhz   ; 6.399     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[6]  ; clk50mhz   ; 6.439     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[7]  ; clk50mhz   ; 6.439     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[8]  ; clk50mhz   ; 6.791     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[9]  ; clk50mhz   ; 6.791     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[10] ; clk50mhz   ; 6.777     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[11] ; clk50mhz   ; 6.777     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
+---------------+------------+-----------+-----------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                         ;
+---------------+------------+-----------+-----------+------------+----------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                    ;
+---------------+------------+-----------+-----------+------------+----------------------------------------------------+
; SRAM_DQ[*]    ; clk24mhz   ; 6.958     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]   ; clk24mhz   ; 7.427     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]   ; clk24mhz   ; 7.437     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]   ; clk24mhz   ; 7.423     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]   ; clk24mhz   ; 7.433     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]   ; clk24mhz   ; 7.261     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]   ; clk24mhz   ; 7.261     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]   ; clk24mhz   ; 6.958     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]   ; clk24mhz   ; 6.968     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]   ; clk24mhz   ; 8.557     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]   ; clk24mhz   ; 8.557     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]  ; clk24mhz   ; 8.289     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]  ; clk24mhz   ; 8.558     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]  ; clk24mhz   ; 8.578     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]  ; clk24mhz   ; 8.299     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]  ; clk24mhz   ; 8.299     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15]  ; clk24mhz   ; 7.973     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; sdr_data[*]   ; clk50mhz   ; 5.297     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[0]  ; clk50mhz   ; 5.643     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[1]  ; clk50mhz   ; 5.643     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[2]  ; clk50mhz   ; 5.297     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[3]  ; clk50mhz   ; 5.297     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[4]  ; clk50mhz   ; 5.656     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[5]  ; clk50mhz   ; 5.626     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[6]  ; clk50mhz   ; 5.666     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[7]  ; clk50mhz   ; 5.666     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[8]  ; clk50mhz   ; 6.018     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[9]  ; clk50mhz   ; 6.018     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[10] ; clk50mhz   ; 6.004     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[11] ; clk50mhz   ; 6.004     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
+---------------+------------+-----------+-----------+------------+----------------------------------------------------+


+-----------------------------------------------------------------------------+
; Fast Model Setup Summary                                                    ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; -4.095 ; -532.326      ;
; pll_for_sdram_0|altpll_component|pll|clk[1]        ; -2.657 ; -57.136       ;
; clockster:clockmaker|div300by21[4]                 ; -1.877 ; -283.907      ;
; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; -0.757 ; -15.568       ;
; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; -0.698 ; -3.756        ;
; clockster:clockmaker|cophacc[15]                   ; -0.369 ; -7.045        ;
; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ; -0.214 ; -1.119        ;
; T8080se:CPU|WR_n                                   ; -0.213 ; -0.989        ;
; ayglue:shrieker|YM2149:digeridoo|env_reset         ; -0.061 ; -0.061        ;
; jtag_top:tigertiger|USB_JTAG:u1|mTCK               ; 0.064  ; 0.000         ;
; soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ; 0.126  ; 0.000         ;
; TCK                                                ; 0.186  ; 0.000         ;
; clockster:clockmaker|pal_phase[31]                 ; 0.491  ; 0.000         ;
; pll_for_sdram_0|altpll_component|pll|clk[2]        ; 37.515 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Fast Model Hold Summary                                                     ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; TCK                                                ; -2.391 ; -9.166        ;
; clockster:clockmaker|cophacc[15]                   ; -1.714 ; -8.194        ;
; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; -0.876 ; -18.887       ;
; clockster:clockmaker|div300by21[4]                 ; -0.799 ; -67.552       ;
; T8080se:CPU|WR_n                                   ; -0.726 ; -2.325        ;
; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ; 0.095  ; 0.000         ;
; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.215  ; 0.000         ;
; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.215  ; 0.000         ;
; clockster:clockmaker|pal_phase[31]                 ; 0.215  ; 0.000         ;
; jtag_top:tigertiger|USB_JTAG:u1|mTCK               ; 0.215  ; 0.000         ;
; pll_for_sdram_0|altpll_component|pll|clk[1]        ; 0.215  ; 0.000         ;
; pll_for_sdram_0|altpll_component|pll|clk[2]        ; 0.215  ; 0.000         ;
; soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ; 0.215  ; 0.000         ;
; ayglue:shrieker|YM2149:digeridoo|env_reset         ; 0.632  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Fast Model Recovery Summary                                                 ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; pll_for_sdram_0|altpll_component|pll|clk[1]        ; -2.476 ; -496.559      ;
; pll_for_sdram_0|altpll_component|pll|clk[2]        ; -2.476 ; -165.178      ;
; soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ; -0.467 ; -1.868        ;
; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; -0.301 ; -6.020        ;
; clockster:clockmaker|cophacc[15]                   ; -0.151 ; -2.058        ;
; clockster:clockmaker|div300by21[4]                 ; -0.122 ; -0.242        ;
; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 38.757 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Fast Model Removal Summary                                                  ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; clockster:clockmaker|cophacc[15]                   ; -0.024 ; -0.196        ;
; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; 0.140  ; 0.000         ;
; soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ; 0.306  ; 0.000         ;
; clockster:clockmaker|div300by21[4]                 ; 0.331  ; 0.000         ;
; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 1.262  ; 0.000         ;
; pll_for_sdram_0|altpll_component|pll|clk[1]        ; 2.018  ; 0.000         ;
; pll_for_sdram_0|altpll_component|pll|clk[2]        ; 2.018  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                      ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; TCK                                                ; -1.222 ; -6.222        ;
; clockster:clockmaker|div300by21[4]                 ; -0.500 ; -239.000      ;
; clockster:clockmaker|cophacc[15]                   ; -0.500 ; -45.000       ;
; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; -0.500 ; -42.000       ;
; jtag_top:tigertiger|USB_JTAG:u1|mTCK               ; -0.500 ; -19.000       ;
; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ; -0.500 ; -18.000       ;
; soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ; -0.500 ; -12.000       ;
; clockster:clockmaker|pal_phase[31]                 ; -0.500 ; -6.000        ;
; T8080se:CPU|WR_n                                   ; 0.500  ; 0.000         ;
; ayglue:shrieker|YM2149:digeridoo|env_reset         ; 0.500  ; 0.000         ;
; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.666  ; 0.000         ;
; pll_for_sdram_0|altpll_component|pll|clk[1]        ; 2.873  ; 0.000         ;
; clk50mhz                                           ; 10.000 ; 0.000         ;
; pll_for_sdram_0|altpll_component|pll|clk[2]        ; 17.873 ; 0.000         ;
; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 18.706 ; 0.000         ;
; clk24mhz                                           ; 20.833 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clockmaker|vector_xtal|altpll_component|pll|clk[0]'                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------+---------------------------------------------------------------------+--------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                             ; Launch Clock                         ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+---------------------------------------------------------------------+--------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -4.095 ; ayglue:shrieker|q[7]                                     ; T8080se:CPU|T80:u0|IR[7]                                            ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -2.989     ; 1.140      ;
; -4.012 ; ayglue:shrieker|q[1]                                     ; T8080se:CPU|T80:u0|IR[1]                                            ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -2.947     ; 1.099      ;
; -3.987 ; ayglue:shrieker|q[3]                                     ; T8080se:CPU|T80:u0|IR[3]                                            ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -2.923     ; 1.098      ;
; -3.928 ; ayglue:shrieker|q[7]                                     ; T8080se:CPU|DI_Reg[7]                                               ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -2.989     ; 0.973      ;
; -3.910 ; ayglue:shrieker|q[6]                                     ; T8080se:CPU|T80:u0|IR[6]                                            ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -2.908     ; 1.036      ;
; -3.908 ; ayglue:shrieker|q[4]                                     ; T8080se:CPU|T80:u0|IR[4]                                            ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -2.948     ; 0.994      ;
; -3.881 ; soundcodec:soundnik|tapein                               ; T8080se:CPU|T80:u0|IR[4]                                            ; clockster:clockmaker|cophacc[15]     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -2.068     ; 1.847      ;
; -3.847 ; ayglue:shrieker|q[1]                                     ; T8080se:CPU|DI_Reg[1]                                               ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -2.947     ; 0.934      ;
; -3.836 ; ayglue:shrieker|q[5]                                     ; T8080se:CPU|T80:u0|IR[5]                                            ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -2.949     ; 0.921      ;
; -3.812 ; ayglue:shrieker|q[0]                                     ; T8080se:CPU|T80:u0|IR[0]                                            ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -2.921     ; 0.925      ;
; -3.785 ; soundcodec:soundnik|tapein                               ; I82C55:vv55int|a_intr                                               ; clockster:clockmaker|cophacc[15]     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -2.073     ; 1.746      ;
; -3.741 ; ayglue:shrieker|q[4]                                     ; T8080se:CPU|DI_Reg[4]                                               ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -2.948     ; 0.827      ;
; -3.714 ; soundcodec:soundnik|tapein                               ; T8080se:CPU|DI_Reg[4]                                               ; clockster:clockmaker|cophacc[15]     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -2.068     ; 1.680      ;
; -3.671 ; ayglue:shrieker|q[5]                                     ; T8080se:CPU|DI_Reg[5]                                               ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -2.949     ; 0.756      ;
; -3.671 ; soundcodec:soundnik|tapein                               ; I82C55:vv55int|a_ibf                                                ; clockster:clockmaker|cophacc[15]     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -2.073     ; 1.632      ;
; -3.665 ; ayglue:shrieker|q[6]                                     ; T8080se:CPU|DI_Reg[6]                                               ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -2.908     ; 0.791      ;
; -3.646 ; ayglue:shrieker|q[0]                                     ; T8080se:CPU|DI_Reg[0]                                               ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -2.921     ; 0.759      ;
; -3.583 ; ayglue:shrieker|q[2]                                     ; T8080se:CPU|T80:u0|IR[2]                                            ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -2.914     ; 0.703      ;
; -3.579 ; ayglue:shrieker|q[3]                                     ; T8080se:CPU|DI_Reg[3]                                               ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -2.914     ; 0.699      ;
; -3.414 ; ayglue:shrieker|q[2]                                     ; T8080se:CPU|DI_Reg[2]                                               ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -2.914     ; 0.534      ;
; -3.408 ; soundcodec:soundnik|tapein                               ; I82C55:vv55int|a_stb_l_t1                                           ; clockster:clockmaker|cophacc[15]     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -2.073     ; 1.369      ;
; -3.222 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|oTxD_Done  ; jtag_top:tigertiger|USB_JTAG:u1|Pre_TxD_Done                        ; TCK                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -2.862     ; 0.394      ;
; -3.221 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|oTxD_Done  ; jtag_top:tigertiger|USB_JTAG:u1|oTxD_Done                           ; TCK                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -2.862     ; 0.393      ;
; -2.768 ; TCK                                                      ; jtag_top:tigertiger|USB_JTAG:u1|mTCK                                ; TCK                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.282     ; 2.520      ;
; -2.768 ; TCK                                                      ; jtag_top:tigertiger|USB_JTAG:u1|mTCK                                ; TCK                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.282     ; 2.520      ;
; -2.664 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_Ready   ; jtag_top:tigertiger|USB_JTAG:u1|oRxD_DATA[1]                        ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -1.790     ; 0.908      ;
; -2.664 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_Ready   ; jtag_top:tigertiger|USB_JTAG:u1|oRxD_DATA[2]                        ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -1.790     ; 0.908      ;
; -2.664 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_Ready   ; jtag_top:tigertiger|USB_JTAG:u1|oRxD_DATA[0]                        ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -1.790     ; 0.908      ;
; -2.664 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_Ready   ; jtag_top:tigertiger|USB_JTAG:u1|oRxD_DATA[3]                        ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -1.790     ; 0.908      ;
; -2.664 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_Ready   ; jtag_top:tigertiger|USB_JTAG:u1|oRxD_DATA[5]                        ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -1.790     ; 0.908      ;
; -2.664 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_Ready   ; jtag_top:tigertiger|USB_JTAG:u1|oRxD_DATA[6]                        ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -1.790     ; 0.908      ;
; -2.664 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_Ready   ; jtag_top:tigertiger|USB_JTAG:u1|oRxD_DATA[4]                        ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -1.790     ; 0.908      ;
; -2.664 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_Ready   ; jtag_top:tigertiger|USB_JTAG:u1|oRxD_DATA[7]                        ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -1.790     ; 0.908      ;
; -2.476 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_Ready   ; jtag_top:tigertiger|USB_JTAG:u1|oRxD_Ready                          ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -1.794     ; 0.716      ;
; -2.475 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_Ready   ; jtag_top:tigertiger|USB_JTAG:u1|Pre_RxD_Ready                       ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -1.794     ; 0.715      ;
; -2.272 ; T8080se:CPU|WR_n                                         ; pit8253:vi53|pit8253_counterunit:cu2|readhelper:rbus|read_state.010 ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.287     ; 2.160      ;
; -2.272 ; T8080se:CPU|WR_n                                         ; pit8253:vi53|pit8253_counterunit:cu2|readhelper:rbus|read_state.000 ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.287     ; 2.160      ;
; -2.272 ; T8080se:CPU|WR_n                                         ; pit8253:vi53|pit8253_counterunit:cu2|readhelper:rbus|read_state.010 ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.287     ; 2.160      ;
; -2.272 ; T8080se:CPU|WR_n                                         ; pit8253:vi53|pit8253_counterunit:cu2|readhelper:rbus|read_state.000 ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.287     ; 2.160      ;
; -2.235 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[5] ; jtag_top:tigertiger|USB_JTAG:u1|oRxD_DATA[5]                        ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -1.790     ; 0.479      ;
; -2.234 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[3] ; jtag_top:tigertiger|USB_JTAG:u1|oRxD_DATA[3]                        ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -1.790     ; 0.478      ;
; -2.232 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[1] ; jtag_top:tigertiger|USB_JTAG:u1|oRxD_DATA[1]                        ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -1.790     ; 0.476      ;
; -2.231 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7] ; jtag_top:tigertiger|USB_JTAG:u1|oRxD_DATA[7]                        ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -1.790     ; 0.475      ;
; -2.230 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[6] ; jtag_top:tigertiger|USB_JTAG:u1|oRxD_DATA[6]                        ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -1.790     ; 0.474      ;
; -2.230 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[4] ; jtag_top:tigertiger|USB_JTAG:u1|oRxD_DATA[4]                        ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -1.790     ; 0.474      ;
; -2.229 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[2] ; jtag_top:tigertiger|USB_JTAG:u1|oRxD_DATA[2]                        ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -1.790     ; 0.473      ;
; -2.219 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[0] ; jtag_top:tigertiger|USB_JTAG:u1|oRxD_DATA[0]                        ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -1.790     ; 0.463      ;
; -2.210 ; T8080se:CPU|WR_n                                         ; pit8253:vi53|pit8253_counterunit:cu0|counter_load[0]                ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.297     ; 2.088      ;
; -2.210 ; T8080se:CPU|WR_n                                         ; pit8253:vi53|pit8253_counterunit:cu0|counter_load[6]                ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.297     ; 2.088      ;
; -2.210 ; T8080se:CPU|WR_n                                         ; pit8253:vi53|pit8253_counterunit:cu0|counter_load[7]                ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.297     ; 2.088      ;
; -2.210 ; T8080se:CPU|WR_n                                         ; pit8253:vi53|pit8253_counterunit:cu0|counter_load[3]                ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.297     ; 2.088      ;
; -2.210 ; T8080se:CPU|WR_n                                         ; pit8253:vi53|pit8253_counterunit:cu0|counter_load[5]                ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.297     ; 2.088      ;
; -2.210 ; T8080se:CPU|WR_n                                         ; pit8253:vi53|pit8253_counterunit:cu0|counter_load[4]                ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.297     ; 2.088      ;
; -2.210 ; T8080se:CPU|WR_n                                         ; pit8253:vi53|pit8253_counterunit:cu0|counter_load[2]                ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.297     ; 2.088      ;
; -2.210 ; T8080se:CPU|WR_n                                         ; pit8253:vi53|pit8253_counterunit:cu0|counter_load[1]                ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.297     ; 2.088      ;
; -2.210 ; T8080se:CPU|WR_n                                         ; pit8253:vi53|pit8253_counterunit:cu0|counter_load[0]                ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.297     ; 2.088      ;
; -2.210 ; T8080se:CPU|WR_n                                         ; pit8253:vi53|pit8253_counterunit:cu0|counter_load[6]                ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.297     ; 2.088      ;
; -2.210 ; T8080se:CPU|WR_n                                         ; pit8253:vi53|pit8253_counterunit:cu0|counter_load[7]                ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.297     ; 2.088      ;
; -2.210 ; T8080se:CPU|WR_n                                         ; pit8253:vi53|pit8253_counterunit:cu0|counter_load[3]                ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.297     ; 2.088      ;
; -2.210 ; T8080se:CPU|WR_n                                         ; pit8253:vi53|pit8253_counterunit:cu0|counter_load[5]                ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.297     ; 2.088      ;
; -2.210 ; T8080se:CPU|WR_n                                         ; pit8253:vi53|pit8253_counterunit:cu0|counter_load[4]                ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.297     ; 2.088      ;
; -2.210 ; T8080se:CPU|WR_n                                         ; pit8253:vi53|pit8253_counterunit:cu0|counter_load[2]                ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.297     ; 2.088      ;
; -2.210 ; T8080se:CPU|WR_n                                         ; pit8253:vi53|pit8253_counterunit:cu0|counter_load[1]                ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.297     ; 2.088      ;
; -2.188 ; T8080se:CPU|WR_n                                         ; I82C55:vv55int|r_control[2]                                         ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.284     ; 2.079      ;
; -2.188 ; T8080se:CPU|WR_n                                         ; I82C55:vv55int|r_control[0]                                         ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.284     ; 2.079      ;
; -2.188 ; T8080se:CPU|WR_n                                         ; I82C55:vv55int|r_control[2]                                         ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.284     ; 2.079      ;
; -2.188 ; T8080se:CPU|WR_n                                         ; I82C55:vv55int|r_control[0]                                         ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.284     ; 2.079      ;
; -2.187 ; T8080se:CPU|WR_n                                         ; I82C55:vv55int|r_control[3]                                         ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.282     ; 2.080      ;
; -2.187 ; T8080se:CPU|WR_n                                         ; I82C55:vv55int|r_control[3]                                         ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.282     ; 2.080      ;
; -2.165 ; T8080se:CPU|WR_n                                         ; I82C55:vv55int|r_portb[4]                                           ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.293     ; 2.047      ;
; -2.165 ; T8080se:CPU|WR_n                                         ; I82C55:vv55int|r_portb[3]                                           ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.293     ; 2.047      ;
; -2.165 ; T8080se:CPU|WR_n                                         ; I82C55:vv55int|r_portb[2]                                           ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.293     ; 2.047      ;
; -2.165 ; T8080se:CPU|WR_n                                         ; I82C55:vv55int|r_portb[1]                                           ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.293     ; 2.047      ;
; -2.165 ; T8080se:CPU|WR_n                                         ; I82C55:vv55int|r_portb[0]                                           ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.293     ; 2.047      ;
; -2.165 ; T8080se:CPU|WR_n                                         ; I82C55:vv55int|r_portb[4]                                           ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.293     ; 2.047      ;
; -2.165 ; T8080se:CPU|WR_n                                         ; I82C55:vv55int|r_portb[3]                                           ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.293     ; 2.047      ;
; -2.165 ; T8080se:CPU|WR_n                                         ; I82C55:vv55int|r_portb[2]                                           ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.293     ; 2.047      ;
; -2.165 ; T8080se:CPU|WR_n                                         ; I82C55:vv55int|r_portb[1]                                           ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.293     ; 2.047      ;
; -2.165 ; T8080se:CPU|WR_n                                         ; I82C55:vv55int|r_portb[0]                                           ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.293     ; 2.047      ;
; -2.158 ; T8080se:CPU|WR_n                                         ; pit8253:vi53|pit8253_counterunit:cu1|counter_load[15]               ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.287     ; 2.046      ;
; -2.158 ; T8080se:CPU|WR_n                                         ; pit8253:vi53|pit8253_counterunit:cu1|counter_load[15]               ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.287     ; 2.046      ;
; -2.141 ; T8080se:CPU|WR_n                                         ; pit8253:vi53|pit8253_counterunit:cu0|counter_loading                ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.290     ; 2.026      ;
; -2.141 ; T8080se:CPU|WR_n                                         ; pit8253:vi53|pit8253_counterunit:cu0|counter_loading                ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.290     ; 2.026      ;
; -2.112 ; T8080se:CPU|WR_n                                         ; pit8253:vi53|pit8253_counterunit:cu2|counter_load[14]               ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.300     ; 1.987      ;
; -2.112 ; T8080se:CPU|WR_n                                         ; pit8253:vi53|pit8253_counterunit:cu2|counter_load[15]               ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.300     ; 1.987      ;
; -2.112 ; T8080se:CPU|WR_n                                         ; pit8253:vi53|pit8253_counterunit:cu2|counter_load[12]               ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.300     ; 1.987      ;
; -2.112 ; T8080se:CPU|WR_n                                         ; pit8253:vi53|pit8253_counterunit:cu2|counter_load[13]               ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.300     ; 1.987      ;
; -2.112 ; T8080se:CPU|WR_n                                         ; pit8253:vi53|pit8253_counterunit:cu2|counter_load[11]               ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.300     ; 1.987      ;
; -2.112 ; T8080se:CPU|WR_n                                         ; pit8253:vi53|pit8253_counterunit:cu2|counter_load[9]                ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.300     ; 1.987      ;
; -2.112 ; T8080se:CPU|WR_n                                         ; pit8253:vi53|pit8253_counterunit:cu2|counter_load[8]                ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.300     ; 1.987      ;
; -2.112 ; T8080se:CPU|WR_n                                         ; pit8253:vi53|pit8253_counterunit:cu2|counter_load[10]               ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.300     ; 1.987      ;
; -2.112 ; T8080se:CPU|WR_n                                         ; pit8253:vi53|pit8253_counterunit:cu2|counter_load[14]               ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.300     ; 1.987      ;
; -2.112 ; T8080se:CPU|WR_n                                         ; pit8253:vi53|pit8253_counterunit:cu2|counter_load[15]               ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.300     ; 1.987      ;
; -2.112 ; T8080se:CPU|WR_n                                         ; pit8253:vi53|pit8253_counterunit:cu2|counter_load[12]               ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.300     ; 1.987      ;
; -2.112 ; T8080se:CPU|WR_n                                         ; pit8253:vi53|pit8253_counterunit:cu2|counter_load[13]               ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.300     ; 1.987      ;
; -2.112 ; T8080se:CPU|WR_n                                         ; pit8253:vi53|pit8253_counterunit:cu2|counter_load[11]               ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.300     ; 1.987      ;
; -2.112 ; T8080se:CPU|WR_n                                         ; pit8253:vi53|pit8253_counterunit:cu2|counter_load[9]                ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.300     ; 1.987      ;
; -2.112 ; T8080se:CPU|WR_n                                         ; pit8253:vi53|pit8253_counterunit:cu2|counter_load[8]                ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.300     ; 1.987      ;
; -2.112 ; T8080se:CPU|WR_n                                         ; pit8253:vi53|pit8253_counterunit:cu2|counter_load[10]               ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.300     ; 1.987      ;
; -2.087 ; T8080se:CPU|WR_n                                         ; pit8253:vi53|pit8253_counterunit:cu0|counter_loaded                 ; T8080se:CPU|WR_n                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.002        ; -0.291     ; 1.971      ;
+--------+----------------------------------------------------------+---------------------------------------------------------------------+--------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'pll_for_sdram_0|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                      ; Launch Clock                                       ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -2.657 ; floppy:flappy|osd_command[2]                                                                                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|we_n                                                                                                                                                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.012      ; 2.703      ;
; -2.656 ; floppy:flappy|osd_command[2]                                                                                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|ras_n                                                                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.012      ; 2.702      ;
; -2.642 ; floppy:flappy|osd_command[2]                                                                                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|dqm[1]                                                                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.011      ; 2.687      ;
; -2.614 ; vectorkeys:kbdmatrix|key_blkvvod                                                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|we_n                                                                                                                                                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.012      ; 2.660      ;
; -2.613 ; vectorkeys:kbdmatrix|key_blkvvod                                                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|ras_n                                                                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.012      ; 2.659      ;
; -2.599 ; vectorkeys:kbdmatrix|key_blkvvod                                                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|dqm[1]                                                                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.011      ; 2.644      ;
; -2.578 ; floppy:flappy|osd_command[2]                                                                                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|ba[0]                                                                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.010      ; 2.622      ;
; -2.575 ; floppy:flappy|osd_command[2]                                                                                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|ba[1]                                                                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.010      ; 2.619      ;
; -2.535 ; vectorkeys:kbdmatrix|key_blkvvod                                                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|ba[0]                                                                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.010      ; 2.579      ;
; -2.532 ; vectorkeys:kbdmatrix|key_blkvvod                                                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|ba[1]                                                                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.010      ; 2.576      ;
; -2.425 ; floppy:flappy|osd_command[2]                                                                                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[7]                                                                                                                                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.009      ; 2.468      ;
; -2.425 ; floppy:flappy|osd_command[2]                                                                                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[8]                                                                                                                                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.009      ; 2.468      ;
; -2.424 ; floppy:flappy|osd_command[2]                                                                                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[9]                                                                                                                                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.009      ; 2.467      ;
; -2.421 ; floppy:flappy|osd_command[2]                                                                                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[3]                                                                                                                                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.009      ; 2.464      ;
; -2.421 ; floppy:flappy|osd_command[2]                                                                                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[4]                                                                                                                                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.009      ; 2.464      ;
; -2.420 ; floppy:flappy|osd_command[2]                                                                                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[11]                                                                                                                                              ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.009      ; 2.463      ;
; -2.419 ; floppy:flappy|osd_command[2]                                                                                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[6]                                                                                                                                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.009      ; 2.462      ;
; -2.384 ; floppy:flappy|osd_command[2]                                                                                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[10]                                                                                                                                              ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.011      ; 2.429      ;
; -2.382 ; vectorkeys:kbdmatrix|key_blkvvod                                                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[7]                                                                                                                                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.009      ; 2.425      ;
; -2.382 ; vectorkeys:kbdmatrix|key_blkvvod                                                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[8]                                                                                                                                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.009      ; 2.425      ;
; -2.381 ; vectorkeys:kbdmatrix|key_blkvvod                                                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[9]                                                                                                                                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.009      ; 2.424      ;
; -2.378 ; vectorkeys:kbdmatrix|key_blkvvod                                                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[3]                                                                                                                                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.009      ; 2.421      ;
; -2.378 ; vectorkeys:kbdmatrix|key_blkvvod                                                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[4]                                                                                                                                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.009      ; 2.421      ;
; -2.377 ; vectorkeys:kbdmatrix|key_blkvvod                                                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[11]                                                                                                                                              ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.009      ; 2.420      ;
; -2.376 ; vectorkeys:kbdmatrix|key_blkvvod                                                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[6]                                                                                                                                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.009      ; 2.419      ;
; -2.347 ; floppy:flappy|osd_command[2]                                                                                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[1]                                                                                                                                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.012      ; 2.393      ;
; -2.341 ; vectorkeys:kbdmatrix|key_blkvvod                                                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[10]                                                                                                                                              ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.011      ; 2.386      ;
; -2.336 ; floppy:flappy|osd_command[2]                                                                                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[2]                                                                                                                                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.010      ; 2.380      ;
; -2.336 ; floppy:flappy|osd_command[2]                                                                                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[5]                                                                                                                                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.010      ; 2.380      ;
; -2.335 ; floppy:flappy|osd_command[2]                                                                                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[0]                                                                                                                                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.010      ; 2.379      ;
; -2.306 ; floppy:flappy|osd_command[2]                                                                                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|dqm[0]                                                                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.011      ; 2.351      ;
; -2.304 ; vectorkeys:kbdmatrix|key_blkvvod                                                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[1]                                                                                                                                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.012      ; 2.350      ;
; -2.293 ; vectorkeys:kbdmatrix|key_blkvvod                                                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[2]                                                                                                                                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.010      ; 2.337      ;
; -2.293 ; vectorkeys:kbdmatrix|key_blkvvod                                                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[5]                                                                                                                                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.010      ; 2.337      ;
; -2.292 ; vectorkeys:kbdmatrix|key_blkvvod                                                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[0]                                                                                                                                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.010      ; 2.336      ;
; -2.263 ; vectorkeys:kbdmatrix|key_blkvvod                                                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|dqm[0]                                                                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.011      ; 2.308      ;
; -2.242 ; floppy:flappy|osd_command[2]                                                                                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cas_n                                                                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.012      ; 2.288      ;
; -2.199 ; vectorkeys:kbdmatrix|key_blkvvod                                                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cas_n                                                                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.012      ; 2.245      ;
; -1.913 ; floppy:flappy|osd_command[2]                                                                                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_NoDat                                                                                                                                              ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.012      ; 1.959      ;
; -1.870 ; vectorkeys:kbdmatrix|key_blkvvod                                                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_NoDat                                                                                                                                              ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.012      ; 1.916      ;
; -1.841 ; floppy:flappy|osd_command[2]                                                                                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_PALL                                                                                                                                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.011      ; 1.886      ;
; -1.798 ; vectorkeys:kbdmatrix|key_blkvvod                                                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_PALL                                                                                                                                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.011      ; 1.843      ;
; -1.699 ; floppy:flappy|osd_command[2]                                                                                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_ACT                                                                                                                                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.011      ; 1.744      ;
; -1.659 ; floppy:flappy|osd_command[2]                                                                                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_idle                                                                                                                                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.011      ; 1.704      ;
; -1.658 ; floppy:flappy|osd_command[2]                                                                                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_WRIT                                                                                                                                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.011      ; 1.703      ;
; -1.656 ; floppy:flappy|osd_command[2]                                                                                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_READ                                                                                                                                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.011      ; 1.701      ;
; -1.656 ; vectorkeys:kbdmatrix|key_blkvvod                                                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_ACT                                                                                                                                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.011      ; 1.701      ;
; -1.616 ; vectorkeys:kbdmatrix|key_blkvvod                                                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_idle                                                                                                                                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.011      ; 1.661      ;
; -1.615 ; vectorkeys:kbdmatrix|key_blkvvod                                                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_WRIT                                                                                                                                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.011      ; 1.660      ;
; -1.613 ; vectorkeys:kbdmatrix|key_blkvvod                                                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_READ                                                                                                                                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.011      ; 1.658      ;
; -0.361 ; video:vidi|vga_refresh:refresher|scanyy_state.state2                                                                                                                                                         ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sh0_i_vsync                                                                                                                                              ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.018      ; 0.413      ;
; 7.338  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[5]                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|we_n                                                                                                                                                     ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 2.691      ;
; 7.339  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[5]                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|ras_n                                                                                                                                                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 2.690      ;
; 7.343  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[7]                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|we_n                                                                                                                                                     ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 2.686      ;
; 7.344  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[7]                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|ras_n                                                                                                                                                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 2.685      ;
; 7.353  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[5]                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|dqm[1]                                                                                                                                                   ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.004     ; 2.675      ;
; 7.358  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[7]                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|dqm[1]                                                                                                                                                   ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.004     ; 2.670      ;
; 7.386  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[4]                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|we_n                                                                                                                                                     ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 2.643      ;
; 7.387  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[4]                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|ras_n                                                                                                                                                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 2.642      ;
; 7.401  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[4]                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|dqm[1]                                                                                                                                                   ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.004     ; 2.627      ;
; 7.460  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[6]                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|we_n                                                                                                                                                     ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 2.569      ;
; 7.461  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[6]                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|ras_n                                                                                                                                                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 2.568      ;
; 7.475  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[6]                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|dqm[1]                                                                                                                                                   ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.004     ; 2.553      ;
; 7.497  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[3]                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|we_n                                                                                                                                                     ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 2.532      ;
; 7.498  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[3]                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|ras_n                                                                                                                                                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 2.531      ;
; 7.512  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[3]                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|dqm[1]                                                                                                                                                   ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.004     ; 2.516      ;
; 7.543  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg0  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_memory_reg0  ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg1  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a1~portb_memory_reg0  ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg2  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_memory_reg0  ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg3  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a3~portb_memory_reg0  ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg4  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a4~portb_memory_reg0  ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg5  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a5~portb_memory_reg0  ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg6  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a6~portb_memory_reg0  ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg7  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a7~portb_memory_reg0  ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg8  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a8~portb_memory_reg0  ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg9  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a9~portb_memory_reg0  ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg10 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a10~portb_memory_reg0 ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg11 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a11~portb_memory_reg0 ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.018     ; 2.438      ;
; 7.546  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_rd                                                                                                                                                   ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|we_n                                                                                                                                                     ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.001     ; 2.485      ;
; 7.547  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_Trcd                                                                                                                                               ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|ba[0]                                                                                                                                                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 2.483      ;
; 7.547  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_rd                                                                                                                                                   ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|ras_n                                                                                                                                                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.001     ; 2.484      ;
; 7.550  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_Trcd                                                                                                                                               ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|ba[1]                                                                                                                                                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 2.480      ;
; 7.561  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_rd                                                                                                                                                   ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|dqm[1]                                                                                                                                                   ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 2.469      ;
; 7.570  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[5]                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[7]                                                                                                                                               ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 2.456      ;
; 7.570  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[5]                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[8]                                                                                                                                               ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 2.456      ;
; 7.571  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[5]                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[9]                                                                                                                                               ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 2.455      ;
; 7.574  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[5]                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[3]                                                                                                                                               ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 2.452      ;
; 7.574  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[5]                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[4]                                                                                                                                               ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 2.452      ;
; 7.575  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[5]                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[11]                                                                                                                                              ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 2.451      ;
; 7.575  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[7]                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[7]                                                                                                                                               ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 2.451      ;
; 7.575  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[7]                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[8]                                                                                                                                               ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 2.451      ;
; 7.576  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[5]                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[6]                                                                                                                                               ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 2.450      ;
; 7.576  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[7]                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[9]                                                                                                                                               ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 2.450      ;
; 7.579  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[7]                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[3]                                                                                                                                               ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 2.447      ;
; 7.579  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[7]                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[4]                                                                                                                                               ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 2.447      ;
; 7.580  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[7]                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[11]                                                                                                                                              ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 2.446      ;
; 7.581  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[7]                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_addr[6]                                                                                                                                               ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 2.445      ;
; 7.594  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[1]                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|we_n                                                                                                                                                     ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 2.436      ;
; 7.595  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[1]                                                                                                                                             ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|ras_n                                                                                                                                                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 2.435      ;
; 7.603  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_Trcd                                                                                                                                               ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|we_n                                                                                                                                                     ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 2.429      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clockster:clockmaker|div300by21[4]'                                                                                                                                                                     ;
+--------+---------------------------------------------+--------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                          ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+--------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -1.877 ; ayglue:shrieker|YM2149:digeridoo|reg[11][0] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[1]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.906      ;
; -1.877 ; ayglue:shrieker|YM2149:digeridoo|reg[11][0] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[2]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.906      ;
; -1.877 ; ayglue:shrieker|YM2149:digeridoo|reg[11][0] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[3]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.906      ;
; -1.877 ; ayglue:shrieker|YM2149:digeridoo|reg[11][0] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[4]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.906      ;
; -1.877 ; ayglue:shrieker|YM2149:digeridoo|reg[11][0] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[5]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.906      ;
; -1.877 ; ayglue:shrieker|YM2149:digeridoo|reg[11][0] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[6]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.906      ;
; -1.877 ; ayglue:shrieker|YM2149:digeridoo|reg[11][0] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[7]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.906      ;
; -1.877 ; ayglue:shrieker|YM2149:digeridoo|reg[11][0] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[8]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.906      ;
; -1.877 ; ayglue:shrieker|YM2149:digeridoo|reg[11][0] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[9]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.906      ;
; -1.877 ; ayglue:shrieker|YM2149:digeridoo|reg[11][0] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[10] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.906      ;
; -1.877 ; ayglue:shrieker|YM2149:digeridoo|reg[11][0] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[11] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.906      ;
; -1.877 ; ayglue:shrieker|YM2149:digeridoo|reg[11][0] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[12] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.906      ;
; -1.877 ; ayglue:shrieker|YM2149:digeridoo|reg[11][0] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[13] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.906      ;
; -1.877 ; ayglue:shrieker|YM2149:digeridoo|reg[11][0] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[14] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.906      ;
; -1.877 ; ayglue:shrieker|YM2149:digeridoo|reg[11][0] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[15] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.906      ;
; -1.876 ; ayglue:shrieker|YM2149:digeridoo|reg[12][6] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[1]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.905      ;
; -1.876 ; ayglue:shrieker|YM2149:digeridoo|reg[12][6] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[2]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.905      ;
; -1.876 ; ayglue:shrieker|YM2149:digeridoo|reg[12][6] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[3]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.905      ;
; -1.876 ; ayglue:shrieker|YM2149:digeridoo|reg[12][6] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[4]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.905      ;
; -1.876 ; ayglue:shrieker|YM2149:digeridoo|reg[12][6] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[5]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.905      ;
; -1.876 ; ayglue:shrieker|YM2149:digeridoo|reg[12][6] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[6]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.905      ;
; -1.876 ; ayglue:shrieker|YM2149:digeridoo|reg[12][6] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[7]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.905      ;
; -1.876 ; ayglue:shrieker|YM2149:digeridoo|reg[12][6] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[8]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.905      ;
; -1.876 ; ayglue:shrieker|YM2149:digeridoo|reg[12][6] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[9]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.905      ;
; -1.876 ; ayglue:shrieker|YM2149:digeridoo|reg[12][6] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[10] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.905      ;
; -1.876 ; ayglue:shrieker|YM2149:digeridoo|reg[12][6] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[11] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.905      ;
; -1.876 ; ayglue:shrieker|YM2149:digeridoo|reg[12][6] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[12] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.905      ;
; -1.876 ; ayglue:shrieker|YM2149:digeridoo|reg[12][6] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[13] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.905      ;
; -1.876 ; ayglue:shrieker|YM2149:digeridoo|reg[12][6] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[14] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.905      ;
; -1.876 ; ayglue:shrieker|YM2149:digeridoo|reg[12][6] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[15] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.905      ;
; -1.857 ; ayglue:shrieker|YM2149:digeridoo|reg[0][1]  ; ayglue:shrieker|YM2149:digeridoo|tone_gen_op[1]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; 0.003      ; 2.892      ;
; -1.848 ; ayglue:shrieker|YM2149:digeridoo|reg[0][0]  ; ayglue:shrieker|YM2149:digeridoo|tone_gen_op[1]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; 0.001      ; 2.881      ;
; -1.843 ; ayglue:shrieker|YM2149:digeridoo|reg[0][2]  ; ayglue:shrieker|YM2149:digeridoo|tone_gen_op[1]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; 0.003      ; 2.878      ;
; -1.835 ; ayglue:shrieker|YM2149:digeridoo|reg[11][4] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[1]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.864      ;
; -1.835 ; ayglue:shrieker|YM2149:digeridoo|reg[11][4] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[2]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.864      ;
; -1.835 ; ayglue:shrieker|YM2149:digeridoo|reg[11][4] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[3]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.864      ;
; -1.835 ; ayglue:shrieker|YM2149:digeridoo|reg[11][4] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[4]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.864      ;
; -1.835 ; ayglue:shrieker|YM2149:digeridoo|reg[11][4] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[5]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.864      ;
; -1.835 ; ayglue:shrieker|YM2149:digeridoo|reg[11][4] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[6]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.864      ;
; -1.835 ; ayglue:shrieker|YM2149:digeridoo|reg[11][4] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[7]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.864      ;
; -1.835 ; ayglue:shrieker|YM2149:digeridoo|reg[11][4] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[8]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.864      ;
; -1.835 ; ayglue:shrieker|YM2149:digeridoo|reg[11][4] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[9]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.864      ;
; -1.835 ; ayglue:shrieker|YM2149:digeridoo|reg[11][4] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[10] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.864      ;
; -1.835 ; ayglue:shrieker|YM2149:digeridoo|reg[11][4] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[11] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.864      ;
; -1.835 ; ayglue:shrieker|YM2149:digeridoo|reg[11][4] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[12] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.864      ;
; -1.835 ; ayglue:shrieker|YM2149:digeridoo|reg[11][4] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[13] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.864      ;
; -1.835 ; ayglue:shrieker|YM2149:digeridoo|reg[11][4] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[14] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.864      ;
; -1.835 ; ayglue:shrieker|YM2149:digeridoo|reg[11][4] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[15] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.864      ;
; -1.816 ; ayglue:shrieker|YM2149:digeridoo|reg[0][3]  ; ayglue:shrieker|YM2149:digeridoo|tone_gen_op[1]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; 0.003      ; 2.851      ;
; -1.814 ; ayglue:shrieker|YM2149:digeridoo|reg[12][7] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[1]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; 0.001      ; 2.847      ;
; -1.814 ; ayglue:shrieker|YM2149:digeridoo|reg[12][7] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[2]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; 0.001      ; 2.847      ;
; -1.814 ; ayglue:shrieker|YM2149:digeridoo|reg[12][7] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[3]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; 0.001      ; 2.847      ;
; -1.814 ; ayglue:shrieker|YM2149:digeridoo|reg[12][7] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[4]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; 0.001      ; 2.847      ;
; -1.814 ; ayglue:shrieker|YM2149:digeridoo|reg[12][7] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[5]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; 0.001      ; 2.847      ;
; -1.814 ; ayglue:shrieker|YM2149:digeridoo|reg[12][7] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[6]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; 0.001      ; 2.847      ;
; -1.814 ; ayglue:shrieker|YM2149:digeridoo|reg[12][7] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[7]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; 0.001      ; 2.847      ;
; -1.814 ; ayglue:shrieker|YM2149:digeridoo|reg[12][7] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[8]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; 0.001      ; 2.847      ;
; -1.814 ; ayglue:shrieker|YM2149:digeridoo|reg[12][7] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[9]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; 0.001      ; 2.847      ;
; -1.814 ; ayglue:shrieker|YM2149:digeridoo|reg[12][7] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[10] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; 0.001      ; 2.847      ;
; -1.814 ; ayglue:shrieker|YM2149:digeridoo|reg[12][7] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[11] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; 0.001      ; 2.847      ;
; -1.814 ; ayglue:shrieker|YM2149:digeridoo|reg[12][7] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[12] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; 0.001      ; 2.847      ;
; -1.814 ; ayglue:shrieker|YM2149:digeridoo|reg[12][7] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[13] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; 0.001      ; 2.847      ;
; -1.814 ; ayglue:shrieker|YM2149:digeridoo|reg[12][7] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[14] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; 0.001      ; 2.847      ;
; -1.814 ; ayglue:shrieker|YM2149:digeridoo|reg[12][7] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[15] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; 0.001      ; 2.847      ;
; -1.802 ; ayglue:shrieker|YM2149:digeridoo|reg[11][0] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[0]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.002     ; 2.832      ;
; -1.801 ; ayglue:shrieker|YM2149:digeridoo|reg[12][6] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[0]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.002     ; 2.831      ;
; -1.765 ; ayglue:shrieker|YM2149:digeridoo|reg[12][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[1]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.794      ;
; -1.765 ; ayglue:shrieker|YM2149:digeridoo|reg[12][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[2]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.794      ;
; -1.765 ; ayglue:shrieker|YM2149:digeridoo|reg[12][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[3]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.794      ;
; -1.765 ; ayglue:shrieker|YM2149:digeridoo|reg[12][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[4]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.794      ;
; -1.765 ; ayglue:shrieker|YM2149:digeridoo|reg[12][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[5]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.794      ;
; -1.765 ; ayglue:shrieker|YM2149:digeridoo|reg[12][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[6]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.794      ;
; -1.765 ; ayglue:shrieker|YM2149:digeridoo|reg[12][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[7]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.794      ;
; -1.765 ; ayglue:shrieker|YM2149:digeridoo|reg[12][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[8]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.794      ;
; -1.765 ; ayglue:shrieker|YM2149:digeridoo|reg[12][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[9]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.794      ;
; -1.765 ; ayglue:shrieker|YM2149:digeridoo|reg[12][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[10] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.794      ;
; -1.765 ; ayglue:shrieker|YM2149:digeridoo|reg[12][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[11] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.794      ;
; -1.765 ; ayglue:shrieker|YM2149:digeridoo|reg[12][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[12] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.794      ;
; -1.765 ; ayglue:shrieker|YM2149:digeridoo|reg[12][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[13] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.794      ;
; -1.765 ; ayglue:shrieker|YM2149:digeridoo|reg[12][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[14] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.794      ;
; -1.765 ; ayglue:shrieker|YM2149:digeridoo|reg[12][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[15] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.794      ;
; -1.762 ; ayglue:shrieker|YM2149:digeridoo|reg[0][7]  ; ayglue:shrieker|YM2149:digeridoo|tone_gen_op[1]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; 0.004      ; 2.798      ;
; -1.760 ; ayglue:shrieker|YM2149:digeridoo|reg[11][4] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[0]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.002     ; 2.790      ;
; -1.751 ; ayglue:shrieker|YM2149:digeridoo|reg[0][5]  ; ayglue:shrieker|YM2149:digeridoo|tone_gen_op[1]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; 0.004      ; 2.787      ;
; -1.743 ; ayglue:shrieker|YM2149:digeridoo|reg[11][0] ; ayglue:shrieker|YM2149:digeridoo|env_ena         ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.002     ; 2.773      ;
; -1.742 ; ayglue:shrieker|YM2149:digeridoo|reg[12][6] ; ayglue:shrieker|YM2149:digeridoo|env_ena         ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.002     ; 2.772      ;
; -1.739 ; ayglue:shrieker|YM2149:digeridoo|reg[12][7] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[0]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; 0.002      ; 2.773      ;
; -1.737 ; ayglue:shrieker|YM2149:digeridoo|reg[0][4]  ; ayglue:shrieker|YM2149:digeridoo|tone_gen_op[1]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; 0.003      ; 2.772      ;
; -1.735 ; ayglue:shrieker|YM2149:digeridoo|reg[11][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[1]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.764      ;
; -1.735 ; ayglue:shrieker|YM2149:digeridoo|reg[11][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[2]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.764      ;
; -1.735 ; ayglue:shrieker|YM2149:digeridoo|reg[11][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[3]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.764      ;
; -1.735 ; ayglue:shrieker|YM2149:digeridoo|reg[11][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[4]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.764      ;
; -1.735 ; ayglue:shrieker|YM2149:digeridoo|reg[11][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[5]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.764      ;
; -1.735 ; ayglue:shrieker|YM2149:digeridoo|reg[11][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[6]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.764      ;
; -1.735 ; ayglue:shrieker|YM2149:digeridoo|reg[11][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[7]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.764      ;
; -1.735 ; ayglue:shrieker|YM2149:digeridoo|reg[11][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[8]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.764      ;
; -1.735 ; ayglue:shrieker|YM2149:digeridoo|reg[11][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[9]  ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.764      ;
; -1.735 ; ayglue:shrieker|YM2149:digeridoo|reg[11][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[10] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.764      ;
; -1.735 ; ayglue:shrieker|YM2149:digeridoo|reg[11][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[11] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.764      ;
; -1.735 ; ayglue:shrieker|YM2149:digeridoo|reg[11][1] ; ayglue:shrieker|YM2149:digeridoo|env_gen_cnt[12] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; 1.000        ; -0.003     ; 2.764      ;
+--------+---------------------------------------------+--------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'I2C_AV_Config:u7|mI2C_CTRL_CLK'                                                                                                                                                               ;
+--------+--------------------------------------------------+-------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                   ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -0.757 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_AV_Config:u7|I2C_Controller:u0|SDO    ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.790      ;
; -0.620 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u7|I2C_Controller:u0|SDO    ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.653      ;
; -0.604 ; I2C_AV_Config:u7|I2C_Controller:u0|SD[0]         ; I2C_AV_Config:u7|I2C_Controller:u0|SDO    ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.636      ;
; -0.507 ; I2C_AV_Config:u7|I2C_Controller:u0|SD[10]        ; I2C_AV_Config:u7|I2C_Controller:u0|SDO    ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.539      ;
; -0.463 ; I2C_AV_Config:u7|LUT_INDEX[1]                    ; I2C_AV_Config:u7|mI2C_DATA[12]            ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.010     ; 1.485      ;
; -0.463 ; I2C_AV_Config:u7|LUT_INDEX[1]                    ; I2C_AV_Config:u7|mI2C_DATA[2]             ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.010     ; 1.485      ;
; -0.463 ; I2C_AV_Config:u7|LUT_INDEX[1]                    ; I2C_AV_Config:u7|mI2C_DATA[9]             ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.010     ; 1.485      ;
; -0.463 ; I2C_AV_Config:u7|LUT_INDEX[1]                    ; I2C_AV_Config:u7|mI2C_DATA[1]             ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.010     ; 1.485      ;
; -0.463 ; I2C_AV_Config:u7|LUT_INDEX[1]                    ; I2C_AV_Config:u7|mI2C_DATA[11]            ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.010     ; 1.485      ;
; -0.463 ; I2C_AV_Config:u7|LUT_INDEX[1]                    ; I2C_AV_Config:u7|mI2C_DATA[10]            ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.010     ; 1.485      ;
; -0.463 ; I2C_AV_Config:u7|LUT_INDEX[1]                    ; I2C_AV_Config:u7|mI2C_DATA[3]             ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.010     ; 1.485      ;
; -0.463 ; I2C_AV_Config:u7|LUT_INDEX[1]                    ; I2C_AV_Config:u7|mI2C_DATA[4]             ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.010     ; 1.485      ;
; -0.463 ; I2C_AV_Config:u7|LUT_INDEX[1]                    ; I2C_AV_Config:u7|mI2C_DATA[7]             ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.010     ; 1.485      ;
; -0.463 ; I2C_AV_Config:u7|LUT_INDEX[1]                    ; I2C_AV_Config:u7|mI2C_DATA[0]             ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.010     ; 1.485      ;
; -0.463 ; I2C_AV_Config:u7|LUT_INDEX[1]                    ; I2C_AV_Config:u7|mI2C_DATA[5]             ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.010     ; 1.485      ;
; -0.458 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[12] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.491      ;
; -0.458 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[2]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.491      ;
; -0.458 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[9]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.491      ;
; -0.458 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[1]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.491      ;
; -0.458 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[11] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.491      ;
; -0.458 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[10] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.491      ;
; -0.458 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[3]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.491      ;
; -0.458 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[4]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.491      ;
; -0.458 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[7]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.491      ;
; -0.458 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[0]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.491      ;
; -0.458 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[5]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.491      ;
; -0.442 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[12] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.475      ;
; -0.442 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[2]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.475      ;
; -0.442 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[9]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.475      ;
; -0.442 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[1]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.475      ;
; -0.442 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[11] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.475      ;
; -0.442 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[10] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.475      ;
; -0.442 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[3]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.475      ;
; -0.442 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[4]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.475      ;
; -0.442 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[7]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.475      ;
; -0.442 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[0]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.475      ;
; -0.442 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[5]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.475      ;
; -0.426 ; I2C_AV_Config:u7|LUT_INDEX[0]                    ; I2C_AV_Config:u7|mI2C_DATA[12]            ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.010     ; 1.448      ;
; -0.426 ; I2C_AV_Config:u7|LUT_INDEX[0]                    ; I2C_AV_Config:u7|mI2C_DATA[2]             ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.010     ; 1.448      ;
; -0.426 ; I2C_AV_Config:u7|LUT_INDEX[0]                    ; I2C_AV_Config:u7|mI2C_DATA[9]             ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.010     ; 1.448      ;
; -0.426 ; I2C_AV_Config:u7|LUT_INDEX[0]                    ; I2C_AV_Config:u7|mI2C_DATA[1]             ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.010     ; 1.448      ;
; -0.426 ; I2C_AV_Config:u7|LUT_INDEX[0]                    ; I2C_AV_Config:u7|mI2C_DATA[11]            ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.010     ; 1.448      ;
; -0.426 ; I2C_AV_Config:u7|LUT_INDEX[0]                    ; I2C_AV_Config:u7|mI2C_DATA[10]            ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.010     ; 1.448      ;
; -0.426 ; I2C_AV_Config:u7|LUT_INDEX[0]                    ; I2C_AV_Config:u7|mI2C_DATA[3]             ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.010     ; 1.448      ;
; -0.426 ; I2C_AV_Config:u7|LUT_INDEX[0]                    ; I2C_AV_Config:u7|mI2C_DATA[4]             ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.010     ; 1.448      ;
; -0.426 ; I2C_AV_Config:u7|LUT_INDEX[0]                    ; I2C_AV_Config:u7|mI2C_DATA[7]             ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.010     ; 1.448      ;
; -0.426 ; I2C_AV_Config:u7|LUT_INDEX[0]                    ; I2C_AV_Config:u7|mI2C_DATA[0]             ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.010     ; 1.448      ;
; -0.426 ; I2C_AV_Config:u7|LUT_INDEX[0]                    ; I2C_AV_Config:u7|mI2C_DATA[5]             ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.010     ; 1.448      ;
; -0.418 ; I2C_AV_Config:u7|LUT_INDEX[1]                    ; I2C_AV_Config:u7|mSetup_ST.01             ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.450      ;
; -0.418 ; I2C_AV_Config:u7|LUT_INDEX[1]                    ; I2C_AV_Config:u7|mSetup_ST.00             ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.450      ;
; -0.418 ; I2C_AV_Config:u7|LUT_INDEX[1]                    ; I2C_AV_Config:u7|mSetup_ST.10             ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.450      ;
; -0.418 ; I2C_AV_Config:u7|LUT_INDEX[1]                    ; I2C_AV_Config:u7|mI2C_GO                  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.450      ;
; -0.413 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u7|I2C_Controller:u0|SDO    ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.446      ;
; -0.393 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[12] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.426      ;
; -0.393 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[2]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.426      ;
; -0.393 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[9]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.426      ;
; -0.393 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[1]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.426      ;
; -0.393 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[11] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.426      ;
; -0.393 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[10] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.426      ;
; -0.393 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[3]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.426      ;
; -0.393 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[4]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.426      ;
; -0.393 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[7]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.426      ;
; -0.393 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[0]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.426      ;
; -0.393 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[5]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.426      ;
; -0.381 ; I2C_AV_Config:u7|LUT_INDEX[0]                    ; I2C_AV_Config:u7|mSetup_ST.01             ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.413      ;
; -0.381 ; I2C_AV_Config:u7|LUT_INDEX[0]                    ; I2C_AV_Config:u7|mSetup_ST.00             ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.413      ;
; -0.381 ; I2C_AV_Config:u7|LUT_INDEX[0]                    ; I2C_AV_Config:u7|mSetup_ST.10             ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.413      ;
; -0.381 ; I2C_AV_Config:u7|LUT_INDEX[0]                    ; I2C_AV_Config:u7|mI2C_GO                  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.413      ;
; -0.380 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u7|I2C_Controller:u0|SDO    ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.413      ;
; -0.361 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[12] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.394      ;
; -0.361 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[2]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.394      ;
; -0.361 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[9]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.394      ;
; -0.361 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[1]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.394      ;
; -0.361 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[11] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.394      ;
; -0.361 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[10] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.394      ;
; -0.361 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[3]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.394      ;
; -0.361 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[4]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.394      ;
; -0.361 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[7]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.394      ;
; -0.361 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[0]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.394      ;
; -0.361 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[5]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.394      ;
; -0.360 ; I2C_AV_Config:u7|I2C_Controller:u0|SD[11]        ; I2C_AV_Config:u7|I2C_Controller:u0|SDO    ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.392      ;
; -0.341 ; I2C_AV_Config:u7|I2C_Controller:u0|SD[4]         ; I2C_AV_Config:u7|I2C_Controller:u0|SDO    ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.373      ;
; -0.333 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u7|I2C_Controller:u0|SDO    ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.366      ;
; -0.332 ; I2C_AV_Config:u7|I2C_Controller:u0|SDO           ; I2C_AV_Config:u7|I2C_Controller:u0|SDO    ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.364      ;
; -0.326 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[12] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.359      ;
; -0.326 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[2]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.359      ;
; -0.326 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[9]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.359      ;
; -0.326 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[1]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.359      ;
; -0.326 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[11] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.359      ;
; -0.326 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[10] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.359      ;
; -0.326 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[3]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.359      ;
; -0.326 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[4]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.359      ;
; -0.326 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[7]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.359      ;
; -0.326 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[0]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.359      ;
; -0.326 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u7|I2C_Controller:u0|SD[5]  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.359      ;
; -0.308 ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_AV_Config:u7|I2C_Controller:u0|SDO    ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 1.341      ;
; -0.296 ; I2C_AV_Config:u7|I2C_Controller:u0|SD[9]         ; I2C_AV_Config:u7|I2C_Controller:u0|SDO    ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.328      ;
; -0.270 ; I2C_AV_Config:u7|LUT_INDEX[1]                    ; I2C_AV_Config:u7|LUT_INDEX[1]             ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.302      ;
; -0.267 ; I2C_AV_Config:u7|LUT_INDEX[1]                    ; I2C_AV_Config:u7|LUT_INDEX[0]             ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.299      ;
; -0.264 ; I2C_AV_Config:u7|LUT_INDEX[2]                    ; I2C_AV_Config:u7|mI2C_DATA[12]            ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.296      ;
+--------+--------------------------------------------------+-------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clockmaker|vector_xtal|altpll_component|pll|clk[1]'                                                                                                                                                              ;
+--------+------------------------------------+------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.698 ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[0] ; clockster:clockmaker|div300by21[4]                 ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.001        ; -0.281     ; 0.591      ;
; -0.698 ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4]                 ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.001        ; -0.281     ; 0.591      ;
; -0.698 ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[0] ; clockster:clockmaker|div300by21[4]                 ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.001        ; -0.281     ; 0.591      ;
; -0.698 ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4]                 ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.001        ; -0.281     ; 0.591      ;
; -0.697 ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[2] ; clockster:clockmaker|div300by21[4]                 ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.001        ; -0.281     ; 0.590      ;
; -0.697 ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[2] ; clockster:clockmaker|div300by21[4]                 ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.001        ; -0.281     ; 0.590      ;
; -0.636 ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[5] ; clockster:clockmaker|div300by21[4]                 ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.001        ; -0.281     ; 0.529      ;
; -0.636 ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[5] ; clockster:clockmaker|div300by21[4]                 ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.001        ; -0.281     ; 0.529      ;
; -0.516 ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31]                 ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.001        ; -0.297     ; 0.393      ;
; -0.516 ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31]                 ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.001        ; -0.297     ; 0.393      ;
; -0.511 ; clockster:clockmaker|cophacc[15]   ; clockster:clockmaker|cophacc[15]   ; clockster:clockmaker|cophacc[15]                   ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.001        ; -0.292     ; 0.393      ;
; -0.511 ; clockster:clockmaker|cophacc[15]   ; clockster:clockmaker|cophacc[15]   ; clockster:clockmaker|cophacc[15]                   ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.001        ; -0.292     ; 0.393      ;
; 1.506  ; clockster:clockmaker|pal_phase[2]  ; clockster:clockmaker|pal_phase[31] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.854      ;
; 1.541  ; clockster:clockmaker|pal_phase[2]  ; clockster:clockmaker|pal_phase[30] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.819      ;
; 1.576  ; clockster:clockmaker|pal_phase[2]  ; clockster:clockmaker|pal_phase[29] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.784      ;
; 1.599  ; clockster:clockmaker|cophacc[1]    ; clockster:clockmaker|pal_phase[31] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.761      ;
; 1.611  ; clockster:clockmaker|pal_phase[2]  ; clockster:clockmaker|pal_phase[28] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.749      ;
; 1.619  ; clockster:clockmaker|pal_phase[4]  ; clockster:clockmaker|pal_phase[31] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.741      ;
; 1.634  ; clockster:clockmaker|cophacc[1]    ; clockster:clockmaker|pal_phase[30] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.726      ;
; 1.646  ; clockster:clockmaker|pal_phase[2]  ; clockster:clockmaker|pal_phase[27] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.714      ;
; 1.654  ; clockster:clockmaker|pal_phase[4]  ; clockster:clockmaker|pal_phase[30] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.706      ;
; 1.669  ; clockster:clockmaker|pal_phase[5]  ; clockster:clockmaker|pal_phase[31] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.691      ;
; 1.669  ; clockster:clockmaker|cophacc[1]    ; clockster:clockmaker|pal_phase[29] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.691      ;
; 1.681  ; clockster:clockmaker|pal_phase[2]  ; clockster:clockmaker|pal_phase[26] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.679      ;
; 1.688  ; clockster:clockmaker|pal_phase[6]  ; clockster:clockmaker|pal_phase[31] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.672      ;
; 1.689  ; clockster:clockmaker|pal_phase[4]  ; clockster:clockmaker|pal_phase[29] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.671      ;
; 1.704  ; clockster:clockmaker|pal_phase[5]  ; clockster:clockmaker|pal_phase[30] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.656      ;
; 1.704  ; clockster:clockmaker|cophacc[1]    ; clockster:clockmaker|pal_phase[28] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.656      ;
; 1.716  ; clockster:clockmaker|pal_phase[2]  ; clockster:clockmaker|pal_phase[25] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.644      ;
; 1.723  ; clockster:clockmaker|pal_phase[7]  ; clockster:clockmaker|pal_phase[31] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.637      ;
; 1.723  ; clockster:clockmaker|pal_phase[6]  ; clockster:clockmaker|pal_phase[30] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.637      ;
; 1.724  ; clockster:clockmaker|pal_phase[4]  ; clockster:clockmaker|pal_phase[28] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.636      ;
; 1.739  ; clockster:clockmaker|pal_phase[5]  ; clockster:clockmaker|pal_phase[29] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.621      ;
; 1.739  ; clockster:clockmaker|cophacc[1]    ; clockster:clockmaker|pal_phase[27] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.621      ;
; 1.758  ; clockster:clockmaker|pal_phase[7]  ; clockster:clockmaker|pal_phase[30] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.602      ;
; 1.758  ; clockster:clockmaker|pal_phase[6]  ; clockster:clockmaker|pal_phase[29] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.602      ;
; 1.759  ; clockster:clockmaker|pal_phase[4]  ; clockster:clockmaker|pal_phase[27] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.601      ;
; 1.774  ; clockster:clockmaker|pal_phase[5]  ; clockster:clockmaker|pal_phase[28] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.586      ;
; 1.774  ; clockster:clockmaker|cophacc[1]    ; clockster:clockmaker|pal_phase[26] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.586      ;
; 1.778  ; clockster:clockmaker|pal_phase[8]  ; clockster:clockmaker|pal_phase[31] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.582      ;
; 1.793  ; clockster:clockmaker|pal_phase[7]  ; clockster:clockmaker|pal_phase[29] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.567      ;
; 1.793  ; clockster:clockmaker|pal_phase[6]  ; clockster:clockmaker|pal_phase[28] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.567      ;
; 1.794  ; clockster:clockmaker|pal_phase[4]  ; clockster:clockmaker|pal_phase[26] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.566      ;
; 1.809  ; clockster:clockmaker|pal_phase[5]  ; clockster:clockmaker|pal_phase[27] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.551      ;
; 1.809  ; clockster:clockmaker|cophacc[1]    ; clockster:clockmaker|pal_phase[25] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.551      ;
; 1.810  ; clockster:clockmaker|pal_phase[2]  ; clockster:clockmaker|pal_phase[24] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.550      ;
; 1.813  ; clockster:clockmaker|pal_phase[8]  ; clockster:clockmaker|pal_phase[30] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.547      ;
; 1.828  ; clockster:clockmaker|pal_phase[7]  ; clockster:clockmaker|pal_phase[28] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.532      ;
; 1.828  ; clockster:clockmaker|pal_phase[6]  ; clockster:clockmaker|pal_phase[27] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.532      ;
; 1.829  ; clockster:clockmaker|pal_phase[4]  ; clockster:clockmaker|pal_phase[25] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.531      ;
; 1.844  ; clockster:clockmaker|pal_phase[5]  ; clockster:clockmaker|pal_phase[26] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.516      ;
; 1.845  ; clockster:clockmaker|pal_phase[2]  ; clockster:clockmaker|pal_phase[23] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.515      ;
; 1.848  ; clockster:clockmaker|pal_phase[8]  ; clockster:clockmaker|pal_phase[29] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.512      ;
; 1.855  ; clockster:clockmaker|pal_phase[9]  ; clockster:clockmaker|pal_phase[31] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.505      ;
; 1.863  ; clockster:clockmaker|pal_phase[7]  ; clockster:clockmaker|pal_phase[27] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.497      ;
; 1.863  ; clockster:clockmaker|pal_phase[6]  ; clockster:clockmaker|pal_phase[26] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.497      ;
; 1.879  ; clockster:clockmaker|pal_phase[5]  ; clockster:clockmaker|pal_phase[25] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.481      ;
; 1.880  ; clockster:clockmaker|pal_phase[2]  ; clockster:clockmaker|pal_phase[22] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.480      ;
; 1.883  ; clockster:clockmaker|pal_phase[8]  ; clockster:clockmaker|pal_phase[28] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.477      ;
; 1.890  ; clockster:clockmaker|pal_phase[9]  ; clockster:clockmaker|pal_phase[30] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.470      ;
; 1.898  ; clockster:clockmaker|pal_phase[7]  ; clockster:clockmaker|pal_phase[26] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.462      ;
; 1.898  ; clockster:clockmaker|pal_phase[6]  ; clockster:clockmaker|pal_phase[25] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.462      ;
; 1.903  ; clockster:clockmaker|pal_phase[10] ; clockster:clockmaker|pal_phase[31] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.457      ;
; 1.903  ; clockster:clockmaker|cophacc[1]    ; clockster:clockmaker|pal_phase[24] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.457      ;
; 1.915  ; clockster:clockmaker|pal_phase[2]  ; clockster:clockmaker|pal_phase[21] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.445      ;
; 1.918  ; clockster:clockmaker|pal_phase[8]  ; clockster:clockmaker|pal_phase[27] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.442      ;
; 1.923  ; clockster:clockmaker|pal_phase[4]  ; clockster:clockmaker|pal_phase[24] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.437      ;
; 1.925  ; clockster:clockmaker|pal_phase[11] ; clockster:clockmaker|pal_phase[31] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.435      ;
; 1.925  ; clockster:clockmaker|pal_phase[9]  ; clockster:clockmaker|pal_phase[29] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.435      ;
; 1.929  ; clockster:clockmaker|pal_phase[13] ; clockster:clockmaker|pal_phase[31] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.431      ;
; 1.933  ; clockster:clockmaker|pal_phase[7]  ; clockster:clockmaker|pal_phase[25] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.427      ;
; 1.938  ; clockster:clockmaker|pal_phase[10] ; clockster:clockmaker|pal_phase[30] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.422      ;
; 1.938  ; clockster:clockmaker|cophacc[1]    ; clockster:clockmaker|pal_phase[23] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.422      ;
; 1.950  ; clockster:clockmaker|pal_phase[2]  ; clockster:clockmaker|pal_phase[20] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.410      ;
; 1.953  ; clockster:clockmaker|pal_phase[8]  ; clockster:clockmaker|pal_phase[26] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.407      ;
; 1.958  ; clockster:clockmaker|pal_phase[4]  ; clockster:clockmaker|pal_phase[23] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.402      ;
; 1.960  ; clockster:clockmaker|pal_phase[11] ; clockster:clockmaker|pal_phase[30] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.400      ;
; 1.960  ; clockster:clockmaker|pal_phase[9]  ; clockster:clockmaker|pal_phase[28] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.400      ;
; 1.961  ; clockster:clockmaker|cophacc[1]    ; clockster:clockmaker|cophacc[15]   ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; 0.000      ; 1.404      ;
; 1.964  ; clockster:clockmaker|pal_phase[13] ; clockster:clockmaker|pal_phase[30] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.396      ;
; 1.973  ; clockster:clockmaker|pal_phase[12] ; clockster:clockmaker|pal_phase[31] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.387      ;
; 1.973  ; clockster:clockmaker|pal_phase[10] ; clockster:clockmaker|pal_phase[29] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.387      ;
; 1.973  ; clockster:clockmaker|pal_phase[5]  ; clockster:clockmaker|pal_phase[24] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.387      ;
; 1.973  ; clockster:clockmaker|cophacc[1]    ; clockster:clockmaker|pal_phase[22] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.387      ;
; 1.979  ; clockster:clockmaker|pal_phase[2]  ; clockster:clockmaker|cophacc[15]   ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; 0.000      ; 1.386      ;
; 1.985  ; clockster:clockmaker|pal_phase[2]  ; clockster:clockmaker|pal_phase[19] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.375      ;
; 1.988  ; clockster:clockmaker|pal_phase[8]  ; clockster:clockmaker|pal_phase[25] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.372      ;
; 1.992  ; clockster:clockmaker|pal_phase[6]  ; clockster:clockmaker|pal_phase[24] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.368      ;
; 1.993  ; clockster:clockmaker|pal_phase[4]  ; clockster:clockmaker|pal_phase[22] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.367      ;
; 1.995  ; clockster:clockmaker|pal_phase[11] ; clockster:clockmaker|pal_phase[29] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.365      ;
; 1.995  ; clockster:clockmaker|pal_phase[9]  ; clockster:clockmaker|pal_phase[27] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.365      ;
; 1.996  ; clockster:clockmaker|cophacc[1]    ; clockster:clockmaker|cophacc[14]   ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; 0.000      ; 1.369      ;
; 1.999  ; clockster:clockmaker|pal_phase[13] ; clockster:clockmaker|pal_phase[29] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.361      ;
; 2.008  ; clockster:clockmaker|pal_phase[12] ; clockster:clockmaker|pal_phase[30] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.352      ;
; 2.008  ; clockster:clockmaker|pal_phase[10] ; clockster:clockmaker|pal_phase[28] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.352      ;
; 2.008  ; clockster:clockmaker|pal_phase[5]  ; clockster:clockmaker|pal_phase[23] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.352      ;
; 2.008  ; clockster:clockmaker|cophacc[1]    ; clockster:clockmaker|pal_phase[21] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.352      ;
; 2.014  ; clockster:clockmaker|pal_phase[2]  ; clockster:clockmaker|cophacc[14]   ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; 0.000      ; 1.351      ;
; 2.020  ; clockster:clockmaker|pal_phase[2]  ; clockster:clockmaker|pal_phase[18] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.340      ;
; 2.027  ; clockster:clockmaker|pal_phase[7]  ; clockster:clockmaker|pal_phase[24] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 3.333        ; -0.005     ; 1.333      ;
+--------+------------------------------------+------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clockster:clockmaker|cophacc[15]'                                                                                                                                                                                           ;
+--------+------------------------------------------------------+-----------------------------------------------------+----------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                             ; Launch Clock                                 ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+-----------------------------------------------------+----------------------------------------------+----------------------------------+--------------+------------+------------+
; -0.369 ; soundcodec:soundnik|decimator[4]                     ; soundcodec:soundnik|pulses_sample[0][4]             ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.402      ;
; -0.369 ; soundcodec:soundnik|decimator[4]                     ; soundcodec:soundnik|pulses_sample[1][4]             ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.402      ;
; -0.369 ; soundcodec:soundnik|decimator[4]                     ; soundcodec:soundnik|pulses_sample[2][4]             ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.402      ;
; -0.369 ; soundcodec:soundnik|decimator[4]                     ; soundcodec:soundnik|pulses_sample[3][4]             ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.402      ;
; -0.369 ; soundcodec:soundnik|decimator[4]                     ; soundcodec:soundnik|sum[4]                          ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.402      ;
; -0.369 ; soundcodec:soundnik|decimator[4]                     ; soundcodec:soundnik|pulses_sample[0][5]             ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.402      ;
; -0.369 ; soundcodec:soundnik|decimator[4]                     ; soundcodec:soundnik|pulses_sample[1][5]             ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.402      ;
; -0.369 ; soundcodec:soundnik|decimator[4]                     ; soundcodec:soundnik|pulses_sample[2][5]             ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.402      ;
; -0.369 ; soundcodec:soundnik|decimator[4]                     ; soundcodec:soundnik|pulses_sample[3][5]             ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.402      ;
; -0.369 ; soundcodec:soundnik|decimator[4]                     ; soundcodec:soundnik|sum[5]                          ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.402      ;
; -0.369 ; soundcodec:soundnik|decimator[4]                     ; soundcodec:soundnik|sum[6]                          ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.402      ;
; -0.369 ; soundcodec:soundnik|decimator[4]                     ; soundcodec:soundnik|sum[7]                          ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.402      ;
; -0.305 ; soundcodec:soundnik|decimator[7]                     ; soundcodec:soundnik|pulses_sample[0][4]             ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.338      ;
; -0.305 ; soundcodec:soundnik|decimator[7]                     ; soundcodec:soundnik|pulses_sample[1][4]             ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.338      ;
; -0.305 ; soundcodec:soundnik|decimator[7]                     ; soundcodec:soundnik|pulses_sample[2][4]             ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.338      ;
; -0.305 ; soundcodec:soundnik|decimator[7]                     ; soundcodec:soundnik|pulses_sample[3][4]             ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.338      ;
; -0.305 ; soundcodec:soundnik|decimator[7]                     ; soundcodec:soundnik|sum[4]                          ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.338      ;
; -0.305 ; soundcodec:soundnik|decimator[7]                     ; soundcodec:soundnik|pulses_sample[0][5]             ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.338      ;
; -0.305 ; soundcodec:soundnik|decimator[7]                     ; soundcodec:soundnik|pulses_sample[1][5]             ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.338      ;
; -0.305 ; soundcodec:soundnik|decimator[7]                     ; soundcodec:soundnik|pulses_sample[2][5]             ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.338      ;
; -0.305 ; soundcodec:soundnik|decimator[7]                     ; soundcodec:soundnik|pulses_sample[3][5]             ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.338      ;
; -0.305 ; soundcodec:soundnik|decimator[7]                     ; soundcodec:soundnik|sum[5]                          ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.338      ;
; -0.305 ; soundcodec:soundnik|decimator[7]                     ; soundcodec:soundnik|sum[6]                          ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.338      ;
; -0.305 ; soundcodec:soundnik|decimator[7]                     ; soundcodec:soundnik|sum[7]                          ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.338      ;
; -0.262 ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[2]  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[0] ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 1.294      ;
; -0.262 ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[2]  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[1] ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 1.294      ;
; -0.262 ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[2]  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[2] ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 1.294      ;
; -0.262 ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[2]  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[4] ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 1.294      ;
; -0.262 ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[2]  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[5] ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 1.294      ;
; -0.262 ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[2]  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[6] ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 1.294      ;
; -0.262 ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[2]  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[7] ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 1.294      ;
; -0.262 ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[2]  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[8] ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 1.294      ;
; -0.262 ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[2]  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[3] ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 1.294      ;
; -0.225 ; soundcodec:soundnik|decimator[6]                     ; soundcodec:soundnik|pulses_sample[0][4]             ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.258      ;
; -0.225 ; soundcodec:soundnik|decimator[6]                     ; soundcodec:soundnik|pulses_sample[1][4]             ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.258      ;
; -0.225 ; soundcodec:soundnik|decimator[6]                     ; soundcodec:soundnik|pulses_sample[2][4]             ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.258      ;
; -0.225 ; soundcodec:soundnik|decimator[6]                     ; soundcodec:soundnik|pulses_sample[3][4]             ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.258      ;
; -0.225 ; soundcodec:soundnik|decimator[6]                     ; soundcodec:soundnik|sum[4]                          ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.258      ;
; -0.225 ; soundcodec:soundnik|decimator[6]                     ; soundcodec:soundnik|pulses_sample[0][5]             ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.258      ;
; -0.225 ; soundcodec:soundnik|decimator[6]                     ; soundcodec:soundnik|pulses_sample[1][5]             ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.258      ;
; -0.225 ; soundcodec:soundnik|decimator[6]                     ; soundcodec:soundnik|pulses_sample[2][5]             ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.258      ;
; -0.225 ; soundcodec:soundnik|decimator[6]                     ; soundcodec:soundnik|pulses_sample[3][5]             ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.258      ;
; -0.225 ; soundcodec:soundnik|decimator[6]                     ; soundcodec:soundnik|sum[5]                          ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.258      ;
; -0.225 ; soundcodec:soundnik|decimator[6]                     ; soundcodec:soundnik|sum[6]                          ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.258      ;
; -0.225 ; soundcodec:soundnik|decimator[6]                     ; soundcodec:soundnik|sum[7]                          ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.258      ;
; -0.224 ; soundcodec:soundnik|pulses_sample[3][4]              ; soundcodec:soundnik|sum[7]                          ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 1.256      ;
; -0.215 ; soundcodec:soundnik|pulses_sample[2][4]              ; soundcodec:soundnik|sum[7]                          ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 1.247      ;
; -0.193 ; soundcodec:soundnik|pulses_sample[1][5]              ; soundcodec:soundnik|sum[7]                          ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 1.225      ;
; -0.189 ; soundcodec:soundnik|pulses_sample[3][4]              ; soundcodec:soundnik|sum[6]                          ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 1.221      ;
; -0.181 ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[0]  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[0] ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 1.213      ;
; -0.181 ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[0]  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[1] ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 1.213      ;
; -0.181 ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[0]  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[2] ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 1.213      ;
; -0.181 ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[0]  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[4] ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 1.213      ;
; -0.181 ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[0]  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[5] ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 1.213      ;
; -0.181 ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[0]  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[6] ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 1.213      ;
; -0.181 ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[0]  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[7] ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 1.213      ;
; -0.181 ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[0]  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[8] ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 1.213      ;
; -0.181 ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[0]  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[3] ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 1.213      ;
; -0.180 ; soundcodec:soundnik|pulses_sample[2][4]              ; soundcodec:soundnik|sum[6]                          ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 1.212      ;
; -0.177 ; soundcodec:soundnik|decimator[0]                     ; soundcodec:soundnik|pulses_sample[0][4]             ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.210      ;
; -0.177 ; soundcodec:soundnik|decimator[0]                     ; soundcodec:soundnik|pulses_sample[1][4]             ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.210      ;
; -0.177 ; soundcodec:soundnik|decimator[0]                     ; soundcodec:soundnik|pulses_sample[2][4]             ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.210      ;
; -0.177 ; soundcodec:soundnik|decimator[0]                     ; soundcodec:soundnik|pulses_sample[3][4]             ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.210      ;
; -0.177 ; soundcodec:soundnik|decimator[0]                     ; soundcodec:soundnik|sum[4]                          ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.210      ;
; -0.177 ; soundcodec:soundnik|decimator[0]                     ; soundcodec:soundnik|pulses_sample[0][5]             ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.210      ;
; -0.177 ; soundcodec:soundnik|decimator[0]                     ; soundcodec:soundnik|pulses_sample[1][5]             ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.210      ;
; -0.177 ; soundcodec:soundnik|decimator[0]                     ; soundcodec:soundnik|pulses_sample[2][5]             ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.210      ;
; -0.177 ; soundcodec:soundnik|decimator[0]                     ; soundcodec:soundnik|pulses_sample[3][5]             ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.210      ;
; -0.177 ; soundcodec:soundnik|decimator[0]                     ; soundcodec:soundnik|sum[5]                          ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.210      ;
; -0.177 ; soundcodec:soundnik|decimator[0]                     ; soundcodec:soundnik|sum[6]                          ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.210      ;
; -0.177 ; soundcodec:soundnik|decimator[0]                     ; soundcodec:soundnik|sum[7]                          ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.210      ;
; -0.167 ; soundcodec:soundnik|decimator[5]                     ; soundcodec:soundnik|pulses_sample[0][4]             ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.200      ;
; -0.167 ; soundcodec:soundnik|decimator[5]                     ; soundcodec:soundnik|pulses_sample[1][4]             ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.200      ;
; -0.167 ; soundcodec:soundnik|decimator[5]                     ; soundcodec:soundnik|pulses_sample[2][4]             ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.200      ;
; -0.167 ; soundcodec:soundnik|decimator[5]                     ; soundcodec:soundnik|pulses_sample[3][4]             ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.200      ;
; -0.167 ; soundcodec:soundnik|decimator[5]                     ; soundcodec:soundnik|sum[4]                          ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.200      ;
; -0.167 ; soundcodec:soundnik|decimator[5]                     ; soundcodec:soundnik|pulses_sample[0][5]             ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.200      ;
; -0.167 ; soundcodec:soundnik|decimator[5]                     ; soundcodec:soundnik|pulses_sample[1][5]             ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.200      ;
; -0.167 ; soundcodec:soundnik|decimator[5]                     ; soundcodec:soundnik|pulses_sample[2][5]             ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.200      ;
; -0.167 ; soundcodec:soundnik|decimator[5]                     ; soundcodec:soundnik|pulses_sample[3][5]             ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.200      ;
; -0.167 ; soundcodec:soundnik|decimator[5]                     ; soundcodec:soundnik|sum[5]                          ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.200      ;
; -0.167 ; soundcodec:soundnik|decimator[5]                     ; soundcodec:soundnik|sum[6]                          ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.200      ;
; -0.167 ; soundcodec:soundnik|decimator[5]                     ; soundcodec:soundnik|sum[7]                          ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.200      ;
; -0.162 ; soundcodec:soundnik|decimator[1]                     ; soundcodec:soundnik|pulses_sample[0][4]             ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.195      ;
; -0.162 ; soundcodec:soundnik|decimator[1]                     ; soundcodec:soundnik|pulses_sample[1][4]             ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.195      ;
; -0.162 ; soundcodec:soundnik|decimator[1]                     ; soundcodec:soundnik|pulses_sample[2][4]             ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.195      ;
; -0.162 ; soundcodec:soundnik|decimator[1]                     ; soundcodec:soundnik|pulses_sample[3][4]             ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.195      ;
; -0.162 ; soundcodec:soundnik|decimator[1]                     ; soundcodec:soundnik|sum[4]                          ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.195      ;
; -0.162 ; soundcodec:soundnik|decimator[1]                     ; soundcodec:soundnik|pulses_sample[0][5]             ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.195      ;
; -0.162 ; soundcodec:soundnik|decimator[1]                     ; soundcodec:soundnik|pulses_sample[1][5]             ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.195      ;
; -0.162 ; soundcodec:soundnik|decimator[1]                     ; soundcodec:soundnik|pulses_sample[2][5]             ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.195      ;
; -0.162 ; soundcodec:soundnik|decimator[1]                     ; soundcodec:soundnik|pulses_sample[3][5]             ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.195      ;
; -0.162 ; soundcodec:soundnik|decimator[1]                     ; soundcodec:soundnik|sum[5]                          ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.195      ;
; -0.162 ; soundcodec:soundnik|decimator[1]                     ; soundcodec:soundnik|sum[6]                          ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.195      ;
; -0.162 ; soundcodec:soundnik|decimator[1]                     ; soundcodec:soundnik|sum[7]                          ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.001      ; 1.195      ;
; -0.133 ; soundcodec:soundnik|sum[7]                           ; soundcodec:soundnik|ma_pulse[14]                    ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 1.165      ;
; -0.126 ; soundcodec:soundnik|audio_io:audioio|inputsample[13] ; soundcodec:soundnik|tapein                          ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; clockster:clockmaker|cophacc[15] ; 0.500        ; 0.184      ; 0.842      ;
; -0.119 ; soundcodec:soundnik|pulses_sample[3][5]              ; soundcodec:soundnik|sum[7]                          ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 1.151      ;
; -0.104 ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[1]  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[0] ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 1.136      ;
; -0.104 ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[1]  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[1] ; clockster:clockmaker|cophacc[15]             ; clockster:clockmaker|cophacc[15] ; 1.000        ; 0.000      ; 1.136      ;
+--------+------------------------------------------------------+-----------------------------------------------------+----------------------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'soundcodec:soundnik|audio_io:audioio|LRCK_1X'                                                                                                                                                                                          ;
+--------+---------------------------------------------------+------------------------------------------------------+-----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                              ; Launch Clock                                  ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+------------------------------------------------------+-----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -0.214 ; soundcodec:soundnik|ma_pulse[12]                  ; soundcodec:soundnik|audio_io:audioio|pulsebuf[12]    ; clockster:clockmaker|cophacc[15]              ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 0.500        ; -0.183     ; 0.563      ;
; -0.214 ; soundcodec:soundnik|ma_pulse[14]                  ; soundcodec:soundnik|audio_io:audioio|pulsebuf[14]    ; clockster:clockmaker|cophacc[15]              ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 0.500        ; -0.183     ; 0.563      ;
; -0.131 ; soundcodec:soundnik|ma_pulse[13]                  ; soundcodec:soundnik|audio_io:audioio|pulsebuf[13]    ; clockster:clockmaker|cophacc[15]              ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 0.500        ; -0.183     ; 0.480      ;
; -0.131 ; soundcodec:soundnik|ma_pulse[11]                  ; soundcodec:soundnik|audio_io:audioio|pulsebuf[11]    ; clockster:clockmaker|cophacc[15]              ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 0.500        ; -0.183     ; 0.480      ;
; -0.127 ; soundcodec:soundnik|ma_pulse[7]                   ; soundcodec:soundnik|audio_io:audioio|pulsebuf[7]     ; clockster:clockmaker|cophacc[15]              ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 0.500        ; -0.183     ; 0.476      ;
; -0.126 ; soundcodec:soundnik|ma_pulse[8]                   ; soundcodec:soundnik|audio_io:audioio|pulsebuf[8]     ; clockster:clockmaker|cophacc[15]              ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 0.500        ; -0.183     ; 0.475      ;
; -0.047 ; soundcodec:soundnik|ma_pulse[9]                   ; soundcodec:soundnik|audio_io:audioio|pulsebuf[9]     ; clockster:clockmaker|cophacc[15]              ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 0.500        ; -0.183     ; 0.396      ;
; -0.046 ; soundcodec:soundnik|ma_pulse[10]                  ; soundcodec:soundnik|audio_io:audioio|pulsebuf[10]    ; clockster:clockmaker|cophacc[15]              ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 0.500        ; -0.183     ; 0.395      ;
; -0.042 ; soundcodec:soundnik|ma_pulse[6]                   ; soundcodec:soundnik|audio_io:audioio|pulsebuf[6]     ; clockster:clockmaker|cophacc[15]              ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 0.500        ; -0.183     ; 0.391      ;
; -0.041 ; soundcodec:soundnik|ma_pulse[5]                   ; soundcodec:soundnik|audio_io:audioio|pulsebuf[5]     ; clockster:clockmaker|cophacc[15]              ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 0.500        ; -0.183     ; 0.390      ;
; 0.613  ; soundcodec:soundnik|audio_io:audioio|inputbuf[11] ; soundcodec:soundnik|audio_io:audioio|inputsample[11] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 1.000        ; 0.148      ; 0.567      ;
; 0.624  ; soundcodec:soundnik|audio_io:audioio|inputbuf[8]  ; soundcodec:soundnik|audio_io:audioio|inputsample[8]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 1.000        ; 0.148      ; 0.556      ;
; 0.703  ; soundcodec:soundnik|audio_io:audioio|inputbuf[14] ; soundcodec:soundnik|audio_io:audioio|inputsample[14] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 1.000        ; 0.147      ; 0.476      ;
; 0.706  ; soundcodec:soundnik|audio_io:audioio|inputbuf[12] ; soundcodec:soundnik|audio_io:audioio|inputsample[12] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 1.000        ; 0.148      ; 0.474      ;
; 0.707  ; soundcodec:soundnik|audio_io:audioio|inputbuf[10] ; soundcodec:soundnik|audio_io:audioio|inputsample[10] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 1.000        ; 0.148      ; 0.473      ;
; 0.707  ; soundcodec:soundnik|audio_io:audioio|inputbuf[9]  ; soundcodec:soundnik|audio_io:audioio|inputsample[9]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 1.000        ; 0.148      ; 0.473      ;
; 0.709  ; soundcodec:soundnik|audio_io:audioio|inputbuf[15] ; soundcodec:soundnik|audio_io:audioio|inputsample[15] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 1.000        ; 0.148      ; 0.471      ;
; 0.785  ; soundcodec:soundnik|audio_io:audioio|inputbuf[13] ; soundcodec:soundnik|audio_io:audioio|inputsample[13] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 1.000        ; 0.147      ; 0.394      ;
+--------+---------------------------------------------------+------------------------------------------------------+-----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'T8080se:CPU|WR_n'                                                                                                                                         ;
+--------+---------------------------------------------+----------------------+------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node              ; Launch Clock                       ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------+------------------------------------+------------------+--------------+------------+------------+
; -0.213 ; ayglue:shrieker|YM2149:digeridoo|reg[12][6] ; ayglue:shrieker|q[6] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.134      ; 1.953      ;
; -0.210 ; ayglue:shrieker|YM2149:digeridoo|addr[1]    ; ayglue:shrieker|q[6] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.137      ; 1.953      ;
; -0.175 ; ayglue:shrieker|YM2149:digeridoo|addr[2]    ; ayglue:shrieker|q[6] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.137      ; 1.918      ;
; -0.157 ; ayglue:shrieker|YM2149:digeridoo|addr[0]    ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.167      ; 1.917      ;
; -0.140 ; ayglue:shrieker|YM2149:digeridoo|addr[0]    ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.141      ; 1.890      ;
; -0.128 ; ayglue:shrieker|YM2149:digeridoo|addr[1]    ; ayglue:shrieker|q[5] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.169      ; 1.906      ;
; -0.115 ; ayglue:shrieker|YM2149:digeridoo|addr[1]    ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.143      ; 1.866      ;
; -0.094 ; ayglue:shrieker|YM2149:digeridoo|addr[1]    ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.167      ; 1.854      ;
; -0.093 ; ayglue:shrieker|YM2149:digeridoo|addr[2]    ; ayglue:shrieker|q[5] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.169      ; 1.871      ;
; -0.092 ; ayglue:shrieker|YM2149:digeridoo|addr[0]    ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.143      ; 1.843      ;
; -0.088 ; ayglue:shrieker|YM2149:digeridoo|addr[3]    ; ayglue:shrieker|q[4] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.168      ; 1.850      ;
; -0.083 ; ayglue:shrieker|YM2149:digeridoo|addr[1]    ; ayglue:shrieker|q[7] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.216      ; 1.828      ;
; -0.076 ; ayglue:shrieker|YM2149:digeridoo|reg[4][6]  ; ayglue:shrieker|q[6] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.137      ; 1.819      ;
; -0.073 ; ayglue:shrieker|YM2149:digeridoo|addr[1]    ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.141      ; 1.823      ;
; -0.066 ; ayglue:shrieker|YM2149:digeridoo|addr[3]    ; ayglue:shrieker|q[6] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.137      ; 1.809      ;
; -0.065 ; ayglue:shrieker|YM2149:digeridoo|addr[0]    ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.145      ; 1.808      ;
; -0.061 ; ayglue:shrieker|YM2149:digeridoo|reg[12][0] ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.138      ; 1.808      ;
; -0.045 ; ayglue:shrieker|YM2149:digeridoo|reg[6][4]  ; ayglue:shrieker|q[4] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.167      ; 1.806      ;
; -0.024 ; ayglue:shrieker|YM2149:digeridoo|reg[4][0]  ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.139      ; 1.772      ;
; -0.016 ; ayglue:shrieker|YM2149:digeridoo|reg[4][7]  ; ayglue:shrieker|q[7] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.216      ; 1.761      ;
; -0.014 ; ayglue:shrieker|YM2149:digeridoo|addr[0]    ; ayglue:shrieker|q[6] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.137      ; 1.757      ;
; -0.011 ; ayglue:shrieker|YM2149:digeridoo|addr[2]    ; ayglue:shrieker|q[7] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.216      ; 1.756      ;
; 0.005  ; ayglue:shrieker|YM2149:digeridoo|addr[1]    ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.145      ; 1.738      ;
; 0.016  ; ayglue:shrieker|YM2149:digeridoo|addr[3]    ; ayglue:shrieker|q[5] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.169      ; 1.762      ;
; 0.021  ; ayglue:shrieker|YM2149:digeridoo|reg[2][3]  ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.146      ; 1.733      ;
; 0.024  ; ayglue:shrieker|YM2149:digeridoo|reg[5][0]  ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.139      ; 1.724      ;
; 0.027  ; ayglue:shrieker|YM2149:digeridoo|reg[6][2]  ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.144      ; 1.715      ;
; 0.030  ; ayglue:shrieker|YM2149:digeridoo|reg[0][3]  ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.143      ; 1.721      ;
; 0.033  ; ayglue:shrieker|YM2149:digeridoo|addr[2]    ; ayglue:shrieker|q[4] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.168      ; 1.729      ;
; 0.045  ; ayglue:shrieker|YM2149:digeridoo|reg[7][7]  ; ayglue:shrieker|q[7] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.216      ; 1.700      ;
; 0.047  ; ayglue:shrieker|YM2149:digeridoo|reg[9][2]  ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.143      ; 1.694      ;
; 0.049  ; ayglue:shrieker|YM2149:digeridoo|reg[6][0]  ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.140      ; 1.700      ;
; 0.061  ; ayglue:shrieker|YM2149:digeridoo|addr[0]    ; ayglue:shrieker|q[7] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.216      ; 1.684      ;
; 0.068  ; ayglue:shrieker|YM2149:digeridoo|reg[13][2] ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.146      ; 1.676      ;
; 0.075  ; ayglue:shrieker|YM2149:digeridoo|reg[12][2] ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.142      ; 1.665      ;
; 0.080  ; ayglue:shrieker|YM2149:digeridoo|reg[2][4]  ; ayglue:shrieker|q[4] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.165      ; 1.679      ;
; 0.081  ; ayglue:shrieker|YM2149:digeridoo|addr[3]    ; ayglue:shrieker|q[7] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.216      ; 1.664      ;
; 0.102  ; ayglue:shrieker|YM2149:digeridoo|reg[2][7]  ; ayglue:shrieker|q[7] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.219      ; 1.646      ;
; 0.103  ; ayglue:shrieker|YM2149:digeridoo|reg[10][1] ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.165      ; 1.655      ;
; 0.111  ; ayglue:shrieker|YM2149:digeridoo|reg[5][3]  ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.141      ; 1.638      ;
; 0.112  ; ayglue:shrieker|YM2149:digeridoo|reg[4][3]  ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.141      ; 1.637      ;
; 0.124  ; ayglue:shrieker|YM2149:digeridoo|reg[12][3] ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.140      ; 1.624      ;
; 0.130  ; ayglue:shrieker|YM2149:digeridoo|reg[12][4] ; ayglue:shrieker|q[4] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.165      ; 1.629      ;
; 0.135  ; ayglue:shrieker|YM2149:digeridoo|reg[0][4]  ; ayglue:shrieker|q[4] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.168      ; 1.627      ;
; 0.154  ; ayglue:shrieker|YM2149:digeridoo|reg[8][4]  ; ayglue:shrieker|q[4] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.170      ; 1.610      ;
; 0.163  ; ayglue:shrieker|YM2149:digeridoo|reg[7][7]  ; ayglue:shrieker|q[4] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.168      ; 1.599      ;
; 0.164  ; ayglue:shrieker|YM2149:digeridoo|reg[4][5]  ; ayglue:shrieker|q[5] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.169      ; 1.614      ;
; 0.167  ; ayglue:shrieker|YM2149:digeridoo|addr[0]    ; ayglue:shrieker|q[5] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.169      ; 1.611      ;
; 0.168  ; ayglue:shrieker|YM2149:digeridoo|reg[2][1]  ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.170      ; 1.595      ;
; 0.171  ; ayglue:shrieker|YM2149:digeridoo|reg[4][1]  ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.165      ; 1.587      ;
; 0.178  ; ayglue:shrieker|YM2149:digeridoo|reg[12][1] ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.164      ; 1.579      ;
; 0.195  ; ayglue:shrieker|YM2149:digeridoo|reg[2][0]  ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.144      ; 1.558      ;
; 0.196  ; ayglue:shrieker|YM2149:digeridoo|reg[7][7]  ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.141      ; 1.554      ;
; 0.197  ; ayglue:shrieker|YM2149:digeridoo|reg[2][2]  ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.148      ; 1.549      ;
; 0.197  ; ayglue:shrieker|YM2149:digeridoo|reg[1][2]  ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.143      ; 1.544      ;
; 0.198  ; ayglue:shrieker|YM2149:digeridoo|reg[7][6]  ; ayglue:shrieker|q[6] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.135      ; 1.543      ;
; 0.198  ; ayglue:shrieker|YM2149:digeridoo|reg[7][7]  ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.167      ; 1.562      ;
; 0.199  ; ayglue:shrieker|YM2149:digeridoo|reg[2][5]  ; ayglue:shrieker|q[5] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.172      ; 1.582      ;
; 0.203  ; ayglue:shrieker|YM2149:digeridoo|reg[7][2]  ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.142      ; 1.537      ;
; 0.204  ; ayglue:shrieker|YM2149:digeridoo|reg[1][0]  ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.139      ; 1.544      ;
; 0.208  ; ayglue:shrieker|YM2149:digeridoo|reg[1][1]  ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.165      ; 1.550      ;
; 0.216  ; ayglue:shrieker|YM2149:digeridoo|reg[11][3] ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.140      ; 1.532      ;
; 0.232  ; ayglue:shrieker|YM2149:digeridoo|reg[3][1]  ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.170      ; 1.531      ;
; 0.233  ; ayglue:shrieker|YM2149:digeridoo|reg[6][3]  ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.142      ; 1.517      ;
; 0.240  ; ayglue:shrieker|YM2149:digeridoo|reg[2][6]  ; ayglue:shrieker|q[6] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.140      ; 1.506      ;
; 0.240  ; ayglue:shrieker|YM2149:digeridoo|reg[0][0]  ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.139      ; 1.508      ;
; 0.258  ; ayglue:shrieker|YM2149:digeridoo|reg[10][0] ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.139      ; 1.490      ;
; 0.263  ; ayglue:shrieker|YM2149:digeridoo|addr[0]    ; ayglue:shrieker|q[4] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.168      ; 1.499      ;
; 0.265  ; ayglue:shrieker|YM2149:digeridoo|reg[3][2]  ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.148      ; 1.481      ;
; 0.275  ; ayglue:shrieker|YM2149:digeridoo|reg[7][6]  ; ayglue:shrieker|q[7] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.214      ; 1.468      ;
; 0.288  ; ayglue:shrieker|YM2149:digeridoo|reg[7][6]  ; ayglue:shrieker|q[4] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.166      ; 1.472      ;
; 0.294  ; ayglue:shrieker|YM2149:digeridoo|reg[11][2] ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.142      ; 1.446      ;
; 0.295  ; ayglue:shrieker|YM2149:digeridoo|reg[8][3]  ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.145      ; 1.458      ;
; 0.298  ; ayglue:shrieker|YM2149:digeridoo|reg[7][3]  ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.140      ; 1.450      ;
; 0.298  ; ayglue:shrieker|YM2149:digeridoo|reg[13][1] ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.168      ; 1.463      ;
; 0.299  ; ayglue:shrieker|YM2149:digeridoo|reg[8][2]  ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.146      ; 1.445      ;
; 0.300  ; ayglue:shrieker|YM2149:digeridoo|reg[4][4]  ; ayglue:shrieker|q[4] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.166      ; 1.460      ;
; 0.308  ; ayglue:shrieker|YM2149:digeridoo|reg[0][7]  ; ayglue:shrieker|q[7] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.217      ; 1.438      ;
; 0.310  ; ayglue:shrieker|YM2149:digeridoo|reg[13][0] ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.142      ; 1.441      ;
; 0.311  ; ayglue:shrieker|YM2149:digeridoo|reg[11][4] ; ayglue:shrieker|q[4] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.165      ; 1.448      ;
; 0.316  ; ayglue:shrieker|YM2149:digeridoo|reg[0][5]  ; ayglue:shrieker|q[5] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.170      ; 1.463      ;
; 0.316  ; ayglue:shrieker|YM2149:digeridoo|reg[7][6]  ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.165      ; 1.442      ;
; 0.316  ; ayglue:shrieker|YM2149:digeridoo|reg[7][7]  ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.145      ; 1.427      ;
; 0.324  ; ayglue:shrieker|YM2149:digeridoo|reg[11][1] ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.164      ; 1.433      ;
; 0.332  ; ayglue:shrieker|YM2149:digeridoo|reg[5][1]  ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.165      ; 1.426      ;
; 0.332  ; ayglue:shrieker|YM2149:digeridoo|reg[10][3] ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.141      ; 1.417      ;
; 0.334  ; ayglue:shrieker|YM2149:digeridoo|addr[2]    ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.143      ; 1.417      ;
; 0.341  ; ayglue:shrieker|YM2149:digeridoo|reg[7][6]  ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.139      ; 1.407      ;
; 0.352  ; ayglue:shrieker|YM2149:digeridoo|reg[7][7]  ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.143      ; 1.399      ;
; 0.357  ; ayglue:shrieker|YM2149:digeridoo|addr[2]    ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.145      ; 1.386      ;
; 0.373  ; ayglue:shrieker|YM2149:digeridoo|addr[3]    ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.141      ; 1.377      ;
; 0.379  ; ayglue:shrieker|YM2149:digeridoo|reg[0][6]  ; ayglue:shrieker|q[6] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.135      ; 1.362      ;
; 0.379  ; ayglue:shrieker|YM2149:digeridoo|reg[7][5]  ; ayglue:shrieker|q[5] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.166      ; 1.396      ;
; 0.386  ; ayglue:shrieker|YM2149:digeridoo|reg[1][3]  ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.141      ; 1.363      ;
; 0.392  ; ayglue:shrieker|YM2149:digeridoo|reg[12][7] ; ayglue:shrieker|q[7] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.217      ; 1.354      ;
; 0.399  ; ayglue:shrieker|YM2149:digeridoo|reg[5][2]  ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.143      ; 1.342      ;
; 0.401  ; ayglue:shrieker|YM2149:digeridoo|reg[6][1]  ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.166      ; 1.358      ;
; 0.422  ; ayglue:shrieker|YM2149:digeridoo|reg[4][2]  ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.143      ; 1.319      ;
; 0.425  ; ayglue:shrieker|YM2149:digeridoo|reg[7][6]  ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.143      ; 1.316      ;
; 0.427  ; ayglue:shrieker|YM2149:digeridoo|reg[14][4] ; ayglue:shrieker|q[4] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 1.000        ; 1.167      ; 1.334      ;
+--------+---------------------------------------------+----------------------+------------------------------------+------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ayglue:shrieker|YM2149:digeridoo|env_reset'                                                                                                                                                                  ;
+--------+---------------------------------------------+-----------------------------------------------+------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                       ; Launch Clock                       ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+-----------------------------------------------+------------------------------------+--------------------------------------------+--------------+------------+------------+
; -0.061 ; ayglue:shrieker|YM2149:digeridoo|reg[13][2] ; ayglue:shrieker|YM2149:digeridoo|env_vol[4]~1 ; clockster:clockmaker|div300by21[4] ; ayglue:shrieker|YM2149:digeridoo|env_reset ; 0.500        ; 0.321      ; 0.464      ;
; 0.025  ; ayglue:shrieker|YM2149:digeridoo|reg[13][2] ; ayglue:shrieker|YM2149:digeridoo|env_inc~1    ; clockster:clockmaker|div300by21[4] ; ayglue:shrieker|YM2149:digeridoo|env_reset ; 0.500        ; 0.273      ; 0.405      ;
+--------+---------------------------------------------+-----------------------------------------------+------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'jtag_top:tigertiger|USB_JTAG:u1|mTCK'                                                                                                                                                                                       ;
+-------+------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                  ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.064 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[1] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.968      ;
; 0.064 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[2] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.968      ;
; 0.064 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[0] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.968      ;
; 0.064 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[3] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.968      ;
; 0.064 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[5] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.968      ;
; 0.064 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[6] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.968      ;
; 0.064 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[4] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.968      ;
; 0.064 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.968      ;
; 0.143 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[1] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.889      ;
; 0.143 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[2] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.889      ;
; 0.143 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[0] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.889      ;
; 0.143 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[3] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.889      ;
; 0.143 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[5] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.889      ;
; 0.143 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[6] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.889      ;
; 0.143 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[4] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.889      ;
; 0.143 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.889      ;
; 0.205 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[1] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.827      ;
; 0.205 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[2] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.827      ;
; 0.205 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[0] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.827      ;
; 0.205 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[3] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.827      ;
; 0.205 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[5] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.827      ;
; 0.205 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[6] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.827      ;
; 0.205 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[4] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.827      ;
; 0.205 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.827      ;
; 0.424 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2]     ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.608      ;
; 0.454 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_Ready   ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.578      ;
; 0.458 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2]     ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.574      ;
; 0.474 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[5] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[4] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.558      ;
; 0.494 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_Ready   ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.538      ;
; 0.497 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_Ready   ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.535      ;
; 0.502 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1]     ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.530      ;
; 0.552 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[4] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[3]     ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.480      ;
; 0.553 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[6] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[5]     ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.479      ;
; 0.554 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[1]     ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.478      ;
; 0.555 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[0] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.477      ;
; 0.556 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[7] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[6] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.476      ;
; 0.557 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[3] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[2] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.475      ;
; 0.558 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[6] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[5] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.474      ;
; 0.560 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[1] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.472      ;
; 0.565 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[4] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[3] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.467      ;
; 0.639 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[7] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[6]     ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.393      ;
; 0.639 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[3] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[2]     ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.393      ;
; 0.641 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[5] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[4]     ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.391      ;
; 0.665 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0]     ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2]     ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1]     ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.367      ;
+-------+------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'soundcodec:soundnik|audio_io:audioio|oAUD_BCK'                                                                                                                                                                                      ;
+-------+---------------------------------------------------+---------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.126 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[11] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.906      ;
; 0.128 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[14] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.904      ;
; 0.133 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[13] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.899      ;
; 0.201 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.831      ;
; 0.204 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[15] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.828      ;
; 0.208 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[8]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.824      ;
; 0.220 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[10] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.812      ;
; 0.221 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[12] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.811      ;
; 0.224 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[9]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.808      ;
; 0.245 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[11] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.787      ;
; 0.249 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[14] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.783      ;
; 0.254 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[13] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.778      ;
; 0.256 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[12] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.776      ;
; 0.257 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[8]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.775      ;
; 0.270 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[15] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.762      ;
; 0.300 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[9]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.732      ;
; 0.301 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[15] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.731      ;
; 0.326 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[15] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.706      ;
; 0.326 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[12] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.706      ;
; 0.327 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[14] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.705      ;
; 0.327 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[8]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.705      ;
; 0.332 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[11] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.700      ;
; 0.333 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[10] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.699      ;
; 0.334 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[13] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.698      ;
; 0.343 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[9]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.689      ;
; 0.372 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[14] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.660      ;
; 0.381 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.651      ;
; 0.381 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.651      ;
; 0.382 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.650      ;
; 0.384 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[11] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.648      ;
; 0.388 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[13] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.644      ;
; 0.440 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[8]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.592      ;
; 0.441 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[12] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.591      ;
; 0.446 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[10] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.586      ;
; 0.456 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[9]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.576      ;
; 0.492 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[10] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.540      ;
; 0.500 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.532      ;
; 0.617 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.415      ;
; 0.620 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.412      ;
; 0.665 ; soundcodec:soundnik|audio_io:audioio|inputbuf[11] ; soundcodec:soundnik|audio_io:audioio|inputbuf[11] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; soundcodec:soundnik|audio_io:audioio|inputbuf[14] ; soundcodec:soundnik|audio_io:audioio|inputbuf[14] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; soundcodec:soundnik|audio_io:audioio|inputbuf[13] ; soundcodec:soundnik|audio_io:audioio|inputbuf[13] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; soundcodec:soundnik|audio_io:audioio|inputbuf[15] ; soundcodec:soundnik|audio_io:audioio|inputbuf[15] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; soundcodec:soundnik|audio_io:audioio|inputbuf[8]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[8]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; soundcodec:soundnik|audio_io:audioio|inputbuf[10] ; soundcodec:soundnik|audio_io:audioio|inputbuf[10] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; soundcodec:soundnik|audio_io:audioio|inputbuf[12] ; soundcodec:soundnik|audio_io:audioio|inputbuf[12] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; soundcodec:soundnik|audio_io:audioio|inputbuf[9]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[9]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 1.000        ; 0.000      ; 0.367      ;
+-------+---------------------------------------------------+---------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'TCK'                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------+---------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                 ; Launch Clock                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+---------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; 0.186 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; TCK                                                ; TCK         ; 1.000        ; 0.000      ; 0.846      ;
; 0.246 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; TCK                                                ; TCK         ; 1.000        ; 0.000      ; 0.786      ;
; 0.336 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; TCK                                                ; TCK         ; 1.000        ; 0.000      ; 0.696      ;
; 0.415 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; TCK                                                ; TCK         ; 1.000        ; 0.000      ; 0.617      ;
; 0.416 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]  ; TCK                                                ; TCK         ; 1.000        ; 0.000      ; 0.616      ;
; 0.458 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|oTxD_Done ; TCK                                                ; TCK         ; 1.000        ; 0.000      ; 0.574      ;
; 0.470 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|oTxD_Done ; TCK                                                ; TCK         ; 1.000        ; 0.000      ; 0.562      ;
; 0.499 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; TCK                                                ; TCK         ; 1.000        ; 0.000      ; 0.533      ;
; 0.499 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|oTxD_Done ; TCK                                                ; TCK         ; 1.000        ; 0.000      ; 0.533      ;
; 0.665 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0]  ; TCK                                                ; TCK         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; TCK                                                ; TCK         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]  ; TCK                                                ; TCK         ; 1.000        ; 0.000      ; 0.367      ;
; 1.832 ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_DATA[1]      ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; TCK         ; 0.002        ; 2.873      ; 1.075      ;
; 1.924 ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_DATA[4]      ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; TCK         ; 0.002        ; 2.863      ; 0.973      ;
; 1.926 ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_DATA[5]      ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; TCK         ; 0.002        ; 2.863      ; 0.971      ;
; 1.962 ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_DATA[0]      ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; TCK         ; 0.002        ; 2.863      ; 0.935      ;
; 2.007 ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_DATA[2]      ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; TCK         ; 0.002        ; 2.872      ; 0.899      ;
; 2.076 ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_DATA[7]      ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; TCK         ; 0.002        ; 2.863      ; 0.821      ;
; 2.091 ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_DATA[6]      ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; TCK         ; 0.002        ; 2.863      ; 0.806      ;
; 2.137 ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_Start        ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; TCK         ; 0.002        ; 2.871      ; 0.768      ;
; 2.141 ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_Start        ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; TCK         ; 0.002        ; 2.871      ; 0.764      ;
; 2.141 ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_Start        ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; TCK         ; 0.002        ; 2.871      ; 0.764      ;
; 2.143 ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_DATA[3]      ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; TCK         ; 0.002        ; 2.863      ; 0.754      ;
; 2.273 ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_Start        ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; TCK         ; 0.002        ; 2.871      ; 0.632      ;
+-------+--------------------------------------------------------+---------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clockster:clockmaker|pal_phase[31]'                                                                                                                       ;
+-------+-------------------------+-------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.491 ; video:vidi|tv_phase0[1] ; video:vidi|tv_phase0[2] ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; 1.000        ; 0.000      ; 0.541      ;
; 0.522 ; video:vidi|tv_phase[0]  ; video:vidi|tv_phase[2]  ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; 1.000        ; 0.000      ; 0.510      ;
; 0.617 ; video:vidi|tv_phase0[0] ; video:vidi|tv_phase0[1] ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; 1.000        ; 0.000      ; 0.415      ;
; 0.617 ; video:vidi|tv_phase0[0] ; video:vidi|tv_phase0[2] ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; 1.000        ; 0.000      ; 0.415      ;
; 0.620 ; video:vidi|tv_phase[1]  ; video:vidi|tv_phase[2]  ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; 1.000        ; 0.000      ; 0.412      ;
; 0.638 ; video:vidi|tv_phase[0]  ; video:vidi|tv_phase[1]  ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; 1.000        ; 0.000      ; 0.394      ;
; 0.665 ; video:vidi|tv_phase0[0] ; video:vidi|tv_phase0[0] ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; video:vidi|tv_phase[0]  ; video:vidi|tv_phase[0]  ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; video:vidi|tv_phase0[2] ; video:vidi|tv_phase0[2] ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; video:vidi|tv_phase[2]  ; video:vidi|tv_phase[2]  ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; video:vidi|tv_phase0[1] ; video:vidi|tv_phase0[1] ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; video:vidi|tv_phase[1]  ; video:vidi|tv_phase[1]  ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; 1.000        ; 0.000      ; 0.367      ;
+-------+-------------------------+-------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'pll_for_sdram_0|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                         ; To Node                                                                                                                                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 37.515 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[6]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.011     ; 2.506      ;
; 37.529 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.002      ; 2.505      ;
; 37.546 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[6]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.013     ; 2.473      ;
; 37.548 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[6]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.013     ; 2.471      ;
; 37.560 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 2.472      ;
; 37.562 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 2.470      ;
; 37.571 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[4]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.011     ; 2.450      ;
; 37.582 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[7] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.011     ; 2.439      ;
; 37.585 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[5] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.011     ; 2.436      ;
; 37.587 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[8] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.011     ; 2.434      ;
; 37.591 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[2]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.011     ; 2.430      ;
; 37.602 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[4]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.013     ; 2.417      ;
; 37.604 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[4]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.013     ; 2.415      ;
; 37.613 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[7] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.013     ; 2.406      ;
; 37.615 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[7] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.013     ; 2.404      ;
; 37.616 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[5] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.013     ; 2.403      ;
; 37.618 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[8] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.013     ; 2.401      ;
; 37.618 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[5] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.013     ; 2.401      ;
; 37.620 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[8] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.013     ; 2.399      ;
; 37.622 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[2]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.013     ; 2.397      ;
; 37.623 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[7]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.002      ; 2.411      ;
; 37.624 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[2]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.013     ; 2.395      ;
; 37.627 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[3]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.002      ; 2.407      ;
; 37.647 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[6]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.011     ; 2.374      ;
; 37.654 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[7]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 2.378      ;
; 37.656 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[7]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 2.376      ;
; 37.658 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[3]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 2.374      ;
; 37.660 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[3]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 2.372      ;
; 37.661 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.002      ; 2.373      ;
; 37.703 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[4]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.011     ; 2.318      ;
; 37.706 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[6]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[3]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.013     ; 2.313      ;
; 37.706 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[6]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.013     ; 2.313      ;
; 37.706 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[6]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[7]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.013     ; 2.313      ;
; 37.709 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[6]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[0]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 2.323      ;
; 37.709 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[6]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[6]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 2.323      ;
; 37.709 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[6]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[5]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 2.323      ;
; 37.709 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[6]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[2]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 2.323      ;
; 37.709 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[6]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[4]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 2.323      ;
; 37.709 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[5]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.011     ; 2.312      ;
; 37.710 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[3] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.011     ; 2.311      ;
; 37.714 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[7] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.011     ; 2.307      ;
; 37.717 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[5] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.011     ; 2.304      ;
; 37.719 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[8] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.011     ; 2.302      ;
; 37.720 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[3]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 2.312      ;
; 37.720 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 2.312      ;
; 37.720 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[7]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 2.312      ;
; 37.723 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[0]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.013      ; 2.322      ;
; 37.723 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[6]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.013      ; 2.322      ;
; 37.723 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[5]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.013      ; 2.322      ;
; 37.723 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[2]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.013      ; 2.322      ;
; 37.723 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[4]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.013      ; 2.322      ;
; 37.723 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[2]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.011     ; 2.298      ;
; 37.727 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[4] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.011     ; 2.294      ;
; 37.739 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[2] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.011     ; 2.282      ;
; 37.740 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[6] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.011     ; 2.281      ;
; 37.740 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[5]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.013     ; 2.279      ;
; 37.741 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[3] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.013     ; 2.278      ;
; 37.742 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[5]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.013     ; 2.277      ;
; 37.743 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[3] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.013     ; 2.276      ;
; 37.755 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[7]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.002      ; 2.279      ;
; 37.758 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[4] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.013     ; 2.261      ;
; 37.759 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[3]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.002      ; 2.275      ;
; 37.760 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[4] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.013     ; 2.259      ;
; 37.762 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[4]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[3]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.013     ; 2.257      ;
; 37.762 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[4]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.013     ; 2.257      ;
; 37.762 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[4]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[7]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.013     ; 2.257      ;
; 37.765 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[4]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[0]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 2.267      ;
; 37.765 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[4]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[6]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 2.267      ;
; 37.765 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[4]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[5]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 2.267      ;
; 37.765 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[4]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[2]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 2.267      ;
; 37.765 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[4]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[4]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 2.267      ;
; 37.770 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[2] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.013     ; 2.249      ;
; 37.771 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[6] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.013     ; 2.248      ;
; 37.772 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[2] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.013     ; 2.247      ;
; 37.773 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[6]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.011     ; 2.248      ;
; 37.773 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[6] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.013     ; 2.246      ;
; 37.773 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[7] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[3]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.013     ; 2.246      ;
; 37.773 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[7] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.013     ; 2.246      ;
; 37.773 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[7] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[7]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.013     ; 2.246      ;
; 37.776 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[6]                                                ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.011     ; 2.245      ;
; 37.776 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[5] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[3]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.013     ; 2.243      ;
; 37.776 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[5] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.013     ; 2.243      ;
; 37.776 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[5] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[7]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.013     ; 2.243      ;
; 37.776 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[7] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[0]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 2.256      ;
; 37.776 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[7] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[6]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 2.256      ;
; 37.776 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[7] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[5]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 2.256      ;
; 37.776 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[7] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[2]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 2.256      ;
; 37.776 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[7] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[4]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 2.256      ;
; 37.778 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[8] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[3]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.013     ; 2.241      ;
; 37.778 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[8] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.013     ; 2.241      ;
; 37.778 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[8] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[7]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; -0.013     ; 2.241      ;
; 37.779 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[5] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[0]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 2.253      ;
; 37.779 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[5] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[6]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 2.253      ;
; 37.779 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[5] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[5]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 2.253      ;
; 37.779 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[5] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[2]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 2.253      ;
; 37.779 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[5] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[4]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 2.253      ;
; 37.781 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[8] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[0]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 2.251      ;
; 37.781 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[8] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[6]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 2.251      ;
; 37.781 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[8] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[5]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 2.251      ;
; 37.781 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[8] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[2]                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 40.000       ; 0.000      ; 2.251      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'TCK'                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------+---------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                 ; Launch Clock                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+---------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; -2.391 ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_Start        ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; TCK         ; 0.000        ; 2.871      ; 0.632      ;
; -2.261 ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_DATA[3]      ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; TCK         ; 0.000        ; 2.863      ; 0.754      ;
; -2.259 ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_Start        ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; TCK         ; 0.000        ; 2.871      ; 0.764      ;
; -2.259 ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_Start        ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; TCK         ; 0.000        ; 2.871      ; 0.764      ;
; -2.255 ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_Start        ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; TCK         ; 0.000        ; 2.871      ; 0.768      ;
; -2.209 ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_DATA[6]      ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; TCK         ; 0.000        ; 2.863      ; 0.806      ;
; -2.194 ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_DATA[7]      ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; TCK         ; 0.000        ; 2.863      ; 0.821      ;
; -2.125 ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_DATA[2]      ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; TCK         ; 0.000        ; 2.872      ; 0.899      ;
; -2.080 ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_DATA[0]      ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; TCK         ; 0.000        ; 2.863      ; 0.935      ;
; -2.044 ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_DATA[5]      ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; TCK         ; 0.000        ; 2.863      ; 0.971      ;
; -2.042 ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_DATA[4]      ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; TCK         ; 0.000        ; 2.863      ; 0.973      ;
; -1.950 ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_DATA[1]      ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; TCK         ; 0.000        ; 2.873      ; 1.075      ;
; 0.215  ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0]  ; TCK                                                ; TCK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]  ; TCK                                                ; TCK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; TCK                                                ; TCK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.381  ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|oTxD_Done ; TCK                                                ; TCK         ; 0.000        ; 0.000      ; 0.533      ;
; 0.381  ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; TCK                                                ; TCK         ; 0.000        ; 0.000      ; 0.533      ;
; 0.410  ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|oTxD_Done ; TCK                                                ; TCK         ; 0.000        ; 0.000      ; 0.562      ;
; 0.422  ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|oTxD_Done ; TCK                                                ; TCK         ; 0.000        ; 0.000      ; 0.574      ;
; 0.464  ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]  ; TCK                                                ; TCK         ; 0.000        ; 0.000      ; 0.616      ;
; 0.465  ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; TCK                                                ; TCK         ; 0.000        ; 0.000      ; 0.617      ;
; 0.478  ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; TCK                                                ; TCK         ; 0.000        ; 0.000      ; 0.630      ;
; 0.544  ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; TCK                                                ; TCK         ; 0.000        ; 0.000      ; 0.696      ;
; 0.582  ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; TCK                                                ; TCK         ; 0.000        ; 0.000      ; 0.734      ;
+--------+--------------------------------------------------------+---------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clockster:clockmaker|cophacc[15]'                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                       ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------+--------------+------------+------------+
; -1.714 ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK       ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK       ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ; clockster:clockmaker|cophacc[15] ; 0.000        ; 1.788      ; 0.367      ;
; -1.710 ; soundcodec:soundnik|audio_io:audioio|LRCK_1X        ; soundcodec:soundnik|audio_io:audioio|LRCK_1X        ; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ; clockster:clockmaker|cophacc[15] ; 0.000        ; 1.784      ; 0.367      ;
; -1.214 ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK       ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK       ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ; clockster:clockmaker|cophacc[15] ; -0.500       ; 1.788      ; 0.367      ;
; -1.210 ; soundcodec:soundnik|audio_io:audioio|LRCK_1X        ; soundcodec:soundnik|audio_io:audioio|LRCK_1X        ; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ; clockster:clockmaker|cophacc[15] ; -0.500       ; 1.784      ; 0.367      ;
; -1.190 ; pit8253:vi53|pit8253_counterunit:cu0|outreg         ; soundcodec:soundnik|pulses_sample[0][4]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.070      ; 1.032      ;
; -1.190 ; pit8253:vi53|pit8253_counterunit:cu0|outreg         ; soundcodec:soundnik|pulses_sample[0][5]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.070      ; 1.032      ;
; -1.136 ; pit8253:vi53|pit8253_counterunit:cu2|outreg         ; soundcodec:soundnik|pulses_sample[0][4]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.072      ; 1.088      ;
; -1.136 ; pit8253:vi53|pit8253_counterunit:cu2|outreg         ; soundcodec:soundnik|pulses_sample[0][5]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.072      ; 1.088      ;
; -1.018 ; pit8253:vi53|pit8253_counterunit:cu1|outreg         ; soundcodec:soundnik|pulses_sample[0][4]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.071      ; 1.205      ;
; -1.018 ; pit8253:vi53|pit8253_counterunit:cu1|outreg         ; soundcodec:soundnik|pulses_sample[0][5]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.071      ; 1.205      ;
; -0.899 ; I82C55:vv55int|r_portc[0]                           ; soundcodec:soundnik|ma_pulse[12]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.064      ; 1.317      ;
; -0.860 ; I82C55:vv55int|b_intr                               ; soundcodec:soundnik|ma_pulse[12]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.063      ; 1.355      ;
; -0.837 ; I82C55:vv55int|r_control[0]                         ; soundcodec:soundnik|ma_pulse[12]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.064      ; 1.379      ;
; -0.817 ; I82C55:vv55int|r_control[2]                         ; soundcodec:soundnik|ma_pulse[12]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.064      ; 1.399      ;
; -0.765 ; I82C55:vv55int|r_portc[0]                           ; soundcodec:soundnik|ma_pulse[13]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.064      ; 1.451      ;
; -0.726 ; I82C55:vv55int|r_portc[0]                           ; soundcodec:soundnik|ma_pulse[14]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.064      ; 1.490      ;
; -0.726 ; I82C55:vv55int|b_intr                               ; soundcodec:soundnik|ma_pulse[13]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.063      ; 1.489      ;
; -0.703 ; I82C55:vv55int|r_control[0]                         ; soundcodec:soundnik|ma_pulse[13]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.064      ; 1.513      ;
; -0.687 ; I82C55:vv55int|b_intr                               ; soundcodec:soundnik|ma_pulse[14]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.063      ; 1.528      ;
; -0.683 ; I82C55:vv55int|r_control[2]                         ; soundcodec:soundnik|ma_pulse[13]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.064      ; 1.533      ;
; -0.664 ; I82C55:vv55int|r_control[0]                         ; soundcodec:soundnik|ma_pulse[14]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.064      ; 1.552      ;
; -0.644 ; I82C55:vv55int|r_control[2]                         ; soundcodec:soundnik|ma_pulse[14]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.064      ; 1.572      ;
; 0.047  ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[2]         ; soundcodec:soundnik|ma_pulse[7]                     ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.282      ; 0.481      ;
; 0.051  ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[1]         ; soundcodec:soundnik|ma_pulse[6]                     ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.282      ; 0.485      ;
; 0.054  ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[0]         ; soundcodec:soundnik|ma_pulse[5]                     ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.282      ; 0.488      ;
; 0.133  ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[3]         ; soundcodec:soundnik|ma_pulse[8]                     ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.289      ; 0.574      ;
; 0.167  ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[4]         ; soundcodec:soundnik|ma_pulse[9]                     ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.289      ; 0.608      ;
; 0.170  ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[7]         ; soundcodec:soundnik|ma_pulse[12]                    ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.289      ; 0.611      ;
; 0.177  ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[5]         ; soundcodec:soundnik|ma_pulse[10]                    ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.289      ; 0.618      ;
; 0.180  ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[6]         ; soundcodec:soundnik|ma_pulse[11]                    ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.289      ; 0.621      ;
; 0.215  ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[1]     ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[1]     ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[2]     ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[2]     ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[0]     ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[0]     ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; soundcodec:soundnik|decimator[0]                    ; soundcodec:soundnik|decimator[0]                    ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.367      ;
; 0.245  ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[0]     ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK       ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.397      ;
; 0.246  ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[2]     ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[1]     ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.398      ;
; 0.246  ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[1]     ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[2]     ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.398      ;
; 0.246  ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[2]     ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[0]     ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.398      ;
; 0.249  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[8] ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[8] ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.401      ;
; 0.302  ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[4]         ; soundcodec:soundnik|ma_pulse[10]                    ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.289      ; 0.743      ;
; 0.310  ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[7]         ; soundcodec:soundnik|ma_pulse[13]                    ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.289      ; 0.751      ;
; 0.317  ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[5]         ; soundcodec:soundnik|ma_pulse[11]                    ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.289      ; 0.758      ;
; 0.320  ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[6]         ; soundcodec:soundnik|ma_pulse[12]                    ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.289      ; 0.761      ;
; 0.337  ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[4]         ; soundcodec:soundnik|ma_pulse[11]                    ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.289      ; 0.778      ;
; 0.338  ; soundcodec:soundnik|pulses_sample[1][4]             ; soundcodec:soundnik|pulses_sample[2][4]             ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.490      ;
; 0.342  ; soundcodec:soundnik|pulses_sample[0][4]             ; soundcodec:soundnik|pulses_sample[1][4]             ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.494      ;
; 0.345  ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[7]         ; soundcodec:soundnik|ma_pulse[14]                    ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.289      ; 0.786      ;
; 0.345  ; soundcodec:soundnik|pulses_sample[2][4]             ; soundcodec:soundnik|pulses_sample[3][4]             ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.497      ;
; 0.352  ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[5]         ; soundcodec:soundnik|ma_pulse[12]                    ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.289      ; 0.793      ;
; 0.355  ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[6]         ; soundcodec:soundnik|ma_pulse[13]                    ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.289      ; 0.796      ;
; 0.361  ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[1]     ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[0]     ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.513      ;
; 0.363  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[1] ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[1] ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[1]     ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK       ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[4] ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[4] ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[6] ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[6] ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.516      ;
; 0.366  ; soundcodec:soundnik|decimator[3]                    ; soundcodec:soundnik|decimator[3]                    ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.518      ;
; 0.366  ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[0]     ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[1]     ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.518      ;
; 0.368  ; soundcodec:soundnik|decimator[1]                    ; soundcodec:soundnik|decimator[1]                    ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.520      ;
; 0.369  ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[0]     ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[2]     ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[8] ; soundcodec:soundnik|audio_io:audioio|LRCK_1X        ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.522      ;
; 0.371  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[0] ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[0] ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; soundcodec:soundnik|decimator[2]                    ; soundcodec:soundnik|decimator[2]                    ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[4]         ; soundcodec:soundnik|ma_pulse[12]                    ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.289      ; 0.813      ;
; 0.372  ; soundcodec:soundnik|decimator[7]                    ; soundcodec:soundnik|decimator[7]                    ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.524      ;
; 0.374  ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[2]     ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK       ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.526      ;
; 0.375  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[5] ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[5] ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.527      ;
; 0.377  ; soundcodec:soundnik|decimator[0]                    ; soundcodec:soundnik|decimator[1]                    ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.529      ;
; 0.378  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[7] ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[7] ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.530      ;
; 0.383  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[7] ; soundcodec:soundnik|audio_io:audioio|LRCK_1X        ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.535      ;
; 0.387  ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[5]         ; soundcodec:soundnik|ma_pulse[13]                    ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.289      ; 0.828      ;
; 0.390  ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[6]         ; soundcodec:soundnik|ma_pulse[14]                    ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.289      ; 0.831      ;
; 0.407  ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[4]         ; soundcodec:soundnik|ma_pulse[13]                    ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.289      ; 0.848      ;
; 0.408  ; soundcodec:soundnik|pulses_sample[2][5]             ; soundcodec:soundnik|pulses_sample[3][5]             ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.560      ;
; 0.413  ; soundcodec:soundnik|pulses_sample[1][5]             ; soundcodec:soundnik|pulses_sample[2][5]             ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.565      ;
; 0.422  ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[5]         ; soundcodec:soundnik|ma_pulse[14]                    ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.289      ; 0.863      ;
; 0.438  ; soundcodec:soundnik|decimator[5]                    ; soundcodec:soundnik|decimator[5]                    ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.590      ;
; 0.438  ; soundcodec:soundnik|sum[5]                          ; soundcodec:soundnik|ma_pulse[10]                    ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.590      ;
; 0.440  ; soundcodec:soundnik|decimator[4]                    ; soundcodec:soundnik|decimator[4]                    ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.592      ;
; 0.440  ; soundcodec:soundnik|decimator[6]                    ; soundcodec:soundnik|decimator[6]                    ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.592      ;
; 0.442  ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[4]         ; soundcodec:soundnik|ma_pulse[14]                    ; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.289      ; 0.883      ;
; 0.448  ; soundcodec:soundnik|sum[4]                          ; soundcodec:soundnik|ma_pulse[9]                     ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.600      ;
; 0.450  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[3] ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[3] ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.602      ;
; 0.453  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[2] ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[2] ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.605      ;
; 0.468  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[4] ; soundcodec:soundnik|audio_io:audioio|LRCK_1X        ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.620      ;
; 0.495  ; soundcodec:soundnik|pulses_sample[1][5]             ; soundcodec:soundnik|sum[5]                          ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.647      ;
; 0.497  ; soundcodec:soundnik|pulses_sample[3][4]             ; soundcodec:soundnik|sum[6]                          ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.649      ;
; 0.501  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[1] ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[2] ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.653      ;
; 0.502  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[6] ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[7] ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.654      ;
; 0.503  ; soundcodec:soundnik|decimator[1]                    ; soundcodec:soundnik|decimator[2]                    ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.655      ;
; 0.504  ; soundcodec:soundnik|decimator[3]                    ; soundcodec:soundnik|decimator[4]                    ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.656      ;
; 0.511  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[0] ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[1] ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; soundcodec:soundnik|decimator[2]                    ; soundcodec:soundnik|decimator[3]                    ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.663      ;
; 0.515  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[5] ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[6] ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.667      ;
; 0.517  ; soundcodec:soundnik|decimator[0]                    ; soundcodec:soundnik|decimator[2]                    ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.669      ;
; 0.518  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[7] ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[8] ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.670      ;
; 0.524  ; soundcodec:soundnik|pulses_sample[2][5]             ; soundcodec:soundnik|sum[6]                          ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.676      ;
; 0.536  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[1] ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[3] ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.688      ;
; 0.537  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[6] ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[8] ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.689      ;
; 0.538  ; soundcodec:soundnik|decimator[1]                    ; soundcodec:soundnik|decimator[3]                    ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.690      ;
; 0.539  ; soundcodec:soundnik|decimator[3]                    ; soundcodec:soundnik|decimator[5]                    ; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15] ; 0.000        ; 0.000      ; 0.691      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'I2C_AV_Config:u7|mI2C_CTRL_CLK'                                                                                                                                                                                           ;
+--------+--------------------------------------------------+--------------------------------------------------+----------------------------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                       ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+----------------------------------------------------+--------------------------------+--------------+------------+------------+
; -0.876 ; vectorkeys:kbdmatrix|key_blkvvod                 ; I2C_AV_Config:u7|mI2C_DATA[12]                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.902      ; 1.178      ;
; -0.876 ; vectorkeys:kbdmatrix|key_blkvvod                 ; I2C_AV_Config:u7|mI2C_DATA[2]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.902      ; 1.178      ;
; -0.876 ; vectorkeys:kbdmatrix|key_blkvvod                 ; I2C_AV_Config:u7|mI2C_DATA[9]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.902      ; 1.178      ;
; -0.876 ; vectorkeys:kbdmatrix|key_blkvvod                 ; I2C_AV_Config:u7|mI2C_DATA[1]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.902      ; 1.178      ;
; -0.876 ; vectorkeys:kbdmatrix|key_blkvvod                 ; I2C_AV_Config:u7|mI2C_DATA[11]                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.902      ; 1.178      ;
; -0.876 ; vectorkeys:kbdmatrix|key_blkvvod                 ; I2C_AV_Config:u7|mI2C_DATA[10]                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.902      ; 1.178      ;
; -0.876 ; vectorkeys:kbdmatrix|key_blkvvod                 ; I2C_AV_Config:u7|mI2C_DATA[3]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.902      ; 1.178      ;
; -0.876 ; vectorkeys:kbdmatrix|key_blkvvod                 ; I2C_AV_Config:u7|mI2C_DATA[4]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.902      ; 1.178      ;
; -0.876 ; vectorkeys:kbdmatrix|key_blkvvod                 ; I2C_AV_Config:u7|mI2C_DATA[7]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.902      ; 1.178      ;
; -0.876 ; vectorkeys:kbdmatrix|key_blkvvod                 ; I2C_AV_Config:u7|mI2C_DATA[0]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.902      ; 1.178      ;
; -0.876 ; vectorkeys:kbdmatrix|key_blkvvod                 ; I2C_AV_Config:u7|mI2C_DATA[5]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.902      ; 1.178      ;
; -0.841 ; vectorkeys:kbdmatrix|key_blkvvod                 ; I2C_AV_Config:u7|I2C_Controller:u0|SD[12]        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.909      ; 1.220      ;
; -0.841 ; vectorkeys:kbdmatrix|key_blkvvod                 ; I2C_AV_Config:u7|I2C_Controller:u0|SD[2]         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.909      ; 1.220      ;
; -0.841 ; vectorkeys:kbdmatrix|key_blkvvod                 ; I2C_AV_Config:u7|I2C_Controller:u0|SD[9]         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.909      ; 1.220      ;
; -0.841 ; vectorkeys:kbdmatrix|key_blkvvod                 ; I2C_AV_Config:u7|I2C_Controller:u0|SD[1]         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.909      ; 1.220      ;
; -0.841 ; vectorkeys:kbdmatrix|key_blkvvod                 ; I2C_AV_Config:u7|I2C_Controller:u0|SD[11]        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.909      ; 1.220      ;
; -0.841 ; vectorkeys:kbdmatrix|key_blkvvod                 ; I2C_AV_Config:u7|I2C_Controller:u0|SD[10]        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.909      ; 1.220      ;
; -0.841 ; vectorkeys:kbdmatrix|key_blkvvod                 ; I2C_AV_Config:u7|I2C_Controller:u0|SD[3]         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.909      ; 1.220      ;
; -0.841 ; vectorkeys:kbdmatrix|key_blkvvod                 ; I2C_AV_Config:u7|I2C_Controller:u0|SD[4]         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.909      ; 1.220      ;
; -0.841 ; vectorkeys:kbdmatrix|key_blkvvod                 ; I2C_AV_Config:u7|I2C_Controller:u0|SD[7]         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.909      ; 1.220      ;
; -0.841 ; vectorkeys:kbdmatrix|key_blkvvod                 ; I2C_AV_Config:u7|I2C_Controller:u0|SD[0]         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.909      ; 1.220      ;
; -0.841 ; vectorkeys:kbdmatrix|key_blkvvod                 ; I2C_AV_Config:u7|I2C_Controller:u0|SD[5]         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.909      ; 1.220      ;
; -0.833 ; floppy:flappy|osd_command[2]                     ; I2C_AV_Config:u7|mI2C_DATA[12]                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.902      ; 1.221      ;
; -0.833 ; floppy:flappy|osd_command[2]                     ; I2C_AV_Config:u7|mI2C_DATA[2]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.902      ; 1.221      ;
; -0.833 ; floppy:flappy|osd_command[2]                     ; I2C_AV_Config:u7|mI2C_DATA[9]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.902      ; 1.221      ;
; -0.833 ; floppy:flappy|osd_command[2]                     ; I2C_AV_Config:u7|mI2C_DATA[1]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.902      ; 1.221      ;
; -0.833 ; floppy:flappy|osd_command[2]                     ; I2C_AV_Config:u7|mI2C_DATA[11]                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.902      ; 1.221      ;
; -0.833 ; floppy:flappy|osd_command[2]                     ; I2C_AV_Config:u7|mI2C_DATA[10]                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.902      ; 1.221      ;
; -0.833 ; floppy:flappy|osd_command[2]                     ; I2C_AV_Config:u7|mI2C_DATA[3]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.902      ; 1.221      ;
; -0.833 ; floppy:flappy|osd_command[2]                     ; I2C_AV_Config:u7|mI2C_DATA[4]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.902      ; 1.221      ;
; -0.833 ; floppy:flappy|osd_command[2]                     ; I2C_AV_Config:u7|mI2C_DATA[7]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.902      ; 1.221      ;
; -0.833 ; floppy:flappy|osd_command[2]                     ; I2C_AV_Config:u7|mI2C_DATA[0]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.902      ; 1.221      ;
; -0.833 ; floppy:flappy|osd_command[2]                     ; I2C_AV_Config:u7|mI2C_DATA[5]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.902      ; 1.221      ;
; -0.798 ; floppy:flappy|osd_command[2]                     ; I2C_AV_Config:u7|I2C_Controller:u0|SD[12]        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.909      ; 1.263      ;
; -0.798 ; floppy:flappy|osd_command[2]                     ; I2C_AV_Config:u7|I2C_Controller:u0|SD[2]         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.909      ; 1.263      ;
; -0.798 ; floppy:flappy|osd_command[2]                     ; I2C_AV_Config:u7|I2C_Controller:u0|SD[9]         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.909      ; 1.263      ;
; -0.798 ; floppy:flappy|osd_command[2]                     ; I2C_AV_Config:u7|I2C_Controller:u0|SD[1]         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.909      ; 1.263      ;
; -0.798 ; floppy:flappy|osd_command[2]                     ; I2C_AV_Config:u7|I2C_Controller:u0|SD[11]        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.909      ; 1.263      ;
; -0.798 ; floppy:flappy|osd_command[2]                     ; I2C_AV_Config:u7|I2C_Controller:u0|SD[10]        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.909      ; 1.263      ;
; -0.798 ; floppy:flappy|osd_command[2]                     ; I2C_AV_Config:u7|I2C_Controller:u0|SD[3]         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.909      ; 1.263      ;
; -0.798 ; floppy:flappy|osd_command[2]                     ; I2C_AV_Config:u7|I2C_Controller:u0|SD[4]         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.909      ; 1.263      ;
; -0.798 ; floppy:flappy|osd_command[2]                     ; I2C_AV_Config:u7|I2C_Controller:u0|SD[7]         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.909      ; 1.263      ;
; -0.798 ; floppy:flappy|osd_command[2]                     ; I2C_AV_Config:u7|I2C_Controller:u0|SD[0]         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.909      ; 1.263      ;
; -0.798 ; floppy:flappy|osd_command[2]                     ; I2C_AV_Config:u7|I2C_Controller:u0|SD[5]         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.909      ; 1.263      ;
; 0.215  ; I2C_AV_Config:u7|I2C_Controller:u0|END           ; I2C_AV_Config:u7|I2C_Controller:u0|END           ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; I2C_AV_Config:u7|mSetup_ST.01                    ; I2C_AV_Config:u7|mSetup_ST.01                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; I2C_AV_Config:u7|LUT_INDEX[1]                    ; I2C_AV_Config:u7|LUT_INDEX[1]                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; I2C_AV_Config:u7|LUT_INDEX[2]                    ; I2C_AV_Config:u7|LUT_INDEX[2]                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; I2C_AV_Config:u7|LUT_INDEX[3]                    ; I2C_AV_Config:u7|LUT_INDEX[3]                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; I2C_AV_Config:u7|I2C_Controller:u0|SDO           ; I2C_AV_Config:u7|I2C_Controller:u0|SDO           ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; I2C_AV_Config:u7|I2C_Controller:u0|ACK1          ; I2C_AV_Config:u7|I2C_Controller:u0|ACK1          ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; I2C_AV_Config:u7|I2C_Controller:u0|ACK2          ; I2C_AV_Config:u7|I2C_Controller:u0|ACK2          ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; I2C_AV_Config:u7|I2C_Controller:u0|ACK3          ; I2C_AV_Config:u7|I2C_Controller:u0|ACK3          ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; I2C_AV_Config:u7|LUT_INDEX[0]                    ; I2C_AV_Config:u7|LUT_INDEX[0]                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; I2C_AV_Config:u7|mI2C_GO                         ; I2C_AV_Config:u7|mI2C_GO                         ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; I2C_AV_Config:u7|I2C_Controller:u0|SCLK          ; I2C_AV_Config:u7|I2C_Controller:u0|SCLK          ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.240  ; I2C_AV_Config:u7|LUT_INDEX[0]                    ; I2C_AV_Config:u7|LUT_INDEX[1]                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.392      ;
; 0.253  ; I2C_AV_Config:u7|mSetup_ST.01                    ; I2C_AV_Config:u7|mSetup_ST.00                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.405      ;
; 0.259  ; I2C_AV_Config:u7|mSetup_ST.01                    ; I2C_AV_Config:u7|mI2C_GO                         ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.411      ;
; 0.262  ; I2C_AV_Config:u7|I2C_Controller:u0|END           ; I2C_AV_Config:u7|mSetup_ST.10                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.414      ;
; 0.275  ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.427      ;
; 0.279  ; I2C_AV_Config:u7|LUT_INDEX[3]                    ; I2C_AV_Config:u7|mI2C_DATA[12]                   ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.431      ;
; 0.287  ; I2C_AV_Config:u7|LUT_INDEX[3]                    ; I2C_AV_Config:u7|mI2C_DATA[11]                   ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.439      ;
; 0.287  ; I2C_AV_Config:u7|LUT_INDEX[3]                    ; I2C_AV_Config:u7|mI2C_DATA[10]                   ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.439      ;
; 0.290  ; I2C_AV_Config:u7|LUT_INDEX[3]                    ; I2C_AV_Config:u7|mI2C_DATA[2]                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.442      ;
; 0.290  ; I2C_AV_Config:u7|LUT_INDEX[3]                    ; I2C_AV_Config:u7|mI2C_DATA[1]                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.442      ;
; 0.292  ; I2C_AV_Config:u7|LUT_INDEX[3]                    ; I2C_AV_Config:u7|mI2C_DATA[4]                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.444      ;
; 0.294  ; I2C_AV_Config:u7|LUT_INDEX[3]                    ; I2C_AV_Config:u7|mI2C_DATA[9]                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.446      ;
; 0.294  ; I2C_AV_Config:u7|LUT_INDEX[3]                    ; I2C_AV_Config:u7|mI2C_DATA[5]                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.446      ;
; 0.295  ; I2C_AV_Config:u7|LUT_INDEX[3]                    ; I2C_AV_Config:u7|mI2C_DATA[7]                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.447      ;
; 0.295  ; I2C_AV_Config:u7|LUT_INDEX[3]                    ; I2C_AV_Config:u7|mI2C_DATA[0]                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.447      ;
; 0.296  ; I2C_AV_Config:u7|LUT_INDEX[3]                    ; I2C_AV_Config:u7|mI2C_DATA[3]                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.448      ;
; 0.322  ; I2C_AV_Config:u7|mI2C_DATA[4]                    ; I2C_AV_Config:u7|I2C_Controller:u0|SD[4]         ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.007      ; 0.481      ;
; 0.331  ; I2C_AV_Config:u7|mI2C_DATA[0]                    ; I2C_AV_Config:u7|I2C_Controller:u0|SD[0]         ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.007      ; 0.490      ;
; 0.336  ; I2C_AV_Config:u7|LUT_INDEX[2]                    ; I2C_AV_Config:u7|mI2C_DATA[12]                   ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.488      ;
; 0.339  ; I2C_AV_Config:u7|LUT_INDEX[2]                    ; I2C_AV_Config:u7|mI2C_DATA[11]                   ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.491      ;
; 0.339  ; I2C_AV_Config:u7|LUT_INDEX[2]                    ; I2C_AV_Config:u7|mI2C_DATA[10]                   ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.491      ;
; 0.342  ; I2C_AV_Config:u7|LUT_INDEX[2]                    ; I2C_AV_Config:u7|mI2C_DATA[1]                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.494      ;
; 0.345  ; I2C_AV_Config:u7|LUT_INDEX[2]                    ; I2C_AV_Config:u7|mI2C_DATA[2]                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.497      ;
; 0.346  ; I2C_AV_Config:u7|LUT_INDEX[2]                    ; I2C_AV_Config:u7|mI2C_DATA[9]                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.498      ;
; 0.347  ; I2C_AV_Config:u7|LUT_INDEX[2]                    ; I2C_AV_Config:u7|mI2C_DATA[4]                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.499      ;
; 0.348  ; I2C_AV_Config:u7|LUT_INDEX[2]                    ; I2C_AV_Config:u7|mI2C_DATA[0]                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.500      ;
; 0.349  ; I2C_AV_Config:u7|LUT_INDEX[2]                    ; I2C_AV_Config:u7|mI2C_DATA[5]                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.501      ;
; 0.351  ; I2C_AV_Config:u7|LUT_INDEX[2]                    ; I2C_AV_Config:u7|mI2C_DATA[3]                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.503      ;
; 0.372  ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.524      ;
; 0.374  ; I2C_AV_Config:u7|I2C_Controller:u0|END           ; I2C_AV_Config:u7|mI2C_GO                         ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.526      ;
; 0.376  ; I2C_AV_Config:u7|mSetup_ST.00                    ; I2C_AV_Config:u7|mSetup_ST.01                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; I2C_AV_Config:u7|LUT_INDEX[2]                    ; I2C_AV_Config:u7|mI2C_DATA[7]                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.528      ;
; 0.377  ; I2C_AV_Config:u7|mSetup_ST.01                    ; I2C_AV_Config:u7|mSetup_ST.10                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.529      ;
; 0.379  ; I2C_AV_Config:u7|I2C_Controller:u0|END           ; I2C_AV_Config:u7|mSetup_ST.01                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.531      ;
; 0.379  ; I2C_AV_Config:u7|I2C_Controller:u0|END           ; I2C_AV_Config:u7|mSetup_ST.00                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.531      ;
; 0.381  ; I2C_AV_Config:u7|mSetup_ST.10                    ; I2C_AV_Config:u7|LUT_INDEX[1]                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.533      ;
; 0.383  ; I2C_AV_Config:u7|mSetup_ST.10                    ; I2C_AV_Config:u7|mSetup_ST.00                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.535      ;
; 0.387  ; I2C_AV_Config:u7|mSetup_ST.10                    ; I2C_AV_Config:u7|LUT_INDEX[0]                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.539      ;
; 0.388  ; I2C_AV_Config:u7|mSetup_ST.10                    ; I2C_AV_Config:u7|mI2C_GO                         ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.540      ;
; 0.390  ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.542      ;
; 0.393  ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.545      ;
; 0.405  ; I2C_AV_Config:u7|LUT_INDEX[2]                    ; I2C_AV_Config:u7|LUT_INDEX[3]                    ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.557      ;
; 0.406  ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.558      ;
; 0.406  ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.558      ;
+--------+--------------------------------------------------+--------------------------------------------------+----------------------------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clockster:clockmaker|div300by21[4]'                                                                                                                                                                                          ;
+--------+--------------------------------------------+-------------------------------------------------------+----------------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                               ; Launch Clock                                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-------------------------------------------------------+----------------------------------------------------+------------------------------------+--------------+------------+------------+
; -0.799 ; floppy:flappy|osd_command[2]               ; ayglue:shrieker|YM2149:digeridoo|addr[4]              ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.773      ; 1.126      ;
; -0.762 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_vol[4]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset         ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.487      ; 1.018      ;
; -0.731 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_vol[1]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset         ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.487      ; 1.049      ;
; -0.720 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|reg[2][4]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.770      ; 1.202      ;
; -0.709 ; floppy:flappy|osd_command[2]               ; ayglue:shrieker|YM2149:digeridoo|reg[6][3]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.774      ; 1.217      ;
; -0.693 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_vol[3]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset         ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.487      ; 1.087      ;
; -0.667 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|reg[7][5]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.770      ; 1.255      ;
; -0.667 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|reg[7][0]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.770      ; 1.255      ;
; -0.667 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|reg[7][2]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.770      ; 1.255      ;
; -0.667 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|dac_amp[0]           ; ayglue:shrieker|YM2149:digeridoo|env_reset         ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.489      ; 1.115      ;
; -0.666 ; T8080se:CPU|T80:u0|TState[0]               ; ayglue:shrieker|YM2149:digeridoo|reg[4][5]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.778      ; 1.264      ;
; -0.665 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_inc~_emulated    ; ayglue:shrieker|YM2149:digeridoo|env_reset         ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.490      ; 1.118      ;
; -0.649 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_vol[0]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset         ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.487      ; 1.131      ;
; -0.645 ; T8080se:CPU|T80:u0|Halt_FF                 ; ayglue:shrieker|YM2149:digeridoo|reg[6][3]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.782      ; 1.289      ;
; -0.641 ; T8080se:CPU|T80:u0|TState[1]               ; ayglue:shrieker|YM2149:digeridoo|reg[4][5]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.778      ; 1.289      ;
; -0.629 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|reg[4][0]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.769      ; 1.292      ;
; -0.629 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|reg[4][2]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.769      ; 1.292      ;
; -0.629 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|reg[4][3]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.769      ; 1.292      ;
; -0.629 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|reg[4][4]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.769      ; 1.292      ;
; -0.629 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|reg[4][1]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.769      ; 1.292      ;
; -0.628 ; address_bus_r[1]                           ; ayglue:shrieker|YM2149:digeridoo|reg[2][4]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.770      ; 1.294      ;
; -0.625 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|reg[6][0]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.768      ; 1.295      ;
; -0.625 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|reg[6][2]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.768      ; 1.295      ;
; -0.625 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|reg[6][3]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.768      ; 1.295      ;
; -0.625 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|reg[6][4]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.768      ; 1.295      ;
; -0.625 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|reg[6][1]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.768      ; 1.295      ;
; -0.623 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_hold             ; ayglue:shrieker|YM2149:digeridoo|env_reset         ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.490      ; 1.160      ;
; -0.622 ; T8080se:CPU|T80:u0|DO[6]                   ; ayglue:shrieker|YM2149:digeridoo|reg[15][6]           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.779      ; 1.309      ;
; -0.620 ; floppy:flappy|osd_command[2]               ; ayglue:shrieker|YM2149:digeridoo|reg[15][6]           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.774      ; 1.306      ;
; -0.619 ; floppy:flappy|osd_command[2]               ; ayglue:shrieker|YM2149:digeridoo|reg[4][5]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.773      ; 1.306      ;
; -0.613 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|reg[0][2]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.767      ; 1.306      ;
; -0.613 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|reg[0][3]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.767      ; 1.306      ;
; -0.613 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|reg[0][4]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.767      ; 1.306      ;
; -0.613 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|reg[0][1]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.767      ; 1.306      ;
; -0.606 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|reg[10][0]           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.769      ; 1.315      ;
; -0.606 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|reg[10][2]           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.769      ; 1.315      ;
; -0.606 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|reg[10][3]           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.769      ; 1.315      ;
; -0.606 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|reg[10][4]           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.769      ; 1.315      ;
; -0.606 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|reg[10][1]           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.769      ; 1.315      ;
; -0.601 ; vectorkeys:kbdmatrix|key_blkvvod           ; ayglue:shrieker|YM2149:digeridoo|reg[6][3]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.774      ; 1.325      ;
; -0.596 ; status_word[4]                             ; ayglue:shrieker|YM2149:digeridoo|env_reset            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.766      ; 1.322      ;
; -0.575 ; address_bus_r[1]                           ; ayglue:shrieker|YM2149:digeridoo|reg[7][5]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.770      ; 1.347      ;
; -0.575 ; address_bus_r[1]                           ; ayglue:shrieker|YM2149:digeridoo|reg[7][0]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.770      ; 1.347      ;
; -0.575 ; address_bus_r[1]                           ; ayglue:shrieker|YM2149:digeridoo|reg[7][2]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.770      ; 1.347      ;
; -0.574 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|reg[5][2]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.769      ; 1.347      ;
; -0.574 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|reg[5][3]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.769      ; 1.347      ;
; -0.568 ; T8080se:CPU|T80:u0|DO[5]                   ; ayglue:shrieker|YM2149:digeridoo|reg[4][5]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.778      ; 1.362      ;
; -0.563 ; T8080se:CPU|T80:u0|TState[2]               ; ayglue:shrieker|YM2149:digeridoo|reg[4][5]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.778      ; 1.367      ;
; -0.554 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|dac_amp[3]           ; ayglue:shrieker|YM2149:digeridoo|env_reset         ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.493      ; 1.232      ;
; -0.553 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|reg[1][0]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.769      ; 1.368      ;
; -0.553 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|reg[1][2]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.769      ; 1.368      ;
; -0.553 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|reg[1][3]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.769      ; 1.368      ;
; -0.553 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|reg[1][1]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.769      ; 1.368      ;
; -0.553 ; T8080se:CPU|T80:u0|TState[0]               ; ayglue:shrieker|YM2149:digeridoo|reg[6][3]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.779      ; 1.378      ;
; -0.538 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|reg[15][6]           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.768      ; 1.382      ;
; -0.538 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|reg[15][5]           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.768      ; 1.382      ;
; -0.538 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|reg[15][0]           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.768      ; 1.382      ;
; -0.538 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|reg[15][2]           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.768      ; 1.382      ;
; -0.538 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|reg[15][7]           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.768      ; 1.382      ;
; -0.538 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|reg[15][3]           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.768      ; 1.382      ;
; -0.538 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|reg[15][1]           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.768      ; 1.382      ;
; -0.538 ; vectorkeys:kbdmatrix|key_blkvvod           ; ayglue:shrieker|YM2149:digeridoo|reg[4][5]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.773      ; 1.387      ;
; -0.537 ; address_bus_r[1]                           ; ayglue:shrieker|YM2149:digeridoo|reg[4][0]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.769      ; 1.384      ;
; -0.537 ; address_bus_r[1]                           ; ayglue:shrieker|YM2149:digeridoo|reg[4][2]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.769      ; 1.384      ;
; -0.537 ; address_bus_r[1]                           ; ayglue:shrieker|YM2149:digeridoo|reg[4][3]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.769      ; 1.384      ;
; -0.537 ; address_bus_r[1]                           ; ayglue:shrieker|YM2149:digeridoo|reg[4][4]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.769      ; 1.384      ;
; -0.537 ; address_bus_r[1]                           ; ayglue:shrieker|YM2149:digeridoo|reg[4][1]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.769      ; 1.384      ;
; -0.533 ; address_bus_r[1]                           ; ayglue:shrieker|YM2149:digeridoo|reg[6][0]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.768      ; 1.387      ;
; -0.533 ; address_bus_r[1]                           ; ayglue:shrieker|YM2149:digeridoo|reg[6][2]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.768      ; 1.387      ;
; -0.533 ; address_bus_r[1]                           ; ayglue:shrieker|YM2149:digeridoo|reg[6][3]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.768      ; 1.387      ;
; -0.533 ; address_bus_r[1]                           ; ayglue:shrieker|YM2149:digeridoo|reg[6][4]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.768      ; 1.387      ;
; -0.533 ; address_bus_r[1]                           ; ayglue:shrieker|YM2149:digeridoo|reg[6][1]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.768      ; 1.387      ;
; -0.531 ; vectorkeys:kbdmatrix|key_blkvvod           ; ayglue:shrieker|YM2149:digeridoo|addr[4]              ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.773      ; 1.394      ;
; -0.529 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|reg[14][6]           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.768      ; 1.391      ;
; -0.529 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|reg[14][5]           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.768      ; 1.391      ;
; -0.529 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|reg[14][0]           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.768      ; 1.391      ;
; -0.529 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|reg[14][2]           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.768      ; 1.391      ;
; -0.529 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|reg[14][7]           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.768      ; 1.391      ;
; -0.529 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|reg[14][3]           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.768      ; 1.391      ;
; -0.529 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|reg[14][4]           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.768      ; 1.391      ;
; -0.529 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|reg[14][1]           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.768      ; 1.391      ;
; -0.528 ; T8080se:CPU|T80:u0|TState[1]               ; ayglue:shrieker|YM2149:digeridoo|reg[6][3]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.779      ; 1.403      ;
; -0.521 ; address_bus_r[1]                           ; ayglue:shrieker|YM2149:digeridoo|reg[0][2]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.767      ; 1.398      ;
; -0.521 ; address_bus_r[1]                           ; ayglue:shrieker|YM2149:digeridoo|reg[0][3]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.767      ; 1.398      ;
; -0.521 ; address_bus_r[1]                           ; ayglue:shrieker|YM2149:digeridoo|reg[0][4]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.767      ; 1.398      ;
; -0.521 ; address_bus_r[1]                           ; ayglue:shrieker|YM2149:digeridoo|reg[0][1]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.767      ; 1.398      ;
; -0.515 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|env_reset            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.766      ; 1.403      ;
; -0.514 ; address_bus_r[1]                           ; ayglue:shrieker|YM2149:digeridoo|reg[10][0]           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.769      ; 1.407      ;
; -0.514 ; address_bus_r[1]                           ; ayglue:shrieker|YM2149:digeridoo|reg[10][2]           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.769      ; 1.407      ;
; -0.514 ; address_bus_r[1]                           ; ayglue:shrieker|YM2149:digeridoo|reg[10][3]           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.769      ; 1.407      ;
; -0.514 ; address_bus_r[1]                           ; ayglue:shrieker|YM2149:digeridoo|reg[10][4]           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.769      ; 1.407      ;
; -0.514 ; address_bus_r[1]                           ; ayglue:shrieker|YM2149:digeridoo|reg[10][1]           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.769      ; 1.407      ;
; -0.513 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|addr[6]              ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.767      ; 1.406      ;
; -0.513 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|addr[7]              ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.767      ; 1.406      ;
; -0.513 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|addr[5]              ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.767      ; 1.406      ;
; -0.513 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|addr[4]              ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.767      ; 1.406      ;
; -0.513 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|addr[2]              ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.767      ; 1.406      ;
; -0.513 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|addr[3]              ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.767      ; 1.406      ;
; -0.513 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|addr[1]              ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.767      ; 1.406      ;
; -0.513 ; address_bus_r[0]                           ; ayglue:shrieker|YM2149:digeridoo|addr[0]              ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.767      ; 1.406      ;
+--------+--------------------------------------------+-------------------------------------------------------+----------------------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'T8080se:CPU|WR_n'                                                                                                                                          ;
+--------+---------------------------------------------+----------------------+------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node              ; Launch Clock                       ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------+------------------------------------+------------------+--------------+------------+------------+
; -0.726 ; ayglue:shrieker|YM2149:digeridoo|reg[14][7] ; ayglue:shrieker|q[7] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.215      ; 0.489      ;
; -0.573 ; ayglue:shrieker|YM2149:digeridoo|reg[14][6] ; ayglue:shrieker|q[6] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.136      ; 0.563      ;
; -0.563 ; ayglue:shrieker|YM2149:digeridoo|reg[15][7] ; ayglue:shrieker|q[7] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.215      ; 0.652      ;
; -0.243 ; ayglue:shrieker|YM2149:digeridoo|reg[15][1] ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.166      ; 0.923      ;
; -0.241 ; ayglue:shrieker|YM2149:digeridoo|reg[15][2] ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.144      ; 0.903      ;
; -0.229 ; ayglue:shrieker|YM2149:digeridoo|addr[0]    ; ayglue:shrieker|q[4] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.168      ; 0.939      ;
; -0.187 ; ayglue:shrieker|YM2149:digeridoo|addr[2]    ; ayglue:shrieker|q[4] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.168      ; 0.981      ;
; -0.166 ; ayglue:shrieker|YM2149:digeridoo|addr[3]    ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.145      ; 0.979      ;
; -0.160 ; ayglue:shrieker|YM2149:digeridoo|reg[11][7] ; ayglue:shrieker|q[7] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.213      ; 1.053      ;
; -0.153 ; ayglue:shrieker|YM2149:digeridoo|reg[7][1]  ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.167      ; 1.014      ;
; -0.151 ; ayglue:shrieker|YM2149:digeridoo|addr[2]    ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.143      ; 0.992      ;
; -0.111 ; ayglue:shrieker|YM2149:digeridoo|addr[2]    ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.141      ; 1.030      ;
; -0.109 ; ayglue:shrieker|YM2149:digeridoo|addr[3]    ; ayglue:shrieker|q[4] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.168      ; 1.059      ;
; -0.079 ; ayglue:shrieker|YM2149:digeridoo|reg[15][3] ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.142      ; 1.063      ;
; -0.072 ; ayglue:shrieker|YM2149:digeridoo|reg[15][6] ; ayglue:shrieker|q[6] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.136      ; 1.064      ;
; -0.051 ; ayglue:shrieker|YM2149:digeridoo|addr[0]    ; ayglue:shrieker|q[5] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.169      ; 1.118      ;
; -0.037 ; ayglue:shrieker|YM2149:digeridoo|addr[3]    ; ayglue:shrieker|q[5] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.169      ; 1.132      ;
; -0.034 ; ayglue:shrieker|YM2149:digeridoo|reg[11][5] ; ayglue:shrieker|q[5] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.166      ; 1.132      ;
; -0.032 ; ayglue:shrieker|YM2149:digeridoo|reg[14][3] ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.142      ; 1.110      ;
; -0.031 ; ayglue:shrieker|YM2149:digeridoo|reg[11][6] ; ayglue:shrieker|q[6] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.134      ; 1.103      ;
; -0.029 ; ayglue:shrieker|YM2149:digeridoo|reg[14][5] ; ayglue:shrieker|q[5] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.168      ; 1.139      ;
; -0.025 ; ayglue:shrieker|YM2149:digeridoo|reg[15][0] ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.140      ; 1.115      ;
; -0.021 ; ayglue:shrieker|YM2149:digeridoo|addr[0]    ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.167      ; 1.146      ;
; -0.008 ; ayglue:shrieker|YM2149:digeridoo|reg[9][0]  ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.139      ; 1.131      ;
; -0.006 ; ayglue:shrieker|YM2149:digeridoo|addr[1]    ; ayglue:shrieker|q[5] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.169      ; 1.163      ;
; 0.001  ; ayglue:shrieker|YM2149:digeridoo|reg[8][0]  ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.143      ; 1.144      ;
; 0.035  ; ayglue:shrieker|YM2149:digeridoo|reg[0][2]  ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.145      ; 1.180      ;
; 0.037  ; ayglue:shrieker|YM2149:digeridoo|addr[0]    ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.141      ; 1.178      ;
; 0.037  ; ayglue:shrieker|YM2149:digeridoo|addr[1]    ; ayglue:shrieker|q[4] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.168      ; 1.205      ;
; 0.040  ; ayglue:shrieker|YM2149:digeridoo|reg[14][2] ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.144      ; 1.184      ;
; 0.042  ; ayglue:shrieker|YM2149:digeridoo|reg[15][4] ; ayglue:shrieker|q[4] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.166      ; 1.208      ;
; 0.042  ; ayglue:shrieker|YM2149:digeridoo|addr[3]    ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.143      ; 1.185      ;
; 0.046  ; ayglue:shrieker|YM2149:digeridoo|reg[9][4]  ; ayglue:shrieker|q[4] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.166      ; 1.212      ;
; 0.047  ; ayglue:shrieker|YM2149:digeridoo|addr[3]    ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.167      ; 1.214      ;
; 0.050  ; ayglue:shrieker|YM2149:digeridoo|addr[0]    ; ayglue:shrieker|q[7] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.216      ; 1.266      ;
; 0.052  ; ayglue:shrieker|YM2149:digeridoo|addr[2]    ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.167      ; 1.219      ;
; 0.064  ; ayglue:shrieker|YM2149:digeridoo|addr[3]    ; ayglue:shrieker|q[7] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.216      ; 1.280      ;
; 0.066  ; ayglue:shrieker|YM2149:digeridoo|reg[7][7]  ; ayglue:shrieker|q[5] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.169      ; 1.235      ;
; 0.068  ; ayglue:shrieker|YM2149:digeridoo|reg[0][1]  ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.167      ; 1.235      ;
; 0.070  ; ayglue:shrieker|YM2149:digeridoo|addr[3]    ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.141      ; 1.211      ;
; 0.072  ; ayglue:shrieker|YM2149:digeridoo|reg[7][7]  ; ayglue:shrieker|q[7] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.216      ; 1.288      ;
; 0.072  ; ayglue:shrieker|YM2149:digeridoo|reg[7][4]  ; ayglue:shrieker|q[4] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.168      ; 1.240      ;
; 0.072  ; ayglue:shrieker|YM2149:digeridoo|addr[2]    ; ayglue:shrieker|q[5] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.169      ; 1.241      ;
; 0.077  ; ayglue:shrieker|YM2149:digeridoo|reg[7][0]  ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.138      ; 1.215      ;
; 0.086  ; ayglue:shrieker|YM2149:digeridoo|reg[15][5] ; ayglue:shrieker|q[5] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.168      ; 1.254      ;
; 0.101  ; ayglue:shrieker|YM2149:digeridoo|reg[10][2] ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.143      ; 1.244      ;
; 0.102  ; ayglue:shrieker|YM2149:digeridoo|reg[9][3]  ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.141      ; 1.243      ;
; 0.106  ; ayglue:shrieker|YM2149:digeridoo|reg[7][6]  ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.141      ; 1.247      ;
; 0.111  ; ayglue:shrieker|YM2149:digeridoo|reg[7][6]  ; ayglue:shrieker|q[5] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.167      ; 1.278      ;
; 0.123  ; ayglue:shrieker|YM2149:digeridoo|reg[10][4] ; ayglue:shrieker|q[4] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.166      ; 1.289      ;
; 0.129  ; ayglue:shrieker|YM2149:digeridoo|reg[7][6]  ; ayglue:shrieker|q[6] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.135      ; 1.264      ;
; 0.134  ; ayglue:shrieker|YM2149:digeridoo|reg[14][0] ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.140      ; 1.274      ;
; 0.137  ; ayglue:shrieker|YM2149:digeridoo|addr[1]    ; ayglue:shrieker|q[7] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.216      ; 1.353      ;
; 0.137  ; ayglue:shrieker|YM2149:digeridoo|reg[12][7] ; ayglue:shrieker|q[7] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.217      ; 1.354      ;
; 0.139  ; ayglue:shrieker|YM2149:digeridoo|reg[14][1] ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.166      ; 1.305      ;
; 0.140  ; ayglue:shrieker|YM2149:digeridoo|reg[11][0] ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.138      ; 1.278      ;
; 0.145  ; ayglue:shrieker|YM2149:digeridoo|reg[7][7]  ; ayglue:shrieker|q[6] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.137      ; 1.282      ;
; 0.146  ; ayglue:shrieker|YM2149:digeridoo|reg[9][1]  ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.166      ; 1.312      ;
; 0.157  ; ayglue:shrieker|YM2149:digeridoo|reg[3][0]  ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.144      ; 1.301      ;
; 0.164  ; ayglue:shrieker|YM2149:digeridoo|reg[8][1]  ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.169      ; 1.333      ;
; 0.167  ; ayglue:shrieker|YM2149:digeridoo|reg[14][4] ; ayglue:shrieker|q[4] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.167      ; 1.334      ;
; 0.168  ; ayglue:shrieker|YM2149:digeridoo|reg[13][3] ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.144      ; 1.312      ;
; 0.170  ; ayglue:shrieker|YM2149:digeridoo|reg[12][5] ; ayglue:shrieker|q[5] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.170      ; 1.340      ;
; 0.171  ; ayglue:shrieker|YM2149:digeridoo|reg[3][3]  ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.146      ; 1.317      ;
; 0.173  ; ayglue:shrieker|YM2149:digeridoo|reg[7][6]  ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.143      ; 1.316      ;
; 0.173  ; ayglue:shrieker|YM2149:digeridoo|addr[2]    ; ayglue:shrieker|q[7] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.216      ; 1.389      ;
; 0.176  ; ayglue:shrieker|YM2149:digeridoo|reg[4][2]  ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.143      ; 1.319      ;
; 0.192  ; ayglue:shrieker|YM2149:digeridoo|reg[6][1]  ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.166      ; 1.358      ;
; 0.194  ; ayglue:shrieker|YM2149:digeridoo|addr[1]    ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.145      ; 1.339      ;
; 0.199  ; ayglue:shrieker|YM2149:digeridoo|reg[5][2]  ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.143      ; 1.342      ;
; 0.201  ; ayglue:shrieker|YM2149:digeridoo|addr[1]    ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.167      ; 1.368      ;
; 0.201  ; ayglue:shrieker|YM2149:digeridoo|addr[0]    ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.145      ; 1.346      ;
; 0.202  ; ayglue:shrieker|YM2149:digeridoo|addr[0]    ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.143      ; 1.345      ;
; 0.204  ; ayglue:shrieker|YM2149:digeridoo|addr[0]    ; ayglue:shrieker|q[6] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.137      ; 1.341      ;
; 0.218  ; ayglue:shrieker|YM2149:digeridoo|addr[3]    ; ayglue:shrieker|q[6] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.137      ; 1.355      ;
; 0.221  ; ayglue:shrieker|YM2149:digeridoo|reg[0][7]  ; ayglue:shrieker|q[7] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.217      ; 1.438      ;
; 0.222  ; ayglue:shrieker|YM2149:digeridoo|reg[1][3]  ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.141      ; 1.363      ;
; 0.227  ; ayglue:shrieker|YM2149:digeridoo|reg[0][6]  ; ayglue:shrieker|q[6] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.135      ; 1.362      ;
; 0.230  ; ayglue:shrieker|YM2149:digeridoo|reg[7][5]  ; ayglue:shrieker|q[5] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.166      ; 1.396      ;
; 0.241  ; ayglue:shrieker|YM2149:digeridoo|addr[2]    ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.145      ; 1.386      ;
; 0.254  ; ayglue:shrieker|YM2149:digeridoo|reg[7][6]  ; ayglue:shrieker|q[7] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.214      ; 1.468      ;
; 0.256  ; ayglue:shrieker|YM2149:digeridoo|reg[7][7]  ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.143      ; 1.399      ;
; 0.261  ; ayglue:shrieker|YM2149:digeridoo|reg[5][1]  ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.165      ; 1.426      ;
; 0.265  ; ayglue:shrieker|YM2149:digeridoo|addr[1]    ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.141      ; 1.406      ;
; 0.268  ; ayglue:shrieker|YM2149:digeridoo|reg[7][6]  ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.139      ; 1.407      ;
; 0.269  ; ayglue:shrieker|YM2149:digeridoo|reg[11][1] ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.164      ; 1.433      ;
; 0.276  ; ayglue:shrieker|YM2149:digeridoo|reg[10][3] ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.141      ; 1.417      ;
; 0.277  ; ayglue:shrieker|YM2149:digeridoo|reg[7][6]  ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.165      ; 1.442      ;
; 0.282  ; ayglue:shrieker|YM2149:digeridoo|reg[7][7]  ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.145      ; 1.427      ;
; 0.283  ; ayglue:shrieker|YM2149:digeridoo|reg[11][4] ; ayglue:shrieker|q[4] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.165      ; 1.448      ;
; 0.291  ; ayglue:shrieker|YM2149:digeridoo|addr[1]    ; ayglue:shrieker|q[6] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.137      ; 1.428      ;
; 0.293  ; ayglue:shrieker|YM2149:digeridoo|reg[0][5]  ; ayglue:shrieker|q[5] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.170      ; 1.463      ;
; 0.294  ; ayglue:shrieker|YM2149:digeridoo|reg[4][4]  ; ayglue:shrieker|q[4] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.166      ; 1.460      ;
; 0.295  ; ayglue:shrieker|YM2149:digeridoo|reg[13][1] ; ayglue:shrieker|q[1] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.168      ; 1.463      ;
; 0.299  ; ayglue:shrieker|YM2149:digeridoo|reg[13][0] ; ayglue:shrieker|q[0] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.142      ; 1.441      ;
; 0.299  ; ayglue:shrieker|YM2149:digeridoo|reg[8][2]  ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.146      ; 1.445      ;
; 0.304  ; ayglue:shrieker|YM2149:digeridoo|reg[11][2] ; ayglue:shrieker|q[2] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.142      ; 1.446      ;
; 0.306  ; ayglue:shrieker|YM2149:digeridoo|reg[7][6]  ; ayglue:shrieker|q[4] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.166      ; 1.472      ;
; 0.310  ; ayglue:shrieker|YM2149:digeridoo|reg[7][3]  ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.140      ; 1.450      ;
; 0.313  ; ayglue:shrieker|YM2149:digeridoo|reg[8][3]  ; ayglue:shrieker|q[3] ; clockster:clockmaker|div300by21[4] ; T8080se:CPU|WR_n ; 0.000        ; 1.145      ; 1.458      ;
+--------+---------------------------------------------+----------------------+------------------------------------+------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'soundcodec:soundnik|audio_io:audioio|LRCK_1X'                                                                                                                                                                                          ;
+-------+---------------------------------------------------+------------------------------------------------------+-----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                              ; Launch Clock                                  ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+------------------------------------------------------+-----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.095 ; soundcodec:soundnik|audio_io:audioio|inputbuf[13] ; soundcodec:soundnik|audio_io:audioio|inputsample[13] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 0.000        ; 0.147      ; 0.394      ;
; 0.171 ; soundcodec:soundnik|audio_io:audioio|inputbuf[15] ; soundcodec:soundnik|audio_io:audioio|inputsample[15] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 0.000        ; 0.148      ; 0.471      ;
; 0.173 ; soundcodec:soundnik|audio_io:audioio|inputbuf[10] ; soundcodec:soundnik|audio_io:audioio|inputsample[10] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 0.000        ; 0.148      ; 0.473      ;
; 0.173 ; soundcodec:soundnik|audio_io:audioio|inputbuf[9]  ; soundcodec:soundnik|audio_io:audioio|inputsample[9]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 0.000        ; 0.148      ; 0.473      ;
; 0.174 ; soundcodec:soundnik|audio_io:audioio|inputbuf[12] ; soundcodec:soundnik|audio_io:audioio|inputsample[12] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 0.000        ; 0.148      ; 0.474      ;
; 0.177 ; soundcodec:soundnik|audio_io:audioio|inputbuf[14] ; soundcodec:soundnik|audio_io:audioio|inputsample[14] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 0.000        ; 0.147      ; 0.476      ;
; 0.256 ; soundcodec:soundnik|audio_io:audioio|inputbuf[8]  ; soundcodec:soundnik|audio_io:audioio|inputsample[8]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 0.000        ; 0.148      ; 0.556      ;
; 0.267 ; soundcodec:soundnik|audio_io:audioio|inputbuf[11] ; soundcodec:soundnik|audio_io:audioio|inputsample[11] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; 0.000        ; 0.148      ; 0.567      ;
; 0.921 ; soundcodec:soundnik|ma_pulse[5]                   ; soundcodec:soundnik|audio_io:audioio|pulsebuf[5]     ; clockster:clockmaker|cophacc[15]              ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; -0.500       ; -0.183     ; 0.390      ;
; 0.922 ; soundcodec:soundnik|ma_pulse[6]                   ; soundcodec:soundnik|audio_io:audioio|pulsebuf[6]     ; clockster:clockmaker|cophacc[15]              ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; -0.500       ; -0.183     ; 0.391      ;
; 0.926 ; soundcodec:soundnik|ma_pulse[10]                  ; soundcodec:soundnik|audio_io:audioio|pulsebuf[10]    ; clockster:clockmaker|cophacc[15]              ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; -0.500       ; -0.183     ; 0.395      ;
; 0.927 ; soundcodec:soundnik|ma_pulse[9]                   ; soundcodec:soundnik|audio_io:audioio|pulsebuf[9]     ; clockster:clockmaker|cophacc[15]              ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; -0.500       ; -0.183     ; 0.396      ;
; 1.006 ; soundcodec:soundnik|ma_pulse[8]                   ; soundcodec:soundnik|audio_io:audioio|pulsebuf[8]     ; clockster:clockmaker|cophacc[15]              ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; -0.500       ; -0.183     ; 0.475      ;
; 1.007 ; soundcodec:soundnik|ma_pulse[7]                   ; soundcodec:soundnik|audio_io:audioio|pulsebuf[7]     ; clockster:clockmaker|cophacc[15]              ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; -0.500       ; -0.183     ; 0.476      ;
; 1.011 ; soundcodec:soundnik|ma_pulse[13]                  ; soundcodec:soundnik|audio_io:audioio|pulsebuf[13]    ; clockster:clockmaker|cophacc[15]              ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; -0.500       ; -0.183     ; 0.480      ;
; 1.011 ; soundcodec:soundnik|ma_pulse[11]                  ; soundcodec:soundnik|audio_io:audioio|pulsebuf[11]    ; clockster:clockmaker|cophacc[15]              ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; -0.500       ; -0.183     ; 0.480      ;
; 1.094 ; soundcodec:soundnik|ma_pulse[12]                  ; soundcodec:soundnik|audio_io:audioio|pulsebuf[12]    ; clockster:clockmaker|cophacc[15]              ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; -0.500       ; -0.183     ; 0.563      ;
; 1.094 ; soundcodec:soundnik|ma_pulse[14]                  ; soundcodec:soundnik|audio_io:audioio|pulsebuf[14]    ; clockster:clockmaker|cophacc[15]              ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; -0.500       ; -0.183     ; 0.563      ;
+-------+---------------------------------------------------+------------------------------------------------------+-----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clockmaker|vector_xtal|altpll_component|pll|clk[0]'                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.215 ; clockster:clockmaker|initctr[0]                               ; clockster:clockmaker|initctr[0]                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clockster:clockmaker|ctr[0]                                   ; clockster:clockmaker|ctr[0]                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; slowclock[0]                                                  ; slowclock[0]                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; singleclockster:keytapclock|singleclock                       ; singleclockster:keytapclock|singleclock                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vectorkeys:kbdmatrix|ps2k:ps2driver|watchdogtrig              ; vectorkeys:kbdmatrix|ps2k:ps2driver|watchdogtrig              ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vectorkeys:kbdmatrix|ps2k:ps2driver|state.00                  ; vectorkeys:kbdmatrix|ps2k:ps2driver|state.00                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vectorkeys:kbdmatrix|ps2k:ps2driver|bitcount[0]               ; vectorkeys:kbdmatrix|ps2k:ps2driver|bitcount[0]               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vectorkeys:kbdmatrix|ps2k:ps2driver|bitcount[1]               ; vectorkeys:kbdmatrix|ps2k:ps2driver|bitcount[1]               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vectorkeys:kbdmatrix|ps2k:ps2driver|bitcount[2]               ; vectorkeys:kbdmatrix|ps2k:ps2driver|bitcount[2]               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vectorkeys:kbdmatrix|ps2k:ps2driver|state.10                  ; vectorkeys:kbdmatrix|ps2k:ps2driver|state.10                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vectorkeys:kbdmatrix|ps2k:ps2driver|dsr                       ; vectorkeys:kbdmatrix|ps2k:ps2driver|dsr                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vectorkeys:kbdmatrix|state.0101                               ; vectorkeys:kbdmatrix|state.0101                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vectorkeys:kbdmatrix|state.1010                               ; vectorkeys:kbdmatrix|state.1010                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vectorkeys:kbdmatrix|key_blkvvod                              ; vectorkeys:kbdmatrix|key_blkvvod                              ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; video:vidi|vga_refresh:refresher|videoActiveX                 ; video:vidi|vga_refresh:refresher|videoActiveX                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vectorkeys:kbdmatrix|key_ctrl                                 ; vectorkeys:kbdmatrix|key_ctrl                                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; video:vidi|vga_refresh:refresher|videoActiveY                 ; video:vidi|vga_refresh:refresher|videoActiveY                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; oneshot:retrace_delay|q                                       ; oneshot:retrace_delay|q                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; oneshot:retrace_irq|q                                         ; oneshot:retrace_irq|q                                         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vectorkeys:kbdmatrix|key_bushold                              ; vectorkeys:kbdmatrix|key_bushold                              ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; specialkeys:skeys|o_osd                                       ; specialkeys:skeys|o_osd                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vectorkeys:kbdmatrix|key_osd[1]                               ; vectorkeys:kbdmatrix|key_osd[1]                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; floppy:flappy|cpu65xx_en:cpu|cpuCycle.secondFetch             ; floppy:flappy|cpu65xx_en:cpu|cpuCycle.secondFetch             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ws_counter[0]                                                 ; ws_counter[0]                                                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; T8080se:CPU|T80:u0|ACC[1]                                     ; T8080se:CPU|T80:u0|ACC[1]                                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; T8080se:CPU|T80:u0|ACC[2]                                     ; T8080se:CPU|T80:u0|ACC[2]                                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; T8080se:CPU|T80:u0|ACC[4]                                     ; T8080se:CPU|T80:u0|ACC[4]                                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; video:vidi|vga_refresh:refresher|fb_row[0]                    ; video:vidi|vga_refresh:refresher|fb_row[0]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; T8080se:CPU|T80:u0|ACC[5]                                     ; T8080se:CPU|T80:u0|ACC[5]                                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jtag_top:tigertiger|CMD_Decode:u5|mSR_WRn                     ; jtag_top:tigertiger|CMD_Decode:u5|mSR_WRn                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jtag_top:tigertiger|CMD_Decode:u5|mSR_ST.011                  ; jtag_top:tigertiger|CMD_Decode:u5|mSR_ST.011                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jtag_top:tigertiger|CMD_Decode:u5|mSR_ST.101                  ; jtag_top:tigertiger|CMD_Decode:u5|mSR_ST.101                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jtag_top:tigertiger|CMD_Decode:u5|mSR_ST.000                  ; jtag_top:tigertiger|CMD_Decode:u5|mSR_ST.000                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_Start               ; jtag_top:tigertiger|CMD_Decode:u5|oSR_TXD_Start               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jtag_top:tigertiger|CMD_Decode:u5|f_SRAM                      ; jtag_top:tigertiger|CMD_Decode:u5|f_SRAM                      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jtag_top:tigertiger|CMD_Decode:u5|mSR_Start                   ; jtag_top:tigertiger|CMD_Decode:u5|mSR_Start                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vectorkeys:kbdmatrix|saved_shift_trigger                      ; vectorkeys:kbdmatrix|saved_shift_trigger                      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vectorkeys:kbdmatrix|oneshot:shitshot|q                       ; vectorkeys:kbdmatrix|oneshot:shitshot|q                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vectorkeys:kbdmatrix|saved_ps2_shift                          ; vectorkeys:kbdmatrix|saved_ps2_shift                          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vectorkeys:kbdmatrix|qmatrix_shift                            ; vectorkeys:kbdmatrix|qmatrix_shift                            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; pit8253:vi53|pit8253_counterunit:cu2|counter_loading          ; pit8253:vi53|pit8253_counterunit:cu2|counter_loading          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; pit8253:vi53|pit8253_counterunit:cu2|counter_starting         ; pit8253:vi53|pit8253_counterunit:cu2|counter_starting         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; pit8253:vi53|pit8253_counterunit:cu2|counter_loaded           ; pit8253:vi53|pit8253_counterunit:cu2|counter_loaded           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; pit8253:vi53|pit8253_counterunit:cu2|readhelper:rbus|read_msb ; pit8253:vi53|pit8253_counterunit:cu2|readhelper:rbus|read_msb ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; floppy:flappy|wd1793:vg93|read_timer[0]                       ; floppy:flappy|wd1793:vg93|read_timer[0]                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; floppy:flappy|wd1793:vg93|read_timer[1]                       ; floppy:flappy|wd1793:vg93|read_timer[1]                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; floppy:flappy|wd1793:vg93|read_timer[2]                       ; floppy:flappy|wd1793:vg93|read_timer[2]                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; floppy:flappy|wd1793:vg93|read_timer[3]                       ; floppy:flappy|wd1793:vg93|read_timer[3]                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; floppy:flappy|cpu65xx_en:cpu|D                                ; floppy:flappy|cpu65xx_en:cpu|D                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vectorkeys:kbdmatrix|key_osd[4]                               ; vectorkeys:kbdmatrix|key_osd[4]                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; floppy:flappy|wd1793:vg93|wdstat_stepdirection                ; floppy:flappy|wd1793:vg93|wdstat_stepdirection                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; floppy:flappy|cpu65xx_en:cpu|V                                ; floppy:flappy|cpu65xx_en:cpu|V                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; floppy:flappy|wd1793:vg93|oCPU_REQUEST[7]                     ; floppy:flappy|wd1793:vg93|oCPU_REQUEST[7]                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; floppy:flappy|cpu65xx_en:cpu|myAddr[8]                        ; floppy:flappy|cpu65xx_en:cpu|myAddr[8]                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; textmode:osd|textmode_counter:tcu|tile_x[0]                   ; textmode:osd|textmode_counter:tcu|tile_x[0]                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; textmode:osd|textmode_counter:tcu|tile_x[2]                   ; textmode:osd|textmode_counter:tcu|tile_x[2]                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; textmode:osd|textmode_counter:tcu|tile_x[1]                   ; textmode:osd|textmode_counter:tcu|tile_x[1]                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; textmode:osd|textmode_counter:tcu|linediv                     ; textmode:osd|textmode_counter:tcu|linediv                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; textmode:osd|textmode_counter:tcu|tile_y[0]                   ; textmode:osd|textmode_counter:tcu|tile_y[0]                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; textmode:osd|textmode_counter:tcu|tile_y[1]                   ; textmode:osd|textmode_counter:tcu|tile_y[1]                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; textmode:osd|textmode_counter:tcu|tile_y[2]                   ; textmode:osd|textmode_counter:tcu|tile_y[2]                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; textmode:osd|textmode_counter:tcu|line_counter[0]             ; textmode:osd|textmode_counter:tcu|line_counter[0]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; textmode:osd|textmode_counter:tcu|line_counter[1]             ; textmode:osd|textmode_counter:tcu|line_counter[1]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; textmode:osd|textmode_counter:tcu|line_counter[3]             ; textmode:osd|textmode_counter:tcu|line_counter[3]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; textmode:osd|textmode_counter:tcu|line_counter[4]             ; textmode:osd|textmode_counter:tcu|line_counter[4]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; textmode:osd|textmode_counter:tcu|state[1]                    ; textmode:osd|textmode_counter:tcu|state[1]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; textmode:osd|textmode_counter:tcu|text_base[5]                ; textmode:osd|textmode_counter:tcu|text_base[5]                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; textmode:osd|textmode_counter:tcu|text_base[6]                ; textmode:osd|textmode_counter:tcu|text_base[6]                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; textmode:osd|textmode_counter:tcu|text_base[7]                ; textmode:osd|textmode_counter:tcu|text_base[7]                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; floppy:flappy|wd1793:vg93|s_wrfault                           ; floppy:flappy|wd1793:vg93|s_wrfault                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; floppy:flappy|wd1793:vg93|s_headloaded                        ; floppy:flappy|wd1793:vg93|s_headloaded                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; pit8253:vi53|pit8253_counterunit:cu1|counter_loading          ; pit8253:vi53|pit8253_counterunit:cu1|counter_loading          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; pit8253:vi53|pit8253_counterunit:cu1|counter_starting         ; pit8253:vi53|pit8253_counterunit:cu1|counter_starting         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; pit8253:vi53|pit8253_counterunit:cu1|counter_loaded           ; pit8253:vi53|pit8253_counterunit:cu1|counter_loaded           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; pit8253:vi53|pit8253_counterunit:cu1|readhelper:rbus|read_msb ; pit8253:vi53|pit8253_counterunit:cu1|readhelper:rbus|read_msb ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; pit8253:vi53|pit8253_counterunit:cu0|counter_loading          ; pit8253:vi53|pit8253_counterunit:cu0|counter_loading          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; pit8253:vi53|pit8253_counterunit:cu0|counter_starting         ; pit8253:vi53|pit8253_counterunit:cu0|counter_starting         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; pit8253:vi53|pit8253_counterunit:cu0|counter_loaded           ; pit8253:vi53|pit8253_counterunit:cu0|counter_loaded           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; pit8253:vi53|pit8253_counterunit:cu0|readhelper:rbus|read_msb ; pit8253:vi53|pit8253_counterunit:cu0|readhelper:rbus|read_msb ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vectorkeys:kbdmatrix|key_blksbr                               ; vectorkeys:kbdmatrix|key_blksbr                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; specialkeys:skeys|o_disable_rom                               ; specialkeys:skeys|o_disable_rom                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; floppy:flappy|wd1793:vg93|s_readonly                          ; floppy:flappy|wd1793:vg93|s_readonly                          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I82C55:vv55int|a_inte1                                        ; I82C55:vv55int|a_inte1                                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; T8080se:CPU|T80:u0|ACC[6]                                     ; T8080se:CPU|T80:u0|ACC[6]                                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; T8080se:CPU|T80:u0|ACC[3]                                     ; T8080se:CPU|T80:u0|ACC[3]                                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; floppy:flappy|wd1793:vg93|state[3]                            ; floppy:flappy|wd1793:vg93|state[3]                            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; floppy:flappy|wd1793:vg93|wdstat_pending                      ; floppy:flappy|wd1793:vg93|wdstat_pending                      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vectorkeys:kbdmatrix|key_osd[3]                               ; vectorkeys:kbdmatrix|key_osd[3]                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vectorkeys:kbdmatrix|key_osd[2]                               ; vectorkeys:kbdmatrix|key_osd[2]                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; floppy:flappy|wd1793:vg93|oCPU_REQUEST[2]                     ; floppy:flappy|wd1793:vg93|oCPU_REQUEST[2]                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; floppy:flappy|cpu65xx_en:cpu|I                                ; floppy:flappy|cpu65xx_en:cpu|I                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; T8080se:CPU|T80:u0|TState[1]                                  ; T8080se:CPU|T80:u0|TState[1]                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; T8080se:CPU|T80:u0|TState[0]                                  ; T8080se:CPU|T80:u0|TState[0]                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I82C55:vv55int|b_inte                                         ; I82C55:vv55int|b_inte                                         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; floppy:flappy|wd1793:vg93|watchdog_set                        ; floppy:flappy|wd1793:vg93|watchdog_set                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vectorkeys:kbdmatrix|key_rus                                  ; vectorkeys:kbdmatrix|key_rus                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; T8080se:CPU|T80:u0|Halt_FF                                    ; T8080se:CPU|T80:u0|Halt_FF                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I82C55:vv55int|a_inte2                                        ; I82C55:vv55int|a_inte2                                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; floppy:flappy|wd1793:vg93|s_seekerr                           ; floppy:flappy|wd1793:vg93|s_seekerr                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; floppy:flappy|wd1793:vg93|buff_rd                             ; floppy:flappy|wd1793:vg93|buff_rd                             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clockmaker|vector_xtal|altpll_component|pll|clk[1]'                                                                                                                                                              ;
+-------+------------------------------------+------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.215 ; clockster:clockmaker|pal_phase[2]  ; clockster:clockmaker|pal_phase[2]  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clockster:clockmaker|div300by21[0] ; clockster:clockmaker|div300by21[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clockster:clockmaker|div300by21[1] ; clockster:clockmaker|div300by21[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clockster:clockmaker|div300by21[2] ; clockster:clockmaker|div300by21[2] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clockster:clockmaker|div300by21[3] ; clockster:clockmaker|div300by21[3] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clockster:clockmaker|div300by21[5] ; clockster:clockmaker|div300by21[5] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.258 ; clockster:clockmaker|div300by21[2] ; clockster:clockmaker|div300by21[3] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.410      ;
; 0.263 ; clockster:clockmaker|div300by21[0] ; clockster:clockmaker|div300by21[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.415      ;
; 0.353 ; clockster:clockmaker|pal_phase[17] ; clockster:clockmaker|pal_phase[17] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.505      ;
; 0.355 ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4]                 ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; -0.281     ; 0.367      ;
; 0.355 ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[4]                 ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; -0.281     ; 0.367      ;
; 0.356 ; clockster:clockmaker|cophacc[14]   ; clockster:clockmaker|cophacc[14]   ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; clockster:clockmaker|pal_phase[5]  ; clockster:clockmaker|pal_phase[5]  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; clockster:clockmaker|pal_phase[8]  ; clockster:clockmaker|pal_phase[8]  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; clockster:clockmaker|pal_phase[10] ; clockster:clockmaker|pal_phase[10] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; clockster:clockmaker|pal_phase[12] ; clockster:clockmaker|pal_phase[12] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; clockster:clockmaker|pal_phase[30] ; clockster:clockmaker|pal_phase[30] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; clockster:clockmaker|cophacc[2]    ; clockster:clockmaker|cophacc[2]    ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; clockster:clockmaker|pal_phase[18] ; clockster:clockmaker|pal_phase[18] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; clockster:clockmaker|cophacc[3]    ; clockster:clockmaker|cophacc[3]    ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; clockster:clockmaker|cophacc[10]   ; clockster:clockmaker|cophacc[10]   ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; clockster:clockmaker|cophacc[12]   ; clockster:clockmaker|cophacc[12]   ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; clockster:clockmaker|pal_phase[19] ; clockster:clockmaker|pal_phase[19] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; clockster:clockmaker|pal_phase[26] ; clockster:clockmaker|pal_phase[26] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; clockster:clockmaker|pal_phase[28] ; clockster:clockmaker|pal_phase[28] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; clockster:clockmaker|cophacc[5]    ; clockster:clockmaker|cophacc[5]    ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; clockster:clockmaker|cophacc[8]    ; clockster:clockmaker|cophacc[8]    ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; clockster:clockmaker|pal_phase[14] ; clockster:clockmaker|pal_phase[14] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; clockster:clockmaker|pal_phase[15] ; clockster:clockmaker|pal_phase[15] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; clockster:clockmaker|pal_phase[16] ; clockster:clockmaker|pal_phase[16] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; clockster:clockmaker|pal_phase[21] ; clockster:clockmaker|pal_phase[21] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; clockster:clockmaker|pal_phase[24] ; clockster:clockmaker|pal_phase[24] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.367 ; clockster:clockmaker|pal_phase[9]  ; clockster:clockmaker|pal_phase[9]  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; clockster:clockmaker|pal_phase[11] ; clockster:clockmaker|pal_phase[11] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.519      ;
; 0.369 ; clockster:clockmaker|cophacc[4]    ; clockster:clockmaker|cophacc[4]    ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; clockster:clockmaker|cophacc[9]    ; clockster:clockmaker|cophacc[9]    ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; clockster:clockmaker|cophacc[11]   ; clockster:clockmaker|cophacc[11]   ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; clockster:clockmaker|pal_phase[4]  ; clockster:clockmaker|pal_phase[4]  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; clockster:clockmaker|pal_phase[20] ; clockster:clockmaker|pal_phase[20] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; clockster:clockmaker|pal_phase[25] ; clockster:clockmaker|pal_phase[25] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; clockster:clockmaker|pal_phase[27] ; clockster:clockmaker|pal_phase[27] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; clockster:clockmaker|cophacc[6]    ; clockster:clockmaker|cophacc[6]    ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; clockster:clockmaker|cophacc[7]    ; clockster:clockmaker|cophacc[7]    ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; clockster:clockmaker|cophacc[13]   ; clockster:clockmaker|cophacc[13]   ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; clockster:clockmaker|pal_phase[6]  ; clockster:clockmaker|pal_phase[6]  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; clockster:clockmaker|pal_phase[7]  ; clockster:clockmaker|pal_phase[7]  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; clockster:clockmaker|pal_phase[22] ; clockster:clockmaker|pal_phase[22] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; clockster:clockmaker|pal_phase[23] ; clockster:clockmaker|pal_phase[23] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; clockster:clockmaker|pal_phase[29] ; clockster:clockmaker|pal_phase[29] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.522      ;
; 0.383 ; clockster:clockmaker|div300by21[1] ; clockster:clockmaker|div300by21[2] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.535      ;
; 0.384 ; clockster:clockmaker|div300by21[0] ; clockster:clockmaker|div300by21[3] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.536      ;
; 0.385 ; clockster:clockmaker|div300by21[1] ; clockster:clockmaker|div300by21[3] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.537      ;
; 0.387 ; clockster:clockmaker|div300by21[0] ; clockster:clockmaker|div300by21[2] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.539      ;
; 0.392 ; clockster:clockmaker|cophacc[15]   ; clockster:clockmaker|cophacc[15]   ; clockster:clockmaker|cophacc[15]                   ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; -0.292     ; 0.393      ;
; 0.392 ; clockster:clockmaker|cophacc[15]   ; clockster:clockmaker|cophacc[15]   ; clockster:clockmaker|cophacc[15]                   ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; -0.292     ; 0.393      ;
; 0.397 ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31]                 ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; -0.297     ; 0.393      ;
; 0.397 ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31]                 ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; -0.297     ; 0.393      ;
; 0.435 ; clockster:clockmaker|pal_phase[13] ; clockster:clockmaker|pal_phase[13] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.587      ;
; 0.439 ; clockster:clockmaker|div300by21[2] ; clockster:clockmaker|div300by21[5] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.591      ;
; 0.456 ; clockster:clockmaker|div300by21[0] ; clockster:clockmaker|div300by21[4] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.608      ;
; 0.491 ; clockster:clockmaker|pal_phase[17] ; clockster:clockmaker|pal_phase[18] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.643      ;
; 0.494 ; clockster:clockmaker|cophacc[14]   ; clockster:clockmaker|cophacc[15]   ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.646      ;
; 0.494 ; clockster:clockmaker|pal_phase[30] ; clockster:clockmaker|pal_phase[31] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.646      ;
; 0.494 ; clockster:clockmaker|pal_phase[10] ; clockster:clockmaker|pal_phase[11] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.646      ;
; 0.494 ; clockster:clockmaker|cophacc[1]    ; clockster:clockmaker|pal_phase[4]  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.646      ;
; 0.494 ; clockster:clockmaker|pal_phase[5]  ; clockster:clockmaker|pal_phase[6]  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.646      ;
; 0.494 ; clockster:clockmaker|pal_phase[12] ; clockster:clockmaker|pal_phase[13] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.646      ;
; 0.495 ; clockster:clockmaker|cophacc[2]    ; clockster:clockmaker|cophacc[3]    ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.647      ;
; 0.495 ; clockster:clockmaker|pal_phase[18] ; clockster:clockmaker|pal_phase[19] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.647      ;
; 0.496 ; clockster:clockmaker|cophacc[3]    ; clockster:clockmaker|cophacc[4]    ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; clockster:clockmaker|cophacc[10]   ; clockster:clockmaker|cophacc[11]   ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; clockster:clockmaker|pal_phase[19] ; clockster:clockmaker|pal_phase[20] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; clockster:clockmaker|pal_phase[26] ; clockster:clockmaker|pal_phase[27] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; clockster:clockmaker|cophacc[12]   ; clockster:clockmaker|cophacc[13]   ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; clockster:clockmaker|pal_phase[28] ; clockster:clockmaker|pal_phase[29] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.648      ;
; 0.497 ; clockster:clockmaker|pal_phase[14] ; clockster:clockmaker|pal_phase[15] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.649      ;
; 0.497 ; clockster:clockmaker|pal_phase[15] ; clockster:clockmaker|pal_phase[16] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.649      ;
; 0.497 ; clockster:clockmaker|cophacc[5]    ; clockster:clockmaker|cophacc[6]    ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.649      ;
; 0.497 ; clockster:clockmaker|pal_phase[21] ; clockster:clockmaker|pal_phase[22] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.649      ;
; 0.500 ; clockster:clockmaker|div300by21[3] ; clockster:clockmaker|div300by21[5] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.652      ;
; 0.507 ; clockster:clockmaker|pal_phase[9]  ; clockster:clockmaker|pal_phase[10] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.659      ;
; 0.507 ; clockster:clockmaker|pal_phase[11] ; clockster:clockmaker|pal_phase[12] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.659      ;
; 0.509 ; clockster:clockmaker|pal_phase[4]  ; clockster:clockmaker|pal_phase[5]  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; clockster:clockmaker|cophacc[9]    ; clockster:clockmaker|cophacc[10]   ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; clockster:clockmaker|cophacc[11]   ; clockster:clockmaker|cophacc[12]   ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; clockster:clockmaker|pal_phase[25] ; clockster:clockmaker|pal_phase[26] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; clockster:clockmaker|pal_phase[27] ; clockster:clockmaker|pal_phase[28] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; clockster:clockmaker|cophacc[4]    ; clockster:clockmaker|cophacc[5]    ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; clockster:clockmaker|pal_phase[20] ; clockster:clockmaker|pal_phase[21] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.661      ;
; 0.510 ; clockster:clockmaker|cophacc[13]   ; clockster:clockmaker|cophacc[14]   ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.662      ;
; 0.510 ; clockster:clockmaker|pal_phase[7]  ; clockster:clockmaker|pal_phase[8]  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.662      ;
; 0.510 ; clockster:clockmaker|pal_phase[29] ; clockster:clockmaker|pal_phase[30] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.662      ;
; 0.510 ; clockster:clockmaker|cophacc[7]    ; clockster:clockmaker|cophacc[8]    ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.662      ;
; 0.510 ; clockster:clockmaker|pal_phase[23] ; clockster:clockmaker|pal_phase[24] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.662      ;
; 0.510 ; clockster:clockmaker|cophacc[6]    ; clockster:clockmaker|cophacc[7]    ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.662      ;
; 0.510 ; clockster:clockmaker|pal_phase[6]  ; clockster:clockmaker|pal_phase[7]  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.662      ;
; 0.510 ; clockster:clockmaker|pal_phase[22] ; clockster:clockmaker|pal_phase[23] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.662      ;
; 0.517 ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[5] ; clockster:clockmaker|div300by21[4]                 ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; -0.281     ; 0.529      ;
; 0.517 ; clockster:clockmaker|div300by21[4] ; clockster:clockmaker|div300by21[5] ; clockster:clockmaker|div300by21[4]                 ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; -0.281     ; 0.529      ;
; 0.526 ; clockster:clockmaker|pal_phase[17] ; clockster:clockmaker|pal_phase[19] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.678      ;
+-------+------------------------------------+------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clockster:clockmaker|pal_phase[31]'                                                                                                                        ;
+-------+-------------------------+-------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.215 ; video:vidi|tv_phase0[0] ; video:vidi|tv_phase0[0] ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; video:vidi|tv_phase0[1] ; video:vidi|tv_phase0[1] ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; video:vidi|tv_phase0[2] ; video:vidi|tv_phase0[2] ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; video:vidi|tv_phase[0]  ; video:vidi|tv_phase[0]  ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; video:vidi|tv_phase[1]  ; video:vidi|tv_phase[1]  ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; video:vidi|tv_phase[2]  ; video:vidi|tv_phase[2]  ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; 0.000        ; 0.000      ; 0.367      ;
; 0.242 ; video:vidi|tv_phase[0]  ; video:vidi|tv_phase[1]  ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; 0.000        ; 0.000      ; 0.394      ;
; 0.260 ; video:vidi|tv_phase[1]  ; video:vidi|tv_phase[2]  ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; 0.000        ; 0.000      ; 0.412      ;
; 0.263 ; video:vidi|tv_phase0[0] ; video:vidi|tv_phase0[1] ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; 0.000        ; 0.000      ; 0.415      ;
; 0.263 ; video:vidi|tv_phase0[0] ; video:vidi|tv_phase0[2] ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; 0.000        ; 0.000      ; 0.415      ;
; 0.358 ; video:vidi|tv_phase[0]  ; video:vidi|tv_phase[2]  ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; 0.000        ; 0.000      ; 0.510      ;
; 0.389 ; video:vidi|tv_phase0[1] ; video:vidi|tv_phase0[2] ; clockster:clockmaker|pal_phase[31] ; clockster:clockmaker|pal_phase[31] ; 0.000        ; 0.000      ; 0.541      ;
+-------+-------------------------+-------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'jtag_top:tigertiger|USB_JTAG:u1|mTCK'                                                                                                                                                                                        ;
+-------+------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                  ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.215 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0]     ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1]     ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2]     ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.367      ;
; 0.239 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[5] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[4]     ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.241 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[7] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[6]     ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[3] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[2]     ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.393      ;
; 0.315 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[4] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[3] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.467      ;
; 0.320 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[1] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.472      ;
; 0.322 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[6] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[5] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.474      ;
; 0.323 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[3] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[2] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.475      ;
; 0.324 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[7] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[6] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.476      ;
; 0.325 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[0] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.477      ;
; 0.326 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[1]     ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.478      ;
; 0.327 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[6] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[5]     ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[4] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[3]     ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.480      ;
; 0.378 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1]     ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.530      ;
; 0.383 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_Ready   ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.535      ;
; 0.386 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_Ready   ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.538      ;
; 0.406 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[5] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[4] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.558      ;
; 0.422 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2]     ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.574      ;
; 0.426 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_Ready   ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.578      ;
; 0.456 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2]     ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.608      ;
; 0.675 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[1] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.827      ;
; 0.675 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[2] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.827      ;
; 0.675 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[0] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.827      ;
; 0.675 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[3] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.827      ;
; 0.675 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[5] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.827      ;
; 0.675 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[6] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.827      ;
; 0.675 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[4] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.827      ;
; 0.675 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.827      ;
; 0.737 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[1] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.889      ;
; 0.737 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[2] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.889      ;
; 0.737 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[0] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.889      ;
; 0.737 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[3] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.889      ;
; 0.737 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[5] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.889      ;
; 0.737 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[6] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.889      ;
; 0.737 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[4] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.889      ;
; 0.737 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.889      ;
; 0.816 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[1] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.968      ;
; 0.816 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[2] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.968      ;
; 0.816 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[0] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.968      ;
; 0.816 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[3] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.968      ;
; 0.816 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[5] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.968      ;
; 0.816 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[6] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.968      ;
; 0.816 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[4] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.968      ;
; 0.816 ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7] ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.968      ;
+-------+------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'pll_for_sdram_0|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                           ; To Node                                                                                                                                                                             ; Launch Clock                                       ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.215 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                    ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                    ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[8]                    ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[8]                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[7]                    ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[7]                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|mode_flag                                                                                                                       ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|mode_flag                                                                                                                       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_nodat[0]                                                                                                                    ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_nodat[0]                                                                                                                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_nodat[1]                                                                                                                    ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_nodat[1]                                                                                                                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_Trp                                                                                                                       ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_Trp                                                                                                                       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[0]                    ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[0]                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                    ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                    ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                    ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                    ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]                    ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                    ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                    ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                    ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|rd_ena                                                                                                                          ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|rd_ena                                                                                                                          ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; converter:converter_inst|coordinator:coordinator_inst|cs.s1_wait                                                                                                                    ; converter:converter_inst|coordinator:coordinator_inst|cs.s1_wait                                                                                                                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|delay                                                                                                                           ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|delay                                                                                                                           ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_NoDat                                                                                                                     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_NoDat                                                                                                                     ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_READ                                                                                                                      ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_READ                                                                                                                      ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_nd                                                                                                                          ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_nd                                                                                                                          ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_WRIT                                                                                                                      ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_WRIT                                                                                                                      ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_PALL                                                                                                                      ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_PALL                                                                                                                      ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|vd                                                                                                                              ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|vd                                                                                                                              ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_wr[0]                                                                                                                      ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_wr[0]                                                                                                                      ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_wr[1]                                                                                                                      ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_wr[1]                                                                                                                      ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|prev_bank_wr[1]                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_rd[1]                                                                                                                      ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[0]   ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[0]   ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_nodat[0]                                                                                                                    ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_nodat[1]                                                                                                                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[6]   ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[6]   ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe12a[3] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_brp|dffe20a[3]                               ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[0] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe12a[0] ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[11]                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[11]                                                                                                                 ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.393      ;
; 0.243 ; video:vidi|vga_refresh:refresher|scanyy_state.state2                                                                                                                                ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sh0_i_vsync                                                                                                                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 0.413      ;
; 0.243 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sh1_i_vsync                                                                                                                     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sh2_i_vsync                                                                                                                     ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.395      ;
; 0.247 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[8]                    ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a2                   ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_PRE                                                                                                                       ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_Trp                                                                                                                       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.400      ;
; 0.250 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_wr[0]                                                                                                                      ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_wr[1]                                                                                                                      ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.402      ;
; 0.251 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_rd[0]                                                                                                                      ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_wr[0]                                                                                                                      ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.403      ;
; 0.252 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[4]                                                  ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_brp|dffe16a[4]                               ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[5]                                                                                                                  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|prev_bank_wr_max_addr[5]                                                                                                        ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.405      ;
; 0.253 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a0                   ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|parity5                         ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.405      ;
; 0.253 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[3]   ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_bwp|dffe16a[3]                               ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.405      ;
; 0.253 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                    ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.405      ;
; 0.255 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                    ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a1                   ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.407      ;
; 0.256 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[0]                    ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a0                   ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.408      ;
; 0.256 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|prev_bank_wr[0]                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_rd[0]                                                                                                                      ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.408      ;
; 0.256 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[0]                    ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.408      ;
; 0.257 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[4]   ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_bwp|dffe16a[4]                               ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.409      ;
; 0.258 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[4]                                                  ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_brp|dffe16a[3]                               ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.410      ;
; 0.260 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]                    ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.412      ;
; 0.262 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                    ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.414      ;
; 0.266 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                    ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a1                   ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.418      ;
; 0.267 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                    ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|delayed_wrptr_g[6]                                          ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.419      ;
; 0.268 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_wr[1]                                                                                                                      ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|prev_bank_wr[1]                                                                                                                 ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.420      ;
; 0.271 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_wr[0]                                                                                                                      ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|prev_bank_wr[0]                                                                                                                 ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.423      ;
; 0.291 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a1                   ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|parity5                         ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.443      ;
; 0.299 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                                                  ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_brp|dffe16a[6]                               ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.451      ;
; 0.299 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                                                  ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_brp|dffe16a[7]                               ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.451      ;
; 0.313 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                    ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a1                   ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.465      ;
; 0.317 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]                    ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[2]                                                  ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 0.482      ;
; 0.318 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_PRE                                                                                                                       ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|vd                                                                                                                              ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 0.471      ;
; 0.319 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                    ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a0                   ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.471      ;
; 0.323 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[3] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe12a[3] ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.475      ;
; 0.323 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[8]   ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[8]   ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.475      ;
; 0.326 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[4] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe12a[4] ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.478      ;
; 0.327 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[1]                                                                                                                  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|prev_bank_wr_max_addr[1]                                                                                                        ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.477      ;
; 0.327 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[2]   ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[2]   ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[2]                                                                                                                  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|prev_bank_wr_max_addr[2]                                                                                                        ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.478      ;
; 0.328 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_ready                                                                                                                        ; converter:converter_inst|coordinator:coordinator_inst|wr_strobe                                                                                                                     ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.480      ;
; 0.328 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_ready                                                                                                                        ; converter:converter_inst|coordinator:coordinator_inst|rd_strobe                                                                                                                     ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.480      ;
; 0.329 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[1]   ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_bwp|dffe16a[1]                               ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.481      ;
; 0.338 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[8]                    ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|delayed_wrptr_g[8]                                          ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.490      ;
; 0.339 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|parity5                         ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[0]                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.491      ;
; 0.340 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_NoDat                                                                                                                     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_nodat[0]                                                                                                                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 0.493      ;
; 0.341 ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                    ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a2                   ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.493      ;
; 0.342 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.494      ;
; 0.344 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a0                   ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.496      ;
; 0.345 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[0]                                                                                                                    ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_rd                                                                                                                          ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.496      ;
; 0.346 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[0]                                                                                                                    ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_wr                                                                                                                          ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.497      ;
; 0.358 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[7]                                                                                                                  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[7]                                                                                                                  ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[9]                                                                                                                  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[9]                                                                                                                  ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_rd[1]                                                                                                                      ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_wr[1]                                                                                                                      ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[0]                                                                                                                  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[0]                                                                                                                  ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[0]                                                                                                                  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[0]                                                                                                                  ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[8]                                                                                                                  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[8]                                                                                                                  ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[10]                                                                                                                 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[10]                                                                                                                 ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[5]                                                                                                                  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[5]                                                                                                                  ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.513      ;
; 0.363 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[3]                                                                                                                  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[3]                                                                                                                  ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[6]                                                                                                                  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[6]                                                                                                                  ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe12a[1] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_brp|dffe20a[0]                               ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[1]                                                                                                                  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[1]                                                                                                                  ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[2]                                                                                                                  ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[2]                                                                                                                  ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.516      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'pll_for_sdram_0|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                         ; To Node                                                                                                                                                                                                      ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.215 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[0]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[0]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[8] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[8]                            ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.389      ;
; 0.240 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                                                                           ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.392      ;
; 0.242 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[5] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[5]                            ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[3] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[3]                            ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a1                 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|parity5                                                  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_vs                                                                                                          ; converter:converter_inst|vga_writer:vga_writer_inst|prev_vsync                                                                                                                                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.396      ;
; 0.248 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a1                                            ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.400      ;
; 0.256 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[5]                                                                                                    ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_vs                                                                                                                                     ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.408      ;
; 0.263 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|parity5                       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[0]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.415      ;
; 0.264 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|parity5                       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.416      ;
; 0.266 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.418      ;
; 0.268 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_cur_disp.h_disp                                                                                               ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[4]                                                                                                                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.420      ;
; 0.268 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_cur_disp.h_disp                                                                                               ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_hs                                                                                                                                     ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.420      ;
; 0.270 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_cur_disp.h_disp                                                                                               ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[0]                                                                                                                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.422      ;
; 0.270 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_cur_disp.h_disp                                                                                               ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[1]                                                                                                                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.422      ;
; 0.272 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a0                                            ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.424      ;
; 0.272 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.424      ;
; 0.274 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_cur_disp.h_disp                                                                                               ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[3]                                                                                                                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.426      ;
; 0.274 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_cur_disp.h_disp                                                                                               ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[6]                                                                                                                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.426      ;
; 0.275 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_cur_disp.h_disp                                                                                               ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[2]                                                                                                                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.427      ;
; 0.276 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[0]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.485      ;
; 0.294 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[6]                                                                                                    ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_hs                                                                                                                                     ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.446      ;
; 0.300 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[11]                                                                                                   ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_h_de                                                                                                                                   ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.452      ;
; 0.301 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a0                 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|parity5                                                  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.453      ;
; 0.307 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a1                                            ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.459      ;
; 0.308 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a0                                            ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.460      ;
; 0.314 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[7]                                                                           ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; -0.002     ; 0.464      ;
; 0.319 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[1]                                                                           ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.006      ; 0.477      ;
; 0.323 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[6] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[6]                            ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.475      ;
; 0.325 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[4] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[4]                            ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.477      ;
; 0.329 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[2] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[2]                            ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.481      ;
; 0.341 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[3]                                                                           ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; -0.002     ; 0.491      ;
; 0.368 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a2                 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|parity5                                                  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.521      ;
; 0.371 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a0                                            ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[10]                                                                                                   ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_h_de                                                                                                                                   ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.524      ;
; 0.381 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a1                                            ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.533      ;
; 0.388 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.540      ;
; 0.392 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.544      ;
; 0.392 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[0]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.544      ;
; 0.399 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[0]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a0                                            ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.551      ;
; 0.400 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[1] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[1]                            ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.552      ;
; 0.401 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[6]                                                                           ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 0.566      ;
; 0.403 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg4 ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.612      ;
; 0.406 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_hs                                                                                                          ; converter:converter_inst|vga_writer:vga_writer_inst|prev_hsync                                                                                                                                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.559      ;
; 0.409 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg1 ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.618      ;
; 0.410 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_v_de                                                                                                        ; converter:converter_inst|vga_writer:vga_writer_inst|prev_display_enable                                                                                                                                      ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.562      ;
; 0.413 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[0] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[0]                            ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 0.559      ;
; 0.415 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg2 ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.624      ;
; 0.417 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[2]                                                                           ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 0.580      ;
; 0.417 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a2                                            ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 0.571      ;
; 0.420 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[0]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[0]                                                                           ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 0.583      ;
; 0.421 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[5]                                                                           ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 0.584      ;
; 0.425 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg6 ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.636      ;
; 0.439 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[7]                                                                                                    ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[7]                                                                                                                                 ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.592      ;
; 0.439 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.591      ;
; 0.442 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[8]                                                                                                    ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[8]                                                                                                                                 ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.595      ;
; 0.452 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[6]                                                                                                    ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[6]                                                                                                                                 ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.605      ;
; 0.452 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[7] ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[7]                            ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 0.598      ;
; 0.455 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_cur_disp.h_disp                                                                                               ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[11]                                                                                                                              ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.607      ;
; 0.455 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 0.609      ;
; 0.461 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_cur_disp.h_disp                                                                                               ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[10]                                                                                                                              ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.613      ;
; 0.462 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_cur_disp.h_disp                                                                                               ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[7]                                                                                                                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.614      ;
; 0.463 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_cur_disp.h_disp                                                                                               ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_h_de                                                                                                                                   ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.615      ;
; 0.493 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg3 ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.702      ;
; 0.505 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[4]                                                                           ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 0.668      ;
; 0.525 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[5]                                                                                                    ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_v_de                                                                                                                                   ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.678      ;
; 0.538 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; -0.002     ; 0.688      ;
; 0.539 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.691      ;
; 0.540 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; -0.002     ; 0.690      ;
; 0.544 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[8]                                                                                                    ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_h_de                                                                                                                                   ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.696      ;
; 0.548 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.700      ;
; 0.551 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.703      ;
; 0.554 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.706      ;
; 0.555 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[6]                                                                                                    ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_vs                                                                                                                                     ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.707      ;
; 0.557 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[5]                                                                                                    ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_hs                                                                                                                                     ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.709      ;
; 0.563 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.715      ;
; 0.564 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; -0.002     ; 0.714      ;
; 0.565 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; -0.002     ; 0.715      ;
; 0.571 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg7 ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.780      ;
; 0.571 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                                             ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.723      ;
; 0.577 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[7]                                                                                                    ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[8]                                                                                                                                 ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.730      ;
; 0.580 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[8]                                                                                                    ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[9]                                                                                                                                 ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.733      ;
; 0.584 ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                  ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a1                                            ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 0.738      ;
; 0.592 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[6]                                                                                                    ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[7]                                                                                                                                 ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.745      ;
; 0.608 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[4]                                                                                                    ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[4]                                                                                                                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.760      ;
; 0.608 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_cur_disp.h_disp                                                                                               ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_vs                                                                                                                                     ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 0.756      ;
; 0.612 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[7]                                                                                                    ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[9]                                                                                                                                 ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.765      ;
; 0.615 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[1]                                                                                                    ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[1]                                                                                                                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.767      ;
; 0.627 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[6]                                                                                                    ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[8]                                                                                                                                 ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.780      ;
; 0.637 ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_cur_disp.h_disp                                                                                               ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[5]                                                                                                                               ; pll_for_sdram_0|altpll_component|pll|clk[2] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.789      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'soundcodec:soundnik|audio_io:audioio|oAUD_BCK'                                                                                                                                                                                       ;
+-------+---------------------------------------------------+---------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.215 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soundcodec:soundnik|audio_io:audioio|inputbuf[12] ; soundcodec:soundnik|audio_io:audioio|inputbuf[12] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soundcodec:soundnik|audio_io:audioio|inputbuf[14] ; soundcodec:soundnik|audio_io:audioio|inputbuf[14] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soundcodec:soundnik|audio_io:audioio|inputbuf[13] ; soundcodec:soundnik|audio_io:audioio|inputbuf[13] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soundcodec:soundnik|audio_io:audioio|inputbuf[11] ; soundcodec:soundnik|audio_io:audioio|inputbuf[11] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soundcodec:soundnik|audio_io:audioio|inputbuf[8]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[8]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soundcodec:soundnik|audio_io:audioio|inputbuf[10] ; soundcodec:soundnik|audio_io:audioio|inputbuf[10] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soundcodec:soundnik|audio_io:audioio|inputbuf[9]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[9]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soundcodec:soundnik|audio_io:audioio|inputbuf[15] ; soundcodec:soundnik|audio_io:audioio|inputbuf[15] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.367      ;
; 0.260 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.412      ;
; 0.263 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.415      ;
; 0.380 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.532      ;
; 0.388 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[10] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.540      ;
; 0.424 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[9]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.576      ;
; 0.434 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[10] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.586      ;
; 0.439 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[12] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.591      ;
; 0.440 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[8]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.592      ;
; 0.492 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[13] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.644      ;
; 0.496 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[11] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.648      ;
; 0.498 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.651      ;
; 0.508 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[14] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.660      ;
; 0.537 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[9]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.689      ;
; 0.546 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[13] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.698      ;
; 0.547 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[10] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.699      ;
; 0.548 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[11] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.700      ;
; 0.553 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[8]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.705      ;
; 0.553 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[14] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.705      ;
; 0.554 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[15] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.706      ;
; 0.554 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[12] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.706      ;
; 0.579 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[15] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.731      ;
; 0.580 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[9]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.732      ;
; 0.610 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[15] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.762      ;
; 0.623 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[8]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.775      ;
; 0.624 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[12] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.776      ;
; 0.626 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[13] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.778      ;
; 0.631 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[14] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.783      ;
; 0.635 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[11] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.787      ;
; 0.656 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[9]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.808      ;
; 0.659 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[12] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.811      ;
; 0.660 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[10] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.812      ;
; 0.672 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[8]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.824      ;
; 0.676 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[15] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.828      ;
; 0.679 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.831      ;
; 0.747 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[13] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.899      ;
; 0.752 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[14] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.904      ;
; 0.754 ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ; soundcodec:soundnik|audio_io:audioio|inputbuf[11] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 0.000      ; 0.906      ;
+-------+---------------------------------------------------+---------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ayglue:shrieker|YM2149:digeridoo|env_reset'                                                                                                                                                                  ;
+-------+---------------------------------------------+-----------------------------------------------+------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                       ; Launch Clock                       ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+-----------------------------------------------+------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.632 ; ayglue:shrieker|YM2149:digeridoo|reg[13][2] ; ayglue:shrieker|YM2149:digeridoo|env_inc~1    ; clockster:clockmaker|div300by21[4] ; ayglue:shrieker|YM2149:digeridoo|env_reset ; -0.500       ; 0.273      ; 0.405      ;
; 0.643 ; ayglue:shrieker|YM2149:digeridoo|reg[13][2] ; ayglue:shrieker|YM2149:digeridoo|env_vol[4]~1 ; clockster:clockmaker|div300by21[4] ; ayglue:shrieker|YM2149:digeridoo|env_reset ; -0.500       ; 0.321      ; 0.464      ;
+-------+---------------------------------------------+-----------------------------------------------+------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'pll_for_sdram_0|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                                                                                                                                              ; Launch Clock                                       ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -2.476 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[11] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.059      ; 2.536      ;
; -2.476 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[10] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.059      ; 2.536      ;
; -2.476 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[9]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.059      ; 2.536      ;
; -2.476 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[8]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.059      ; 2.536      ;
; -2.476 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[7]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.059      ; 2.536      ;
; -2.476 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[6]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.059      ; 2.536      ;
; -2.476 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[5]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.059      ; 2.536      ;
; -2.476 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[4]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.059      ; 2.536      ;
; -2.476 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[3]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.059      ; 2.536      ;
; -2.476 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[2]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.059      ; 2.536      ;
; -2.476 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[1]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.059      ; 2.536      ;
; -2.476 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[0]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.059      ; 2.536      ;
; -2.433 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[11] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.059      ; 2.493      ;
; -2.433 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[10] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.059      ; 2.493      ;
; -2.433 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[9]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.059      ; 2.493      ;
; -2.433 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[8]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.059      ; 2.493      ;
; -2.433 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[7]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.059      ; 2.493      ;
; -2.433 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[6]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.059      ; 2.493      ;
; -2.433 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[5]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.059      ; 2.493      ;
; -2.433 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[4]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.059      ; 2.493      ;
; -2.433 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[3]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.059      ; 2.493      ;
; -2.433 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[2]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.059      ; 2.493      ;
; -2.433 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[1]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.059      ; 2.493      ;
; -2.433 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[0]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.059      ; 2.493      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.006      ; 2.233      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.006      ; 2.233      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[8]                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.006      ; 2.233      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a2                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.006      ; 2.233      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[7]                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.006      ; 2.233      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a1                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.006      ; 2.233      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|delayed_wrptr_g[3]                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.006      ; 2.233      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|delayed_wrptr_g[6]                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.006      ; 2.233      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|delayed_wrptr_g[8]                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.006      ; 2.233      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|delayed_wrptr_g[2]                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.006      ; 2.233      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|delayed_wrptr_g[5]                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.006      ; 2.233      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|delayed_wrptr_g[4]                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.006      ; 2.233      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|delayed_wrptr_g[7]                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.006      ; 2.233      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[4]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.006      ; 2.233      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe12a[4]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.006      ; 2.233      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[7]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.006      ; 2.233      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe12a[7]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.006      ; 2.233      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[8]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.006      ; 2.233      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe12a[8]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.006      ; 2.233      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[6]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.006      ; 2.233      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe12a[6]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.006      ; 2.233      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[5]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.006      ; 2.233      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe12a[5]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.006      ; 2.233      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[2]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.006      ; 2.233      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe12a[2]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.006      ; 2.233      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_MRS                                                                                                                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.011      ; 2.238      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|mode_flag                                                                                                                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.013      ; 2.240      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sh0_o_vsync                                                                                                                      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.012      ; 2.239      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sh1_o_vsync                                                                                                                      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.009      ; 2.236      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sh1_i_vsync                                                                                                                      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; -0.001     ; 2.226      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sh2_i_vsync                                                                                                                      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; -0.001     ; 2.226      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[0]                                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.004      ; 2.231      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|prev_bank_wr_max_addr[1]                                                                                                         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.004      ; 2.231      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[1]                                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.004      ; 2.231      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[2]                                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.004      ; 2.231      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|prev_bank_wr_max_addr[2]                                                                                                         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.004      ; 2.231      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[3]                                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.004      ; 2.231      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[4]                                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.004      ; 2.231      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[5]                                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.004      ; 2.231      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[6]                                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.004      ; 2.231      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[7]                                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.004      ; 2.231      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[8]                                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.004      ; 2.231      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[9]                                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.004      ; 2.231      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[10]                                                                                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.004      ; 2.231      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|prev_bank_wr_max_addr[10]                                                                                                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.004      ; 2.231      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_rd[11]                                                                                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.004      ; 2.231      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_nodat[0]                                                                                                                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.013      ; 2.240      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_nodat[1]                                                                                                                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.013      ; 2.240      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_Trp                                                                                                                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.014      ; 2.241      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[1]                                                                                                                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.014      ; 2.241      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[2]                                                                                                                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.014      ; 2.241      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[3]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.012      ; 2.239      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[1]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.012      ; 2.239      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|rd_ena                                                                                                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.014      ; 2.241      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[5]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.012      ; 2.239      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sd_ready                                                                                                                         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.013      ; 2.240      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_brp|dffe20a[1]                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.005      ; 2.232      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_bwp|dffe20a[2]                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.005      ; 2.232      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_brp|dffe20a[2]                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.005      ; 2.232      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_bwp|dffe20a[3]                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.005      ; 2.232      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_bwp|dffe20a[4]                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.005      ; 2.232      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_bwp|dffe20a[5]                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.005      ; 2.232      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_bwp|dffe20a[6]                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.005      ; 2.232      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_bwp|dffe20a[7]                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.006      ; 2.233      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|coordinator:coordinator_inst|cs.s1_wait                                                                                                                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.013      ; 2.240      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|coordinator:coordinator_inst|wr_strobe                                                                                                                      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.013      ; 2.240      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|coordinator:coordinator_inst|rd_strobe                                                                                                                      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.013      ; 2.240      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_wr                                                                                                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.013      ; 2.240      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_ACT                                                                                                                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.011      ; 2.238      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_Trcd                                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.012      ; 2.239      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|delay                                                                                                                            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.013      ; 2.240      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_idle                                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.011      ; 2.238      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_NoDat                                                                                                                      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.012      ; 2.239      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_rd                                                                                                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.013      ; 2.240      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cs.s0_READ                                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.011      ; 2.238      ;
; -2.193 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[0]                                                                                                                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.002        ; 0.014      ; 2.241      ;
+--------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'pll_for_sdram_0|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                                                                                                                                              ; Launch Clock                                       ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -2.476 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[11] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.047      ; 2.524      ;
; -2.476 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[10] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.047      ; 2.524      ;
; -2.476 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[9]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.047      ; 2.524      ;
; -2.476 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[8]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.047      ; 2.524      ;
; -2.476 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[7]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.047      ; 2.524      ;
; -2.476 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[6]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.047      ; 2.524      ;
; -2.476 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[5]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.047      ; 2.524      ;
; -2.476 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[4]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.047      ; 2.524      ;
; -2.476 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[3]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.047      ; 2.524      ;
; -2.476 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[2]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.047      ; 2.524      ;
; -2.476 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[1]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.047      ; 2.524      ;
; -2.476 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[0]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.047      ; 2.524      ;
; -2.433 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[11] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.047      ; 2.481      ;
; -2.433 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[10] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.047      ; 2.481      ;
; -2.433 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[9]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.047      ; 2.481      ;
; -2.433 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[8]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.047      ; 2.481      ;
; -2.433 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[7]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.047      ; 2.481      ;
; -2.433 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[6]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.047      ; 2.481      ;
; -2.433 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[5]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.047      ; 2.481      ;
; -2.433 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[4]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.047      ; 2.481      ;
; -2.433 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[3]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.047      ; 2.481      ;
; -2.433 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[2]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.047      ; 2.481      ;
; -2.433 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[1]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.047      ; 2.481      ;
; -2.433 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[0]  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.047      ; 2.481      ;
; -2.194 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[0]                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.005      ; 2.233      ;
; -2.194 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[0]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.005      ; 2.233      ;
; -2.194 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[3]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.005      ; 2.233      ;
; -2.194 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[3]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.005      ; 2.233      ;
; -2.194 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[3]                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; -0.008     ; 2.220      ;
; -2.194 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; -0.008     ; 2.220      ;
; -2.194 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[6]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.005      ; 2.233      ;
; -2.194 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[6]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.005      ; 2.233      ;
; -2.194 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[6]                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.005      ; 2.233      ;
; -2.194 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[8]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.005      ; 2.233      ;
; -2.194 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[8]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.005      ; 2.233      ;
; -2.194 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[5]                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.005      ; 2.233      ;
; -2.194 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[2]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.005      ; 2.233      ;
; -2.194 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[2]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.005      ; 2.233      ;
; -2.194 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[2]                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.005      ; 2.233      ;
; -2.194 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[5]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.005      ; 2.233      ;
; -2.194 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[5]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.005      ; 2.233      ;
; -2.194 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[7]                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; -0.008     ; 2.220      ;
; -2.194 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[4]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.005      ; 2.233      ;
; -2.194 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[4]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.005      ; 2.233      ;
; -2.194 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[7]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.005      ; 2.233      ;
; -2.194 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[4]                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.005      ; 2.233      ;
; -2.180 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_cur_disp.h_disp                                                                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.020      ; 2.234      ;
; -2.180 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[0]                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.020      ; 2.234      ;
; -2.180 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[1]                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.020      ; 2.234      ;
; -2.180 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[2]                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.020      ; 2.234      ;
; -2.180 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[3]                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.020      ; 2.234      ;
; -2.180 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[4]                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.020      ; 2.234      ;
; -2.180 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[8]                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.020      ; 2.234      ;
; -2.180 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[9]                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.020      ; 2.234      ;
; -2.180 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[10]                                                                                                      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.020      ; 2.234      ;
; -2.180 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[11]                                                                                                      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.020      ; 2.234      ;
; -2.180 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[6]                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.020      ; 2.234      ;
; -2.180 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[5]                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.020      ; 2.234      ;
; -2.180 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[7]                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.020      ; 2.234      ;
; -2.180 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[0]                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.016      ; 2.230      ;
; -2.180 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[1]                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.016      ; 2.230      ;
; -2.180 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[2]                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.016      ; 2.230      ;
; -2.180 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[3]                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.016      ; 2.230      ;
; -2.180 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[4]                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.016      ; 2.230      ;
; -2.180 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[6]                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.016      ; 2.230      ;
; -2.180 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[7]                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.016      ; 2.230      ;
; -2.180 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[8]                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.016      ; 2.230      ;
; -2.180 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[5]                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.016      ; 2.230      ;
; -2.180 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[8]                                                                                                         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.017      ; 2.231      ;
; -2.180 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[6]                                                                                                         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.017      ; 2.231      ;
; -2.180 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[7]                                                                                                         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.017      ; 2.231      ;
; -2.180 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[9]                                                                                                         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.017      ; 2.231      ;
; -2.180 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[11]                                                                                                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.017      ; 2.231      ;
; -2.180 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_v_de                                                                                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.017      ; 2.231      ;
; -2.180 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_h_de                                                                                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.020      ; 2.234      ;
; -2.180 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[0]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.011      ; 2.225      ;
; -2.180 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[7]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.011      ; 2.225      ;
; -2.180 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[1]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.011      ; 2.225      ;
; -2.180 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[1]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.011      ; 2.225      ;
; -2.180 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_vs                                                                                                             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.016      ; 2.230      ;
; -2.180 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|prev_vsync                                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.016      ; 2.230      ;
; -2.180 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_hs                                                                                                             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.020      ; 2.234      ;
; -2.180 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|prev_display_enable                                                                                                              ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.017      ; 2.231      ;
; -2.180 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; -0.002     ; 2.212      ;
; -2.179 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[1]                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.000      ; 2.213      ;
; -2.179 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|prev_hsync                                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.021      ; 2.234      ;
; -2.151 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[0]                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.005      ; 2.190      ;
; -2.151 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[0]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.005      ; 2.190      ;
; -2.151 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[3]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.005      ; 2.190      ;
; -2.151 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[3]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.005      ; 2.190      ;
; -2.151 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[3]                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; -0.008     ; 2.177      ;
; -2.151 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; -0.008     ; 2.177      ;
; -2.151 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[6]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.005      ; 2.190      ;
; -2.151 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[6]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.005      ; 2.190      ;
; -2.151 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[6]                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.005      ; 2.190      ;
; -2.151 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[8]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.005      ; 2.190      ;
; -2.151 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[8]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.005      ; 2.190      ;
; -2.151 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[5]                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.005      ; 2.190      ;
; -2.151 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[2]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.005      ; 2.190      ;
; -2.151 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[2]    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.002        ; 0.005      ; 2.190      ;
+--------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'soundcodec:soundnik|audio_io:audioio|oAUD_BCK'                                                                                                                                                                       ;
+--------+----------------------------------+--------------------------------------------------+----------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                          ; Launch Clock                                       ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------------------+----------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -0.467 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.002        ; 1.730      ; 2.231      ;
; -0.467 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.002        ; 1.730      ; 2.231      ;
; -0.467 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.002        ; 1.730      ; 2.231      ;
; -0.467 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.002        ; 1.730      ; 2.231      ;
; -0.424 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.002        ; 1.730      ; 2.188      ;
; -0.424 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.002        ; 1.730      ; 2.188      ;
; -0.424 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.002        ; 1.730      ; 2.188      ;
; -0.424 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.002        ; 1.730      ; 2.188      ;
+--------+----------------------------------+--------------------------------------------------+----------------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'I2C_AV_Config:u7|mI2C_CTRL_CLK'                                                                                                                                                                       ;
+--------+----------------------------------+--------------------------------------------------+----------------------------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                          ; Launch Clock                                       ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------------------+----------------------------------------------------+--------------------------------+--------------+------------+------------+
; -0.301 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 1.908      ; 2.243      ;
; -0.301 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 1.908      ; 2.243      ;
; -0.301 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 1.908      ; 2.243      ;
; -0.301 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 1.908      ; 2.243      ;
; -0.301 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|I2C_Controller:u0|END           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 1.912      ; 2.247      ;
; -0.301 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|mSetup_ST.01                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 1.912      ; 2.247      ;
; -0.301 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|mSetup_ST.00                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 1.912      ; 2.247      ;
; -0.301 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|LUT_INDEX[1]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 1.912      ; 2.247      ;
; -0.301 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|LUT_INDEX[2]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 1.902      ; 2.237      ;
; -0.301 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|LUT_INDEX[3]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 1.902      ; 2.237      ;
; -0.301 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|I2C_Controller:u0|SDO           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 1.909      ; 2.244      ;
; -0.301 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|I2C_Controller:u0|ACK1          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 1.912      ; 2.247      ;
; -0.301 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|I2C_Controller:u0|ACK2          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 1.912      ; 2.247      ;
; -0.301 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|I2C_Controller:u0|ACK3          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 1.912      ; 2.247      ;
; -0.301 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|mSetup_ST.10                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 1.912      ; 2.247      ;
; -0.301 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|LUT_INDEX[0]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 1.912      ; 2.247      ;
; -0.301 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|mI2C_GO                         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 1.912      ; 2.247      ;
; -0.301 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 1.908      ; 2.243      ;
; -0.301 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 1.908      ; 2.243      ;
; -0.301 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|I2C_Controller:u0|SCLK          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 1.908      ; 2.243      ;
; -0.258 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 1.908      ; 2.200      ;
; -0.258 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 1.908      ; 2.200      ;
; -0.258 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 1.908      ; 2.200      ;
; -0.258 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 1.908      ; 2.200      ;
; -0.258 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|I2C_Controller:u0|END           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 1.912      ; 2.204      ;
; -0.258 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|mSetup_ST.01                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 1.912      ; 2.204      ;
; -0.258 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|mSetup_ST.00                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 1.912      ; 2.204      ;
; -0.258 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|LUT_INDEX[1]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 1.912      ; 2.204      ;
; -0.258 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|LUT_INDEX[2]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 1.902      ; 2.194      ;
; -0.258 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|LUT_INDEX[3]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 1.902      ; 2.194      ;
; -0.258 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|I2C_Controller:u0|SDO           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 1.909      ; 2.201      ;
; -0.258 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|I2C_Controller:u0|ACK1          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 1.912      ; 2.204      ;
; -0.258 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|I2C_Controller:u0|ACK2          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 1.912      ; 2.204      ;
; -0.258 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|I2C_Controller:u0|ACK3          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 1.912      ; 2.204      ;
; -0.258 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|mSetup_ST.10                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 1.912      ; 2.204      ;
; -0.258 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|LUT_INDEX[0]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 1.912      ; 2.204      ;
; -0.258 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|mI2C_GO                         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 1.912      ; 2.204      ;
; -0.258 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 1.908      ; 2.200      ;
; -0.258 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 1.908      ; 2.200      ;
; -0.258 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|I2C_Controller:u0|SCLK          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.002        ; 1.908      ; 2.200      ;
+--------+----------------------------------+--------------------------------------------------+----------------------------------------------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clockster:clockmaker|cophacc[15]'                                                                                                                                                                          ;
+--------+----------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                             ; Launch Clock                                       ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------+--------------+------------+------------+
; -0.151 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.066      ; 2.251      ;
; -0.151 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.066      ; 2.251      ;
; -0.151 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[2] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.066      ; 2.251      ;
; -0.151 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[4] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.066      ; 2.251      ;
; -0.151 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[5] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.066      ; 2.251      ;
; -0.151 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[6] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.066      ; 2.251      ;
; -0.151 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[7] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.066      ; 2.251      ;
; -0.151 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[8] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.066      ; 2.251      ;
; -0.151 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[3] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.066      ; 2.251      ;
; -0.151 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|LRCK_1X        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.066      ; 2.251      ;
; -0.137 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[1]     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.070      ; 2.241      ;
; -0.137 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[2]     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.070      ; 2.241      ;
; -0.137 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[0]     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.070      ; 2.241      ;
; -0.137 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.070      ; 2.241      ;
; -0.108 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.066      ; 2.208      ;
; -0.108 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.066      ; 2.208      ;
; -0.108 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[2] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.066      ; 2.208      ;
; -0.108 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[4] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.066      ; 2.208      ;
; -0.108 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[5] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.066      ; 2.208      ;
; -0.108 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[6] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.066      ; 2.208      ;
; -0.108 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[7] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.066      ; 2.208      ;
; -0.108 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[8] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.066      ; 2.208      ;
; -0.108 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[3] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.066      ; 2.208      ;
; -0.108 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|LRCK_1X        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.066      ; 2.208      ;
; -0.094 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[1]     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.070      ; 2.198      ;
; -0.094 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[2]     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.070      ; 2.198      ;
; -0.094 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[0]     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.070      ; 2.198      ;
; -0.094 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.002        ; 2.070      ; 2.198      ;
+--------+----------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clockster:clockmaker|div300by21[4]'                                                                                                                                                                              ;
+--------+--------------------------------------------+-------------------------------------------------------+--------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                               ; Launch Clock                               ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-------------------------------------------------------+--------------------------------------------+------------------------------------+--------------+------------+------------+
; -0.122 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_hold             ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; 0.500        ; 1.490      ; 2.285      ;
; -0.120 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_inc~_emulated    ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; 0.500        ; 1.490      ; 2.283      ;
; 0.049  ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_vol[0]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; 0.500        ; 1.487      ; 2.111      ;
; 0.049  ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_vol[1]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; 0.500        ; 1.487      ; 2.111      ;
; 0.049  ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_vol[3]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; 0.500        ; 1.487      ; 2.111      ;
; 0.049  ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_vol[2]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; 0.500        ; 1.489      ; 2.113      ;
; 0.049  ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_vol[4]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; 0.500        ; 1.487      ; 2.111      ;
; 0.378  ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_hold             ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; 1.000        ; 1.490      ; 2.285      ;
; 0.380  ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_inc~_emulated    ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; 1.000        ; 1.490      ; 2.283      ;
; 0.549  ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_vol[0]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; 1.000        ; 1.487      ; 2.111      ;
; 0.549  ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_vol[1]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; 1.000        ; 1.487      ; 2.111      ;
; 0.549  ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_vol[3]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; 1.000        ; 1.487      ; 2.111      ;
; 0.549  ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_vol[2]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; 1.000        ; 1.489      ; 2.113      ;
; 0.549  ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_vol[4]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; 1.000        ; 1.487      ; 2.111      ;
+--------+--------------------------------------------+-------------------------------------------------------+--------------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clockmaker|vector_xtal|altpll_component|pll|clk[0]'                                                                                                                                                          ;
+--------+----------------------------------+-------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                             ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 38.757 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|PC[2]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.001     ; 2.940      ;
; 38.757 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|PC[7]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.001     ; 2.940      ;
; 38.767 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|DO[2]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.008     ; 2.923      ;
; 38.767 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|DO[4]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.008     ; 2.923      ;
; 38.767 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|DO[3]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.008     ; 2.923      ;
; 38.767 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|DO[1]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.008     ; 2.923      ;
; 38.767 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|DO[0]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.008     ; 2.923      ;
; 38.768 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|PC[2]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.001     ; 2.929      ;
; 38.768 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|PC[7]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.001     ; 2.929      ;
; 38.778 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|DO[2]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.008     ; 2.912      ;
; 38.778 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|DO[4]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.008     ; 2.912      ;
; 38.778 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|DO[3]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.008     ; 2.912      ;
; 38.778 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|DO[1]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.008     ; 2.912      ;
; 38.778 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|DO[0]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.008     ; 2.912      ;
; 38.905 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|TmpAddr[1]       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 2.797      ;
; 38.905 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|TmpAddr[2]       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 2.797      ;
; 38.905 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|TmpAddr[5]       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 2.797      ;
; 38.905 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|TmpAddr[6]       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 2.797      ;
; 38.905 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|TmpAddr[7]       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 2.797      ;
; 38.916 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|TmpAddr[1]       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 2.786      ;
; 38.916 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|TmpAddr[2]       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 2.786      ;
; 38.916 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|TmpAddr[5]       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 2.786      ;
; 38.916 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|TmpAddr[6]       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 2.786      ;
; 38.916 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|TmpAddr[7]       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 2.786      ;
; 38.933 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|TmpAddr[0]       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 2.769      ;
; 38.933 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|TmpAddr[13]      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 2.769      ;
; 38.933 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|TmpAddr[8]       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 2.769      ;
; 38.933 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|TmpAddr[9]       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 2.769      ;
; 38.933 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|TmpAddr[10]      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 2.769      ;
; 38.933 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|TmpAddr[11]      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 2.769      ;
; 38.933 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|TmpAddr[12]      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 2.769      ;
; 38.933 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|TmpAddr[15]      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 2.769      ;
; 38.933 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|TmpAddr[14]      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 2.769      ;
; 38.944 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|TmpAddr[0]       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 2.758      ;
; 38.944 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|TmpAddr[13]      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 2.758      ;
; 38.944 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|TmpAddr[8]       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 2.758      ;
; 38.944 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|TmpAddr[9]       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 2.758      ;
; 38.944 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|TmpAddr[10]      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 2.758      ;
; 38.944 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|TmpAddr[11]      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 2.758      ;
; 38.944 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|TmpAddr[12]      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 2.758      ;
; 38.944 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|TmpAddr[15]      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 2.758      ;
; 38.944 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|TmpAddr[14]      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 2.758      ;
; 38.965 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|PC[10]           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.003      ; 2.736      ;
; 38.965 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|A[10]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.003      ; 2.736      ;
; 38.968 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|Read_To_Reg_r[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.003      ; 2.733      ;
; 38.968 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|Read_To_Reg_r[4] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.003      ; 2.733      ;
; 38.968 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|Read_To_Reg_r[2] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.003      ; 2.733      ;
; 38.968 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|Read_To_Reg_r[3] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.003      ; 2.733      ;
; 38.968 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|Read_To_Reg_r[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.003      ; 2.733      ;
; 38.974 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|WR_n                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.006      ; 2.730      ;
; 38.976 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|PC[10]           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.003      ; 2.725      ;
; 38.976 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|A[10]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.003      ; 2.725      ;
; 38.979 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|Read_To_Reg_r[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.003      ; 2.722      ;
; 38.979 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|Read_To_Reg_r[4] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.003      ; 2.722      ;
; 38.979 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|Read_To_Reg_r[2] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.003      ; 2.722      ;
; 38.979 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|Read_To_Reg_r[3] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.003      ; 2.722      ;
; 38.979 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|Read_To_Reg_r[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.003      ; 2.722      ;
; 38.985 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|WR_n                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.006      ; 2.719      ;
; 38.989 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|IntE_FF1         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.008     ; 2.701      ;
; 38.989 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|INT_s            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.008     ; 2.701      ;
; 38.989 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|Halt_FF          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.008     ; 2.701      ;
; 38.989 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|BusAck           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.008     ; 2.701      ;
; 39.000 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|IntE_FF1         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.008     ; 2.690      ;
; 39.000 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|INT_s            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.008     ; 2.690      ;
; 39.000 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|Halt_FF          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.008     ; 2.690      ;
; 39.000 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|BusAck           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.008     ; 2.690      ;
; 39.032 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|MCycles[0]       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.004     ; 2.662      ;
; 39.032 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|MCycles[1]       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.004     ; 2.662      ;
; 39.043 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|MCycles[0]       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.004     ; 2.651      ;
; 39.043 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|MCycles[1]       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; -0.004     ; 2.651      ;
; 39.050 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|A[11]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.002      ; 2.650      ;
; 39.050 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|A[13]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.002      ; 2.650      ;
; 39.050 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|A[15]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.002      ; 2.650      ;
; 39.050 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|A[14]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.002      ; 2.650      ;
; 39.050 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|A[12]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.002      ; 2.650      ;
; 39.050 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|A[9]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.002      ; 2.650      ;
; 39.050 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|A[8]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.002      ; 2.650      ;
; 39.061 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|A[11]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.002      ; 2.639      ;
; 39.061 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|A[13]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.002      ; 2.639      ;
; 39.061 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|A[15]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.002      ; 2.639      ;
; 39.061 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|A[14]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.002      ; 2.639      ;
; 39.061 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|A[12]            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.002      ; 2.639      ;
; 39.061 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|A[9]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.002      ; 2.639      ;
; 39.061 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|A[8]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.002      ; 2.639      ;
; 39.074 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|A[4]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 2.628      ;
; 39.074 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|A[2]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 2.628      ;
; 39.074 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|A[0]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 2.628      ;
; 39.074 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|A[6]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 2.628      ;
; 39.074 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|A[5]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 2.628      ;
; 39.074 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|A[3]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 2.628      ;
; 39.074 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|A[1]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 2.628      ;
; 39.074 ; vectorkeys:kbdmatrix|key_blkvvod ; T8080se:CPU|T80:u0|A[7]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 2.628      ;
; 39.085 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|A[4]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 2.617      ;
; 39.085 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|A[2]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 2.617      ;
; 39.085 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|A[0]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 2.617      ;
; 39.085 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|A[6]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 2.617      ;
; 39.085 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|A[5]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 2.617      ;
; 39.085 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|A[3]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 2.617      ;
; 39.085 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|A[1]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 2.617      ;
; 39.085 ; floppy:flappy|osd_command[2]     ; T8080se:CPU|T80:u0|A[7]             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 2.617      ;
+--------+----------------------------------+-------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clockster:clockmaker|cophacc[15]'                                                                                                                                                                           ;
+--------+----------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                             ; Launch Clock                                       ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------+--------------+------------+------------+
; -0.024 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[1]     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.070      ; 2.198      ;
; -0.024 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[2]     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.070      ; 2.198      ;
; -0.024 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[0]     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.070      ; 2.198      ;
; -0.024 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.070      ; 2.198      ;
; -0.010 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.066      ; 2.208      ;
; -0.010 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.066      ; 2.208      ;
; -0.010 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[2] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.066      ; 2.208      ;
; -0.010 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[4] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.066      ; 2.208      ;
; -0.010 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[5] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.066      ; 2.208      ;
; -0.010 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[6] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.066      ; 2.208      ;
; -0.010 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[7] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.066      ; 2.208      ;
; -0.010 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[8] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.066      ; 2.208      ;
; -0.010 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[3] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.066      ; 2.208      ;
; -0.010 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|LRCK_1X        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.066      ; 2.208      ;
; 0.019  ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[1]     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.070      ; 2.241      ;
; 0.019  ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[2]     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.070      ; 2.241      ;
; 0.019  ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[0]     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.070      ; 2.241      ;
; 0.019  ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.070      ; 2.241      ;
; 0.033  ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.066      ; 2.251      ;
; 0.033  ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.066      ; 2.251      ;
; 0.033  ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[2] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.066      ; 2.251      ;
; 0.033  ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[4] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.066      ; 2.251      ;
; 0.033  ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[5] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.066      ; 2.251      ;
; 0.033  ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[6] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.066      ; 2.251      ;
; 0.033  ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[7] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.066      ; 2.251      ;
; 0.033  ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[8] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.066      ; 2.251      ;
; 0.033  ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[3] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.066      ; 2.251      ;
; 0.033  ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|LRCK_1X        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15] ; 0.000        ; 2.066      ; 2.251      ;
+--------+----------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'I2C_AV_Config:u7|mI2C_CTRL_CLK'                                                                                                                                                                       ;
+-------+----------------------------------+--------------------------------------------------+----------------------------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                          ; Launch Clock                                       ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------------+----------------------------------------------------+--------------------------------+--------------+------------+------------+
; 0.140 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.908      ; 2.200      ;
; 0.140 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.908      ; 2.200      ;
; 0.140 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.908      ; 2.200      ;
; 0.140 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.908      ; 2.200      ;
; 0.140 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|I2C_Controller:u0|END           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.912      ; 2.204      ;
; 0.140 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|mSetup_ST.01                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.912      ; 2.204      ;
; 0.140 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|mSetup_ST.00                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.912      ; 2.204      ;
; 0.140 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|LUT_INDEX[1]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.912      ; 2.204      ;
; 0.140 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|LUT_INDEX[2]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.902      ; 2.194      ;
; 0.140 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|LUT_INDEX[3]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.902      ; 2.194      ;
; 0.140 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|I2C_Controller:u0|SDO           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.909      ; 2.201      ;
; 0.140 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|I2C_Controller:u0|ACK1          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.912      ; 2.204      ;
; 0.140 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|I2C_Controller:u0|ACK2          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.912      ; 2.204      ;
; 0.140 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|I2C_Controller:u0|ACK3          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.912      ; 2.204      ;
; 0.140 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|mSetup_ST.10                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.912      ; 2.204      ;
; 0.140 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|LUT_INDEX[0]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.912      ; 2.204      ;
; 0.140 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|mI2C_GO                         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.912      ; 2.204      ;
; 0.140 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.908      ; 2.200      ;
; 0.140 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.908      ; 2.200      ;
; 0.140 ; vectorkeys:kbdmatrix|key_blkvvod ; I2C_AV_Config:u7|I2C_Controller:u0|SCLK          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.908      ; 2.200      ;
; 0.183 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.908      ; 2.243      ;
; 0.183 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.908      ; 2.243      ;
; 0.183 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.908      ; 2.243      ;
; 0.183 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.908      ; 2.243      ;
; 0.183 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|I2C_Controller:u0|END           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.912      ; 2.247      ;
; 0.183 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|mSetup_ST.01                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.912      ; 2.247      ;
; 0.183 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|mSetup_ST.00                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.912      ; 2.247      ;
; 0.183 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|LUT_INDEX[1]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.912      ; 2.247      ;
; 0.183 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|LUT_INDEX[2]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.902      ; 2.237      ;
; 0.183 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|LUT_INDEX[3]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.902      ; 2.237      ;
; 0.183 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|I2C_Controller:u0|SDO           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.909      ; 2.244      ;
; 0.183 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|I2C_Controller:u0|ACK1          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.912      ; 2.247      ;
; 0.183 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|I2C_Controller:u0|ACK2          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.912      ; 2.247      ;
; 0.183 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|I2C_Controller:u0|ACK3          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.912      ; 2.247      ;
; 0.183 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|mSetup_ST.10                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.912      ; 2.247      ;
; 0.183 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|LUT_INDEX[0]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.912      ; 2.247      ;
; 0.183 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|mI2C_GO                         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.912      ; 2.247      ;
; 0.183 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.908      ; 2.243      ;
; 0.183 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.908      ; 2.243      ;
; 0.183 ; floppy:flappy|osd_command[2]     ; I2C_AV_Config:u7|I2C_Controller:u0|SCLK          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 1.908      ; 2.243      ;
+-------+----------------------------------+--------------------------------------------------+----------------------------------------------------+--------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'soundcodec:soundnik|audio_io:audioio|oAUD_BCK'                                                                                                                                                                       ;
+-------+----------------------------------+--------------------------------------------------+----------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                          ; Launch Clock                                       ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------------+----------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.306 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 1.730      ; 2.188      ;
; 0.306 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 1.730      ; 2.188      ;
; 0.306 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 1.730      ; 2.188      ;
; 0.306 ; vectorkeys:kbdmatrix|key_blkvvod ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 1.730      ; 2.188      ;
; 0.349 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 1.730      ; 2.231      ;
; 0.349 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 1.730      ; 2.231      ;
; 0.349 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 1.730      ; 2.231      ;
; 0.349 ; floppy:flappy|osd_command[2]     ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 0.000        ; 1.730      ; 2.231      ;
+-------+----------------------------------+--------------------------------------------------+----------------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clockster:clockmaker|div300by21[4]'                                                                                                                                                                              ;
+-------+--------------------------------------------+-------------------------------------------------------+--------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                               ; Launch Clock                               ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+-------------------------------------------------------+--------------------------------------------+------------------------------------+--------------+------------+------------+
; 0.331 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_vol[0]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.487      ; 2.111      ;
; 0.331 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_vol[1]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.487      ; 2.111      ;
; 0.331 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_vol[3]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.487      ; 2.111      ;
; 0.331 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_vol[2]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.489      ; 2.113      ;
; 0.331 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_vol[4]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.487      ; 2.111      ;
; 0.500 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_inc~_emulated    ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.490      ; 2.283      ;
; 0.502 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_hold             ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; 0.000        ; 1.490      ; 2.285      ;
; 0.831 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_vol[0]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; -0.500       ; 1.487      ; 2.111      ;
; 0.831 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_vol[1]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; -0.500       ; 1.487      ; 2.111      ;
; 0.831 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_vol[3]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; -0.500       ; 1.487      ; 2.111      ;
; 0.831 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_vol[2]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; -0.500       ; 1.489      ; 2.113      ;
; 0.831 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_vol[4]~_emulated ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; -0.500       ; 1.487      ; 2.111      ;
; 1.000 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_inc~_emulated    ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; -0.500       ; 1.490      ; 2.283      ;
; 1.002 ; ayglue:shrieker|YM2149:digeridoo|env_reset ; ayglue:shrieker|YM2149:digeridoo|env_hold             ; ayglue:shrieker|YM2149:digeridoo|env_reset ; clockster:clockmaker|div300by21[4] ; -0.500       ; 1.490      ; 2.285      ;
+-------+--------------------------------------------+-------------------------------------------------------+--------------------------------------------+------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clockmaker|vector_xtal|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------+-----------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                                                 ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+-----------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 1.262 ; video:vidi|reset_line                                ; video:vidi|rambuffer:line2|rdwrctr:c2|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.414      ;
; 1.262 ; video:vidi|reset_line                                ; video:vidi|rambuffer:line2|rdwrctr:c2|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.414      ;
; 1.262 ; video:vidi|reset_line                                ; video:vidi|rambuffer:line2|rdwrctr:c2|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[2] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.414      ;
; 1.262 ; video:vidi|reset_line                                ; video:vidi|rambuffer:line2|rdwrctr:c2|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[3] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.414      ;
; 1.262 ; video:vidi|reset_line                                ; video:vidi|rambuffer:line2|rdwrctr:c2|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[4] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.414      ;
; 1.262 ; video:vidi|reset_line                                ; video:vidi|rambuffer:line2|rdwrctr:c2|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[5] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.414      ;
; 1.262 ; video:vidi|reset_line                                ; video:vidi|rambuffer:line2|rdwrctr:c2|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[6] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.414      ;
; 1.262 ; video:vidi|reset_line                                ; video:vidi|rambuffer:line2|rdwrctr:c2|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[7] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.414      ;
; 1.262 ; video:vidi|reset_line                                ; video:vidi|rambuffer:line2|rdwrctr:c2|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[8] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.414      ;
; 1.262 ; video:vidi|reset_line                                ; video:vidi|rambuffer:line2|rdwrctr:c2|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[9] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.414      ;
; 1.273 ; video:vidi|reset_line                                ; video:vidi|rambuffer:line1|rdwrctr:c2|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.427      ;
; 1.273 ; video:vidi|reset_line                                ; video:vidi|rambuffer:line1|rdwrctr:c2|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.427      ;
; 1.273 ; video:vidi|reset_line                                ; video:vidi|rambuffer:line1|rdwrctr:c2|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[2] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.427      ;
; 1.273 ; video:vidi|reset_line                                ; video:vidi|rambuffer:line1|rdwrctr:c2|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[3] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.427      ;
; 1.273 ; video:vidi|reset_line                                ; video:vidi|rambuffer:line1|rdwrctr:c2|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[4] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.427      ;
; 1.273 ; video:vidi|reset_line                                ; video:vidi|rambuffer:line1|rdwrctr:c2|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[5] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.427      ;
; 1.273 ; video:vidi|reset_line                                ; video:vidi|rambuffer:line1|rdwrctr:c2|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[6] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.427      ;
; 1.273 ; video:vidi|reset_line                                ; video:vidi|rambuffer:line1|rdwrctr:c2|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[7] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.427      ;
; 1.273 ; video:vidi|reset_line                                ; video:vidi|rambuffer:line1|rdwrctr:c2|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[8] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.427      ;
; 1.273 ; video:vidi|reset_line                                ; video:vidi|rambuffer:line1|rdwrctr:c2|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[9] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.427      ;
; 1.374 ; video:vidi|vga_refresh:refresher|scanxx_state.state2 ; video:vidi|rambuffer:line2|rdwrctr:c1|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.520      ;
; 1.374 ; video:vidi|vga_refresh:refresher|scanxx_state.state2 ; video:vidi|rambuffer:line2|rdwrctr:c1|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.520      ;
; 1.374 ; video:vidi|vga_refresh:refresher|scanxx_state.state2 ; video:vidi|rambuffer:line2|rdwrctr:c1|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[2] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.520      ;
; 1.374 ; video:vidi|vga_refresh:refresher|scanxx_state.state2 ; video:vidi|rambuffer:line2|rdwrctr:c1|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[3] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.520      ;
; 1.374 ; video:vidi|vga_refresh:refresher|scanxx_state.state2 ; video:vidi|rambuffer:line2|rdwrctr:c1|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[4] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.520      ;
; 1.374 ; video:vidi|vga_refresh:refresher|scanxx_state.state2 ; video:vidi|rambuffer:line2|rdwrctr:c1|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[5] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.520      ;
; 1.374 ; video:vidi|vga_refresh:refresher|scanxx_state.state2 ; video:vidi|rambuffer:line2|rdwrctr:c1|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[6] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.520      ;
; 1.374 ; video:vidi|vga_refresh:refresher|scanxx_state.state2 ; video:vidi|rambuffer:line2|rdwrctr:c1|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[7] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.520      ;
; 1.374 ; video:vidi|vga_refresh:refresher|scanxx_state.state2 ; video:vidi|rambuffer:line2|rdwrctr:c1|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[8] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.520      ;
; 1.374 ; video:vidi|vga_refresh:refresher|scanxx_state.state2 ; video:vidi|rambuffer:line2|rdwrctr:c1|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[9] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.520      ;
; 1.382 ; video:vidi|vga_refresh:refresher|scanxx_state.state2 ; video:vidi|rambuffer:line1|rdwrctr:c1|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.529      ;
; 1.382 ; video:vidi|vga_refresh:refresher|scanxx_state.state2 ; video:vidi|rambuffer:line1|rdwrctr:c1|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.529      ;
; 1.382 ; video:vidi|vga_refresh:refresher|scanxx_state.state2 ; video:vidi|rambuffer:line1|rdwrctr:c1|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[2] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.529      ;
; 1.382 ; video:vidi|vga_refresh:refresher|scanxx_state.state2 ; video:vidi|rambuffer:line1|rdwrctr:c1|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[3] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.529      ;
; 1.382 ; video:vidi|vga_refresh:refresher|scanxx_state.state2 ; video:vidi|rambuffer:line1|rdwrctr:c1|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[4] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.529      ;
; 1.382 ; video:vidi|vga_refresh:refresher|scanxx_state.state2 ; video:vidi|rambuffer:line1|rdwrctr:c1|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[5] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.529      ;
; 1.382 ; video:vidi|vga_refresh:refresher|scanxx_state.state2 ; video:vidi|rambuffer:line1|rdwrctr:c1|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[6] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.529      ;
; 1.382 ; video:vidi|vga_refresh:refresher|scanxx_state.state2 ; video:vidi|rambuffer:line1|rdwrctr:c1|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[7] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.529      ;
; 1.382 ; video:vidi|vga_refresh:refresher|scanxx_state.state2 ; video:vidi|rambuffer:line1|rdwrctr:c1|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[8] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.529      ;
; 1.382 ; video:vidi|vga_refresh:refresher|scanxx_state.state2 ; video:vidi|rambuffer:line1|rdwrctr:c1|lpm_counter:ctr|cntr_joi:auto_generated|safe_q[9] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.529      ;
; 1.589 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|DI_Reg[0]                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.735      ;
; 1.589 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|DI_Reg[1]                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.735      ;
; 1.589 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|DI_Reg[4]                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.735      ;
; 1.589 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|DI_Reg[5]                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.735      ;
; 1.589 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|IR[0]                                                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.735      ;
; 1.589 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|IR[3]                                                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.735      ;
; 1.589 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|IR[4]                                                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.735      ;
; 1.589 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|IR[1]                                                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.735      ;
; 1.589 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|IR[5]                                                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.735      ;
; 1.594 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|BusReq_s                                                             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.749      ;
; 1.690 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|TState[1]                                                            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.838      ;
; 1.690 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|Auto_Wait_t1                                                         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.838      ;
; 1.690 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|Auto_Wait_t2                                                         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.838      ;
; 1.690 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|TState[0]                                                            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.838      ;
; 1.690 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|TState[2]                                                            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.838      ;
; 1.691 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|ALU_Op_r[1]                                                          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.833      ;
; 1.691 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|PreserveC_r                                                          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.833      ;
; 1.711 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|TmpAddr[4]                                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.863      ;
; 1.711 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|TmpAddr[3]                                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.863      ;
; 1.776 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|DI_Reg[2]                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.933      ;
; 1.776 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|IR[2]                                                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.933      ;
; 1.792 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|DI_Reg[7]                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.945      ;
; 1.792 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|IR[7]                                                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.945      ;
; 1.801 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|MCycles[2]                                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.947      ;
; 1.815 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|IntCycle                                                             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.962      ;
; 1.815 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|MCycle[0]                                                            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.962      ;
; 1.815 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|MCycle[1]                                                            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.962      ;
; 1.815 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|MCycle[2]                                                            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.962      ;
; 1.828 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|Save_ALU_r                                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.976      ;
; 1.828 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|ALU_Op_r[0]                                                          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.976      ;
; 1.828 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|Arith16_r                                                            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.976      ;
; 1.841 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|DO[5]                                                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.989      ;
; 1.841 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|DO[7]                                                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.989      ;
; 1.841 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|DO[6]                                                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.989      ;
; 1.855 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|PC[0]                                                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.013      ;
; 1.855 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|PC[1]                                                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.013      ;
; 1.855 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|PC[3]                                                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.013      ;
; 1.855 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|PC[4]                                                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.013      ;
; 1.855 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|PC[5]                                                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.013      ;
; 1.855 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|PC[6]                                                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.013      ;
; 1.855 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|PC[8]                                                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.013      ;
; 1.866 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|PC[9]                                                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 2.022      ;
; 1.866 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|PC[11]                                                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 2.022      ;
; 1.866 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|PC[12]                                                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 2.022      ;
; 1.866 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|PC[13]                                                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 2.022      ;
; 1.866 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|PC[14]                                                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 2.022      ;
; 1.866 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|PC[15]                                                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 2.022      ;
; 1.917 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|DI_Reg[3]                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.072      ;
; 1.917 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|DI_Reg[6]                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.072      ;
; 1.917 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|IR[6]                                                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.072      ;
; 1.967 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|ALU_Op_r[2]                                                          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 2.115      ;
; 1.967 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|ALU_Op_r[3]                                                          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 2.115      ;
; 1.990 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|A[4]                                                                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.147      ;
; 1.990 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|A[2]                                                                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.147      ;
; 1.990 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|A[0]                                                                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.147      ;
; 1.990 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|A[6]                                                                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.147      ;
; 1.990 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|A[5]                                                                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.147      ;
; 1.990 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|A[3]                                                                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.147      ;
; 1.990 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|A[1]                                                                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.147      ;
; 1.990 ; specialkeys:skeys|oneshot:blksbr|q                   ; T8080se:CPU|T80:u0|A[7]                                                                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.147      ;
+-------+------------------------------------------------------+-----------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'pll_for_sdram_0|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                                                                                                                             ; Launch Clock                                       ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 2.018 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.012      ; 2.182      ;
; 2.018 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.012      ; 2.182      ;
; 2.018 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.012      ; 2.182      ;
; 2.018 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.012      ; 2.182      ;
; 2.018 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a0                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.012      ; 2.182      ;
; 2.018 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|parity11                         ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.012      ; 2.182      ;
; 2.018 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.012      ; 2.182      ;
; 2.018 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|delayed_wrptr_g[0]                                          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.012      ; 2.182      ;
; 2.018 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|delayed_wrptr_g[1]                                          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.012      ; 2.182      ;
; 2.018 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sh0_i_vsync                                                                                                                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.012      ; 2.182      ;
; 2.018 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.012      ; 2.182      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[3] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 2.189      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe12a[3] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 2.189      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 2.189      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe12a[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 2.189      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|sh2_o_vsync                                                                                                                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.010      ; 2.193      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[0]                                                                                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 2.189      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|prev_bank_wr_max_addr[0]                                                                                                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 2.192      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_rd_max_addr[0]                                                                                                             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.187      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[1]                                                                                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 2.189      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_rd_max_addr[1]                                                                                                             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.187      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[2]                                                                                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 2.189      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_rd_max_addr[2]                                                                                                             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.187      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[3]                                                                                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 2.189      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|prev_bank_wr_max_addr[3]                                                                                                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 2.192      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_rd_max_addr[3]                                                                                                             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.187      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[4]                                                                                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 2.189      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|prev_bank_wr_max_addr[4]                                                                                                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.187      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_rd_max_addr[4]                                                                                                             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.187      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[5]                                                                                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 2.189      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|prev_bank_wr_max_addr[5]                                                                                                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 2.189      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_rd_max_addr[5]                                                                                                             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.187      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[6]                                                                                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 2.189      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|prev_bank_wr_max_addr[6]                                                                                                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 2.192      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_rd_max_addr[6]                                                                                                             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.187      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[7]                                                                                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 2.189      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|prev_bank_wr_max_addr[7]                                                                                                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 2.192      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_rd_max_addr[7]                                                                                                             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.187      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[8]                                                                                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 2.189      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|prev_bank_wr_max_addr[8]                                                                                                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 2.192      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_rd_max_addr[8]                                                                                                             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.187      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[9]                                                                                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 2.189      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|prev_bank_wr_max_addr[9]                                                                                                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 2.192      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_rd_max_addr[9]                                                                                                             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.010      ; 2.193      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[10]                                                                                                                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 2.189      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_rd_max_addr[10]                                                                                                            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.187      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cur_addr_wr[11]                                                                                                                 ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 2.189      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|prev_bank_wr_max_addr[11]                                                                                                       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 2.192      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|bank_rd_max_addr[11]                                                                                                            ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.187      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[3]                                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 2.198      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[4]                                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 2.198      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[5]                                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 2.198      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[6]                                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 2.198      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|sdram_cntr:sdram_cntr_inst|cnt_burst[7]                                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 2.198      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 2.201      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[8]   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 2.201      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[8]   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 2.201      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[6]   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 2.201      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[6]   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 2.201      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[4]                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 2.201      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[7]                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 2.201      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[7]   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 2.201      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[7]   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 2.201      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[4]   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 2.201      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[4]   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 2.201      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[2]                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 2.201      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[2]   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 2.201      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[2]   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 2.201      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[5]                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 2.201      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[3]   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 2.201      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[0]                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 2.201      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[3]                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 2.201      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[0]   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 2.196      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[0]   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 2.196      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[1]                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 2.201      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[1]   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 2.201      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[6]                                                  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 2.201      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[5]   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 2.201      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_bwp|dffe16a[0]                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 2.201      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_brp|dffe16a[0]                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 2.201      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_bwp|dffe16a[1]                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 2.201      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_brp|dffe16a[1]                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 2.201      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_brp|dffe16a[2]                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 2.201      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_bwp|dffe16a[2]                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 2.201      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_brp|dffe16a[3]                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 2.201      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_bwp|dffe16a[3]                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 2.201      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_bwp|dffe16a[4]                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 2.201      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_brp|dffe16a[4]                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 2.201      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_brp|dffe16a[5]                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 2.201      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_bwp|dffe16a[5]                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 2.201      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_bwp|dffe16a[6]                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 2.201      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_brp|dffe16a[6]                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 2.201      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10|dffe12a[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 2.189      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_brp|dffe20a[0]                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 2.189      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_bwp|dffe20a[0]                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 2.189      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_bwp|dffe20a[1]                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 2.189      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_brp|dffe20a[3]                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 2.189      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_brp|dffe20a[4]                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 2.189      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_brp|dffe20a[5]                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 2.189      ;
; 2.031 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_brp|dffe20a[6]                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 2.189      ;
+-------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'pll_for_sdram_0|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                                                                                                                           ; Launch Clock                                       ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 2.018 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[1]                                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 2.170      ;
; 2.018 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|prev_hsync                                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.021      ; 2.191      ;
; 2.019 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_cur_disp.h_disp                                                                                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.020      ; 2.191      ;
; 2.019 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[0]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.020      ; 2.191      ;
; 2.019 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[1]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.020      ; 2.191      ;
; 2.019 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[2]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.020      ; 2.191      ;
; 2.019 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[3]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.020      ; 2.191      ;
; 2.019 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[4]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.020      ; 2.191      ;
; 2.019 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[8]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.020      ; 2.191      ;
; 2.019 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[9]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.020      ; 2.191      ;
; 2.019 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[10]                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.020      ; 2.191      ;
; 2.019 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[11]                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.020      ; 2.191      ;
; 2.019 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[6]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.020      ; 2.191      ;
; 2.019 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[5]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.020      ; 2.191      ;
; 2.019 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[7]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.020      ; 2.191      ;
; 2.019 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[0]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 2.187      ;
; 2.019 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[1]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 2.187      ;
; 2.019 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[2]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 2.187      ;
; 2.019 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[3]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 2.187      ;
; 2.019 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[4]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 2.187      ;
; 2.019 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[6]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 2.187      ;
; 2.019 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[7]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 2.187      ;
; 2.019 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[8]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 2.187      ;
; 2.019 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[5]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 2.187      ;
; 2.019 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[8]                                                                                                      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.017      ; 2.188      ;
; 2.019 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[6]                                                                                                      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.017      ; 2.188      ;
; 2.019 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[7]                                                                                                      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.017      ; 2.188      ;
; 2.019 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[9]                                                                                                      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.017      ; 2.188      ;
; 2.019 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[11]                                                                                                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.017      ; 2.188      ;
; 2.019 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_v_de                                                                                                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.017      ; 2.188      ;
; 2.019 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_h_de                                                                                                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.020      ; 2.191      ;
; 2.019 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 2.182      ;
; 2.019 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[7] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 2.182      ;
; 2.019 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 2.182      ;
; 2.019 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 2.182      ;
; 2.019 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_vs                                                                                                          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 2.187      ;
; 2.019 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|prev_vsync                                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 2.187      ;
; 2.019 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_hs                                                                                                          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.020      ; 2.191      ;
; 2.019 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|prev_display_enable                                                                                                           ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.017      ; 2.188      ;
; 2.019 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; -0.002     ; 2.169      ;
; 2.033 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[0]                                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 2.190      ;
; 2.033 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 2.190      ;
; 2.033 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[3] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 2.190      ;
; 2.033 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[3] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 2.190      ;
; 2.033 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[3]                                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.177      ;
; 2.033 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[8]                                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.177      ;
; 2.033 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[6] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 2.190      ;
; 2.033 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[6] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 2.190      ;
; 2.033 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[6]                                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 2.190      ;
; 2.033 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[8] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 2.190      ;
; 2.033 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[8] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 2.190      ;
; 2.033 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[5]                                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 2.190      ;
; 2.033 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[2] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 2.190      ;
; 2.033 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[2] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 2.190      ;
; 2.033 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[2]                                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 2.190      ;
; 2.033 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[5] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 2.190      ;
; 2.033 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[5] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 2.190      ;
; 2.033 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[7]                                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.177      ;
; 2.033 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[4] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 2.190      ;
; 2.033 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[4] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 2.190      ;
; 2.033 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[7] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 2.190      ;
; 2.033 ; vectorkeys:kbdmatrix|key_blkvvod ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[4]                                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 2.190      ;
; 2.061 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|rdptr_g[1]                                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 2.213      ;
; 2.061 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|prev_hsync                                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.021      ; 2.234      ;
; 2.062 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_cur_disp.h_disp                                                                                               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.020      ; 2.234      ;
; 2.062 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[0]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.020      ; 2.234      ;
; 2.062 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[1]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.020      ; 2.234      ;
; 2.062 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[2]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.020      ; 2.234      ;
; 2.062 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[3]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.020      ; 2.234      ;
; 2.062 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[4]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.020      ; 2.234      ;
; 2.062 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[8]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.020      ; 2.234      ;
; 2.062 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[9]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.020      ; 2.234      ;
; 2.062 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[10]                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.020      ; 2.234      ;
; 2.062 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[11]                                                                                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.020      ; 2.234      ;
; 2.062 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[6]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.020      ; 2.234      ;
; 2.062 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[5]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.020      ; 2.234      ;
; 2.062 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|h_counter[7]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.020      ; 2.234      ;
; 2.062 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[0]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 2.230      ;
; 2.062 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[1]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 2.230      ;
; 2.062 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[2]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 2.230      ;
; 2.062 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[3]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 2.230      ;
; 2.062 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[4]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 2.230      ;
; 2.062 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[6]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 2.230      ;
; 2.062 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[7]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 2.230      ;
; 2.062 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[8]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 2.230      ;
; 2.062 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|v_counter[5]                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 2.230      ;
; 2.062 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[8]                                                                                                      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.017      ; 2.231      ;
; 2.062 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[6]                                                                                                      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.017      ; 2.231      ;
; 2.062 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[7]                                                                                                      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.017      ; 2.231      ;
; 2.062 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[9]                                                                                                      ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.017      ; 2.231      ;
; 2.062 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|pixel_y[11]                                                                                                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.017      ; 2.231      ;
; 2.062 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_v_de                                                                                                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.017      ; 2.231      ;
; 2.062 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_h_de                                                                                                        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.020      ; 2.234      ;
; 2.062 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 2.225      ;
; 2.062 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[7] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 2.225      ;
; 2.062 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 2.225      ;
; 2.062 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 2.225      ;
; 2.062 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_vs                                                                                                          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 2.230      ;
; 2.062 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|prev_vsync                                                                                                                    ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 2.230      ;
; 2.062 ; floppy:flappy|osd_command[2]     ; converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync|vga_hs                                                                                                          ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2] ; 0.000        ; 0.020      ; 2.234      ;
+-------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'TCK'                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; TCK   ; Rise       ; TCK                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; TCK   ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; TCK   ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|TDO                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; TCK   ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|oTxD_Done           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; TCK   ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|oTxD_Done           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; TCK   ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; TCK   ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; TCK   ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; TCK   ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; TCK   ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; TCK   ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; TCK   ; Rise       ; TCK|combout                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; TCK   ; Rise       ; TCK|combout                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; TCK   ; Rise       ; tigertiger|p0|CLK_LOCK_altclkctrl_tb8_component|clkctrl1|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; TCK   ; Rise       ; tigertiger|p0|CLK_LOCK_altclkctrl_tb8_component|clkctrl1|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; TCK   ; Rise       ; tigertiger|p0|CLK_LOCK_altclkctrl_tb8_component|clkctrl1|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; TCK   ; Rise       ; tigertiger|p0|CLK_LOCK_altclkctrl_tb8_component|clkctrl1|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; TCK   ; Rise       ; tigertiger|u1|u1|TDO|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; TCK   ; Rise       ; tigertiger|u1|u1|TDO|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; TCK   ; Rise       ; tigertiger|u1|u1|oTxD_Done|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; TCK   ; Rise       ; tigertiger|u1|u1|oTxD_Done|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; TCK   ; Rise       ; tigertiger|u1|u1|rCont[0]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; TCK   ; Rise       ; tigertiger|u1|u1|rCont[0]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; TCK   ; Rise       ; tigertiger|u1|u1|rCont[1]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; TCK   ; Rise       ; tigertiger|u1|u1|rCont[1]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; TCK   ; Rise       ; tigertiger|u1|u1|rCont[2]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; TCK   ; Rise       ; tigertiger|u1|u1|rCont[2]|clk                                     ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clockster:clockmaker|div300by21[4]'                                                                                          ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; aycectr[0]                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; aycectr[0]                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; aycectr[1]                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; aycectr[1]                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; aycectr[2]                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; aycectr[2]                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[5]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[6]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[6]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[7]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|O_AUDIO[7]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|addr[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|addr[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|addr[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|addr[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|addr[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|addr[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|addr[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|addr[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|addr[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|addr[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|addr[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|addr[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|addr[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|addr[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|addr[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|addr[7]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_final[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_final[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_final[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_final[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_final[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_final[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_final[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_final[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_final[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_final[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_final[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_final[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_final[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_final[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_final[8] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_final[8] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_final[9] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_final[9] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_mix[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_mix[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_mix[1]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_mix[1]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_mix[2]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_mix[2]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_mix[3]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_mix[3]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_mix[4]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_mix[4]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_mix[5]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_mix[5]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_mix[6]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_mix[6]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_mix[7]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_mix[7]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_mix[8]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_mix[8]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_mix[9]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|audio_mix[9]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|cnt_div[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|cnt_div[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|cnt_div[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|cnt_div[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|cnt_div[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|cnt_div[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|cnt_div[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|cnt_div[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|dac_amp[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|dac_amp[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|dac_amp[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|dac_amp[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|dac_amp[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|dac_amp[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|dac_amp[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|dac_amp[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|dac_amp[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|dac_amp[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|dac_amp[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|dac_amp[5]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|dac_amp[6]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|dac_amp[6]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|dac_amp[7]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|div300by21[4] ; Rise       ; ayglue:shrieker|YM2149:digeridoo|dac_amp[7]     ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clockster:clockmaker|cophacc[15]'                                                                                                                     ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                     ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[0]                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[0]                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[1]                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[1]                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[2]                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|BCK_DIV[2]                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[0]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[0]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[1]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[1]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[2]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[2]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[3]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[3]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[4]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[4]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[5]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[5]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[6]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[6]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[7]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[7]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[8]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X_DIV[8]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|decimator[0]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|decimator[0]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|decimator[1]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|decimator[1]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|decimator[2]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|decimator[2]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|decimator[3]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|decimator[3]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|decimator[4]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|decimator[4]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|decimator[5]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|decimator[5]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|decimator[6]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|decimator[6]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|decimator[7]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|decimator[7]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|ma_pulse[10]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|ma_pulse[10]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|ma_pulse[11]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|ma_pulse[11]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|ma_pulse[12]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|ma_pulse[12]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|ma_pulse[13]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|ma_pulse[13]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|ma_pulse[14]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|ma_pulse[14]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|ma_pulse[5]                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|ma_pulse[5]                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|ma_pulse[6]                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|ma_pulse[6]                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|ma_pulse[7]                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|ma_pulse[7]                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|ma_pulse[8]                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|ma_pulse[8]                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|ma_pulse[9]                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|ma_pulse[9]                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|pulses_sample[0][4]                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|pulses_sample[0][4]                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|pulses_sample[0][5]                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|pulses_sample[0][5]                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|pulses_sample[1][4]                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|pulses_sample[1][4]                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|pulses_sample[1][5]                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|pulses_sample[1][5]                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|pulses_sample[2][4]                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|pulses_sample[2][4]                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|pulses_sample[2][5]                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|pulses_sample[2][5]                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|pulses_sample[3][4]                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|pulses_sample[3][4]                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|pulses_sample[3][5]                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|pulses_sample[3][5]                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|sum[4]                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|sum[4]                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|sum[5]                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|sum[5]                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|sum[6]                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|sum[6]                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|sum[7]                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|sum[7]                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|tapein                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundcodec:soundnik|tapein                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; clockmaker|clkbuf18mhz|ayclkdrv_altclkctrl_6df_component|clkctrl1|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; clockmaker|clkbuf18mhz|ayclkdrv_altclkctrl_6df_component|clkctrl1|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; clockmaker|clkbuf18mhz|ayclkdrv_altclkctrl_6df_component|clkctrl1|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; clockmaker|clkbuf18mhz|ayclkdrv_altclkctrl_6df_component|clkctrl1|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; clockmaker|cophacc[15]|regout                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; clockmaker|cophacc[15]|regout                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundnik|audioio|BCK_DIV[0]|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundnik|audioio|BCK_DIV[0]|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockster:clockmaker|cophacc[15] ; Rise       ; soundnik|audioio|BCK_DIV[1]|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockster:clockmaker|cophacc[15] ; Rise       ; soundnik|audioio|BCK_DIV[1]|clk                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'I2C_AV_Config:u7|mI2C_CTRL_CLK'                                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|ACK1          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|ACK1          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|ACK2          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|ACK2          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|ACK3          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|ACK3          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|END           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|END           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SCLK          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SCLK          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SDO           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SDO           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD[10]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD[10]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD[11]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD[11]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD[12]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD[12]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD[4]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD[4]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD[5]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD[5]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD[7]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD[7]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD[9]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD[9]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|LUT_INDEX[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|LUT_INDEX[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|LUT_INDEX[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|LUT_INDEX[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|LUT_INDEX[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|LUT_INDEX[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|LUT_INDEX[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|LUT_INDEX[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mI2C_DATA[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mI2C_DATA[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mI2C_DATA[10]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mI2C_DATA[10]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mI2C_DATA[11]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mI2C_DATA[11]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mI2C_DATA[12]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mI2C_DATA[12]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mI2C_DATA[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mI2C_DATA[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mI2C_DATA[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mI2C_DATA[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mI2C_DATA[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mI2C_DATA[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mI2C_DATA[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mI2C_DATA[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mI2C_DATA[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mI2C_DATA[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mI2C_DATA[7]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mI2C_DATA[7]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mI2C_DATA[9]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mI2C_DATA[9]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mI2C_GO                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mI2C_GO                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mSetup_ST.00                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mSetup_ST.00                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mSetup_ST.01                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mSetup_ST.01                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mSetup_ST.10                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_AV_Config:u7|mSetup_ST.10                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; u7|LUT_INDEX[0]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; u7|LUT_INDEX[0]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; u7|LUT_INDEX[1]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; u7|LUT_INDEX[1]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; u7|LUT_INDEX[2]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; u7|LUT_INDEX[2]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; u7|LUT_INDEX[3]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; u7|LUT_INDEX[3]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; u7|mI2C_CTRL_CLK|regout                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; u7|mI2C_CTRL_CLK|regout                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; u7|mI2C_CTRL_CLK~clkctrl|inclk[0]                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; u7|mI2C_CTRL_CLK~clkctrl|inclk[0]                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; u7|mI2C_CTRL_CLK~clkctrl|outclk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; u7|mI2C_CTRL_CLK~clkctrl|outclk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; u7|mI2C_DATA[0]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_AV_Config:u7|mI2C_CTRL_CLK ; Rise       ; u7|mI2C_DATA[0]|clk                              ;
+--------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'jtag_top:tigertiger|USB_JTAG:u1|mTCK'                                                                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_Ready   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|oRxD_Ready   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rCont[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[5]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[6]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[6]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[7]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0|rDATA[7]     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|mTCK|regout                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|mTCK|regout                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|mTCK~clkctrl|inclk[0]                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|mTCK~clkctrl|inclk[0]                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|mTCK~clkctrl|outclk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|mTCK~clkctrl|outclk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|oRxD_DATA[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|oRxD_DATA[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|oRxD_DATA[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|oRxD_DATA[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|oRxD_DATA[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|oRxD_DATA[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|oRxD_DATA[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|oRxD_DATA[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|oRxD_DATA[4]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|oRxD_DATA[4]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|oRxD_DATA[5]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|oRxD_DATA[5]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|oRxD_DATA[6]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|oRxD_DATA[6]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|oRxD_DATA[7]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|oRxD_DATA[7]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|oRxD_Ready|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|oRxD_Ready|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|rCont[0]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|rCont[0]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|rCont[1]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|rCont[1]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|rCont[2]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|rCont[2]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|rDATA[1]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|rDATA[1]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|rDATA[2]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|rDATA[2]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|rDATA[3]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|rDATA[3]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|rDATA[4]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|rDATA[4]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|rDATA[5]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|rDATA[5]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|rDATA[6]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|rDATA[6]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|rDATA[7]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; jtag_top:tigertiger|USB_JTAG:u1|mTCK ; Rise       ; tigertiger|u1|u0|rDATA[7]|clk                            ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'soundcodec:soundnik|audio_io:audioio|LRCK_1X'                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                        ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------+------------+------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputsample[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputsample[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputsample[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputsample[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputsample[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputsample[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputsample[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputsample[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputsample[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputsample[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputsample[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputsample[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputsample[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputsample[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputsample[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputsample[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|pulsebuf[10]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|pulsebuf[10]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|pulsebuf[11]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|pulsebuf[11]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|pulsebuf[12]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|pulsebuf[12]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|pulsebuf[13]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|pulsebuf[13]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|pulsebuf[14]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|pulsebuf[14]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|pulsebuf[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|pulsebuf[5]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|pulsebuf[6]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|pulsebuf[6]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|pulsebuf[7]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|pulsebuf[7]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|pulsebuf[8]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|pulsebuf[8]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|pulsebuf[9]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Fall       ; soundcodec:soundnik|audio_io:audioio|pulsebuf[9]     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|LRCK_1X|regout                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|LRCK_1X|regout                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|LRCK_1X~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|LRCK_1X~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|LRCK_1X~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|LRCK_1X~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|inputsample[10]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|inputsample[10]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|inputsample[11]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|inputsample[11]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|inputsample[12]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|inputsample[12]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|inputsample[13]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|inputsample[13]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|inputsample[14]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|inputsample[14]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|inputsample[15]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|inputsample[15]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|inputsample[8]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|inputsample[8]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|inputsample[9]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|inputsample[9]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|pulsebuf[10]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|pulsebuf[10]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|pulsebuf[11]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|pulsebuf[11]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|pulsebuf[12]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|pulsebuf[12]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|pulsebuf[13]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|pulsebuf[13]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|pulsebuf[14]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|pulsebuf[14]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|pulsebuf[5]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|pulsebuf[5]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|pulsebuf[6]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|pulsebuf[6]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|pulsebuf[7]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|pulsebuf[7]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|pulsebuf[8]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|pulsebuf[8]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|pulsebuf[9]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|LRCK_1X ; Rise       ; soundnik|audioio|pulsebuf[9]|clk                     ;
+--------+--------------+----------------+------------------+----------------------------------------------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'soundcodec:soundnik|audio_io:audioio|oAUD_BCK'                                                                                            ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+---------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Fall       ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Fall       ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Fall       ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Fall       ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Fall       ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Fall       ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Fall       ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Fall       ; soundcodec:soundnik|audio_io:audioio|SEL_Cont[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputbuf[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputbuf[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputbuf[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputbuf[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputbuf[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputbuf[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputbuf[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputbuf[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputbuf[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputbuf[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputbuf[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputbuf[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputbuf[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputbuf[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputbuf[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Fall       ; soundcodec:soundnik|audio_io:audioio|inputbuf[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|SEL_Cont[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|SEL_Cont[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|SEL_Cont[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|SEL_Cont[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|SEL_Cont[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|SEL_Cont[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|SEL_Cont[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|SEL_Cont[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|inputbuf[10]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|inputbuf[10]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|inputbuf[11]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|inputbuf[11]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|inputbuf[12]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|inputbuf[12]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|inputbuf[13]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|inputbuf[13]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|inputbuf[14]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|inputbuf[14]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|inputbuf[15]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|inputbuf[15]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|inputbuf[8]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|inputbuf[8]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|inputbuf[9]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|inputbuf[9]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|oAUD_BCK|regout                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|oAUD_BCK|regout                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|oAUD_BCK~clkctrl|inclk[0]        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|oAUD_BCK~clkctrl|inclk[0]        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|oAUD_BCK~clkctrl|outclk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; Rise       ; soundnik|audioio|oAUD_BCK~clkctrl|outclk          ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clockster:clockmaker|pal_phase[31]'                                                                                                                      ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                                                      ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-----------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|pal_phase[31] ; Rise       ; video:vidi|tv_phase0[0]                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|pal_phase[31] ; Rise       ; video:vidi|tv_phase0[0]                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|pal_phase[31] ; Rise       ; video:vidi|tv_phase0[1]                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|pal_phase[31] ; Rise       ; video:vidi|tv_phase0[1]                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|pal_phase[31] ; Rise       ; video:vidi|tv_phase0[2]                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|pal_phase[31] ; Rise       ; video:vidi|tv_phase0[2]                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|pal_phase[31] ; Rise       ; video:vidi|tv_phase[0]                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|pal_phase[31] ; Rise       ; video:vidi|tv_phase[0]                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|pal_phase[31] ; Rise       ; video:vidi|tv_phase[1]                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|pal_phase[31] ; Rise       ; video:vidi|tv_phase[1]                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockster:clockmaker|pal_phase[31] ; Rise       ; video:vidi|tv_phase[2]                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockster:clockmaker|pal_phase[31] ; Rise       ; video:vidi|tv_phase[2]                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockster:clockmaker|pal_phase[31] ; Rise       ; clockmaker|clkbufpalfsc|ayclkdrv_altclkctrl_6df_component|clkctrl1|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockster:clockmaker|pal_phase[31] ; Rise       ; clockmaker|clkbufpalfsc|ayclkdrv_altclkctrl_6df_component|clkctrl1|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockster:clockmaker|pal_phase[31] ; Rise       ; clockmaker|clkbufpalfsc|ayclkdrv_altclkctrl_6df_component|clkctrl1|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockster:clockmaker|pal_phase[31] ; Rise       ; clockmaker|clkbufpalfsc|ayclkdrv_altclkctrl_6df_component|clkctrl1|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockster:clockmaker|pal_phase[31] ; Rise       ; clockmaker|pal_phase[31]|regout                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockster:clockmaker|pal_phase[31] ; Rise       ; clockmaker|pal_phase[31]|regout                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockster:clockmaker|pal_phase[31] ; Rise       ; vidi|tv_phase0[0]|clk                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockster:clockmaker|pal_phase[31] ; Rise       ; vidi|tv_phase0[0]|clk                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockster:clockmaker|pal_phase[31] ; Rise       ; vidi|tv_phase0[1]|clk                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockster:clockmaker|pal_phase[31] ; Rise       ; vidi|tv_phase0[1]|clk                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockster:clockmaker|pal_phase[31] ; Rise       ; vidi|tv_phase0[2]|clk                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockster:clockmaker|pal_phase[31] ; Rise       ; vidi|tv_phase0[2]|clk                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockster:clockmaker|pal_phase[31] ; Rise       ; vidi|tv_phase[0]|clk                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockster:clockmaker|pal_phase[31] ; Rise       ; vidi|tv_phase[0]|clk                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockster:clockmaker|pal_phase[31] ; Rise       ; vidi|tv_phase[1]|clk                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockster:clockmaker|pal_phase[31] ; Rise       ; vidi|tv_phase[1]|clk                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockster:clockmaker|pal_phase[31] ; Rise       ; vidi|tv_phase[2]|clk                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockster:clockmaker|pal_phase[31] ; Rise       ; vidi|tv_phase[2]|clk                                                        ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'T8080se:CPU|WR_n'                                                                                   ;
+-------+--------------+----------------+------------------+------------------+------------+-------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                                    ;
+-------+--------------+----------------+------------------+------------------+------------+-------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; T8080se:CPU|WR_n ; Rise       ; CPU|WR_n|regout                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; T8080se:CPU|WR_n ; Rise       ; CPU|WR_n|regout                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; T8080se:CPU|WR_n ; Rise       ; ay_wren|combout                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; T8080se:CPU|WR_n ; Rise       ; ay_wren|combout                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; T8080se:CPU|WR_n ; Rise       ; ay_wren|datad                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; T8080se:CPU|WR_n ; Rise       ; ay_wren|datad                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; T8080se:CPU|WR_n ; Rise       ; ay_wren~0|combout                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; T8080se:CPU|WR_n ; Rise       ; ay_wren~0|combout                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; T8080se:CPU|WR_n ; Rise       ; ay_wren~0|datab                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; T8080se:CPU|WR_n ; Rise       ; ay_wren~0|datab                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; T8080se:CPU|WR_n ; Rise       ; ayglue:shrieker|q[0]                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; T8080se:CPU|WR_n ; Rise       ; ayglue:shrieker|q[0]                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; T8080se:CPU|WR_n ; Rise       ; ayglue:shrieker|q[1]                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; T8080se:CPU|WR_n ; Rise       ; ayglue:shrieker|q[1]                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; T8080se:CPU|WR_n ; Rise       ; ayglue:shrieker|q[2]                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; T8080se:CPU|WR_n ; Rise       ; ayglue:shrieker|q[2]                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; T8080se:CPU|WR_n ; Rise       ; ayglue:shrieker|q[3]                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; T8080se:CPU|WR_n ; Rise       ; ayglue:shrieker|q[3]                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; T8080se:CPU|WR_n ; Rise       ; ayglue:shrieker|q[4]                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; T8080se:CPU|WR_n ; Rise       ; ayglue:shrieker|q[4]                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; T8080se:CPU|WR_n ; Rise       ; ayglue:shrieker|q[5]                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; T8080se:CPU|WR_n ; Rise       ; ayglue:shrieker|q[5]                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; T8080se:CPU|WR_n ; Rise       ; ayglue:shrieker|q[6]                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; T8080se:CPU|WR_n ; Rise       ; ayglue:shrieker|q[6]                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; T8080se:CPU|WR_n ; Rise       ; ayglue:shrieker|q[7]                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; T8080se:CPU|WR_n ; Rise       ; ayglue:shrieker|q[7]                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; T8080se:CPU|WR_n ; Fall       ; shrieker|digeridoo|Mux1~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; T8080se:CPU|WR_n ; Fall       ; shrieker|digeridoo|Mux1~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; T8080se:CPU|WR_n ; Fall       ; shrieker|digeridoo|Mux1~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; T8080se:CPU|WR_n ; Fall       ; shrieker|digeridoo|Mux1~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; T8080se:CPU|WR_n ; Fall       ; shrieker|digeridoo|Mux1~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; T8080se:CPU|WR_n ; Fall       ; shrieker|digeridoo|Mux1~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; T8080se:CPU|WR_n ; Rise       ; shrieker|digeridoo|Mux1~1|datab           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; T8080se:CPU|WR_n ; Rise       ; shrieker|digeridoo|Mux1~1|datab           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; T8080se:CPU|WR_n ; Fall       ; shrieker|q[0]|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; T8080se:CPU|WR_n ; Fall       ; shrieker|q[0]|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; T8080se:CPU|WR_n ; Fall       ; shrieker|q[1]|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; T8080se:CPU|WR_n ; Fall       ; shrieker|q[1]|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; T8080se:CPU|WR_n ; Fall       ; shrieker|q[2]|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; T8080se:CPU|WR_n ; Fall       ; shrieker|q[2]|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; T8080se:CPU|WR_n ; Fall       ; shrieker|q[3]|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; T8080se:CPU|WR_n ; Fall       ; shrieker|q[3]|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; T8080se:CPU|WR_n ; Fall       ; shrieker|q[4]|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; T8080se:CPU|WR_n ; Fall       ; shrieker|q[4]|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; T8080se:CPU|WR_n ; Fall       ; shrieker|q[5]|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; T8080se:CPU|WR_n ; Fall       ; shrieker|q[5]|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; T8080se:CPU|WR_n ; Fall       ; shrieker|q[6]|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; T8080se:CPU|WR_n ; Fall       ; shrieker|q[6]|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; T8080se:CPU|WR_n ; Fall       ; shrieker|q[7]|datab                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; T8080se:CPU|WR_n ; Fall       ; shrieker|q[7]|datab                       ;
+-------+--------------+----------------+------------------+------------------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ayglue:shrieker|YM2149:digeridoo|env_reset'                                                                                       ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+-----------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                        ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+-----------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ayglue:shrieker|YM2149:digeridoo|env_reset ; Fall       ; ayglue:shrieker|YM2149:digeridoo|env_inc~1    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ayglue:shrieker|YM2149:digeridoo|env_reset ; Fall       ; ayglue:shrieker|YM2149:digeridoo|env_inc~1    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ayglue:shrieker|YM2149:digeridoo|env_reset ; Fall       ; ayglue:shrieker|YM2149:digeridoo|env_vol[4]~1 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ayglue:shrieker|YM2149:digeridoo|env_reset ; Fall       ; ayglue:shrieker|YM2149:digeridoo|env_vol[4]~1 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ayglue:shrieker|YM2149:digeridoo|env_reset ; Rise       ; shrieker|digeridoo|env_inc~1|datad            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ayglue:shrieker|YM2149:digeridoo|env_reset ; Rise       ; shrieker|digeridoo|env_inc~1|datad            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ayglue:shrieker|YM2149:digeridoo|env_reset ; Rise       ; shrieker|digeridoo|env_reset|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ayglue:shrieker|YM2149:digeridoo|env_reset ; Rise       ; shrieker|digeridoo|env_reset|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ayglue:shrieker|YM2149:digeridoo|env_reset ; Rise       ; shrieker|digeridoo|env_reset~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ayglue:shrieker|YM2149:digeridoo|env_reset ; Rise       ; shrieker|digeridoo|env_reset~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ayglue:shrieker|YM2149:digeridoo|env_reset ; Rise       ; shrieker|digeridoo|env_reset~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ayglue:shrieker|YM2149:digeridoo|env_reset ; Rise       ; shrieker|digeridoo|env_reset~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ayglue:shrieker|YM2149:digeridoo|env_reset ; Rise       ; shrieker|digeridoo|env_vol[4]~1|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ayglue:shrieker|YM2149:digeridoo|env_reset ; Rise       ; shrieker|digeridoo|env_vol[4]~1|datac         ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clockmaker|vector_xtal|altpll_component|pll|clk[1]'                                                                            ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                             ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+------------------------------------+
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[10]   ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[11]   ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[12]   ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[13]   ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[14]   ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[15]   ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[1]    ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[2]    ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[3]    ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[4]    ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[5]    ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[6]    ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[7]    ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[8]    ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[9]    ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|div300by21[0] ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|div300by21[1] ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|div300by21[2] ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|div300by21[3] ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|div300by21[4] ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|div300by21[5] ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[10] ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[11] ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[12] ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[13] ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[14] ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[15] ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[16] ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[17] ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[18] ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[19] ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[20] ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[21] ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[22] ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[23] ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[24] ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[25] ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[26] ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[27] ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[28] ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[29] ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[2]  ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[30] ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[31] ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[4]  ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[5]  ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[6]  ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[7]  ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[8]  ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[9]  ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[10]   ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[11]   ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[12]   ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[13]   ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[14]   ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[15]   ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[1]    ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[2]    ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[3]    ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[4]    ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[5]    ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[6]    ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[7]    ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[8]    ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|cophacc[9]    ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|div300by21[0] ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|div300by21[1] ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|div300by21[2] ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|div300by21[3] ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|div300by21[4] ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|div300by21[5] ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[10] ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[11] ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[12] ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[13] ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[14] ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[15] ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[16] ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[17] ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[18] ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[19] ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[20] ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[21] ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[22] ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[23] ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[24] ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[25] ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[26] ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[27] ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[28] ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[29] ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[2]  ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[30] ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[31] ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[4]  ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[5]  ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[6]  ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[7]  ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[8]  ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; Rise       ; clockster:clockmaker|pal_phase[9]  ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'pll_for_sdram_0|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+---------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+---------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[0]                          ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[0]                          ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[10]                         ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[10]                         ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[11]                         ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[11]                         ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[1]                          ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[1]                          ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[2]                          ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[2]                          ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[3]                          ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[3]                          ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[4]                          ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[4]                          ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[5]                          ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[5]                          ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[6]                          ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[6]                          ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[7]                          ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[7]                          ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[8]                          ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[8]                          ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[9]                          ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[9]                          ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a10~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a10~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a11~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a11~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a1~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a1~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a3~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a3~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a4~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a4~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a5~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a5~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a6~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[1] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a6~portb_memory_reg0  ;
+-------+--------------+----------------+------------------+---------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk50mhz'                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk50mhz ; Rise       ; clk50mhz|combout                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk50mhz ; Rise       ; clk50mhz|combout                              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk50mhz ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk50mhz ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk50mhz ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk50mhz ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk50mhz ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk50mhz ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk50mhz ; Rise       ; pll_for_sdram_0|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk50mhz ; Rise       ; pll_for_sdram_0|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; clk50mhz ; Rise       ; clk50mhz                                      ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'pll_for_sdram_0|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[0]                          ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[0]                          ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[10]                         ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[10]                         ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[11]                         ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[11]                         ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[1]                          ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[1]                          ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[2]                          ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[2]                          ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[3]                          ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[3]                          ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[4]                          ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[4]                          ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[5]                          ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[5]                          ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[6]                          ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[6]                          ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[7]                          ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[7]                          ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[8]                          ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[8]                          ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[9]                          ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|q_a[9]                          ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg7 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~porta_address_reg7 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[0]                                             ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[0]                                             ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                                             ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                                             ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]                                             ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]                                             ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                                             ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                                             ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                                             ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                                             ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                                             ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                                             ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                                             ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                                             ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                                             ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                                             ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                                             ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                                             ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|parity5                                                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|parity5                                                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a0                                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a0                                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a1                                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a1                                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a2                                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a2                                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[0]                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[0]                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[1]                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[1]                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[2]                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[2]                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[3]                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[3]                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[4]                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[4]                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[5]                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[5]                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[6]                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[6]                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[7]                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[7]                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[8]                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a[8]                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[0]                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[0]                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[1]                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[1]                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[2]                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[2]                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[3]                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[3]                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[4]                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[4]                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[5]                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[5]                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[6]                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[6]                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[7]                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; pll_for_sdram_0|altpll_component|pll|clk[2] ; Rise       ; converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7|dffe9a[7]                            ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clockmaker|vector_xtal|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 18.706 ; 20.833       ; 2.127          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg0 ;
; 18.706 ; 20.833       ; 2.127          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg0 ;
; 18.706 ; 20.833       ; 2.127          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg1 ;
; 18.706 ; 20.833       ; 2.127          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg1 ;
; 18.706 ; 20.833       ; 2.127          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg2 ;
; 18.706 ; 20.833       ; 2.127          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg2 ;
; 18.706 ; 20.833       ; 2.127          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg3 ;
; 18.706 ; 20.833       ; 2.127          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg3 ;
; 18.706 ; 20.833       ; 2.127          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg4 ;
; 18.706 ; 20.833       ; 2.127          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg4 ;
; 18.706 ; 20.833       ; 2.127          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg5 ;
; 18.706 ; 20.833       ; 2.127          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg5 ;
; 18.706 ; 20.833       ; 2.127          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg6 ;
; 18.706 ; 20.833       ; 2.127          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg6 ;
; 18.706 ; 20.833       ; 2.127          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg7 ;
; 18.706 ; 20.833       ; 2.127          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_address_reg7 ;
; 18.706 ; 20.833       ; 2.127          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg0  ;
; 18.706 ; 20.833       ; 2.127          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg0  ;
; 18.706 ; 20.833       ; 2.127          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg1  ;
; 18.706 ; 20.833       ; 2.127          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg1  ;
; 18.706 ; 20.833       ; 2.127          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg10 ;
; 18.706 ; 20.833       ; 2.127          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg10 ;
; 18.706 ; 20.833       ; 2.127          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg11 ;
; 18.706 ; 20.833       ; 2.127          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg11 ;
; 18.706 ; 20.833       ; 2.127          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg2  ;
; 18.706 ; 20.833       ; 2.127          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg2  ;
; 18.706 ; 20.833       ; 2.127          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg3  ;
; 18.706 ; 20.833       ; 2.127          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg3  ;
; 18.706 ; 20.833       ; 2.127          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg4  ;
; 18.706 ; 20.833       ; 2.127          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg4  ;
; 18.706 ; 20.833       ; 2.127          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg5  ;
; 18.706 ; 20.833       ; 2.127          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg5  ;
; 18.706 ; 20.833       ; 2.127          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg6  ;
; 18.706 ; 20.833       ; 2.127          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg6  ;
; 18.706 ; 20.833       ; 2.127          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg7  ;
; 18.706 ; 20.833       ; 2.127          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg7  ;
; 18.706 ; 20.833       ; 2.127          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg8  ;
; 18.706 ; 20.833       ; 2.127          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg8  ;
; 18.706 ; 20.833       ; 2.127          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg9  ;
; 18.706 ; 20.833       ; 2.127          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_datain_reg9  ;
; 18.706 ; 20.833       ; 2.127          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_memory_reg0  ;
; 18.706 ; 20.833       ; 2.127          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_memory_reg0  ;
; 18.706 ; 20.833       ; 2.127          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_we_reg       ;
; 18.706 ; 20.833       ; 2.127          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a0~portb_we_reg       ;
; 18.706 ; 20.833       ; 2.127          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a10~portb_memory_reg0 ;
; 18.706 ; 20.833       ; 2.127          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a10~portb_memory_reg0 ;
; 18.706 ; 20.833       ; 2.127          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a11~portb_memory_reg0 ;
; 18.706 ; 20.833       ; 2.127          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a11~portb_memory_reg0 ;
; 18.706 ; 20.833       ; 2.127          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a1~portb_memory_reg0  ;
; 18.706 ; 20.833       ; 2.127          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a1~portb_memory_reg0  ;
; 18.706 ; 20.833       ; 2.127          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_memory_reg0  ;
; 18.706 ; 20.833       ; 2.127          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a2~portb_memory_reg0  ;
; 18.706 ; 20.833       ; 2.127          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a3~portb_memory_reg0  ;
; 18.706 ; 20.833       ; 2.127          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a3~portb_memory_reg0  ;
; 18.706 ; 20.833       ; 2.127          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a4~portb_memory_reg0  ;
; 18.706 ; 20.833       ; 2.127          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a4~portb_memory_reg0  ;
; 18.706 ; 20.833       ; 2.127          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a5~portb_memory_reg0  ;
; 18.706 ; 20.833       ; 2.127          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a5~portb_memory_reg0  ;
; 18.706 ; 20.833       ; 2.127          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a6~portb_memory_reg0  ;
; 18.706 ; 20.833       ; 2.127          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a6~portb_memory_reg0  ;
; 18.706 ; 20.833       ; 2.127          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a7~portb_memory_reg0  ;
; 18.706 ; 20.833       ; 2.127          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a7~portb_memory_reg0  ;
; 18.706 ; 20.833       ; 2.127          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a8~portb_memory_reg0  ;
; 18.706 ; 20.833       ; 2.127          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a8~portb_memory_reg0  ;
; 18.706 ; 20.833       ; 2.127          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a9~portb_memory_reg0  ;
; 18.706 ; 20.833       ; 2.127          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Rise       ; converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ram_block6a9~portb_memory_reg0  ;
; 18.706 ; 20.833       ; 2.127          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_address_reg0                                                                            ;
; 18.706 ; 20.833       ; 2.127          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_address_reg0                                                                            ;
; 18.706 ; 20.833       ; 2.127          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_address_reg1                                                                            ;
; 18.706 ; 20.833       ; 2.127          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_address_reg1                                                                            ;
; 18.706 ; 20.833       ; 2.127          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_address_reg10                                                                           ;
; 18.706 ; 20.833       ; 2.127          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_address_reg10                                                                           ;
; 18.706 ; 20.833       ; 2.127          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_address_reg11                                                                           ;
; 18.706 ; 20.833       ; 2.127          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_address_reg11                                                                           ;
; 18.706 ; 20.833       ; 2.127          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_address_reg2                                                                            ;
; 18.706 ; 20.833       ; 2.127          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_address_reg2                                                                            ;
; 18.706 ; 20.833       ; 2.127          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_address_reg3                                                                            ;
; 18.706 ; 20.833       ; 2.127          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_address_reg3                                                                            ;
; 18.706 ; 20.833       ; 2.127          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_address_reg4                                                                            ;
; 18.706 ; 20.833       ; 2.127          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_address_reg4                                                                            ;
; 18.706 ; 20.833       ; 2.127          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_address_reg5                                                                            ;
; 18.706 ; 20.833       ; 2.127          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_address_reg5                                                                            ;
; 18.706 ; 20.833       ; 2.127          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_address_reg6                                                                            ;
; 18.706 ; 20.833       ; 2.127          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_address_reg6                                                                            ;
; 18.706 ; 20.833       ; 2.127          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_address_reg7                                                                            ;
; 18.706 ; 20.833       ; 2.127          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_address_reg7                                                                            ;
; 18.706 ; 20.833       ; 2.127          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_address_reg8                                                                            ;
; 18.706 ; 20.833       ; 2.127          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_address_reg8                                                                            ;
; 18.706 ; 20.833       ; 2.127          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_address_reg9                                                                            ;
; 18.706 ; 20.833       ; 2.127          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_address_reg9                                                                            ;
; 18.706 ; 20.833       ; 2.127          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_datain_reg0                                                                             ;
; 18.706 ; 20.833       ; 2.127          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_datain_reg0                                                                             ;
; 18.706 ; 20.833       ; 2.127          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_memory_reg0                                                                             ;
; 18.706 ; 20.833       ; 2.127          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_memory_reg0                                                                             ;
; 18.706 ; 20.833       ; 2.127          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_we_reg                                                                                  ;
; 18.706 ; 20.833       ; 2.127          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a0~porta_we_reg                                                                                  ;
; 18.706 ; 20.833       ; 2.127          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a10~porta_address_reg0                                                                           ;
; 18.706 ; 20.833       ; 2.127          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a10~porta_address_reg0                                                                           ;
; 18.706 ; 20.833       ; 2.127          ; High Pulse Width ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a10~porta_address_reg1                                                                           ;
; 18.706 ; 20.833       ; 2.127          ; Low Pulse Width  ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; Fall       ; floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|ram_block1a10~porta_address_reg1                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk24mhz'                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------+
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; clk24mhz ; Rise       ; clk24mhz|combout                                     ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; clk24mhz ; Rise       ; clk24mhz|combout                                     ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; clk24mhz ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0]   ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; clk24mhz ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0]   ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; clk24mhz ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[1]   ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; clk24mhz ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[1]   ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; clk24mhz ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|inclk[0] ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; clk24mhz ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|inclk[0] ;
; 39.286 ; 41.666       ; 2.380          ; Port Rate        ; clk24mhz ; Rise       ; clk24mhz                                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                     ;
+---------------+-----------------------------------------------+-------+-------+------------+----------------------------------------------------+
; Data Port     ; Clock Port                                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+---------------+-----------------------------------------------+-------+-------+------------+----------------------------------------------------+
; I2C_SDAT      ; I2C_AV_Config:u7|mI2C_CTRL_CLK                ; 2.692 ; 2.692 ; Rise       ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ;
; KEY[*]        ; I2C_AV_Config:u7|mI2C_CTRL_CLK                ; 3.361 ; 3.361 ; Rise       ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ;
;  KEY[0]       ; I2C_AV_Config:u7|mI2C_CTRL_CLK                ; 3.361 ; 3.361 ; Rise       ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ;
; KEY[*]        ; clk24mhz                                      ; 7.769 ; 7.769 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  KEY[0]       ; clk24mhz                                      ; 7.769 ; 7.769 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  KEY[1]       ; clk24mhz                                      ; 4.198 ; 4.198 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  KEY[3]       ; clk24mhz                                      ; 3.958 ; 3.958 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; PS2_CLK       ; clk24mhz                                      ; 3.858 ; 3.858 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; PS2_DAT       ; clk24mhz                                      ; 4.446 ; 4.446 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SD_DAT        ; clk24mhz                                      ; 4.204 ; 4.204 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]    ; clk24mhz                                      ; 6.211 ; 6.211 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]   ; clk24mhz                                      ; 5.884 ; 5.884 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]   ; clk24mhz                                      ; 5.868 ; 5.868 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]   ; clk24mhz                                      ; 5.845 ; 5.845 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]   ; clk24mhz                                      ; 5.875 ; 5.875 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]   ; clk24mhz                                      ; 5.927 ; 5.927 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]   ; clk24mhz                                      ; 6.021 ; 6.021 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]   ; clk24mhz                                      ; 5.762 ; 5.762 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]   ; clk24mhz                                      ; 5.580 ; 5.580 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]   ; clk24mhz                                      ; 6.104 ; 6.104 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]   ; clk24mhz                                      ; 5.857 ; 5.857 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]  ; clk24mhz                                      ; 5.589 ; 5.589 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]  ; clk24mhz                                      ; 5.597 ; 5.597 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]  ; clk24mhz                                      ; 5.973 ; 5.973 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]  ; clk24mhz                                      ; 6.211 ; 6.211 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]  ; clk24mhz                                      ; 6.172 ; 6.172 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15]  ; clk24mhz                                      ; 5.776 ; 5.776 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SW[*]         ; clk24mhz                                      ; 3.092 ; 3.092 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SW[5]        ; clk24mhz                                      ; 2.749 ; 2.749 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SW[6]        ; clk24mhz                                      ; 3.092 ; 3.092 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SW[7]        ; clk24mhz                                      ; 1.641 ; 1.641 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SW[8]        ; clk24mhz                                      ; 1.754 ; 1.754 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SW[9]        ; clk24mhz                                      ; 1.741 ; 1.741 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; TCK           ; clk24mhz                                      ; 2.770 ; 2.770 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; KEY[*]        ; clockster:clockmaker|div300by21[4]            ; 4.665 ; 4.665 ; Rise       ; clockster:clockmaker|div300by21[4]                 ;
;  KEY[0]       ; clockster:clockmaker|div300by21[4]            ; 4.665 ; 4.665 ; Rise       ; clockster:clockmaker|div300by21[4]                 ;
; TCS           ; jtag_top:tigertiger|USB_JTAG:u1|mTCK          ; 2.916 ; 2.916 ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|mTCK               ;
; TDI           ; jtag_top:tigertiger|USB_JTAG:u1|mTCK          ; 2.095 ; 2.095 ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|mTCK               ;
; KEY[*]        ; clk50mhz                                      ; 6.698 ; 6.698 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  KEY[0]       ; clk50mhz                                      ; 6.698 ; 6.698 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; sdr_data[*]   ; clk50mhz                                      ; 4.005 ; 4.005 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[0]  ; clk50mhz                                      ; 3.856 ; 3.856 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[1]  ; clk50mhz                                      ; 3.792 ; 3.792 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[2]  ; clk50mhz                                      ; 3.925 ; 3.925 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[3]  ; clk50mhz                                      ; 3.833 ; 3.833 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[4]  ; clk50mhz                                      ; 3.864 ; 3.864 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[5]  ; clk50mhz                                      ; 3.816 ; 3.816 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[6]  ; clk50mhz                                      ; 3.979 ; 3.979 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[7]  ; clk50mhz                                      ; 3.939 ; 3.939 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[8]  ; clk50mhz                                      ; 4.005 ; 4.005 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[9]  ; clk50mhz                                      ; 3.980 ; 3.980 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[10] ; clk50mhz                                      ; 3.941 ; 3.941 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[11] ; clk50mhz                                      ; 3.866 ; 3.866 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; AUD_ADCDAT    ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 2.700 ; 2.700 ; Fall       ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ;
+---------------+-----------------------------------------------+-------+-------+------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                        ;
+---------------+-----------------------------------------------+--------+--------+------------+----------------------------------------------------+
; Data Port     ; Clock Port                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+---------------+-----------------------------------------------+--------+--------+------------+----------------------------------------------------+
; I2C_SDAT      ; I2C_AV_Config:u7|mI2C_CTRL_CLK                ; -2.467 ; -2.467 ; Rise       ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ;
; KEY[*]        ; I2C_AV_Config:u7|mI2C_CTRL_CLK                ; -3.206 ; -3.206 ; Rise       ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ;
;  KEY[0]       ; I2C_AV_Config:u7|mI2C_CTRL_CLK                ; -3.206 ; -3.206 ; Rise       ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ;
; KEY[*]        ; clk24mhz                                      ; -3.790 ; -3.790 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  KEY[0]       ; clk24mhz                                      ; -3.790 ; -3.790 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  KEY[1]       ; clk24mhz                                      ; -3.998 ; -3.998 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  KEY[3]       ; clk24mhz                                      ; -3.833 ; -3.833 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; PS2_CLK       ; clk24mhz                                      ; -3.738 ; -3.738 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; PS2_DAT       ; clk24mhz                                      ; -3.751 ; -3.751 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SD_DAT        ; clk24mhz                                      ; -4.084 ; -4.084 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]    ; clk24mhz                                      ; -3.877 ; -3.877 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]   ; clk24mhz                                      ; -4.276 ; -4.276 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]   ; clk24mhz                                      ; -4.110 ; -4.110 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]   ; clk24mhz                                      ; -4.075 ; -4.075 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]   ; clk24mhz                                      ; -4.078 ; -4.078 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]   ; clk24mhz                                      ; -3.975 ; -3.975 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]   ; clk24mhz                                      ; -3.972 ; -3.972 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]   ; clk24mhz                                      ; -4.006 ; -4.006 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]   ; clk24mhz                                      ; -3.877 ; -3.877 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]   ; clk24mhz                                      ; -4.150 ; -4.150 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]   ; clk24mhz                                      ; -4.149 ; -4.149 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]  ; clk24mhz                                      ; -4.070 ; -4.070 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]  ; clk24mhz                                      ; -4.085 ; -4.085 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]  ; clk24mhz                                      ; -4.153 ; -4.153 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]  ; clk24mhz                                      ; -4.118 ; -4.118 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]  ; clk24mhz                                      ; -4.145 ; -4.145 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15]  ; clk24mhz                                      ; -4.150 ; -4.150 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SW[*]         ; clk24mhz                                      ; -1.521 ; -1.521 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SW[5]        ; clk24mhz                                      ; -1.636 ; -1.636 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SW[6]        ; clk24mhz                                      ; -2.499 ; -2.499 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SW[7]        ; clk24mhz                                      ; -1.521 ; -1.521 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SW[8]        ; clk24mhz                                      ; -1.632 ; -1.632 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SW[9]        ; clk24mhz                                      ; -1.592 ; -1.592 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; TCK           ; clk24mhz                                      ; -2.650 ; -2.650 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; KEY[*]        ; clockster:clockmaker|div300by21[4]            ; -2.184 ; -2.184 ; Rise       ; clockster:clockmaker|div300by21[4]                 ;
;  KEY[0]       ; clockster:clockmaker|div300by21[4]            ; -2.184 ; -2.184 ; Rise       ; clockster:clockmaker|div300by21[4]                 ;
; TCS           ; jtag_top:tigertiger|USB_JTAG:u1|mTCK          ; -2.407 ; -2.407 ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|mTCK               ;
; TDI           ; jtag_top:tigertiger|USB_JTAG:u1|mTCK          ; -1.954 ; -1.954 ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|mTCK               ;
; KEY[*]        ; clk50mhz                                      ; -5.395 ; -5.395 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  KEY[0]       ; clk50mhz                                      ; -5.395 ; -5.395 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; sdr_data[*]   ; clk50mhz                                      ; -3.653 ; -3.653 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[0]  ; clk50mhz                                      ; -3.717 ; -3.717 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[1]  ; clk50mhz                                      ; -3.653 ; -3.653 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[2]  ; clk50mhz                                      ; -3.786 ; -3.786 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[3]  ; clk50mhz                                      ; -3.694 ; -3.694 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[4]  ; clk50mhz                                      ; -3.725 ; -3.725 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[5]  ; clk50mhz                                      ; -3.677 ; -3.677 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[6]  ; clk50mhz                                      ; -3.840 ; -3.840 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[7]  ; clk50mhz                                      ; -3.800 ; -3.800 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[8]  ; clk50mhz                                      ; -3.866 ; -3.866 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[9]  ; clk50mhz                                      ; -3.841 ; -3.841 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[10] ; clk50mhz                                      ; -3.802 ; -3.802 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[11] ; clk50mhz                                      ; -3.727 ; -3.727 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; AUD_ADCDAT    ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; -2.497 ; -2.497 ; Fall       ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ;
+---------------+-----------------------------------------------+--------+--------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                 ;
+-------------------+-----------------------------------------------+--------+--------+------------+----------------------------------------------------+
; Data Port         ; Clock Port                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+-------------------+-----------------------------------------------+--------+--------+------------+----------------------------------------------------+
; I2C_SCLK          ; I2C_AV_Config:u7|mI2C_CTRL_CLK                ; 5.949  ; 5.949  ; Rise       ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ;
; I2C_SDAT          ; I2C_AV_Config:u7|mI2C_CTRL_CLK                ; 4.926  ; 4.926  ; Rise       ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ;
; I2C_SCLK          ; I2C_AV_Config:u7|mI2C_CTRL_CLK                ; 3.299  ;        ; Fall       ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ;
; LEDr[*]           ; T8080se:CPU|WR_n                              ; 6.797  ; 6.797  ; Rise       ; T8080se:CPU|WR_n                                   ;
;  LEDr[0]          ; T8080se:CPU|WR_n                              ; 5.934  ; 5.934  ; Rise       ; T8080se:CPU|WR_n                                   ;
;  LEDr[1]          ; T8080se:CPU|WR_n                              ; 6.043  ; 6.043  ; Rise       ; T8080se:CPU|WR_n                                   ;
;  LEDr[2]          ; T8080se:CPU|WR_n                              ; 5.883  ; 5.883  ; Rise       ; T8080se:CPU|WR_n                                   ;
;  LEDr[3]          ; T8080se:CPU|WR_n                              ; 6.255  ; 6.255  ; Rise       ; T8080se:CPU|WR_n                                   ;
;  LEDr[4]          ; T8080se:CPU|WR_n                              ; 6.406  ; 6.406  ; Rise       ; T8080se:CPU|WR_n                                   ;
;  LEDr[5]          ; T8080se:CPU|WR_n                              ; 6.232  ; 6.232  ; Rise       ; T8080se:CPU|WR_n                                   ;
;  LEDr[6]          ; T8080se:CPU|WR_n                              ; 6.394  ; 6.394  ; Rise       ; T8080se:CPU|WR_n                                   ;
;  LEDr[7]          ; T8080se:CPU|WR_n                              ; 6.797  ; 6.797  ; Rise       ; T8080se:CPU|WR_n                                   ;
; SRAM_WE_N         ; T8080se:CPU|WR_n                              ;        ; 3.573  ; Rise       ; T8080se:CPU|WR_n                                   ;
; SRAM_WE_N         ; T8080se:CPU|WR_n                              ; 3.573  ;        ; Fall       ; T8080se:CPU|WR_n                                   ;
; TDO               ; TCK                                           ; 4.905  ; 4.905  ; Rise       ; TCK                                                ;
; GPIO_0[*]         ; clk24mhz                                      ; 3.004  ; 3.004  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[0]        ; clk24mhz                                      ; 2.871  ; 2.871  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[3]        ; clk24mhz                                      ; 1.954  ; 1.954  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[4]        ; clk24mhz                                      ; 2.081  ; 2.081  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[5]        ; clk24mhz                                      ; 2.054  ; 2.054  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[6]        ; clk24mhz                                      ; 2.679  ; 2.679  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[7]        ; clk24mhz                                      ; 2.068  ; 2.068  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[8]        ; clk24mhz                                      ; 1.128  ;        ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[9]        ; clk24mhz                                      ; 2.440  ; 2.440  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[10]       ; clk24mhz                                      ; 3.004  ; 3.004  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[11]       ; clk24mhz                                      ; 2.716  ; 2.716  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[12]       ; clk24mhz                                      ; 3.004  ; 3.004  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; GPIO_1[*]         ; clk24mhz                                      ; 9.929  ; 9.929  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_1[26]       ; clk24mhz                                      ; 9.929  ; 9.929  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_1[27]       ; clk24mhz                                      ; 9.762  ; 9.762  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_1[28]       ; clk24mhz                                      ; 9.547  ; 9.547  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_1[29]       ; clk24mhz                                      ; 9.624  ; 9.624  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; HEX0[*]           ; clk24mhz                                      ; 2.935  ; 2.935  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX0[0]          ; clk24mhz                                      ; 2.856  ; 2.856  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX0[1]          ; clk24mhz                                      ; 2.762  ; 2.762  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX0[2]          ; clk24mhz                                      ; 2.732  ; 2.732  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX0[3]          ; clk24mhz                                      ; 2.860  ; 2.860  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX0[4]          ; clk24mhz                                      ; 2.935  ; 2.935  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX0[5]          ; clk24mhz                                      ; 2.788  ; 2.788  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX0[6]          ; clk24mhz                                      ; 2.888  ; 2.888  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; HEX1[*]           ; clk24mhz                                      ; 2.936  ; 2.936  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX1[0]          ; clk24mhz                                      ; 2.917  ; 2.917  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX1[1]          ; clk24mhz                                      ; 2.903  ; 2.903  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX1[2]          ; clk24mhz                                      ; 2.881  ; 2.881  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX1[3]          ; clk24mhz                                      ; 2.905  ; 2.905  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX1[4]          ; clk24mhz                                      ; 2.911  ; 2.911  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX1[5]          ; clk24mhz                                      ; 2.925  ; 2.925  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX1[6]          ; clk24mhz                                      ; 2.936  ; 2.936  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; HEX2[*]           ; clk24mhz                                      ; 3.098  ; 3.098  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX2[0]          ; clk24mhz                                      ; 3.013  ; 3.013  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX2[1]          ; clk24mhz                                      ; 2.927  ; 2.927  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX2[2]          ; clk24mhz                                      ; 2.839  ; 2.839  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX2[3]          ; clk24mhz                                      ; 2.923  ; 2.923  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX2[4]          ; clk24mhz                                      ; 2.935  ; 2.935  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX2[5]          ; clk24mhz                                      ; 3.098  ; 3.098  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX2[6]          ; clk24mhz                                      ; 3.084  ; 3.084  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; HEX3[*]           ; clk24mhz                                      ; 3.186  ; 3.186  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX3[0]          ; clk24mhz                                      ; 2.986  ; 2.986  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX3[1]          ; clk24mhz                                      ; 3.186  ; 3.186  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX3[2]          ; clk24mhz                                      ; 3.129  ; 3.129  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX3[3]          ; clk24mhz                                      ; 2.715  ; 2.715  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX3[4]          ; clk24mhz                                      ; 3.124  ; 3.124  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX3[5]          ; clk24mhz                                      ; 2.868  ; 2.868  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX3[6]          ; clk24mhz                                      ; 3.104  ; 3.104  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; LEDg[*]           ; clk24mhz                                      ; 5.907  ; 5.907  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDg[0]          ; clk24mhz                                      ; 5.595  ; 5.595  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDg[1]          ; clk24mhz                                      ; 5.907  ; 5.907  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDg[2]          ; clk24mhz                                      ; 5.667  ; 5.667  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDg[3]          ; clk24mhz                                      ; 3.750  ; 3.750  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDg[4]          ; clk24mhz                                      ; 3.902  ; 3.902  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDg[5]          ; clk24mhz                                      ; 3.286  ; 3.286  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDg[6]          ; clk24mhz                                      ; 4.013  ; 4.013  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDg[7]          ; clk24mhz                                      ; 3.191  ; 3.191  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; LEDr[*]           ; clk24mhz                                      ; 7.224  ; 7.224  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[0]          ; clk24mhz                                      ; 7.223  ; 7.223  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[1]          ; clk24mhz                                      ; 6.167  ; 6.167  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[2]          ; clk24mhz                                      ; 7.036  ; 7.036  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[3]          ; clk24mhz                                      ; 6.652  ; 6.652  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[4]          ; clk24mhz                                      ; 7.224  ; 7.224  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[5]          ; clk24mhz                                      ; 6.758  ; 6.758  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[6]          ; clk24mhz                                      ; 6.755  ; 6.755  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[7]          ; clk24mhz                                      ; 6.942  ; 6.942  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[8]          ; clk24mhz                                      ; 2.124  ; 2.124  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[9]          ; clk24mhz                                      ; 1.960  ; 1.960  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SD_CLK            ; clk24mhz                                      ; 2.252  ; 2.252  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SD_CMD            ; clk24mhz                                      ; 2.369  ; 2.369  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SD_DAT3           ; clk24mhz                                      ; 2.285  ; 2.285  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SRAM_ADDR[*]      ; clk24mhz                                      ; 5.399  ; 5.399  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[0]     ; clk24mhz                                      ; 4.230  ; 4.230  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[1]     ; clk24mhz                                      ; 4.653  ; 4.653  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[2]     ; clk24mhz                                      ; 4.491  ; 4.491  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[3]     ; clk24mhz                                      ; 4.516  ; 4.516  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[4]     ; clk24mhz                                      ; 4.633  ; 4.633  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[5]     ; clk24mhz                                      ; 4.062  ; 4.062  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[6]     ; clk24mhz                                      ; 4.011  ; 4.011  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[7]     ; clk24mhz                                      ; 4.227  ; 4.227  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[8]     ; clk24mhz                                      ; 4.315  ; 4.315  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[9]     ; clk24mhz                                      ; 3.983  ; 3.983  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[10]    ; clk24mhz                                      ; 4.205  ; 4.205  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[11]    ; clk24mhz                                      ; 4.029  ; 4.029  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[12]    ; clk24mhz                                      ; 4.162  ; 4.162  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[13]    ; clk24mhz                                      ; 4.174  ; 4.174  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[14]    ; clk24mhz                                      ; 3.999  ; 3.999  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[15]    ; clk24mhz                                      ; 5.255  ; 5.255  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[16]    ; clk24mhz                                      ; 5.399  ; 5.399  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[17]    ; clk24mhz                                      ; 5.351  ; 5.351  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]        ; clk24mhz                                      ; 6.066  ; 6.066  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]       ; clk24mhz                                      ; 4.015  ; 4.015  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]       ; clk24mhz                                      ; 5.090  ; 5.090  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]       ; clk24mhz                                      ; 5.112  ; 5.112  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]       ; clk24mhz                                      ; 4.098  ; 4.098  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]       ; clk24mhz                                      ; 5.060  ; 5.060  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]       ; clk24mhz                                      ; 4.409  ; 4.409  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]       ; clk24mhz                                      ; 4.998  ; 4.998  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]       ; clk24mhz                                      ; 5.866  ; 5.866  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]       ; clk24mhz                                      ; 4.001  ; 4.001  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]       ; clk24mhz                                      ; 5.073  ; 5.073  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]      ; clk24mhz                                      ; 4.974  ; 4.974  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]      ; clk24mhz                                      ; 3.983  ; 3.983  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]      ; clk24mhz                                      ; 5.076  ; 5.076  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]      ; clk24mhz                                      ; 4.473  ; 4.473  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]      ; clk24mhz                                      ; 5.226  ; 5.226  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15]      ; clk24mhz                                      ; 6.066  ; 6.066  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SRAM_LB_N         ; clk24mhz                                      ; 3.654  ; 3.654  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SRAM_OE_N         ; clk24mhz                                      ; 3.470  ; 3.470  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SRAM_UB_N         ; clk24mhz                                      ; 3.729  ; 3.729  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SRAM_WE_N         ; clk24mhz                                      ; 4.823  ; 4.823  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; UART_TXD          ; clk24mhz                                      ; 1.961  ; 1.961  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; VGA_B[*]          ; clk24mhz                                      ; 3.212  ; 3.212  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_B[1]         ; clk24mhz                                      ; 3.187  ; 3.187  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_B[2]         ; clk24mhz                                      ; 3.212  ; 3.212  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_B[3]         ; clk24mhz                                      ; 3.110  ; 3.110  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; VGA_G[*]          ; clk24mhz                                      ; 3.264  ; 3.264  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_G[0]         ; clk24mhz                                      ; 3.153  ; 3.153  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_G[1]         ; clk24mhz                                      ; 3.065  ; 3.065  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_G[2]         ; clk24mhz                                      ; 3.264  ; 3.264  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_G[3]         ; clk24mhz                                      ; 3.238  ; 3.238  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; VGA_HS            ; clk24mhz                                      ; 3.412  ; 3.412  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; VGA_R[*]          ; clk24mhz                                      ; 3.311  ; 3.311  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_R[0]         ; clk24mhz                                      ; 3.311  ; 3.311  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_R[1]         ; clk24mhz                                      ; 3.222  ; 3.222  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_R[2]         ; clk24mhz                                      ; 3.303  ; 3.303  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_R[3]         ; clk24mhz                                      ; 3.155  ; 3.155  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; VGA_VS            ; clk24mhz                                      ; 3.151  ; 3.151  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; GPIO_0[*]         ; clk24mhz                                      ;        ; 1.128  ; Fall       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[8]        ; clk24mhz                                      ;        ; 1.128  ; Fall       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SD_CLK            ; clk24mhz                                      ; 1.815  ;        ; Fall       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SRAM_WE_N         ; clk24mhz                                      ; 2.140  ;        ; Fall       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; AUD_XCK           ; clockster:clockmaker|cophacc[15]              ; 3.197  ;        ; Rise       ; clockster:clockmaker|cophacc[15]                   ;
; LEDr[*]           ; clockster:clockmaker|cophacc[15]              ; 6.379  ; 6.379  ; Rise       ; clockster:clockmaker|cophacc[15]                   ;
;  LEDr[4]          ; clockster:clockmaker|cophacc[15]              ; 6.379  ; 6.379  ; Rise       ; clockster:clockmaker|cophacc[15]                   ;
; AUD_XCK           ; clockster:clockmaker|cophacc[15]              ;        ; 3.197  ; Fall       ; clockster:clockmaker|cophacc[15]                   ;
; GPIO_0[*]         ; clockster:clockmaker|pal_phase[31]            ; 4.765  ; 4.765  ; Rise       ; clockster:clockmaker|pal_phase[31]                 ;
;  GPIO_0[0]        ; clockster:clockmaker|pal_phase[31]            ; 4.765  ; 4.765  ; Rise       ; clockster:clockmaker|pal_phase[31]                 ;
;  GPIO_0[2]        ; clockster:clockmaker|pal_phase[31]            ; 3.541  ;        ; Rise       ; clockster:clockmaker|pal_phase[31]                 ;
; GPIO_1[*]         ; clockster:clockmaker|pal_phase[31]            ; 7.471  ; 7.471  ; Rise       ; clockster:clockmaker|pal_phase[31]                 ;
;  GPIO_1[26]       ; clockster:clockmaker|pal_phase[31]            ; 7.471  ; 7.471  ; Rise       ; clockster:clockmaker|pal_phase[31]                 ;
;  GPIO_1[27]       ; clockster:clockmaker|pal_phase[31]            ; 7.304  ; 7.304  ; Rise       ; clockster:clockmaker|pal_phase[31]                 ;
;  GPIO_1[28]       ; clockster:clockmaker|pal_phase[31]            ; 7.089  ; 7.089  ; Rise       ; clockster:clockmaker|pal_phase[31]                 ;
;  GPIO_1[29]       ; clockster:clockmaker|pal_phase[31]            ; 7.090  ; 7.090  ; Rise       ; clockster:clockmaker|pal_phase[31]                 ;
; GPIO_0[*]         ; clockster:clockmaker|pal_phase[31]            ;        ; 3.541  ; Fall       ; clockster:clockmaker|pal_phase[31]                 ;
;  GPIO_0[2]        ; clockster:clockmaker|pal_phase[31]            ;        ; 3.541  ; Fall       ; clockster:clockmaker|pal_phase[31]                 ;
; sdr_clk           ; clk50mhz                                      ; -0.119 ;        ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[0]        ;
; sdr_clk           ; clk50mhz                                      ;        ; -0.119 ; Fall       ; pll_for_sdram_0|altpll_component|pll|clk[0]        ;
; sdr_addr[*]       ; clk50mhz                                      ; 1.802  ; 1.802  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[0]      ; clk50mhz                                      ; 1.762  ; 1.762  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[1]      ; clk50mhz                                      ; 1.779  ; 1.779  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[2]      ; clk50mhz                                      ; 1.773  ; 1.773  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[3]      ; clk50mhz                                      ; 1.686  ; 1.686  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[4]      ; clk50mhz                                      ; 1.662  ; 1.662  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[5]      ; clk50mhz                                      ; 1.744  ; 1.744  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[6]      ; clk50mhz                                      ; 1.666  ; 1.666  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[7]      ; clk50mhz                                      ; 1.746  ; 1.746  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[8]      ; clk50mhz                                      ; 1.802  ; 1.802  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[9]      ; clk50mhz                                      ; 1.790  ; 1.790  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[10]     ; clk50mhz                                      ; 1.770  ; 1.770  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[11]     ; clk50mhz                                      ; 1.794  ; 1.794  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; sdr_bank_addr[*]  ; clk50mhz                                      ; 1.884  ; 1.884  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_bank_addr[0] ; clk50mhz                                      ; 1.621  ; 1.621  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_bank_addr[1] ; clk50mhz                                      ; 1.884  ; 1.884  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; sdr_cas_n         ; clk50mhz                                      ; 1.624  ; 1.624  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; sdr_cs_n          ; clk50mhz                                      ; 1.595  ; 1.595  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; sdr_data[*]       ; clk50mhz                                      ; 2.552  ; 2.552  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[0]      ; clk50mhz                                      ; 2.100  ; 2.100  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[1]      ; clk50mhz                                      ; 2.032  ; 2.032  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[2]      ; clk50mhz                                      ; 2.093  ; 2.093  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[3]      ; clk50mhz                                      ; 2.015  ; 2.015  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[4]      ; clk50mhz                                      ; 2.189  ; 2.189  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[5]      ; clk50mhz                                      ; 2.149  ; 2.149  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[6]      ; clk50mhz                                      ; 2.346  ; 2.346  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[7]      ; clk50mhz                                      ; 2.076  ; 2.076  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[8]      ; clk50mhz                                      ; 2.275  ; 2.275  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[9]      ; clk50mhz                                      ; 2.387  ; 2.387  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[10]     ; clk50mhz                                      ; 2.390  ; 2.390  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[11]     ; clk50mhz                                      ; 2.401  ; 2.401  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[12]     ; clk50mhz                                      ; 2.552  ; 2.552  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[13]     ; clk50mhz                                      ; 2.552  ; 2.552  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[14]     ; clk50mhz                                      ; 2.552  ; 2.552  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[15]     ; clk50mhz                                      ; 2.552  ; 2.552  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; sdr_data_mask[*]  ; clk50mhz                                      ; 1.893  ; 1.893  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data_mask[0] ; clk50mhz                                      ; 1.787  ; 1.787  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data_mask[1] ; clk50mhz                                      ; 1.893  ; 1.893  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; sdr_ras_n         ; clk50mhz                                      ; 1.754  ; 1.754  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; sdr_we_n          ; clk50mhz                                      ; 1.788  ; 1.788  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; VGA_B[*]          ; clk50mhz                                      ; 3.698  ; 3.698  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_B[0]         ; clk50mhz                                      ; 3.176  ; 3.176  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_B[1]         ; clk50mhz                                      ; 3.405  ; 3.405  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_B[2]         ; clk50mhz                                      ; 3.489  ; 3.489  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_B[3]         ; clk50mhz                                      ; 3.698  ; 3.698  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
; VGA_G[*]          ; clk50mhz                                      ; 3.629  ; 3.629  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_G[0]         ; clk50mhz                                      ; 3.525  ; 3.525  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_G[1]         ; clk50mhz                                      ; 3.409  ; 3.409  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_G[2]         ; clk50mhz                                      ; 3.601  ; 3.601  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_G[3]         ; clk50mhz                                      ; 3.629  ; 3.629  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
; VGA_HS            ; clk50mhz                                      ; 2.694  ; 2.694  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
; VGA_R[*]          ; clk50mhz                                      ; 3.672  ; 3.672  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_R[0]         ; clk50mhz                                      ; 3.490  ; 3.490  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_R[1]         ; clk50mhz                                      ; 3.597  ; 3.597  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_R[2]         ; clk50mhz                                      ; 3.614  ; 3.614  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_R[3]         ; clk50mhz                                      ; 3.672  ; 3.672  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
; VGA_VS            ; clk50mhz                                      ; 3.135  ; 3.135  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
; AUD_ADCLRCK       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X  ; 3.563  ;        ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ;
; AUD_DACLRCK       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X  ; 3.573  ;        ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ;
; AUD_ADCLRCK       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X  ;        ; 3.563  ; Fall       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ;
; AUD_DACDAT        ; soundcodec:soundnik|audio_io:audioio|LRCK_1X  ; 6.053  ; 6.053  ; Fall       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ;
; AUD_DACLRCK       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X  ;        ; 3.573  ; Fall       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ;
; AUD_BCLK          ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 2.898  ;        ; Rise       ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ;
; AUD_BCLK          ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ;        ; 2.898  ; Fall       ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ;
; AUD_DACDAT        ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 6.022  ; 6.022  ; Fall       ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ;
+-------------------+-----------------------------------------------+--------+--------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                         ;
+-------------------+-----------------------------------------------+--------+--------+------------+----------------------------------------------------+
; Data Port         ; Clock Port                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+-------------------+-----------------------------------------------+--------+--------+------------+----------------------------------------------------+
; I2C_SCLK          ; I2C_AV_Config:u7|mI2C_CTRL_CLK                ; 4.916  ; 3.299  ; Rise       ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ;
; I2C_SDAT          ; I2C_AV_Config:u7|mI2C_CTRL_CLK                ; 4.926  ; 4.926  ; Rise       ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ;
; I2C_SCLK          ; I2C_AV_Config:u7|mI2C_CTRL_CLK                ; 3.299  ;        ; Fall       ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ;
; LEDr[*]           ; T8080se:CPU|WR_n                              ; 5.883  ; 5.883  ; Rise       ; T8080se:CPU|WR_n                                   ;
;  LEDr[0]          ; T8080se:CPU|WR_n                              ; 5.934  ; 5.934  ; Rise       ; T8080se:CPU|WR_n                                   ;
;  LEDr[1]          ; T8080se:CPU|WR_n                              ; 6.043  ; 6.043  ; Rise       ; T8080se:CPU|WR_n                                   ;
;  LEDr[2]          ; T8080se:CPU|WR_n                              ; 5.883  ; 5.883  ; Rise       ; T8080se:CPU|WR_n                                   ;
;  LEDr[3]          ; T8080se:CPU|WR_n                              ; 6.255  ; 6.255  ; Rise       ; T8080se:CPU|WR_n                                   ;
;  LEDr[4]          ; T8080se:CPU|WR_n                              ; 6.406  ; 6.406  ; Rise       ; T8080se:CPU|WR_n                                   ;
;  LEDr[5]          ; T8080se:CPU|WR_n                              ; 6.232  ; 6.232  ; Rise       ; T8080se:CPU|WR_n                                   ;
;  LEDr[6]          ; T8080se:CPU|WR_n                              ; 6.394  ; 6.394  ; Rise       ; T8080se:CPU|WR_n                                   ;
;  LEDr[7]          ; T8080se:CPU|WR_n                              ; 6.797  ; 6.797  ; Rise       ; T8080se:CPU|WR_n                                   ;
; SRAM_WE_N         ; T8080se:CPU|WR_n                              ;        ; 3.573  ; Rise       ; T8080se:CPU|WR_n                                   ;
; SRAM_WE_N         ; T8080se:CPU|WR_n                              ; 3.573  ;        ; Fall       ; T8080se:CPU|WR_n                                   ;
; TDO               ; TCK                                           ; 4.905  ; 4.905  ; Rise       ; TCK                                                ;
; GPIO_0[*]         ; clk24mhz                                      ; 1.128  ; 1.954  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[0]        ; clk24mhz                                      ; 2.803  ; 2.803  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[3]        ; clk24mhz                                      ; 1.954  ; 1.954  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[4]        ; clk24mhz                                      ; 2.081  ; 2.081  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[5]        ; clk24mhz                                      ; 2.054  ; 2.054  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[6]        ; clk24mhz                                      ; 2.679  ; 2.679  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[7]        ; clk24mhz                                      ; 2.068  ; 2.068  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[8]        ; clk24mhz                                      ; 1.128  ;        ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[9]        ; clk24mhz                                      ; 2.440  ; 2.440  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[10]       ; clk24mhz                                      ; 3.004  ; 3.004  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[11]       ; clk24mhz                                      ; 2.716  ; 2.716  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[12]       ; clk24mhz                                      ; 3.004  ; 3.004  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; GPIO_1[*]         ; clk24mhz                                      ; 2.982  ; 2.982  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_1[26]       ; clk24mhz                                      ; 3.094  ; 3.094  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_1[27]       ; clk24mhz                                      ; 3.259  ; 3.259  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_1[28]       ; clk24mhz                                      ; 3.048  ; 3.048  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_1[29]       ; clk24mhz                                      ; 2.982  ; 2.982  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; HEX0[*]           ; clk24mhz                                      ; 2.385  ; 2.385  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX0[0]          ; clk24mhz                                      ; 2.508  ; 2.508  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX0[1]          ; clk24mhz                                      ; 2.413  ; 2.413  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX0[2]          ; clk24mhz                                      ; 2.385  ; 2.385  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX0[3]          ; clk24mhz                                      ; 2.513  ; 2.513  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX0[4]          ; clk24mhz                                      ; 2.588  ; 2.588  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX0[5]          ; clk24mhz                                      ; 2.441  ; 2.441  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX0[6]          ; clk24mhz                                      ; 2.541  ; 2.541  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; HEX1[*]           ; clk24mhz                                      ; 2.760  ; 2.760  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX1[0]          ; clk24mhz                                      ; 2.793  ; 2.793  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX1[1]          ; clk24mhz                                      ; 2.771  ; 2.771  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX1[2]          ; clk24mhz                                      ; 2.760  ; 2.760  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX1[3]          ; clk24mhz                                      ; 2.781  ; 2.781  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX1[4]          ; clk24mhz                                      ; 2.782  ; 2.782  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX1[5]          ; clk24mhz                                      ; 2.804  ; 2.804  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX1[6]          ; clk24mhz                                      ; 2.813  ; 2.813  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; HEX2[*]           ; clk24mhz                                      ; 2.668  ; 2.668  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX2[0]          ; clk24mhz                                      ; 2.834  ; 2.834  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX2[1]          ; clk24mhz                                      ; 2.747  ; 2.747  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX2[2]          ; clk24mhz                                      ; 2.668  ; 2.668  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX2[3]          ; clk24mhz                                      ; 2.740  ; 2.740  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX2[4]          ; clk24mhz                                      ; 2.770  ; 2.770  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX2[5]          ; clk24mhz                                      ; 2.919  ; 2.919  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX2[6]          ; clk24mhz                                      ; 2.900  ; 2.900  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; HEX3[*]           ; clk24mhz                                      ; 2.390  ; 2.390  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX3[0]          ; clk24mhz                                      ; 2.644  ; 2.644  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX3[1]          ; clk24mhz                                      ; 2.851  ; 2.851  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX3[2]          ; clk24mhz                                      ; 2.799  ; 2.799  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX3[3]          ; clk24mhz                                      ; 2.390  ; 2.390  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX3[4]          ; clk24mhz                                      ; 2.619  ; 2.619  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX3[5]          ; clk24mhz                                      ; 2.546  ; 2.546  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX3[6]          ; clk24mhz                                      ; 2.772  ; 2.772  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; LEDg[*]           ; clk24mhz                                      ; 2.195  ; 2.195  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDg[0]          ; clk24mhz                                      ; 2.465  ; 2.465  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDg[1]          ; clk24mhz                                      ; 2.195  ; 2.195  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDg[2]          ; clk24mhz                                      ; 2.539  ; 2.539  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDg[3]          ; clk24mhz                                      ; 2.394  ; 2.394  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDg[4]          ; clk24mhz                                      ; 2.773  ; 2.773  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDg[5]          ; clk24mhz                                      ; 2.299  ; 2.299  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDg[6]          ; clk24mhz                                      ; 2.794  ; 2.794  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDg[7]          ; clk24mhz                                      ; 2.459  ; 2.459  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; LEDr[*]           ; clk24mhz                                      ; 1.960  ; 1.960  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[0]          ; clk24mhz                                      ; 2.406  ; 2.406  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[1]          ; clk24mhz                                      ; 2.372  ; 2.372  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[2]          ; clk24mhz                                      ; 2.533  ; 2.533  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[3]          ; clk24mhz                                      ; 2.589  ; 2.589  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[4]          ; clk24mhz                                      ; 2.646  ; 2.646  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[5]          ; clk24mhz                                      ; 2.632  ; 2.632  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[6]          ; clk24mhz                                      ; 2.563  ; 2.563  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[7]          ; clk24mhz                                      ; 2.632  ; 2.632  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[8]          ; clk24mhz                                      ; 2.124  ; 2.124  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[9]          ; clk24mhz                                      ; 1.960  ; 1.960  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SD_CLK            ; clk24mhz                                      ; 2.252  ; 1.815  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SD_CMD            ; clk24mhz                                      ; 2.369  ; 2.369  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SD_DAT3           ; clk24mhz                                      ; 2.285  ; 2.285  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SRAM_ADDR[*]      ; clk24mhz                                      ; 2.281  ; 2.281  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[0]     ; clk24mhz                                      ; 2.605  ; 2.605  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[1]     ; clk24mhz                                      ; 2.984  ; 2.984  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[2]     ; clk24mhz                                      ; 2.880  ; 2.880  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[3]     ; clk24mhz                                      ; 2.911  ; 2.911  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[4]     ; clk24mhz                                      ; 2.856  ; 2.856  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[5]     ; clk24mhz                                      ; 2.299  ; 2.299  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[6]     ; clk24mhz                                      ; 2.371  ; 2.371  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[7]     ; clk24mhz                                      ; 2.281  ; 2.281  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[8]     ; clk24mhz                                      ; 2.365  ; 2.365  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[9]     ; clk24mhz                                      ; 2.299  ; 2.299  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[10]    ; clk24mhz                                      ; 2.402  ; 2.402  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[11]    ; clk24mhz                                      ; 2.416  ; 2.416  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[12]    ; clk24mhz                                      ; 2.545  ; 2.545  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[13]    ; clk24mhz                                      ; 2.553  ; 2.553  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[14]    ; clk24mhz                                      ; 2.679  ; 2.679  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[15]    ; clk24mhz                                      ; 2.862  ; 2.862  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[16]    ; clk24mhz                                      ; 3.006  ; 3.006  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[17]    ; clk24mhz                                      ; 2.959  ; 2.959  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]        ; clk24mhz                                      ; 2.490  ; 2.490  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]       ; clk24mhz                                      ; 2.659  ; 2.659  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]       ; clk24mhz                                      ; 2.561  ; 2.561  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]       ; clk24mhz                                      ; 2.677  ; 2.677  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]       ; clk24mhz                                      ; 2.737  ; 2.737  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]       ; clk24mhz                                      ; 2.569  ; 2.569  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]       ; clk24mhz                                      ; 2.703  ; 2.703  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]       ; clk24mhz                                      ; 2.490  ; 2.490  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]       ; clk24mhz                                      ; 2.583  ; 2.583  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]       ; clk24mhz                                      ; 2.649  ; 2.649  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]       ; clk24mhz                                      ; 2.545  ; 2.545  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]      ; clk24mhz                                      ; 2.541  ; 2.541  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]      ; clk24mhz                                      ; 2.629  ; 2.629  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]      ; clk24mhz                                      ; 2.585  ; 2.585  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]      ; clk24mhz                                      ; 2.765  ; 2.765  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]      ; clk24mhz                                      ; 2.717  ; 2.717  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15]      ; clk24mhz                                      ; 2.782  ; 2.782  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SRAM_LB_N         ; clk24mhz                                      ; 2.512  ; 2.512  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SRAM_OE_N         ; clk24mhz                                      ; 3.035  ; 3.035  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SRAM_UB_N         ; clk24mhz                                      ; 2.584  ; 2.584  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SRAM_WE_N         ; clk24mhz                                      ; 2.874  ; 2.140  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; UART_TXD          ; clk24mhz                                      ; 1.961  ; 1.961  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; VGA_B[*]          ; clk24mhz                                      ; 3.110  ; 3.110  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_B[1]         ; clk24mhz                                      ; 3.187  ; 3.187  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_B[2]         ; clk24mhz                                      ; 3.212  ; 3.212  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_B[3]         ; clk24mhz                                      ; 3.110  ; 3.110  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; VGA_G[*]          ; clk24mhz                                      ; 3.065  ; 3.065  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_G[0]         ; clk24mhz                                      ; 3.153  ; 3.153  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_G[1]         ; clk24mhz                                      ; 3.065  ; 3.065  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_G[2]         ; clk24mhz                                      ; 3.264  ; 3.264  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_G[3]         ; clk24mhz                                      ; 3.238  ; 3.238  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; VGA_HS            ; clk24mhz                                      ; 3.412  ; 3.412  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; VGA_R[*]          ; clk24mhz                                      ; 3.155  ; 3.155  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_R[0]         ; clk24mhz                                      ; 3.311  ; 3.311  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_R[1]         ; clk24mhz                                      ; 3.222  ; 3.222  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_R[2]         ; clk24mhz                                      ; 3.303  ; 3.303  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_R[3]         ; clk24mhz                                      ; 3.155  ; 3.155  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; VGA_VS            ; clk24mhz                                      ; 3.151  ; 3.151  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; GPIO_0[*]         ; clk24mhz                                      ;        ; 1.128  ; Fall       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[8]        ; clk24mhz                                      ;        ; 1.128  ; Fall       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SD_CLK            ; clk24mhz                                      ; 1.815  ;        ; Fall       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SRAM_WE_N         ; clk24mhz                                      ; 2.140  ;        ; Fall       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; AUD_XCK           ; clockster:clockmaker|cophacc[15]              ; 3.197  ;        ; Rise       ; clockster:clockmaker|cophacc[15]                   ;
; LEDr[*]           ; clockster:clockmaker|cophacc[15]              ; 6.379  ; 6.379  ; Rise       ; clockster:clockmaker|cophacc[15]                   ;
;  LEDr[4]          ; clockster:clockmaker|cophacc[15]              ; 6.379  ; 6.379  ; Rise       ; clockster:clockmaker|cophacc[15]                   ;
; AUD_XCK           ; clockster:clockmaker|cophacc[15]              ;        ; 3.197  ; Fall       ; clockster:clockmaker|cophacc[15]                   ;
; GPIO_0[*]         ; clockster:clockmaker|pal_phase[31]            ; 3.541  ; 4.761  ; Rise       ; clockster:clockmaker|pal_phase[31]                 ;
;  GPIO_0[0]        ; clockster:clockmaker|pal_phase[31]            ; 4.761  ; 4.761  ; Rise       ; clockster:clockmaker|pal_phase[31]                 ;
;  GPIO_0[2]        ; clockster:clockmaker|pal_phase[31]            ; 3.541  ;        ; Rise       ; clockster:clockmaker|pal_phase[31]                 ;
; GPIO_1[*]         ; clockster:clockmaker|pal_phase[31]            ; 5.286  ; 5.286  ; Rise       ; clockster:clockmaker|pal_phase[31]                 ;
;  GPIO_1[26]       ; clockster:clockmaker|pal_phase[31]            ; 5.676  ; 5.676  ; Rise       ; clockster:clockmaker|pal_phase[31]                 ;
;  GPIO_1[27]       ; clockster:clockmaker|pal_phase[31]            ; 5.509  ; 5.509  ; Rise       ; clockster:clockmaker|pal_phase[31]                 ;
;  GPIO_1[28]       ; clockster:clockmaker|pal_phase[31]            ; 5.294  ; 5.294  ; Rise       ; clockster:clockmaker|pal_phase[31]                 ;
;  GPIO_1[29]       ; clockster:clockmaker|pal_phase[31]            ; 5.286  ; 5.286  ; Rise       ; clockster:clockmaker|pal_phase[31]                 ;
; GPIO_0[*]         ; clockster:clockmaker|pal_phase[31]            ;        ; 3.541  ; Fall       ; clockster:clockmaker|pal_phase[31]                 ;
;  GPIO_0[2]        ; clockster:clockmaker|pal_phase[31]            ;        ; 3.541  ; Fall       ; clockster:clockmaker|pal_phase[31]                 ;
; sdr_clk           ; clk50mhz                                      ; -0.119 ;        ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[0]        ;
; sdr_clk           ; clk50mhz                                      ;        ; -0.119 ; Fall       ; pll_for_sdram_0|altpll_component|pll|clk[0]        ;
; sdr_addr[*]       ; clk50mhz                                      ; 1.662  ; 1.662  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[0]      ; clk50mhz                                      ; 1.762  ; 1.762  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[1]      ; clk50mhz                                      ; 1.779  ; 1.779  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[2]      ; clk50mhz                                      ; 1.773  ; 1.773  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[3]      ; clk50mhz                                      ; 1.686  ; 1.686  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[4]      ; clk50mhz                                      ; 1.662  ; 1.662  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[5]      ; clk50mhz                                      ; 1.744  ; 1.744  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[6]      ; clk50mhz                                      ; 1.666  ; 1.666  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[7]      ; clk50mhz                                      ; 1.746  ; 1.746  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[8]      ; clk50mhz                                      ; 1.802  ; 1.802  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[9]      ; clk50mhz                                      ; 1.790  ; 1.790  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[10]     ; clk50mhz                                      ; 1.770  ; 1.770  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[11]     ; clk50mhz                                      ; 1.794  ; 1.794  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; sdr_bank_addr[*]  ; clk50mhz                                      ; 1.621  ; 1.621  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_bank_addr[0] ; clk50mhz                                      ; 1.621  ; 1.621  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_bank_addr[1] ; clk50mhz                                      ; 1.884  ; 1.884  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; sdr_cas_n         ; clk50mhz                                      ; 1.624  ; 1.624  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; sdr_cs_n          ; clk50mhz                                      ; 1.595  ; 1.595  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; sdr_data[*]       ; clk50mhz                                      ; 2.015  ; 2.015  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[0]      ; clk50mhz                                      ; 2.100  ; 2.100  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[1]      ; clk50mhz                                      ; 2.032  ; 2.032  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[2]      ; clk50mhz                                      ; 2.093  ; 2.093  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[3]      ; clk50mhz                                      ; 2.015  ; 2.015  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[4]      ; clk50mhz                                      ; 2.189  ; 2.189  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[5]      ; clk50mhz                                      ; 2.149  ; 2.149  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[6]      ; clk50mhz                                      ; 2.346  ; 2.346  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[7]      ; clk50mhz                                      ; 2.076  ; 2.076  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[8]      ; clk50mhz                                      ; 2.275  ; 2.275  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[9]      ; clk50mhz                                      ; 2.387  ; 2.387  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[10]     ; clk50mhz                                      ; 2.390  ; 2.390  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[11]     ; clk50mhz                                      ; 2.401  ; 2.401  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[12]     ; clk50mhz                                      ; 2.251  ; 2.251  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[13]     ; clk50mhz                                      ; 2.251  ; 2.251  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[14]     ; clk50mhz                                      ; 2.251  ; 2.251  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[15]     ; clk50mhz                                      ; 2.251  ; 2.251  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; sdr_data_mask[*]  ; clk50mhz                                      ; 1.787  ; 1.787  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data_mask[0] ; clk50mhz                                      ; 1.787  ; 1.787  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data_mask[1] ; clk50mhz                                      ; 1.893  ; 1.893  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; sdr_ras_n         ; clk50mhz                                      ; 1.754  ; 1.754  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; sdr_we_n          ; clk50mhz                                      ; 1.788  ; 1.788  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; VGA_B[*]          ; clk50mhz                                      ; 2.602  ; 2.602  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_B[0]         ; clk50mhz                                      ; 2.602  ; 2.602  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_B[1]         ; clk50mhz                                      ; 2.964  ; 2.964  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_B[2]         ; clk50mhz                                      ; 2.898  ; 2.898  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_B[3]         ; clk50mhz                                      ; 3.228  ; 3.228  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
; VGA_G[*]          ; clk50mhz                                      ; 2.886  ; 2.886  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_G[0]         ; clk50mhz                                      ; 3.001  ; 3.001  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_G[1]         ; clk50mhz                                      ; 2.886  ; 2.886  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_G[2]         ; clk50mhz                                      ; 2.914  ; 2.914  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_G[3]         ; clk50mhz                                      ; 3.112  ; 3.112  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
; VGA_HS            ; clk50mhz                                      ; 2.694  ; 2.694  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
; VGA_R[*]          ; clk50mhz                                      ; 2.897  ; 2.897  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_R[0]         ; clk50mhz                                      ; 2.956  ; 2.956  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_R[1]         ; clk50mhz                                      ; 2.952  ; 2.952  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_R[2]         ; clk50mhz                                      ; 2.897  ; 2.897  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_R[3]         ; clk50mhz                                      ; 3.223  ; 3.223  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
; VGA_VS            ; clk50mhz                                      ; 3.135  ; 3.135  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
; AUD_ADCLRCK       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X  ; 3.563  ;        ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ;
; AUD_DACLRCK       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X  ; 3.573  ;        ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ;
; AUD_ADCLRCK       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X  ;        ; 3.563  ; Fall       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ;
; AUD_DACDAT        ; soundcodec:soundnik|audio_io:audioio|LRCK_1X  ; 5.063  ; 5.063  ; Fall       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ;
; AUD_DACLRCK       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X  ;        ; 3.573  ; Fall       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ;
; AUD_BCLK          ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 2.898  ;        ; Rise       ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ;
; AUD_BCLK          ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ;        ; 2.898  ; Fall       ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ;
; AUD_DACDAT        ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 4.546  ; 4.546  ; Fall       ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ;
+-------------------+-----------------------------------------------+--------+--------+------------+----------------------------------------------------+


+-----------------------------------------------------------+
; Propagation Delay                                         ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; SRAM_DQ[0]  ; LEDr[0]     ; 8.004 ; 8.004 ; 8.004 ; 8.004 ;
; SRAM_DQ[1]  ; LEDr[1]     ; 7.897 ;       ;       ; 7.897 ;
; SRAM_DQ[2]  ; LEDr[2]     ; 8.143 ; 8.143 ; 8.143 ; 8.143 ;
; SRAM_DQ[3]  ; LEDr[3]     ; 8.141 ;       ;       ; 8.141 ;
; SRAM_DQ[4]  ; LEDr[4]     ; 8.423 ; 8.423 ; 8.423 ; 8.423 ;
; SRAM_DQ[5]  ; LEDr[5]     ; 8.415 ; 8.415 ; 8.415 ; 8.415 ;
; SRAM_DQ[6]  ; LEDr[6]     ; 8.244 ;       ;       ; 8.244 ;
; SRAM_DQ[7]  ; LEDr[7]     ; 8.280 ;       ;       ; 8.280 ;
; SRAM_DQ[8]  ; LEDr[0]     ; 8.224 ; 8.224 ; 8.224 ; 8.224 ;
; SRAM_DQ[9]  ; LEDr[1]     ; 7.886 ;       ;       ; 7.886 ;
; SRAM_DQ[10] ; LEDr[2]     ; 7.887 ; 7.887 ; 7.887 ; 7.887 ;
; SRAM_DQ[11] ; LEDr[3]     ; 7.863 ;       ;       ; 7.863 ;
; SRAM_DQ[12] ; LEDr[4]     ; 8.469 ; 8.469 ; 8.469 ; 8.469 ;
; SRAM_DQ[13] ; LEDr[5]     ; 8.605 ; 8.605 ; 8.605 ; 8.605 ;
; SRAM_DQ[14] ; LEDr[6]     ; 8.654 ;       ;       ; 8.654 ;
; SRAM_DQ[15] ; LEDr[7]     ; 8.476 ;       ;       ; 8.476 ;
; SW[0]       ; LEDr[0]     ; 3.942 ; 3.547 ; 3.547 ; 3.942 ;
; SW[0]       ; LEDr[1]     ; 3.913 ; 3.623 ; 3.623 ; 3.913 ;
; SW[0]       ; LEDr[2]     ; 4.081 ; 3.655 ; 3.655 ; 4.081 ;
; SW[0]       ; LEDr[3]     ; 4.119 ; 3.698 ; 3.698 ; 4.119 ;
; SW[0]       ; LEDr[4]     ; 4.055 ; 3.845 ; 3.845 ; 4.055 ;
; SW[0]       ; LEDr[5]     ; 4.161 ; 3.754 ; 3.754 ; 4.161 ;
; SW[0]       ; LEDr[6]     ; 4.109 ; 3.695 ; 3.695 ; 4.109 ;
; SW[0]       ; LEDr[7]     ; 4.179 ; 3.759 ; 3.759 ; 4.179 ;
; SW[1]       ; LEDr[0]     ; 3.815 ; 3.815 ; 3.815 ; 3.815 ;
; SW[1]       ; LEDr[1]     ; 3.786 ; 3.786 ; 3.786 ; 3.786 ;
; SW[1]       ; LEDr[2]     ; 3.950 ; 3.950 ; 3.950 ; 3.950 ;
; SW[1]       ; LEDr[3]     ; 3.990 ; 3.990 ; 3.990 ; 3.990 ;
; SW[1]       ; LEDr[4]     ; 4.203 ; 4.203 ; 4.203 ; 4.203 ;
; SW[1]       ; LEDr[5]     ; 4.037 ; 4.037 ; 4.037 ; 4.037 ;
; SW[1]       ; LEDr[6]     ; 3.979 ; 3.979 ; 3.979 ; 3.979 ;
; SW[1]       ; LEDr[7]     ; 4.049 ; 4.049 ; 4.049 ; 4.049 ;
; SW[2]       ; LEDg[0]     ; 3.621 ; 3.621 ; 3.621 ; 3.621 ;
; SW[2]       ; LEDg[1]     ; 3.751 ; 3.751 ; 3.751 ; 3.751 ;
; SW[2]       ; LEDg[2]     ; 3.774 ; 3.774 ; 3.774 ; 3.774 ;
; SW[2]       ; LEDg[3]     ; 4.246 ; 4.246 ; 4.246 ; 4.246 ;
; SW[2]       ; LEDg[4]     ; 4.050 ; 4.050 ; 4.050 ; 4.050 ;
; SW[2]       ; LEDg[5]     ; 3.867 ; 3.867 ; 3.867 ; 3.867 ;
; SW[2]       ; LEDg[6]     ; 4.556 ; 4.556 ; 4.556 ; 4.556 ;
; SW[2]       ; LEDg[7]     ; 3.862 ; 3.862 ; 3.862 ; 3.862 ;
; SW[3]       ; LEDg[0]     ; 3.922 ; 3.922 ; 3.922 ; 3.922 ;
; SW[3]       ; LEDg[1]     ; 3.871 ; 3.871 ; 3.871 ; 3.871 ;
; SW[3]       ; LEDg[2]     ; 4.197 ; 4.197 ; 4.197 ; 4.197 ;
; SW[3]       ; LEDg[3]     ; 4.195 ; 4.195 ; 4.195 ; 4.195 ;
; SW[3]       ; LEDg[4]     ; 4.476 ; 4.476 ; 4.476 ; 4.476 ;
; SW[3]       ; LEDg[5]     ; 3.980 ; 3.980 ; 3.980 ; 3.980 ;
; SW[3]       ; LEDg[6]     ; 4.980 ; 4.980 ; 4.980 ; 4.980 ;
; SW[3]       ; LEDg[7]     ; 4.365 ; 4.365 ; 4.365 ; 4.365 ;
; SW[4]       ; GPIO_0[0]   ; 3.704 ; 3.704 ; 3.704 ; 3.704 ;
; SW[4]       ; GPIO_1[26]  ; 6.242 ; 6.242 ; 6.242 ; 6.242 ;
; SW[4]       ; GPIO_1[27]  ; 6.075 ; 6.075 ; 6.075 ; 6.075 ;
; SW[4]       ; GPIO_1[28]  ; 5.860 ; 5.860 ; 5.860 ; 5.860 ;
; SW[4]       ; GPIO_1[29]  ; 5.861 ; 5.861 ; 5.861 ; 5.861 ;
; SW[5]       ; VGA_B[0]    ;       ; 4.247 ; 4.247 ;       ;
; SW[5]       ; VGA_B[1]    ; 4.354 ; 4.592 ; 4.592 ; 4.354 ;
; SW[5]       ; VGA_B[2]    ; 4.352 ; 4.676 ; 4.676 ; 4.352 ;
; SW[5]       ; VGA_B[3]    ; 4.326 ; 4.826 ; 4.826 ; 4.326 ;
; SW[5]       ; VGA_G[0]    ; 4.329 ; 4.712 ; 4.712 ; 4.329 ;
; SW[5]       ; VGA_G[1]    ; 4.210 ; 4.596 ; 4.596 ; 4.210 ;
; SW[5]       ; VGA_G[2]    ; 4.356 ; 4.731 ; 4.731 ; 4.356 ;
; SW[5]       ; VGA_G[3]    ; 4.314 ; 4.738 ; 4.738 ; 4.314 ;
; SW[5]       ; VGA_HS      ; 4.038 ; 4.038 ; 4.038 ; 4.038 ;
; SW[5]       ; VGA_R[0]    ; 4.365 ; 4.677 ; 4.677 ; 4.365 ;
; SW[5]       ; VGA_R[1]    ; 4.395 ; 4.784 ; 4.784 ; 4.395 ;
; SW[5]       ; VGA_R[2]    ; 4.467 ; 4.801 ; 4.801 ; 4.467 ;
; SW[5]       ; VGA_R[3]    ; 4.298 ; 4.797 ; 4.797 ; 4.298 ;
; SW[5]       ; VGA_VS      ; 4.123 ; 4.123 ; 4.123 ; 4.123 ;
; SW[6]       ; LEDr[4]     ;       ; 5.588 ; 5.588 ;       ;
+-------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------+
; Minimum Propagation Delay                                 ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; SRAM_DQ[0]  ; LEDr[0]     ; 8.004 ; 8.004 ; 8.004 ; 8.004 ;
; SRAM_DQ[1]  ; LEDr[1]     ; 7.897 ;       ;       ; 7.897 ;
; SRAM_DQ[2]  ; LEDr[2]     ; 8.143 ; 8.143 ; 8.143 ; 8.143 ;
; SRAM_DQ[3]  ; LEDr[3]     ; 8.141 ;       ;       ; 8.141 ;
; SRAM_DQ[4]  ; LEDr[4]     ; 8.423 ; 8.423 ; 8.423 ; 8.423 ;
; SRAM_DQ[5]  ; LEDr[5]     ; 8.415 ; 8.415 ; 8.415 ; 8.415 ;
; SRAM_DQ[6]  ; LEDr[6]     ; 8.244 ;       ;       ; 8.244 ;
; SRAM_DQ[7]  ; LEDr[7]     ; 8.280 ;       ;       ; 8.280 ;
; SRAM_DQ[8]  ; LEDr[0]     ; 8.224 ; 8.224 ; 8.224 ; 8.224 ;
; SRAM_DQ[9]  ; LEDr[1]     ; 7.886 ;       ;       ; 7.886 ;
; SRAM_DQ[10] ; LEDr[2]     ; 7.887 ; 7.887 ; 7.887 ; 7.887 ;
; SRAM_DQ[11] ; LEDr[3]     ; 7.863 ;       ;       ; 7.863 ;
; SRAM_DQ[12] ; LEDr[4]     ; 8.469 ; 8.469 ; 8.469 ; 8.469 ;
; SRAM_DQ[13] ; LEDr[5]     ; 8.605 ; 8.605 ; 8.605 ; 8.605 ;
; SRAM_DQ[14] ; LEDr[6]     ; 8.654 ;       ;       ; 8.654 ;
; SRAM_DQ[15] ; LEDr[7]     ; 8.476 ;       ;       ; 8.476 ;
; SW[0]       ; LEDr[0]     ; 3.942 ; 3.547 ; 3.547 ; 3.942 ;
; SW[0]       ; LEDr[1]     ; 3.913 ; 3.623 ; 3.623 ; 3.913 ;
; SW[0]       ; LEDr[2]     ; 4.081 ; 3.655 ; 3.655 ; 4.081 ;
; SW[0]       ; LEDr[3]     ; 4.119 ; 3.698 ; 3.698 ; 4.119 ;
; SW[0]       ; LEDr[4]     ; 4.055 ; 3.845 ; 3.845 ; 4.055 ;
; SW[0]       ; LEDr[5]     ; 4.161 ; 3.754 ; 3.754 ; 4.161 ;
; SW[0]       ; LEDr[6]     ; 4.109 ; 3.695 ; 3.695 ; 4.109 ;
; SW[0]       ; LEDr[7]     ; 4.179 ; 3.759 ; 3.759 ; 4.179 ;
; SW[1]       ; LEDr[0]     ; 3.815 ; 3.815 ; 3.815 ; 3.815 ;
; SW[1]       ; LEDr[1]     ; 3.786 ; 3.786 ; 3.786 ; 3.786 ;
; SW[1]       ; LEDr[2]     ; 3.950 ; 3.950 ; 3.950 ; 3.950 ;
; SW[1]       ; LEDr[3]     ; 3.990 ; 3.990 ; 3.990 ; 3.990 ;
; SW[1]       ; LEDr[4]     ; 4.203 ; 4.203 ; 4.203 ; 4.203 ;
; SW[1]       ; LEDr[5]     ; 4.037 ; 4.037 ; 4.037 ; 4.037 ;
; SW[1]       ; LEDr[6]     ; 3.979 ; 3.979 ; 3.979 ; 3.979 ;
; SW[1]       ; LEDr[7]     ; 4.049 ; 4.049 ; 4.049 ; 4.049 ;
; SW[2]       ; LEDg[0]     ; 3.621 ; 3.621 ; 3.621 ; 3.621 ;
; SW[2]       ; LEDg[1]     ; 3.351 ; 3.351 ; 3.351 ; 3.351 ;
; SW[2]       ; LEDg[2]     ; 3.774 ; 3.774 ; 3.774 ; 3.774 ;
; SW[2]       ; LEDg[3]     ; 3.628 ; 3.628 ; 3.628 ; 3.628 ;
; SW[2]       ; LEDg[4]     ; 4.050 ; 4.050 ; 4.050 ; 4.050 ;
; SW[2]       ; LEDg[5]     ; 3.575 ; 3.575 ; 3.575 ; 3.575 ;
; SW[2]       ; LEDg[6]     ; 4.556 ; 4.556 ; 4.556 ; 4.556 ;
; SW[2]       ; LEDg[7]     ; 3.693 ; 3.693 ; 3.693 ; 3.693 ;
; SW[3]       ; LEDg[0]     ; 3.716 ; 3.716 ; 3.716 ; 3.716 ;
; SW[3]       ; LEDg[1]     ; 3.871 ; 3.871 ; 3.871 ; 3.871 ;
; SW[3]       ; LEDg[2]     ; 4.036 ; 4.036 ; 4.036 ; 4.036 ;
; SW[3]       ; LEDg[3]     ; 4.195 ; 4.195 ; 4.195 ; 4.195 ;
; SW[3]       ; LEDg[4]     ; 4.187 ; 4.187 ; 4.187 ; 4.187 ;
; SW[3]       ; LEDg[5]     ; 3.980 ; 3.980 ; 3.980 ; 3.980 ;
; SW[3]       ; LEDg[6]     ; 4.042 ; 4.042 ; 4.042 ; 4.042 ;
; SW[3]       ; LEDg[7]     ; 4.365 ; 4.365 ; 4.365 ; 4.365 ;
; SW[4]       ; GPIO_0[0]   ; 3.704 ; 3.704 ; 3.704 ; 3.704 ;
; SW[4]       ; GPIO_1[26]  ; 5.072 ; 5.072 ; 5.072 ; 5.072 ;
; SW[4]       ; GPIO_1[27]  ; 4.581 ; 4.581 ; 4.581 ; 4.581 ;
; SW[4]       ; GPIO_1[28]  ; 4.371 ; 4.371 ; 4.371 ; 4.371 ;
; SW[4]       ; GPIO_1[29]  ; 4.900 ; 4.900 ; 4.900 ; 4.900 ;
; SW[5]       ; VGA_B[0]    ;       ; 4.247 ; 4.247 ;       ;
; SW[5]       ; VGA_B[1]    ; 4.354 ; 4.592 ; 4.592 ; 4.354 ;
; SW[5]       ; VGA_B[2]    ; 4.352 ; 4.676 ; 4.676 ; 4.352 ;
; SW[5]       ; VGA_B[3]    ; 4.326 ; 4.826 ; 4.826 ; 4.326 ;
; SW[5]       ; VGA_G[0]    ; 4.329 ; 4.712 ; 4.712 ; 4.329 ;
; SW[5]       ; VGA_G[1]    ; 4.210 ; 4.596 ; 4.596 ; 4.210 ;
; SW[5]       ; VGA_G[2]    ; 4.356 ; 4.731 ; 4.731 ; 4.356 ;
; SW[5]       ; VGA_G[3]    ; 4.314 ; 4.738 ; 4.738 ; 4.314 ;
; SW[5]       ; VGA_HS      ; 4.038 ; 4.038 ; 4.038 ; 4.038 ;
; SW[5]       ; VGA_R[0]    ; 4.365 ; 4.677 ; 4.677 ; 4.365 ;
; SW[5]       ; VGA_R[1]    ; 4.395 ; 4.784 ; 4.784 ; 4.395 ;
; SW[5]       ; VGA_R[2]    ; 4.467 ; 4.801 ; 4.801 ; 4.467 ;
; SW[5]       ; VGA_R[3]    ; 4.298 ; 4.797 ; 4.797 ; 4.298 ;
; SW[5]       ; VGA_VS      ; 4.123 ; 4.123 ; 4.123 ; 4.123 ;
; SW[6]       ; LEDr[4]     ;       ; 5.588 ; 5.588 ;       ;
+-------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                         ;
+---------------+------------+-------+------+------------+----------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                    ;
+---------------+------------+-------+------+------------+----------------------------------------------------+
; SRAM_DQ[*]    ; clk24mhz   ; 3.378 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]   ; clk24mhz   ; 3.584 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]   ; clk24mhz   ; 3.594 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]   ; clk24mhz   ; 3.578 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]   ; clk24mhz   ; 3.588 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]   ; clk24mhz   ; 3.502 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]   ; clk24mhz   ; 3.502 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]   ; clk24mhz   ; 3.378 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]   ; clk24mhz   ; 3.388 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]   ; clk24mhz   ; 3.945 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]   ; clk24mhz   ; 3.945 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]  ; clk24mhz   ; 3.843 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]  ; clk24mhz   ; 3.943 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]  ; clk24mhz   ; 3.963 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]  ; clk24mhz   ; 3.853 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]  ; clk24mhz   ; 3.853 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15]  ; clk24mhz   ; 3.720 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; sdr_data[*]   ; clk50mhz   ; 2.365 ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[0]  ; clk50mhz   ; 2.496 ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[1]  ; clk50mhz   ; 2.496 ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[2]  ; clk50mhz   ; 2.365 ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[3]  ; clk50mhz   ; 2.365 ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[4]  ; clk50mhz   ; 2.508 ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[5]  ; clk50mhz   ; 2.478 ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[6]  ; clk50mhz   ; 2.518 ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[7]  ; clk50mhz   ; 2.518 ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[8]  ; clk50mhz   ; 2.656 ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[9]  ; clk50mhz   ; 2.656 ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[10] ; clk50mhz   ; 2.642 ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[11] ; clk50mhz   ; 2.642 ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
+---------------+------------+-------+------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                 ;
+---------------+------------+-------+------+------------+----------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                    ;
+---------------+------------+-------+------+------------+----------------------------------------------------+
; SRAM_DQ[*]    ; clk24mhz   ; 2.796 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]   ; clk24mhz   ; 3.002 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]   ; clk24mhz   ; 3.012 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]   ; clk24mhz   ; 2.996 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]   ; clk24mhz   ; 3.006 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]   ; clk24mhz   ; 2.920 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]   ; clk24mhz   ; 2.920 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]   ; clk24mhz   ; 2.796 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]   ; clk24mhz   ; 2.806 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]   ; clk24mhz   ; 3.362 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]   ; clk24mhz   ; 3.362 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]  ; clk24mhz   ; 3.260 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]  ; clk24mhz   ; 3.360 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]  ; clk24mhz   ; 3.380 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]  ; clk24mhz   ; 3.270 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]  ; clk24mhz   ; 3.270 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15]  ; clk24mhz   ; 3.137 ;      ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; sdr_data[*]   ; clk50mhz   ; 2.064 ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[0]  ; clk50mhz   ; 2.195 ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[1]  ; clk50mhz   ; 2.195 ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[2]  ; clk50mhz   ; 2.064 ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[3]  ; clk50mhz   ; 2.064 ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[4]  ; clk50mhz   ; 2.207 ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[5]  ; clk50mhz   ; 2.177 ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[6]  ; clk50mhz   ; 2.217 ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[7]  ; clk50mhz   ; 2.217 ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[8]  ; clk50mhz   ; 2.355 ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[9]  ; clk50mhz   ; 2.355 ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[10] ; clk50mhz   ; 2.341 ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[11] ; clk50mhz   ; 2.341 ;      ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
+---------------+------------+-------+------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                 ;
+---------------+------------+-----------+-----------+------------+----------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                    ;
+---------------+------------+-----------+-----------+------------+----------------------------------------------------+
; SRAM_DQ[*]    ; clk24mhz   ; 3.378     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]   ; clk24mhz   ; 3.584     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]   ; clk24mhz   ; 3.594     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]   ; clk24mhz   ; 3.578     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]   ; clk24mhz   ; 3.588     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]   ; clk24mhz   ; 3.502     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]   ; clk24mhz   ; 3.502     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]   ; clk24mhz   ; 3.378     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]   ; clk24mhz   ; 3.388     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]   ; clk24mhz   ; 3.945     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]   ; clk24mhz   ; 3.945     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]  ; clk24mhz   ; 3.843     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]  ; clk24mhz   ; 3.943     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]  ; clk24mhz   ; 3.963     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]  ; clk24mhz   ; 3.853     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]  ; clk24mhz   ; 3.853     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15]  ; clk24mhz   ; 3.720     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; sdr_data[*]   ; clk50mhz   ; 2.365     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[0]  ; clk50mhz   ; 2.496     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[1]  ; clk50mhz   ; 2.496     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[2]  ; clk50mhz   ; 2.365     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[3]  ; clk50mhz   ; 2.365     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[4]  ; clk50mhz   ; 2.508     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[5]  ; clk50mhz   ; 2.478     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[6]  ; clk50mhz   ; 2.518     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[7]  ; clk50mhz   ; 2.518     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[8]  ; clk50mhz   ; 2.656     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[9]  ; clk50mhz   ; 2.656     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[10] ; clk50mhz   ; 2.642     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[11] ; clk50mhz   ; 2.642     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
+---------------+------------+-----------+-----------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                         ;
+---------------+------------+-----------+-----------+------------+----------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                    ;
+---------------+------------+-----------+-----------+------------+----------------------------------------------------+
; SRAM_DQ[*]    ; clk24mhz   ; 2.796     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]   ; clk24mhz   ; 3.002     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]   ; clk24mhz   ; 3.012     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]   ; clk24mhz   ; 2.996     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]   ; clk24mhz   ; 3.006     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]   ; clk24mhz   ; 2.920     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]   ; clk24mhz   ; 2.920     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]   ; clk24mhz   ; 2.796     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]   ; clk24mhz   ; 2.806     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]   ; clk24mhz   ; 3.362     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]   ; clk24mhz   ; 3.362     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]  ; clk24mhz   ; 3.260     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]  ; clk24mhz   ; 3.360     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]  ; clk24mhz   ; 3.380     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]  ; clk24mhz   ; 3.270     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]  ; clk24mhz   ; 3.270     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15]  ; clk24mhz   ; 3.137     ;           ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; sdr_data[*]   ; clk50mhz   ; 2.064     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[0]  ; clk50mhz   ; 2.195     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[1]  ; clk50mhz   ; 2.195     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[2]  ; clk50mhz   ; 2.064     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[3]  ; clk50mhz   ; 2.064     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[4]  ; clk50mhz   ; 2.207     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[5]  ; clk50mhz   ; 2.177     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[6]  ; clk50mhz   ; 2.217     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[7]  ; clk50mhz   ; 2.217     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[8]  ; clk50mhz   ; 2.355     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[9]  ; clk50mhz   ; 2.355     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[10] ; clk50mhz   ; 2.341     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[11] ; clk50mhz   ; 2.341     ;           ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
+---------------+------------+-----------+-----------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                    ;
+-----------------------------------------------------+-----------+----------+-----------+---------+---------------------+
; Clock                                               ; Setup     ; Hold     ; Recovery  ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------+-----------+----------+-----------+---------+---------------------+
; Worst-case Slack                                    ; -8.790    ; -3.244   ; -4.475    ; -0.024  ; -1.469              ;
;  I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; -3.764    ; -0.876   ; -1.505    ; 0.140   ; -0.611              ;
;  T8080se:CPU|WR_n                                   ; -2.219    ; -2.281   ; N/A       ; N/A     ; 0.500               ;
;  TCK                                                ; -1.147    ; -3.244   ; N/A       ; N/A     ; -1.469              ;
;  ayglue:shrieker|YM2149:digeridoo|env_reset         ; -0.815    ; 0.624    ; N/A       ; N/A     ; 0.500               ;
;  clk24mhz                                           ; N/A       ; N/A      ; N/A       ; N/A     ; 20.833              ;
;  clk50mhz                                           ; N/A       ; N/A      ; N/A       ; N/A     ; 10.000              ;
;  clockmaker|vector_xtal|altpll_component|pll|clk[0] ; -8.790    ; 0.080    ; 34.639    ; 1.262   ; 18.269              ;
;  clockmaker|vector_xtal|altpll_component|pll|clk[1] ; -1.041    ; 0.081    ; N/A       ; N/A     ; 0.555               ;
;  clockster:clockmaker|cophacc[15]                   ; -2.368    ; -2.759   ; -1.226    ; -0.024  ; -0.611              ;
;  clockster:clockmaker|div300by21[4]                 ; -6.490    ; -0.799   ; -0.940    ; 0.331   ; -0.611              ;
;  clockster:clockmaker|pal_phase[31]                 ; -0.299    ; 0.215    ; N/A       ; N/A     ; -0.611              ;
;  jtag_top:tigertiger|USB_JTAG:u1|mTCK               ; -1.104    ; 0.215    ; N/A       ; N/A     ; -0.611              ;
;  pll_for_sdram_0|altpll_component|pll|clk[1]        ; -7.044    ; 0.215    ; -4.472    ; 2.018   ; 2.436               ;
;  pll_for_sdram_0|altpll_component|pll|clk[2]        ; 33.538    ; 0.215    ; -4.475    ; 2.018   ; 17.436              ;
;  soundcodec:soundnik|audio_io:audioio|LRCK_1X       ; -1.072    ; 0.095    ; N/A       ; N/A     ; -0.611              ;
;  soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ; -1.282    ; 0.215    ; -1.877    ; 0.306   ; -0.611              ;
; Design-wide TNS                                     ; -2567.88  ; -106.124 ; -1276.019 ; -0.196  ; -473.161            ;
;  I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; -97.885   ; -18.887  ; -30.100   ; 0.000   ; -51.324             ;
;  T8080se:CPU|WR_n                                   ; -15.544   ; -8.408   ; N/A       ; N/A     ; 0.000               ;
;  TCK                                                ; -2.512    ; -11.864  ; N/A       ; N/A     ; -7.579              ;
;  ayglue:shrieker|YM2149:digeridoo|env_reset         ; -1.450    ; 0.000    ; N/A       ; N/A     ; 0.000               ;
;  clk24mhz                                           ; N/A       ; N/A      ; N/A       ; N/A     ; 0.000               ;
;  clk50mhz                                           ; N/A       ; N/A      ; N/A       ; N/A     ; 0.000               ;
;  clockmaker|vector_xtal|altpll_component|pll|clk[0] ; -1091.128 ; 0.000    ; 0.000     ; 0.000   ; 0.000               ;
;  clockmaker|vector_xtal|altpll_component|pll|clk[1] ; -10.986   ; 0.000    ; N/A       ; N/A     ; 0.000               ;
;  clockster:clockmaker|cophacc[15]                   ; -64.441   ; -8.194   ; -17.104   ; -0.196  ; -54.990             ;
;  clockster:clockmaker|div300by21[4]                 ; -1103.906 ; -67.552  ; -4.684    ; 0.000   ; -292.058            ;
;  clockster:clockmaker|pal_phase[31]                 ; -0.515    ; 0.000    ; N/A       ; N/A     ; -7.332              ;
;  jtag_top:tigertiger|USB_JTAG:u1|mTCK               ; -10.046   ; 0.000    ; N/A       ; N/A     ; -23.218             ;
;  pll_for_sdram_0|altpll_component|pll|clk[1]        ; -150.139  ; 0.000    ; -913.241  ; 0.000   ; 0.000               ;
;  pll_for_sdram_0|altpll_component|pll|clk[2]        ; 0.000     ; 0.000    ; -303.382  ; 0.000   ; 0.000               ;
;  soundcodec:soundnik|audio_io:audioio|LRCK_1X       ; -8.286    ; 0.000    ; N/A       ; N/A     ; -21.996             ;
;  soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ; -11.042   ; 0.000    ; -7.508    ; 0.000   ; -14.664             ;
+-----------------------------------------------------+-----------+----------+-----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                       ;
+---------------+-----------------------------------------------+--------+--------+------------+----------------------------------------------------+
; Data Port     ; Clock Port                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+---------------+-----------------------------------------------+--------+--------+------------+----------------------------------------------------+
; I2C_SDAT      ; I2C_AV_Config:u7|mI2C_CTRL_CLK                ; 5.732  ; 5.732  ; Rise       ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ;
; KEY[*]        ; I2C_AV_Config:u7|mI2C_CTRL_CLK                ; 7.528  ; 7.528  ; Rise       ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ;
;  KEY[0]       ; I2C_AV_Config:u7|mI2C_CTRL_CLK                ; 7.528  ; 7.528  ; Rise       ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ;
; KEY[*]        ; clk24mhz                                      ; 16.435 ; 16.435 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  KEY[0]       ; clk24mhz                                      ; 16.435 ; 16.435 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  KEY[1]       ; clk24mhz                                      ; 7.399  ; 7.399  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  KEY[3]       ; clk24mhz                                      ; 6.766  ; 6.766  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; PS2_CLK       ; clk24mhz                                      ; 6.704  ; 6.704  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; PS2_DAT       ; clk24mhz                                      ; 8.031  ; 8.031  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SD_DAT        ; clk24mhz                                      ; 7.320  ; 7.320  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]    ; clk24mhz                                      ; 12.843 ; 12.843 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]   ; clk24mhz                                      ; 11.856 ; 11.856 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]   ; clk24mhz                                      ; 11.896 ; 11.896 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]   ; clk24mhz                                      ; 11.843 ; 11.843 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]   ; clk24mhz                                      ; 11.893 ; 11.893 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]   ; clk24mhz                                      ; 12.241 ; 12.241 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]   ; clk24mhz                                      ; 12.436 ; 12.436 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]   ; clk24mhz                                      ; 11.673 ; 11.673 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]   ; clk24mhz                                      ; 11.323 ; 11.323 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]   ; clk24mhz                                      ; 12.514 ; 12.514 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]   ; clk24mhz                                      ; 11.930 ; 11.930 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]  ; clk24mhz                                      ; 11.129 ; 11.129 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]  ; clk24mhz                                      ; 11.081 ; 11.081 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]  ; clk24mhz                                      ; 12.220 ; 12.220 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]  ; clk24mhz                                      ; 12.843 ; 12.843 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]  ; clk24mhz                                      ; 12.782 ; 12.782 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15]  ; clk24mhz                                      ; 11.722 ; 11.722 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SW[*]         ; clk24mhz                                      ; 6.989  ; 6.989  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SW[5]        ; clk24mhz                                      ; 5.721  ; 5.721  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SW[6]        ; clk24mhz                                      ; 6.989  ; 6.989  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SW[7]        ; clk24mhz                                      ; 2.926  ; 2.926  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SW[8]        ; clk24mhz                                      ; 3.208  ; 3.208  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SW[9]        ; clk24mhz                                      ; 3.098  ; 3.098  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; TCK           ; clk24mhz                                      ; 4.482  ; 4.482  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; KEY[*]        ; clockster:clockmaker|div300by21[4]            ; 10.868 ; 10.868 ; Rise       ; clockster:clockmaker|div300by21[4]                 ;
;  KEY[0]       ; clockster:clockmaker|div300by21[4]            ; 10.868 ; 10.868 ; Rise       ; clockster:clockmaker|div300by21[4]                 ;
; TCS           ; jtag_top:tigertiger|USB_JTAG:u1|mTCK          ; 6.282  ; 6.282  ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|mTCK               ;
; TDI           ; jtag_top:tigertiger|USB_JTAG:u1|mTCK          ; 4.501  ; 4.501  ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|mTCK               ;
; KEY[*]        ; clk50mhz                                      ; 14.090 ; 14.090 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  KEY[0]       ; clk50mhz                                      ; 14.090 ; 14.090 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; sdr_data[*]   ; clk50mhz                                      ; 7.033  ; 7.033  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[0]  ; clk50mhz                                      ; 6.651  ; 6.651  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[1]  ; clk50mhz                                      ; 6.553  ; 6.553  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[2]  ; clk50mhz                                      ; 6.898  ; 6.898  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[3]  ; clk50mhz                                      ; 6.644  ; 6.644  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[4]  ; clk50mhz                                      ; 6.678  ; 6.678  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[5]  ; clk50mhz                                      ; 6.619  ; 6.619  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[6]  ; clk50mhz                                      ; 6.966  ; 6.966  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[7]  ; clk50mhz                                      ; 6.905  ; 6.905  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[8]  ; clk50mhz                                      ; 7.033  ; 7.033  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[9]  ; clk50mhz                                      ; 6.994  ; 6.994  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[10] ; clk50mhz                                      ; 6.925  ; 6.925  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[11] ; clk50mhz                                      ; 6.686  ; 6.686  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; AUD_ADCDAT    ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 5.874  ; 5.874  ; Fall       ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ;
+---------------+-----------------------------------------------+--------+--------+------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                        ;
+---------------+-----------------------------------------------+--------+--------+------------+----------------------------------------------------+
; Data Port     ; Clock Port                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+---------------+-----------------------------------------------+--------+--------+------------+----------------------------------------------------+
; I2C_SDAT      ; I2C_AV_Config:u7|mI2C_CTRL_CLK                ; -2.467 ; -2.467 ; Rise       ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ;
; KEY[*]        ; I2C_AV_Config:u7|mI2C_CTRL_CLK                ; -3.206 ; -3.206 ; Rise       ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ;
;  KEY[0]       ; I2C_AV_Config:u7|mI2C_CTRL_CLK                ; -3.206 ; -3.206 ; Rise       ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ;
; KEY[*]        ; clk24mhz                                      ; -3.790 ; -3.790 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  KEY[0]       ; clk24mhz                                      ; -3.790 ; -3.790 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  KEY[1]       ; clk24mhz                                      ; -3.998 ; -3.998 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  KEY[3]       ; clk24mhz                                      ; -3.833 ; -3.833 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; PS2_CLK       ; clk24mhz                                      ; -3.738 ; -3.738 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; PS2_DAT       ; clk24mhz                                      ; -3.751 ; -3.751 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SD_DAT        ; clk24mhz                                      ; -4.084 ; -4.084 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]    ; clk24mhz                                      ; -3.877 ; -3.877 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]   ; clk24mhz                                      ; -4.276 ; -4.276 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]   ; clk24mhz                                      ; -4.110 ; -4.110 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]   ; clk24mhz                                      ; -4.075 ; -4.075 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]   ; clk24mhz                                      ; -4.078 ; -4.078 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]   ; clk24mhz                                      ; -3.975 ; -3.975 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]   ; clk24mhz                                      ; -3.972 ; -3.972 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]   ; clk24mhz                                      ; -4.006 ; -4.006 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]   ; clk24mhz                                      ; -3.877 ; -3.877 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]   ; clk24mhz                                      ; -4.150 ; -4.150 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]   ; clk24mhz                                      ; -4.149 ; -4.149 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]  ; clk24mhz                                      ; -4.070 ; -4.070 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]  ; clk24mhz                                      ; -4.085 ; -4.085 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]  ; clk24mhz                                      ; -4.153 ; -4.153 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]  ; clk24mhz                                      ; -4.118 ; -4.118 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]  ; clk24mhz                                      ; -4.145 ; -4.145 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15]  ; clk24mhz                                      ; -4.150 ; -4.150 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SW[*]         ; clk24mhz                                      ; -1.521 ; -1.521 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SW[5]        ; clk24mhz                                      ; -1.636 ; -1.636 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SW[6]        ; clk24mhz                                      ; -2.499 ; -2.499 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SW[7]        ; clk24mhz                                      ; -1.521 ; -1.521 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SW[8]        ; clk24mhz                                      ; -1.632 ; -1.632 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SW[9]        ; clk24mhz                                      ; -1.592 ; -1.592 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; TCK           ; clk24mhz                                      ; -2.650 ; -2.650 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; KEY[*]        ; clockster:clockmaker|div300by21[4]            ; -2.184 ; -2.184 ; Rise       ; clockster:clockmaker|div300by21[4]                 ;
;  KEY[0]       ; clockster:clockmaker|div300by21[4]            ; -2.184 ; -2.184 ; Rise       ; clockster:clockmaker|div300by21[4]                 ;
; TCS           ; jtag_top:tigertiger|USB_JTAG:u1|mTCK          ; -2.407 ; -2.407 ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|mTCK               ;
; TDI           ; jtag_top:tigertiger|USB_JTAG:u1|mTCK          ; -1.954 ; -1.954 ; Rise       ; jtag_top:tigertiger|USB_JTAG:u1|mTCK               ;
; KEY[*]        ; clk50mhz                                      ; -5.395 ; -5.395 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  KEY[0]       ; clk50mhz                                      ; -5.395 ; -5.395 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; sdr_data[*]   ; clk50mhz                                      ; -3.653 ; -3.653 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[0]  ; clk50mhz                                      ; -3.717 ; -3.717 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[1]  ; clk50mhz                                      ; -3.653 ; -3.653 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[2]  ; clk50mhz                                      ; -3.786 ; -3.786 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[3]  ; clk50mhz                                      ; -3.694 ; -3.694 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[4]  ; clk50mhz                                      ; -3.725 ; -3.725 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[5]  ; clk50mhz                                      ; -3.677 ; -3.677 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[6]  ; clk50mhz                                      ; -3.840 ; -3.840 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[7]  ; clk50mhz                                      ; -3.800 ; -3.800 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[8]  ; clk50mhz                                      ; -3.866 ; -3.866 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[9]  ; clk50mhz                                      ; -3.841 ; -3.841 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[10] ; clk50mhz                                      ; -3.802 ; -3.802 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[11] ; clk50mhz                                      ; -3.727 ; -3.727 ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; AUD_ADCDAT    ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; -2.497 ; -2.497 ; Fall       ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ;
+---------------+-----------------------------------------------+--------+--------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                 ;
+-------------------+-----------------------------------------------+--------+--------+------------+----------------------------------------------------+
; Data Port         ; Clock Port                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+-------------------+-----------------------------------------------+--------+--------+------------+----------------------------------------------------+
; I2C_SCLK          ; I2C_AV_Config:u7|mI2C_CTRL_CLK                ; 12.609 ; 12.609 ; Rise       ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ;
; I2C_SDAT          ; I2C_AV_Config:u7|mI2C_CTRL_CLK                ; 9.646  ; 9.646  ; Rise       ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ;
; I2C_SCLK          ; I2C_AV_Config:u7|mI2C_CTRL_CLK                ; 7.318  ;        ; Fall       ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ;
; LEDr[*]           ; T8080se:CPU|WR_n                              ; 15.569 ; 15.569 ; Rise       ; T8080se:CPU|WR_n                                   ;
;  LEDr[0]          ; T8080se:CPU|WR_n                              ; 13.508 ; 13.508 ; Rise       ; T8080se:CPU|WR_n                                   ;
;  LEDr[1]          ; T8080se:CPU|WR_n                              ; 13.816 ; 13.816 ; Rise       ; T8080se:CPU|WR_n                                   ;
;  LEDr[2]          ; T8080se:CPU|WR_n                              ; 13.233 ; 13.233 ; Rise       ; T8080se:CPU|WR_n                                   ;
;  LEDr[3]          ; T8080se:CPU|WR_n                              ; 14.291 ; 14.291 ; Rise       ; T8080se:CPU|WR_n                                   ;
;  LEDr[4]          ; T8080se:CPU|WR_n                              ; 14.512 ; 14.512 ; Rise       ; T8080se:CPU|WR_n                                   ;
;  LEDr[5]          ; T8080se:CPU|WR_n                              ; 14.134 ; 14.134 ; Rise       ; T8080se:CPU|WR_n                                   ;
;  LEDr[6]          ; T8080se:CPU|WR_n                              ; 14.660 ; 14.660 ; Rise       ; T8080se:CPU|WR_n                                   ;
;  LEDr[7]          ; T8080se:CPU|WR_n                              ; 15.569 ; 15.569 ; Rise       ; T8080se:CPU|WR_n                                   ;
; SRAM_WE_N         ; T8080se:CPU|WR_n                              ;        ; 8.311  ; Rise       ; T8080se:CPU|WR_n                                   ;
; SRAM_WE_N         ; T8080se:CPU|WR_n                              ; 8.311  ;        ; Fall       ; T8080se:CPU|WR_n                                   ;
; TDO               ; TCK                                           ; 9.479  ; 9.479  ; Rise       ; TCK                                                ;
; GPIO_0[*]         ; clk24mhz                                      ; 7.294  ; 7.294  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[0]        ; clk24mhz                                      ; 7.294  ; 7.294  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[3]        ; clk24mhz                                      ; 4.790  ; 4.790  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[4]        ; clk24mhz                                      ; 5.081  ; 5.081  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[5]        ; clk24mhz                                      ; 5.062  ; 5.062  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[6]        ; clk24mhz                                      ; 6.349  ; 6.349  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[7]        ; clk24mhz                                      ; 5.087  ; 5.087  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[8]        ; clk24mhz                                      ; 2.911  ;        ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[9]        ; clk24mhz                                      ; 5.912  ; 5.912  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[10]       ; clk24mhz                                      ; 7.180  ; 7.180  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[11]       ; clk24mhz                                      ; 6.451  ; 6.451  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[12]       ; clk24mhz                                      ; 7.180  ; 7.180  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; GPIO_1[*]         ; clk24mhz                                      ; 25.844 ; 25.844 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_1[26]       ; clk24mhz                                      ; 25.844 ; 25.844 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_1[27]       ; clk24mhz                                      ; 25.438 ; 25.438 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_1[28]       ; clk24mhz                                      ; 24.683 ; 24.683 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_1[29]       ; clk24mhz                                      ; 24.962 ; 24.962 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; HEX0[*]           ; clk24mhz                                      ; 7.317  ; 7.317  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX0[0]          ; clk24mhz                                      ; 7.317  ; 7.317  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX0[1]          ; clk24mhz                                      ; 7.000  ; 7.000  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX0[2]          ; clk24mhz                                      ; 6.842  ; 6.842  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX0[3]          ; clk24mhz                                      ; 7.268  ; 7.268  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX0[4]          ; clk24mhz                                      ; 7.294  ; 7.294  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX0[5]          ; clk24mhz                                      ; 7.018  ; 7.018  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX0[6]          ; clk24mhz                                      ; 7.302  ; 7.302  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; HEX1[*]           ; clk24mhz                                      ; 7.430  ; 7.430  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX1[0]          ; clk24mhz                                      ; 7.405  ; 7.405  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX1[1]          ; clk24mhz                                      ; 7.402  ; 7.402  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX1[2]          ; clk24mhz                                      ; 7.372  ; 7.372  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX1[3]          ; clk24mhz                                      ; 7.398  ; 7.398  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX1[4]          ; clk24mhz                                      ; 7.399  ; 7.399  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX1[5]          ; clk24mhz                                      ; 7.414  ; 7.414  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX1[6]          ; clk24mhz                                      ; 7.430  ; 7.430  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; HEX2[*]           ; clk24mhz                                      ; 7.842  ; 7.842  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX2[0]          ; clk24mhz                                      ; 7.645  ; 7.645  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX2[1]          ; clk24mhz                                      ; 7.455  ; 7.455  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX2[2]          ; clk24mhz                                      ; 7.100  ; 7.100  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX2[3]          ; clk24mhz                                      ; 7.284  ; 7.284  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX2[4]          ; clk24mhz                                      ; 7.457  ; 7.457  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX2[5]          ; clk24mhz                                      ; 7.842  ; 7.842  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX2[6]          ; clk24mhz                                      ; 7.819  ; 7.819  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; HEX3[*]           ; clk24mhz                                      ; 8.074  ; 8.074  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX3[0]          ; clk24mhz                                      ; 7.639  ; 7.639  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX3[1]          ; clk24mhz                                      ; 7.939  ; 7.939  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX3[2]          ; clk24mhz                                      ; 7.809  ; 7.809  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX3[3]          ; clk24mhz                                      ; 6.984  ; 6.984  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX3[4]          ; clk24mhz                                      ; 8.074  ; 8.074  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX3[5]          ; clk24mhz                                      ; 7.337  ; 7.337  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX3[6]          ; clk24mhz                                      ; 7.847  ; 7.847  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; LEDg[*]           ; clk24mhz                                      ; 15.360 ; 15.360 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDg[0]          ; clk24mhz                                      ; 14.612 ; 14.612 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDg[1]          ; clk24mhz                                      ; 15.360 ; 15.360 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDg[2]          ; clk24mhz                                      ; 14.796 ; 14.796 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDg[3]          ; clk24mhz                                      ; 9.690  ; 9.690  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDg[4]          ; clk24mhz                                      ; 9.956  ; 9.956  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDg[5]          ; clk24mhz                                      ; 8.380  ; 8.380  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDg[6]          ; clk24mhz                                      ; 10.124 ; 10.124 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDg[7]          ; clk24mhz                                      ; 8.102  ; 8.102  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; LEDr[*]           ; clk24mhz                                      ; 19.202 ; 19.202 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[0]          ; clk24mhz                                      ; 19.202 ; 19.202 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[1]          ; clk24mhz                                      ; 16.303 ; 16.303 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[2]          ; clk24mhz                                      ; 18.471 ; 18.471 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[3]          ; clk24mhz                                      ; 17.429 ; 17.429 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[4]          ; clk24mhz                                      ; 18.991 ; 18.991 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[5]          ; clk24mhz                                      ; 17.794 ; 17.794 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[6]          ; clk24mhz                                      ; 17.786 ; 17.786 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[7]          ; clk24mhz                                      ; 18.050 ; 18.050 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[8]          ; clk24mhz                                      ; 5.257  ; 5.257  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[9]          ; clk24mhz                                      ; 4.880  ; 4.880  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SD_CLK            ; clk24mhz                                      ; 5.477  ; 5.477  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SD_CMD            ; clk24mhz                                      ; 5.967  ; 5.967  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SD_DAT3           ; clk24mhz                                      ; 5.615  ; 5.615  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SRAM_ADDR[*]      ; clk24mhz                                      ; 13.829 ; 13.829 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[0]     ; clk24mhz                                      ; 10.550 ; 10.550 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[1]     ; clk24mhz                                      ; 11.833 ; 11.833 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[2]     ; clk24mhz                                      ; 11.350 ; 11.350 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[3]     ; clk24mhz                                      ; 11.318 ; 11.318 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[4]     ; clk24mhz                                      ; 11.816 ; 11.816 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[5]     ; clk24mhz                                      ; 10.325 ; 10.325 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[6]     ; clk24mhz                                      ; 10.063 ; 10.063 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[7]     ; clk24mhz                                      ; 10.697 ; 10.697 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[8]     ; clk24mhz                                      ; 10.973 ; 10.973 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[9]     ; clk24mhz                                      ; 10.041 ; 10.041 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[10]    ; clk24mhz                                      ; 10.666 ; 10.666 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[11]    ; clk24mhz                                      ; 10.172 ; 10.172 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[12]    ; clk24mhz                                      ; 10.537 ; 10.537 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[13]    ; clk24mhz                                      ; 10.557 ; 10.557 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[14]    ; clk24mhz                                      ; 9.861  ; 9.861  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[15]    ; clk24mhz                                      ; 13.484 ; 13.484 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[16]    ; clk24mhz                                      ; 13.829 ; 13.829 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[17]    ; clk24mhz                                      ; 13.747 ; 13.747 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]        ; clk24mhz                                      ; 15.449 ; 15.449 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]       ; clk24mhz                                      ; 10.197 ; 10.197 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]       ; clk24mhz                                      ; 13.026 ; 13.026 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]       ; clk24mhz                                      ; 13.191 ; 13.191 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]       ; clk24mhz                                      ; 10.201 ; 10.201 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]       ; clk24mhz                                      ; 12.899 ; 12.899 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]       ; clk24mhz                                      ; 11.008 ; 11.008 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]       ; clk24mhz                                      ; 12.741 ; 12.741 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]       ; clk24mhz                                      ; 14.949 ; 14.949 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]       ; clk24mhz                                      ; 10.072 ; 10.072 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]       ; clk24mhz                                      ; 13.101 ; 13.101 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]      ; clk24mhz                                      ; 12.800 ; 12.800 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]      ; clk24mhz                                      ; 10.068 ; 10.068 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]      ; clk24mhz                                      ; 12.928 ; 12.928 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]      ; clk24mhz                                      ; 11.230 ; 11.230 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]      ; clk24mhz                                      ; 13.338 ; 13.338 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15]      ; clk24mhz                                      ; 15.449 ; 15.449 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SRAM_LB_N         ; clk24mhz                                      ; 9.071  ; 9.071  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SRAM_OE_N         ; clk24mhz                                      ; 8.597  ; 8.597  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SRAM_UB_N         ; clk24mhz                                      ; 9.321  ; 9.321  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SRAM_WE_N         ; clk24mhz                                      ; 12.485 ; 12.485 ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; UART_TXD          ; clk24mhz                                      ; 4.789  ; 4.789  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; VGA_B[*]          ; clk24mhz                                      ; 7.959  ; 7.959  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_B[1]         ; clk24mhz                                      ; 7.959  ; 7.959  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_B[2]         ; clk24mhz                                      ; 7.948  ; 7.948  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_B[3]         ; clk24mhz                                      ; 7.743  ; 7.743  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; VGA_G[*]          ; clk24mhz                                      ; 8.167  ; 8.167  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_G[0]         ; clk24mhz                                      ; 7.729  ; 7.729  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_G[1]         ; clk24mhz                                      ; 7.487  ; 7.487  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_G[2]         ; clk24mhz                                      ; 8.167  ; 8.167  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_G[3]         ; clk24mhz                                      ; 7.951  ; 7.951  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; VGA_HS            ; clk24mhz                                      ; 8.503  ; 8.503  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; VGA_R[*]          ; clk24mhz                                      ; 8.259  ; 8.259  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_R[0]         ; clk24mhz                                      ; 8.259  ; 8.259  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_R[1]         ; clk24mhz                                      ; 7.968  ; 7.968  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_R[2]         ; clk24mhz                                      ; 8.214  ; 8.214  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_R[3]         ; clk24mhz                                      ; 7.830  ; 7.830  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; VGA_VS            ; clk24mhz                                      ; 7.903  ; 7.903  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; GPIO_0[*]         ; clk24mhz                                      ;        ; 2.911  ; Fall       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[8]        ; clk24mhz                                      ;        ; 2.911  ; Fall       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SD_CLK            ; clk24mhz                                      ; 4.779  ;        ; Fall       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SRAM_WE_N         ; clk24mhz                                      ; 5.535  ;        ; Fall       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; AUD_XCK           ; clockster:clockmaker|cophacc[15]              ; 5.756  ;        ; Rise       ; clockster:clockmaker|cophacc[15]                   ;
; LEDr[*]           ; clockster:clockmaker|cophacc[15]              ; 14.048 ; 14.048 ; Rise       ; clockster:clockmaker|cophacc[15]                   ;
;  LEDr[4]          ; clockster:clockmaker|cophacc[15]              ; 14.048 ; 14.048 ; Rise       ; clockster:clockmaker|cophacc[15]                   ;
; AUD_XCK           ; clockster:clockmaker|cophacc[15]              ;        ; 5.756  ; Fall       ; clockster:clockmaker|cophacc[15]                   ;
; GPIO_0[*]         ; clockster:clockmaker|pal_phase[31]            ; 9.708  ; 9.708  ; Rise       ; clockster:clockmaker|pal_phase[31]                 ;
;  GPIO_0[0]        ; clockster:clockmaker|pal_phase[31]            ; 9.708  ; 9.708  ; Rise       ; clockster:clockmaker|pal_phase[31]                 ;
;  GPIO_0[2]        ; clockster:clockmaker|pal_phase[31]            ; 6.764  ;        ; Rise       ; clockster:clockmaker|pal_phase[31]                 ;
; GPIO_1[*]         ; clockster:clockmaker|pal_phase[31]            ; 17.380 ; 17.380 ; Rise       ; clockster:clockmaker|pal_phase[31]                 ;
;  GPIO_1[26]       ; clockster:clockmaker|pal_phase[31]            ; 17.380 ; 17.380 ; Rise       ; clockster:clockmaker|pal_phase[31]                 ;
;  GPIO_1[27]       ; clockster:clockmaker|pal_phase[31]            ; 16.974 ; 16.974 ; Rise       ; clockster:clockmaker|pal_phase[31]                 ;
;  GPIO_1[28]       ; clockster:clockmaker|pal_phase[31]            ; 16.219 ; 16.219 ; Rise       ; clockster:clockmaker|pal_phase[31]                 ;
;  GPIO_1[29]       ; clockster:clockmaker|pal_phase[31]            ; 16.279 ; 16.279 ; Rise       ; clockster:clockmaker|pal_phase[31]                 ;
; GPIO_0[*]         ; clockster:clockmaker|pal_phase[31]            ;        ; 6.764  ; Fall       ; clockster:clockmaker|pal_phase[31]                 ;
;  GPIO_0[2]        ; clockster:clockmaker|pal_phase[31]            ;        ; 6.764  ; Fall       ; clockster:clockmaker|pal_phase[31]                 ;
; sdr_clk           ; clk50mhz                                      ; 1.072  ;        ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[0]        ;
; sdr_clk           ; clk50mhz                                      ;        ; 1.072  ; Fall       ; pll_for_sdram_0|altpll_component|pll|clk[0]        ;
; sdr_addr[*]       ; clk50mhz                                      ; 4.482  ; 4.482  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[0]      ; clk50mhz                                      ; 4.394  ; 4.394  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[1]      ; clk50mhz                                      ; 4.428  ; 4.428  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[2]      ; clk50mhz                                      ; 4.404  ; 4.404  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[3]      ; clk50mhz                                      ; 4.162  ; 4.162  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[4]      ; clk50mhz                                      ; 4.141  ; 4.141  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[5]      ; clk50mhz                                      ; 4.374  ; 4.374  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[6]      ; clk50mhz                                      ; 4.142  ; 4.142  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[7]      ; clk50mhz                                      ; 4.374  ; 4.374  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[8]      ; clk50mhz                                      ; 4.482  ; 4.482  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[9]      ; clk50mhz                                      ; 4.472  ; 4.472  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[10]     ; clk50mhz                                      ; 4.409  ; 4.409  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[11]     ; clk50mhz                                      ; 4.479  ; 4.479  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; sdr_bank_addr[*]  ; clk50mhz                                      ; 4.564  ; 4.564  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_bank_addr[0] ; clk50mhz                                      ; 4.039  ; 4.039  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_bank_addr[1] ; clk50mhz                                      ; 4.564  ; 4.564  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; sdr_cas_n         ; clk50mhz                                      ; 4.051  ; 4.051  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; sdr_cs_n          ; clk50mhz                                      ; 4.003  ; 4.003  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; sdr_data[*]       ; clk50mhz                                      ; 6.488  ; 6.488  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[0]      ; clk50mhz                                      ; 5.152  ; 5.152  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[1]      ; clk50mhz                                      ; 4.930  ; 4.930  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[2]      ; clk50mhz                                      ; 5.148  ; 5.148  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[3]      ; clk50mhz                                      ; 4.911  ; 4.911  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[4]      ; clk50mhz                                      ; 5.381  ; 5.381  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[5]      ; clk50mhz                                      ; 5.334  ; 5.334  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[6]      ; clk50mhz                                      ; 5.629  ; 5.629  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[7]      ; clk50mhz                                      ; 5.155  ; 5.155  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[8]      ; clk50mhz                                      ; 5.553  ; 5.553  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[9]      ; clk50mhz                                      ; 5.912  ; 5.912  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[10]     ; clk50mhz                                      ; 5.918  ; 5.918  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[11]     ; clk50mhz                                      ; 5.938  ; 5.938  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[12]     ; clk50mhz                                      ; 6.488  ; 6.488  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[13]     ; clk50mhz                                      ; 6.488  ; 6.488  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[14]     ; clk50mhz                                      ; 6.488  ; 6.488  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[15]     ; clk50mhz                                      ; 6.488  ; 6.488  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; sdr_data_mask[*]  ; clk50mhz                                      ; 4.741  ; 4.741  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data_mask[0] ; clk50mhz                                      ; 4.428  ; 4.428  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data_mask[1] ; clk50mhz                                      ; 4.741  ; 4.741  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; sdr_ras_n         ; clk50mhz                                      ; 4.397  ; 4.397  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; sdr_we_n          ; clk50mhz                                      ; 4.429  ; 4.429  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; VGA_B[*]          ; clk50mhz                                      ; 9.215  ; 9.215  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_B[0]         ; clk50mhz                                      ; 7.729  ; 7.729  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_B[1]         ; clk50mhz                                      ; 8.404  ; 8.404  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_B[2]         ; clk50mhz                                      ; 8.643  ; 8.643  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_B[3]         ; clk50mhz                                      ; 9.215  ; 9.215  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
; VGA_G[*]          ; clk50mhz                                      ; 8.919  ; 8.919  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_G[0]         ; clk50mhz                                      ; 8.695  ; 8.695  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_G[1]         ; clk50mhz                                      ; 8.405  ; 8.405  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_G[2]         ; clk50mhz                                      ; 8.919  ; 8.919  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_G[3]         ; clk50mhz                                      ; 8.846  ; 8.846  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
; VGA_HS            ; clk50mhz                                      ; 6.471  ; 6.471  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
; VGA_R[*]          ; clk50mhz                                      ; 9.168  ; 9.168  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_R[0]         ; clk50mhz                                      ; 8.535  ; 8.535  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_R[1]         ; clk50mhz                                      ; 8.937  ; 8.937  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_R[2]         ; clk50mhz                                      ; 8.949  ; 8.949  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_R[3]         ; clk50mhz                                      ; 9.168  ; 9.168  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
; VGA_VS            ; clk50mhz                                      ; 7.878  ; 7.878  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
; AUD_ADCLRCK       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X  ; 7.910  ;        ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ;
; AUD_DACLRCK       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X  ; 7.920  ;        ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ;
; AUD_ADCLRCK       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X  ;        ; 7.910  ; Fall       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ;
; AUD_DACDAT        ; soundcodec:soundnik|audio_io:audioio|LRCK_1X  ; 13.212 ; 13.212 ; Fall       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ;
; AUD_DACLRCK       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X  ;        ; 7.920  ; Fall       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ;
; AUD_BCLK          ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 6.187  ;        ; Rise       ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ;
; AUD_BCLK          ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ;        ; 6.187  ; Fall       ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ;
; AUD_DACDAT        ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 13.193 ; 13.193 ; Fall       ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ;
+-------------------+-----------------------------------------------+--------+--------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                         ;
+-------------------+-----------------------------------------------+--------+--------+------------+----------------------------------------------------+
; Data Port         ; Clock Port                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+-------------------+-----------------------------------------------+--------+--------+------------+----------------------------------------------------+
; I2C_SCLK          ; I2C_AV_Config:u7|mI2C_CTRL_CLK                ; 4.916  ; 3.299  ; Rise       ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ;
; I2C_SDAT          ; I2C_AV_Config:u7|mI2C_CTRL_CLK                ; 4.926  ; 4.926  ; Rise       ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ;
; I2C_SCLK          ; I2C_AV_Config:u7|mI2C_CTRL_CLK                ; 3.299  ;        ; Fall       ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ;
; LEDr[*]           ; T8080se:CPU|WR_n                              ; 5.883  ; 5.883  ; Rise       ; T8080se:CPU|WR_n                                   ;
;  LEDr[0]          ; T8080se:CPU|WR_n                              ; 5.934  ; 5.934  ; Rise       ; T8080se:CPU|WR_n                                   ;
;  LEDr[1]          ; T8080se:CPU|WR_n                              ; 6.043  ; 6.043  ; Rise       ; T8080se:CPU|WR_n                                   ;
;  LEDr[2]          ; T8080se:CPU|WR_n                              ; 5.883  ; 5.883  ; Rise       ; T8080se:CPU|WR_n                                   ;
;  LEDr[3]          ; T8080se:CPU|WR_n                              ; 6.255  ; 6.255  ; Rise       ; T8080se:CPU|WR_n                                   ;
;  LEDr[4]          ; T8080se:CPU|WR_n                              ; 6.406  ; 6.406  ; Rise       ; T8080se:CPU|WR_n                                   ;
;  LEDr[5]          ; T8080se:CPU|WR_n                              ; 6.232  ; 6.232  ; Rise       ; T8080se:CPU|WR_n                                   ;
;  LEDr[6]          ; T8080se:CPU|WR_n                              ; 6.394  ; 6.394  ; Rise       ; T8080se:CPU|WR_n                                   ;
;  LEDr[7]          ; T8080se:CPU|WR_n                              ; 6.797  ; 6.797  ; Rise       ; T8080se:CPU|WR_n                                   ;
; SRAM_WE_N         ; T8080se:CPU|WR_n                              ;        ; 3.573  ; Rise       ; T8080se:CPU|WR_n                                   ;
; SRAM_WE_N         ; T8080se:CPU|WR_n                              ; 3.573  ;        ; Fall       ; T8080se:CPU|WR_n                                   ;
; TDO               ; TCK                                           ; 4.905  ; 4.905  ; Rise       ; TCK                                                ;
; GPIO_0[*]         ; clk24mhz                                      ; 1.128  ; 1.954  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[0]        ; clk24mhz                                      ; 2.803  ; 2.803  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[3]        ; clk24mhz                                      ; 1.954  ; 1.954  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[4]        ; clk24mhz                                      ; 2.081  ; 2.081  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[5]        ; clk24mhz                                      ; 2.054  ; 2.054  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[6]        ; clk24mhz                                      ; 2.679  ; 2.679  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[7]        ; clk24mhz                                      ; 2.068  ; 2.068  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[8]        ; clk24mhz                                      ; 1.128  ;        ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[9]        ; clk24mhz                                      ; 2.440  ; 2.440  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[10]       ; clk24mhz                                      ; 3.004  ; 3.004  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[11]       ; clk24mhz                                      ; 2.716  ; 2.716  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[12]       ; clk24mhz                                      ; 3.004  ; 3.004  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; GPIO_1[*]         ; clk24mhz                                      ; 2.982  ; 2.982  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_1[26]       ; clk24mhz                                      ; 3.094  ; 3.094  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_1[27]       ; clk24mhz                                      ; 3.259  ; 3.259  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_1[28]       ; clk24mhz                                      ; 3.048  ; 3.048  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_1[29]       ; clk24mhz                                      ; 2.982  ; 2.982  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; HEX0[*]           ; clk24mhz                                      ; 2.385  ; 2.385  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX0[0]          ; clk24mhz                                      ; 2.508  ; 2.508  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX0[1]          ; clk24mhz                                      ; 2.413  ; 2.413  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX0[2]          ; clk24mhz                                      ; 2.385  ; 2.385  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX0[3]          ; clk24mhz                                      ; 2.513  ; 2.513  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX0[4]          ; clk24mhz                                      ; 2.588  ; 2.588  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX0[5]          ; clk24mhz                                      ; 2.441  ; 2.441  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX0[6]          ; clk24mhz                                      ; 2.541  ; 2.541  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; HEX1[*]           ; clk24mhz                                      ; 2.760  ; 2.760  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX1[0]          ; clk24mhz                                      ; 2.793  ; 2.793  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX1[1]          ; clk24mhz                                      ; 2.771  ; 2.771  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX1[2]          ; clk24mhz                                      ; 2.760  ; 2.760  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX1[3]          ; clk24mhz                                      ; 2.781  ; 2.781  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX1[4]          ; clk24mhz                                      ; 2.782  ; 2.782  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX1[5]          ; clk24mhz                                      ; 2.804  ; 2.804  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX1[6]          ; clk24mhz                                      ; 2.813  ; 2.813  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; HEX2[*]           ; clk24mhz                                      ; 2.668  ; 2.668  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX2[0]          ; clk24mhz                                      ; 2.834  ; 2.834  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX2[1]          ; clk24mhz                                      ; 2.747  ; 2.747  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX2[2]          ; clk24mhz                                      ; 2.668  ; 2.668  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX2[3]          ; clk24mhz                                      ; 2.740  ; 2.740  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX2[4]          ; clk24mhz                                      ; 2.770  ; 2.770  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX2[5]          ; clk24mhz                                      ; 2.919  ; 2.919  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX2[6]          ; clk24mhz                                      ; 2.900  ; 2.900  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; HEX3[*]           ; clk24mhz                                      ; 2.390  ; 2.390  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX3[0]          ; clk24mhz                                      ; 2.644  ; 2.644  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX3[1]          ; clk24mhz                                      ; 2.851  ; 2.851  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX3[2]          ; clk24mhz                                      ; 2.799  ; 2.799  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX3[3]          ; clk24mhz                                      ; 2.390  ; 2.390  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX3[4]          ; clk24mhz                                      ; 2.619  ; 2.619  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX3[5]          ; clk24mhz                                      ; 2.546  ; 2.546  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  HEX3[6]          ; clk24mhz                                      ; 2.772  ; 2.772  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; LEDg[*]           ; clk24mhz                                      ; 2.195  ; 2.195  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDg[0]          ; clk24mhz                                      ; 2.465  ; 2.465  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDg[1]          ; clk24mhz                                      ; 2.195  ; 2.195  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDg[2]          ; clk24mhz                                      ; 2.539  ; 2.539  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDg[3]          ; clk24mhz                                      ; 2.394  ; 2.394  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDg[4]          ; clk24mhz                                      ; 2.773  ; 2.773  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDg[5]          ; clk24mhz                                      ; 2.299  ; 2.299  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDg[6]          ; clk24mhz                                      ; 2.794  ; 2.794  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDg[7]          ; clk24mhz                                      ; 2.459  ; 2.459  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; LEDr[*]           ; clk24mhz                                      ; 1.960  ; 1.960  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[0]          ; clk24mhz                                      ; 2.406  ; 2.406  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[1]          ; clk24mhz                                      ; 2.372  ; 2.372  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[2]          ; clk24mhz                                      ; 2.533  ; 2.533  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[3]          ; clk24mhz                                      ; 2.589  ; 2.589  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[4]          ; clk24mhz                                      ; 2.646  ; 2.646  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[5]          ; clk24mhz                                      ; 2.632  ; 2.632  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[6]          ; clk24mhz                                      ; 2.563  ; 2.563  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[7]          ; clk24mhz                                      ; 2.632  ; 2.632  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[8]          ; clk24mhz                                      ; 2.124  ; 2.124  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  LEDr[9]          ; clk24mhz                                      ; 1.960  ; 1.960  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SD_CLK            ; clk24mhz                                      ; 2.252  ; 1.815  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SD_CMD            ; clk24mhz                                      ; 2.369  ; 2.369  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SD_DAT3           ; clk24mhz                                      ; 2.285  ; 2.285  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SRAM_ADDR[*]      ; clk24mhz                                      ; 2.281  ; 2.281  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[0]     ; clk24mhz                                      ; 2.605  ; 2.605  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[1]     ; clk24mhz                                      ; 2.984  ; 2.984  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[2]     ; clk24mhz                                      ; 2.880  ; 2.880  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[3]     ; clk24mhz                                      ; 2.911  ; 2.911  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[4]     ; clk24mhz                                      ; 2.856  ; 2.856  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[5]     ; clk24mhz                                      ; 2.299  ; 2.299  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[6]     ; clk24mhz                                      ; 2.371  ; 2.371  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[7]     ; clk24mhz                                      ; 2.281  ; 2.281  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[8]     ; clk24mhz                                      ; 2.365  ; 2.365  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[9]     ; clk24mhz                                      ; 2.299  ; 2.299  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[10]    ; clk24mhz                                      ; 2.402  ; 2.402  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[11]    ; clk24mhz                                      ; 2.416  ; 2.416  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[12]    ; clk24mhz                                      ; 2.545  ; 2.545  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[13]    ; clk24mhz                                      ; 2.553  ; 2.553  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[14]    ; clk24mhz                                      ; 2.679  ; 2.679  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[15]    ; clk24mhz                                      ; 2.862  ; 2.862  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[16]    ; clk24mhz                                      ; 3.006  ; 3.006  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[17]    ; clk24mhz                                      ; 2.959  ; 2.959  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]        ; clk24mhz                                      ; 2.490  ; 2.490  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]       ; clk24mhz                                      ; 2.659  ; 2.659  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]       ; clk24mhz                                      ; 2.561  ; 2.561  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]       ; clk24mhz                                      ; 2.677  ; 2.677  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]       ; clk24mhz                                      ; 2.737  ; 2.737  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]       ; clk24mhz                                      ; 2.569  ; 2.569  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]       ; clk24mhz                                      ; 2.703  ; 2.703  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]       ; clk24mhz                                      ; 2.490  ; 2.490  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]       ; clk24mhz                                      ; 2.583  ; 2.583  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]       ; clk24mhz                                      ; 2.649  ; 2.649  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]       ; clk24mhz                                      ; 2.545  ; 2.545  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]      ; clk24mhz                                      ; 2.541  ; 2.541  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]      ; clk24mhz                                      ; 2.629  ; 2.629  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]      ; clk24mhz                                      ; 2.585  ; 2.585  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]      ; clk24mhz                                      ; 2.765  ; 2.765  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]      ; clk24mhz                                      ; 2.717  ; 2.717  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15]      ; clk24mhz                                      ; 2.782  ; 2.782  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SRAM_LB_N         ; clk24mhz                                      ; 2.512  ; 2.512  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SRAM_OE_N         ; clk24mhz                                      ; 3.035  ; 3.035  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SRAM_UB_N         ; clk24mhz                                      ; 2.584  ; 2.584  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SRAM_WE_N         ; clk24mhz                                      ; 2.874  ; 2.140  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; UART_TXD          ; clk24mhz                                      ; 1.961  ; 1.961  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; VGA_B[*]          ; clk24mhz                                      ; 3.110  ; 3.110  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_B[1]         ; clk24mhz                                      ; 3.187  ; 3.187  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_B[2]         ; clk24mhz                                      ; 3.212  ; 3.212  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_B[3]         ; clk24mhz                                      ; 3.110  ; 3.110  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; VGA_G[*]          ; clk24mhz                                      ; 3.065  ; 3.065  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_G[0]         ; clk24mhz                                      ; 3.153  ; 3.153  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_G[1]         ; clk24mhz                                      ; 3.065  ; 3.065  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_G[2]         ; clk24mhz                                      ; 3.264  ; 3.264  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_G[3]         ; clk24mhz                                      ; 3.238  ; 3.238  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; VGA_HS            ; clk24mhz                                      ; 3.412  ; 3.412  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; VGA_R[*]          ; clk24mhz                                      ; 3.155  ; 3.155  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_R[0]         ; clk24mhz                                      ; 3.311  ; 3.311  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_R[1]         ; clk24mhz                                      ; 3.222  ; 3.222  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_R[2]         ; clk24mhz                                      ; 3.303  ; 3.303  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  VGA_R[3]         ; clk24mhz                                      ; 3.155  ; 3.155  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; VGA_VS            ; clk24mhz                                      ; 3.151  ; 3.151  ; Rise       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; GPIO_0[*]         ; clk24mhz                                      ;        ; 1.128  ; Fall       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
;  GPIO_0[8]        ; clk24mhz                                      ;        ; 1.128  ; Fall       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SD_CLK            ; clk24mhz                                      ; 1.815  ;        ; Fall       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; SRAM_WE_N         ; clk24mhz                                      ; 2.140  ;        ; Fall       ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ;
; AUD_XCK           ; clockster:clockmaker|cophacc[15]              ; 3.197  ;        ; Rise       ; clockster:clockmaker|cophacc[15]                   ;
; LEDr[*]           ; clockster:clockmaker|cophacc[15]              ; 6.379  ; 6.379  ; Rise       ; clockster:clockmaker|cophacc[15]                   ;
;  LEDr[4]          ; clockster:clockmaker|cophacc[15]              ; 6.379  ; 6.379  ; Rise       ; clockster:clockmaker|cophacc[15]                   ;
; AUD_XCK           ; clockster:clockmaker|cophacc[15]              ;        ; 3.197  ; Fall       ; clockster:clockmaker|cophacc[15]                   ;
; GPIO_0[*]         ; clockster:clockmaker|pal_phase[31]            ; 3.541  ; 4.761  ; Rise       ; clockster:clockmaker|pal_phase[31]                 ;
;  GPIO_0[0]        ; clockster:clockmaker|pal_phase[31]            ; 4.761  ; 4.761  ; Rise       ; clockster:clockmaker|pal_phase[31]                 ;
;  GPIO_0[2]        ; clockster:clockmaker|pal_phase[31]            ; 3.541  ;        ; Rise       ; clockster:clockmaker|pal_phase[31]                 ;
; GPIO_1[*]         ; clockster:clockmaker|pal_phase[31]            ; 5.286  ; 5.286  ; Rise       ; clockster:clockmaker|pal_phase[31]                 ;
;  GPIO_1[26]       ; clockster:clockmaker|pal_phase[31]            ; 5.676  ; 5.676  ; Rise       ; clockster:clockmaker|pal_phase[31]                 ;
;  GPIO_1[27]       ; clockster:clockmaker|pal_phase[31]            ; 5.509  ; 5.509  ; Rise       ; clockster:clockmaker|pal_phase[31]                 ;
;  GPIO_1[28]       ; clockster:clockmaker|pal_phase[31]            ; 5.294  ; 5.294  ; Rise       ; clockster:clockmaker|pal_phase[31]                 ;
;  GPIO_1[29]       ; clockster:clockmaker|pal_phase[31]            ; 5.286  ; 5.286  ; Rise       ; clockster:clockmaker|pal_phase[31]                 ;
; GPIO_0[*]         ; clockster:clockmaker|pal_phase[31]            ;        ; 3.541  ; Fall       ; clockster:clockmaker|pal_phase[31]                 ;
;  GPIO_0[2]        ; clockster:clockmaker|pal_phase[31]            ;        ; 3.541  ; Fall       ; clockster:clockmaker|pal_phase[31]                 ;
; sdr_clk           ; clk50mhz                                      ; -0.119 ;        ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[0]        ;
; sdr_clk           ; clk50mhz                                      ;        ; -0.119 ; Fall       ; pll_for_sdram_0|altpll_component|pll|clk[0]        ;
; sdr_addr[*]       ; clk50mhz                                      ; 1.662  ; 1.662  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[0]      ; clk50mhz                                      ; 1.762  ; 1.762  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[1]      ; clk50mhz                                      ; 1.779  ; 1.779  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[2]      ; clk50mhz                                      ; 1.773  ; 1.773  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[3]      ; clk50mhz                                      ; 1.686  ; 1.686  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[4]      ; clk50mhz                                      ; 1.662  ; 1.662  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[5]      ; clk50mhz                                      ; 1.744  ; 1.744  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[6]      ; clk50mhz                                      ; 1.666  ; 1.666  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[7]      ; clk50mhz                                      ; 1.746  ; 1.746  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[8]      ; clk50mhz                                      ; 1.802  ; 1.802  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[9]      ; clk50mhz                                      ; 1.790  ; 1.790  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[10]     ; clk50mhz                                      ; 1.770  ; 1.770  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_addr[11]     ; clk50mhz                                      ; 1.794  ; 1.794  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; sdr_bank_addr[*]  ; clk50mhz                                      ; 1.621  ; 1.621  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_bank_addr[0] ; clk50mhz                                      ; 1.621  ; 1.621  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_bank_addr[1] ; clk50mhz                                      ; 1.884  ; 1.884  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; sdr_cas_n         ; clk50mhz                                      ; 1.624  ; 1.624  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; sdr_cs_n          ; clk50mhz                                      ; 1.595  ; 1.595  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; sdr_data[*]       ; clk50mhz                                      ; 2.015  ; 2.015  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[0]      ; clk50mhz                                      ; 2.100  ; 2.100  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[1]      ; clk50mhz                                      ; 2.032  ; 2.032  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[2]      ; clk50mhz                                      ; 2.093  ; 2.093  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[3]      ; clk50mhz                                      ; 2.015  ; 2.015  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[4]      ; clk50mhz                                      ; 2.189  ; 2.189  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[5]      ; clk50mhz                                      ; 2.149  ; 2.149  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[6]      ; clk50mhz                                      ; 2.346  ; 2.346  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[7]      ; clk50mhz                                      ; 2.076  ; 2.076  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[8]      ; clk50mhz                                      ; 2.275  ; 2.275  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[9]      ; clk50mhz                                      ; 2.387  ; 2.387  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[10]     ; clk50mhz                                      ; 2.390  ; 2.390  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[11]     ; clk50mhz                                      ; 2.401  ; 2.401  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[12]     ; clk50mhz                                      ; 2.251  ; 2.251  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[13]     ; clk50mhz                                      ; 2.251  ; 2.251  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[14]     ; clk50mhz                                      ; 2.251  ; 2.251  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data[15]     ; clk50mhz                                      ; 2.251  ; 2.251  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; sdr_data_mask[*]  ; clk50mhz                                      ; 1.787  ; 1.787  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data_mask[0] ; clk50mhz                                      ; 1.787  ; 1.787  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
;  sdr_data_mask[1] ; clk50mhz                                      ; 1.893  ; 1.893  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; sdr_ras_n         ; clk50mhz                                      ; 1.754  ; 1.754  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; sdr_we_n          ; clk50mhz                                      ; 1.788  ; 1.788  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[1]        ;
; VGA_B[*]          ; clk50mhz                                      ; 2.602  ; 2.602  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_B[0]         ; clk50mhz                                      ; 2.602  ; 2.602  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_B[1]         ; clk50mhz                                      ; 2.964  ; 2.964  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_B[2]         ; clk50mhz                                      ; 2.898  ; 2.898  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_B[3]         ; clk50mhz                                      ; 3.228  ; 3.228  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
; VGA_G[*]          ; clk50mhz                                      ; 2.886  ; 2.886  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_G[0]         ; clk50mhz                                      ; 3.001  ; 3.001  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_G[1]         ; clk50mhz                                      ; 2.886  ; 2.886  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_G[2]         ; clk50mhz                                      ; 2.914  ; 2.914  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_G[3]         ; clk50mhz                                      ; 3.112  ; 3.112  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
; VGA_HS            ; clk50mhz                                      ; 2.694  ; 2.694  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
; VGA_R[*]          ; clk50mhz                                      ; 2.897  ; 2.897  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_R[0]         ; clk50mhz                                      ; 2.956  ; 2.956  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_R[1]         ; clk50mhz                                      ; 2.952  ; 2.952  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_R[2]         ; clk50mhz                                      ; 2.897  ; 2.897  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
;  VGA_R[3]         ; clk50mhz                                      ; 3.223  ; 3.223  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
; VGA_VS            ; clk50mhz                                      ; 3.135  ; 3.135  ; Rise       ; pll_for_sdram_0|altpll_component|pll|clk[2]        ;
; AUD_ADCLRCK       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X  ; 3.563  ;        ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ;
; AUD_DACLRCK       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X  ; 3.573  ;        ; Rise       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ;
; AUD_ADCLRCK       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X  ;        ; 3.563  ; Fall       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ;
; AUD_DACDAT        ; soundcodec:soundnik|audio_io:audioio|LRCK_1X  ; 5.063  ; 5.063  ; Fall       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ;
; AUD_DACLRCK       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X  ;        ; 3.573  ; Fall       ; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ;
; AUD_BCLK          ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 2.898  ;        ; Rise       ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ;
; AUD_BCLK          ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ;        ; 2.898  ; Fall       ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ;
; AUD_DACDAT        ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK ; 4.546  ; 4.546  ; Fall       ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ;
+-------------------+-----------------------------------------------+--------+--------+------------+----------------------------------------------------+


+---------------------------------------------------------------+
; Progagation Delay                                             ;
+-------------+-------------+--------+--------+--------+--------+
; Input Port  ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+-------------+-------------+--------+--------+--------+--------+
; SRAM_DQ[0]  ; LEDr[0]     ; 17.380 ; 17.380 ; 17.380 ; 17.380 ;
; SRAM_DQ[1]  ; LEDr[1]     ; 17.205 ;        ;        ; 17.205 ;
; SRAM_DQ[2]  ; LEDr[2]     ; 17.689 ; 17.689 ; 17.689 ; 17.689 ;
; SRAM_DQ[3]  ; LEDr[3]     ; 17.729 ;        ;        ; 17.729 ;
; SRAM_DQ[4]  ; LEDr[4]     ; 18.549 ; 18.549 ; 18.549 ; 18.549 ;
; SRAM_DQ[5]  ; LEDr[5]     ; 18.588 ; 18.588 ; 18.588 ; 18.588 ;
; SRAM_DQ[6]  ; LEDr[6]     ; 18.088 ;        ;        ; 18.088 ;
; SRAM_DQ[7]  ; LEDr[7]     ; 18.100 ;        ;        ; 18.100 ;
; SRAM_DQ[8]  ; LEDr[0]     ; 18.038 ; 18.038 ; 18.038 ; 18.038 ;
; SRAM_DQ[9]  ; LEDr[1]     ; 17.239 ;        ;        ; 17.239 ;
; SRAM_DQ[10] ; LEDr[2]     ; 16.975 ; 16.975 ; 16.975 ; 16.975 ;
; SRAM_DQ[11] ; LEDr[3]     ; 16.917 ;        ;        ; 16.917 ;
; SRAM_DQ[12] ; LEDr[4]     ; 18.528 ; 18.528 ; 18.528 ; 18.528 ;
; SRAM_DQ[13] ; LEDr[5]     ; 18.995 ; 18.995 ; 18.995 ; 18.995 ;
; SRAM_DQ[14] ; LEDr[6]     ; 19.197 ;        ;        ; 19.197 ;
; SRAM_DQ[15] ; LEDr[7]     ; 18.499 ;        ;        ; 18.499 ;
; SW[0]       ; LEDr[0]     ; 8.847  ; 7.701  ; 7.701  ; 8.847  ;
; SW[0]       ; LEDr[1]     ; 8.838  ; 7.987  ; 7.987  ; 8.838  ;
; SW[0]       ; LEDr[2]     ; 9.097  ; 7.919  ; 7.919  ; 9.097  ;
; SW[0]       ; LEDr[3]     ; 9.259  ; 8.051  ; 8.051  ; 9.259  ;
; SW[0]       ; LEDr[4]     ; 8.845  ; 8.275  ; 8.275  ; 8.845  ;
; SW[0]       ; LEDr[5]     ; 9.334  ; 8.140  ; 8.140  ; 9.334  ;
; SW[0]       ; LEDr[6]     ; 9.217  ; 8.049  ; 8.049  ; 9.217  ;
; SW[0]       ; LEDr[7]     ; 9.234  ; 8.057  ; 8.057  ; 9.234  ;
; SW[1]       ; LEDr[0]     ; 8.487  ; 8.487  ; 8.487  ; 8.487  ;
; SW[1]       ; LEDr[1]     ; 8.472  ; 8.472  ; 8.472  ; 8.472  ;
; SW[1]       ; LEDr[2]     ; 8.731  ; 8.731  ; 8.731  ; 8.731  ;
; SW[1]       ; LEDr[3]     ; 8.894  ; 8.894  ; 8.894  ; 8.894  ;
; SW[1]       ; LEDr[4]     ; 9.325  ; 9.325  ; 9.325  ; 9.325  ;
; SW[1]       ; LEDr[5]     ; 8.976  ; 8.976  ; 8.976  ; 8.976  ;
; SW[1]       ; LEDr[6]     ; 8.852  ; 8.852  ; 8.852  ; 8.852  ;
; SW[1]       ; LEDr[7]     ; 8.869  ; 8.869  ; 8.869  ; 8.869  ;
; SW[2]       ; LEDg[0]     ; 7.951  ; 7.951  ; 7.951  ; 7.951  ;
; SW[2]       ; LEDg[1]     ; 8.391  ; 8.391  ; 8.391  ; 8.391  ;
; SW[2]       ; LEDg[2]     ; 8.470  ; 8.470  ; 8.470  ; 8.470  ;
; SW[2]       ; LEDg[3]     ; 9.654  ; 9.654  ; 9.654  ; 9.654  ;
; SW[2]       ; LEDg[4]     ; 9.143  ; 9.143  ; 9.143  ; 9.143  ;
; SW[2]       ; LEDg[5]     ; 8.589  ; 8.589  ; 8.589  ; 8.589  ;
; SW[2]       ; LEDg[6]     ; 10.396 ; 10.396 ; 10.396 ; 10.396 ;
; SW[2]       ; LEDg[7]     ; 8.587  ; 8.587  ; 8.587  ; 8.587  ;
; SW[3]       ; LEDg[0]     ; 8.766  ; 8.766  ; 8.766  ; 8.766  ;
; SW[3]       ; LEDg[1]     ; 8.696  ; 8.696  ; 8.696  ; 8.696  ;
; SW[3]       ; LEDg[2]     ; 9.402  ; 9.402  ; 9.402  ; 9.402  ;
; SW[3]       ; LEDg[3]     ; 9.585  ; 9.585  ; 9.585  ; 9.585  ;
; SW[3]       ; LEDg[4]     ; 10.079 ; 10.079 ; 10.079 ; 10.079 ;
; SW[3]       ; LEDg[5]     ; 8.887  ; 8.887  ; 8.887  ; 8.887  ;
; SW[3]       ; LEDg[6]     ; 11.328 ; 11.328 ; 11.328 ; 11.328 ;
; SW[3]       ; LEDg[7]     ; 9.757  ; 9.757  ; 9.757  ; 9.757  ;
; SW[4]       ; GPIO_0[0]   ; 8.078  ; 8.078  ; 8.078  ; 8.078  ;
; SW[4]       ; GPIO_1[26]  ; 15.352 ; 15.352 ; 15.352 ; 15.352 ;
; SW[4]       ; GPIO_1[27]  ; 14.946 ; 14.946 ; 14.946 ; 14.946 ;
; SW[4]       ; GPIO_1[28]  ; 14.191 ; 14.191 ; 14.191 ; 14.191 ;
; SW[4]       ; GPIO_1[29]  ; 14.251 ; 14.251 ; 14.251 ; 14.251 ;
; SW[5]       ; VGA_B[0]    ;        ; 9.220  ; 9.220  ;        ;
; SW[5]       ; VGA_B[1]    ; 9.776  ; 10.144 ; 10.144 ; 9.776  ;
; SW[5]       ; VGA_B[2]    ; 9.736  ; 10.383 ; 10.383 ; 9.736  ;
; SW[5]       ; VGA_B[3]    ; 9.650  ; 10.820 ; 10.820 ; 9.650  ;
; SW[5]       ; VGA_G[0]    ; 9.562  ; 10.435 ; 10.435 ; 9.562  ;
; SW[5]       ; VGA_G[1]    ; 9.269  ; 10.145 ; 10.145 ; 9.269  ;
; SW[5]       ; VGA_G[2]    ; 9.744  ; 10.528 ; 10.528 ; 9.744  ;
; SW[5]       ; VGA_G[3]    ; 9.363  ; 10.356 ; 10.356 ; 9.363  ;
; SW[5]       ; VGA_HS      ; 8.771  ; 8.771  ; 8.771  ; 8.771  ;
; SW[5]       ; VGA_R[0]    ; 9.621  ; 10.275 ; 10.275 ; 9.621  ;
; SW[5]       ; VGA_R[1]    ; 9.797  ; 10.677 ; 10.677 ; 9.797  ;
; SW[5]       ; VGA_R[2]    ; 10.035 ; 10.689 ; 10.689 ; 10.035 ;
; SW[5]       ; VGA_R[3]    ; 9.631  ; 10.772 ; 10.772 ; 9.631  ;
; SW[5]       ; VGA_VS      ; 9.050  ; 9.050  ; 9.050  ; 9.050  ;
; SW[6]       ; LEDr[4]     ;        ; 13.297 ; 13.297 ;        ;
+-------------+-------------+--------+--------+--------+--------+


+-----------------------------------------------------------+
; Minimum Progagation Delay                                 ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; SRAM_DQ[0]  ; LEDr[0]     ; 8.004 ; 8.004 ; 8.004 ; 8.004 ;
; SRAM_DQ[1]  ; LEDr[1]     ; 7.897 ;       ;       ; 7.897 ;
; SRAM_DQ[2]  ; LEDr[2]     ; 8.143 ; 8.143 ; 8.143 ; 8.143 ;
; SRAM_DQ[3]  ; LEDr[3]     ; 8.141 ;       ;       ; 8.141 ;
; SRAM_DQ[4]  ; LEDr[4]     ; 8.423 ; 8.423 ; 8.423 ; 8.423 ;
; SRAM_DQ[5]  ; LEDr[5]     ; 8.415 ; 8.415 ; 8.415 ; 8.415 ;
; SRAM_DQ[6]  ; LEDr[6]     ; 8.244 ;       ;       ; 8.244 ;
; SRAM_DQ[7]  ; LEDr[7]     ; 8.280 ;       ;       ; 8.280 ;
; SRAM_DQ[8]  ; LEDr[0]     ; 8.224 ; 8.224 ; 8.224 ; 8.224 ;
; SRAM_DQ[9]  ; LEDr[1]     ; 7.886 ;       ;       ; 7.886 ;
; SRAM_DQ[10] ; LEDr[2]     ; 7.887 ; 7.887 ; 7.887 ; 7.887 ;
; SRAM_DQ[11] ; LEDr[3]     ; 7.863 ;       ;       ; 7.863 ;
; SRAM_DQ[12] ; LEDr[4]     ; 8.469 ; 8.469 ; 8.469 ; 8.469 ;
; SRAM_DQ[13] ; LEDr[5]     ; 8.605 ; 8.605 ; 8.605 ; 8.605 ;
; SRAM_DQ[14] ; LEDr[6]     ; 8.654 ;       ;       ; 8.654 ;
; SRAM_DQ[15] ; LEDr[7]     ; 8.476 ;       ;       ; 8.476 ;
; SW[0]       ; LEDr[0]     ; 3.942 ; 3.547 ; 3.547 ; 3.942 ;
; SW[0]       ; LEDr[1]     ; 3.913 ; 3.623 ; 3.623 ; 3.913 ;
; SW[0]       ; LEDr[2]     ; 4.081 ; 3.655 ; 3.655 ; 4.081 ;
; SW[0]       ; LEDr[3]     ; 4.119 ; 3.698 ; 3.698 ; 4.119 ;
; SW[0]       ; LEDr[4]     ; 4.055 ; 3.845 ; 3.845 ; 4.055 ;
; SW[0]       ; LEDr[5]     ; 4.161 ; 3.754 ; 3.754 ; 4.161 ;
; SW[0]       ; LEDr[6]     ; 4.109 ; 3.695 ; 3.695 ; 4.109 ;
; SW[0]       ; LEDr[7]     ; 4.179 ; 3.759 ; 3.759 ; 4.179 ;
; SW[1]       ; LEDr[0]     ; 3.815 ; 3.815 ; 3.815 ; 3.815 ;
; SW[1]       ; LEDr[1]     ; 3.786 ; 3.786 ; 3.786 ; 3.786 ;
; SW[1]       ; LEDr[2]     ; 3.950 ; 3.950 ; 3.950 ; 3.950 ;
; SW[1]       ; LEDr[3]     ; 3.990 ; 3.990 ; 3.990 ; 3.990 ;
; SW[1]       ; LEDr[4]     ; 4.203 ; 4.203 ; 4.203 ; 4.203 ;
; SW[1]       ; LEDr[5]     ; 4.037 ; 4.037 ; 4.037 ; 4.037 ;
; SW[1]       ; LEDr[6]     ; 3.979 ; 3.979 ; 3.979 ; 3.979 ;
; SW[1]       ; LEDr[7]     ; 4.049 ; 4.049 ; 4.049 ; 4.049 ;
; SW[2]       ; LEDg[0]     ; 3.621 ; 3.621 ; 3.621 ; 3.621 ;
; SW[2]       ; LEDg[1]     ; 3.351 ; 3.351 ; 3.351 ; 3.351 ;
; SW[2]       ; LEDg[2]     ; 3.774 ; 3.774 ; 3.774 ; 3.774 ;
; SW[2]       ; LEDg[3]     ; 3.628 ; 3.628 ; 3.628 ; 3.628 ;
; SW[2]       ; LEDg[4]     ; 4.050 ; 4.050 ; 4.050 ; 4.050 ;
; SW[2]       ; LEDg[5]     ; 3.575 ; 3.575 ; 3.575 ; 3.575 ;
; SW[2]       ; LEDg[6]     ; 4.556 ; 4.556 ; 4.556 ; 4.556 ;
; SW[2]       ; LEDg[7]     ; 3.693 ; 3.693 ; 3.693 ; 3.693 ;
; SW[3]       ; LEDg[0]     ; 3.716 ; 3.716 ; 3.716 ; 3.716 ;
; SW[3]       ; LEDg[1]     ; 3.871 ; 3.871 ; 3.871 ; 3.871 ;
; SW[3]       ; LEDg[2]     ; 4.036 ; 4.036 ; 4.036 ; 4.036 ;
; SW[3]       ; LEDg[3]     ; 4.195 ; 4.195 ; 4.195 ; 4.195 ;
; SW[3]       ; LEDg[4]     ; 4.187 ; 4.187 ; 4.187 ; 4.187 ;
; SW[3]       ; LEDg[5]     ; 3.980 ; 3.980 ; 3.980 ; 3.980 ;
; SW[3]       ; LEDg[6]     ; 4.042 ; 4.042 ; 4.042 ; 4.042 ;
; SW[3]       ; LEDg[7]     ; 4.365 ; 4.365 ; 4.365 ; 4.365 ;
; SW[4]       ; GPIO_0[0]   ; 3.704 ; 3.704 ; 3.704 ; 3.704 ;
; SW[4]       ; GPIO_1[26]  ; 5.072 ; 5.072 ; 5.072 ; 5.072 ;
; SW[4]       ; GPIO_1[27]  ; 4.581 ; 4.581 ; 4.581 ; 4.581 ;
; SW[4]       ; GPIO_1[28]  ; 4.371 ; 4.371 ; 4.371 ; 4.371 ;
; SW[4]       ; GPIO_1[29]  ; 4.900 ; 4.900 ; 4.900 ; 4.900 ;
; SW[5]       ; VGA_B[0]    ;       ; 4.247 ; 4.247 ;       ;
; SW[5]       ; VGA_B[1]    ; 4.354 ; 4.592 ; 4.592 ; 4.354 ;
; SW[5]       ; VGA_B[2]    ; 4.352 ; 4.676 ; 4.676 ; 4.352 ;
; SW[5]       ; VGA_B[3]    ; 4.326 ; 4.826 ; 4.826 ; 4.326 ;
; SW[5]       ; VGA_G[0]    ; 4.329 ; 4.712 ; 4.712 ; 4.329 ;
; SW[5]       ; VGA_G[1]    ; 4.210 ; 4.596 ; 4.596 ; 4.210 ;
; SW[5]       ; VGA_G[2]    ; 4.356 ; 4.731 ; 4.731 ; 4.356 ;
; SW[5]       ; VGA_G[3]    ; 4.314 ; 4.738 ; 4.738 ; 4.314 ;
; SW[5]       ; VGA_HS      ; 4.038 ; 4.038 ; 4.038 ; 4.038 ;
; SW[5]       ; VGA_R[0]    ; 4.365 ; 4.677 ; 4.677 ; 4.365 ;
; SW[5]       ; VGA_R[1]    ; 4.395 ; 4.784 ; 4.784 ; 4.395 ;
; SW[5]       ; VGA_R[2]    ; 4.467 ; 4.801 ; 4.801 ; 4.467 ;
; SW[5]       ; VGA_R[3]    ; 4.298 ; 4.797 ; 4.797 ; 4.298 ;
; SW[5]       ; VGA_VS      ; 4.123 ; 4.123 ; 4.123 ; 4.123 ;
; SW[6]       ; LEDr[4]     ;       ; 5.588 ; 5.588 ;       ;
+-------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                     ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; clockster:clockmaker|div300by21[4]                 ; ayglue:shrieker|YM2149:digeridoo|env_reset         ; 0        ; 0        ; 2        ; 0        ;
; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 1331380  ; 7837     ; 14930    ; 56       ;
; clockster:clockmaker|cophacc[15]                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 5        ; 0        ; 0        ; 0        ;
; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; jtag_top:tigertiger|USB_JTAG:u1|mTCK               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 18       ; 0        ; 0        ; 0        ;
; pll_for_sdram_0|altpll_component|pll|clk[1]        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 9        ; 0        ; 0        ; 0        ;
; T8080se:CPU|WR_n                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 307      ; 291      ; 0        ; 0        ;
; TCK                                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 3        ; 1        ; 0        ; 0        ;
; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 643      ; 0        ; 0        ; 0        ;
; clockster:clockmaker|cophacc[15]                   ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 1        ; 1        ; 0        ; 0        ;
; clockster:clockmaker|div300by21[4]                 ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 5        ; 5        ; 0        ; 0        ;
; clockster:clockmaker|pal_phase[31]                 ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 1        ; 1        ; 0        ; 0        ;
; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15]                   ; 26       ; 0        ; 0        ; 0        ;
; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15]                   ; 361      ; 0        ; 0        ; 0        ;
; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|cophacc[15]                   ; 22       ; 0        ; 0        ; 0        ;
; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ; clockster:clockmaker|cophacc[15]                   ; 1        ; 9        ; 0        ; 0        ;
; soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ; clockster:clockmaker|cophacc[15]                   ; 1        ; 1        ; 0        ; 0        ;
; ayglue:shrieker|YM2149:digeridoo|env_reset         ; clockster:clockmaker|div300by21[4]                 ; 161      ; 328      ; 0        ; 0        ;
; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4]                 ; 6761     ; 0        ; 0        ; 0        ;
; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|div300by21[4]                 ; 20757    ; 0        ; 0        ; 0        ;
; T8080se:CPU|WR_n                                   ; clockster:clockmaker|div300by21[4]                 ; 109      ; 109      ; 0        ; 0        ;
; clockster:clockmaker|pal_phase[31]                 ; clockster:clockmaker|pal_phase[31]                 ; 12       ; 0        ; 0        ; 0        ;
; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; 44       ; 0        ; 0        ; 0        ;
; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; 408      ; 0        ; 0        ; 0        ;
; jtag_top:tigertiger|USB_JTAG:u1|mTCK               ; jtag_top:tigertiger|USB_JTAG:u1|mTCK               ; 46       ; 0        ; 0        ; 0        ;
; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; 324      ; 0        ; 0        ; 0        ;
; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; 5383     ; 0        ; 0        ; 0        ;
; pll_for_sdram_0|altpll_component|pll|clk[2]        ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; 10       ; 0        ; 0        ; 0        ;
; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[2]        ; 9        ; 0        ; 0        ; 0        ;
; pll_for_sdram_0|altpll_component|pll|clk[2]        ; pll_for_sdram_0|altpll_component|pll|clk[2]        ; 2320     ; 0        ; 0        ; 0        ;
; clockster:clockmaker|cophacc[15]                   ; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ; 0        ; 0        ; 10       ; 0        ;
; soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ; 0        ; 0        ; 0        ; 8        ;
; soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ; 0        ; 0        ; 0        ; 50       ;
; clockster:clockmaker|div300by21[4]                 ; T8080se:CPU|WR_n                                   ; 278      ; 0        ; 0        ; 0        ;
; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; TCK                                                ; 12       ; 0        ; 0        ; 0        ;
; TCK                                                ; TCK                                                ; 16       ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                      ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; clockster:clockmaker|div300by21[4]                 ; ayglue:shrieker|YM2149:digeridoo|env_reset         ; 0        ; 0        ; 2        ; 0        ;
; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 1331380  ; 7837     ; 14930    ; 56       ;
; clockster:clockmaker|cophacc[15]                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 5        ; 0        ; 0        ; 0        ;
; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; jtag_top:tigertiger|USB_JTAG:u1|mTCK               ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 18       ; 0        ; 0        ; 0        ;
; pll_for_sdram_0|altpll_component|pll|clk[1]        ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 9        ; 0        ; 0        ; 0        ;
; T8080se:CPU|WR_n                                   ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 307      ; 291      ; 0        ; 0        ;
; TCK                                                ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 3        ; 1        ; 0        ; 0        ;
; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 643      ; 0        ; 0        ; 0        ;
; clockster:clockmaker|cophacc[15]                   ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 1        ; 1        ; 0        ; 0        ;
; clockster:clockmaker|div300by21[4]                 ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 5        ; 5        ; 0        ; 0        ;
; clockster:clockmaker|pal_phase[31]                 ; clockmaker|vector_xtal|altpll_component|pll|clk[1] ; 1        ; 1        ; 0        ; 0        ;
; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15]                   ; 26       ; 0        ; 0        ; 0        ;
; clockster:clockmaker|cophacc[15]                   ; clockster:clockmaker|cophacc[15]                   ; 361      ; 0        ; 0        ; 0        ;
; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|cophacc[15]                   ; 22       ; 0        ; 0        ; 0        ;
; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ; clockster:clockmaker|cophacc[15]                   ; 1        ; 9        ; 0        ; 0        ;
; soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ; clockster:clockmaker|cophacc[15]                   ; 1        ; 1        ; 0        ; 0        ;
; ayglue:shrieker|YM2149:digeridoo|env_reset         ; clockster:clockmaker|div300by21[4]                 ; 161      ; 328      ; 0        ; 0        ;
; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|div300by21[4]                 ; 6761     ; 0        ; 0        ; 0        ;
; clockster:clockmaker|div300by21[4]                 ; clockster:clockmaker|div300by21[4]                 ; 20757    ; 0        ; 0        ; 0        ;
; T8080se:CPU|WR_n                                   ; clockster:clockmaker|div300by21[4]                 ; 109      ; 109      ; 0        ; 0        ;
; clockster:clockmaker|pal_phase[31]                 ; clockster:clockmaker|pal_phase[31]                 ; 12       ; 0        ; 0        ; 0        ;
; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; 44       ; 0        ; 0        ; 0        ;
; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; 408      ; 0        ; 0        ; 0        ;
; jtag_top:tigertiger|USB_JTAG:u1|mTCK               ; jtag_top:tigertiger|USB_JTAG:u1|mTCK               ; 46       ; 0        ; 0        ; 0        ;
; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; 324      ; 0        ; 0        ; 0        ;
; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; 5383     ; 0        ; 0        ; 0        ;
; pll_for_sdram_0|altpll_component|pll|clk[2]        ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; 10       ; 0        ; 0        ; 0        ;
; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[2]        ; 9        ; 0        ; 0        ; 0        ;
; pll_for_sdram_0|altpll_component|pll|clk[2]        ; pll_for_sdram_0|altpll_component|pll|clk[2]        ; 2320     ; 0        ; 0        ; 0        ;
; clockster:clockmaker|cophacc[15]                   ; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ; 0        ; 0        ; 10       ; 0        ;
; soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ; soundcodec:soundnik|audio_io:audioio|LRCK_1X       ; 0        ; 0        ; 0        ; 8        ;
; soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ; 0        ; 0        ; 0        ; 50       ;
; clockster:clockmaker|div300by21[4]                 ; T8080se:CPU|WR_n                                   ; 278      ; 0        ; 0        ; 0        ;
; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; TCK                                                ; 12       ; 0        ; 0        ; 0        ;
; TCK                                                ; TCK                                                ; 16       ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                  ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 742      ; 0        ; 0        ; 0        ;
; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15]                   ; 28       ; 0        ; 0        ; 0        ;
; ayglue:shrieker|YM2149:digeridoo|env_reset         ; clockster:clockmaker|div300by21[4]                 ; 7        ; 7        ; 0        ; 0        ;
; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; 40       ; 0        ; 0        ; 0        ;
; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; 448      ; 0        ; 2        ; 0        ;
; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; 0        ; 14       ; 0        ; 0        ;
; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2]        ; 146      ; 0        ; 2        ; 0        ;
; pll_for_sdram_0|altpll_component|pll|clk[2]        ; pll_for_sdram_0|altpll_component|pll|clk[2]        ; 0        ; 14       ; 0        ; 0        ;
; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ; 0        ; 0        ; 8        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                   ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; 742      ; 0        ; 0        ; 0        ;
; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; clockster:clockmaker|cophacc[15]                   ; 28       ; 0        ; 0        ; 0        ;
; ayglue:shrieker|YM2149:digeridoo|env_reset         ; clockster:clockmaker|div300by21[4]                 ; 7        ; 7        ; 0        ; 0        ;
; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; I2C_AV_Config:u7|mI2C_CTRL_CLK                     ; 40       ; 0        ; 0        ; 0        ;
; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; 448      ; 0        ; 2        ; 0        ;
; pll_for_sdram_0|altpll_component|pll|clk[1]        ; pll_for_sdram_0|altpll_component|pll|clk[1]        ; 0        ; 14       ; 0        ; 0        ;
; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; pll_for_sdram_0|altpll_component|pll|clk[2]        ; 146      ; 0        ; 2        ; 0        ;
; pll_for_sdram_0|altpll_component|pll|clk[2]        ; pll_for_sdram_0|altpll_component|pll|clk[2]        ; 0        ; 14       ; 0        ; 0        ;
; clockmaker|vector_xtal|altpll_component|pll|clk[0] ; soundcodec:soundnik|audio_io:audioio|oAUD_BCK      ; 0        ; 0        ; 8        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 48    ; 48   ;
; Unconstrained Input Port Paths  ; 1692  ; 1692 ;
; Unconstrained Output Ports      ; 163   ; 163  ;
; Unconstrained Output Port Paths ; 2010  ; 2010 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Mar 24 23:25:46 2018
Info: Command: quartus_sta vector06cc -c vector06cc
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_02i1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_kd9:dffpipe7|dffe8a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'vector06cc.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk50mhz clk50mhz
    Info (332110): create_clock -period 41.666 -waveform {0.000 20.833} -name clk24mhz clk24mhz
    Info (332110): create_generated_clock -source {clockmaker|vector_xtal|altpll_component|pll|inclk[0]} -duty_cycle 50.00 -name {clockmaker|vector_xtal|altpll_component|pll|clk[0]} {clockmaker|vector_xtal|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {clockmaker|vector_xtal|altpll_component|pll|inclk[0]} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name {clockmaker|vector_xtal|altpll_component|pll|clk[1]} {clockmaker|vector_xtal|altpll_component|pll|clk[1]}
    Info (332110): create_generated_clock -source {pll_for_sdram_0|altpll_component|pll|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {pll_for_sdram_0|altpll_component|pll|clk[0]} {pll_for_sdram_0|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {pll_for_sdram_0|altpll_component|pll|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {pll_for_sdram_0|altpll_component|pll|clk[1]} {pll_for_sdram_0|altpll_component|pll|clk[1]}
    Info (332110): create_generated_clock -source {pll_for_sdram_0|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {pll_for_sdram_0|altpll_component|pll|clk[2]} {pll_for_sdram_0|altpll_component|pll|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name T8080se:CPU|WR_n T8080se:CPU|WR_n
    Info (332105): create_clock -period 1.000 -name clockster:clockmaker|div300by21[4] clockster:clockmaker|div300by21[4]
    Info (332105): create_clock -period 1.000 -name clockster:clockmaker|cophacc[15] clockster:clockmaker|cophacc[15]
    Info (332105): create_clock -period 1.000 -name soundcodec:soundnik|audio_io:audioio|LRCK_1X soundcodec:soundnik|audio_io:audioio|LRCK_1X
    Info (332105): create_clock -period 1.000 -name soundcodec:soundnik|audio_io:audioio|oAUD_BCK soundcodec:soundnik|audio_io:audioio|oAUD_BCK
    Info (332105): create_clock -period 1.000 -name ayglue:shrieker|YM2149:digeridoo|env_reset ayglue:shrieker|YM2149:digeridoo|env_reset
    Info (332105): create_clock -period 1.000 -name jtag_top:tigertiger|USB_JTAG:u1|mTCK jtag_top:tigertiger|USB_JTAG:u1|mTCK
    Info (332105): create_clock -period 1.000 -name TCK TCK
    Info (332105): create_clock -period 1.000 -name I2C_AV_Config:u7|mI2C_CTRL_CLK I2C_AV_Config:u7|mI2C_CTRL_CLK
    Info (332105): create_clock -period 1.000 -name clockster:clockmaker|pal_phase[31] clockster:clockmaker|pal_phase[31]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -8.790
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.790     -1091.128 clockmaker|vector_xtal|altpll_component|pll|clk[0] 
    Info (332119):    -7.044      -150.139 pll_for_sdram_0|altpll_component|pll|clk[1] 
    Info (332119):    -6.490     -1103.906 clockster:clockmaker|div300by21[4] 
    Info (332119):    -3.764       -97.885 I2C_AV_Config:u7|mI2C_CTRL_CLK 
    Info (332119):    -2.368       -64.441 clockster:clockmaker|cophacc[15] 
    Info (332119):    -2.219       -15.544 T8080se:CPU|WR_n 
    Info (332119):    -1.282       -11.042 soundcodec:soundnik|audio_io:audioio|oAUD_BCK 
    Info (332119):    -1.147        -2.512 TCK 
    Info (332119):    -1.104       -10.046 jtag_top:tigertiger|USB_JTAG:u1|mTCK 
    Info (332119):    -1.072        -8.286 soundcodec:soundnik|audio_io:audioio|LRCK_1X 
    Info (332119):    -1.041       -10.986 clockmaker|vector_xtal|altpll_component|pll|clk[1] 
    Info (332119):    -0.815        -1.450 ayglue:shrieker|YM2149:digeridoo|env_reset 
    Info (332119):    -0.299        -0.515 clockster:clockmaker|pal_phase[31] 
    Info (332119):    33.538         0.000 pll_for_sdram_0|altpll_component|pll|clk[2] 
Info (332146): Worst-case hold slack is -3.244
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.244       -11.864 TCK 
    Info (332119):    -2.759        -6.806 clockster:clockmaker|cophacc[15] 
    Info (332119):    -2.281        -8.408 T8080se:CPU|WR_n 
    Info (332119):    -0.239        -0.413 clockster:clockmaker|div300by21[4] 
    Info (332119):    -0.059        -0.649 I2C_AV_Config:u7|mI2C_CTRL_CLK 
    Info (332119):     0.080         0.000 clockmaker|vector_xtal|altpll_component|pll|clk[0] 
    Info (332119):     0.081         0.000 clockmaker|vector_xtal|altpll_component|pll|clk[1] 
    Info (332119):     0.283         0.000 soundcodec:soundnik|audio_io:audioio|LRCK_1X 
    Info (332119):     0.445         0.000 clockster:clockmaker|pal_phase[31] 
    Info (332119):     0.445         0.000 jtag_top:tigertiger|USB_JTAG:u1|mTCK 
    Info (332119):     0.445         0.000 pll_for_sdram_0|altpll_component|pll|clk[1] 
    Info (332119):     0.445         0.000 pll_for_sdram_0|altpll_component|pll|clk[2] 
    Info (332119):     0.445         0.000 soundcodec:soundnik|audio_io:audioio|oAUD_BCK 
    Info (332119):     0.624         0.000 ayglue:shrieker|YM2149:digeridoo|env_reset 
Info (332146): Worst-case recovery slack is -4.475
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.475      -303.382 pll_for_sdram_0|altpll_component|pll|clk[2] 
    Info (332119):    -4.472      -913.241 pll_for_sdram_0|altpll_component|pll|clk[1] 
    Info (332119):    -1.877        -7.508 soundcodec:soundnik|audio_io:audioio|oAUD_BCK 
    Info (332119):    -1.505       -30.100 I2C_AV_Config:u7|mI2C_CTRL_CLK 
    Info (332119):    -1.226       -17.104 clockster:clockmaker|cophacc[15] 
    Info (332119):    -0.940        -4.684 clockster:clockmaker|div300by21[4] 
    Info (332119):    34.639         0.000 clockmaker|vector_xtal|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is 0.798
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.798         0.000 clockster:clockmaker|cophacc[15] 
    Info (332119):     0.813         0.000 clockster:clockmaker|div300by21[4] 
    Info (332119):     1.092         0.000 I2C_AV_Config:u7|mI2C_CTRL_CLK 
    Info (332119):     1.464         0.000 soundcodec:soundnik|audio_io:audioio|oAUD_BCK 
    Info (332119):     2.844         0.000 clockmaker|vector_xtal|altpll_component|pll|clk[0] 
    Info (332119):     3.606         0.000 pll_for_sdram_0|altpll_component|pll|clk[1] 
    Info (332119):     3.606         0.000 pll_for_sdram_0|altpll_component|pll|clk[2] 
Info (332146): Worst-case minimum pulse width slack is -1.469
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.469        -7.579 TCK 
    Info (332119):    -0.611      -292.058 clockster:clockmaker|div300by21[4] 
    Info (332119):    -0.611       -54.990 clockster:clockmaker|cophacc[15] 
    Info (332119):    -0.611       -51.324 I2C_AV_Config:u7|mI2C_CTRL_CLK 
    Info (332119):    -0.611       -23.218 jtag_top:tigertiger|USB_JTAG:u1|mTCK 
    Info (332119):    -0.611       -21.996 soundcodec:soundnik|audio_io:audioio|LRCK_1X 
    Info (332119):    -0.611       -14.664 soundcodec:soundnik|audio_io:audioio|oAUD_BCK 
    Info (332119):    -0.611        -7.332 clockster:clockmaker|pal_phase[31] 
    Info (332119):     0.500         0.000 T8080se:CPU|WR_n 
    Info (332119):     0.500         0.000 ayglue:shrieker|YM2149:digeridoo|env_reset 
    Info (332119):     0.555         0.000 clockmaker|vector_xtal|altpll_component|pll|clk[1] 
    Info (332119):     2.436         0.000 pll_for_sdram_0|altpll_component|pll|clk[1] 
    Info (332119):    10.000         0.000 clk50mhz 
    Info (332119):    17.436         0.000 pll_for_sdram_0|altpll_component|pll|clk[2] 
    Info (332119):    18.269         0.000 clockmaker|vector_xtal|altpll_component|pll|clk[0] 
    Info (332119):    20.833         0.000 clk24mhz 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.095
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.095      -532.326 clockmaker|vector_xtal|altpll_component|pll|clk[0] 
    Info (332119):    -2.657       -57.136 pll_for_sdram_0|altpll_component|pll|clk[1] 
    Info (332119):    -1.877      -283.907 clockster:clockmaker|div300by21[4] 
    Info (332119):    -0.757       -15.568 I2C_AV_Config:u7|mI2C_CTRL_CLK 
    Info (332119):    -0.698        -3.756 clockmaker|vector_xtal|altpll_component|pll|clk[1] 
    Info (332119):    -0.369        -7.045 clockster:clockmaker|cophacc[15] 
    Info (332119):    -0.214        -1.119 soundcodec:soundnik|audio_io:audioio|LRCK_1X 
    Info (332119):    -0.213        -0.989 T8080se:CPU|WR_n 
    Info (332119):    -0.061        -0.061 ayglue:shrieker|YM2149:digeridoo|env_reset 
    Info (332119):     0.064         0.000 jtag_top:tigertiger|USB_JTAG:u1|mTCK 
    Info (332119):     0.126         0.000 soundcodec:soundnik|audio_io:audioio|oAUD_BCK 
    Info (332119):     0.186         0.000 TCK 
    Info (332119):     0.491         0.000 clockster:clockmaker|pal_phase[31] 
    Info (332119):    37.515         0.000 pll_for_sdram_0|altpll_component|pll|clk[2] 
Info (332146): Worst-case hold slack is -2.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.391        -9.166 TCK 
    Info (332119):    -1.714        -8.194 clockster:clockmaker|cophacc[15] 
    Info (332119):    -0.876       -18.887 I2C_AV_Config:u7|mI2C_CTRL_CLK 
    Info (332119):    -0.799       -67.552 clockster:clockmaker|div300by21[4] 
    Info (332119):    -0.726        -2.325 T8080se:CPU|WR_n 
    Info (332119):     0.095         0.000 soundcodec:soundnik|audio_io:audioio|LRCK_1X 
    Info (332119):     0.215         0.000 clockmaker|vector_xtal|altpll_component|pll|clk[0] 
    Info (332119):     0.215         0.000 clockmaker|vector_xtal|altpll_component|pll|clk[1] 
    Info (332119):     0.215         0.000 clockster:clockmaker|pal_phase[31] 
    Info (332119):     0.215         0.000 jtag_top:tigertiger|USB_JTAG:u1|mTCK 
    Info (332119):     0.215         0.000 pll_for_sdram_0|altpll_component|pll|clk[1] 
    Info (332119):     0.215         0.000 pll_for_sdram_0|altpll_component|pll|clk[2] 
    Info (332119):     0.215         0.000 soundcodec:soundnik|audio_io:audioio|oAUD_BCK 
    Info (332119):     0.632         0.000 ayglue:shrieker|YM2149:digeridoo|env_reset 
Info (332146): Worst-case recovery slack is -2.476
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.476      -496.559 pll_for_sdram_0|altpll_component|pll|clk[1] 
    Info (332119):    -2.476      -165.178 pll_for_sdram_0|altpll_component|pll|clk[2] 
    Info (332119):    -0.467        -1.868 soundcodec:soundnik|audio_io:audioio|oAUD_BCK 
    Info (332119):    -0.301        -6.020 I2C_AV_Config:u7|mI2C_CTRL_CLK 
    Info (332119):    -0.151        -2.058 clockster:clockmaker|cophacc[15] 
    Info (332119):    -0.122        -0.242 clockster:clockmaker|div300by21[4] 
    Info (332119):    38.757         0.000 clockmaker|vector_xtal|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is -0.024
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.024        -0.196 clockster:clockmaker|cophacc[15] 
    Info (332119):     0.140         0.000 I2C_AV_Config:u7|mI2C_CTRL_CLK 
    Info (332119):     0.306         0.000 soundcodec:soundnik|audio_io:audioio|oAUD_BCK 
    Info (332119):     0.331         0.000 clockster:clockmaker|div300by21[4] 
    Info (332119):     1.262         0.000 clockmaker|vector_xtal|altpll_component|pll|clk[0] 
    Info (332119):     2.018         0.000 pll_for_sdram_0|altpll_component|pll|clk[1] 
    Info (332119):     2.018         0.000 pll_for_sdram_0|altpll_component|pll|clk[2] 
Info (332146): Worst-case minimum pulse width slack is -1.222
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.222        -6.222 TCK 
    Info (332119):    -0.500      -239.000 clockster:clockmaker|div300by21[4] 
    Info (332119):    -0.500       -45.000 clockster:clockmaker|cophacc[15] 
    Info (332119):    -0.500       -42.000 I2C_AV_Config:u7|mI2C_CTRL_CLK 
    Info (332119):    -0.500       -19.000 jtag_top:tigertiger|USB_JTAG:u1|mTCK 
    Info (332119):    -0.500       -18.000 soundcodec:soundnik|audio_io:audioio|LRCK_1X 
    Info (332119):    -0.500       -12.000 soundcodec:soundnik|audio_io:audioio|oAUD_BCK 
    Info (332119):    -0.500        -6.000 clockster:clockmaker|pal_phase[31] 
    Info (332119):     0.500         0.000 T8080se:CPU|WR_n 
    Info (332119):     0.500         0.000 ayglue:shrieker|YM2149:digeridoo|env_reset 
    Info (332119):     0.666         0.000 clockmaker|vector_xtal|altpll_component|pll|clk[1] 
    Info (332119):     2.873         0.000 pll_for_sdram_0|altpll_component|pll|clk[1] 
    Info (332119):    10.000         0.000 clk50mhz 
    Info (332119):    17.873         0.000 pll_for_sdram_0|altpll_component|pll|clk[2] 
    Info (332119):    18.706         0.000 clockmaker|vector_xtal|altpll_component|pll|clk[0] 
    Info (332119):    20.833         0.000 clk24mhz 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 429 megabytes
    Info: Processing ended: Sat Mar 24 23:26:47 2018
    Info: Elapsed time: 00:01:01
    Info: Total CPU time (on all processors): 00:00:51


