{"vcs1":{"timestamp_begin":1680402292.412406646, "rt":0.88, "ut":0.24, "st":0.14}}
{"vcselab":{"timestamp_begin":1680402293.325818229, "rt":1.22, "ut":0.20, "st":0.07}}
{"link":{"timestamp_begin":1680402294.568899204, "rt":0.67, "ut":0.06, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680402292.132007543}
{"VCS_COMP_START_TIME": 1680402292.132007543}
{"VCS_COMP_END_TIME": 1680402297.306719025}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339956}}
{"stitch_vcselab": {"peak_mem": 239012}}
