# VHDL Learning Projects

This repository contains a collection of VHDL programs developed during my internship, covering basic to intermediate-level RTL design and simulation.

## ðŸ“‚ Project Categories

- `combinational/` â€“ Half/Full Adders, Multiplexers, Encoders, Decoders, etc.
- `sequential/` â€“ Flip-flops, Counters, Shift Registers
- `tb/` â€“ Testbenches for verifying functionality

## ðŸ”§ Tools Used

- Vivado (Xilinx)

## âœ… How to Run

1. Clone this repo:  
   `git clone https://github.com/abhay-m-prasannakumar/vhdl-learning.git`
2. Open the files in your VHDL simulator.
3. Compile source files and run testbenches.

## ðŸ“œ License

MIT License
