<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MipsDisassembler.cpp source code [llvm/llvm/lib/Target/Mips/Disassembler/MipsDisassembler.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Mips/Disassembler/MipsDisassembler.cpp'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>lib</a>/<a href='../..'>Target</a>/<a href='..'>Mips</a>/<a href='./'>Disassembler</a>/<a href='MipsDisassembler.cpp.html'>MipsDisassembler.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- MipsDisassembler.cpp - Disassembler for Mips -----------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file is part of the Mips Disassembler.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="../MCTargetDesc/MipsMCTargetDesc.h.html">"MCTargetDesc/MipsMCTargetDesc.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../Mips.h.html">"Mips.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../TargetInfo/MipsTargetInfo.h.html">"TargetInfo/MipsTargetInfo.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../../include/llvm/ADT/ArrayRef.h.html">"llvm/ADT/ArrayRef.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../../include/llvm/MC/MCContext.h.html">"llvm/MC/MCContext.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html">"llvm/MC/MCDisassembler/MCDisassembler.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../../include/llvm/MC/MCFixedLenDisassembler.h.html">"llvm/MC/MCFixedLenDisassembler.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../../include/llvm/MC/MCInst.h.html">"llvm/MC/MCInst.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../../include/llvm/MC/MCSubtargetInfo.h.html">"llvm/MC/MCSubtargetInfo.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../../include/llvm/Support/Compiler.h.html">"llvm/Support/Compiler.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../../include/llvm/Support/TargetRegistry.h.html">"llvm/Support/TargetRegistry.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "mips-disassembler"</u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><b>using</b> <dfn class="typedef" id="DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</dfn> = <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus" title='llvm::MCDisassembler::DecodeStatus' data-ref="llvm::MCDisassembler::DecodeStatus">DecodeStatus</a>;</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><b>namespace</b> {</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::MipsDisassembler" title='(anonymous namespace)::MipsDisassembler' data-ref="(anonymousnamespace)::MipsDisassembler">MipsDisassembler</dfn> : <b>public</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a> {</td></tr>
<tr><th id="41">41</th><td>  <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::MipsDisassembler::IsMicroMips" title='(anonymous namespace)::MipsDisassembler::IsMicroMips' data-type='bool' data-ref="(anonymousnamespace)::MipsDisassembler::IsMicroMips">IsMicroMips</dfn>;</td></tr>
<tr><th id="42">42</th><td>  <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::MipsDisassembler::IsBigEndian" title='(anonymous namespace)::MipsDisassembler::IsBigEndian' data-type='bool' data-ref="(anonymousnamespace)::MipsDisassembler::IsBigEndian">IsBigEndian</dfn>;</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><b>public</b>:</td></tr>
<tr><th id="45">45</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_116MipsDisassemblerC1ERKN4llvm15MCSubtargetInfoERNS1_9MCContextEb" title='(anonymous namespace)::MipsDisassembler::MipsDisassembler' data-type='void (anonymous namespace)::MipsDisassembler::MipsDisassembler(const llvm::MCSubtargetInfo &amp; STI, llvm::MCContext &amp; Ctx, bool IsBigEndian)' data-ref="_ZN12_GLOBAL__N_116MipsDisassemblerC1ERKN4llvm15MCSubtargetInfoERNS1_9MCContextEb">MipsDisassembler</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="1STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="1STI">STI</dfn>, <a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col2 decl" id="2Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="2Ctx">Ctx</dfn>, <em>bool</em> <dfn class="local col3 decl" id="3IsBigEndian" title='IsBigEndian' data-type='bool' data-ref="3IsBigEndian">IsBigEndian</dfn>)</td></tr>
<tr><th id="46">46</th><td>      : <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a><a class="ref" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#_ZN4llvm14MCDisassemblerC1ERKNS_15MCSubtargetInfoERNS_9MCContextE" title='llvm::MCDisassembler::MCDisassembler' data-ref="_ZN4llvm14MCDisassemblerC1ERKNS_15MCSubtargetInfoERNS_9MCContextE">(</a><a class="local col1 ref" href="#1STI" title='STI' data-ref="1STI">STI</a>, <a class="local col2 ref" href="#2Ctx" title='Ctx' data-ref="2Ctx">Ctx</a>),</td></tr>
<tr><th id="47">47</th><td>        IsMicroMips(STI.getFeatureBits()[<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::FeatureMicroMips]),</td></tr>
<tr><th id="48">48</th><td>        <a class="tu member" href="#(anonymousnamespace)::MipsDisassembler::IsBigEndian" title='(anonymous namespace)::MipsDisassembler::IsBigEndian' data-use='w' data-ref="(anonymousnamespace)::MipsDisassembler::IsBigEndian">IsBigEndian</a>(<a class="local col3 ref" href="#3IsBigEndian" title='IsBigEndian' data-ref="3IsBigEndian">IsBigEndian</a>) {}</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116MipsDisassembler8hasMips2Ev" title='(anonymous namespace)::MipsDisassembler::hasMips2' data-type='bool (anonymous namespace)::MipsDisassembler::hasMips2() const' data-ref="_ZNK12_GLOBAL__N_116MipsDisassembler8hasMips2Ev">hasMips2</dfn>() <em>const</em> { <b>return</b> STI.getFeatureBits()[<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::FeatureMips2]; }</td></tr>
<tr><th id="51">51</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116MipsDisassembler8hasMips3Ev" title='(anonymous namespace)::MipsDisassembler::hasMips3' data-type='bool (anonymous namespace)::MipsDisassembler::hasMips3() const' data-ref="_ZNK12_GLOBAL__N_116MipsDisassembler8hasMips3Ev">hasMips3</dfn>() <em>const</em> { <b>return</b> STI.getFeatureBits()[<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::FeatureMips3]; }</td></tr>
<tr><th id="52">52</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116MipsDisassembler9hasMips32Ev" title='(anonymous namespace)::MipsDisassembler::hasMips32' data-type='bool (anonymous namespace)::MipsDisassembler::hasMips32() const' data-ref="_ZNK12_GLOBAL__N_116MipsDisassembler9hasMips32Ev">hasMips32</dfn>() <em>const</em> { <b>return</b> STI.getFeatureBits()[<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::FeatureMips32]; }</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116MipsDisassembler11hasMips32r6Ev" title='(anonymous namespace)::MipsDisassembler::hasMips32r6' data-type='bool (anonymous namespace)::MipsDisassembler::hasMips32r6() const' data-ref="_ZNK12_GLOBAL__N_116MipsDisassembler11hasMips32r6Ev">hasMips32r6</dfn>() <em>const</em> {</td></tr>
<tr><th id="55">55</th><td>    <b>return</b> STI.getFeatureBits()[<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::FeatureMips32r6];</td></tr>
<tr><th id="56">56</th><td>  }</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116MipsDisassembler6isFP64Ev" title='(anonymous namespace)::MipsDisassembler::isFP64' data-type='bool (anonymous namespace)::MipsDisassembler::isFP64() const' data-ref="_ZNK12_GLOBAL__N_116MipsDisassembler6isFP64Ev">isFP64</dfn>() <em>const</em> { <b>return</b> STI.getFeatureBits()[<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::FeatureFP64Bit]; }</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116MipsDisassembler6isGP64Ev" title='(anonymous namespace)::MipsDisassembler::isGP64' data-type='bool (anonymous namespace)::MipsDisassembler::isGP64() const' data-ref="_ZNK12_GLOBAL__N_116MipsDisassembler6isGP64Ev">isGP64</dfn>() <em>const</em> { <b>return</b> STI.getFeatureBits()[<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::FeatureGP64Bit]; }</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116MipsDisassembler7isPTR64Ev" title='(anonymous namespace)::MipsDisassembler::isPTR64' data-type='bool (anonymous namespace)::MipsDisassembler::isPTR64() const' data-ref="_ZNK12_GLOBAL__N_116MipsDisassembler7isPTR64Ev">isPTR64</dfn>() <em>const</em> { <b>return</b> STI.getFeatureBits()[<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::FeaturePTR64Bit]; }</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116MipsDisassembler9hasCnMipsEv" title='(anonymous namespace)::MipsDisassembler::hasCnMips' data-type='bool (anonymous namespace)::MipsDisassembler::hasCnMips() const' data-ref="_ZNK12_GLOBAL__N_116MipsDisassembler9hasCnMipsEv">hasCnMips</dfn>() <em>const</em> { <b>return</b> STI.getFeatureBits()[<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::FeatureCnMips]; }</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116MipsDisassembler7hasCOP3Ev" title='(anonymous namespace)::MipsDisassembler::hasCOP3' data-type='bool (anonymous namespace)::MipsDisassembler::hasCOP3() const' data-ref="_ZNK12_GLOBAL__N_116MipsDisassembler7hasCOP3Ev">hasCOP3</dfn>() <em>const</em> {</td></tr>
<tr><th id="67">67</th><td>    <i>// Only present in MIPS-I and MIPS-II</i></td></tr>
<tr><th id="68">68</th><td>    <b>return</b> !<a class="tu member" href="#_ZNK12_GLOBAL__N_116MipsDisassembler9hasMips32Ev" title='(anonymous namespace)::MipsDisassembler::hasMips32' data-use='c' data-ref="_ZNK12_GLOBAL__N_116MipsDisassembler9hasMips32Ev">hasMips32</a>() &amp;&amp; !<a class="tu member" href="#_ZNK12_GLOBAL__N_116MipsDisassembler8hasMips3Ev" title='(anonymous namespace)::MipsDisassembler::hasMips3' data-use='c' data-ref="_ZNK12_GLOBAL__N_116MipsDisassembler8hasMips3Ev">hasMips3</a>();</td></tr>
<tr><th id="69">69</th><td>  }</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>  <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus" title='llvm::MCDisassembler::DecodeStatus' data-ref="llvm::MCDisassembler::DecodeStatus">DecodeStatus</a> <a class="virtual tu decl" href="#_ZNK12_GLOBAL__N_116MipsDisassembler14getInstructionERN4llvm6MCInstERmNS1_8ArrayRefIhEEmRNS1_11raw_ostreamES8_" title='(anonymous namespace)::MipsDisassembler::getInstruction' data-type='llvm::MCDisassembler::DecodeStatus (anonymous namespace)::MipsDisassembler::getInstruction(llvm::MCInst &amp; Instr, uint64_t &amp; Size, ArrayRef&lt;uint8_t&gt; Bytes, uint64_t Address, llvm::raw_ostream &amp; VStream, llvm::raw_ostream &amp; CStream) const' data-ref="_ZNK12_GLOBAL__N_116MipsDisassembler14getInstructionERN4llvm6MCInstERmNS1_8ArrayRefIhEEmRNS1_11raw_ostreamES8_">getInstruction</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="4Instr" title='Instr' data-type='llvm::MCInst &amp;' data-ref="4Instr">Instr</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> &amp;<dfn class="local col5 decl" id="5Size" title='Size' data-type='uint64_t &amp;' data-ref="5Size">Size</dfn>,</td></tr>
<tr><th id="72">72</th><td>                              <a class="type" href="../../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a>&gt; <dfn class="local col6 decl" id="6Bytes" title='Bytes' data-type='ArrayRef&lt;uint8_t&gt;' data-ref="6Bytes">Bytes</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="7Address" title='Address' data-type='uint64_t' data-ref="7Address">Address</dfn>,</td></tr>
<tr><th id="73">73</th><td>                              <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col8 decl" id="8VStream" title='VStream' data-type='llvm::raw_ostream &amp;' data-ref="8VStream">VStream</dfn>,</td></tr>
<tr><th id="74">74</th><td>                              <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col9 decl" id="9CStream" title='CStream' data-type='llvm::raw_ostream &amp;' data-ref="9CStream">CStream</dfn>) <em>const</em> override;</td></tr>
<tr><th id="75">75</th><td>};</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::CheriDisassembler" title='(anonymous namespace)::CheriDisassembler' data-ref="(anonymousnamespace)::CheriDisassembler">CheriDisassembler</dfn> : <b>public</b> <a class="tu type" href="#(anonymousnamespace)::MipsDisassembler" title='(anonymous namespace)::MipsDisassembler' data-ref="(anonymousnamespace)::MipsDisassembler">MipsDisassembler</a> {</td></tr>
<tr><th id="78">78</th><td><b>public</b>:</td></tr>
<tr><th id="79">79</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_117CheriDisassemblerC1ERKN4llvm15MCSubtargetInfoERNS1_9MCContextE" title='(anonymous namespace)::CheriDisassembler::CheriDisassembler' data-type='void (anonymous namespace)::CheriDisassembler::CheriDisassembler(const llvm::MCSubtargetInfo &amp; STI, llvm::MCContext &amp; Ctx)' data-ref="_ZN12_GLOBAL__N_117CheriDisassemblerC1ERKN4llvm15MCSubtargetInfoERNS1_9MCContextE">CheriDisassembler</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col0 decl" id="10STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="10STI">STI</dfn>, <a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col1 decl" id="11Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="11Ctx">Ctx</dfn>) :</td></tr>
<tr><th id="80">80</th><td>    <a class="tu type" href="#(anonymousnamespace)::MipsDisassembler" title='(anonymous namespace)::MipsDisassembler' data-ref="(anonymousnamespace)::MipsDisassembler">MipsDisassembler</a><a class="tu ref" href="#_ZN12_GLOBAL__N_116MipsDisassemblerC1ERKN4llvm15MCSubtargetInfoERNS1_9MCContextEb" title='(anonymous namespace)::MipsDisassembler::MipsDisassembler' data-use='c' data-ref="_ZN12_GLOBAL__N_116MipsDisassemblerC1ERKN4llvm15MCSubtargetInfoERNS1_9MCContextEb">(</a><a class="local col0 ref" href="#10STI" title='STI' data-ref="10STI">STI</a>, <a class="local col1 ref" href="#11Ctx" title='Ctx' data-ref="11Ctx">Ctx</a>, <b>true</b>) {}</td></tr>
<tr><th id="81">81</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_117CheriDisassembler14getInstructionERN4llvm6MCInstERmNS1_8ArrayRefIhEEmRNS1_11raw_ostreamES8_">/// getInstruction - See MCDisassembler.</i></td></tr>
<tr><th id="82">82</th><td>  <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus" title='llvm::MCDisassembler::DecodeStatus' data-ref="llvm::MCDisassembler::DecodeStatus">DecodeStatus</a> <a class="virtual tu decl" href="#_ZNK12_GLOBAL__N_117CheriDisassembler14getInstructionERN4llvm6MCInstERmNS1_8ArrayRefIhEEmRNS1_11raw_ostreamES8_" title='(anonymous namespace)::CheriDisassembler::getInstruction' data-type='llvm::MCDisassembler::DecodeStatus (anonymous namespace)::CheriDisassembler::getInstruction(llvm::MCInst &amp; Instr, uint64_t &amp; Size, ArrayRef&lt;uint8_t&gt; Bytes, uint64_t Address, llvm::raw_ostream &amp; VStream, llvm::raw_ostream &amp; CStream) const' data-ref="_ZNK12_GLOBAL__N_117CheriDisassembler14getInstructionERN4llvm6MCInstERmNS1_8ArrayRefIhEEmRNS1_11raw_ostreamES8_">getInstruction</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="12Instr" title='Instr' data-type='llvm::MCInst &amp;' data-ref="12Instr">Instr</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> &amp;<dfn class="local col3 decl" id="13Size" title='Size' data-type='uint64_t &amp;' data-ref="13Size">Size</dfn>,</td></tr>
<tr><th id="83">83</th><td>                              <a class="type" href="../../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a>&gt; <dfn class="local col4 decl" id="14Bytes" title='Bytes' data-type='ArrayRef&lt;uint8_t&gt;' data-ref="14Bytes">Bytes</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="15Address" title='Address' data-type='uint64_t' data-ref="15Address">Address</dfn>,</td></tr>
<tr><th id="84">84</th><td>                              <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col6 decl" id="16VStream" title='VStream' data-type='llvm::raw_ostream &amp;' data-ref="16VStream">VStream</dfn>,</td></tr>
<tr><th id="85">85</th><td>                              <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col7 decl" id="17CStream" title='CStream' data-type='llvm::raw_ostream &amp;' data-ref="17CStream">CStream</dfn>) <em>const</em> override;</td></tr>
<tr><th id="86">86</th><td>};</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><i  data-doc="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv">// Forward declare these because the autogenerated code will reference them.</i></td></tr>
<tr><th id="91">91</th><td><i  data-doc="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv">// Definitions are further down.</i></td></tr>
<tr><th id="92">92</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64RegisterClass' data-type='DecodeStatus DecodeGPR64RegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64RegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="18Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="18Inst">Inst</dfn>,</td></tr>
<tr><th id="93">93</th><td>                                             <em>unsigned</em> <dfn class="local col9 decl" id="19RegNo" title='RegNo' data-type='unsigned int' data-ref="19RegNo">RegNo</dfn>,</td></tr>
<tr><th id="94">94</th><td>                                             <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="20Address" title='Address' data-type='uint64_t' data-ref="20Address">Address</dfn>,</td></tr>
<tr><th id="95">95</th><td>                                             <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="21Decoder" title='Decoder' data-type='const void *' data-ref="21Decoder">Decoder</dfn>);</td></tr>
<tr><th id="96">96</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL34DecodeCheriGPROrCNullRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeCheriGPROrCNullRegisterClass' data-type='DecodeStatus DecodeCheriGPROrCNullRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL34DecodeCheriGPROrCNullRegisterClassRN4llvm6MCInstEjmPKv">DecodeCheriGPROrCNullRegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="22Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="22Inst">Inst</dfn>,</td></tr>
<tr><th id="97">97</th><td>                                                       <em>unsigned</em> <dfn class="local col3 decl" id="23RegNo" title='RegNo' data-type='unsigned int' data-ref="23RegNo">RegNo</dfn>,</td></tr>
<tr><th id="98">98</th><td>                                                       <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="24Address" title='Address' data-type='uint64_t' data-ref="24Address">Address</dfn>,</td></tr>
<tr><th id="99">99</th><td>                                                       <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="25Decoder" title='Decoder' data-type='const void *' data-ref="25Decoder">Decoder</dfn>);</td></tr>
<tr><th id="100">100</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL32DecodeCheriGPROrDDCRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeCheriGPROrDDCRegisterClass' data-type='DecodeStatus DecodeCheriGPROrDDCRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL32DecodeCheriGPROrDDCRegisterClassRN4llvm6MCInstEjmPKv">DecodeCheriGPROrDDCRegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="26Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="26Inst">Inst</dfn>,</td></tr>
<tr><th id="101">101</th><td>                                                     <em>unsigned</em> <dfn class="local col7 decl" id="27RegNo" title='RegNo' data-type='unsigned int' data-ref="27RegNo">RegNo</dfn>,</td></tr>
<tr><th id="102">102</th><td>                                                     <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="28Address" title='Address' data-type='uint64_t' data-ref="28Address">Address</dfn>,</td></tr>
<tr><th id="103">103</th><td>                                                     <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="29Decoder" title='Decoder' data-type='const void *' data-ref="29Decoder">Decoder</dfn>);</td></tr>
<tr><th id="104">104</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL30DecodeCheriHWRegsRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeCheriHWRegsRegisterClass' data-type='DecodeStatus DecodeCheriHWRegsRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL30DecodeCheriHWRegsRegisterClassRN4llvm6MCInstEjmPKv">DecodeCheriHWRegsRegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="30Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="30Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="31RegNo" title='RegNo' data-type='unsigned int' data-ref="31RegNo">RegNo</dfn>,</td></tr>
<tr><th id="105">105</th><td>                                                   <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="32Address" title='Address' data-type='uint64_t' data-ref="32Address">Address</dfn>,</td></tr>
<tr><th id="106">106</th><td>                                                   <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="33Decoder" title='Decoder' data-type='const void *' data-ref="33Decoder">Decoder</dfn>);</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL28DecodeCPU16RegsRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeCPU16RegsRegisterClass' data-type='DecodeStatus DecodeCPU16RegsRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL28DecodeCPU16RegsRegisterClassRN4llvm6MCInstEjmPKv">DecodeCPU16RegsRegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="34Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="34Inst">Inst</dfn>,</td></tr>
<tr><th id="109">109</th><td>                                                 <em>unsigned</em> <dfn class="local col5 decl" id="35RegNo" title='RegNo' data-type='unsigned int' data-ref="35RegNo">RegNo</dfn>,</td></tr>
<tr><th id="110">110</th><td>                                                 <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="36Address" title='Address' data-type='uint64_t' data-ref="36Address">Address</dfn>,</td></tr>
<tr><th id="111">111</th><td>                                                 <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="37Decoder" title='Decoder' data-type='const void *' data-ref="37Decoder">Decoder</dfn>);</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL26DecodeGPRMM16RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPRMM16RegisterClass' data-type='DecodeStatus DecodeGPRMM16RegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL26DecodeGPRMM16RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPRMM16RegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="38Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="38Inst">Inst</dfn>,</td></tr>
<tr><th id="114">114</th><td>                                               <em>unsigned</em> <dfn class="local col9 decl" id="39RegNo" title='RegNo' data-type='unsigned int' data-ref="39RegNo">RegNo</dfn>,</td></tr>
<tr><th id="115">115</th><td>                                               <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="40Address" title='Address' data-type='uint64_t' data-ref="40Address">Address</dfn>,</td></tr>
<tr><th id="116">116</th><td>                                               <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="41Decoder" title='Decoder' data-type='const void *' data-ref="41Decoder">Decoder</dfn>);</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL30DecodeGPRMM16ZeroRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPRMM16ZeroRegisterClass' data-type='DecodeStatus DecodeGPRMM16ZeroRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL30DecodeGPRMM16ZeroRegisterClassRN4llvm6MCInstEjmPKv">DecodeGPRMM16ZeroRegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="42Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="42Inst">Inst</dfn>,</td></tr>
<tr><th id="119">119</th><td>                                                   <em>unsigned</em> <dfn class="local col3 decl" id="43RegNo" title='RegNo' data-type='unsigned int' data-ref="43RegNo">RegNo</dfn>,</td></tr>
<tr><th id="120">120</th><td>                                                   <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="44Address" title='Address' data-type='uint64_t' data-ref="44Address">Address</dfn>,</td></tr>
<tr><th id="121">121</th><td>                                                   <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="45Decoder" title='Decoder' data-type='const void *' data-ref="45Decoder">Decoder</dfn>);</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL31DecodeGPRMM16MovePRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPRMM16MovePRegisterClass' data-type='DecodeStatus DecodeGPRMM16MovePRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL31DecodeGPRMM16MovePRegisterClassRN4llvm6MCInstEjmPKv">DecodeGPRMM16MovePRegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="46Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="46Inst">Inst</dfn>,</td></tr>
<tr><th id="124">124</th><td>                                                    <em>unsigned</em> <dfn class="local col7 decl" id="47RegNo" title='RegNo' data-type='unsigned int' data-ref="47RegNo">RegNo</dfn>,</td></tr>
<tr><th id="125">125</th><td>                                                    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="48Address" title='Address' data-type='uint64_t' data-ref="48Address">Address</dfn>,</td></tr>
<tr><th id="126">126</th><td>                                                    <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="49Decoder" title='Decoder' data-type='const void *' data-ref="49Decoder">Decoder</dfn>);</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR32RegisterClass' data-type='DecodeStatus DecodeGPR32RegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR32RegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="50Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="50Inst">Inst</dfn>,</td></tr>
<tr><th id="129">129</th><td>                                             <em>unsigned</em> <dfn class="local col1 decl" id="51RegNo" title='RegNo' data-type='unsigned int' data-ref="51RegNo">RegNo</dfn>,</td></tr>
<tr><th id="130">130</th><td>                                             <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="52Address" title='Address' data-type='uint64_t' data-ref="52Address">Address</dfn>,</td></tr>
<tr><th id="131">131</th><td>                                             <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="53Decoder" title='Decoder' data-type='const void *' data-ref="53Decoder">Decoder</dfn>);</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL22DecodePtrRegisterClassRN4llvm6MCInstEjmPKv" title='DecodePtrRegisterClass' data-type='DecodeStatus DecodePtrRegisterClass(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL22DecodePtrRegisterClassRN4llvm6MCInstEjmPKv">DecodePtrRegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="54Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="54Inst">Inst</dfn>,</td></tr>
<tr><th id="134">134</th><td>                                           <em>unsigned</em> <dfn class="local col5 decl" id="55Insn" title='Insn' data-type='unsigned int' data-ref="55Insn">Insn</dfn>,</td></tr>
<tr><th id="135">135</th><td>                                           <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="56Address" title='Address' data-type='uint64_t' data-ref="56Address">Address</dfn>,</td></tr>
<tr><th id="136">136</th><td>                                           <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="57Decoder" title='Decoder' data-type='const void *' data-ref="57Decoder">Decoder</dfn>);</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL23DecodeDSPRRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeDSPRRegisterClass' data-type='DecodeStatus DecodeDSPRRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL23DecodeDSPRRegisterClassRN4llvm6MCInstEjmPKv">DecodeDSPRRegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="58Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="58Inst">Inst</dfn>,</td></tr>
<tr><th id="139">139</th><td>                                            <em>unsigned</em> <dfn class="local col9 decl" id="59RegNo" title='RegNo' data-type='unsigned int' data-ref="59RegNo">RegNo</dfn>,</td></tr>
<tr><th id="140">140</th><td>                                            <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="60Address" title='Address' data-type='uint64_t' data-ref="60Address">Address</dfn>,</td></tr>
<tr><th id="141">141</th><td>                                            <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="61Decoder" title='Decoder' data-type='const void *' data-ref="61Decoder">Decoder</dfn>);</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL24DecodeFGR64RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeFGR64RegisterClass' data-type='DecodeStatus DecodeFGR64RegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL24DecodeFGR64RegisterClassRN4llvm6MCInstEjmPKv">DecodeFGR64RegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="62Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="62Inst">Inst</dfn>,</td></tr>
<tr><th id="144">144</th><td>                                             <em>unsigned</em> <dfn class="local col3 decl" id="63RegNo" title='RegNo' data-type='unsigned int' data-ref="63RegNo">RegNo</dfn>,</td></tr>
<tr><th id="145">145</th><td>                                             <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="64Address" title='Address' data-type='uint64_t' data-ref="64Address">Address</dfn>,</td></tr>
<tr><th id="146">146</th><td>                                             <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="65Decoder" title='Decoder' data-type='const void *' data-ref="65Decoder">Decoder</dfn>);</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL24DecodeFGR32RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeFGR32RegisterClass' data-type='DecodeStatus DecodeFGR32RegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL24DecodeFGR32RegisterClassRN4llvm6MCInstEjmPKv">DecodeFGR32RegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="66Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="66Inst">Inst</dfn>,</td></tr>
<tr><th id="149">149</th><td>                                             <em>unsigned</em> <dfn class="local col7 decl" id="67RegNo" title='RegNo' data-type='unsigned int' data-ref="67RegNo">RegNo</dfn>,</td></tr>
<tr><th id="150">150</th><td>                                             <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="68Address" title='Address' data-type='uint64_t' data-ref="68Address">Address</dfn>,</td></tr>
<tr><th id="151">151</th><td>                                             <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="69Decoder" title='Decoder' data-type='const void *' data-ref="69Decoder">Decoder</dfn>);</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL22DecodeCCRRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeCCRRegisterClass' data-type='DecodeStatus DecodeCCRRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL22DecodeCCRRegisterClassRN4llvm6MCInstEjmPKv">DecodeCCRRegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="70Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="70Inst">Inst</dfn>,</td></tr>
<tr><th id="154">154</th><td>                                           <em>unsigned</em> <dfn class="local col1 decl" id="71RegNo" title='RegNo' data-type='unsigned int' data-ref="71RegNo">RegNo</dfn>,</td></tr>
<tr><th id="155">155</th><td>                                           <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="72Address" title='Address' data-type='uint64_t' data-ref="72Address">Address</dfn>,</td></tr>
<tr><th id="156">156</th><td>                                           <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="73Decoder" title='Decoder' data-type='const void *' data-ref="73Decoder">Decoder</dfn>);</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL22DecodeFCCRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeFCCRegisterClass' data-type='DecodeStatus DecodeFCCRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL22DecodeFCCRegisterClassRN4llvm6MCInstEjmPKv">DecodeFCCRegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="74Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="74Inst">Inst</dfn>,</td></tr>
<tr><th id="159">159</th><td>                                           <em>unsigned</em> <dfn class="local col5 decl" id="75RegNo" title='RegNo' data-type='unsigned int' data-ref="75RegNo">RegNo</dfn>,</td></tr>
<tr><th id="160">160</th><td>                                           <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="76Address" title='Address' data-type='uint64_t' data-ref="76Address">Address</dfn>,</td></tr>
<tr><th id="161">161</th><td>                                           <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="77Decoder" title='Decoder' data-type='const void *' data-ref="77Decoder">Decoder</dfn>);</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL24DecodeFGRCCRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeFGRCCRegisterClass' data-type='DecodeStatus DecodeFGRCCRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL24DecodeFGRCCRegisterClassRN4llvm6MCInstEjmPKv">DecodeFGRCCRegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="78Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="78Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="79RegNo" title='RegNo' data-type='unsigned int' data-ref="79RegNo">RegNo</dfn>,</td></tr>
<tr><th id="164">164</th><td>                                             <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="80Address" title='Address' data-type='uint64_t' data-ref="80Address">Address</dfn>,</td></tr>
<tr><th id="165">165</th><td>                                             <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="81Decoder" title='Decoder' data-type='const void *' data-ref="81Decoder">Decoder</dfn>);</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL25DecodeHWRegsRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeHWRegsRegisterClass' data-type='DecodeStatus DecodeHWRegsRegisterClass(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL25DecodeHWRegsRegisterClassRN4llvm6MCInstEjmPKv">DecodeHWRegsRegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="82Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="82Inst">Inst</dfn>,</td></tr>
<tr><th id="168">168</th><td>                                              <em>unsigned</em> <dfn class="local col3 decl" id="83Insn" title='Insn' data-type='unsigned int' data-ref="83Insn">Insn</dfn>,</td></tr>
<tr><th id="169">169</th><td>                                              <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="84Address" title='Address' data-type='uint64_t' data-ref="84Address">Address</dfn>,</td></tr>
<tr><th id="170">170</th><td>                                              <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="85Decoder" title='Decoder' data-type='const void *' data-ref="85Decoder">Decoder</dfn>);</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL25DecodeAFGR64RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeAFGR64RegisterClass' data-type='DecodeStatus DecodeAFGR64RegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL25DecodeAFGR64RegisterClassRN4llvm6MCInstEjmPKv">DecodeAFGR64RegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="86Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="86Inst">Inst</dfn>,</td></tr>
<tr><th id="173">173</th><td>                                              <em>unsigned</em> <dfn class="local col7 decl" id="87RegNo" title='RegNo' data-type='unsigned int' data-ref="87RegNo">RegNo</dfn>,</td></tr>
<tr><th id="174">174</th><td>                                              <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="88Address" title='Address' data-type='uint64_t' data-ref="88Address">Address</dfn>,</td></tr>
<tr><th id="175">175</th><td>                                              <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="89Decoder" title='Decoder' data-type='const void *' data-ref="89Decoder">Decoder</dfn>);</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL27DecodeACC64DSPRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeACC64DSPRegisterClass' data-type='DecodeStatus DecodeACC64DSPRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL27DecodeACC64DSPRegisterClassRN4llvm6MCInstEjmPKv">DecodeACC64DSPRegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="90Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="90Inst">Inst</dfn>,</td></tr>
<tr><th id="178">178</th><td>                                                <em>unsigned</em> <dfn class="local col1 decl" id="91RegNo" title='RegNo' data-type='unsigned int' data-ref="91RegNo">RegNo</dfn>,</td></tr>
<tr><th id="179">179</th><td>                                                <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="92Address" title='Address' data-type='uint64_t' data-ref="92Address">Address</dfn>,</td></tr>
<tr><th id="180">180</th><td>                                                <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="93Decoder" title='Decoder' data-type='const void *' data-ref="93Decoder">Decoder</dfn>);</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL26DecodeHI32DSPRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeHI32DSPRegisterClass' data-type='DecodeStatus DecodeHI32DSPRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL26DecodeHI32DSPRegisterClassRN4llvm6MCInstEjmPKv">DecodeHI32DSPRegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="94Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="94Inst">Inst</dfn>,</td></tr>
<tr><th id="183">183</th><td>                                               <em>unsigned</em> <dfn class="local col5 decl" id="95RegNo" title='RegNo' data-type='unsigned int' data-ref="95RegNo">RegNo</dfn>,</td></tr>
<tr><th id="184">184</th><td>                                               <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="96Address" title='Address' data-type='uint64_t' data-ref="96Address">Address</dfn>,</td></tr>
<tr><th id="185">185</th><td>                                               <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="97Decoder" title='Decoder' data-type='const void *' data-ref="97Decoder">Decoder</dfn>);</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL26DecodeLO32DSPRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeLO32DSPRegisterClass' data-type='DecodeStatus DecodeLO32DSPRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL26DecodeLO32DSPRegisterClassRN4llvm6MCInstEjmPKv">DecodeLO32DSPRegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="98Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="98Inst">Inst</dfn>,</td></tr>
<tr><th id="188">188</th><td>                                               <em>unsigned</em> <dfn class="local col9 decl" id="99RegNo" title='RegNo' data-type='unsigned int' data-ref="99RegNo">RegNo</dfn>,</td></tr>
<tr><th id="189">189</th><td>                                               <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="100Address" title='Address' data-type='uint64_t' data-ref="100Address">Address</dfn>,</td></tr>
<tr><th id="190">190</th><td>                                               <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="101Decoder" title='Decoder' data-type='const void *' data-ref="101Decoder">Decoder</dfn>);</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL26DecodeMSA128BRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeMSA128BRegisterClass' data-type='DecodeStatus DecodeMSA128BRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL26DecodeMSA128BRegisterClassRN4llvm6MCInstEjmPKv">DecodeMSA128BRegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="102Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="102Inst">Inst</dfn>,</td></tr>
<tr><th id="193">193</th><td>                                               <em>unsigned</em> <dfn class="local col3 decl" id="103RegNo" title='RegNo' data-type='unsigned int' data-ref="103RegNo">RegNo</dfn>,</td></tr>
<tr><th id="194">194</th><td>                                               <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="104Address" title='Address' data-type='uint64_t' data-ref="104Address">Address</dfn>,</td></tr>
<tr><th id="195">195</th><td>                                               <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="105Decoder" title='Decoder' data-type='const void *' data-ref="105Decoder">Decoder</dfn>);</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL26DecodeMSA128HRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeMSA128HRegisterClass' data-type='DecodeStatus DecodeMSA128HRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL26DecodeMSA128HRegisterClassRN4llvm6MCInstEjmPKv">DecodeMSA128HRegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="106Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="106Inst">Inst</dfn>,</td></tr>
<tr><th id="198">198</th><td>                                               <em>unsigned</em> <dfn class="local col7 decl" id="107RegNo" title='RegNo' data-type='unsigned int' data-ref="107RegNo">RegNo</dfn>,</td></tr>
<tr><th id="199">199</th><td>                                               <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="108Address" title='Address' data-type='uint64_t' data-ref="108Address">Address</dfn>,</td></tr>
<tr><th id="200">200</th><td>                                               <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="109Decoder" title='Decoder' data-type='const void *' data-ref="109Decoder">Decoder</dfn>);</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL26DecodeMSA128WRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeMSA128WRegisterClass' data-type='DecodeStatus DecodeMSA128WRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL26DecodeMSA128WRegisterClassRN4llvm6MCInstEjmPKv">DecodeMSA128WRegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="110Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="110Inst">Inst</dfn>,</td></tr>
<tr><th id="203">203</th><td>                                               <em>unsigned</em> <dfn class="local col1 decl" id="111RegNo" title='RegNo' data-type='unsigned int' data-ref="111RegNo">RegNo</dfn>,</td></tr>
<tr><th id="204">204</th><td>                                               <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="112Address" title='Address' data-type='uint64_t' data-ref="112Address">Address</dfn>,</td></tr>
<tr><th id="205">205</th><td>                                               <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="113Decoder" title='Decoder' data-type='const void *' data-ref="113Decoder">Decoder</dfn>);</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL26DecodeMSA128DRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeMSA128DRegisterClass' data-type='DecodeStatus DecodeMSA128DRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL26DecodeMSA128DRegisterClassRN4llvm6MCInstEjmPKv">DecodeMSA128DRegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="114Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="114Inst">Inst</dfn>,</td></tr>
<tr><th id="208">208</th><td>                                               <em>unsigned</em> <dfn class="local col5 decl" id="115RegNo" title='RegNo' data-type='unsigned int' data-ref="115RegNo">RegNo</dfn>,</td></tr>
<tr><th id="209">209</th><td>                                               <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="116Address" title='Address' data-type='uint64_t' data-ref="116Address">Address</dfn>,</td></tr>
<tr><th id="210">210</th><td>                                               <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="117Decoder" title='Decoder' data-type='const void *' data-ref="117Decoder">Decoder</dfn>);</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL26DecodeMSACtrlRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeMSACtrlRegisterClass' data-type='DecodeStatus DecodeMSACtrlRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL26DecodeMSACtrlRegisterClassRN4llvm6MCInstEjmPKv">DecodeMSACtrlRegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="118Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="118Inst">Inst</dfn>,</td></tr>
<tr><th id="213">213</th><td>                                               <em>unsigned</em> <dfn class="local col9 decl" id="119RegNo" title='RegNo' data-type='unsigned int' data-ref="119RegNo">RegNo</dfn>,</td></tr>
<tr><th id="214">214</th><td>                                               <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="120Address" title='Address' data-type='uint64_t' data-ref="120Address">Address</dfn>,</td></tr>
<tr><th id="215">215</th><td>                                               <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="121Decoder" title='Decoder' data-type='const void *' data-ref="121Decoder">Decoder</dfn>);</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL23DecodeCOP0RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeCOP0RegisterClass' data-type='DecodeStatus DecodeCOP0RegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL23DecodeCOP0RegisterClassRN4llvm6MCInstEjmPKv">DecodeCOP0RegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="122Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="122Inst">Inst</dfn>,</td></tr>
<tr><th id="218">218</th><td>                                            <em>unsigned</em> <dfn class="local col3 decl" id="123RegNo" title='RegNo' data-type='unsigned int' data-ref="123RegNo">RegNo</dfn>,</td></tr>
<tr><th id="219">219</th><td>                                            <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="124Address" title='Address' data-type='uint64_t' data-ref="124Address">Address</dfn>,</td></tr>
<tr><th id="220">220</th><td>                                            <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="125Decoder" title='Decoder' data-type='const void *' data-ref="125Decoder">Decoder</dfn>);</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL23DecodeCOP2RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeCOP2RegisterClass' data-type='DecodeStatus DecodeCOP2RegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL23DecodeCOP2RegisterClassRN4llvm6MCInstEjmPKv">DecodeCOP2RegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="126Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="126Inst">Inst</dfn>,</td></tr>
<tr><th id="223">223</th><td>                                            <em>unsigned</em> <dfn class="local col7 decl" id="127RegNo" title='RegNo' data-type='unsigned int' data-ref="127RegNo">RegNo</dfn>,</td></tr>
<tr><th id="224">224</th><td>                                            <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="128Address" title='Address' data-type='uint64_t' data-ref="128Address">Address</dfn>,</td></tr>
<tr><th id="225">225</th><td>                                            <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="129Decoder" title='Decoder' data-type='const void *' data-ref="129Decoder">Decoder</dfn>);</td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL18DecodeBranchTargetRN4llvm6MCInstEjmPKv" title='DecodeBranchTarget' data-type='DecodeStatus DecodeBranchTarget(llvm::MCInst &amp; Inst, unsigned int Offset, uint64_t Address, const void * Decoder)' data-ref="_ZL18DecodeBranchTargetRN4llvm6MCInstEjmPKv">DecodeBranchTarget</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="130Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="130Inst">Inst</dfn>,</td></tr>
<tr><th id="228">228</th><td>                                       <em>unsigned</em> <dfn class="local col1 decl" id="131Offset" title='Offset' data-type='unsigned int' data-ref="131Offset">Offset</dfn>,</td></tr>
<tr><th id="229">229</th><td>                                       <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="132Address" title='Address' data-type='uint64_t' data-ref="132Address">Address</dfn>,</td></tr>
<tr><th id="230">230</th><td>                                       <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="133Decoder" title='Decoder' data-type='const void *' data-ref="133Decoder">Decoder</dfn>);</td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL25DecodeBranchTarget1SImm16RN4llvm6MCInstEjmPKv" title='DecodeBranchTarget1SImm16' data-type='DecodeStatus DecodeBranchTarget1SImm16(llvm::MCInst &amp; Inst, unsigned int Offset, uint64_t Address, const void * Decoder)' data-ref="_ZL25DecodeBranchTarget1SImm16RN4llvm6MCInstEjmPKv">DecodeBranchTarget1SImm16</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="134Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="134Inst">Inst</dfn>,</td></tr>
<tr><th id="233">233</th><td>                                              <em>unsigned</em> <dfn class="local col5 decl" id="135Offset" title='Offset' data-type='unsigned int' data-ref="135Offset">Offset</dfn>,</td></tr>
<tr><th id="234">234</th><td>                                              <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="136Address" title='Address' data-type='uint64_t' data-ref="136Address">Address</dfn>,</td></tr>
<tr><th id="235">235</th><td>                                              <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="137Decoder" title='Decoder' data-type='const void *' data-ref="137Decoder">Decoder</dfn>);</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL16DecodeJumpTargetRN4llvm6MCInstEjmPKv" title='DecodeJumpTarget' data-type='DecodeStatus DecodeJumpTarget(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL16DecodeJumpTargetRN4llvm6MCInstEjmPKv">DecodeJumpTarget</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="138Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="138Inst">Inst</dfn>,</td></tr>
<tr><th id="238">238</th><td>                                     <em>unsigned</em> <dfn class="local col9 decl" id="139Insn" title='Insn' data-type='unsigned int' data-ref="139Insn">Insn</dfn>,</td></tr>
<tr><th id="239">239</th><td>                                     <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="140Address" title='Address' data-type='uint64_t' data-ref="140Address">Address</dfn>,</td></tr>
<tr><th id="240">240</th><td>                                     <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="141Decoder" title='Decoder' data-type='const void *' data-ref="141Decoder">Decoder</dfn>);</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL20DecodeBranchTarget21RN4llvm6MCInstEjmPKv" title='DecodeBranchTarget21' data-type='DecodeStatus DecodeBranchTarget21(llvm::MCInst &amp; Inst, unsigned int Offset, uint64_t Address, const void * Decoder)' data-ref="_ZL20DecodeBranchTarget21RN4llvm6MCInstEjmPKv">DecodeBranchTarget21</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="142Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="142Inst">Inst</dfn>,</td></tr>
<tr><th id="243">243</th><td>                                         <em>unsigned</em> <dfn class="local col3 decl" id="143Offset" title='Offset' data-type='unsigned int' data-ref="143Offset">Offset</dfn>,</td></tr>
<tr><th id="244">244</th><td>                                         <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="144Address" title='Address' data-type='uint64_t' data-ref="144Address">Address</dfn>,</td></tr>
<tr><th id="245">245</th><td>                                         <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="145Decoder" title='Decoder' data-type='const void *' data-ref="145Decoder">Decoder</dfn>);</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL22DecodeBranchTarget21MMRN4llvm6MCInstEjmPKv" title='DecodeBranchTarget21MM' data-type='DecodeStatus DecodeBranchTarget21MM(llvm::MCInst &amp; Inst, unsigned int Offset, uint64_t Address, const void * Decoder)' data-ref="_ZL22DecodeBranchTarget21MMRN4llvm6MCInstEjmPKv">DecodeBranchTarget21MM</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="146Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="146Inst">Inst</dfn>,</td></tr>
<tr><th id="248">248</th><td>                                           <em>unsigned</em> <dfn class="local col7 decl" id="147Offset" title='Offset' data-type='unsigned int' data-ref="147Offset">Offset</dfn>,</td></tr>
<tr><th id="249">249</th><td>                                           <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="148Address" title='Address' data-type='uint64_t' data-ref="148Address">Address</dfn>,</td></tr>
<tr><th id="250">250</th><td>                                           <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="149Decoder" title='Decoder' data-type='const void *' data-ref="149Decoder">Decoder</dfn>);</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL20DecodeBranchTarget26RN4llvm6MCInstEjmPKv" title='DecodeBranchTarget26' data-type='DecodeStatus DecodeBranchTarget26(llvm::MCInst &amp; Inst, unsigned int Offset, uint64_t Address, const void * Decoder)' data-ref="_ZL20DecodeBranchTarget26RN4llvm6MCInstEjmPKv">DecodeBranchTarget26</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="150Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="150Inst">Inst</dfn>,</td></tr>
<tr><th id="253">253</th><td>                                         <em>unsigned</em> <dfn class="local col1 decl" id="151Offset" title='Offset' data-type='unsigned int' data-ref="151Offset">Offset</dfn>,</td></tr>
<tr><th id="254">254</th><td>                                         <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="152Address" title='Address' data-type='uint64_t' data-ref="152Address">Address</dfn>,</td></tr>
<tr><th id="255">255</th><td>                                         <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="153Decoder" title='Decoder' data-type='const void *' data-ref="153Decoder">Decoder</dfn>);</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td><i  data-doc="_ZL21DecodeBranchTarget7MMRN4llvm6MCInstEjmPKv">// DecodeBranchTarget7MM - Decode microMIPS branch offset, which is</i></td></tr>
<tr><th id="258">258</th><td><i  data-doc="_ZL21DecodeBranchTarget7MMRN4llvm6MCInstEjmPKv">// shifted left by 1 bit.</i></td></tr>
<tr><th id="259">259</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL21DecodeBranchTarget7MMRN4llvm6MCInstEjmPKv" title='DecodeBranchTarget7MM' data-type='DecodeStatus DecodeBranchTarget7MM(llvm::MCInst &amp; Inst, unsigned int Offset, uint64_t Address, const void * Decoder)' data-ref="_ZL21DecodeBranchTarget7MMRN4llvm6MCInstEjmPKv">DecodeBranchTarget7MM</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="154Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="154Inst">Inst</dfn>,</td></tr>
<tr><th id="260">260</th><td>                                          <em>unsigned</em> <dfn class="local col5 decl" id="155Offset" title='Offset' data-type='unsigned int' data-ref="155Offset">Offset</dfn>,</td></tr>
<tr><th id="261">261</th><td>                                          <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="156Address" title='Address' data-type='uint64_t' data-ref="156Address">Address</dfn>,</td></tr>
<tr><th id="262">262</th><td>                                          <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="157Decoder" title='Decoder' data-type='const void *' data-ref="157Decoder">Decoder</dfn>);</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td><i  data-doc="_ZL22DecodeBranchTarget10MMRN4llvm6MCInstEjmPKv">// DecodeBranchTarget10MM - Decode microMIPS branch offset, which is</i></td></tr>
<tr><th id="265">265</th><td><i  data-doc="_ZL22DecodeBranchTarget10MMRN4llvm6MCInstEjmPKv">// shifted left by 1 bit.</i></td></tr>
<tr><th id="266">266</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL22DecodeBranchTarget10MMRN4llvm6MCInstEjmPKv" title='DecodeBranchTarget10MM' data-type='DecodeStatus DecodeBranchTarget10MM(llvm::MCInst &amp; Inst, unsigned int Offset, uint64_t Address, const void * Decoder)' data-ref="_ZL22DecodeBranchTarget10MMRN4llvm6MCInstEjmPKv">DecodeBranchTarget10MM</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="158Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="158Inst">Inst</dfn>,</td></tr>
<tr><th id="267">267</th><td>                                           <em>unsigned</em> <dfn class="local col9 decl" id="159Offset" title='Offset' data-type='unsigned int' data-ref="159Offset">Offset</dfn>,</td></tr>
<tr><th id="268">268</th><td>                                           <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="160Address" title='Address' data-type='uint64_t' data-ref="160Address">Address</dfn>,</td></tr>
<tr><th id="269">269</th><td>                                           <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="161Decoder" title='Decoder' data-type='const void *' data-ref="161Decoder">Decoder</dfn>);</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td><i  data-doc="_ZL20DecodeBranchTargetMMRN4llvm6MCInstEjmPKv">// DecodeBranchTargetMM - Decode microMIPS branch offset, which is</i></td></tr>
<tr><th id="272">272</th><td><i  data-doc="_ZL20DecodeBranchTargetMMRN4llvm6MCInstEjmPKv">// shifted left by 1 bit.</i></td></tr>
<tr><th id="273">273</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL20DecodeBranchTargetMMRN4llvm6MCInstEjmPKv" title='DecodeBranchTargetMM' data-type='DecodeStatus DecodeBranchTargetMM(llvm::MCInst &amp; Inst, unsigned int Offset, uint64_t Address, const void * Decoder)' data-ref="_ZL20DecodeBranchTargetMMRN4llvm6MCInstEjmPKv">DecodeBranchTargetMM</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="162Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="162Inst">Inst</dfn>,</td></tr>
<tr><th id="274">274</th><td>                                         <em>unsigned</em> <dfn class="local col3 decl" id="163Offset" title='Offset' data-type='unsigned int' data-ref="163Offset">Offset</dfn>,</td></tr>
<tr><th id="275">275</th><td>                                         <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="164Address" title='Address' data-type='uint64_t' data-ref="164Address">Address</dfn>,</td></tr>
<tr><th id="276">276</th><td>                                         <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="165Decoder" title='Decoder' data-type='const void *' data-ref="165Decoder">Decoder</dfn>);</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td><i  data-doc="_ZL22DecodeBranchTarget26MMRN4llvm6MCInstEjmPKv">// DecodeBranchTarget26MM - Decode microMIPS branch offset, which is</i></td></tr>
<tr><th id="279">279</th><td><i  data-doc="_ZL22DecodeBranchTarget26MMRN4llvm6MCInstEjmPKv">// shifted left by 1 bit.</i></td></tr>
<tr><th id="280">280</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL22DecodeBranchTarget26MMRN4llvm6MCInstEjmPKv" title='DecodeBranchTarget26MM' data-type='DecodeStatus DecodeBranchTarget26MM(llvm::MCInst &amp; Inst, unsigned int Offset, uint64_t Address, const void * Decoder)' data-ref="_ZL22DecodeBranchTarget26MMRN4llvm6MCInstEjmPKv">DecodeBranchTarget26MM</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="166Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="166Inst">Inst</dfn>,</td></tr>
<tr><th id="281">281</th><td>                                           <em>unsigned</em> <dfn class="local col7 decl" id="167Offset" title='Offset' data-type='unsigned int' data-ref="167Offset">Offset</dfn>,</td></tr>
<tr><th id="282">282</th><td>                                           <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="168Address" title='Address' data-type='uint64_t' data-ref="168Address">Address</dfn>,</td></tr>
<tr><th id="283">283</th><td>                                           <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="169Decoder" title='Decoder' data-type='const void *' data-ref="169Decoder">Decoder</dfn>);</td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td><i  data-doc="_ZL18DecodeJumpTargetMMRN4llvm6MCInstEjmPKv">// DecodeJumpTargetMM - Decode microMIPS jump target, which is</i></td></tr>
<tr><th id="286">286</th><td><i  data-doc="_ZL18DecodeJumpTargetMMRN4llvm6MCInstEjmPKv">// shifted left by 1 bit.</i></td></tr>
<tr><th id="287">287</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL18DecodeJumpTargetMMRN4llvm6MCInstEjmPKv" title='DecodeJumpTargetMM' data-type='DecodeStatus DecodeJumpTargetMM(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL18DecodeJumpTargetMMRN4llvm6MCInstEjmPKv">DecodeJumpTargetMM</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="170Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="170Inst">Inst</dfn>,</td></tr>
<tr><th id="288">288</th><td>                                       <em>unsigned</em> <dfn class="local col1 decl" id="171Insn" title='Insn' data-type='unsigned int' data-ref="171Insn">Insn</dfn>,</td></tr>
<tr><th id="289">289</th><td>                                       <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="172Address" title='Address' data-type='uint64_t' data-ref="172Address">Address</dfn>,</td></tr>
<tr><th id="290">290</th><td>                                       <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="173Decoder" title='Decoder' data-type='const void *' data-ref="173Decoder">Decoder</dfn>);</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL9DecodeMemRN4llvm6MCInstEjmPKv" title='DecodeMem' data-type='DecodeStatus DecodeMem(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL9DecodeMemRN4llvm6MCInstEjmPKv">DecodeMem</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="174Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="174Inst">Inst</dfn>,</td></tr>
<tr><th id="293">293</th><td>                              <em>unsigned</em> <dfn class="local col5 decl" id="175Insn" title='Insn' data-type='unsigned int' data-ref="175Insn">Insn</dfn>,</td></tr>
<tr><th id="294">294</th><td>                              <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="176Address" title='Address' data-type='uint64_t' data-ref="176Address">Address</dfn>,</td></tr>
<tr><th id="295">295</th><td>                              <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="177Decoder" title='Decoder' data-type='const void *' data-ref="177Decoder">Decoder</dfn>);</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL12DecodeMemEVARN4llvm6MCInstEjmPKv" title='DecodeMemEVA' data-type='DecodeStatus DecodeMemEVA(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL12DecodeMemEVARN4llvm6MCInstEjmPKv">DecodeMemEVA</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="178Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="178Inst">Inst</dfn>,</td></tr>
<tr><th id="298">298</th><td>                                 <em>unsigned</em> <dfn class="local col9 decl" id="179Insn" title='Insn' data-type='unsigned int' data-ref="179Insn">Insn</dfn>,</td></tr>
<tr><th id="299">299</th><td>                                 <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="180Address" title='Address' data-type='uint64_t' data-ref="180Address">Address</dfn>,</td></tr>
<tr><th id="300">300</th><td>                                 <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="181Decoder" title='Decoder' data-type='const void *' data-ref="181Decoder">Decoder</dfn>);</td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL16DecodeLoadByte15RN4llvm6MCInstEjmPKv" title='DecodeLoadByte15' data-type='DecodeStatus DecodeLoadByte15(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL16DecodeLoadByte15RN4llvm6MCInstEjmPKv">DecodeLoadByte15</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="182Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="182Inst">Inst</dfn>,</td></tr>
<tr><th id="303">303</th><td>                                     <em>unsigned</em> <dfn class="local col3 decl" id="183Insn" title='Insn' data-type='unsigned int' data-ref="183Insn">Insn</dfn>,</td></tr>
<tr><th id="304">304</th><td>                                     <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="184Address" title='Address' data-type='uint64_t' data-ref="184Address">Address</dfn>,</td></tr>
<tr><th id="305">305</th><td>                                     <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="185Decoder" title='Decoder' data-type='const void *' data-ref="185Decoder">Decoder</dfn>);</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL13DecodeCacheOpRN4llvm6MCInstEjmPKv" title='DecodeCacheOp' data-type='DecodeStatus DecodeCacheOp(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL13DecodeCacheOpRN4llvm6MCInstEjmPKv">DecodeCacheOp</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="186Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="186Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="187Insn" title='Insn' data-type='unsigned int' data-ref="187Insn">Insn</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="188Address" title='Address' data-type='uint64_t' data-ref="188Address">Address</dfn>,</td></tr>
<tr><th id="308">308</th><td>                                  <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="189Decoder" title='Decoder' data-type='const void *' data-ref="189Decoder">Decoder</dfn>);</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL24DecodeCacheeOp_CacheOpR6RN4llvm6MCInstEjmPKv" title='DecodeCacheeOp_CacheOpR6' data-type='DecodeStatus DecodeCacheeOp_CacheOpR6(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL24DecodeCacheeOp_CacheOpR6RN4llvm6MCInstEjmPKv">DecodeCacheeOp_CacheOpR6</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="190Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="190Inst">Inst</dfn>,</td></tr>
<tr><th id="311">311</th><td>                                             <em>unsigned</em> <dfn class="local col1 decl" id="191Insn" title='Insn' data-type='unsigned int' data-ref="191Insn">Insn</dfn>,</td></tr>
<tr><th id="312">312</th><td>                                             <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="192Address" title='Address' data-type='uint64_t' data-ref="192Address">Address</dfn>,</td></tr>
<tr><th id="313">313</th><td>                                             <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="193Decoder" title='Decoder' data-type='const void *' data-ref="193Decoder">Decoder</dfn>);</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL15DecodeCacheOpMMRN4llvm6MCInstEjmPKv" title='DecodeCacheOpMM' data-type='DecodeStatus DecodeCacheOpMM(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL15DecodeCacheOpMMRN4llvm6MCInstEjmPKv">DecodeCacheOpMM</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="194Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="194Inst">Inst</dfn>,</td></tr>
<tr><th id="316">316</th><td>                                    <em>unsigned</em> <dfn class="local col5 decl" id="195Insn" title='Insn' data-type='unsigned int' data-ref="195Insn">Insn</dfn>,</td></tr>
<tr><th id="317">317</th><td>                                    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="196Address" title='Address' data-type='uint64_t' data-ref="196Address">Address</dfn>,</td></tr>
<tr><th id="318">318</th><td>                                    <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="197Decoder" title='Decoder' data-type='const void *' data-ref="197Decoder">Decoder</dfn>);</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL15DecodePrefeOpMMRN4llvm6MCInstEjmPKv" title='DecodePrefeOpMM' data-type='DecodeStatus DecodePrefeOpMM(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL15DecodePrefeOpMMRN4llvm6MCInstEjmPKv">DecodePrefeOpMM</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="198Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="198Inst">Inst</dfn>,</td></tr>
<tr><th id="321">321</th><td>                                    <em>unsigned</em> <dfn class="local col9 decl" id="199Insn" title='Insn' data-type='unsigned int' data-ref="199Insn">Insn</dfn>,</td></tr>
<tr><th id="322">322</th><td>                                    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="200Address" title='Address' data-type='uint64_t' data-ref="200Address">Address</dfn>,</td></tr>
<tr><th id="323">323</th><td>                                    <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="201Decoder" title='Decoder' data-type='const void *' data-ref="201Decoder">Decoder</dfn>);</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL11DecodeSyncIRN4llvm6MCInstEjmPKv" title='DecodeSyncI' data-type='DecodeStatus DecodeSyncI(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL11DecodeSyncIRN4llvm6MCInstEjmPKv">DecodeSyncI</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="202Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="202Inst">Inst</dfn>,</td></tr>
<tr><th id="326">326</th><td>                                <em>unsigned</em> <dfn class="local col3 decl" id="203Insn" title='Insn' data-type='unsigned int' data-ref="203Insn">Insn</dfn>,</td></tr>
<tr><th id="327">327</th><td>                                <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="204Address" title='Address' data-type='uint64_t' data-ref="204Address">Address</dfn>,</td></tr>
<tr><th id="328">328</th><td>                                <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="205Decoder" title='Decoder' data-type='const void *' data-ref="205Decoder">Decoder</dfn>);</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL14DecodeSyncI_MMRN4llvm6MCInstEjmPKv" title='DecodeSyncI_MM' data-type='DecodeStatus DecodeSyncI_MM(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL14DecodeSyncI_MMRN4llvm6MCInstEjmPKv">DecodeSyncI_MM</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="206Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="206Inst">Inst</dfn>,</td></tr>
<tr><th id="331">331</th><td>                                   <em>unsigned</em> <dfn class="local col7 decl" id="207Insn" title='Insn' data-type='unsigned int' data-ref="207Insn">Insn</dfn>,</td></tr>
<tr><th id="332">332</th><td>                                   <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="208Address" title='Address' data-type='uint64_t' data-ref="208Address">Address</dfn>,</td></tr>
<tr><th id="333">333</th><td>                                   <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="209Decoder" title='Decoder' data-type='const void *' data-ref="209Decoder">Decoder</dfn>);</td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL13DecodeSynciR6RN4llvm6MCInstEjmPKv" title='DecodeSynciR6' data-type='DecodeStatus DecodeSynciR6(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL13DecodeSynciR6RN4llvm6MCInstEjmPKv">DecodeSynciR6</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="210Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="210Inst">Inst</dfn>,</td></tr>
<tr><th id="336">336</th><td>                                  <em>unsigned</em> <dfn class="local col1 decl" id="211Insn" title='Insn' data-type='unsigned int' data-ref="211Insn">Insn</dfn>,</td></tr>
<tr><th id="337">337</th><td>                                  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="212Address" title='Address' data-type='uint64_t' data-ref="212Address">Address</dfn>,</td></tr>
<tr><th id="338">338</th><td>                                  <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="213Decoder" title='Decoder' data-type='const void *' data-ref="213Decoder">Decoder</dfn>);</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL15DecodeMSA128MemRN4llvm6MCInstEjmPKv" title='DecodeMSA128Mem' data-type='DecodeStatus DecodeMSA128Mem(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL15DecodeMSA128MemRN4llvm6MCInstEjmPKv">DecodeMSA128Mem</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="214Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="214Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="215Insn" title='Insn' data-type='unsigned int' data-ref="215Insn">Insn</dfn>,</td></tr>
<tr><th id="341">341</th><td>                                    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="216Address" title='Address' data-type='uint64_t' data-ref="216Address">Address</dfn>, <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="217Decoder" title='Decoder' data-type='const void *' data-ref="217Decoder">Decoder</dfn>);</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL15DecodeMemMMImm4RN4llvm6MCInstEjmPKv" title='DecodeMemMMImm4' data-type='DecodeStatus DecodeMemMMImm4(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL15DecodeMemMMImm4RN4llvm6MCInstEjmPKv">DecodeMemMMImm4</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="218Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="218Inst">Inst</dfn>,</td></tr>
<tr><th id="344">344</th><td>                                    <em>unsigned</em> <dfn class="local col9 decl" id="219Insn" title='Insn' data-type='unsigned int' data-ref="219Insn">Insn</dfn>,</td></tr>
<tr><th id="345">345</th><td>                                    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="220Address" title='Address' data-type='uint64_t' data-ref="220Address">Address</dfn>,</td></tr>
<tr><th id="346">346</th><td>                                    <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="221Decoder" title='Decoder' data-type='const void *' data-ref="221Decoder">Decoder</dfn>);</td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL21DecodeMemMMSPImm5Lsl2RN4llvm6MCInstEjmPKv" title='DecodeMemMMSPImm5Lsl2' data-type='DecodeStatus DecodeMemMMSPImm5Lsl2(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL21DecodeMemMMSPImm5Lsl2RN4llvm6MCInstEjmPKv">DecodeMemMMSPImm5Lsl2</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="222Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="222Inst">Inst</dfn>,</td></tr>
<tr><th id="349">349</th><td>                                          <em>unsigned</em> <dfn class="local col3 decl" id="223Insn" title='Insn' data-type='unsigned int' data-ref="223Insn">Insn</dfn>,</td></tr>
<tr><th id="350">350</th><td>                                          <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="224Address" title='Address' data-type='uint64_t' data-ref="224Address">Address</dfn>,</td></tr>
<tr><th id="351">351</th><td>                                          <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="225Decoder" title='Decoder' data-type='const void *' data-ref="225Decoder">Decoder</dfn>);</td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL21DecodeMemMMGPImm7Lsl2RN4llvm6MCInstEjmPKv" title='DecodeMemMMGPImm7Lsl2' data-type='DecodeStatus DecodeMemMMGPImm7Lsl2(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL21DecodeMemMMGPImm7Lsl2RN4llvm6MCInstEjmPKv">DecodeMemMMGPImm7Lsl2</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="226Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="226Inst">Inst</dfn>,</td></tr>
<tr><th id="354">354</th><td>                                          <em>unsigned</em> <dfn class="local col7 decl" id="227Insn" title='Insn' data-type='unsigned int' data-ref="227Insn">Insn</dfn>,</td></tr>
<tr><th id="355">355</th><td>                                          <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="228Address" title='Address' data-type='uint64_t' data-ref="228Address">Address</dfn>,</td></tr>
<tr><th id="356">356</th><td>                                          <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="229Decoder" title='Decoder' data-type='const void *' data-ref="229Decoder">Decoder</dfn>);</td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL26DecodeMemMMReglistImm4Lsl2RN4llvm6MCInstEjmPKv" title='DecodeMemMMReglistImm4Lsl2' data-type='DecodeStatus DecodeMemMMReglistImm4Lsl2(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL26DecodeMemMMReglistImm4Lsl2RN4llvm6MCInstEjmPKv">DecodeMemMMReglistImm4Lsl2</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="230Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="230Inst">Inst</dfn>,</td></tr>
<tr><th id="359">359</th><td>                                               <em>unsigned</em> <dfn class="local col1 decl" id="231Insn" title='Insn' data-type='unsigned int' data-ref="231Insn">Insn</dfn>,</td></tr>
<tr><th id="360">360</th><td>                                               <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="232Address" title='Address' data-type='uint64_t' data-ref="232Address">Address</dfn>,</td></tr>
<tr><th id="361">361</th><td>                                               <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="233Decoder" title='Decoder' data-type='const void *' data-ref="233Decoder">Decoder</dfn>);</td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL15DecodeMemMMImm9RN4llvm6MCInstEjmPKv" title='DecodeMemMMImm9' data-type='DecodeStatus DecodeMemMMImm9(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL15DecodeMemMMImm9RN4llvm6MCInstEjmPKv">DecodeMemMMImm9</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="234Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="234Inst">Inst</dfn>,</td></tr>
<tr><th id="364">364</th><td>                                    <em>unsigned</em> <dfn class="local col5 decl" id="235Insn" title='Insn' data-type='unsigned int' data-ref="235Insn">Insn</dfn>,</td></tr>
<tr><th id="365">365</th><td>                                    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="236Address" title='Address' data-type='uint64_t' data-ref="236Address">Address</dfn>,</td></tr>
<tr><th id="366">366</th><td>                                    <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="237Decoder" title='Decoder' data-type='const void *' data-ref="237Decoder">Decoder</dfn>);</td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL16DecodeMemMMImm12RN4llvm6MCInstEjmPKv" title='DecodeMemMMImm12' data-type='DecodeStatus DecodeMemMMImm12(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL16DecodeMemMMImm12RN4llvm6MCInstEjmPKv">DecodeMemMMImm12</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="238Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="238Inst">Inst</dfn>,</td></tr>
<tr><th id="369">369</th><td>                                     <em>unsigned</em> <dfn class="local col9 decl" id="239Insn" title='Insn' data-type='unsigned int' data-ref="239Insn">Insn</dfn>,</td></tr>
<tr><th id="370">370</th><td>                                     <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="240Address" title='Address' data-type='uint64_t' data-ref="240Address">Address</dfn>,</td></tr>
<tr><th id="371">371</th><td>                                     <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="241Decoder" title='Decoder' data-type='const void *' data-ref="241Decoder">Decoder</dfn>);</td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL16DecodeMemMMImm16RN4llvm6MCInstEjmPKv" title='DecodeMemMMImm16' data-type='DecodeStatus DecodeMemMMImm16(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL16DecodeMemMMImm16RN4llvm6MCInstEjmPKv">DecodeMemMMImm16</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="242Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="242Inst">Inst</dfn>,</td></tr>
<tr><th id="374">374</th><td>                                     <em>unsigned</em> <dfn class="local col3 decl" id="243Insn" title='Insn' data-type='unsigned int' data-ref="243Insn">Insn</dfn>,</td></tr>
<tr><th id="375">375</th><td>                                     <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="244Address" title='Address' data-type='uint64_t' data-ref="244Address">Address</dfn>,</td></tr>
<tr><th id="376">376</th><td>                                     <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="245Decoder" title='Decoder' data-type='const void *' data-ref="245Decoder">Decoder</dfn>);</td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL10DecodeFMemRN4llvm6MCInstEjmPKv" title='DecodeFMem' data-type='DecodeStatus DecodeFMem(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL10DecodeFMemRN4llvm6MCInstEjmPKv">DecodeFMem</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="246Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="246Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="247Insn" title='Insn' data-type='unsigned int' data-ref="247Insn">Insn</dfn>,</td></tr>
<tr><th id="379">379</th><td>                               <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="248Address" title='Address' data-type='uint64_t' data-ref="248Address">Address</dfn>,</td></tr>
<tr><th id="380">380</th><td>                               <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="249Decoder" title='Decoder' data-type='const void *' data-ref="249Decoder">Decoder</dfn>);</td></tr>
<tr><th id="381">381</th><td></td></tr>
<tr><th id="382">382</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL14DecodeFMemMMR2RN4llvm6MCInstEjmPKv" title='DecodeFMemMMR2' data-type='DecodeStatus DecodeFMemMMR2(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL14DecodeFMemMMR2RN4llvm6MCInstEjmPKv">DecodeFMemMMR2</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="250Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="250Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="251Insn" title='Insn' data-type='unsigned int' data-ref="251Insn">Insn</dfn>,</td></tr>
<tr><th id="383">383</th><td>                                   <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="252Address" title='Address' data-type='uint64_t' data-ref="252Address">Address</dfn>,</td></tr>
<tr><th id="384">384</th><td>                                   <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="253Decoder" title='Decoder' data-type='const void *' data-ref="253Decoder">Decoder</dfn>);</td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL11DecodeFMem2RN4llvm6MCInstEjmPKv" title='DecodeFMem2' data-type='DecodeStatus DecodeFMem2(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL11DecodeFMem2RN4llvm6MCInstEjmPKv">DecodeFMem2</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="254Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="254Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="255Insn" title='Insn' data-type='unsigned int' data-ref="255Insn">Insn</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="256Address" title='Address' data-type='uint64_t' data-ref="256Address">Address</dfn>,</td></tr>
<tr><th id="387">387</th><td>                                <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="257Decoder" title='Decoder' data-type='const void *' data-ref="257Decoder">Decoder</dfn>);</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL11DecodeFMem3RN4llvm6MCInstEjmPKv" title='DecodeFMem3' data-type='DecodeStatus DecodeFMem3(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL11DecodeFMem3RN4llvm6MCInstEjmPKv">DecodeFMem3</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="258Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="258Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="259Insn" title='Insn' data-type='unsigned int' data-ref="259Insn">Insn</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="260Address" title='Address' data-type='uint64_t' data-ref="260Address">Address</dfn>,</td></tr>
<tr><th id="390">390</th><td>                                <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="261Decoder" title='Decoder' data-type='const void *' data-ref="261Decoder">Decoder</dfn>);</td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL16DecodeFMemCop2R6RN4llvm6MCInstEjmPKv" title='DecodeFMemCop2R6' data-type='DecodeStatus DecodeFMemCop2R6(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL16DecodeFMemCop2R6RN4llvm6MCInstEjmPKv">DecodeFMemCop2R6</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="262Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="262Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="263Insn" title='Insn' data-type='unsigned int' data-ref="263Insn">Insn</dfn>,</td></tr>
<tr><th id="393">393</th><td>                                     <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="264Address" title='Address' data-type='uint64_t' data-ref="264Address">Address</dfn>, <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="265Decoder" title='Decoder' data-type='const void *' data-ref="265Decoder">Decoder</dfn>);</td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL18DecodeFMemCop2MMR6RN4llvm6MCInstEjmPKv" title='DecodeFMemCop2MMR6' data-type='DecodeStatus DecodeFMemCop2MMR6(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL18DecodeFMemCop2MMR6RN4llvm6MCInstEjmPKv">DecodeFMemCop2MMR6</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="266Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="266Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="267Insn" title='Insn' data-type='unsigned int' data-ref="267Insn">Insn</dfn>,</td></tr>
<tr><th id="396">396</th><td>                                       <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="268Address" title='Address' data-type='uint64_t' data-ref="268Address">Address</dfn>,</td></tr>
<tr><th id="397">397</th><td>                                       <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="269Decoder" title='Decoder' data-type='const void *' data-ref="269Decoder">Decoder</dfn>);</td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL18DecodeSpecial3LlScRN4llvm6MCInstEjmPKv" title='DecodeSpecial3LlSc' data-type='DecodeStatus DecodeSpecial3LlSc(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL18DecodeSpecial3LlScRN4llvm6MCInstEjmPKv">DecodeSpecial3LlSc</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="270Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="270Inst">Inst</dfn>,</td></tr>
<tr><th id="400">400</th><td>                                       <em>unsigned</em> <dfn class="local col1 decl" id="271Insn" title='Insn' data-type='unsigned int' data-ref="271Insn">Insn</dfn>,</td></tr>
<tr><th id="401">401</th><td>                                       <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="272Address" title='Address' data-type='uint64_t' data-ref="272Address">Address</dfn>,</td></tr>
<tr><th id="402">402</th><td>                                       <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="273Decoder" title='Decoder' data-type='const void *' data-ref="273Decoder">Decoder</dfn>);</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL18DecodeAddiur2Simm7RN4llvm6MCInstEjmPKv" title='DecodeAddiur2Simm7' data-type='DecodeStatus DecodeAddiur2Simm7(llvm::MCInst &amp; Inst, unsigned int Value, uint64_t Address, const void * Decoder)' data-ref="_ZL18DecodeAddiur2Simm7RN4llvm6MCInstEjmPKv">DecodeAddiur2Simm7</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="274Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="274Inst">Inst</dfn>,</td></tr>
<tr><th id="405">405</th><td>                                       <em>unsigned</em> <dfn class="local col5 decl" id="275Value" title='Value' data-type='unsigned int' data-ref="275Value">Value</dfn>,</td></tr>
<tr><th id="406">406</th><td>                                       <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="276Address" title='Address' data-type='uint64_t' data-ref="276Address">Address</dfn>,</td></tr>
<tr><th id="407">407</th><td>                                       <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="277Decoder" title='Decoder' data-type='const void *' data-ref="277Decoder">Decoder</dfn>);</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL13DecodeLi16ImmRN4llvm6MCInstEjmPKv" title='DecodeLi16Imm' data-type='DecodeStatus DecodeLi16Imm(llvm::MCInst &amp; Inst, unsigned int Value, uint64_t Address, const void * Decoder)' data-ref="_ZL13DecodeLi16ImmRN4llvm6MCInstEjmPKv">DecodeLi16Imm</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="278Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="278Inst">Inst</dfn>,</td></tr>
<tr><th id="410">410</th><td>                                  <em>unsigned</em> <dfn class="local col9 decl" id="279Value" title='Value' data-type='unsigned int' data-ref="279Value">Value</dfn>,</td></tr>
<tr><th id="411">411</th><td>                                  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="280Address" title='Address' data-type='uint64_t' data-ref="280Address">Address</dfn>,</td></tr>
<tr><th id="412">412</th><td>                                  <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="281Decoder" title='Decoder' data-type='const void *' data-ref="281Decoder">Decoder</dfn>);</td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL25DecodePOOL16BEncodedFieldRN4llvm6MCInstEjmPKv" title='DecodePOOL16BEncodedField' data-type='DecodeStatus DecodePOOL16BEncodedField(llvm::MCInst &amp; Inst, unsigned int Value, uint64_t Address, const void * Decoder)' data-ref="_ZL25DecodePOOL16BEncodedFieldRN4llvm6MCInstEjmPKv">DecodePOOL16BEncodedField</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="282Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="282Inst">Inst</dfn>,</td></tr>
<tr><th id="415">415</th><td>                                              <em>unsigned</em> <dfn class="local col3 decl" id="283Value" title='Value' data-type='unsigned int' data-ref="283Value">Value</dfn>,</td></tr>
<tr><th id="416">416</th><td>                                              <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="284Address" title='Address' data-type='uint64_t' data-ref="284Address">Address</dfn>,</td></tr>
<tr><th id="417">417</th><td>                                              <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="285Decoder" title='Decoder' data-type='const void *' data-ref="285Decoder">Decoder</dfn>);</td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td><b>template</b> &lt;<em>unsigned</em> Bits, <em>int</em> Offset, <em>int</em> Scale&gt;</td></tr>
<tr><th id="420">420</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL28DecodeUImmWithOffsetAndScaleRN4llvm6MCInstEjmPKv" title='DecodeUImmWithOffsetAndScale' data-type='DecodeStatus DecodeUImmWithOffsetAndScale(llvm::MCInst &amp; Inst, unsigned int Value, uint64_t Address, const void * Decoder)' data-ref="_ZL28DecodeUImmWithOffsetAndScaleRN4llvm6MCInstEjmPKv">DecodeUImmWithOffsetAndScale</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="286Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="286Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="287Value" title='Value' data-type='unsigned int' data-ref="287Value">Value</dfn>,</td></tr>
<tr><th id="421">421</th><td>                                                 <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="288Address" title='Address' data-type='uint64_t' data-ref="288Address">Address</dfn>,</td></tr>
<tr><th id="422">422</th><td>                                                 <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="289Decoder" title='Decoder' data-type='const void *' data-ref="289Decoder">Decoder</dfn>);</td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td><b>template</b> &lt;<em>unsigned</em> Bits, <em>int</em> Offset&gt;</td></tr>
<tr><th id="425">425</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL20DecodeUImmWithOffsetRN4llvm6MCInstEjmPKv" title='DecodeUImmWithOffset' data-type='DecodeStatus DecodeUImmWithOffset(llvm::MCInst &amp; Inst, unsigned int Value, uint64_t Address, const void * Decoder)' data-ref="_ZL20DecodeUImmWithOffsetRN4llvm6MCInstEjmPKv">DecodeUImmWithOffset</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="290Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="290Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="291Value" title='Value' data-type='unsigned int' data-ref="291Value">Value</dfn>,</td></tr>
<tr><th id="426">426</th><td>                                         <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="292Address" title='Address' data-type='uint64_t' data-ref="292Address">Address</dfn>,</td></tr>
<tr><th id="427">427</th><td>                                         <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="293Decoder" title='Decoder' data-type='const void *' data-ref="293Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="428">428</th><td>  <b>return</b> DecodeUImmWithOffsetAndScale&lt;<a class="tu ref" href="#Bits" title='Bits' data-use='c' data-ref="Bits">Bits</a>, <a class="tu ref" href="#Offset" title='Offset' data-use='c' data-ref="Offset">Offset</a>, <var>1</var>&gt;(<a class="local col0 ref" href="#290Inst" title='Inst' data-ref="290Inst">Inst</a>, <a class="local col1 ref" href="#291Value" title='Value' data-ref="291Value">Value</a>, <a class="local col2 ref" href="#292Address" title='Address' data-ref="292Address">Address</a>,</td></tr>
<tr><th id="429">429</th><td>                                                       <a class="local col3 ref" href="#293Decoder" title='Decoder' data-ref="293Decoder">Decoder</a>);</td></tr>
<tr><th id="430">430</th><td>}</td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td><b>template</b> &lt;<em>unsigned</em> Bits, <em>int</em> Offset = <var>0</var>, <em>int</em> ScaleBy = <var>1</var>&gt;</td></tr>
<tr><th id="433">433</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL28DecodeSImmWithOffsetAndScaleRN4llvm6MCInstEjmPKv" title='DecodeSImmWithOffsetAndScale' data-type='DecodeStatus DecodeSImmWithOffsetAndScale(llvm::MCInst &amp; Inst, unsigned int Value, uint64_t Address, const void * Decoder)' data-ref="_ZL28DecodeSImmWithOffsetAndScaleRN4llvm6MCInstEjmPKv">DecodeSImmWithOffsetAndScale</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="294Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="294Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="295Value" title='Value' data-type='unsigned int' data-ref="295Value">Value</dfn>,</td></tr>
<tr><th id="434">434</th><td>                                                 <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="296Address" title='Address' data-type='uint64_t' data-ref="296Address">Address</dfn>,</td></tr>
<tr><th id="435">435</th><td>                                                 <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="297Decoder" title='Decoder' data-type='const void *' data-ref="297Decoder">Decoder</dfn>);</td></tr>
<tr><th id="436">436</th><td></td></tr>
<tr><th id="437">437</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL13DecodeInsSizeRN4llvm6MCInstEjmPKv" title='DecodeInsSize' data-type='DecodeStatus DecodeInsSize(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL13DecodeInsSizeRN4llvm6MCInstEjmPKv">DecodeInsSize</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="298Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="298Inst">Inst</dfn>,</td></tr>
<tr><th id="438">438</th><td>                                  <em>unsigned</em> <dfn class="local col9 decl" id="299Insn" title='Insn' data-type='unsigned int' data-ref="299Insn">Insn</dfn>,</td></tr>
<tr><th id="439">439</th><td>                                  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="300Address" title='Address' data-type='uint64_t' data-ref="300Address">Address</dfn>,</td></tr>
<tr><th id="440">440</th><td>                                  <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="301Decoder" title='Decoder' data-type='const void *' data-ref="301Decoder">Decoder</dfn>);</td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL16DecodeSimm19Lsl2RN4llvm6MCInstEjmPKv" title='DecodeSimm19Lsl2' data-type='DecodeStatus DecodeSimm19Lsl2(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL16DecodeSimm19Lsl2RN4llvm6MCInstEjmPKv">DecodeSimm19Lsl2</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="302Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="302Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="303Insn" title='Insn' data-type='unsigned int' data-ref="303Insn">Insn</dfn>,</td></tr>
<tr><th id="443">443</th><td>                                     <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="304Address" title='Address' data-type='uint64_t' data-ref="304Address">Address</dfn>, <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="305Decoder" title='Decoder' data-type='const void *' data-ref="305Decoder">Decoder</dfn>);</td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL16DecodeSimm18Lsl3RN4llvm6MCInstEjmPKv" title='DecodeSimm18Lsl3' data-type='DecodeStatus DecodeSimm18Lsl3(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL16DecodeSimm18Lsl3RN4llvm6MCInstEjmPKv">DecodeSimm18Lsl3</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="306Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="306Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="307Insn" title='Insn' data-type='unsigned int' data-ref="307Insn">Insn</dfn>,</td></tr>
<tr><th id="446">446</th><td>                                     <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="308Address" title='Address' data-type='uint64_t' data-ref="308Address">Address</dfn>, <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="309Decoder" title='Decoder' data-type='const void *' data-ref="309Decoder">Decoder</dfn>);</td></tr>
<tr><th id="447">447</th><td></td></tr>
<tr><th id="448">448</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL13DecodeSimm9SPRN4llvm6MCInstEjmPKv" title='DecodeSimm9SP' data-type='DecodeStatus DecodeSimm9SP(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL13DecodeSimm9SPRN4llvm6MCInstEjmPKv">DecodeSimm9SP</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="310Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="310Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="311Insn" title='Insn' data-type='unsigned int' data-ref="311Insn">Insn</dfn>,</td></tr>
<tr><th id="449">449</th><td>                                  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="312Address" title='Address' data-type='uint64_t' data-ref="312Address">Address</dfn>, <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="313Decoder" title='Decoder' data-type='const void *' data-ref="313Decoder">Decoder</dfn>);</td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL15DecodeANDI16ImmRN4llvm6MCInstEjmPKv" title='DecodeANDI16Imm' data-type='DecodeStatus DecodeANDI16Imm(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL15DecodeANDI16ImmRN4llvm6MCInstEjmPKv">DecodeANDI16Imm</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="314Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="314Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="315Insn" title='Insn' data-type='unsigned int' data-ref="315Insn">Insn</dfn>,</td></tr>
<tr><th id="452">452</th><td>                                    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="316Address" title='Address' data-type='uint64_t' data-ref="316Address">Address</dfn>, <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="317Decoder" title='Decoder' data-type='const void *' data-ref="317Decoder">Decoder</dfn>);</td></tr>
<tr><th id="453">453</th><td></td></tr>
<tr><th id="454">454</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL16DecodeSimm23Lsl2RN4llvm6MCInstEjmPKv" title='DecodeSimm23Lsl2' data-type='DecodeStatus DecodeSimm23Lsl2(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL16DecodeSimm23Lsl2RN4llvm6MCInstEjmPKv">DecodeSimm23Lsl2</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="318Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="318Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="319Insn" title='Insn' data-type='unsigned int' data-ref="319Insn">Insn</dfn>,</td></tr>
<tr><th id="455">455</th><td>                                     <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="320Address" title='Address' data-type='uint64_t' data-ref="320Address">Address</dfn>, <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="321Decoder" title='Decoder' data-type='const void *' data-ref="321Decoder">Decoder</dfn>);</td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td><i class="doc">/// INSVE_[BHWD] have an implicit operand that the generated decoder doesn't</i></td></tr>
<tr><th id="458">458</th><td><i class="doc">/// handle.</i></td></tr>
<tr><th id="459">459</th><td><b>template</b> &lt;<b>typename</b> InsnType&gt;</td></tr>
<tr><th id="460">460</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL14DecodeINSVE_DFRN4llvm6MCInstET_mPKv" title='DecodeINSVE_DF' data-type='DecodeStatus DecodeINSVE_DF(llvm::MCInst &amp; MI, InsnType insn, uint64_t Address, const void * Decoder)' data-ref="_ZL14DecodeINSVE_DFRN4llvm6MCInstET_mPKv">DecodeINSVE_DF</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="322MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="322MI">MI</dfn>, InsnType <dfn class="local col3 decl" id="323insn" title='insn' data-type='InsnType' data-ref="323insn">insn</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="324Address" title='Address' data-type='uint64_t' data-ref="324Address">Address</dfn>,</td></tr>
<tr><th id="461">461</th><td>                                   <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="325Decoder" title='Decoder' data-type='const void *' data-ref="325Decoder">Decoder</dfn>);</td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td><b>template</b> &lt;<b>typename</b> InsnType&gt;</td></tr>
<tr><th id="464">464</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL18DecodeDAHIDATIMMR6RN4llvm6MCInstET_mPKv" title='DecodeDAHIDATIMMR6' data-type='DecodeStatus DecodeDAHIDATIMMR6(llvm::MCInst &amp; MI, InsnType insn, uint64_t Address, const void * Decoder)' data-ref="_ZL18DecodeDAHIDATIMMR6RN4llvm6MCInstET_mPKv">DecodeDAHIDATIMMR6</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="326MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="326MI">MI</dfn>, InsnType <dfn class="local col7 decl" id="327insn" title='insn' data-type='InsnType' data-ref="327insn">insn</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="328Address" title='Address' data-type='uint64_t' data-ref="328Address">Address</dfn>,</td></tr>
<tr><th id="465">465</th><td>                                   <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="329Decoder" title='Decoder' data-type='const void *' data-ref="329Decoder">Decoder</dfn>);</td></tr>
<tr><th id="466">466</th><td></td></tr>
<tr><th id="467">467</th><td><b>template</b> &lt;<b>typename</b> InsnType&gt;</td></tr>
<tr><th id="468">468</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL14DecodeDAHIDATIRN4llvm6MCInstET_mPKv" title='DecodeDAHIDATI' data-type='DecodeStatus DecodeDAHIDATI(llvm::MCInst &amp; MI, InsnType insn, uint64_t Address, const void * Decoder)' data-ref="_ZL14DecodeDAHIDATIRN4llvm6MCInstET_mPKv">DecodeDAHIDATI</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="330MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="330MI">MI</dfn>, InsnType <dfn class="local col1 decl" id="331insn" title='insn' data-type='InsnType' data-ref="331insn">insn</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="332Address" title='Address' data-type='uint64_t' data-ref="332Address">Address</dfn>,</td></tr>
<tr><th id="469">469</th><td>                                   <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="333Decoder" title='Decoder' data-type='const void *' data-ref="333Decoder">Decoder</dfn>);</td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td><b>template</b> &lt;<b>typename</b> InsnType&gt;</td></tr>
<tr><th id="472">472</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL18DecodeDAHIDATIMMR6RN4llvm6MCInstET_mPKv" title='DecodeDAHIDATIMMR6' data-type='DecodeStatus DecodeDAHIDATIMMR6(llvm::MCInst &amp; MI, InsnType insn, uint64_t Address, const void * Decoder)' data-ref="_ZL18DecodeDAHIDATIMMR6RN4llvm6MCInstET_mPKv">DecodeDAHIDATIMMR6</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="334MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="334MI">MI</dfn>, InsnType <dfn class="local col5 decl" id="335insn" title='insn' data-type='InsnType' data-ref="335insn">insn</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="336Address" title='Address' data-type='uint64_t' data-ref="336Address">Address</dfn>,</td></tr>
<tr><th id="473">473</th><td>                                   <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="337Decoder" title='Decoder' data-type='const void *' data-ref="337Decoder">Decoder</dfn>);</td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td><b>template</b> &lt;<b>typename</b> InsnType&gt;</td></tr>
<tr><th id="476">476</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL14DecodeDAHIDATIRN4llvm6MCInstET_mPKv" title='DecodeDAHIDATI' data-type='DecodeStatus DecodeDAHIDATI(llvm::MCInst &amp; MI, InsnType insn, uint64_t Address, const void * Decoder)' data-ref="_ZL14DecodeDAHIDATIRN4llvm6MCInstET_mPKv">DecodeDAHIDATI</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="338MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="338MI">MI</dfn>, InsnType <dfn class="local col9 decl" id="339insn" title='insn' data-type='InsnType' data-ref="339insn">insn</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="340Address" title='Address' data-type='uint64_t' data-ref="340Address">Address</dfn>,</td></tr>
<tr><th id="477">477</th><td>                                   <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="341Decoder" title='Decoder' data-type='const void *' data-ref="341Decoder">Decoder</dfn>);</td></tr>
<tr><th id="478">478</th><td></td></tr>
<tr><th id="479">479</th><td><b>template</b> &lt;<b>typename</b> InsnType&gt;</td></tr>
<tr><th id="480">480</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a></td></tr>
<tr><th id="481">481</th><td><a class="tu decl" href="#_ZL21DecodeAddiGroupBranchRN4llvm6MCInstET_mPKv" title='DecodeAddiGroupBranch' data-type='DecodeStatus DecodeAddiGroupBranch(llvm::MCInst &amp; MI, InsnType insn, uint64_t Address, const void * Decoder)' data-ref="_ZL21DecodeAddiGroupBranchRN4llvm6MCInstET_mPKv">DecodeAddiGroupBranch</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="342MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="342MI">MI</dfn>, InsnType <dfn class="local col3 decl" id="343insn" title='insn' data-type='InsnType' data-ref="343insn">insn</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="344Address" title='Address' data-type='uint64_t' data-ref="344Address">Address</dfn>,</td></tr>
<tr><th id="482">482</th><td>                      <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="345Decoder" title='Decoder' data-type='const void *' data-ref="345Decoder">Decoder</dfn>);</td></tr>
<tr><th id="483">483</th><td></td></tr>
<tr><th id="484">484</th><td><b>template</b> &lt;<b>typename</b> InsnType&gt;</td></tr>
<tr><th id="485">485</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a></td></tr>
<tr><th id="486">486</th><td><a class="tu decl" href="#_ZL26DecodePOP35GroupBranchMMR6RN4llvm6MCInstET_mPKv" title='DecodePOP35GroupBranchMMR6' data-type='DecodeStatus DecodePOP35GroupBranchMMR6(llvm::MCInst &amp; MI, InsnType insn, uint64_t Address, const void * Decoder)' data-ref="_ZL26DecodePOP35GroupBranchMMR6RN4llvm6MCInstET_mPKv">DecodePOP35GroupBranchMMR6</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="346MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="346MI">MI</dfn>, InsnType <dfn class="local col7 decl" id="347insn" title='insn' data-type='InsnType' data-ref="347insn">insn</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="348Address" title='Address' data-type='uint64_t' data-ref="348Address">Address</dfn>,</td></tr>
<tr><th id="487">487</th><td>                           <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="349Decoder" title='Decoder' data-type='const void *' data-ref="349Decoder">Decoder</dfn>);</td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td><b>template</b> &lt;<b>typename</b> InsnType&gt;</td></tr>
<tr><th id="490">490</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a></td></tr>
<tr><th id="491">491</th><td><a class="tu decl" href="#_ZL22DecodeDaddiGroupBranchRN4llvm6MCInstET_mPKv" title='DecodeDaddiGroupBranch' data-type='DecodeStatus DecodeDaddiGroupBranch(llvm::MCInst &amp; MI, InsnType insn, uint64_t Address, const void * Decoder)' data-ref="_ZL22DecodeDaddiGroupBranchRN4llvm6MCInstET_mPKv">DecodeDaddiGroupBranch</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="350MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="350MI">MI</dfn>, InsnType <dfn class="local col1 decl" id="351insn" title='insn' data-type='InsnType' data-ref="351insn">insn</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="352Address" title='Address' data-type='uint64_t' data-ref="352Address">Address</dfn>,</td></tr>
<tr><th id="492">492</th><td>                       <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="353Decoder" title='Decoder' data-type='const void *' data-ref="353Decoder">Decoder</dfn>);</td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td><b>template</b> &lt;<b>typename</b> InsnType&gt;</td></tr>
<tr><th id="495">495</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a></td></tr>
<tr><th id="496">496</th><td><a class="tu decl" href="#_ZL26DecodePOP37GroupBranchMMR6RN4llvm6MCInstET_mPKv" title='DecodePOP37GroupBranchMMR6' data-type='DecodeStatus DecodePOP37GroupBranchMMR6(llvm::MCInst &amp; MI, InsnType insn, uint64_t Address, const void * Decoder)' data-ref="_ZL26DecodePOP37GroupBranchMMR6RN4llvm6MCInstET_mPKv">DecodePOP37GroupBranchMMR6</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="354MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="354MI">MI</dfn>, InsnType <dfn class="local col5 decl" id="355insn" title='insn' data-type='InsnType' data-ref="355insn">insn</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="356Address" title='Address' data-type='uint64_t' data-ref="356Address">Address</dfn>,</td></tr>
<tr><th id="497">497</th><td>                           <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="357Decoder" title='Decoder' data-type='const void *' data-ref="357Decoder">Decoder</dfn>);</td></tr>
<tr><th id="498">498</th><td></td></tr>
<tr><th id="499">499</th><td><b>template</b> &lt;<b>typename</b> InsnType&gt;</td></tr>
<tr><th id="500">500</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a></td></tr>
<tr><th id="501">501</th><td><a class="tu decl" href="#_ZL26DecodePOP65GroupBranchMMR6RN4llvm6MCInstET_mPKv" title='DecodePOP65GroupBranchMMR6' data-type='DecodeStatus DecodePOP65GroupBranchMMR6(llvm::MCInst &amp; MI, InsnType insn, uint64_t Address, const void * Decoder)' data-ref="_ZL26DecodePOP65GroupBranchMMR6RN4llvm6MCInstET_mPKv">DecodePOP65GroupBranchMMR6</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="358MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="358MI">MI</dfn>, InsnType <dfn class="local col9 decl" id="359insn" title='insn' data-type='InsnType' data-ref="359insn">insn</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="360Address" title='Address' data-type='uint64_t' data-ref="360Address">Address</dfn>,</td></tr>
<tr><th id="502">502</th><td>                           <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="361Decoder" title='Decoder' data-type='const void *' data-ref="361Decoder">Decoder</dfn>);</td></tr>
<tr><th id="503">503</th><td></td></tr>
<tr><th id="504">504</th><td><b>template</b> &lt;<b>typename</b> InsnType&gt;</td></tr>
<tr><th id="505">505</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a></td></tr>
<tr><th id="506">506</th><td><a class="tu decl" href="#_ZL26DecodePOP75GroupBranchMMR6RN4llvm6MCInstET_mPKv" title='DecodePOP75GroupBranchMMR6' data-type='DecodeStatus DecodePOP75GroupBranchMMR6(llvm::MCInst &amp; MI, InsnType insn, uint64_t Address, const void * Decoder)' data-ref="_ZL26DecodePOP75GroupBranchMMR6RN4llvm6MCInstET_mPKv">DecodePOP75GroupBranchMMR6</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="362MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="362MI">MI</dfn>, InsnType <dfn class="local col3 decl" id="363insn" title='insn' data-type='InsnType' data-ref="363insn">insn</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="364Address" title='Address' data-type='uint64_t' data-ref="364Address">Address</dfn>,</td></tr>
<tr><th id="507">507</th><td>                           <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="365Decoder" title='Decoder' data-type='const void *' data-ref="365Decoder">Decoder</dfn>);</td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td><b>template</b> &lt;<b>typename</b> InsnType&gt;</td></tr>
<tr><th id="510">510</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a></td></tr>
<tr><th id="511">511</th><td><a class="tu decl" href="#_ZL22DecodeBlezlGroupBranchRN4llvm6MCInstET_mPKv" title='DecodeBlezlGroupBranch' data-type='DecodeStatus DecodeBlezlGroupBranch(llvm::MCInst &amp; MI, InsnType insn, uint64_t Address, const void * Decoder)' data-ref="_ZL22DecodeBlezlGroupBranchRN4llvm6MCInstET_mPKv">DecodeBlezlGroupBranch</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="366MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="366MI">MI</dfn>, InsnType <dfn class="local col7 decl" id="367insn" title='insn' data-type='InsnType' data-ref="367insn">insn</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="368Address" title='Address' data-type='uint64_t' data-ref="368Address">Address</dfn>,</td></tr>
<tr><th id="512">512</th><td>                       <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="369Decoder" title='Decoder' data-type='const void *' data-ref="369Decoder">Decoder</dfn>);</td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td><b>template</b> &lt;<b>typename</b> InsnType&gt;</td></tr>
<tr><th id="515">515</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a></td></tr>
<tr><th id="516">516</th><td><a class="tu decl" href="#_ZL22DecodeBgtzlGroupBranchRN4llvm6MCInstET_mPKv" title='DecodeBgtzlGroupBranch' data-type='DecodeStatus DecodeBgtzlGroupBranch(llvm::MCInst &amp; MI, InsnType insn, uint64_t Address, const void * Decoder)' data-ref="_ZL22DecodeBgtzlGroupBranchRN4llvm6MCInstET_mPKv">DecodeBgtzlGroupBranch</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="370MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="370MI">MI</dfn>, InsnType <dfn class="local col1 decl" id="371insn" title='insn' data-type='InsnType' data-ref="371insn">insn</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="372Address" title='Address' data-type='uint64_t' data-ref="372Address">Address</dfn>,</td></tr>
<tr><th id="517">517</th><td>                       <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="373Decoder" title='Decoder' data-type='const void *' data-ref="373Decoder">Decoder</dfn>);</td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td><b>template</b> &lt;<b>typename</b> InsnType&gt;</td></tr>
<tr><th id="520">520</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a></td></tr>
<tr><th id="521">521</th><td><a class="tu decl" href="#_ZL21DecodeBgtzGroupBranchRN4llvm6MCInstET_mPKv" title='DecodeBgtzGroupBranch' data-type='DecodeStatus DecodeBgtzGroupBranch(llvm::MCInst &amp; MI, InsnType insn, uint64_t Address, const void * Decoder)' data-ref="_ZL21DecodeBgtzGroupBranchRN4llvm6MCInstET_mPKv">DecodeBgtzGroupBranch</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="374MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="374MI">MI</dfn>, InsnType <dfn class="local col5 decl" id="375insn" title='insn' data-type='InsnType' data-ref="375insn">insn</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="376Address" title='Address' data-type='uint64_t' data-ref="376Address">Address</dfn>,</td></tr>
<tr><th id="522">522</th><td>                      <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="377Decoder" title='Decoder' data-type='const void *' data-ref="377Decoder">Decoder</dfn>);</td></tr>
<tr><th id="523">523</th><td></td></tr>
<tr><th id="524">524</th><td><b>template</b> &lt;<b>typename</b> InsnType&gt;</td></tr>
<tr><th id="525">525</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a></td></tr>
<tr><th id="526">526</th><td><a class="tu decl" href="#_ZL21DecodeBlezGroupBranchRN4llvm6MCInstET_mPKv" title='DecodeBlezGroupBranch' data-type='DecodeStatus DecodeBlezGroupBranch(llvm::MCInst &amp; MI, InsnType insn, uint64_t Address, const void * Decoder)' data-ref="_ZL21DecodeBlezGroupBranchRN4llvm6MCInstET_mPKv">DecodeBlezGroupBranch</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="378MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="378MI">MI</dfn>, InsnType <dfn class="local col9 decl" id="379insn" title='insn' data-type='InsnType' data-ref="379insn">insn</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="380Address" title='Address' data-type='uint64_t' data-ref="380Address">Address</dfn>,</td></tr>
<tr><th id="527">527</th><td>                       <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="381Decoder" title='Decoder' data-type='const void *' data-ref="381Decoder">Decoder</dfn>);</td></tr>
<tr><th id="528">528</th><td></td></tr>
<tr><th id="529">529</th><td><b>template</b> &lt;<b>typename</b> InsnType&gt;</td></tr>
<tr><th id="530">530</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a></td></tr>
<tr><th id="531">531</th><td><a class="tu decl" href="#_ZL25DecodeBgtzGroupBranchMMR6RN4llvm6MCInstET_mPKv" title='DecodeBgtzGroupBranchMMR6' data-type='DecodeStatus DecodeBgtzGroupBranchMMR6(llvm::MCInst &amp; MI, InsnType insn, uint64_t Address, const void * Decoder)' data-ref="_ZL25DecodeBgtzGroupBranchMMR6RN4llvm6MCInstET_mPKv">DecodeBgtzGroupBranchMMR6</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="382MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="382MI">MI</dfn>, InsnType <dfn class="local col3 decl" id="383insn" title='insn' data-type='InsnType' data-ref="383insn">insn</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="384Address" title='Address' data-type='uint64_t' data-ref="384Address">Address</dfn>,</td></tr>
<tr><th id="532">532</th><td>                          <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="385Decoder" title='Decoder' data-type='const void *' data-ref="385Decoder">Decoder</dfn>);</td></tr>
<tr><th id="533">533</th><td></td></tr>
<tr><th id="534">534</th><td><b>template</b> &lt;<b>typename</b> InsnType&gt;</td></tr>
<tr><th id="535">535</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a></td></tr>
<tr><th id="536">536</th><td><a class="tu decl" href="#_ZL25DecodeBlezGroupBranchMMR6RN4llvm6MCInstET_mPKv" title='DecodeBlezGroupBranchMMR6' data-type='DecodeStatus DecodeBlezGroupBranchMMR6(llvm::MCInst &amp; MI, InsnType insn, uint64_t Address, const void * Decoder)' data-ref="_ZL25DecodeBlezGroupBranchMMR6RN4llvm6MCInstET_mPKv">DecodeBlezGroupBranchMMR6</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="386MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="386MI">MI</dfn>, InsnType <dfn class="local col7 decl" id="387insn" title='insn' data-type='InsnType' data-ref="387insn">insn</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="388Address" title='Address' data-type='uint64_t' data-ref="388Address">Address</dfn>,</td></tr>
<tr><th id="537">537</th><td>                          <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="389Decoder" title='Decoder' data-type='const void *' data-ref="389Decoder">Decoder</dfn>);</td></tr>
<tr><th id="538">538</th><td></td></tr>
<tr><th id="539">539</th><td><b>template</b> &lt;<b>typename</b> InsnType&gt;</td></tr>
<tr><th id="540">540</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL10DecodeDINSRN4llvm6MCInstET_mPKv" title='DecodeDINS' data-type='DecodeStatus DecodeDINS(llvm::MCInst &amp; MI, InsnType Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL10DecodeDINSRN4llvm6MCInstET_mPKv">DecodeDINS</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="390MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="390MI">MI</dfn>, InsnType <dfn class="local col1 decl" id="391Insn" title='Insn' data-type='InsnType' data-ref="391Insn">Insn</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="392Address" title='Address' data-type='uint64_t' data-ref="392Address">Address</dfn>,</td></tr>
<tr><th id="541">541</th><td>                               <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="393Decoder" title='Decoder' data-type='const void *' data-ref="393Decoder">Decoder</dfn>);</td></tr>
<tr><th id="542">542</th><td></td></tr>
<tr><th id="543">543</th><td><b>template</b> &lt;<b>typename</b> InsnType&gt;</td></tr>
<tr><th id="544">544</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL10DecodeDEXTRN4llvm6MCInstET_mPKv" title='DecodeDEXT' data-type='DecodeStatus DecodeDEXT(llvm::MCInst &amp; MI, InsnType Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL10DecodeDEXTRN4llvm6MCInstET_mPKv">DecodeDEXT</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="394MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="394MI">MI</dfn>, InsnType <dfn class="local col5 decl" id="395Insn" title='Insn' data-type='InsnType' data-ref="395Insn">Insn</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="396Address" title='Address' data-type='uint64_t' data-ref="396Address">Address</dfn>,</td></tr>
<tr><th id="545">545</th><td>                               <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="397Decoder" title='Decoder' data-type='const void *' data-ref="397Decoder">Decoder</dfn>);</td></tr>
<tr><th id="546">546</th><td></td></tr>
<tr><th id="547">547</th><td><b>template</b> &lt;<b>typename</b> InsnType&gt;</td></tr>
<tr><th id="548">548</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL9DecodeCRCRN4llvm6MCInstET_mPKv" title='DecodeCRC' data-type='DecodeStatus DecodeCRC(llvm::MCInst &amp; MI, InsnType Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL9DecodeCRCRN4llvm6MCInstET_mPKv">DecodeCRC</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="398MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="398MI">MI</dfn>, InsnType <dfn class="local col9 decl" id="399Insn" title='Insn' data-type='InsnType' data-ref="399Insn">Insn</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="400Address" title='Address' data-type='uint64_t' data-ref="400Address">Address</dfn>,</td></tr>
<tr><th id="549">549</th><td>                              <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="401Decoder" title='Decoder' data-type='const void *' data-ref="401Decoder">Decoder</dfn>);</td></tr>
<tr><th id="550">550</th><td></td></tr>
<tr><th id="551">551</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL20DecodeRegListOperandRN4llvm6MCInstEjmPKv" title='DecodeRegListOperand' data-type='DecodeStatus DecodeRegListOperand(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL20DecodeRegListOperandRN4llvm6MCInstEjmPKv">DecodeRegListOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="402Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="402Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="403Insn" title='Insn' data-type='unsigned int' data-ref="403Insn">Insn</dfn>,</td></tr>
<tr><th id="552">552</th><td>                                         <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="404Address" title='Address' data-type='uint64_t' data-ref="404Address">Address</dfn>,</td></tr>
<tr><th id="553">553</th><td>                                         <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="405Decoder" title='Decoder' data-type='const void *' data-ref="405Decoder">Decoder</dfn>);</td></tr>
<tr><th id="554">554</th><td></td></tr>
<tr><th id="555">555</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL22DecodeRegListOperand16RN4llvm6MCInstEjmPKv" title='DecodeRegListOperand16' data-type='DecodeStatus DecodeRegListOperand16(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL22DecodeRegListOperand16RN4llvm6MCInstEjmPKv">DecodeRegListOperand16</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="406Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="406Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="407Insn" title='Insn' data-type='unsigned int' data-ref="407Insn">Insn</dfn>,</td></tr>
<tr><th id="556">556</th><td>                                           <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="408Address" title='Address' data-type='uint64_t' data-ref="408Address">Address</dfn>,</td></tr>
<tr><th id="557">557</th><td>                                           <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="409Decoder" title='Decoder' data-type='const void *' data-ref="409Decoder">Decoder</dfn>);</td></tr>
<tr><th id="558">558</th><td></td></tr>
<tr><th id="559">559</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL18DecodeMovePRegPairRN4llvm6MCInstEjmPKv" title='DecodeMovePRegPair' data-type='DecodeStatus DecodeMovePRegPair(llvm::MCInst &amp; Inst, unsigned int RegPair, uint64_t Address, const void * Decoder)' data-ref="_ZL18DecodeMovePRegPairRN4llvm6MCInstEjmPKv">DecodeMovePRegPair</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="410Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="410Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="411RegPair" title='RegPair' data-type='unsigned int' data-ref="411RegPair">RegPair</dfn>,</td></tr>
<tr><th id="560">560</th><td>                                       <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="412Address" title='Address' data-type='uint64_t' data-ref="412Address">Address</dfn>,</td></tr>
<tr><th id="561">561</th><td>                                       <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="413Decoder" title='Decoder' data-type='const void *' data-ref="413Decoder">Decoder</dfn>);</td></tr>
<tr><th id="562">562</th><td></td></tr>
<tr><th id="563">563</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu decl" href="#_ZL19DecodeMovePOperandsRN4llvm6MCInstEjmPKv" title='DecodeMovePOperands' data-type='DecodeStatus DecodeMovePOperands(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL19DecodeMovePOperandsRN4llvm6MCInstEjmPKv">DecodeMovePOperands</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="414Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="414Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="415Insn" title='Insn' data-type='unsigned int' data-ref="415Insn">Insn</dfn>,</td></tr>
<tr><th id="564">564</th><td>                                        <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="416Address" title='Address' data-type='uint64_t' data-ref="416Address">Address</dfn>, <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="417Decoder" title='Decoder' data-type='const void *' data-ref="417Decoder">Decoder</dfn>);</td></tr>
<tr><th id="565">565</th><td></td></tr>
<tr><th id="566">566</th><td><em>static</em> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a> *<dfn class="tu decl def" id="_ZL22createMipsDisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE" title='createMipsDisassembler' data-type='llvm::MCDisassembler * createMipsDisassembler(const llvm::Target &amp; T, const llvm::MCSubtargetInfo &amp; STI, llvm::MCContext &amp; Ctx)' data-ref="_ZL22createMipsDisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE">createMipsDisassembler</dfn>(</td></tr>
<tr><th id="567">567</th><td>                       <em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::Target" title='llvm::Target' data-ref="llvm::Target">Target</a> &amp;<dfn class="local col8 decl" id="418T" title='T' data-type='const llvm::Target &amp;' data-ref="418T">T</dfn>,</td></tr>
<tr><th id="568">568</th><td>                       <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="419STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="419STI">STI</dfn>,</td></tr>
<tr><th id="569">569</th><td>                       <a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col0 decl" id="420Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="420Ctx">Ctx</dfn>) {</td></tr>
<tr><th id="570">570</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::MipsDisassembler" title='(anonymous namespace)::MipsDisassembler' data-ref="(anonymousnamespace)::MipsDisassembler">MipsDisassembler</a><a class="tu ref" href="#_ZN12_GLOBAL__N_116MipsDisassemblerC1ERKN4llvm15MCSubtargetInfoERNS1_9MCContextEb" title='(anonymous namespace)::MipsDisassembler::MipsDisassembler' data-use='c' data-ref="_ZN12_GLOBAL__N_116MipsDisassemblerC1ERKN4llvm15MCSubtargetInfoERNS1_9MCContextEb">(</a><a class="local col9 ref" href="#419STI" title='STI' data-ref="419STI">STI</a>, <a class="local col0 ref" href="#420Ctx" title='Ctx' data-ref="420Ctx">Ctx</a>, <b>true</b>);</td></tr>
<tr><th id="571">571</th><td>}</td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td><em>static</em> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a> *<dfn class="tu decl def" id="_ZL23createCheriDisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE" title='createCheriDisassembler' data-type='llvm::MCDisassembler * createCheriDisassembler(const llvm::Target &amp; T, const llvm::MCSubtargetInfo &amp; STI, llvm::MCContext &amp; Ctx)' data-ref="_ZL23createCheriDisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE">createCheriDisassembler</dfn>(</td></tr>
<tr><th id="574">574</th><td>                       <em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::Target" title='llvm::Target' data-ref="llvm::Target">Target</a> &amp;<dfn class="local col1 decl" id="421T" title='T' data-type='const llvm::Target &amp;' data-ref="421T">T</dfn>,</td></tr>
<tr><th id="575">575</th><td>                       <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col2 decl" id="422STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="422STI">STI</dfn>,</td></tr>
<tr><th id="576">576</th><td>                       <a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col3 decl" id="423Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="423Ctx">Ctx</dfn>) {</td></tr>
<tr><th id="577">577</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::CheriDisassembler" title='(anonymous namespace)::CheriDisassembler' data-ref="(anonymousnamespace)::CheriDisassembler">CheriDisassembler</a><a class="tu ref" href="#_ZN12_GLOBAL__N_117CheriDisassemblerC1ERKN4llvm15MCSubtargetInfoERNS1_9MCContextE" title='(anonymous namespace)::CheriDisassembler::CheriDisassembler' data-use='c' data-ref="_ZN12_GLOBAL__N_117CheriDisassemblerC1ERKN4llvm15MCSubtargetInfoERNS1_9MCContextE">(</a><a class="local col2 ref" href="#422STI" title='STI' data-ref="422STI">STI</a>, <a class="local col3 ref" href="#423Ctx" title='Ctx' data-ref="423Ctx">Ctx</a>);</td></tr>
<tr><th id="578">578</th><td>}</td></tr>
<tr><th id="579">579</th><td></td></tr>
<tr><th id="580">580</th><td></td></tr>
<tr><th id="581">581</th><td><em>static</em> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a> *<dfn class="tu decl def" id="_ZL24createMipselDisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE" title='createMipselDisassembler' data-type='llvm::MCDisassembler * createMipselDisassembler(const llvm::Target &amp; T, const llvm::MCSubtargetInfo &amp; STI, llvm::MCContext &amp; Ctx)' data-ref="_ZL24createMipselDisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE">createMipselDisassembler</dfn>(</td></tr>
<tr><th id="582">582</th><td>                       <em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::Target" title='llvm::Target' data-ref="llvm::Target">Target</a> &amp;<dfn class="local col4 decl" id="424T" title='T' data-type='const llvm::Target &amp;' data-ref="424T">T</dfn>,</td></tr>
<tr><th id="583">583</th><td>                       <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="425STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="425STI">STI</dfn>,</td></tr>
<tr><th id="584">584</th><td>                       <a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col6 decl" id="426Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="426Ctx">Ctx</dfn>) {</td></tr>
<tr><th id="585">585</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::MipsDisassembler" title='(anonymous namespace)::MipsDisassembler' data-ref="(anonymousnamespace)::MipsDisassembler">MipsDisassembler</a><a class="tu ref" href="#_ZN12_GLOBAL__N_116MipsDisassemblerC1ERKN4llvm15MCSubtargetInfoERNS1_9MCContextEb" title='(anonymous namespace)::MipsDisassembler::MipsDisassembler' data-use='c' data-ref="_ZN12_GLOBAL__N_116MipsDisassemblerC1ERKN4llvm15MCSubtargetInfoERNS1_9MCContextEb">(</a><a class="local col5 ref" href="#425STI" title='STI' data-ref="425STI">STI</a>, <a class="local col6 ref" href="#426Ctx" title='Ctx' data-ref="426Ctx">Ctx</a>, <b>false</b>);</td></tr>
<tr><th id="586">586</th><td>}</td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td><b>extern</b> <q>"C"</q> <em>void</em> <dfn class="decl def" id="LLVMInitializeMipsDisassembler" title='LLVMInitializeMipsDisassembler' data-ref="LLVMInitializeMipsDisassembler">LLVMInitializeMipsDisassembler</dfn>() {</td></tr>
<tr><th id="589">589</th><td>  <i>// Register the disassembler.</i></td></tr>
<tr><th id="590">590</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry">TargetRegistry</a>::<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE" title='llvm::TargetRegistry::RegisterMCDisassembler' data-ref="_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE">RegisterMCDisassembler</a>(<span class='refarg'><a class="ref" href="../TargetInfo/MipsTargetInfo.h.html#_ZN4llvm16getTheMipsTargetEv" title='llvm::getTheMipsTarget' data-ref="_ZN4llvm16getTheMipsTargetEv">getTheMipsTarget</a>()</span>,</td></tr>
<tr><th id="591">591</th><td>                                         <a class="tu ref" href="#_ZL22createMipsDisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE" title='createMipsDisassembler' data-use='r' data-ref="_ZL22createMipsDisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE">createMipsDisassembler</a>);</td></tr>
<tr><th id="592">592</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry">TargetRegistry</a>::<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE" title='llvm::TargetRegistry::RegisterMCDisassembler' data-ref="_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE">RegisterMCDisassembler</a>(<span class='refarg'><a class="ref" href="../TargetInfo/MipsTargetInfo.h.html#_ZN4llvm18getTheMipselTargetEv" title='llvm::getTheMipselTarget' data-ref="_ZN4llvm18getTheMipselTargetEv">getTheMipselTarget</a>()</span>,</td></tr>
<tr><th id="593">593</th><td>                                         <a class="tu ref" href="#_ZL24createMipselDisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE" title='createMipselDisassembler' data-use='r' data-ref="_ZL24createMipselDisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE">createMipselDisassembler</a>);</td></tr>
<tr><th id="594">594</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry">TargetRegistry</a>::<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE" title='llvm::TargetRegistry::RegisterMCDisassembler' data-ref="_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE">RegisterMCDisassembler</a>(<span class='refarg'><a class="ref" href="../TargetInfo/MipsTargetInfo.h.html#_ZN4llvm18getTheMips64TargetEv" title='llvm::getTheMips64Target' data-ref="_ZN4llvm18getTheMips64TargetEv">getTheMips64Target</a>()</span>,</td></tr>
<tr><th id="595">595</th><td>                                         <a class="tu ref" href="#_ZL22createMipsDisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE" title='createMipsDisassembler' data-use='r' data-ref="_ZL22createMipsDisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE">createMipsDisassembler</a>);</td></tr>
<tr><th id="596">596</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry">TargetRegistry</a>::<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE" title='llvm::TargetRegistry::RegisterMCDisassembler' data-ref="_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE">RegisterMCDisassembler</a>(<span class='refarg'><a class="ref" href="../TargetInfo/MipsTargetInfo.h.html#_ZN4llvm20getTheMips64elTargetEv" title='llvm::getTheMips64elTarget' data-ref="_ZN4llvm20getTheMips64elTargetEv">getTheMips64elTarget</a>()</span>,</td></tr>
<tr><th id="597">597</th><td>                                         <a class="tu ref" href="#_ZL24createMipselDisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE" title='createMipselDisassembler' data-use='r' data-ref="_ZL24createMipselDisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE">createMipselDisassembler</a>);</td></tr>
<tr><th id="598">598</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry">TargetRegistry</a>::<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE" title='llvm::TargetRegistry::RegisterMCDisassembler' data-ref="_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE">RegisterMCDisassembler</a>(<span class='refarg'><a class="ref" href="../TargetInfo/MipsTargetInfo.h.html#_ZN4llvm21getTheMipsCheriTargetEv" title='llvm::getTheMipsCheriTarget' data-ref="_ZN4llvm21getTheMipsCheriTargetEv">getTheMipsCheriTarget</a>()</span>,</td></tr>
<tr><th id="599">599</th><td>                                         <a class="tu ref" href="#_ZL23createCheriDisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE" title='createCheriDisassembler' data-use='r' data-ref="_ZL23createCheriDisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE">createCheriDisassembler</a>);</td></tr>
<tr><th id="600">600</th><td>}</td></tr>
<tr><th id="601">601</th><td></td></tr>
<tr><th id="602">602</th><td><u>#include <span class='error' title="&apos;MipsGenDisassemblerTables.inc&apos; file not found">"MipsGenDisassemblerTables.inc"</span></u></td></tr>
<tr><th id="603">603</th><td></td></tr>
<tr><th id="604">604</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL6getRegPKvjj" title='getReg' data-type='unsigned int getReg(const void * D, unsigned int RC, unsigned int RegNo)' data-ref="_ZL6getRegPKvjj">getReg</dfn>(<em>const</em> <em>void</em> *<dfn class="local col7 decl" id="427D" title='D' data-type='const void *' data-ref="427D">D</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="428RC" title='RC' data-type='unsigned int' data-ref="428RC">RC</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="429RegNo" title='RegNo' data-type='unsigned int' data-ref="429RegNo">RegNo</dfn>) {</td></tr>
<tr><th id="605">605</th><td>  <em>const</em> <a class="tu type" href="#(anonymousnamespace)::MipsDisassembler" title='(anonymous namespace)::MipsDisassembler' data-ref="(anonymousnamespace)::MipsDisassembler">MipsDisassembler</a> *<dfn class="local col0 decl" id="430Dis" title='Dis' data-type='const (anonymous namespace)::MipsDisassembler *' data-ref="430Dis">Dis</dfn> = <b>static_cast</b>&lt;<em>const</em> <a class="tu type" href="#(anonymousnamespace)::MipsDisassembler" title='(anonymous namespace)::MipsDisassembler' data-ref="(anonymousnamespace)::MipsDisassembler">MipsDisassembler</a>*&gt;(<a class="local col7 ref" href="#427D" title='D' data-ref="427D">D</a>);</td></tr>
<tr><th id="606">606</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> *<dfn class="local col1 decl" id="431RegInfo" title='RegInfo' data-type='const llvm::MCRegisterInfo *' data-ref="431RegInfo">RegInfo</dfn> = <a class="local col0 ref" href="#430Dis" title='Dis' data-ref="430Dis">Dis</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#_ZNK4llvm14MCDisassembler10getContextEv" title='llvm::MCDisassembler::getContext' data-ref="_ZNK4llvm14MCDisassembler10getContextEv">getContext</a>().<a class="ref" href="../../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext15getRegisterInfoEv" title='llvm::MCContext::getRegisterInfo' data-ref="_ZNK4llvm9MCContext15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="607">607</th><td>  <b>return</b> *(<a class="local col1 ref" href="#431RegInfo" title='RegInfo' data-ref="431RegInfo">RegInfo</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col8 ref" href="#428RC" title='RC' data-ref="428RC">RC</a>).<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass5beginEv" title='llvm::MCRegisterClass::begin' data-ref="_ZNK4llvm15MCRegisterClass5beginEv">begin</a>() + <a class="local col9 ref" href="#429RegNo" title='RegNo' data-ref="429RegNo">RegNo</a>);</td></tr>
<tr><th id="608">608</th><td>}</td></tr>
<tr><th id="609">609</th><td></td></tr>
<tr><th id="610">610</th><td><b>template</b> &lt;<b>typename</b> InsnType&gt;</td></tr>
<tr><th id="611">611</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL14DecodeINSVE_DFRN4llvm6MCInstET_mPKv" title='DecodeINSVE_DF' data-type='DecodeStatus DecodeINSVE_DF(llvm::MCInst &amp; MI, InsnType insn, uint64_t Address, const void * Decoder)' data-ref="_ZL14DecodeINSVE_DFRN4llvm6MCInstET_mPKv">DecodeINSVE_DF</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="432MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="432MI">MI</dfn>, InsnType <dfn class="local col3 decl" id="433insn" title='insn' data-type='InsnType' data-ref="433insn">insn</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="434Address" title='Address' data-type='uint64_t' data-ref="434Address">Address</dfn>,</td></tr>
<tr><th id="612">612</th><td>                                   <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="435Decoder" title='Decoder' data-type='const void *' data-ref="435Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="613">613</th><td>  <b>using</b> <dfn class="local col6 typedef" id="436DecodeFN" title='DecodeFN' data-type='DecodeStatus (*)(llvm::MCInst &amp;, unsigned int, uint64_t, const void *)' data-ref="436DecodeFN">DecodeFN</dfn> = <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> (*)(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;, <em>unsigned</em>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>, <em>const</em> <em>void</em> *);</td></tr>
<tr><th id="614">614</th><td></td></tr>
<tr><th id="615">615</th><td>  <i>// The size of the n field depends on the element size</i></td></tr>
<tr><th id="616">616</th><td><i>  // The register class also depends on this.</i></td></tr>
<tr><th id="617">617</th><td>  InsnType <dfn class="local col7 decl" id="437tmp" title='tmp' data-type='InsnType' data-ref="437tmp">tmp</dfn> = fieldFromInstruction(<a class="local col3 ref" href="#433insn" title='insn' data-ref="433insn">insn</a>, <var>17</var>, <var>5</var>);</td></tr>
<tr><th id="618">618</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="438NSize" title='NSize' data-type='unsigned int' data-ref="438NSize">NSize</dfn> = <var>0</var>;</td></tr>
<tr><th id="619">619</th><td>  <a class="local col6 typedef" href="#436DecodeFN" title='DecodeFN' data-type='DecodeStatus (*)(llvm::MCInst &amp;, unsigned int, uint64_t, const void *)' data-ref="436DecodeFN">DecodeFN</a> <dfn class="local col9 decl" id="439RegDecoder" title='RegDecoder' data-type='DecodeFN' data-ref="439RegDecoder">RegDecoder</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="620">620</th><td>  <b>if</b> ((<a class="local col7 ref" href="#437tmp" title='tmp' data-ref="437tmp">tmp</a> &amp; <var>0x18</var>) == <var>0x00</var>) { <i>// INSVE_B</i></td></tr>
<tr><th id="621">621</th><td>    <a class="local col8 ref" href="#438NSize" title='NSize' data-ref="438NSize">NSize</a> = <var>4</var>;</td></tr>
<tr><th id="622">622</th><td>    <a class="local col9 ref" href="#439RegDecoder" title='RegDecoder' data-ref="439RegDecoder">RegDecoder</a> = <a class="tu ref" href="#_ZL26DecodeMSA128BRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeMSA128BRegisterClass' data-use='r' data-ref="_ZL26DecodeMSA128BRegisterClassRN4llvm6MCInstEjmPKv">DecodeMSA128BRegisterClass</a>;</td></tr>
<tr><th id="623">623</th><td>  } <b>else</b> <b>if</b> ((<a class="local col7 ref" href="#437tmp" title='tmp' data-ref="437tmp">tmp</a> &amp; <var>0x1c</var>) == <var>0x10</var>) { <i>// INSVE_H</i></td></tr>
<tr><th id="624">624</th><td>    <a class="local col8 ref" href="#438NSize" title='NSize' data-ref="438NSize">NSize</a> = <var>3</var>;</td></tr>
<tr><th id="625">625</th><td>    <a class="local col9 ref" href="#439RegDecoder" title='RegDecoder' data-ref="439RegDecoder">RegDecoder</a> = <a class="tu ref" href="#_ZL26DecodeMSA128HRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeMSA128HRegisterClass' data-use='r' data-ref="_ZL26DecodeMSA128HRegisterClassRN4llvm6MCInstEjmPKv">DecodeMSA128HRegisterClass</a>;</td></tr>
<tr><th id="626">626</th><td>  } <b>else</b> <b>if</b> ((<a class="local col7 ref" href="#437tmp" title='tmp' data-ref="437tmp">tmp</a> &amp; <var>0x1e</var>) == <var>0x18</var>) { <i>// INSVE_W</i></td></tr>
<tr><th id="627">627</th><td>    <a class="local col8 ref" href="#438NSize" title='NSize' data-ref="438NSize">NSize</a> = <var>2</var>;</td></tr>
<tr><th id="628">628</th><td>    <a class="local col9 ref" href="#439RegDecoder" title='RegDecoder' data-ref="439RegDecoder">RegDecoder</a> = <a class="tu ref" href="#_ZL26DecodeMSA128WRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeMSA128WRegisterClass' data-use='r' data-ref="_ZL26DecodeMSA128WRegisterClassRN4llvm6MCInstEjmPKv">DecodeMSA128WRegisterClass</a>;</td></tr>
<tr><th id="629">629</th><td>  } <b>else</b> <b>if</b> ((<a class="local col7 ref" href="#437tmp" title='tmp' data-ref="437tmp">tmp</a> &amp; <var>0x1f</var>) == <var>0x1c</var>) { <i>// INSVE_D</i></td></tr>
<tr><th id="630">630</th><td>    <a class="local col8 ref" href="#438NSize" title='NSize' data-ref="438NSize">NSize</a> = <var>1</var>;</td></tr>
<tr><th id="631">631</th><td>    <a class="local col9 ref" href="#439RegDecoder" title='RegDecoder' data-ref="439RegDecoder">RegDecoder</a> = <a class="tu ref" href="#_ZL26DecodeMSA128DRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeMSA128DRegisterClass' data-use='r' data-ref="_ZL26DecodeMSA128DRegisterClassRN4llvm6MCInstEjmPKv">DecodeMSA128DRegisterClass</a>;</td></tr>
<tr><th id="632">632</th><td>  } <b>else</b></td></tr>
<tr><th id="633">633</th><td>    <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Invalid encoding&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/Disassembler/MipsDisassembler.cpp&quot;, 633)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid encoding"</q>);</td></tr>
<tr><th id="634">634</th><td></td></tr>
<tr><th id="635">635</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NSize != 0 &amp;&amp; RegDecoder != nullptr) ? void (0) : __assert_fail (&quot;NSize != 0 &amp;&amp; RegDecoder != nullptr&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/Disassembler/MipsDisassembler.cpp&quot;, 635, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#438NSize" title='NSize' data-ref="438NSize">NSize</a> != <var>0</var> &amp;&amp; <a class="local col9 ref" href="#439RegDecoder" title='RegDecoder' data-ref="439RegDecoder">RegDecoder</a> != <b>nullptr</b>);</td></tr>
<tr><th id="636">636</th><td></td></tr>
<tr><th id="637">637</th><td>  <i>// $wd</i></td></tr>
<tr><th id="638">638</th><td>  <a class="local col7 ref" href="#437tmp" title='tmp' data-ref="437tmp">tmp</a> = fieldFromInstruction(<a class="local col3 ref" href="#433insn" title='insn' data-ref="433insn">insn</a>, <var>6</var>, <var>5</var>);</td></tr>
<tr><th id="639">639</th><td>  <b>if</b> (<a class="local col9 ref" href="#439RegDecoder" title='RegDecoder' data-ref="439RegDecoder">RegDecoder</a>(<a class="local col2 ref" href="#432MI" title='MI' data-ref="432MI">MI</a>, <a class="local col7 ref" href="#437tmp" title='tmp' data-ref="437tmp">tmp</a>, <a class="local col4 ref" href="#434Address" title='Address' data-ref="434Address">Address</a>, <a class="local col5 ref" href="#435Decoder" title='Decoder' data-ref="435Decoder">Decoder</a>) == <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>)</td></tr>
<tr><th id="640">640</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="641">641</th><td>  <i>// $wd_in</i></td></tr>
<tr><th id="642">642</th><td>  <b>if</b> (<a class="local col9 ref" href="#439RegDecoder" title='RegDecoder' data-ref="439RegDecoder">RegDecoder</a>(<a class="local col2 ref" href="#432MI" title='MI' data-ref="432MI">MI</a>, <a class="local col7 ref" href="#437tmp" title='tmp' data-ref="437tmp">tmp</a>, <a class="local col4 ref" href="#434Address" title='Address' data-ref="434Address">Address</a>, <a class="local col5 ref" href="#435Decoder" title='Decoder' data-ref="435Decoder">Decoder</a>) == <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>)</td></tr>
<tr><th id="643">643</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="644">644</th><td>  <i>// $n</i></td></tr>
<tr><th id="645">645</th><td>  <a class="local col7 ref" href="#437tmp" title='tmp' data-ref="437tmp">tmp</a> = fieldFromInstruction(<a class="local col3 ref" href="#433insn" title='insn' data-ref="433insn">insn</a>, <var>16</var>, <a class="local col8 ref" href="#438NSize" title='NSize' data-ref="438NSize">NSize</a>);</td></tr>
<tr><th id="646">646</th><td>  <a class="local col2 ref" href="#432MI" title='MI' data-ref="432MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col7 ref" href="#437tmp" title='tmp' data-ref="437tmp">tmp</a>));</td></tr>
<tr><th id="647">647</th><td>  <i>// $ws</i></td></tr>
<tr><th id="648">648</th><td>  <a class="local col7 ref" href="#437tmp" title='tmp' data-ref="437tmp">tmp</a> = fieldFromInstruction(<a class="local col3 ref" href="#433insn" title='insn' data-ref="433insn">insn</a>, <var>11</var>, <var>5</var>);</td></tr>
<tr><th id="649">649</th><td>  <b>if</b> (<a class="local col9 ref" href="#439RegDecoder" title='RegDecoder' data-ref="439RegDecoder">RegDecoder</a>(<a class="local col2 ref" href="#432MI" title='MI' data-ref="432MI">MI</a>, <a class="local col7 ref" href="#437tmp" title='tmp' data-ref="437tmp">tmp</a>, <a class="local col4 ref" href="#434Address" title='Address' data-ref="434Address">Address</a>, <a class="local col5 ref" href="#435Decoder" title='Decoder' data-ref="435Decoder">Decoder</a>) == <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>)</td></tr>
<tr><th id="650">650</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="651">651</th><td>  <i>// $n2</i></td></tr>
<tr><th id="652">652</th><td>  <a class="local col2 ref" href="#432MI" title='MI' data-ref="432MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<var>0</var>));</td></tr>
<tr><th id="653">653</th><td></td></tr>
<tr><th id="654">654</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="655">655</th><td>}</td></tr>
<tr><th id="656">656</th><td></td></tr>
<tr><th id="657">657</th><td><b>template</b> &lt;<b>typename</b> InsnType&gt;</td></tr>
<tr><th id="658">658</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL18DecodeDAHIDATIMMR6RN4llvm6MCInstET_mPKv" title='DecodeDAHIDATIMMR6' data-type='DecodeStatus DecodeDAHIDATIMMR6(llvm::MCInst &amp; MI, InsnType insn, uint64_t Address, const void * Decoder)' data-ref="_ZL18DecodeDAHIDATIMMR6RN4llvm6MCInstET_mPKv">DecodeDAHIDATIMMR6</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="440MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="440MI">MI</dfn>, InsnType <dfn class="local col1 decl" id="441insn" title='insn' data-type='InsnType' data-ref="441insn">insn</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="442Address" title='Address' data-type='uint64_t' data-ref="442Address">Address</dfn>,</td></tr>
<tr><th id="659">659</th><td>                               <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="443Decoder" title='Decoder' data-type='const void *' data-ref="443Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="660">660</th><td>  InsnType <dfn class="local col4 decl" id="444Rs" title='Rs' data-type='InsnType' data-ref="444Rs">Rs</dfn> = fieldFromInstruction(<a class="local col1 ref" href="#441insn" title='insn' data-ref="441insn">insn</a>, <var>16</var>, <var>5</var>);</td></tr>
<tr><th id="661">661</th><td>  InsnType <dfn class="local col5 decl" id="445Imm" title='Imm' data-type='InsnType' data-ref="445Imm">Imm</dfn> = fieldFromInstruction(<a class="local col1 ref" href="#441insn" title='insn' data-ref="441insn">insn</a>, <var>0</var>, <var>16</var>);</td></tr>
<tr><th id="662">662</th><td>  MI.addOperand(MCOperand::createReg(getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR64RegClassID,</td></tr>
<tr><th id="663">663</th><td>                                       Rs)));</td></tr>
<tr><th id="664">664</th><td>  MI.addOperand(MCOperand::createReg(getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR64RegClassID,</td></tr>
<tr><th id="665">665</th><td>                                       Rs)));</td></tr>
<tr><th id="666">666</th><td>  <a class="local col0 ref" href="#440MI" title='MI' data-ref="440MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col5 ref" href="#445Imm" title='Imm' data-ref="445Imm">Imm</a>));</td></tr>
<tr><th id="667">667</th><td></td></tr>
<tr><th id="668">668</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="669">669</th><td>}</td></tr>
<tr><th id="670">670</th><td></td></tr>
<tr><th id="671">671</th><td><b>template</b> &lt;<b>typename</b> InsnType&gt;</td></tr>
<tr><th id="672">672</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL14DecodeDAHIDATIRN4llvm6MCInstET_mPKv" title='DecodeDAHIDATI' data-type='DecodeStatus DecodeDAHIDATI(llvm::MCInst &amp; MI, InsnType insn, uint64_t Address, const void * Decoder)' data-ref="_ZL14DecodeDAHIDATIRN4llvm6MCInstET_mPKv">DecodeDAHIDATI</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="446MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="446MI">MI</dfn>, InsnType <dfn class="local col7 decl" id="447insn" title='insn' data-type='InsnType' data-ref="447insn">insn</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="448Address" title='Address' data-type='uint64_t' data-ref="448Address">Address</dfn>,</td></tr>
<tr><th id="673">673</th><td>                               <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="449Decoder" title='Decoder' data-type='const void *' data-ref="449Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="674">674</th><td>  InsnType <dfn class="local col0 decl" id="450Rs" title='Rs' data-type='InsnType' data-ref="450Rs">Rs</dfn> = fieldFromInstruction(<a class="local col7 ref" href="#447insn" title='insn' data-ref="447insn">insn</a>, <var>21</var>, <var>5</var>);</td></tr>
<tr><th id="675">675</th><td>  InsnType <dfn class="local col1 decl" id="451Imm" title='Imm' data-type='InsnType' data-ref="451Imm">Imm</dfn> = fieldFromInstruction(<a class="local col7 ref" href="#447insn" title='insn' data-ref="447insn">insn</a>, <var>0</var>, <var>16</var>);</td></tr>
<tr><th id="676">676</th><td>  MI.addOperand(MCOperand::createReg(getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR64RegClassID,</td></tr>
<tr><th id="677">677</th><td>                                       Rs)));</td></tr>
<tr><th id="678">678</th><td>  MI.addOperand(MCOperand::createReg(getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR64RegClassID,</td></tr>
<tr><th id="679">679</th><td>                                       Rs)));</td></tr>
<tr><th id="680">680</th><td>  <a class="local col6 ref" href="#446MI" title='MI' data-ref="446MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col1 ref" href="#451Imm" title='Imm' data-ref="451Imm">Imm</a>));</td></tr>
<tr><th id="681">681</th><td></td></tr>
<tr><th id="682">682</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="683">683</th><td>}</td></tr>
<tr><th id="684">684</th><td></td></tr>
<tr><th id="685">685</th><td><b>template</b> &lt;<b>typename</b> InsnType&gt;</td></tr>
<tr><th id="686">686</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL21DecodeAddiGroupBranchRN4llvm6MCInstET_mPKv" title='DecodeAddiGroupBranch' data-type='DecodeStatus DecodeAddiGroupBranch(llvm::MCInst &amp; MI, InsnType insn, uint64_t Address, const void * Decoder)' data-ref="_ZL21DecodeAddiGroupBranchRN4llvm6MCInstET_mPKv">DecodeAddiGroupBranch</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="452MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="452MI">MI</dfn>, InsnType <dfn class="local col3 decl" id="453insn" title='insn' data-type='InsnType' data-ref="453insn">insn</dfn>,</td></tr>
<tr><th id="687">687</th><td>                                          <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="454Address" title='Address' data-type='uint64_t' data-ref="454Address">Address</dfn>,</td></tr>
<tr><th id="688">688</th><td>                                          <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="455Decoder" title='Decoder' data-type='const void *' data-ref="455Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="689">689</th><td>  <i>// If we are called then we can assume that MIPS32r6/MIPS64r6 is enabled</i></td></tr>
<tr><th id="690">690</th><td><i>  // (otherwise we would have matched the ADDI instruction from the earlier</i></td></tr>
<tr><th id="691">691</th><td><i>  // ISA's instead).</i></td></tr>
<tr><th id="692">692</th><td><i>  //</i></td></tr>
<tr><th id="693">693</th><td><i>  // We have:</i></td></tr>
<tr><th id="694">694</th><td><i>  //    0b001000 sssss ttttt iiiiiiiiiiiiiiii</i></td></tr>
<tr><th id="695">695</th><td><i>  //      BOVC if rs &gt;= rt</i></td></tr>
<tr><th id="696">696</th><td><i>  //      BEQZALC if rs == 0 &amp;&amp; rt != 0</i></td></tr>
<tr><th id="697">697</th><td><i>  //      BEQC if rs &lt; rt &amp;&amp; rs != 0</i></td></tr>
<tr><th id="698">698</th><td></td></tr>
<tr><th id="699">699</th><td>  InsnType <dfn class="local col6 decl" id="456Rs" title='Rs' data-type='InsnType' data-ref="456Rs">Rs</dfn> = fieldFromInstruction(<a class="local col3 ref" href="#453insn" title='insn' data-ref="453insn">insn</a>, <var>21</var>, <var>5</var>);</td></tr>
<tr><th id="700">700</th><td>  InsnType <dfn class="local col7 decl" id="457Rt" title='Rt' data-type='InsnType' data-ref="457Rt">Rt</dfn> = fieldFromInstruction(<a class="local col3 ref" href="#453insn" title='insn' data-ref="453insn">insn</a>, <var>16</var>, <var>5</var>);</td></tr>
<tr><th id="701">701</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col8 decl" id="458Imm" title='Imm' data-type='int64_t' data-ref="458Imm">Imm</dfn> = SignExtend64(fieldFromInstruction(<a class="local col3 ref" href="#453insn" title='insn' data-ref="453insn">insn</a>, <var>0</var>, <var>16</var>), <var>16</var>) * <var>4</var> + <var>4</var>;</td></tr>
<tr><th id="702">702</th><td>  <em>bool</em> <dfn class="local col9 decl" id="459HasRs" title='HasRs' data-type='bool' data-ref="459HasRs">HasRs</dfn> = <b>false</b>;</td></tr>
<tr><th id="703">703</th><td></td></tr>
<tr><th id="704">704</th><td>  <b>if</b> (<a class="local col6 ref" href="#456Rs" title='Rs' data-ref="456Rs">Rs</a> &gt;= <a class="local col7 ref" href="#457Rt" title='Rt' data-ref="457Rt">Rt</a>) {</td></tr>
<tr><th id="705">705</th><td>    MI.setOpcode(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::BOVC);</td></tr>
<tr><th id="706">706</th><td>    <a class="local col9 ref" href="#459HasRs" title='HasRs' data-ref="459HasRs">HasRs</a> = <b>true</b>;</td></tr>
<tr><th id="707">707</th><td>  } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#456Rs" title='Rs' data-ref="456Rs">Rs</a> != <var>0</var> &amp;&amp; <a class="local col6 ref" href="#456Rs" title='Rs' data-ref="456Rs">Rs</a> &lt; <a class="local col7 ref" href="#457Rt" title='Rt' data-ref="457Rt">Rt</a>) {</td></tr>
<tr><th id="708">708</th><td>    MI.setOpcode(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::BEQC);</td></tr>
<tr><th id="709">709</th><td>    <a class="local col9 ref" href="#459HasRs" title='HasRs' data-ref="459HasRs">HasRs</a> = <b>true</b>;</td></tr>
<tr><th id="710">710</th><td>  } <b>else</b></td></tr>
<tr><th id="711">711</th><td>    MI.setOpcode(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::BEQZALC);</td></tr>
<tr><th id="712">712</th><td></td></tr>
<tr><th id="713">713</th><td>  <b>if</b> (HasRs)</td></tr>
<tr><th id="714">714</th><td>    MI.addOperand(MCOperand::createReg(getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID,</td></tr>
<tr><th id="715">715</th><td>                                       Rs)));</td></tr>
<tr><th id="716">716</th><td></td></tr>
<tr><th id="717">717</th><td>  MI.addOperand(MCOperand::createReg(getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID,</td></tr>
<tr><th id="718">718</th><td>                                     Rt)));</td></tr>
<tr><th id="719">719</th><td>  <a class="local col2 ref" href="#452MI" title='MI' data-ref="452MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col8 ref" href="#458Imm" title='Imm' data-ref="458Imm">Imm</a>));</td></tr>
<tr><th id="720">720</th><td></td></tr>
<tr><th id="721">721</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="722">722</th><td>}</td></tr>
<tr><th id="723">723</th><td></td></tr>
<tr><th id="724">724</th><td><b>template</b> &lt;<b>typename</b> InsnType&gt;</td></tr>
<tr><th id="725">725</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL26DecodePOP35GroupBranchMMR6RN4llvm6MCInstET_mPKv" title='DecodePOP35GroupBranchMMR6' data-type='DecodeStatus DecodePOP35GroupBranchMMR6(llvm::MCInst &amp; MI, InsnType insn, uint64_t Address, const void * Decoder)' data-ref="_ZL26DecodePOP35GroupBranchMMR6RN4llvm6MCInstET_mPKv">DecodePOP35GroupBranchMMR6</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="460MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="460MI">MI</dfn>, InsnType <dfn class="local col1 decl" id="461insn" title='insn' data-type='InsnType' data-ref="461insn">insn</dfn>,</td></tr>
<tr><th id="726">726</th><td>                                               <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="462Address" title='Address' data-type='uint64_t' data-ref="462Address">Address</dfn>,</td></tr>
<tr><th id="727">727</th><td>                                               <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="463Decoder" title='Decoder' data-type='const void *' data-ref="463Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="728">728</th><td>  InsnType <dfn class="local col4 decl" id="464Rt" title='Rt' data-type='InsnType' data-ref="464Rt">Rt</dfn> = fieldFromInstruction(<a class="local col1 ref" href="#461insn" title='insn' data-ref="461insn">insn</a>, <var>21</var>, <var>5</var>);</td></tr>
<tr><th id="729">729</th><td>  InsnType <dfn class="local col5 decl" id="465Rs" title='Rs' data-type='InsnType' data-ref="465Rs">Rs</dfn> = fieldFromInstruction(<a class="local col1 ref" href="#461insn" title='insn' data-ref="461insn">insn</a>, <var>16</var>, <var>5</var>);</td></tr>
<tr><th id="730">730</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col6 decl" id="466Imm" title='Imm' data-type='int64_t' data-ref="466Imm">Imm</dfn> = <var>0</var>;</td></tr>
<tr><th id="731">731</th><td></td></tr>
<tr><th id="732">732</th><td>  <b>if</b> (<a class="local col5 ref" href="#465Rs" title='Rs' data-ref="465Rs">Rs</a> &gt;= <a class="local col4 ref" href="#464Rt" title='Rt' data-ref="464Rt">Rt</a>) {</td></tr>
<tr><th id="733">733</th><td>    MI.setOpcode(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::BOVC_MMR6);</td></tr>
<tr><th id="734">734</th><td>    MI.addOperand(MCOperand::createReg(getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID,</td></tr>
<tr><th id="735">735</th><td>                                       Rt)));</td></tr>
<tr><th id="736">736</th><td>    MI.addOperand(MCOperand::createReg(getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID,</td></tr>
<tr><th id="737">737</th><td>                                       Rs)));</td></tr>
<tr><th id="738">738</th><td>    <a class="local col6 ref" href="#466Imm" title='Imm' data-ref="466Imm">Imm</a> = SignExtend64(fieldFromInstruction(<a class="local col1 ref" href="#461insn" title='insn' data-ref="461insn">insn</a>, <var>0</var>, <var>16</var>), <var>16</var>) * <var>2</var> + <var>4</var>;</td></tr>
<tr><th id="739">739</th><td>  } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#465Rs" title='Rs' data-ref="465Rs">Rs</a> != <var>0</var> &amp;&amp; <a class="local col5 ref" href="#465Rs" title='Rs' data-ref="465Rs">Rs</a> &lt; <a class="local col4 ref" href="#464Rt" title='Rt' data-ref="464Rt">Rt</a>) {</td></tr>
<tr><th id="740">740</th><td>    MI.setOpcode(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::BEQC_MMR6);</td></tr>
<tr><th id="741">741</th><td>    MI.addOperand(MCOperand::createReg(getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID,</td></tr>
<tr><th id="742">742</th><td>                                       Rs)));</td></tr>
<tr><th id="743">743</th><td>    MI.addOperand(MCOperand::createReg(getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID,</td></tr>
<tr><th id="744">744</th><td>                                       Rt)));</td></tr>
<tr><th id="745">745</th><td>    <a class="local col6 ref" href="#466Imm" title='Imm' data-ref="466Imm">Imm</a> = SignExtend64(fieldFromInstruction(<a class="local col1 ref" href="#461insn" title='insn' data-ref="461insn">insn</a>, <var>0</var>, <var>16</var>), <var>16</var>) * <var>4</var> + <var>4</var>;</td></tr>
<tr><th id="746">746</th><td>  } <b>else</b> {</td></tr>
<tr><th id="747">747</th><td>    MI.setOpcode(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::BEQZALC_MMR6);</td></tr>
<tr><th id="748">748</th><td>    MI.addOperand(MCOperand::createReg(getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID,</td></tr>
<tr><th id="749">749</th><td>                                       Rt)));</td></tr>
<tr><th id="750">750</th><td>    <a class="local col6 ref" href="#466Imm" title='Imm' data-ref="466Imm">Imm</a> = SignExtend64(fieldFromInstruction(<a class="local col1 ref" href="#461insn" title='insn' data-ref="461insn">insn</a>, <var>0</var>, <var>16</var>), <var>16</var>) * <var>2</var> + <var>4</var>;</td></tr>
<tr><th id="751">751</th><td>  }</td></tr>
<tr><th id="752">752</th><td></td></tr>
<tr><th id="753">753</th><td>  <a class="local col0 ref" href="#460MI" title='MI' data-ref="460MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col6 ref" href="#466Imm" title='Imm' data-ref="466Imm">Imm</a>));</td></tr>
<tr><th id="754">754</th><td></td></tr>
<tr><th id="755">755</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="756">756</th><td>}</td></tr>
<tr><th id="757">757</th><td></td></tr>
<tr><th id="758">758</th><td><b>template</b> &lt;<b>typename</b> InsnType&gt;</td></tr>
<tr><th id="759">759</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL22DecodeDaddiGroupBranchRN4llvm6MCInstET_mPKv" title='DecodeDaddiGroupBranch' data-type='DecodeStatus DecodeDaddiGroupBranch(llvm::MCInst &amp; MI, InsnType insn, uint64_t Address, const void * Decoder)' data-ref="_ZL22DecodeDaddiGroupBranchRN4llvm6MCInstET_mPKv">DecodeDaddiGroupBranch</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="467MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="467MI">MI</dfn>, InsnType <dfn class="local col8 decl" id="468insn" title='insn' data-type='InsnType' data-ref="468insn">insn</dfn>,</td></tr>
<tr><th id="760">760</th><td>                                           <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="469Address" title='Address' data-type='uint64_t' data-ref="469Address">Address</dfn>,</td></tr>
<tr><th id="761">761</th><td>                                           <em>const</em> <em>void</em> *<dfn class="local col0 decl" id="470Decoder" title='Decoder' data-type='const void *' data-ref="470Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="762">762</th><td>  <i>// If we are called then we can assume that MIPS32r6/MIPS64r6 is enabled</i></td></tr>
<tr><th id="763">763</th><td><i>  // (otherwise we would have matched the ADDI instruction from the earlier</i></td></tr>
<tr><th id="764">764</th><td><i>  // ISA's instead).</i></td></tr>
<tr><th id="765">765</th><td><i>  //</i></td></tr>
<tr><th id="766">766</th><td><i>  // We have:</i></td></tr>
<tr><th id="767">767</th><td><i>  //    0b011000 sssss ttttt iiiiiiiiiiiiiiii</i></td></tr>
<tr><th id="768">768</th><td><i>  //      BNVC if rs &gt;= rt</i></td></tr>
<tr><th id="769">769</th><td><i>  //      BNEZALC if rs == 0 &amp;&amp; rt != 0</i></td></tr>
<tr><th id="770">770</th><td><i>  //      BNEC if rs &lt; rt &amp;&amp; rs != 0</i></td></tr>
<tr><th id="771">771</th><td></td></tr>
<tr><th id="772">772</th><td>  InsnType <dfn class="local col1 decl" id="471Rs" title='Rs' data-type='InsnType' data-ref="471Rs">Rs</dfn> = fieldFromInstruction(<a class="local col8 ref" href="#468insn" title='insn' data-ref="468insn">insn</a>, <var>21</var>, <var>5</var>);</td></tr>
<tr><th id="773">773</th><td>  InsnType <dfn class="local col2 decl" id="472Rt" title='Rt' data-type='InsnType' data-ref="472Rt">Rt</dfn> = fieldFromInstruction(<a class="local col8 ref" href="#468insn" title='insn' data-ref="468insn">insn</a>, <var>16</var>, <var>5</var>);</td></tr>
<tr><th id="774">774</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a>  <dfn class="local col3 decl" id="473Imm" title='Imm' data-type='int64_t' data-ref="473Imm">Imm</dfn> = SignExtend64(fieldFromInstruction(<a class="local col8 ref" href="#468insn" title='insn' data-ref="468insn">insn</a>, <var>0</var>, <var>16</var>), <var>16</var>) * <var>4</var> + <var>4</var>;</td></tr>
<tr><th id="775">775</th><td>  <em>bool</em> <dfn class="local col4 decl" id="474HasRs" title='HasRs' data-type='bool' data-ref="474HasRs">HasRs</dfn> = <b>false</b>;</td></tr>
<tr><th id="776">776</th><td></td></tr>
<tr><th id="777">777</th><td>  <b>if</b> (<a class="local col1 ref" href="#471Rs" title='Rs' data-ref="471Rs">Rs</a> &gt;= <a class="local col2 ref" href="#472Rt" title='Rt' data-ref="472Rt">Rt</a>) {</td></tr>
<tr><th id="778">778</th><td>    MI.setOpcode(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::BNVC);</td></tr>
<tr><th id="779">779</th><td>    <a class="local col4 ref" href="#474HasRs" title='HasRs' data-ref="474HasRs">HasRs</a> = <b>true</b>;</td></tr>
<tr><th id="780">780</th><td>  } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#471Rs" title='Rs' data-ref="471Rs">Rs</a> != <var>0</var> &amp;&amp; <a class="local col1 ref" href="#471Rs" title='Rs' data-ref="471Rs">Rs</a> &lt; <a class="local col2 ref" href="#472Rt" title='Rt' data-ref="472Rt">Rt</a>) {</td></tr>
<tr><th id="781">781</th><td>    MI.setOpcode(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::BNEC);</td></tr>
<tr><th id="782">782</th><td>    <a class="local col4 ref" href="#474HasRs" title='HasRs' data-ref="474HasRs">HasRs</a> = <b>true</b>;</td></tr>
<tr><th id="783">783</th><td>  } <b>else</b></td></tr>
<tr><th id="784">784</th><td>    MI.setOpcode(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::BNEZALC);</td></tr>
<tr><th id="785">785</th><td></td></tr>
<tr><th id="786">786</th><td>  <b>if</b> (HasRs)</td></tr>
<tr><th id="787">787</th><td>    MI.addOperand(MCOperand::createReg(getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID,</td></tr>
<tr><th id="788">788</th><td>                                       Rs)));</td></tr>
<tr><th id="789">789</th><td></td></tr>
<tr><th id="790">790</th><td>  MI.addOperand(MCOperand::createReg(getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID,</td></tr>
<tr><th id="791">791</th><td>                                     Rt)));</td></tr>
<tr><th id="792">792</th><td>  <a class="local col7 ref" href="#467MI" title='MI' data-ref="467MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col3 ref" href="#473Imm" title='Imm' data-ref="473Imm">Imm</a>));</td></tr>
<tr><th id="793">793</th><td></td></tr>
<tr><th id="794">794</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="795">795</th><td>}</td></tr>
<tr><th id="796">796</th><td></td></tr>
<tr><th id="797">797</th><td><b>template</b> &lt;<b>typename</b> InsnType&gt;</td></tr>
<tr><th id="798">798</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL26DecodePOP37GroupBranchMMR6RN4llvm6MCInstET_mPKv" title='DecodePOP37GroupBranchMMR6' data-type='DecodeStatus DecodePOP37GroupBranchMMR6(llvm::MCInst &amp; MI, InsnType insn, uint64_t Address, const void * Decoder)' data-ref="_ZL26DecodePOP37GroupBranchMMR6RN4llvm6MCInstET_mPKv">DecodePOP37GroupBranchMMR6</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="475MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="475MI">MI</dfn>, InsnType <dfn class="local col6 decl" id="476insn" title='insn' data-type='InsnType' data-ref="476insn">insn</dfn>,</td></tr>
<tr><th id="799">799</th><td>                                               <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="477Address" title='Address' data-type='uint64_t' data-ref="477Address">Address</dfn>,</td></tr>
<tr><th id="800">800</th><td>                                               <em>const</em> <em>void</em> *<dfn class="local col8 decl" id="478Decoder" title='Decoder' data-type='const void *' data-ref="478Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="801">801</th><td>  InsnType <dfn class="local col9 decl" id="479Rt" title='Rt' data-type='InsnType' data-ref="479Rt">Rt</dfn> = fieldFromInstruction(<a class="local col6 ref" href="#476insn" title='insn' data-ref="476insn">insn</a>, <var>21</var>, <var>5</var>);</td></tr>
<tr><th id="802">802</th><td>  InsnType <dfn class="local col0 decl" id="480Rs" title='Rs' data-type='InsnType' data-ref="480Rs">Rs</dfn> = fieldFromInstruction(<a class="local col6 ref" href="#476insn" title='insn' data-ref="476insn">insn</a>, <var>16</var>, <var>5</var>);</td></tr>
<tr><th id="803">803</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col1 decl" id="481Imm" title='Imm' data-type='int64_t' data-ref="481Imm">Imm</dfn> = <var>0</var>;</td></tr>
<tr><th id="804">804</th><td></td></tr>
<tr><th id="805">805</th><td>  <b>if</b> (<a class="local col0 ref" href="#480Rs" title='Rs' data-ref="480Rs">Rs</a> &gt;= <a class="local col9 ref" href="#479Rt" title='Rt' data-ref="479Rt">Rt</a>) {</td></tr>
<tr><th id="806">806</th><td>    MI.setOpcode(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::BNVC_MMR6);</td></tr>
<tr><th id="807">807</th><td>    MI.addOperand(MCOperand::createReg(getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID,</td></tr>
<tr><th id="808">808</th><td>                                       Rt)));</td></tr>
<tr><th id="809">809</th><td>    MI.addOperand(MCOperand::createReg(getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID,</td></tr>
<tr><th id="810">810</th><td>                                       Rs)));</td></tr>
<tr><th id="811">811</th><td>    <a class="local col1 ref" href="#481Imm" title='Imm' data-ref="481Imm">Imm</a> = SignExtend64(fieldFromInstruction(<a class="local col6 ref" href="#476insn" title='insn' data-ref="476insn">insn</a>, <var>0</var>, <var>16</var>), <var>16</var>) * <var>2</var> + <var>4</var>;</td></tr>
<tr><th id="812">812</th><td>  } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#480Rs" title='Rs' data-ref="480Rs">Rs</a> != <var>0</var> &amp;&amp; <a class="local col0 ref" href="#480Rs" title='Rs' data-ref="480Rs">Rs</a> &lt; <a class="local col9 ref" href="#479Rt" title='Rt' data-ref="479Rt">Rt</a>) {</td></tr>
<tr><th id="813">813</th><td>    MI.setOpcode(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::BNEC_MMR6);</td></tr>
<tr><th id="814">814</th><td>    MI.addOperand(MCOperand::createReg(getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID,</td></tr>
<tr><th id="815">815</th><td>                                       Rs)));</td></tr>
<tr><th id="816">816</th><td>    MI.addOperand(MCOperand::createReg(getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID,</td></tr>
<tr><th id="817">817</th><td>                                       Rt)));</td></tr>
<tr><th id="818">818</th><td>    <a class="local col1 ref" href="#481Imm" title='Imm' data-ref="481Imm">Imm</a> = SignExtend64(fieldFromInstruction(<a class="local col6 ref" href="#476insn" title='insn' data-ref="476insn">insn</a>, <var>0</var>, <var>16</var>), <var>16</var>) * <var>4</var> + <var>4</var>;</td></tr>
<tr><th id="819">819</th><td>  } <b>else</b> {</td></tr>
<tr><th id="820">820</th><td>    MI.setOpcode(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::BNEZALC_MMR6);</td></tr>
<tr><th id="821">821</th><td>    MI.addOperand(MCOperand::createReg(getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID,</td></tr>
<tr><th id="822">822</th><td>                                       Rt)));</td></tr>
<tr><th id="823">823</th><td>    <a class="local col1 ref" href="#481Imm" title='Imm' data-ref="481Imm">Imm</a> = SignExtend64(fieldFromInstruction(<a class="local col6 ref" href="#476insn" title='insn' data-ref="476insn">insn</a>, <var>0</var>, <var>16</var>), <var>16</var>) * <var>2</var> + <var>4</var>;</td></tr>
<tr><th id="824">824</th><td>  }</td></tr>
<tr><th id="825">825</th><td></td></tr>
<tr><th id="826">826</th><td>  <a class="local col5 ref" href="#475MI" title='MI' data-ref="475MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col1 ref" href="#481Imm" title='Imm' data-ref="481Imm">Imm</a>));</td></tr>
<tr><th id="827">827</th><td></td></tr>
<tr><th id="828">828</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="829">829</th><td>}</td></tr>
<tr><th id="830">830</th><td></td></tr>
<tr><th id="831">831</th><td><b>template</b> &lt;<b>typename</b> InsnType&gt;</td></tr>
<tr><th id="832">832</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL26DecodePOP65GroupBranchMMR6RN4llvm6MCInstET_mPKv" title='DecodePOP65GroupBranchMMR6' data-type='DecodeStatus DecodePOP65GroupBranchMMR6(llvm::MCInst &amp; MI, InsnType insn, uint64_t Address, const void * Decoder)' data-ref="_ZL26DecodePOP65GroupBranchMMR6RN4llvm6MCInstET_mPKv">DecodePOP65GroupBranchMMR6</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="482MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="482MI">MI</dfn>, InsnType <dfn class="local col3 decl" id="483insn" title='insn' data-type='InsnType' data-ref="483insn">insn</dfn>,</td></tr>
<tr><th id="833">833</th><td>                                               <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="484Address" title='Address' data-type='uint64_t' data-ref="484Address">Address</dfn>,</td></tr>
<tr><th id="834">834</th><td>                                               <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="485Decoder" title='Decoder' data-type='const void *' data-ref="485Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="835">835</th><td>  <i>// We have:</i></td></tr>
<tr><th id="836">836</th><td><i>  //    0b110101 ttttt sssss iiiiiiiiiiiiiiii</i></td></tr>
<tr><th id="837">837</th><td><i>  //      Invalid if rt == 0</i></td></tr>
<tr><th id="838">838</th><td><i>  //      BGTZC_MMR6   if rs == 0  &amp;&amp; rt != 0</i></td></tr>
<tr><th id="839">839</th><td><i>  //      BLTZC_MMR6   if rs == rt &amp;&amp; rt != 0</i></td></tr>
<tr><th id="840">840</th><td><i>  //      BLTC_MMR6    if rs != rt &amp;&amp; rs != 0  &amp;&amp; rt != 0</i></td></tr>
<tr><th id="841">841</th><td></td></tr>
<tr><th id="842">842</th><td>  InsnType <dfn class="local col6 decl" id="486Rt" title='Rt' data-type='InsnType' data-ref="486Rt">Rt</dfn> = fieldFromInstruction(<a class="local col3 ref" href="#483insn" title='insn' data-ref="483insn">insn</a>, <var>21</var>, <var>5</var>);</td></tr>
<tr><th id="843">843</th><td>  InsnType <dfn class="local col7 decl" id="487Rs" title='Rs' data-type='InsnType' data-ref="487Rs">Rs</dfn> = fieldFromInstruction(<a class="local col3 ref" href="#483insn" title='insn' data-ref="483insn">insn</a>, <var>16</var>, <var>5</var>);</td></tr>
<tr><th id="844">844</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col8 decl" id="488Imm" title='Imm' data-type='int64_t' data-ref="488Imm">Imm</dfn> = SignExtend64(fieldFromInstruction(<a class="local col3 ref" href="#483insn" title='insn' data-ref="483insn">insn</a>, <var>0</var>, <var>16</var>), <var>16</var>) * <var>4</var> + <var>4</var>;</td></tr>
<tr><th id="845">845</th><td>  <em>bool</em> <dfn class="local col9 decl" id="489HasRs" title='HasRs' data-type='bool' data-ref="489HasRs">HasRs</dfn> = <b>false</b>;</td></tr>
<tr><th id="846">846</th><td></td></tr>
<tr><th id="847">847</th><td>  <b>if</b> (<a class="local col6 ref" href="#486Rt" title='Rt' data-ref="486Rt">Rt</a> == <var>0</var>)</td></tr>
<tr><th id="848">848</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="849">849</th><td>  <b>else</b> <b>if</b> (<a class="local col7 ref" href="#487Rs" title='Rs' data-ref="487Rs">Rs</a> == <var>0</var>)</td></tr>
<tr><th id="850">850</th><td>    MI.setOpcode(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::BGTZC_MMR6);</td></tr>
<tr><th id="851">851</th><td>  <b>else</b> <b>if</b> (<a class="local col7 ref" href="#487Rs" title='Rs' data-ref="487Rs">Rs</a> == <a class="local col6 ref" href="#486Rt" title='Rt' data-ref="486Rt">Rt</a>)</td></tr>
<tr><th id="852">852</th><td>    MI.setOpcode(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::BLTZC_MMR6);</td></tr>
<tr><th id="853">853</th><td>  <b>else</b> {</td></tr>
<tr><th id="854">854</th><td>    MI.setOpcode(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::BLTC_MMR6);</td></tr>
<tr><th id="855">855</th><td>    <a class="local col9 ref" href="#489HasRs" title='HasRs' data-ref="489HasRs">HasRs</a> = <b>true</b>;</td></tr>
<tr><th id="856">856</th><td>  }</td></tr>
<tr><th id="857">857</th><td></td></tr>
<tr><th id="858">858</th><td>  <b>if</b> (HasRs)</td></tr>
<tr><th id="859">859</th><td>    MI.addOperand(MCOperand::createReg(getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID,</td></tr>
<tr><th id="860">860</th><td>                                              Rs)));</td></tr>
<tr><th id="861">861</th><td></td></tr>
<tr><th id="862">862</th><td>  MI.addOperand(MCOperand::createReg(getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID,</td></tr>
<tr><th id="863">863</th><td>                                     Rt)));</td></tr>
<tr><th id="864">864</th><td></td></tr>
<tr><th id="865">865</th><td>  <a class="local col2 ref" href="#482MI" title='MI' data-ref="482MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col8 ref" href="#488Imm" title='Imm' data-ref="488Imm">Imm</a>));</td></tr>
<tr><th id="866">866</th><td></td></tr>
<tr><th id="867">867</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="868">868</th><td>}</td></tr>
<tr><th id="869">869</th><td></td></tr>
<tr><th id="870">870</th><td><b>template</b> &lt;<b>typename</b> InsnType&gt;</td></tr>
<tr><th id="871">871</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL26DecodePOP75GroupBranchMMR6RN4llvm6MCInstET_mPKv" title='DecodePOP75GroupBranchMMR6' data-type='DecodeStatus DecodePOP75GroupBranchMMR6(llvm::MCInst &amp; MI, InsnType insn, uint64_t Address, const void * Decoder)' data-ref="_ZL26DecodePOP75GroupBranchMMR6RN4llvm6MCInstET_mPKv">DecodePOP75GroupBranchMMR6</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="490MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="490MI">MI</dfn>, InsnType <dfn class="local col1 decl" id="491insn" title='insn' data-type='InsnType' data-ref="491insn">insn</dfn>,</td></tr>
<tr><th id="872">872</th><td>                                               <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="492Address" title='Address' data-type='uint64_t' data-ref="492Address">Address</dfn>,</td></tr>
<tr><th id="873">873</th><td>                                               <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="493Decoder" title='Decoder' data-type='const void *' data-ref="493Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="874">874</th><td>  <i>// We have:</i></td></tr>
<tr><th id="875">875</th><td><i>  //    0b111101 ttttt sssss iiiiiiiiiiiiiiii</i></td></tr>
<tr><th id="876">876</th><td><i>  //      Invalid if rt == 0</i></td></tr>
<tr><th id="877">877</th><td><i>  //      BLEZC_MMR6   if rs == 0  &amp;&amp; rt != 0</i></td></tr>
<tr><th id="878">878</th><td><i>  //      BGEZC_MMR6   if rs == rt &amp;&amp; rt != 0</i></td></tr>
<tr><th id="879">879</th><td><i>  //      BGEC_MMR6    if rs != rt &amp;&amp; rs != 0  &amp;&amp; rt != 0</i></td></tr>
<tr><th id="880">880</th><td></td></tr>
<tr><th id="881">881</th><td>  InsnType <dfn class="local col4 decl" id="494Rt" title='Rt' data-type='InsnType' data-ref="494Rt">Rt</dfn> = fieldFromInstruction(<a class="local col1 ref" href="#491insn" title='insn' data-ref="491insn">insn</a>, <var>21</var>, <var>5</var>);</td></tr>
<tr><th id="882">882</th><td>  InsnType <dfn class="local col5 decl" id="495Rs" title='Rs' data-type='InsnType' data-ref="495Rs">Rs</dfn> = fieldFromInstruction(<a class="local col1 ref" href="#491insn" title='insn' data-ref="491insn">insn</a>, <var>16</var>, <var>5</var>);</td></tr>
<tr><th id="883">883</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col6 decl" id="496Imm" title='Imm' data-type='int64_t' data-ref="496Imm">Imm</dfn> = SignExtend64(fieldFromInstruction(<a class="local col1 ref" href="#491insn" title='insn' data-ref="491insn">insn</a>, <var>0</var>, <var>16</var>), <var>16</var>) * <var>4</var> + <var>4</var>;</td></tr>
<tr><th id="884">884</th><td>  <em>bool</em> <dfn class="local col7 decl" id="497HasRs" title='HasRs' data-type='bool' data-ref="497HasRs">HasRs</dfn> = <b>false</b>;</td></tr>
<tr><th id="885">885</th><td></td></tr>
<tr><th id="886">886</th><td>  <b>if</b> (<a class="local col4 ref" href="#494Rt" title='Rt' data-ref="494Rt">Rt</a> == <var>0</var>)</td></tr>
<tr><th id="887">887</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="888">888</th><td>  <b>else</b> <b>if</b> (<a class="local col5 ref" href="#495Rs" title='Rs' data-ref="495Rs">Rs</a> == <var>0</var>)</td></tr>
<tr><th id="889">889</th><td>    MI.setOpcode(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::BLEZC_MMR6);</td></tr>
<tr><th id="890">890</th><td>  <b>else</b> <b>if</b> (<a class="local col5 ref" href="#495Rs" title='Rs' data-ref="495Rs">Rs</a> == <a class="local col4 ref" href="#494Rt" title='Rt' data-ref="494Rt">Rt</a>)</td></tr>
<tr><th id="891">891</th><td>    MI.setOpcode(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::BGEZC_MMR6);</td></tr>
<tr><th id="892">892</th><td>  <b>else</b> {</td></tr>
<tr><th id="893">893</th><td>    <a class="local col7 ref" href="#497HasRs" title='HasRs' data-ref="497HasRs">HasRs</a> = <b>true</b>;</td></tr>
<tr><th id="894">894</th><td>    MI.setOpcode(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::BGEC_MMR6);</td></tr>
<tr><th id="895">895</th><td>  }</td></tr>
<tr><th id="896">896</th><td></td></tr>
<tr><th id="897">897</th><td>  <b>if</b> (HasRs)</td></tr>
<tr><th id="898">898</th><td>    MI.addOperand(MCOperand::createReg(getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID,</td></tr>
<tr><th id="899">899</th><td>                                       Rs)));</td></tr>
<tr><th id="900">900</th><td></td></tr>
<tr><th id="901">901</th><td>  MI.addOperand(MCOperand::createReg(getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID,</td></tr>
<tr><th id="902">902</th><td>                                     Rt)));</td></tr>
<tr><th id="903">903</th><td></td></tr>
<tr><th id="904">904</th><td>  <a class="local col0 ref" href="#490MI" title='MI' data-ref="490MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col6 ref" href="#496Imm" title='Imm' data-ref="496Imm">Imm</a>));</td></tr>
<tr><th id="905">905</th><td></td></tr>
<tr><th id="906">906</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="907">907</th><td>}</td></tr>
<tr><th id="908">908</th><td></td></tr>
<tr><th id="909">909</th><td><b>template</b> &lt;<b>typename</b> InsnType&gt;</td></tr>
<tr><th id="910">910</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL22DecodeBlezlGroupBranchRN4llvm6MCInstET_mPKv" title='DecodeBlezlGroupBranch' data-type='DecodeStatus DecodeBlezlGroupBranch(llvm::MCInst &amp; MI, InsnType insn, uint64_t Address, const void * Decoder)' data-ref="_ZL22DecodeBlezlGroupBranchRN4llvm6MCInstET_mPKv">DecodeBlezlGroupBranch</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="498MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="498MI">MI</dfn>, InsnType <dfn class="local col9 decl" id="499insn" title='insn' data-type='InsnType' data-ref="499insn">insn</dfn>,</td></tr>
<tr><th id="911">911</th><td>                                           <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="500Address" title='Address' data-type='uint64_t' data-ref="500Address">Address</dfn>,</td></tr>
<tr><th id="912">912</th><td>                                           <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="501Decoder" title='Decoder' data-type='const void *' data-ref="501Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="913">913</th><td>  <i>// If we are called then we can assume that MIPS32r6/MIPS64r6 is enabled</i></td></tr>
<tr><th id="914">914</th><td><i>  // (otherwise we would have matched the BLEZL instruction from the earlier</i></td></tr>
<tr><th id="915">915</th><td><i>  // ISA's instead).</i></td></tr>
<tr><th id="916">916</th><td><i>  //</i></td></tr>
<tr><th id="917">917</th><td><i>  // We have:</i></td></tr>
<tr><th id="918">918</th><td><i>  //    0b010110 sssss ttttt iiiiiiiiiiiiiiii</i></td></tr>
<tr><th id="919">919</th><td><i>  //      Invalid if rs == 0</i></td></tr>
<tr><th id="920">920</th><td><i>  //      BLEZC   if rs == 0  &amp;&amp; rt != 0</i></td></tr>
<tr><th id="921">921</th><td><i>  //      BGEZC   if rs == rt &amp;&amp; rt != 0</i></td></tr>
<tr><th id="922">922</th><td><i>  //      BGEC    if rs != rt &amp;&amp; rs != 0  &amp;&amp; rt != 0</i></td></tr>
<tr><th id="923">923</th><td></td></tr>
<tr><th id="924">924</th><td>  InsnType <dfn class="local col2 decl" id="502Rs" title='Rs' data-type='InsnType' data-ref="502Rs">Rs</dfn> = fieldFromInstruction(<a class="local col9 ref" href="#499insn" title='insn' data-ref="499insn">insn</a>, <var>21</var>, <var>5</var>);</td></tr>
<tr><th id="925">925</th><td>  InsnType <dfn class="local col3 decl" id="503Rt" title='Rt' data-type='InsnType' data-ref="503Rt">Rt</dfn> = fieldFromInstruction(<a class="local col9 ref" href="#499insn" title='insn' data-ref="499insn">insn</a>, <var>16</var>, <var>5</var>);</td></tr>
<tr><th id="926">926</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col4 decl" id="504Imm" title='Imm' data-type='int64_t' data-ref="504Imm">Imm</dfn> = SignExtend64(fieldFromInstruction(<a class="local col9 ref" href="#499insn" title='insn' data-ref="499insn">insn</a>, <var>0</var>, <var>16</var>), <var>16</var>) * <var>4</var> + <var>4</var>;</td></tr>
<tr><th id="927">927</th><td>  <em>bool</em> <dfn class="local col5 decl" id="505HasRs" title='HasRs' data-type='bool' data-ref="505HasRs">HasRs</dfn> = <b>false</b>;</td></tr>
<tr><th id="928">928</th><td></td></tr>
<tr><th id="929">929</th><td>  <b>if</b> (<a class="local col3 ref" href="#503Rt" title='Rt' data-ref="503Rt">Rt</a> == <var>0</var>)</td></tr>
<tr><th id="930">930</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="931">931</th><td>  <b>else</b> <b>if</b> (<a class="local col2 ref" href="#502Rs" title='Rs' data-ref="502Rs">Rs</a> == <var>0</var>)</td></tr>
<tr><th id="932">932</th><td>    MI.setOpcode(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::BLEZC);</td></tr>
<tr><th id="933">933</th><td>  <b>else</b> <b>if</b> (<a class="local col2 ref" href="#502Rs" title='Rs' data-ref="502Rs">Rs</a> == <a class="local col3 ref" href="#503Rt" title='Rt' data-ref="503Rt">Rt</a>)</td></tr>
<tr><th id="934">934</th><td>    MI.setOpcode(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::BGEZC);</td></tr>
<tr><th id="935">935</th><td>  <b>else</b> {</td></tr>
<tr><th id="936">936</th><td>    <a class="local col5 ref" href="#505HasRs" title='HasRs' data-ref="505HasRs">HasRs</a> = <b>true</b>;</td></tr>
<tr><th id="937">937</th><td>    MI.setOpcode(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::BGEC);</td></tr>
<tr><th id="938">938</th><td>  }</td></tr>
<tr><th id="939">939</th><td></td></tr>
<tr><th id="940">940</th><td>  <b>if</b> (HasRs)</td></tr>
<tr><th id="941">941</th><td>    MI.addOperand(MCOperand::createReg(getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID,</td></tr>
<tr><th id="942">942</th><td>                                       Rs)));</td></tr>
<tr><th id="943">943</th><td></td></tr>
<tr><th id="944">944</th><td>  MI.addOperand(MCOperand::createReg(getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID,</td></tr>
<tr><th id="945">945</th><td>                                     Rt)));</td></tr>
<tr><th id="946">946</th><td></td></tr>
<tr><th id="947">947</th><td>  <a class="local col8 ref" href="#498MI" title='MI' data-ref="498MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col4 ref" href="#504Imm" title='Imm' data-ref="504Imm">Imm</a>));</td></tr>
<tr><th id="948">948</th><td></td></tr>
<tr><th id="949">949</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="950">950</th><td>}</td></tr>
<tr><th id="951">951</th><td></td></tr>
<tr><th id="952">952</th><td><b>template</b> &lt;<b>typename</b> InsnType&gt;</td></tr>
<tr><th id="953">953</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL22DecodeBgtzlGroupBranchRN4llvm6MCInstET_mPKv" title='DecodeBgtzlGroupBranch' data-type='DecodeStatus DecodeBgtzlGroupBranch(llvm::MCInst &amp; MI, InsnType insn, uint64_t Address, const void * Decoder)' data-ref="_ZL22DecodeBgtzlGroupBranchRN4llvm6MCInstET_mPKv">DecodeBgtzlGroupBranch</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="506MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="506MI">MI</dfn>, InsnType <dfn class="local col7 decl" id="507insn" title='insn' data-type='InsnType' data-ref="507insn">insn</dfn>,</td></tr>
<tr><th id="954">954</th><td>                                           <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="508Address" title='Address' data-type='uint64_t' data-ref="508Address">Address</dfn>,</td></tr>
<tr><th id="955">955</th><td>                                           <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="509Decoder" title='Decoder' data-type='const void *' data-ref="509Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="956">956</th><td>  <i>// If we are called then we can assume that MIPS32r6/MIPS64r6 is enabled</i></td></tr>
<tr><th id="957">957</th><td><i>  // (otherwise we would have matched the BGTZL instruction from the earlier</i></td></tr>
<tr><th id="958">958</th><td><i>  // ISA's instead).</i></td></tr>
<tr><th id="959">959</th><td><i>  //</i></td></tr>
<tr><th id="960">960</th><td><i>  // We have:</i></td></tr>
<tr><th id="961">961</th><td><i>  //    0b010111 sssss ttttt iiiiiiiiiiiiiiii</i></td></tr>
<tr><th id="962">962</th><td><i>  //      Invalid if rs == 0</i></td></tr>
<tr><th id="963">963</th><td><i>  //      BGTZC   if rs == 0  &amp;&amp; rt != 0</i></td></tr>
<tr><th id="964">964</th><td><i>  //      BLTZC   if rs == rt &amp;&amp; rt != 0</i></td></tr>
<tr><th id="965">965</th><td><i>  //      BLTC    if rs != rt &amp;&amp; rs != 0  &amp;&amp; rt != 0</i></td></tr>
<tr><th id="966">966</th><td></td></tr>
<tr><th id="967">967</th><td>  <em>bool</em> <dfn class="local col0 decl" id="510HasRs" title='HasRs' data-type='bool' data-ref="510HasRs">HasRs</dfn> = <b>false</b>;</td></tr>
<tr><th id="968">968</th><td></td></tr>
<tr><th id="969">969</th><td>  InsnType <dfn class="local col1 decl" id="511Rs" title='Rs' data-type='InsnType' data-ref="511Rs">Rs</dfn> = fieldFromInstruction(<a class="local col7 ref" href="#507insn" title='insn' data-ref="507insn">insn</a>, <var>21</var>, <var>5</var>);</td></tr>
<tr><th id="970">970</th><td>  InsnType <dfn class="local col2 decl" id="512Rt" title='Rt' data-type='InsnType' data-ref="512Rt">Rt</dfn> = fieldFromInstruction(<a class="local col7 ref" href="#507insn" title='insn' data-ref="507insn">insn</a>, <var>16</var>, <var>5</var>);</td></tr>
<tr><th id="971">971</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col3 decl" id="513Imm" title='Imm' data-type='int64_t' data-ref="513Imm">Imm</dfn> = SignExtend64(fieldFromInstruction(<a class="local col7 ref" href="#507insn" title='insn' data-ref="507insn">insn</a>, <var>0</var>, <var>16</var>), <var>16</var>) * <var>4</var> + <var>4</var>;</td></tr>
<tr><th id="972">972</th><td></td></tr>
<tr><th id="973">973</th><td>  <b>if</b> (<a class="local col2 ref" href="#512Rt" title='Rt' data-ref="512Rt">Rt</a> == <var>0</var>)</td></tr>
<tr><th id="974">974</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="975">975</th><td>  <b>else</b> <b>if</b> (<a class="local col1 ref" href="#511Rs" title='Rs' data-ref="511Rs">Rs</a> == <var>0</var>)</td></tr>
<tr><th id="976">976</th><td>    MI.setOpcode(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::BGTZC);</td></tr>
<tr><th id="977">977</th><td>  <b>else</b> <b>if</b> (<a class="local col1 ref" href="#511Rs" title='Rs' data-ref="511Rs">Rs</a> == <a class="local col2 ref" href="#512Rt" title='Rt' data-ref="512Rt">Rt</a>)</td></tr>
<tr><th id="978">978</th><td>    MI.setOpcode(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::BLTZC);</td></tr>
<tr><th id="979">979</th><td>  <b>else</b> {</td></tr>
<tr><th id="980">980</th><td>    MI.setOpcode(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::BLTC);</td></tr>
<tr><th id="981">981</th><td>    <a class="local col0 ref" href="#510HasRs" title='HasRs' data-ref="510HasRs">HasRs</a> = <b>true</b>;</td></tr>
<tr><th id="982">982</th><td>  }</td></tr>
<tr><th id="983">983</th><td></td></tr>
<tr><th id="984">984</th><td>  <b>if</b> (HasRs)</td></tr>
<tr><th id="985">985</th><td>    MI.addOperand(MCOperand::createReg(getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID,</td></tr>
<tr><th id="986">986</th><td>                                              Rs)));</td></tr>
<tr><th id="987">987</th><td></td></tr>
<tr><th id="988">988</th><td>  MI.addOperand(MCOperand::createReg(getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID,</td></tr>
<tr><th id="989">989</th><td>                                     Rt)));</td></tr>
<tr><th id="990">990</th><td></td></tr>
<tr><th id="991">991</th><td>  <a class="local col6 ref" href="#506MI" title='MI' data-ref="506MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col3 ref" href="#513Imm" title='Imm' data-ref="513Imm">Imm</a>));</td></tr>
<tr><th id="992">992</th><td></td></tr>
<tr><th id="993">993</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="994">994</th><td>}</td></tr>
<tr><th id="995">995</th><td></td></tr>
<tr><th id="996">996</th><td><b>template</b> &lt;<b>typename</b> InsnType&gt;</td></tr>
<tr><th id="997">997</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL21DecodeBgtzGroupBranchRN4llvm6MCInstET_mPKv" title='DecodeBgtzGroupBranch' data-type='DecodeStatus DecodeBgtzGroupBranch(llvm::MCInst &amp; MI, InsnType insn, uint64_t Address, const void * Decoder)' data-ref="_ZL21DecodeBgtzGroupBranchRN4llvm6MCInstET_mPKv">DecodeBgtzGroupBranch</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="514MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="514MI">MI</dfn>, InsnType <dfn class="local col5 decl" id="515insn" title='insn' data-type='InsnType' data-ref="515insn">insn</dfn>,</td></tr>
<tr><th id="998">998</th><td>                                          <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="516Address" title='Address' data-type='uint64_t' data-ref="516Address">Address</dfn>,</td></tr>
<tr><th id="999">999</th><td>                                          <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="517Decoder" title='Decoder' data-type='const void *' data-ref="517Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1000">1000</th><td>  <i>// If we are called then we can assume that MIPS32r6/MIPS64r6 is enabled</i></td></tr>
<tr><th id="1001">1001</th><td><i>  // (otherwise we would have matched the BGTZ instruction from the earlier</i></td></tr>
<tr><th id="1002">1002</th><td><i>  // ISA's instead).</i></td></tr>
<tr><th id="1003">1003</th><td><i>  //</i></td></tr>
<tr><th id="1004">1004</th><td><i>  // We have:</i></td></tr>
<tr><th id="1005">1005</th><td><i>  //    0b000111 sssss ttttt iiiiiiiiiiiiiiii</i></td></tr>
<tr><th id="1006">1006</th><td><i>  //      BGTZ    if rt == 0</i></td></tr>
<tr><th id="1007">1007</th><td><i>  //      BGTZALC if rs == 0 &amp;&amp; rt != 0</i></td></tr>
<tr><th id="1008">1008</th><td><i>  //      BLTZALC if rs != 0 &amp;&amp; rs == rt</i></td></tr>
<tr><th id="1009">1009</th><td><i>  //      BLTUC   if rs != 0 &amp;&amp; rs != rt</i></td></tr>
<tr><th id="1010">1010</th><td></td></tr>
<tr><th id="1011">1011</th><td>  InsnType <dfn class="local col8 decl" id="518Rs" title='Rs' data-type='InsnType' data-ref="518Rs">Rs</dfn> = fieldFromInstruction(<a class="local col5 ref" href="#515insn" title='insn' data-ref="515insn">insn</a>, <var>21</var>, <var>5</var>);</td></tr>
<tr><th id="1012">1012</th><td>  InsnType <dfn class="local col9 decl" id="519Rt" title='Rt' data-type='InsnType' data-ref="519Rt">Rt</dfn> = fieldFromInstruction(<a class="local col5 ref" href="#515insn" title='insn' data-ref="515insn">insn</a>, <var>16</var>, <var>5</var>);</td></tr>
<tr><th id="1013">1013</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col0 decl" id="520Imm" title='Imm' data-type='int64_t' data-ref="520Imm">Imm</dfn> = SignExtend64(fieldFromInstruction(<a class="local col5 ref" href="#515insn" title='insn' data-ref="515insn">insn</a>, <var>0</var>, <var>16</var>), <var>16</var>) * <var>4</var> + <var>4</var>;</td></tr>
<tr><th id="1014">1014</th><td>  <em>bool</em> <dfn class="local col1 decl" id="521HasRs" title='HasRs' data-type='bool' data-ref="521HasRs">HasRs</dfn> = <b>false</b>;</td></tr>
<tr><th id="1015">1015</th><td>  <em>bool</em> <dfn class="local col2 decl" id="522HasRt" title='HasRt' data-type='bool' data-ref="522HasRt">HasRt</dfn> = <b>false</b>;</td></tr>
<tr><th id="1016">1016</th><td></td></tr>
<tr><th id="1017">1017</th><td>  <b>if</b> (<a class="local col9 ref" href="#519Rt" title='Rt' data-ref="519Rt">Rt</a> == <var>0</var>) {</td></tr>
<tr><th id="1018">1018</th><td>    MI.setOpcode(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::BGTZ);</td></tr>
<tr><th id="1019">1019</th><td>    <a class="local col1 ref" href="#521HasRs" title='HasRs' data-ref="521HasRs">HasRs</a> = <b>true</b>;</td></tr>
<tr><th id="1020">1020</th><td>  } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#518Rs" title='Rs' data-ref="518Rs">Rs</a> == <var>0</var>) {</td></tr>
<tr><th id="1021">1021</th><td>    MI.setOpcode(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::BGTZALC);</td></tr>
<tr><th id="1022">1022</th><td>    <a class="local col2 ref" href="#522HasRt" title='HasRt' data-ref="522HasRt">HasRt</a> = <b>true</b>;</td></tr>
<tr><th id="1023">1023</th><td>  } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#518Rs" title='Rs' data-ref="518Rs">Rs</a> == <a class="local col9 ref" href="#519Rt" title='Rt' data-ref="519Rt">Rt</a>) {</td></tr>
<tr><th id="1024">1024</th><td>    MI.setOpcode(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::BLTZALC);</td></tr>
<tr><th id="1025">1025</th><td>    <a class="local col1 ref" href="#521HasRs" title='HasRs' data-ref="521HasRs">HasRs</a> = <b>true</b>;</td></tr>
<tr><th id="1026">1026</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1027">1027</th><td>    MI.setOpcode(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::BLTUC);</td></tr>
<tr><th id="1028">1028</th><td>    <a class="local col1 ref" href="#521HasRs" title='HasRs' data-ref="521HasRs">HasRs</a> = <b>true</b>;</td></tr>
<tr><th id="1029">1029</th><td>    <a class="local col2 ref" href="#522HasRt" title='HasRt' data-ref="522HasRt">HasRt</a> = <b>true</b>;</td></tr>
<tr><th id="1030">1030</th><td>  }</td></tr>
<tr><th id="1031">1031</th><td></td></tr>
<tr><th id="1032">1032</th><td>  <b>if</b> (HasRs)</td></tr>
<tr><th id="1033">1033</th><td>    MI.addOperand(MCOperand::createReg(getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID,</td></tr>
<tr><th id="1034">1034</th><td>                                       Rs)));</td></tr>
<tr><th id="1035">1035</th><td></td></tr>
<tr><th id="1036">1036</th><td>  <b>if</b> (HasRt)</td></tr>
<tr><th id="1037">1037</th><td>    MI.addOperand(MCOperand::createReg(getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID,</td></tr>
<tr><th id="1038">1038</th><td>                                       Rt)));</td></tr>
<tr><th id="1039">1039</th><td></td></tr>
<tr><th id="1040">1040</th><td>  <a class="local col4 ref" href="#514MI" title='MI' data-ref="514MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col0 ref" href="#520Imm" title='Imm' data-ref="520Imm">Imm</a>));</td></tr>
<tr><th id="1041">1041</th><td></td></tr>
<tr><th id="1042">1042</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="1043">1043</th><td>}</td></tr>
<tr><th id="1044">1044</th><td></td></tr>
<tr><th id="1045">1045</th><td><b>template</b> &lt;<b>typename</b> InsnType&gt;</td></tr>
<tr><th id="1046">1046</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL21DecodeBlezGroupBranchRN4llvm6MCInstET_mPKv" title='DecodeBlezGroupBranch' data-type='DecodeStatus DecodeBlezGroupBranch(llvm::MCInst &amp; MI, InsnType insn, uint64_t Address, const void * Decoder)' data-ref="_ZL21DecodeBlezGroupBranchRN4llvm6MCInstET_mPKv">DecodeBlezGroupBranch</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="523MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="523MI">MI</dfn>, InsnType <dfn class="local col4 decl" id="524insn" title='insn' data-type='InsnType' data-ref="524insn">insn</dfn>,</td></tr>
<tr><th id="1047">1047</th><td>                                           <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="525Address" title='Address' data-type='uint64_t' data-ref="525Address">Address</dfn>,</td></tr>
<tr><th id="1048">1048</th><td>                                           <em>const</em> <em>void</em> *<dfn class="local col6 decl" id="526Decoder" title='Decoder' data-type='const void *' data-ref="526Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1049">1049</th><td>  <i>// If we are called then we can assume that MIPS32r6/MIPS64r6 is enabled</i></td></tr>
<tr><th id="1050">1050</th><td><i>  // (otherwise we would have matched the BLEZL instruction from the earlier</i></td></tr>
<tr><th id="1051">1051</th><td><i>  // ISA's instead).</i></td></tr>
<tr><th id="1052">1052</th><td><i>  //</i></td></tr>
<tr><th id="1053">1053</th><td><i>  // We have:</i></td></tr>
<tr><th id="1054">1054</th><td><i>  //    0b000110 sssss ttttt iiiiiiiiiiiiiiii</i></td></tr>
<tr><th id="1055">1055</th><td><i>  //      Invalid   if rs == 0</i></td></tr>
<tr><th id="1056">1056</th><td><i>  //      BLEZALC   if rs == 0  &amp;&amp; rt != 0</i></td></tr>
<tr><th id="1057">1057</th><td><i>  //      BGEZALC   if rs == rt &amp;&amp; rt != 0</i></td></tr>
<tr><th id="1058">1058</th><td><i>  //      BGEUC     if rs != rt &amp;&amp; rs != 0  &amp;&amp; rt != 0</i></td></tr>
<tr><th id="1059">1059</th><td></td></tr>
<tr><th id="1060">1060</th><td>  InsnType <dfn class="local col7 decl" id="527Rs" title='Rs' data-type='InsnType' data-ref="527Rs">Rs</dfn> = fieldFromInstruction(<a class="local col4 ref" href="#524insn" title='insn' data-ref="524insn">insn</a>, <var>21</var>, <var>5</var>);</td></tr>
<tr><th id="1061">1061</th><td>  InsnType <dfn class="local col8 decl" id="528Rt" title='Rt' data-type='InsnType' data-ref="528Rt">Rt</dfn> = fieldFromInstruction(<a class="local col4 ref" href="#524insn" title='insn' data-ref="524insn">insn</a>, <var>16</var>, <var>5</var>);</td></tr>
<tr><th id="1062">1062</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col9 decl" id="529Imm" title='Imm' data-type='int64_t' data-ref="529Imm">Imm</dfn> = SignExtend64(fieldFromInstruction(<a class="local col4 ref" href="#524insn" title='insn' data-ref="524insn">insn</a>, <var>0</var>, <var>16</var>), <var>16</var>) * <var>4</var> + <var>4</var>;</td></tr>
<tr><th id="1063">1063</th><td>  <em>bool</em> <dfn class="local col0 decl" id="530HasRs" title='HasRs' data-type='bool' data-ref="530HasRs">HasRs</dfn> = <b>false</b>;</td></tr>
<tr><th id="1064">1064</th><td></td></tr>
<tr><th id="1065">1065</th><td>  <b>if</b> (<a class="local col8 ref" href="#528Rt" title='Rt' data-ref="528Rt">Rt</a> == <var>0</var>)</td></tr>
<tr><th id="1066">1066</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="1067">1067</th><td>  <b>else</b> <b>if</b> (<a class="local col7 ref" href="#527Rs" title='Rs' data-ref="527Rs">Rs</a> == <var>0</var>)</td></tr>
<tr><th id="1068">1068</th><td>    MI.setOpcode(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::BLEZALC);</td></tr>
<tr><th id="1069">1069</th><td>  <b>else</b> <b>if</b> (<a class="local col7 ref" href="#527Rs" title='Rs' data-ref="527Rs">Rs</a> == <a class="local col8 ref" href="#528Rt" title='Rt' data-ref="528Rt">Rt</a>)</td></tr>
<tr><th id="1070">1070</th><td>    MI.setOpcode(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::BGEZALC);</td></tr>
<tr><th id="1071">1071</th><td>  <b>else</b> {</td></tr>
<tr><th id="1072">1072</th><td>    <a class="local col0 ref" href="#530HasRs" title='HasRs' data-ref="530HasRs">HasRs</a> = <b>true</b>;</td></tr>
<tr><th id="1073">1073</th><td>    MI.setOpcode(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::BGEUC);</td></tr>
<tr><th id="1074">1074</th><td>  }</td></tr>
<tr><th id="1075">1075</th><td></td></tr>
<tr><th id="1076">1076</th><td>  <b>if</b> (HasRs)</td></tr>
<tr><th id="1077">1077</th><td>    MI.addOperand(MCOperand::createReg(getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID,</td></tr>
<tr><th id="1078">1078</th><td>                                       Rs)));</td></tr>
<tr><th id="1079">1079</th><td>  MI.addOperand(MCOperand::createReg(getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID,</td></tr>
<tr><th id="1080">1080</th><td>                                     Rt)));</td></tr>
<tr><th id="1081">1081</th><td></td></tr>
<tr><th id="1082">1082</th><td>  <a class="local col3 ref" href="#523MI" title='MI' data-ref="523MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col9 ref" href="#529Imm" title='Imm' data-ref="529Imm">Imm</a>));</td></tr>
<tr><th id="1083">1083</th><td></td></tr>
<tr><th id="1084">1084</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="1085">1085</th><td>}</td></tr>
<tr><th id="1086">1086</th><td></td></tr>
<tr><th id="1087">1087</th><td><i>// Override the generated disassembler to produce DEXT all the time. This is</i></td></tr>
<tr><th id="1088">1088</th><td><i>// for feature / behaviour parity with  binutils.</i></td></tr>
<tr><th id="1089">1089</th><td><b>template</b> &lt;<b>typename</b> InsnType&gt;</td></tr>
<tr><th id="1090">1090</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL10DecodeDEXTRN4llvm6MCInstET_mPKv" title='DecodeDEXT' data-type='DecodeStatus DecodeDEXT(llvm::MCInst &amp; MI, InsnType Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL10DecodeDEXTRN4llvm6MCInstET_mPKv">DecodeDEXT</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="531MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="531MI">MI</dfn>, InsnType <dfn class="local col2 decl" id="532Insn" title='Insn' data-type='InsnType' data-ref="532Insn">Insn</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="533Address" title='Address' data-type='uint64_t' data-ref="533Address">Address</dfn>,</td></tr>
<tr><th id="1091">1091</th><td>                               <em>const</em> <em>void</em> *<dfn class="local col4 decl" id="534Decoder" title='Decoder' data-type='const void *' data-ref="534Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1092">1092</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="535Msbd" title='Msbd' data-type='unsigned int' data-ref="535Msbd">Msbd</dfn> = fieldFromInstruction(<a class="local col2 ref" href="#532Insn" title='Insn' data-ref="532Insn">Insn</a>, <var>11</var>, <var>5</var>);</td></tr>
<tr><th id="1093">1093</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="536Lsb" title='Lsb' data-type='unsigned int' data-ref="536Lsb">Lsb</dfn> = fieldFromInstruction(<a class="local col2 ref" href="#532Insn" title='Insn' data-ref="532Insn">Insn</a>, <var>6</var>, <var>5</var>);</td></tr>
<tr><th id="1094">1094</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="537Size" title='Size' data-type='unsigned int' data-ref="537Size">Size</dfn> = <var>0</var>;</td></tr>
<tr><th id="1095">1095</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="538Pos" title='Pos' data-type='unsigned int' data-ref="538Pos">Pos</dfn> = <var>0</var>;</td></tr>
<tr><th id="1096">1096</th><td></td></tr>
<tr><th id="1097">1097</th><td>  <b>switch</b> (<a class="local col1 ref" href="#531MI" title='MI' data-ref="531MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1098">1098</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::DEXT:</td></tr>
<tr><th id="1099">1099</th><td>      Pos = Lsb;</td></tr>
<tr><th id="1100">1100</th><td>      <a class="local col7 ref" href="#537Size" title='Size' data-ref="537Size">Size</a> = <a class="local col5 ref" href="#535Msbd" title='Msbd' data-ref="535Msbd">Msbd</a> + <var>1</var>;</td></tr>
<tr><th id="1101">1101</th><td>      <b>break</b>;</td></tr>
<tr><th id="1102">1102</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::DEXTM:</td></tr>
<tr><th id="1103">1103</th><td>      Pos = Lsb;</td></tr>
<tr><th id="1104">1104</th><td>      <a class="local col7 ref" href="#537Size" title='Size' data-ref="537Size">Size</a> = <a class="local col5 ref" href="#535Msbd" title='Msbd' data-ref="535Msbd">Msbd</a> + <var>1</var> + <var>32</var>;</td></tr>
<tr><th id="1105">1105</th><td>      <b>break</b>;</td></tr>
<tr><th id="1106">1106</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::DEXTU:</td></tr>
<tr><th id="1107">1107</th><td>      Pos = Lsb + <var>32</var>;</td></tr>
<tr><th id="1108">1108</th><td>      <a class="local col7 ref" href="#537Size" title='Size' data-ref="537Size">Size</a> = <a class="local col5 ref" href="#535Msbd" title='Msbd' data-ref="535Msbd">Msbd</a> + <var>1</var>;</td></tr>
<tr><th id="1109">1109</th><td>      <b>break</b>;</td></tr>
<tr><th id="1110">1110</th><td>    <b>default</b>:</td></tr>
<tr><th id="1111">1111</th><td>      <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown DEXT instruction!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/Disassembler/MipsDisassembler.cpp&quot;, 1111)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown DEXT instruction!"</q>);</td></tr>
<tr><th id="1112">1112</th><td>  }</td></tr>
<tr><th id="1113">1113</th><td></td></tr>
<tr><th id="1114">1114</th><td>  MI.setOpcode(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::DEXT);</td></tr>
<tr><th id="1115">1115</th><td></td></tr>
<tr><th id="1116">1116</th><td>  InsnType <dfn class="local col9 decl" id="539Rs" title='Rs' data-type='InsnType' data-ref="539Rs">Rs</dfn> = fieldFromInstruction(<a class="local col2 ref" href="#532Insn" title='Insn' data-ref="532Insn">Insn</a>, <var>21</var>, <var>5</var>);</td></tr>
<tr><th id="1117">1117</th><td>  InsnType <dfn class="local col0 decl" id="540Rt" title='Rt' data-type='InsnType' data-ref="540Rt">Rt</dfn> = fieldFromInstruction(<a class="local col2 ref" href="#532Insn" title='Insn' data-ref="532Insn">Insn</a>, <var>16</var>, <var>5</var>);</td></tr>
<tr><th id="1118">1118</th><td></td></tr>
<tr><th id="1119">1119</th><td>  MI.addOperand(MCOperand::createReg(getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR64RegClassID, Rt)));</td></tr>
<tr><th id="1120">1120</th><td>  MI.addOperand(MCOperand::createReg(getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR64RegClassID, Rs)));</td></tr>
<tr><th id="1121">1121</th><td>  <a class="local col1 ref" href="#531MI" title='MI' data-ref="531MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col8 ref" href="#538Pos" title='Pos' data-ref="538Pos">Pos</a>));</td></tr>
<tr><th id="1122">1122</th><td>  <a class="local col1 ref" href="#531MI" title='MI' data-ref="531MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col7 ref" href="#537Size" title='Size' data-ref="537Size">Size</a>));</td></tr>
<tr><th id="1123">1123</th><td></td></tr>
<tr><th id="1124">1124</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="1125">1125</th><td>}</td></tr>
<tr><th id="1126">1126</th><td></td></tr>
<tr><th id="1127">1127</th><td><i>// Override the generated disassembler to produce DINS all the time. This is</i></td></tr>
<tr><th id="1128">1128</th><td><i>// for feature / behaviour parity with binutils.</i></td></tr>
<tr><th id="1129">1129</th><td><b>template</b> &lt;<b>typename</b> InsnType&gt;</td></tr>
<tr><th id="1130">1130</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL10DecodeDINSRN4llvm6MCInstET_mPKv" title='DecodeDINS' data-type='DecodeStatus DecodeDINS(llvm::MCInst &amp; MI, InsnType Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL10DecodeDINSRN4llvm6MCInstET_mPKv">DecodeDINS</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="541MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="541MI">MI</dfn>, InsnType <dfn class="local col2 decl" id="542Insn" title='Insn' data-type='InsnType' data-ref="542Insn">Insn</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="543Address" title='Address' data-type='uint64_t' data-ref="543Address">Address</dfn>,</td></tr>
<tr><th id="1131">1131</th><td>                               <em>const</em> <em>void</em> *<dfn class="local col4 decl" id="544Decoder" title='Decoder' data-type='const void *' data-ref="544Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1132">1132</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="545Msbd" title='Msbd' data-type='unsigned int' data-ref="545Msbd">Msbd</dfn> = fieldFromInstruction(<a class="local col2 ref" href="#542Insn" title='Insn' data-ref="542Insn">Insn</a>, <var>11</var>, <var>5</var>);</td></tr>
<tr><th id="1133">1133</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="546Lsb" title='Lsb' data-type='unsigned int' data-ref="546Lsb">Lsb</dfn> = fieldFromInstruction(<a class="local col2 ref" href="#542Insn" title='Insn' data-ref="542Insn">Insn</a>, <var>6</var>, <var>5</var>);</td></tr>
<tr><th id="1134">1134</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="547Size" title='Size' data-type='unsigned int' data-ref="547Size">Size</dfn> = <var>0</var>;</td></tr>
<tr><th id="1135">1135</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="548Pos" title='Pos' data-type='unsigned int' data-ref="548Pos">Pos</dfn> = <var>0</var>;</td></tr>
<tr><th id="1136">1136</th><td></td></tr>
<tr><th id="1137">1137</th><td>  <b>switch</b> (<a class="local col1 ref" href="#541MI" title='MI' data-ref="541MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1138">1138</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::DINS:</td></tr>
<tr><th id="1139">1139</th><td>      Pos = Lsb;</td></tr>
<tr><th id="1140">1140</th><td>      <a class="local col7 ref" href="#547Size" title='Size' data-ref="547Size">Size</a> = <a class="local col5 ref" href="#545Msbd" title='Msbd' data-ref="545Msbd">Msbd</a> + <var>1</var> - <a class="local col8 ref" href="#548Pos" title='Pos' data-ref="548Pos">Pos</a>;</td></tr>
<tr><th id="1141">1141</th><td>      <b>break</b>;</td></tr>
<tr><th id="1142">1142</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::DINSM:</td></tr>
<tr><th id="1143">1143</th><td>      Pos = Lsb;</td></tr>
<tr><th id="1144">1144</th><td>      <a class="local col7 ref" href="#547Size" title='Size' data-ref="547Size">Size</a> = <a class="local col5 ref" href="#545Msbd" title='Msbd' data-ref="545Msbd">Msbd</a> + <var>33</var> - <a class="local col8 ref" href="#548Pos" title='Pos' data-ref="548Pos">Pos</a>;</td></tr>
<tr><th id="1145">1145</th><td>      <b>break</b>;</td></tr>
<tr><th id="1146">1146</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::DINSU:</td></tr>
<tr><th id="1147">1147</th><td>      Pos = Lsb + <var>32</var>;</td></tr>
<tr><th id="1148">1148</th><td>      <i>// mbsd = pos + size - 33</i></td></tr>
<tr><th id="1149">1149</th><td><i>      // mbsd - pos + 33 = size</i></td></tr>
<tr><th id="1150">1150</th><td>      <a class="local col7 ref" href="#547Size" title='Size' data-ref="547Size">Size</a> = <a class="local col5 ref" href="#545Msbd" title='Msbd' data-ref="545Msbd">Msbd</a> + <var>33</var> - <a class="local col8 ref" href="#548Pos" title='Pos' data-ref="548Pos">Pos</a>;</td></tr>
<tr><th id="1151">1151</th><td>      <b>break</b>;</td></tr>
<tr><th id="1152">1152</th><td>    <b>default</b>:</td></tr>
<tr><th id="1153">1153</th><td>      <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown DINS instruction!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/Disassembler/MipsDisassembler.cpp&quot;, 1153)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown DINS instruction!"</q>);</td></tr>
<tr><th id="1154">1154</th><td>  }</td></tr>
<tr><th id="1155">1155</th><td></td></tr>
<tr><th id="1156">1156</th><td>  InsnType <dfn class="local col9 decl" id="549Rs" title='Rs' data-type='InsnType' data-ref="549Rs">Rs</dfn> = fieldFromInstruction(<a class="local col2 ref" href="#542Insn" title='Insn' data-ref="542Insn">Insn</a>, <var>21</var>, <var>5</var>);</td></tr>
<tr><th id="1157">1157</th><td>  InsnType <dfn class="local col0 decl" id="550Rt" title='Rt' data-type='InsnType' data-ref="550Rt">Rt</dfn> = fieldFromInstruction(<a class="local col2 ref" href="#542Insn" title='Insn' data-ref="542Insn">Insn</a>, <var>16</var>, <var>5</var>);</td></tr>
<tr><th id="1158">1158</th><td></td></tr>
<tr><th id="1159">1159</th><td>  MI.setOpcode(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::DINS);</td></tr>
<tr><th id="1160">1160</th><td>  MI.addOperand(MCOperand::createReg(getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR64RegClassID, Rt)));</td></tr>
<tr><th id="1161">1161</th><td>  MI.addOperand(MCOperand::createReg(getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR64RegClassID, Rs)));</td></tr>
<tr><th id="1162">1162</th><td>  <a class="local col1 ref" href="#541MI" title='MI' data-ref="541MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col8 ref" href="#548Pos" title='Pos' data-ref="548Pos">Pos</a>));</td></tr>
<tr><th id="1163">1163</th><td>  <a class="local col1 ref" href="#541MI" title='MI' data-ref="541MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col7 ref" href="#547Size" title='Size' data-ref="547Size">Size</a>));</td></tr>
<tr><th id="1164">1164</th><td></td></tr>
<tr><th id="1165">1165</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="1166">1166</th><td>}</td></tr>
<tr><th id="1167">1167</th><td></td></tr>
<tr><th id="1168">1168</th><td><i>// Auto-generated decoder wouldn't add the third operand for CRC32*.</i></td></tr>
<tr><th id="1169">1169</th><td><b>template</b> &lt;<b>typename</b> InsnType&gt;</td></tr>
<tr><th id="1170">1170</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL9DecodeCRCRN4llvm6MCInstET_mPKv" title='DecodeCRC' data-type='DecodeStatus DecodeCRC(llvm::MCInst &amp; MI, InsnType Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL9DecodeCRCRN4llvm6MCInstET_mPKv">DecodeCRC</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="551MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="551MI">MI</dfn>, InsnType <dfn class="local col2 decl" id="552Insn" title='Insn' data-type='InsnType' data-ref="552Insn">Insn</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="553Address" title='Address' data-type='uint64_t' data-ref="553Address">Address</dfn>,</td></tr>
<tr><th id="1171">1171</th><td>                              <em>const</em> <em>void</em> *<dfn class="local col4 decl" id="554Decoder" title='Decoder' data-type='const void *' data-ref="554Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1172">1172</th><td>  InsnType <dfn class="local col5 decl" id="555Rs" title='Rs' data-type='InsnType' data-ref="555Rs">Rs</dfn> = fieldFromInstruction(<a class="local col2 ref" href="#552Insn" title='Insn' data-ref="552Insn">Insn</a>, <var>21</var>, <var>5</var>);</td></tr>
<tr><th id="1173">1173</th><td>  InsnType <dfn class="local col6 decl" id="556Rt" title='Rt' data-type='InsnType' data-ref="556Rt">Rt</dfn> = fieldFromInstruction(<a class="local col2 ref" href="#552Insn" title='Insn' data-ref="552Insn">Insn</a>, <var>16</var>, <var>5</var>);</td></tr>
<tr><th id="1174">1174</th><td>  MI.addOperand(MCOperand::createReg(getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID,</td></tr>
<tr><th id="1175">1175</th><td>                                     Rt)));</td></tr>
<tr><th id="1176">1176</th><td>  MI.addOperand(MCOperand::createReg(getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID,</td></tr>
<tr><th id="1177">1177</th><td>                                     Rs)));</td></tr>
<tr><th id="1178">1178</th><td>  MI.addOperand(MCOperand::createReg(getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID,</td></tr>
<tr><th id="1179">1179</th><td>                                     Rt)));</td></tr>
<tr><th id="1180">1180</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="1181">1181</th><td>}</td></tr>
<tr><th id="1182">1182</th><td></td></tr>
<tr><th id="1183">1183</th><td><i class="doc" data-doc="_ZL17readInstruction16N4llvm8ArrayRefIhEEmRmRjb">/// Read two bytes from the ArrayRef and return 16 bit halfword sorted</i></td></tr>
<tr><th id="1184">1184</th><td><i class="doc" data-doc="_ZL17readInstruction16N4llvm8ArrayRefIhEEmRmRjb">/// according to the given endianness.</i></td></tr>
<tr><th id="1185">1185</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL17readInstruction16N4llvm8ArrayRefIhEEmRmRjb" title='readInstruction16' data-type='DecodeStatus readInstruction16(ArrayRef&lt;uint8_t&gt; Bytes, uint64_t Address, uint64_t &amp; Size, uint32_t &amp; Insn, bool IsBigEndian)' data-ref="_ZL17readInstruction16N4llvm8ArrayRefIhEEmRmRjb">readInstruction16</dfn>(<a class="type" href="../../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a>&gt; <dfn class="local col7 decl" id="557Bytes" title='Bytes' data-type='ArrayRef&lt;uint8_t&gt;' data-ref="557Bytes">Bytes</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="558Address" title='Address' data-type='uint64_t' data-ref="558Address">Address</dfn>,</td></tr>
<tr><th id="1186">1186</th><td>                                      <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> &amp;<dfn class="local col9 decl" id="559Size" title='Size' data-type='uint64_t &amp;' data-ref="559Size">Size</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> &amp;<dfn class="local col0 decl" id="560Insn" title='Insn' data-type='uint32_t &amp;' data-ref="560Insn">Insn</dfn>,</td></tr>
<tr><th id="1187">1187</th><td>                                      <em>bool</em> <dfn class="local col1 decl" id="561IsBigEndian" title='IsBigEndian' data-type='bool' data-ref="561IsBigEndian">IsBigEndian</dfn>) {</td></tr>
<tr><th id="1188">1188</th><td>  <i>// We want to read exactly 2 Bytes of data.</i></td></tr>
<tr><th id="1189">1189</th><td>  <b>if</b> (<a class="local col7 ref" href="#557Bytes" title='Bytes' data-ref="557Bytes">Bytes</a>.<a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() &lt; <var>2</var>) {</td></tr>
<tr><th id="1190">1190</th><td>    <a class="local col9 ref" href="#559Size" title='Size' data-ref="559Size">Size</a> = <var>0</var>;</td></tr>
<tr><th id="1191">1191</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="1192">1192</th><td>  }</td></tr>
<tr><th id="1193">1193</th><td></td></tr>
<tr><th id="1194">1194</th><td>  <b>if</b> (<a class="local col1 ref" href="#561IsBigEndian" title='IsBigEndian' data-ref="561IsBigEndian">IsBigEndian</a>) {</td></tr>
<tr><th id="1195">1195</th><td>    <a class="local col0 ref" href="#560Insn" title='Insn' data-ref="560Insn">Insn</a> = (<a class="local col7 ref" href="#557Bytes" title='Bytes' data-ref="557Bytes">Bytes</a><a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a> &lt;&lt; <var>8</var>) | <a class="local col7 ref" href="#557Bytes" title='Bytes' data-ref="557Bytes">Bytes</a><a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>;</td></tr>
<tr><th id="1196">1196</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1197">1197</th><td>    <a class="local col0 ref" href="#560Insn" title='Insn' data-ref="560Insn">Insn</a> = (<a class="local col7 ref" href="#557Bytes" title='Bytes' data-ref="557Bytes">Bytes</a><a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a> &lt;&lt; <var>8</var>) | <a class="local col7 ref" href="#557Bytes" title='Bytes' data-ref="557Bytes">Bytes</a><a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="1198">1198</th><td>  }</td></tr>
<tr><th id="1199">1199</th><td></td></tr>
<tr><th id="1200">1200</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="1201">1201</th><td>}</td></tr>
<tr><th id="1202">1202</th><td></td></tr>
<tr><th id="1203">1203</th><td><i class="doc" data-doc="_ZL17readInstruction32N4llvm8ArrayRefIhEEmRmRjbb">/// Read four bytes from the ArrayRef and return 32 bit word sorted</i></td></tr>
<tr><th id="1204">1204</th><td><i class="doc" data-doc="_ZL17readInstruction32N4llvm8ArrayRefIhEEmRmRjbb">/// according to the given endianness.</i></td></tr>
<tr><th id="1205">1205</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL17readInstruction32N4llvm8ArrayRefIhEEmRmRjbb" title='readInstruction32' data-type='DecodeStatus readInstruction32(ArrayRef&lt;uint8_t&gt; Bytes, uint64_t Address, uint64_t &amp; Size, uint32_t &amp; Insn, bool IsBigEndian, bool IsMicroMips)' data-ref="_ZL17readInstruction32N4llvm8ArrayRefIhEEmRmRjbb">readInstruction32</dfn>(<a class="type" href="../../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a>&gt; <dfn class="local col2 decl" id="562Bytes" title='Bytes' data-type='ArrayRef&lt;uint8_t&gt;' data-ref="562Bytes">Bytes</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="563Address" title='Address' data-type='uint64_t' data-ref="563Address">Address</dfn>,</td></tr>
<tr><th id="1206">1206</th><td>                                      <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> &amp;<dfn class="local col4 decl" id="564Size" title='Size' data-type='uint64_t &amp;' data-ref="564Size">Size</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> &amp;<dfn class="local col5 decl" id="565Insn" title='Insn' data-type='uint32_t &amp;' data-ref="565Insn">Insn</dfn>,</td></tr>
<tr><th id="1207">1207</th><td>                                      <em>bool</em> <dfn class="local col6 decl" id="566IsBigEndian" title='IsBigEndian' data-type='bool' data-ref="566IsBigEndian">IsBigEndian</dfn>, <em>bool</em> <dfn class="local col7 decl" id="567IsMicroMips" title='IsMicroMips' data-type='bool' data-ref="567IsMicroMips">IsMicroMips</dfn>) {</td></tr>
<tr><th id="1208">1208</th><td>  <i>// We want to read exactly 4 Bytes of data.</i></td></tr>
<tr><th id="1209">1209</th><td>  <b>if</b> (<a class="local col2 ref" href="#562Bytes" title='Bytes' data-ref="562Bytes">Bytes</a>.<a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() &lt; <var>4</var>) {</td></tr>
<tr><th id="1210">1210</th><td>    <a class="local col4 ref" href="#564Size" title='Size' data-ref="564Size">Size</a> = <var>0</var>;</td></tr>
<tr><th id="1211">1211</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="1212">1212</th><td>  }</td></tr>
<tr><th id="1213">1213</th><td></td></tr>
<tr><th id="1214">1214</th><td>  <i>// High 16 bits of a 32-bit microMIPS instruction (where the opcode is)</i></td></tr>
<tr><th id="1215">1215</th><td><i>  // always precede the low 16 bits in the instruction stream (that is, they</i></td></tr>
<tr><th id="1216">1216</th><td><i>  // are placed at lower addresses in the instruction stream).</i></td></tr>
<tr><th id="1217">1217</th><td><i>  //</i></td></tr>
<tr><th id="1218">1218</th><td><i>  // microMIPS byte ordering:</i></td></tr>
<tr><th id="1219">1219</th><td><i>  //   Big-endian:    0 | 1 | 2 | 3</i></td></tr>
<tr><th id="1220">1220</th><td><i>  //   Little-endian: 1 | 0 | 3 | 2</i></td></tr>
<tr><th id="1221">1221</th><td></td></tr>
<tr><th id="1222">1222</th><td>  <b>if</b> (<a class="local col6 ref" href="#566IsBigEndian" title='IsBigEndian' data-ref="566IsBigEndian">IsBigEndian</a>) {</td></tr>
<tr><th id="1223">1223</th><td>    <i>// Encoded as a big-endian 32-bit word in the stream.</i></td></tr>
<tr><th id="1224">1224</th><td>    <a class="local col5 ref" href="#565Insn" title='Insn' data-ref="565Insn">Insn</a> =</td></tr>
<tr><th id="1225">1225</th><td>        (<a class="local col2 ref" href="#562Bytes" title='Bytes' data-ref="562Bytes">Bytes</a><a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>3</var>]</a> &lt;&lt; <var>0</var>) | (<a class="local col2 ref" href="#562Bytes" title='Bytes' data-ref="562Bytes">Bytes</a><a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>2</var>]</a> &lt;&lt; <var>8</var>) | (<a class="local col2 ref" href="#562Bytes" title='Bytes' data-ref="562Bytes">Bytes</a><a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a> &lt;&lt; <var>16</var>) | (<a class="local col2 ref" href="#562Bytes" title='Bytes' data-ref="562Bytes">Bytes</a><a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a> &lt;&lt; <var>24</var>);</td></tr>
<tr><th id="1226">1226</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1227">1227</th><td>    <b>if</b> (<a class="local col7 ref" href="#567IsMicroMips" title='IsMicroMips' data-ref="567IsMicroMips">IsMicroMips</a>) {</td></tr>
<tr><th id="1228">1228</th><td>      <a class="local col5 ref" href="#565Insn" title='Insn' data-ref="565Insn">Insn</a> = (<a class="local col2 ref" href="#562Bytes" title='Bytes' data-ref="562Bytes">Bytes</a><a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>2</var>]</a> &lt;&lt; <var>0</var>) | (<a class="local col2 ref" href="#562Bytes" title='Bytes' data-ref="562Bytes">Bytes</a><a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>3</var>]</a> &lt;&lt; <var>8</var>) | (<a class="local col2 ref" href="#562Bytes" title='Bytes' data-ref="562Bytes">Bytes</a><a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a> &lt;&lt; <var>16</var>) |</td></tr>
<tr><th id="1229">1229</th><td>             (<a class="local col2 ref" href="#562Bytes" title='Bytes' data-ref="562Bytes">Bytes</a><a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a> &lt;&lt; <var>24</var>);</td></tr>
<tr><th id="1230">1230</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1231">1231</th><td>      <a class="local col5 ref" href="#565Insn" title='Insn' data-ref="565Insn">Insn</a> = (<a class="local col2 ref" href="#562Bytes" title='Bytes' data-ref="562Bytes">Bytes</a><a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a> &lt;&lt; <var>0</var>) | (<a class="local col2 ref" href="#562Bytes" title='Bytes' data-ref="562Bytes">Bytes</a><a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a> &lt;&lt; <var>8</var>) | (<a class="local col2 ref" href="#562Bytes" title='Bytes' data-ref="562Bytes">Bytes</a><a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>2</var>]</a> &lt;&lt; <var>16</var>) |</td></tr>
<tr><th id="1232">1232</th><td>             (<a class="local col2 ref" href="#562Bytes" title='Bytes' data-ref="562Bytes">Bytes</a><a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>3</var>]</a> &lt;&lt; <var>24</var>);</td></tr>
<tr><th id="1233">1233</th><td>    }</td></tr>
<tr><th id="1234">1234</th><td>  }</td></tr>
<tr><th id="1235">1235</th><td></td></tr>
<tr><th id="1236">1236</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="1237">1237</th><td>}</td></tr>
<tr><th id="1238">1238</th><td></td></tr>
<tr><th id="1239">1239</th><td><a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu type" href="#(anonymousnamespace)::MipsDisassembler" title='(anonymous namespace)::MipsDisassembler' data-ref="(anonymousnamespace)::MipsDisassembler">MipsDisassembler</a>::<dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_116MipsDisassembler14getInstructionERN4llvm6MCInstERmNS1_8ArrayRefIhEEmRNS1_11raw_ostreamES8_" title='(anonymous namespace)::MipsDisassembler::getInstruction' data-type='DecodeStatus (anonymous namespace)::MipsDisassembler::getInstruction(llvm::MCInst &amp; Instr, uint64_t &amp; Size, ArrayRef&lt;uint8_t&gt; Bytes, uint64_t Address, llvm::raw_ostream &amp; VStream, llvm::raw_ostream &amp; CStream) const' data-ref="_ZNK12_GLOBAL__N_116MipsDisassembler14getInstructionERN4llvm6MCInstERmNS1_8ArrayRefIhEEmRNS1_11raw_ostreamES8_">getInstruction</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="568Instr" title='Instr' data-type='llvm::MCInst &amp;' data-ref="568Instr">Instr</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> &amp;<dfn class="local col9 decl" id="569Size" title='Size' data-type='uint64_t &amp;' data-ref="569Size">Size</dfn>,</td></tr>
<tr><th id="1240">1240</th><td>                                              <a class="type" href="../../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a>&gt; <dfn class="local col0 decl" id="570Bytes" title='Bytes' data-type='ArrayRef&lt;uint8_t&gt;' data-ref="570Bytes">Bytes</dfn>,</td></tr>
<tr><th id="1241">1241</th><td>                                              <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="571Address" title='Address' data-type='uint64_t' data-ref="571Address">Address</dfn>,</td></tr>
<tr><th id="1242">1242</th><td>                                              <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col2 decl" id="572VStream" title='VStream' data-type='llvm::raw_ostream &amp;' data-ref="572VStream">VStream</dfn>,</td></tr>
<tr><th id="1243">1243</th><td>                                              <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col3 decl" id="573CStream" title='CStream' data-type='llvm::raw_ostream &amp;' data-ref="573CStream">CStream</dfn>) <em>const</em> {</td></tr>
<tr><th id="1244">1244</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col4 decl" id="574Insn" title='Insn' data-type='uint32_t' data-ref="574Insn">Insn</dfn>;</td></tr>
<tr><th id="1245">1245</th><td>  <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus" title='llvm::MCDisassembler::DecodeStatus' data-ref="llvm::MCDisassembler::DecodeStatus">DecodeStatus</a> <dfn class="local col5 decl" id="575Result" title='Result' data-type='llvm::MCDisassembler::DecodeStatus' data-ref="575Result">Result</dfn>;</td></tr>
<tr><th id="1246">1246</th><td>  <a class="local col9 ref" href="#569Size" title='Size' data-ref="569Size">Size</a> = <var>0</var>;</td></tr>
<tr><th id="1247">1247</th><td></td></tr>
<tr><th id="1248">1248</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MipsDisassembler::IsMicroMips" title='(anonymous namespace)::MipsDisassembler::IsMicroMips' data-use='r' data-ref="(anonymousnamespace)::MipsDisassembler::IsMicroMips">IsMicroMips</a>) {</td></tr>
<tr><th id="1249">1249</th><td>    <a class="local col5 ref" href="#575Result" title='Result' data-ref="575Result">Result</a> = <a class="tu ref" href="#_ZL17readInstruction16N4llvm8ArrayRefIhEEmRmRjb" title='readInstruction16' data-use='c' data-ref="_ZL17readInstruction16N4llvm8ArrayRefIhEEmRmRjb">readInstruction16</a>(<a class="ref fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned char&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIhEC1ERKS1_"></a><a class="local col0 ref" href="#570Bytes" title='Bytes' data-ref="570Bytes">Bytes</a>, <a class="local col1 ref" href="#571Address" title='Address' data-ref="571Address">Address</a>, <span class='refarg'><a class="local col9 ref" href="#569Size" title='Size' data-ref="569Size">Size</a></span>, <span class='refarg'><a class="local col4 ref" href="#574Insn" title='Insn' data-ref="574Insn">Insn</a></span>, <a class="tu member" href="#(anonymousnamespace)::MipsDisassembler::IsBigEndian" title='(anonymous namespace)::MipsDisassembler::IsBigEndian' data-use='r' data-ref="(anonymousnamespace)::MipsDisassembler::IsBigEndian">IsBigEndian</a>);</td></tr>
<tr><th id="1250">1250</th><td>    <b>if</b> (<a class="local col5 ref" href="#575Result" title='Result' data-ref="575Result">Result</a> == <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>)</td></tr>
<tr><th id="1251">1251</th><td>      <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="1252">1252</th><td></td></tr>
<tr><th id="1253">1253</th><td>    <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_116MipsDisassembler11hasMips32r6Ev" title='(anonymous namespace)::MipsDisassembler::hasMips32r6' data-use='c' data-ref="_ZNK12_GLOBAL__N_116MipsDisassembler11hasMips32r6Ev">hasMips32r6</a>()) {</td></tr>
<tr><th id="1254">1254</th><td>      <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mips-disassembler&quot;)) { dbgs() &lt;&lt; &quot;Trying MicroMipsR616 table (16-bit instructions):\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="1255">1255</th><td>          <a class="ref" href="../../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Trying MicroMipsR616 table (16-bit instructions):\n"</q>);</td></tr>
<tr><th id="1256">1256</th><td>      <i>// Calling the auto-generated decoder function for microMIPS32R6</i></td></tr>
<tr><th id="1257">1257</th><td><i>      // 16-bit instructions.</i></td></tr>
<tr><th id="1258">1258</th><td>      Result = decodeInstruction(<span class='error' title="use of undeclared identifier &apos;DecoderTableMicroMipsR616&apos;">DecoderTableMicroMipsR616</span>, Instr, Insn,</td></tr>
<tr><th id="1259">1259</th><td>                                 Address, <b>this</b>, STI);</td></tr>
<tr><th id="1260">1260</th><td>      <b>if</b> (<a class="local col5 ref" href="#575Result" title='Result' data-ref="575Result">Result</a> != <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>) {</td></tr>
<tr><th id="1261">1261</th><td>        <a class="local col9 ref" href="#569Size" title='Size' data-ref="569Size">Size</a> = <var>2</var>;</td></tr>
<tr><th id="1262">1262</th><td>        <b>return</b> <a class="local col5 ref" href="#575Result" title='Result' data-ref="575Result">Result</a>;</td></tr>
<tr><th id="1263">1263</th><td>      }</td></tr>
<tr><th id="1264">1264</th><td>    }</td></tr>
<tr><th id="1265">1265</th><td></td></tr>
<tr><th id="1266">1266</th><td>    <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mips-disassembler&quot;)) { dbgs() &lt;&lt; &quot;Trying MicroMips16 table (16-bit instructions):\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Trying MicroMips16 table (16-bit instructions):\n"</q>);</td></tr>
<tr><th id="1267">1267</th><td>    <i>// Calling the auto-generated decoder function for microMIPS 16-bit</i></td></tr>
<tr><th id="1268">1268</th><td><i>    // instructions.</i></td></tr>
<tr><th id="1269">1269</th><td>    Result = decodeInstruction(<span class='error' title="use of undeclared identifier &apos;DecoderTableMicroMips16&apos;">DecoderTableMicroMips16</span>, Instr, Insn, Address,</td></tr>
<tr><th id="1270">1270</th><td>                               <b>this</b>, STI);</td></tr>
<tr><th id="1271">1271</th><td>    <b>if</b> (<a class="local col5 ref" href="#575Result" title='Result' data-ref="575Result">Result</a> != <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>) {</td></tr>
<tr><th id="1272">1272</th><td>      <a class="local col9 ref" href="#569Size" title='Size' data-ref="569Size">Size</a> = <var>2</var>;</td></tr>
<tr><th id="1273">1273</th><td>      <b>return</b> <a class="local col5 ref" href="#575Result" title='Result' data-ref="575Result">Result</a>;</td></tr>
<tr><th id="1274">1274</th><td>    }</td></tr>
<tr><th id="1275">1275</th><td></td></tr>
<tr><th id="1276">1276</th><td>    <a class="local col5 ref" href="#575Result" title='Result' data-ref="575Result">Result</a> = <a class="tu ref" href="#_ZL17readInstruction32N4llvm8ArrayRefIhEEmRmRjbb" title='readInstruction32' data-use='c' data-ref="_ZL17readInstruction32N4llvm8ArrayRefIhEEmRmRjbb">readInstruction32</a>(<a class="ref fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned char&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIhEC1ERKS1_"></a><a class="local col0 ref" href="#570Bytes" title='Bytes' data-ref="570Bytes">Bytes</a>, <a class="local col1 ref" href="#571Address" title='Address' data-ref="571Address">Address</a>, <span class='refarg'><a class="local col9 ref" href="#569Size" title='Size' data-ref="569Size">Size</a></span>, <span class='refarg'><a class="local col4 ref" href="#574Insn" title='Insn' data-ref="574Insn">Insn</a></span>, <a class="tu member" href="#(anonymousnamespace)::MipsDisassembler::IsBigEndian" title='(anonymous namespace)::MipsDisassembler::IsBigEndian' data-use='r' data-ref="(anonymousnamespace)::MipsDisassembler::IsBigEndian">IsBigEndian</a>, <b>true</b>);</td></tr>
<tr><th id="1277">1277</th><td>    <b>if</b> (<a class="local col5 ref" href="#575Result" title='Result' data-ref="575Result">Result</a> == <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>)</td></tr>
<tr><th id="1278">1278</th><td>      <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="1279">1279</th><td></td></tr>
<tr><th id="1280">1280</th><td>    <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_116MipsDisassembler11hasMips32r6Ev" title='(anonymous namespace)::MipsDisassembler::hasMips32r6' data-use='c' data-ref="_ZNK12_GLOBAL__N_116MipsDisassembler11hasMips32r6Ev">hasMips32r6</a>()) {</td></tr>
<tr><th id="1281">1281</th><td>      <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mips-disassembler&quot;)) { dbgs() &lt;&lt; &quot;Trying MicroMips32r632 table (32-bit instructions):\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="1282">1282</th><td>          <a class="ref" href="../../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Trying MicroMips32r632 table (32-bit instructions):\n"</q>);</td></tr>
<tr><th id="1283">1283</th><td>      <i>// Calling the auto-generated decoder function.</i></td></tr>
<tr><th id="1284">1284</th><td>      Result = decodeInstruction(<span class='error' title="use of undeclared identifier &apos;DecoderTableMicroMipsR632&apos;">DecoderTableMicroMipsR632</span>, Instr, Insn, Address,</td></tr>
<tr><th id="1285">1285</th><td>                                 <b>this</b>, STI);</td></tr>
<tr><th id="1286">1286</th><td>      <b>if</b> (<a class="local col5 ref" href="#575Result" title='Result' data-ref="575Result">Result</a> != <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>) {</td></tr>
<tr><th id="1287">1287</th><td>        <a class="local col9 ref" href="#569Size" title='Size' data-ref="569Size">Size</a> = <var>4</var>;</td></tr>
<tr><th id="1288">1288</th><td>        <b>return</b> <a class="local col5 ref" href="#575Result" title='Result' data-ref="575Result">Result</a>;</td></tr>
<tr><th id="1289">1289</th><td>      }</td></tr>
<tr><th id="1290">1290</th><td>    }</td></tr>
<tr><th id="1291">1291</th><td></td></tr>
<tr><th id="1292">1292</th><td>    <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mips-disassembler&quot;)) { dbgs() &lt;&lt; &quot;Trying MicroMips32 table (32-bit instructions):\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Trying MicroMips32 table (32-bit instructions):\n"</q>);</td></tr>
<tr><th id="1293">1293</th><td>    <i>// Calling the auto-generated decoder function.</i></td></tr>
<tr><th id="1294">1294</th><td>    Result = decodeInstruction(<span class='error' title="use of undeclared identifier &apos;DecoderTableMicroMips32&apos;">DecoderTableMicroMips32</span>, Instr, Insn, Address,</td></tr>
<tr><th id="1295">1295</th><td>                               <b>this</b>, STI);</td></tr>
<tr><th id="1296">1296</th><td>    <b>if</b> (<a class="local col5 ref" href="#575Result" title='Result' data-ref="575Result">Result</a> != <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>) {</td></tr>
<tr><th id="1297">1297</th><td>      <a class="local col9 ref" href="#569Size" title='Size' data-ref="569Size">Size</a> = <var>4</var>;</td></tr>
<tr><th id="1298">1298</th><td>      <b>return</b> <a class="local col5 ref" href="#575Result" title='Result' data-ref="575Result">Result</a>;</td></tr>
<tr><th id="1299">1299</th><td>    }</td></tr>
<tr><th id="1300">1300</th><td></td></tr>
<tr><th id="1301">1301</th><td>    <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_116MipsDisassembler6isFP64Ev" title='(anonymous namespace)::MipsDisassembler::isFP64' data-use='c' data-ref="_ZNK12_GLOBAL__N_116MipsDisassembler6isFP64Ev">isFP64</a>()) {</td></tr>
<tr><th id="1302">1302</th><td>      <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mips-disassembler&quot;)) { dbgs() &lt;&lt; &quot;Trying MicroMipsFP64 table (32-bit opcodes):\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Trying MicroMipsFP64 table (32-bit opcodes):\n"</q>);</td></tr>
<tr><th id="1303">1303</th><td>      Result = decodeInstruction(<span class='error' title="use of undeclared identifier &apos;DecoderTableMicroMipsFP6432&apos;">DecoderTableMicroMipsFP6432</span>, Instr, Insn,</td></tr>
<tr><th id="1304">1304</th><td>                                 Address, <b>this</b>, STI);</td></tr>
<tr><th id="1305">1305</th><td>      <b>if</b> (<a class="local col5 ref" href="#575Result" title='Result' data-ref="575Result">Result</a> != <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>) {</td></tr>
<tr><th id="1306">1306</th><td>        <a class="local col9 ref" href="#569Size" title='Size' data-ref="569Size">Size</a> = <var>4</var>;</td></tr>
<tr><th id="1307">1307</th><td>        <b>return</b> <a class="local col5 ref" href="#575Result" title='Result' data-ref="575Result">Result</a>;</td></tr>
<tr><th id="1308">1308</th><td>      }</td></tr>
<tr><th id="1309">1309</th><td>    }</td></tr>
<tr><th id="1310">1310</th><td></td></tr>
<tr><th id="1311">1311</th><td>    <i>// This is an invalid instruction. Claim that the Size is 2 bytes. Since</i></td></tr>
<tr><th id="1312">1312</th><td><i>    // microMIPS instructions have a minimum alignment of 2, the next 2 bytes</i></td></tr>
<tr><th id="1313">1313</th><td><i>    // could form a valid instruction. The two bytes we rejected as an</i></td></tr>
<tr><th id="1314">1314</th><td><i>    // instruction could have actually beeen an inline constant pool that is</i></td></tr>
<tr><th id="1315">1315</th><td><i>    // unconditionally branched over.</i></td></tr>
<tr><th id="1316">1316</th><td>    <a class="local col9 ref" href="#569Size" title='Size' data-ref="569Size">Size</a> = <var>2</var>;</td></tr>
<tr><th id="1317">1317</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="1318">1318</th><td>  }</td></tr>
<tr><th id="1319">1319</th><td></td></tr>
<tr><th id="1320">1320</th><td>  <i>// Attempt to read the instruction so that we can attempt to decode it. If</i></td></tr>
<tr><th id="1321">1321</th><td><i>  // the buffer is not 4 bytes long, let the higher level logic figure out</i></td></tr>
<tr><th id="1322">1322</th><td><i>  // what to do with a size of zero and MCDisassembler::Fail.</i></td></tr>
<tr><th id="1323">1323</th><td>  <a class="local col5 ref" href="#575Result" title='Result' data-ref="575Result">Result</a> = <a class="tu ref" href="#_ZL17readInstruction32N4llvm8ArrayRefIhEEmRmRjbb" title='readInstruction32' data-use='c' data-ref="_ZL17readInstruction32N4llvm8ArrayRefIhEEmRmRjbb">readInstruction32</a>(<a class="ref fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned char&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIhEC1ERKS1_"></a><a class="local col0 ref" href="#570Bytes" title='Bytes' data-ref="570Bytes">Bytes</a>, <a class="local col1 ref" href="#571Address" title='Address' data-ref="571Address">Address</a>, <span class='refarg'><a class="local col9 ref" href="#569Size" title='Size' data-ref="569Size">Size</a></span>, <span class='refarg'><a class="local col4 ref" href="#574Insn" title='Insn' data-ref="574Insn">Insn</a></span>, <a class="tu member" href="#(anonymousnamespace)::MipsDisassembler::IsBigEndian" title='(anonymous namespace)::MipsDisassembler::IsBigEndian' data-use='r' data-ref="(anonymousnamespace)::MipsDisassembler::IsBigEndian">IsBigEndian</a>, <b>false</b>);</td></tr>
<tr><th id="1324">1324</th><td>  <b>if</b> (<a class="local col5 ref" href="#575Result" title='Result' data-ref="575Result">Result</a> == <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>)</td></tr>
<tr><th id="1325">1325</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="1326">1326</th><td></td></tr>
<tr><th id="1327">1327</th><td>  <i>// The only instruction size for standard encoded MIPS.</i></td></tr>
<tr><th id="1328">1328</th><td>  <a class="local col9 ref" href="#569Size" title='Size' data-ref="569Size">Size</a> = <var>4</var>;</td></tr>
<tr><th id="1329">1329</th><td></td></tr>
<tr><th id="1330">1330</th><td>  <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_116MipsDisassembler7hasCOP3Ev" title='(anonymous namespace)::MipsDisassembler::hasCOP3' data-use='c' data-ref="_ZNK12_GLOBAL__N_116MipsDisassembler7hasCOP3Ev">hasCOP3</a>()) {</td></tr>
<tr><th id="1331">1331</th><td>    <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mips-disassembler&quot;)) { dbgs() &lt;&lt; &quot;Trying COP3_ table (32-bit opcodes):\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Trying COP3_ table (32-bit opcodes):\n"</q>);</td></tr>
<tr><th id="1332">1332</th><td>    Result =</td></tr>
<tr><th id="1333">1333</th><td>        decodeInstruction(<span class='error' title="use of undeclared identifier &apos;DecoderTableCOP3_32&apos;">DecoderTableCOP3_32</span>, Instr, Insn, Address, <b>this</b>, STI);</td></tr>
<tr><th id="1334">1334</th><td>    <b>if</b> (<a class="local col5 ref" href="#575Result" title='Result' data-ref="575Result">Result</a> != <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>)</td></tr>
<tr><th id="1335">1335</th><td>      <b>return</b> <a class="local col5 ref" href="#575Result" title='Result' data-ref="575Result">Result</a>;</td></tr>
<tr><th id="1336">1336</th><td>  }</td></tr>
<tr><th id="1337">1337</th><td></td></tr>
<tr><th id="1338">1338</th><td>  <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_116MipsDisassembler11hasMips32r6Ev" title='(anonymous namespace)::MipsDisassembler::hasMips32r6' data-use='c' data-ref="_ZNK12_GLOBAL__N_116MipsDisassembler11hasMips32r6Ev">hasMips32r6</a>() &amp;&amp; <a class="tu member" href="#_ZNK12_GLOBAL__N_116MipsDisassembler6isGP64Ev" title='(anonymous namespace)::MipsDisassembler::isGP64' data-use='c' data-ref="_ZNK12_GLOBAL__N_116MipsDisassembler6isGP64Ev">isGP64</a>()) {</td></tr>
<tr><th id="1339">1339</th><td>    <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mips-disassembler&quot;)) { dbgs() &lt;&lt; &quot;Trying Mips32r6_64r6 (GPR64) table (32-bit opcodes):\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="1340">1340</th><td>        <a class="ref" href="../../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Trying Mips32r6_64r6 (GPR64) table (32-bit opcodes):\n"</q>);</td></tr>
<tr><th id="1341">1341</th><td>    Result = decodeInstruction(<span class='error' title="use of undeclared identifier &apos;DecoderTableMips32r6_64r6_GP6432&apos;">DecoderTableMips32r6_64r6_GP6432</span>, Instr, Insn,</td></tr>
<tr><th id="1342">1342</th><td>                               Address, <b>this</b>, STI);</td></tr>
<tr><th id="1343">1343</th><td>    <b>if</b> (<a class="local col5 ref" href="#575Result" title='Result' data-ref="575Result">Result</a> != <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>)</td></tr>
<tr><th id="1344">1344</th><td>      <b>return</b> <a class="local col5 ref" href="#575Result" title='Result' data-ref="575Result">Result</a>;</td></tr>
<tr><th id="1345">1345</th><td>  }</td></tr>
<tr><th id="1346">1346</th><td></td></tr>
<tr><th id="1347">1347</th><td>  <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_116MipsDisassembler11hasMips32r6Ev" title='(anonymous namespace)::MipsDisassembler::hasMips32r6' data-use='c' data-ref="_ZNK12_GLOBAL__N_116MipsDisassembler11hasMips32r6Ev">hasMips32r6</a>() &amp;&amp; <a class="tu member" href="#_ZNK12_GLOBAL__N_116MipsDisassembler7isPTR64Ev" title='(anonymous namespace)::MipsDisassembler::isPTR64' data-use='c' data-ref="_ZNK12_GLOBAL__N_116MipsDisassembler7isPTR64Ev">isPTR64</a>()) {</td></tr>
<tr><th id="1348">1348</th><td>    <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mips-disassembler&quot;)) { dbgs() &lt;&lt; &quot;Trying Mips32r6_64r6 (PTR64) table (32-bit opcodes):\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="1349">1349</th><td>        <a class="ref" href="../../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Trying Mips32r6_64r6 (PTR64) table (32-bit opcodes):\n"</q>);</td></tr>
<tr><th id="1350">1350</th><td>    Result = decodeInstruction(<span class='error' title="use of undeclared identifier &apos;DecoderTableMips32r6_64r6_PTR6432&apos;">DecoderTableMips32r6_64r6_PTR6432</span>, Instr, Insn,</td></tr>
<tr><th id="1351">1351</th><td>                               Address, <b>this</b>, STI);</td></tr>
<tr><th id="1352">1352</th><td>    <b>if</b> (<a class="local col5 ref" href="#575Result" title='Result' data-ref="575Result">Result</a> != <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>)</td></tr>
<tr><th id="1353">1353</th><td>      <b>return</b> <a class="local col5 ref" href="#575Result" title='Result' data-ref="575Result">Result</a>;</td></tr>
<tr><th id="1354">1354</th><td>  }</td></tr>
<tr><th id="1355">1355</th><td></td></tr>
<tr><th id="1356">1356</th><td>  <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_116MipsDisassembler11hasMips32r6Ev" title='(anonymous namespace)::MipsDisassembler::hasMips32r6' data-use='c' data-ref="_ZNK12_GLOBAL__N_116MipsDisassembler11hasMips32r6Ev">hasMips32r6</a>()) {</td></tr>
<tr><th id="1357">1357</th><td>    <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mips-disassembler&quot;)) { dbgs() &lt;&lt; &quot;Trying Mips32r6_64r6 table (32-bit opcodes):\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Trying Mips32r6_64r6 table (32-bit opcodes):\n"</q>);</td></tr>
<tr><th id="1358">1358</th><td>    Result = decodeInstruction(<span class='error' title="use of undeclared identifier &apos;DecoderTableMips32r6_64r632&apos;">DecoderTableMips32r6_64r632</span>, Instr, Insn,</td></tr>
<tr><th id="1359">1359</th><td>                               Address, <b>this</b>, STI);</td></tr>
<tr><th id="1360">1360</th><td>    <b>if</b> (<a class="local col5 ref" href="#575Result" title='Result' data-ref="575Result">Result</a> != <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>)</td></tr>
<tr><th id="1361">1361</th><td>      <b>return</b> <a class="local col5 ref" href="#575Result" title='Result' data-ref="575Result">Result</a>;</td></tr>
<tr><th id="1362">1362</th><td>  }</td></tr>
<tr><th id="1363">1363</th><td></td></tr>
<tr><th id="1364">1364</th><td>  <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_116MipsDisassembler8hasMips2Ev" title='(anonymous namespace)::MipsDisassembler::hasMips2' data-use='c' data-ref="_ZNK12_GLOBAL__N_116MipsDisassembler8hasMips2Ev">hasMips2</a>() &amp;&amp; <a class="tu member" href="#_ZNK12_GLOBAL__N_116MipsDisassembler7isPTR64Ev" title='(anonymous namespace)::MipsDisassembler::isPTR64' data-use='c' data-ref="_ZNK12_GLOBAL__N_116MipsDisassembler7isPTR64Ev">isPTR64</a>()) {</td></tr>
<tr><th id="1365">1365</th><td>    <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mips-disassembler&quot;)) { dbgs() &lt;&lt; &quot;Trying Mips32r6_64r6 (PTR64) table (32-bit opcodes):\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="1366">1366</th><td>        <a class="ref" href="../../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Trying Mips32r6_64r6 (PTR64) table (32-bit opcodes):\n"</q>);</td></tr>
<tr><th id="1367">1367</th><td>    Result = decodeInstruction(<span class='error' title="use of undeclared identifier &apos;DecoderTableMips32_64_PTR6432&apos;">DecoderTableMips32_64_PTR6432</span>, Instr, Insn,</td></tr>
<tr><th id="1368">1368</th><td>                               Address, <b>this</b>, STI);</td></tr>
<tr><th id="1369">1369</th><td>    <b>if</b> (<a class="local col5 ref" href="#575Result" title='Result' data-ref="575Result">Result</a> != <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>)</td></tr>
<tr><th id="1370">1370</th><td>      <b>return</b> <a class="local col5 ref" href="#575Result" title='Result' data-ref="575Result">Result</a>;</td></tr>
<tr><th id="1371">1371</th><td>  }</td></tr>
<tr><th id="1372">1372</th><td></td></tr>
<tr><th id="1373">1373</th><td>  <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_116MipsDisassembler9hasCnMipsEv" title='(anonymous namespace)::MipsDisassembler::hasCnMips' data-use='c' data-ref="_ZNK12_GLOBAL__N_116MipsDisassembler9hasCnMipsEv">hasCnMips</a>()) {</td></tr>
<tr><th id="1374">1374</th><td>    <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mips-disassembler&quot;)) { dbgs() &lt;&lt; &quot;Trying CnMips table (32-bit opcodes):\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Trying CnMips table (32-bit opcodes):\n"</q>);</td></tr>
<tr><th id="1375">1375</th><td>    Result = decodeInstruction(<span class='error' title="use of undeclared identifier &apos;DecoderTableCnMips32&apos;">DecoderTableCnMips32</span>, Instr, Insn,</td></tr>
<tr><th id="1376">1376</th><td>                               Address, <b>this</b>, STI);</td></tr>
<tr><th id="1377">1377</th><td>    <b>if</b> (<a class="local col5 ref" href="#575Result" title='Result' data-ref="575Result">Result</a> != <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>)</td></tr>
<tr><th id="1378">1378</th><td>      <b>return</b> <a class="local col5 ref" href="#575Result" title='Result' data-ref="575Result">Result</a>;</td></tr>
<tr><th id="1379">1379</th><td>  }</td></tr>
<tr><th id="1380">1380</th><td></td></tr>
<tr><th id="1381">1381</th><td>  <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_116MipsDisassembler6isGP64Ev" title='(anonymous namespace)::MipsDisassembler::isGP64' data-use='c' data-ref="_ZNK12_GLOBAL__N_116MipsDisassembler6isGP64Ev">isGP64</a>()) {</td></tr>
<tr><th id="1382">1382</th><td>    <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mips-disassembler&quot;)) { dbgs() &lt;&lt; &quot;Trying Mips64 (GPR64) table (32-bit opcodes):\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Trying Mips64 (GPR64) table (32-bit opcodes):\n"</q>);</td></tr>
<tr><th id="1383">1383</th><td>    Result = decodeInstruction(<span class='error' title="use of undeclared identifier &apos;DecoderTableMips6432&apos;">DecoderTableMips6432</span>, Instr, Insn,</td></tr>
<tr><th id="1384">1384</th><td>                               Address, <b>this</b>, STI);</td></tr>
<tr><th id="1385">1385</th><td>    <b>if</b> (<a class="local col5 ref" href="#575Result" title='Result' data-ref="575Result">Result</a> != <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>)</td></tr>
<tr><th id="1386">1386</th><td>      <b>return</b> <a class="local col5 ref" href="#575Result" title='Result' data-ref="575Result">Result</a>;</td></tr>
<tr><th id="1387">1387</th><td>  }</td></tr>
<tr><th id="1388">1388</th><td></td></tr>
<tr><th id="1389">1389</th><td>  <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_116MipsDisassembler6isFP64Ev" title='(anonymous namespace)::MipsDisassembler::isFP64' data-use='c' data-ref="_ZNK12_GLOBAL__N_116MipsDisassembler6isFP64Ev">isFP64</a>()) {</td></tr>
<tr><th id="1390">1390</th><td>    <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mips-disassembler&quot;)) { dbgs() &lt;&lt; &quot;Trying MipsFP64 (64 bit FPU) table (32-bit opcodes):\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="1391">1391</th><td>        <a class="ref" href="../../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Trying MipsFP64 (64 bit FPU) table (32-bit opcodes):\n"</q>);</td></tr>
<tr><th id="1392">1392</th><td>    Result = decodeInstruction(<span class='error' title="use of undeclared identifier &apos;DecoderTableMipsFP6432&apos;">DecoderTableMipsFP6432</span>, Instr, Insn,</td></tr>
<tr><th id="1393">1393</th><td>                               Address, <b>this</b>, STI);</td></tr>
<tr><th id="1394">1394</th><td>    <b>if</b> (<a class="local col5 ref" href="#575Result" title='Result' data-ref="575Result">Result</a> != <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>)</td></tr>
<tr><th id="1395">1395</th><td>      <b>return</b> <a class="local col5 ref" href="#575Result" title='Result' data-ref="575Result">Result</a>;</td></tr>
<tr><th id="1396">1396</th><td>  }</td></tr>
<tr><th id="1397">1397</th><td></td></tr>
<tr><th id="1398">1398</th><td>  <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mips-disassembler&quot;)) { dbgs() &lt;&lt; &quot;Trying Mips table (32-bit opcodes):\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Trying Mips table (32-bit opcodes):\n"</q>);</td></tr>
<tr><th id="1399">1399</th><td>  <i>// Calling the auto-generated decoder function.</i></td></tr>
<tr><th id="1400">1400</th><td>  Result =</td></tr>
<tr><th id="1401">1401</th><td>      decodeInstruction(<span class='error' title="use of undeclared identifier &apos;DecoderTableMips32&apos;">DecoderTableMips32</span>, Instr, Insn, Address, <b>this</b>, STI);</td></tr>
<tr><th id="1402">1402</th><td>  <b>if</b> (<a class="local col5 ref" href="#575Result" title='Result' data-ref="575Result">Result</a> != <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>)</td></tr>
<tr><th id="1403">1403</th><td>    <b>return</b> <a class="local col5 ref" href="#575Result" title='Result' data-ref="575Result">Result</a>;</td></tr>
<tr><th id="1404">1404</th><td></td></tr>
<tr><th id="1405">1405</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="1406">1406</th><td>}</td></tr>
<tr><th id="1407">1407</th><td></td></tr>
<tr><th id="1408">1408</th><td><a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu type" href="#(anonymousnamespace)::CheriDisassembler" title='(anonymous namespace)::CheriDisassembler' data-ref="(anonymousnamespace)::CheriDisassembler">CheriDisassembler</a>::<dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_117CheriDisassembler14getInstructionERN4llvm6MCInstERmNS1_8ArrayRefIhEEmRNS1_11raw_ostreamES8_" title='(anonymous namespace)::CheriDisassembler::getInstruction' data-type='DecodeStatus (anonymous namespace)::CheriDisassembler::getInstruction(llvm::MCInst &amp; Instr, uint64_t &amp; Size, ArrayRef&lt;uint8_t&gt; Bytes, uint64_t Address, llvm::raw_ostream &amp; VStream, llvm::raw_ostream &amp; CStream) const' data-ref="_ZNK12_GLOBAL__N_117CheriDisassembler14getInstructionERN4llvm6MCInstERmNS1_8ArrayRefIhEEmRNS1_11raw_ostreamES8_">getInstruction</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="576Instr" title='Instr' data-type='llvm::MCInst &amp;' data-ref="576Instr">Instr</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> &amp;<dfn class="local col7 decl" id="577Size" title='Size' data-type='uint64_t &amp;' data-ref="577Size">Size</dfn>,</td></tr>
<tr><th id="1409">1409</th><td>                                               <a class="type" href="../../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a>&gt; <dfn class="local col8 decl" id="578Bytes" title='Bytes' data-type='ArrayRef&lt;uint8_t&gt;' data-ref="578Bytes">Bytes</dfn>,</td></tr>
<tr><th id="1410">1410</th><td>                                               <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="579Address" title='Address' data-type='uint64_t' data-ref="579Address">Address</dfn>,</td></tr>
<tr><th id="1411">1411</th><td>                                               <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col0 decl" id="580VStream" title='VStream' data-type='llvm::raw_ostream &amp;' data-ref="580VStream">VStream</dfn>,</td></tr>
<tr><th id="1412">1412</th><td>                                               <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col1 decl" id="581CStream" title='CStream' data-type='llvm::raw_ostream &amp;' data-ref="581CStream">CStream</dfn>) <em>const</em> {</td></tr>
<tr><th id="1413">1413</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col2 decl" id="582Insn" title='Insn' data-type='uint32_t' data-ref="582Insn">Insn</dfn>;</td></tr>
<tr><th id="1414">1414</th><td>  <i>// If we try deconding an unknown isntruction advance by 4 bytes</i></td></tr>
<tr><th id="1415">1415</th><td><i>  // Otherwise llvm-objdump will only advance by one byte and wrongly disassemble</i></td></tr>
<tr><th id="1416">1416</th><td><i>  // the rest of the function after it encounters an unknown instruction</i></td></tr>
<tr><th id="1417">1417</th><td>  <a class="local col7 ref" href="#577Size" title='Size' data-ref="577Size">Size</a> = <var>4</var>;</td></tr>
<tr><th id="1418">1418</th><td>  <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus" title='llvm::MCDisassembler::DecodeStatus' data-ref="llvm::MCDisassembler::DecodeStatus">DecodeStatus</a> <dfn class="local col3 decl" id="583Result" title='Result' data-type='llvm::MCDisassembler::DecodeStatus' data-ref="583Result">Result</dfn> = <a class="tu ref" href="#_ZL17readInstruction32N4llvm8ArrayRefIhEEmRmRjbb" title='readInstruction32' data-use='c' data-ref="_ZL17readInstruction32N4llvm8ArrayRefIhEEmRmRjbb">readInstruction32</a>(<a class="ref fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned char&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIhEC1ERKS1_"></a><a class="local col8 ref" href="#578Bytes" title='Bytes' data-ref="578Bytes">Bytes</a>, <a class="local col9 ref" href="#579Address" title='Address' data-ref="579Address">Address</a>, <span class='refarg'><a class="local col7 ref" href="#577Size" title='Size' data-ref="577Size">Size</a></span>, <span class='refarg'><a class="local col2 ref" href="#582Insn" title='Insn' data-ref="582Insn">Insn</a></span>,</td></tr>
<tr><th id="1419">1419</th><td>          <i>/*IsBigEndian*/</i> <b>true</b>, <i>/*IsMicroMips*/</i><b>false</b>);</td></tr>
<tr><th id="1420">1420</th><td>  <b>if</b> (<a class="local col3 ref" href="#583Result" title='Result' data-ref="583Result">Result</a> == <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>)</td></tr>
<tr><th id="1421">1421</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="1422">1422</th><td></td></tr>
<tr><th id="1423">1423</th><td>  <i>// Try this as a CHERI instruction</i></td></tr>
<tr><th id="1424">1424</th><td>  Result = decodeInstruction(<span class='error' title="use of undeclared identifier &apos;DecoderTableCHERI32&apos;">DecoderTableCHERI32</span>, Instr, Insn, Address,</td></tr>
<tr><th id="1425">1425</th><td>                             <b>this</b>, STI);</td></tr>
<tr><th id="1426">1426</th><td>  <b>if</b> (<a class="local col3 ref" href="#583Result" title='Result' data-ref="583Result">Result</a> != <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>) {</td></tr>
<tr><th id="1427">1427</th><td>    <a class="local col7 ref" href="#577Size" title='Size' data-ref="577Size">Size</a> = <var>4</var>;</td></tr>
<tr><th id="1428">1428</th><td>    <b>return</b> <a class="local col3 ref" href="#583Result" title='Result' data-ref="583Result">Result</a>;</td></tr>
<tr><th id="1429">1429</th><td>  }</td></tr>
<tr><th id="1430">1430</th><td>  <i>// If that fails, try it as a generic MIPS64 instruction</i></td></tr>
<tr><th id="1431">1431</th><td>  Result = decodeInstruction(<span class='error' title="use of undeclared identifier &apos;DecoderTableMips6432&apos;">DecoderTableMips6432</span>, Instr, Insn, Address,</td></tr>
<tr><th id="1432">1432</th><td>                             <b>this</b>, STI);</td></tr>
<tr><th id="1433">1433</th><td>  <b>if</b> (<a class="local col3 ref" href="#583Result" title='Result' data-ref="583Result">Result</a> != <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>) {</td></tr>
<tr><th id="1434">1434</th><td>    <a class="local col7 ref" href="#577Size" title='Size' data-ref="577Size">Size</a> = <var>4</var>;</td></tr>
<tr><th id="1435">1435</th><td>    <b>return</b> <a class="local col3 ref" href="#583Result" title='Result' data-ref="583Result">Result</a>;</td></tr>
<tr><th id="1436">1436</th><td>  }</td></tr>
<tr><th id="1437">1437</th><td>  <i>// If we fail to decode in Mips64 decoder space we can try in Mips32</i></td></tr>
<tr><th id="1438">1438</th><td>  Result = decodeInstruction(<span class='error' title="use of undeclared identifier &apos;DecoderTableMips32&apos;">DecoderTableMips32</span>, Instr, Insn, Address,</td></tr>
<tr><th id="1439">1439</th><td>                             <b>this</b>, STI);</td></tr>
<tr><th id="1440">1440</th><td>  <b>if</b> (<a class="local col3 ref" href="#583Result" title='Result' data-ref="583Result">Result</a> != <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>) {</td></tr>
<tr><th id="1441">1441</th><td>    <a class="local col7 ref" href="#577Size" title='Size' data-ref="577Size">Size</a> = <var>4</var>;</td></tr>
<tr><th id="1442">1442</th><td>    <b>return</b> <a class="local col3 ref" href="#583Result" title='Result' data-ref="583Result">Result</a>;</td></tr>
<tr><th id="1443">1443</th><td>  }</td></tr>
<tr><th id="1444">1444</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="1445">1445</th><td>}</td></tr>
<tr><th id="1446">1446</th><td></td></tr>
<tr><th id="1447">1447</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL28DecodeCPU16RegsRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeCPU16RegsRegisterClass' data-type='DecodeStatus DecodeCPU16RegsRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL28DecodeCPU16RegsRegisterClassRN4llvm6MCInstEjmPKv">DecodeCPU16RegsRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="584Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="584Inst">Inst</dfn>,</td></tr>
<tr><th id="1448">1448</th><td>                                                 <em>unsigned</em> <dfn class="local col5 decl" id="585RegNo" title='RegNo' data-type='unsigned int' data-ref="585RegNo">RegNo</dfn>,</td></tr>
<tr><th id="1449">1449</th><td>                                                 <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="586Address" title='Address' data-type='uint64_t' data-ref="586Address">Address</dfn>,</td></tr>
<tr><th id="1450">1450</th><td>                                                 <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="587Decoder" title='Decoder' data-type='const void *' data-ref="587Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1451">1451</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="1452">1452</th><td>}</td></tr>
<tr><th id="1453">1453</th><td></td></tr>
<tr><th id="1454">1454</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64RegisterClass' data-type='DecodeStatus DecodeGPR64RegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64RegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="588Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="588Inst">Inst</dfn>,</td></tr>
<tr><th id="1455">1455</th><td>                                             <em>unsigned</em> <dfn class="local col9 decl" id="589RegNo" title='RegNo' data-type='unsigned int' data-ref="589RegNo">RegNo</dfn>,</td></tr>
<tr><th id="1456">1456</th><td>                                             <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="590Address" title='Address' data-type='uint64_t' data-ref="590Address">Address</dfn>,</td></tr>
<tr><th id="1457">1457</th><td>                                             <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="591Decoder" title='Decoder' data-type='const void *' data-ref="591Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1458">1458</th><td>  <b>if</b> (<a class="local col9 ref" href="#589RegNo" title='RegNo' data-ref="589RegNo">RegNo</a> &gt; <var>31</var>)</td></tr>
<tr><th id="1459">1459</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="1460">1460</th><td></td></tr>
<tr><th id="1461">1461</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="592Reg" title='Reg' data-type='unsigned int' data-ref="592Reg">Reg</dfn> = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR64RegClassID, RegNo);</td></tr>
<tr><th id="1462">1462</th><td>  <a class="local col8 ref" href="#588Inst" title='Inst' data-ref="588Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col2 ref" href="#592Reg" title='Reg' data-ref="592Reg">Reg</a>));</td></tr>
<tr><th id="1463">1463</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="1464">1464</th><td>}</td></tr>
<tr><th id="1465">1465</th><td></td></tr>
<tr><th id="1466">1466</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL34DecodeCheriGPROrCNullRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeCheriGPROrCNullRegisterClass' data-type='DecodeStatus DecodeCheriGPROrCNullRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL34DecodeCheriGPROrCNullRegisterClassRN4llvm6MCInstEjmPKv">DecodeCheriGPROrCNullRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="593Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="593Inst">Inst</dfn>,</td></tr>
<tr><th id="1467">1467</th><td>                                                       <em>unsigned</em> <dfn class="local col4 decl" id="594RegNo" title='RegNo' data-type='unsigned int' data-ref="594RegNo">RegNo</dfn>,</td></tr>
<tr><th id="1468">1468</th><td>                                                       <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="595Address" title='Address' data-type='uint64_t' data-ref="595Address">Address</dfn>,</td></tr>
<tr><th id="1469">1469</th><td>                                                       <em>const</em> <em>void</em> *<dfn class="local col6 decl" id="596Decoder" title='Decoder' data-type='const void *' data-ref="596Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1470">1470</th><td>  <b>if</b> (<a class="local col4 ref" href="#594RegNo" title='RegNo' data-ref="594RegNo">RegNo</a> &gt; <var>31</var>)</td></tr>
<tr><th id="1471">1471</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="1472">1472</th><td></td></tr>
<tr><th id="1473">1473</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="597Reg" title='Reg' data-type='unsigned int' data-ref="597Reg">Reg</dfn> = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::CheriGPROrCNullRegClassID, RegNo);</td></tr>
<tr><th id="1474">1474</th><td>  <a class="local col3 ref" href="#593Inst" title='Inst' data-ref="593Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col7 ref" href="#597Reg" title='Reg' data-ref="597Reg">Reg</a>));</td></tr>
<tr><th id="1475">1475</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="1476">1476</th><td>}</td></tr>
<tr><th id="1477">1477</th><td></td></tr>
<tr><th id="1478">1478</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL32DecodeCheriGPROrDDCRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeCheriGPROrDDCRegisterClass' data-type='DecodeStatus DecodeCheriGPROrDDCRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL32DecodeCheriGPROrDDCRegisterClassRN4llvm6MCInstEjmPKv">DecodeCheriGPROrDDCRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="598Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="598Inst">Inst</dfn>,</td></tr>
<tr><th id="1479">1479</th><td>                                                     <em>unsigned</em> <dfn class="local col9 decl" id="599RegNo" title='RegNo' data-type='unsigned int' data-ref="599RegNo">RegNo</dfn>,</td></tr>
<tr><th id="1480">1480</th><td>                                                     <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="600Address" title='Address' data-type='uint64_t' data-ref="600Address">Address</dfn>,</td></tr>
<tr><th id="1481">1481</th><td>                                                     <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="601Decoder" title='Decoder' data-type='const void *' data-ref="601Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1482">1482</th><td>  <b>if</b> (<a class="local col9 ref" href="#599RegNo" title='RegNo' data-ref="599RegNo">RegNo</a> &gt; <var>31</var>)</td></tr>
<tr><th id="1483">1483</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="1484">1484</th><td></td></tr>
<tr><th id="1485">1485</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="602Reg" title='Reg' data-type='unsigned int' data-ref="602Reg">Reg</dfn> = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::CheriGPROrDDCRegClassID, RegNo);</td></tr>
<tr><th id="1486">1486</th><td>  <a class="local col8 ref" href="#598Inst" title='Inst' data-ref="598Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col2 ref" href="#602Reg" title='Reg' data-ref="602Reg">Reg</a>));</td></tr>
<tr><th id="1487">1487</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="1488">1488</th><td>}</td></tr>
<tr><th id="1489">1489</th><td></td></tr>
<tr><th id="1490">1490</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL30DecodeCheriHWRegsRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeCheriHWRegsRegisterClass' data-type='DecodeStatus DecodeCheriHWRegsRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL30DecodeCheriHWRegsRegisterClassRN4llvm6MCInstEjmPKv">DecodeCheriHWRegsRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="603Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="603Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="604RegNo" title='RegNo' data-type='unsigned int' data-ref="604RegNo">RegNo</dfn>,</td></tr>
<tr><th id="1491">1491</th><td>                                                   <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="605Address" title='Address' data-type='uint64_t' data-ref="605Address">Address</dfn>,</td></tr>
<tr><th id="1492">1492</th><td>                                                   <em>const</em> <em>void</em> *<dfn class="local col6 decl" id="606Decoder" title='Decoder' data-type='const void *' data-ref="606Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1493">1493</th><td>  <b>if</b> (<a class="local col4 ref" href="#604RegNo" title='RegNo' data-ref="604RegNo">RegNo</a> &gt; <var>31</var>)</td></tr>
<tr><th id="1494">1494</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="1495">1495</th><td></td></tr>
<tr><th id="1496">1496</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="607Reg" title='Reg' data-type='unsigned int' data-ref="607Reg">Reg</dfn> = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::CheriHWRegsRegClassID, RegNo);</td></tr>
<tr><th id="1497">1497</th><td>  <a class="local col3 ref" href="#603Inst" title='Inst' data-ref="603Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col7 ref" href="#607Reg" title='Reg' data-ref="607Reg">Reg</a>));</td></tr>
<tr><th id="1498">1498</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="1499">1499</th><td>}</td></tr>
<tr><th id="1500">1500</th><td></td></tr>
<tr><th id="1501">1501</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL26DecodeGPRMM16RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPRMM16RegisterClass' data-type='DecodeStatus DecodeGPRMM16RegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL26DecodeGPRMM16RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPRMM16RegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="608Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="608Inst">Inst</dfn>,</td></tr>
<tr><th id="1502">1502</th><td>                                               <em>unsigned</em> <dfn class="local col9 decl" id="609RegNo" title='RegNo' data-type='unsigned int' data-ref="609RegNo">RegNo</dfn>,</td></tr>
<tr><th id="1503">1503</th><td>                                               <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="610Address" title='Address' data-type='uint64_t' data-ref="610Address">Address</dfn>,</td></tr>
<tr><th id="1504">1504</th><td>                                               <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="611Decoder" title='Decoder' data-type='const void *' data-ref="611Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1505">1505</th><td>  <b>if</b> (<a class="local col9 ref" href="#609RegNo" title='RegNo' data-ref="609RegNo">RegNo</a> &gt; <var>7</var>)</td></tr>
<tr><th id="1506">1506</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="1507">1507</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="612Reg" title='Reg' data-type='unsigned int' data-ref="612Reg">Reg</dfn> = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPRMM16RegClassID, RegNo);</td></tr>
<tr><th id="1508">1508</th><td>  <a class="local col8 ref" href="#608Inst" title='Inst' data-ref="608Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col2 ref" href="#612Reg" title='Reg' data-ref="612Reg">Reg</a>));</td></tr>
<tr><th id="1509">1509</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="1510">1510</th><td>}</td></tr>
<tr><th id="1511">1511</th><td></td></tr>
<tr><th id="1512">1512</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL30DecodeGPRMM16ZeroRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPRMM16ZeroRegisterClass' data-type='DecodeStatus DecodeGPRMM16ZeroRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL30DecodeGPRMM16ZeroRegisterClassRN4llvm6MCInstEjmPKv">DecodeGPRMM16ZeroRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="613Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="613Inst">Inst</dfn>,</td></tr>
<tr><th id="1513">1513</th><td>                                                   <em>unsigned</em> <dfn class="local col4 decl" id="614RegNo" title='RegNo' data-type='unsigned int' data-ref="614RegNo">RegNo</dfn>,</td></tr>
<tr><th id="1514">1514</th><td>                                                   <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="615Address" title='Address' data-type='uint64_t' data-ref="615Address">Address</dfn>,</td></tr>
<tr><th id="1515">1515</th><td>                                                   <em>const</em> <em>void</em> *<dfn class="local col6 decl" id="616Decoder" title='Decoder' data-type='const void *' data-ref="616Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1516">1516</th><td>  <b>if</b> (<a class="local col4 ref" href="#614RegNo" title='RegNo' data-ref="614RegNo">RegNo</a> &gt; <var>7</var>)</td></tr>
<tr><th id="1517">1517</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="1518">1518</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="617Reg" title='Reg' data-type='unsigned int' data-ref="617Reg">Reg</dfn> = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPRMM16ZeroRegClassID, RegNo);</td></tr>
<tr><th id="1519">1519</th><td>  <a class="local col3 ref" href="#613Inst" title='Inst' data-ref="613Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col7 ref" href="#617Reg" title='Reg' data-ref="617Reg">Reg</a>));</td></tr>
<tr><th id="1520">1520</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="1521">1521</th><td>}</td></tr>
<tr><th id="1522">1522</th><td></td></tr>
<tr><th id="1523">1523</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL31DecodeGPRMM16MovePRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPRMM16MovePRegisterClass' data-type='DecodeStatus DecodeGPRMM16MovePRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL31DecodeGPRMM16MovePRegisterClassRN4llvm6MCInstEjmPKv">DecodeGPRMM16MovePRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="618Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="618Inst">Inst</dfn>,</td></tr>
<tr><th id="1524">1524</th><td>                                                    <em>unsigned</em> <dfn class="local col9 decl" id="619RegNo" title='RegNo' data-type='unsigned int' data-ref="619RegNo">RegNo</dfn>,</td></tr>
<tr><th id="1525">1525</th><td>                                                    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="620Address" title='Address' data-type='uint64_t' data-ref="620Address">Address</dfn>,</td></tr>
<tr><th id="1526">1526</th><td>                                                    <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="621Decoder" title='Decoder' data-type='const void *' data-ref="621Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1527">1527</th><td>  <b>if</b> (<a class="local col9 ref" href="#619RegNo" title='RegNo' data-ref="619RegNo">RegNo</a> &gt; <var>7</var>)</td></tr>
<tr><th id="1528">1528</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="1529">1529</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="622Reg" title='Reg' data-type='unsigned int' data-ref="622Reg">Reg</dfn> = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPRMM16MovePRegClassID, RegNo);</td></tr>
<tr><th id="1530">1530</th><td>  <a class="local col8 ref" href="#618Inst" title='Inst' data-ref="618Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col2 ref" href="#622Reg" title='Reg' data-ref="622Reg">Reg</a>));</td></tr>
<tr><th id="1531">1531</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="1532">1532</th><td>}</td></tr>
<tr><th id="1533">1533</th><td></td></tr>
<tr><th id="1534">1534</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR32RegisterClass' data-type='DecodeStatus DecodeGPR32RegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR32RegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="623Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="623Inst">Inst</dfn>,</td></tr>
<tr><th id="1535">1535</th><td>                                             <em>unsigned</em> <dfn class="local col4 decl" id="624RegNo" title='RegNo' data-type='unsigned int' data-ref="624RegNo">RegNo</dfn>,</td></tr>
<tr><th id="1536">1536</th><td>                                             <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="625Address" title='Address' data-type='uint64_t' data-ref="625Address">Address</dfn>,</td></tr>
<tr><th id="1537">1537</th><td>                                             <em>const</em> <em>void</em> *<dfn class="local col6 decl" id="626Decoder" title='Decoder' data-type='const void *' data-ref="626Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1538">1538</th><td>  <b>if</b> (<a class="local col4 ref" href="#624RegNo" title='RegNo' data-ref="624RegNo">RegNo</a> &gt; <var>31</var>)</td></tr>
<tr><th id="1539">1539</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="1540">1540</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="627Reg" title='Reg' data-type='unsigned int' data-ref="627Reg">Reg</dfn> = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID, RegNo);</td></tr>
<tr><th id="1541">1541</th><td>  <a class="local col3 ref" href="#623Inst" title='Inst' data-ref="623Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col7 ref" href="#627Reg" title='Reg' data-ref="627Reg">Reg</a>));</td></tr>
<tr><th id="1542">1542</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="1543">1543</th><td>}</td></tr>
<tr><th id="1544">1544</th><td></td></tr>
<tr><th id="1545">1545</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL22DecodePtrRegisterClassRN4llvm6MCInstEjmPKv" title='DecodePtrRegisterClass' data-type='DecodeStatus DecodePtrRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL22DecodePtrRegisterClassRN4llvm6MCInstEjmPKv">DecodePtrRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="628Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="628Inst">Inst</dfn>,</td></tr>
<tr><th id="1546">1546</th><td>                                           <em>unsigned</em> <dfn class="local col9 decl" id="629RegNo" title='RegNo' data-type='unsigned int' data-ref="629RegNo">RegNo</dfn>,</td></tr>
<tr><th id="1547">1547</th><td>                                           <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="630Address" title='Address' data-type='uint64_t' data-ref="630Address">Address</dfn>,</td></tr>
<tr><th id="1548">1548</th><td>                                           <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="631Decoder" title='Decoder' data-type='const void *' data-ref="631Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1549">1549</th><td>  <b>if</b> (<b>static_cast</b>&lt;<em>const</em> <a class="tu type" href="#(anonymousnamespace)::MipsDisassembler" title='(anonymous namespace)::MipsDisassembler' data-ref="(anonymousnamespace)::MipsDisassembler">MipsDisassembler</a> *&gt;(<a class="local col1 ref" href="#631Decoder" title='Decoder' data-ref="631Decoder">Decoder</a>)-&gt;<a class="tu ref" href="#_ZNK12_GLOBAL__N_116MipsDisassembler6isGP64Ev" title='(anonymous namespace)::MipsDisassembler::isGP64' data-use='c' data-ref="_ZNK12_GLOBAL__N_116MipsDisassembler6isGP64Ev">isGP64</a>())</td></tr>
<tr><th id="1550">1550</th><td>    <b>return</b> <a class="tu ref" href="#_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64RegisterClass' data-use='c' data-ref="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64RegisterClass</a>(<span class='refarg'><a class="local col8 ref" href="#628Inst" title='Inst' data-ref="628Inst">Inst</a></span>, <a class="local col9 ref" href="#629RegNo" title='RegNo' data-ref="629RegNo">RegNo</a>, <a class="local col0 ref" href="#630Address" title='Address' data-ref="630Address">Address</a>, <a class="local col1 ref" href="#631Decoder" title='Decoder' data-ref="631Decoder">Decoder</a>);</td></tr>
<tr><th id="1551">1551</th><td></td></tr>
<tr><th id="1552">1552</th><td>  <b>return</b> <a class="tu ref" href="#_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR32RegisterClass' data-use='c' data-ref="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR32RegisterClass</a>(<span class='refarg'><a class="local col8 ref" href="#628Inst" title='Inst' data-ref="628Inst">Inst</a></span>, <a class="local col9 ref" href="#629RegNo" title='RegNo' data-ref="629RegNo">RegNo</a>, <a class="local col0 ref" href="#630Address" title='Address' data-ref="630Address">Address</a>, <a class="local col1 ref" href="#631Decoder" title='Decoder' data-ref="631Decoder">Decoder</a>);</td></tr>
<tr><th id="1553">1553</th><td>}</td></tr>
<tr><th id="1554">1554</th><td></td></tr>
<tr><th id="1555">1555</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL23DecodeDSPRRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeDSPRRegisterClass' data-type='DecodeStatus DecodeDSPRRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL23DecodeDSPRRegisterClassRN4llvm6MCInstEjmPKv">DecodeDSPRRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="632Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="632Inst">Inst</dfn>,</td></tr>
<tr><th id="1556">1556</th><td>                                            <em>unsigned</em> <dfn class="local col3 decl" id="633RegNo" title='RegNo' data-type='unsigned int' data-ref="633RegNo">RegNo</dfn>,</td></tr>
<tr><th id="1557">1557</th><td>                                            <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="634Address" title='Address' data-type='uint64_t' data-ref="634Address">Address</dfn>,</td></tr>
<tr><th id="1558">1558</th><td>                                            <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="635Decoder" title='Decoder' data-type='const void *' data-ref="635Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1559">1559</th><td>  <b>return</b> <a class="tu ref" href="#_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR32RegisterClass' data-use='c' data-ref="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR32RegisterClass</a>(<span class='refarg'><a class="local col2 ref" href="#632Inst" title='Inst' data-ref="632Inst">Inst</a></span>, <a class="local col3 ref" href="#633RegNo" title='RegNo' data-ref="633RegNo">RegNo</a>, <a class="local col4 ref" href="#634Address" title='Address' data-ref="634Address">Address</a>, <a class="local col5 ref" href="#635Decoder" title='Decoder' data-ref="635Decoder">Decoder</a>);</td></tr>
<tr><th id="1560">1560</th><td>}</td></tr>
<tr><th id="1561">1561</th><td></td></tr>
<tr><th id="1562">1562</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL24DecodeFGR64RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeFGR64RegisterClass' data-type='DecodeStatus DecodeFGR64RegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL24DecodeFGR64RegisterClassRN4llvm6MCInstEjmPKv">DecodeFGR64RegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="636Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="636Inst">Inst</dfn>,</td></tr>
<tr><th id="1563">1563</th><td>                                             <em>unsigned</em> <dfn class="local col7 decl" id="637RegNo" title='RegNo' data-type='unsigned int' data-ref="637RegNo">RegNo</dfn>,</td></tr>
<tr><th id="1564">1564</th><td>                                             <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="638Address" title='Address' data-type='uint64_t' data-ref="638Address">Address</dfn>,</td></tr>
<tr><th id="1565">1565</th><td>                                             <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="639Decoder" title='Decoder' data-type='const void *' data-ref="639Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1566">1566</th><td>  <b>if</b> (<a class="local col7 ref" href="#637RegNo" title='RegNo' data-ref="637RegNo">RegNo</a> &gt; <var>31</var>)</td></tr>
<tr><th id="1567">1567</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="1568">1568</th><td></td></tr>
<tr><th id="1569">1569</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="640Reg" title='Reg' data-type='unsigned int' data-ref="640Reg">Reg</dfn> = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::FGR64RegClassID, RegNo);</td></tr>
<tr><th id="1570">1570</th><td>  <a class="local col6 ref" href="#636Inst" title='Inst' data-ref="636Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col0 ref" href="#640Reg" title='Reg' data-ref="640Reg">Reg</a>));</td></tr>
<tr><th id="1571">1571</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="1572">1572</th><td>}</td></tr>
<tr><th id="1573">1573</th><td></td></tr>
<tr><th id="1574">1574</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL24DecodeFGR32RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeFGR32RegisterClass' data-type='DecodeStatus DecodeFGR32RegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL24DecodeFGR32RegisterClassRN4llvm6MCInstEjmPKv">DecodeFGR32RegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="641Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="641Inst">Inst</dfn>,</td></tr>
<tr><th id="1575">1575</th><td>                                             <em>unsigned</em> <dfn class="local col2 decl" id="642RegNo" title='RegNo' data-type='unsigned int' data-ref="642RegNo">RegNo</dfn>,</td></tr>
<tr><th id="1576">1576</th><td>                                             <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="643Address" title='Address' data-type='uint64_t' data-ref="643Address">Address</dfn>,</td></tr>
<tr><th id="1577">1577</th><td>                                             <em>const</em> <em>void</em> *<dfn class="local col4 decl" id="644Decoder" title='Decoder' data-type='const void *' data-ref="644Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1578">1578</th><td>  <b>if</b> (<a class="local col2 ref" href="#642RegNo" title='RegNo' data-ref="642RegNo">RegNo</a> &gt; <var>31</var>)</td></tr>
<tr><th id="1579">1579</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="1580">1580</th><td></td></tr>
<tr><th id="1581">1581</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="645Reg" title='Reg' data-type='unsigned int' data-ref="645Reg">Reg</dfn> = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::FGR32RegClassID, RegNo);</td></tr>
<tr><th id="1582">1582</th><td>  <a class="local col1 ref" href="#641Inst" title='Inst' data-ref="641Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col5 ref" href="#645Reg" title='Reg' data-ref="645Reg">Reg</a>));</td></tr>
<tr><th id="1583">1583</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="1584">1584</th><td>}</td></tr>
<tr><th id="1585">1585</th><td></td></tr>
<tr><th id="1586">1586</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL22DecodeCCRRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeCCRRegisterClass' data-type='DecodeStatus DecodeCCRRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL22DecodeCCRRegisterClassRN4llvm6MCInstEjmPKv">DecodeCCRRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="646Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="646Inst">Inst</dfn>,</td></tr>
<tr><th id="1587">1587</th><td>                                           <em>unsigned</em> <dfn class="local col7 decl" id="647RegNo" title='RegNo' data-type='unsigned int' data-ref="647RegNo">RegNo</dfn>,</td></tr>
<tr><th id="1588">1588</th><td>                                           <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="648Address" title='Address' data-type='uint64_t' data-ref="648Address">Address</dfn>,</td></tr>
<tr><th id="1589">1589</th><td>                                           <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="649Decoder" title='Decoder' data-type='const void *' data-ref="649Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1590">1590</th><td>  <b>if</b> (<a class="local col7 ref" href="#647RegNo" title='RegNo' data-ref="647RegNo">RegNo</a> &gt; <var>31</var>)</td></tr>
<tr><th id="1591">1591</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="1592">1592</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="650Reg" title='Reg' data-type='unsigned int' data-ref="650Reg">Reg</dfn> = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::CCRRegClassID, RegNo);</td></tr>
<tr><th id="1593">1593</th><td>  <a class="local col6 ref" href="#646Inst" title='Inst' data-ref="646Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col0 ref" href="#650Reg" title='Reg' data-ref="650Reg">Reg</a>));</td></tr>
<tr><th id="1594">1594</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="1595">1595</th><td>}</td></tr>
<tr><th id="1596">1596</th><td></td></tr>
<tr><th id="1597">1597</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL22DecodeFCCRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeFCCRegisterClass' data-type='DecodeStatus DecodeFCCRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL22DecodeFCCRegisterClassRN4llvm6MCInstEjmPKv">DecodeFCCRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="651Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="651Inst">Inst</dfn>,</td></tr>
<tr><th id="1598">1598</th><td>                                           <em>unsigned</em> <dfn class="local col2 decl" id="652RegNo" title='RegNo' data-type='unsigned int' data-ref="652RegNo">RegNo</dfn>,</td></tr>
<tr><th id="1599">1599</th><td>                                           <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="653Address" title='Address' data-type='uint64_t' data-ref="653Address">Address</dfn>,</td></tr>
<tr><th id="1600">1600</th><td>                                           <em>const</em> <em>void</em> *<dfn class="local col4 decl" id="654Decoder" title='Decoder' data-type='const void *' data-ref="654Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1601">1601</th><td>  <b>if</b> (<a class="local col2 ref" href="#652RegNo" title='RegNo' data-ref="652RegNo">RegNo</a> &gt; <var>7</var>)</td></tr>
<tr><th id="1602">1602</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="1603">1603</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="655Reg" title='Reg' data-type='unsigned int' data-ref="655Reg">Reg</dfn> = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::FCCRegClassID, RegNo);</td></tr>
<tr><th id="1604">1604</th><td>  <a class="local col1 ref" href="#651Inst" title='Inst' data-ref="651Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col5 ref" href="#655Reg" title='Reg' data-ref="655Reg">Reg</a>));</td></tr>
<tr><th id="1605">1605</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="1606">1606</th><td>}</td></tr>
<tr><th id="1607">1607</th><td></td></tr>
<tr><th id="1608">1608</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL24DecodeFGRCCRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeFGRCCRegisterClass' data-type='DecodeStatus DecodeFGRCCRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL24DecodeFGRCCRegisterClassRN4llvm6MCInstEjmPKv">DecodeFGRCCRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="656Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="656Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="657RegNo" title='RegNo' data-type='unsigned int' data-ref="657RegNo">RegNo</dfn>,</td></tr>
<tr><th id="1609">1609</th><td>                                             <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="658Address" title='Address' data-type='uint64_t' data-ref="658Address">Address</dfn>,</td></tr>
<tr><th id="1610">1610</th><td>                                             <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="659Decoder" title='Decoder' data-type='const void *' data-ref="659Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1611">1611</th><td>  <b>if</b> (<a class="local col7 ref" href="#657RegNo" title='RegNo' data-ref="657RegNo">RegNo</a> &gt; <var>31</var>)</td></tr>
<tr><th id="1612">1612</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="1613">1613</th><td></td></tr>
<tr><th id="1614">1614</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="660Reg" title='Reg' data-type='unsigned int' data-ref="660Reg">Reg</dfn> = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::FGRCCRegClassID, RegNo);</td></tr>
<tr><th id="1615">1615</th><td>  <a class="local col6 ref" href="#656Inst" title='Inst' data-ref="656Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col0 ref" href="#660Reg" title='Reg' data-ref="660Reg">Reg</a>));</td></tr>
<tr><th id="1616">1616</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="1617">1617</th><td>}</td></tr>
<tr><th id="1618">1618</th><td></td></tr>
<tr><th id="1619">1619</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL9DecodeMemRN4llvm6MCInstEjmPKv" title='DecodeMem' data-type='DecodeStatus DecodeMem(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL9DecodeMemRN4llvm6MCInstEjmPKv">DecodeMem</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="661Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="661Inst">Inst</dfn>,</td></tr>
<tr><th id="1620">1620</th><td>                              <em>unsigned</em> <dfn class="local col2 decl" id="662Insn" title='Insn' data-type='unsigned int' data-ref="662Insn">Insn</dfn>,</td></tr>
<tr><th id="1621">1621</th><td>                              <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="663Address" title='Address' data-type='uint64_t' data-ref="663Address">Address</dfn>,</td></tr>
<tr><th id="1622">1622</th><td>                              <em>const</em> <em>void</em> *<dfn class="local col4 decl" id="664Decoder" title='Decoder' data-type='const void *' data-ref="664Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1623">1623</th><td>  <em>int</em> <dfn class="local col5 decl" id="665Offset" title='Offset' data-type='int' data-ref="665Offset">Offset</dfn> = <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend32Ej" title='llvm::SignExtend32' data-ref="_ZN4llvm12SignExtend32Ej">SignExtend32</a>&lt;<var>16</var>&gt;(<a class="local col2 ref" href="#662Insn" title='Insn' data-ref="662Insn">Insn</a> &amp; <var>0xffff</var>);</td></tr>
<tr><th id="1624">1624</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="666Reg" title='Reg' data-type='unsigned int' data-ref="666Reg">Reg</dfn> = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>16</var>, <var>5</var>);</td></tr>
<tr><th id="1625">1625</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="667Base" title='Base' data-type='unsigned int' data-ref="667Base">Base</dfn> = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>21</var>, <var>5</var>);</td></tr>
<tr><th id="1626">1626</th><td></td></tr>
<tr><th id="1627">1627</th><td>  Reg = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID, Reg);</td></tr>
<tr><th id="1628">1628</th><td>  Base = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID, Base);</td></tr>
<tr><th id="1629">1629</th><td></td></tr>
<tr><th id="1630">1630</th><td>  <b>if</b> (Inst.getOpcode() == <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::SC ||</td></tr>
<tr><th id="1631">1631</th><td>      Inst.getOpcode() == <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::SCD)</td></tr>
<tr><th id="1632">1632</th><td>    <a class="local col1 ref" href="#661Inst" title='Inst' data-ref="661Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col6 ref" href="#666Reg" title='Reg' data-ref="666Reg">Reg</a>));</td></tr>
<tr><th id="1633">1633</th><td></td></tr>
<tr><th id="1634">1634</th><td>  <a class="local col1 ref" href="#661Inst" title='Inst' data-ref="661Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col6 ref" href="#666Reg" title='Reg' data-ref="666Reg">Reg</a>));</td></tr>
<tr><th id="1635">1635</th><td>  <a class="local col1 ref" href="#661Inst" title='Inst' data-ref="661Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col7 ref" href="#667Base" title='Base' data-ref="667Base">Base</a>));</td></tr>
<tr><th id="1636">1636</th><td>  <a class="local col1 ref" href="#661Inst" title='Inst' data-ref="661Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col5 ref" href="#665Offset" title='Offset' data-ref="665Offset">Offset</a>));</td></tr>
<tr><th id="1637">1637</th><td></td></tr>
<tr><th id="1638">1638</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="1639">1639</th><td>}</td></tr>
<tr><th id="1640">1640</th><td></td></tr>
<tr><th id="1641">1641</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL12DecodeMemEVARN4llvm6MCInstEjmPKv" title='DecodeMemEVA' data-type='DecodeStatus DecodeMemEVA(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL12DecodeMemEVARN4llvm6MCInstEjmPKv">DecodeMemEVA</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="668Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="668Inst">Inst</dfn>,</td></tr>
<tr><th id="1642">1642</th><td>                                 <em>unsigned</em> <dfn class="local col9 decl" id="669Insn" title='Insn' data-type='unsigned int' data-ref="669Insn">Insn</dfn>,</td></tr>
<tr><th id="1643">1643</th><td>                                 <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="670Address" title='Address' data-type='uint64_t' data-ref="670Address">Address</dfn>,</td></tr>
<tr><th id="1644">1644</th><td>                                 <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="671Decoder" title='Decoder' data-type='const void *' data-ref="671Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1645">1645</th><td>  <em>int</em> <dfn class="local col2 decl" id="672Offset" title='Offset' data-type='int' data-ref="672Offset">Offset</dfn> = <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend32Ej" title='llvm::SignExtend32' data-ref="_ZN4llvm12SignExtend32Ej">SignExtend32</a>&lt;<var>9</var>&gt;(<a class="local col9 ref" href="#669Insn" title='Insn' data-ref="669Insn">Insn</a> &gt;&gt; <var>7</var>);</td></tr>
<tr><th id="1646">1646</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="673Reg" title='Reg' data-type='unsigned int' data-ref="673Reg">Reg</dfn> = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>16</var>, <var>5</var>);</td></tr>
<tr><th id="1647">1647</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="674Base" title='Base' data-type='unsigned int' data-ref="674Base">Base</dfn> = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>21</var>, <var>5</var>);</td></tr>
<tr><th id="1648">1648</th><td></td></tr>
<tr><th id="1649">1649</th><td>  Reg = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID, Reg);</td></tr>
<tr><th id="1650">1650</th><td>  Base = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID, Base);</td></tr>
<tr><th id="1651">1651</th><td></td></tr>
<tr><th id="1652">1652</th><td>   <b>if</b> (Inst.getOpcode() == <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::SCE)</td></tr>
<tr><th id="1653">1653</th><td>     <a class="local col8 ref" href="#668Inst" title='Inst' data-ref="668Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col3 ref" href="#673Reg" title='Reg' data-ref="673Reg">Reg</a>));</td></tr>
<tr><th id="1654">1654</th><td></td></tr>
<tr><th id="1655">1655</th><td>  <a class="local col8 ref" href="#668Inst" title='Inst' data-ref="668Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col3 ref" href="#673Reg" title='Reg' data-ref="673Reg">Reg</a>));</td></tr>
<tr><th id="1656">1656</th><td>  <a class="local col8 ref" href="#668Inst" title='Inst' data-ref="668Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col4 ref" href="#674Base" title='Base' data-ref="674Base">Base</a>));</td></tr>
<tr><th id="1657">1657</th><td>  <a class="local col8 ref" href="#668Inst" title='Inst' data-ref="668Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col2 ref" href="#672Offset" title='Offset' data-ref="672Offset">Offset</a>));</td></tr>
<tr><th id="1658">1658</th><td></td></tr>
<tr><th id="1659">1659</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="1660">1660</th><td>}</td></tr>
<tr><th id="1661">1661</th><td></td></tr>
<tr><th id="1662">1662</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL16DecodeLoadByte15RN4llvm6MCInstEjmPKv" title='DecodeLoadByte15' data-type='DecodeStatus DecodeLoadByte15(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL16DecodeLoadByte15RN4llvm6MCInstEjmPKv">DecodeLoadByte15</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="675Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="675Inst">Inst</dfn>,</td></tr>
<tr><th id="1663">1663</th><td>                                     <em>unsigned</em> <dfn class="local col6 decl" id="676Insn" title='Insn' data-type='unsigned int' data-ref="676Insn">Insn</dfn>,</td></tr>
<tr><th id="1664">1664</th><td>                                     <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="677Address" title='Address' data-type='uint64_t' data-ref="677Address">Address</dfn>,</td></tr>
<tr><th id="1665">1665</th><td>                                     <em>const</em> <em>void</em> *<dfn class="local col8 decl" id="678Decoder" title='Decoder' data-type='const void *' data-ref="678Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1666">1666</th><td>  <em>int</em> <dfn class="local col9 decl" id="679Offset" title='Offset' data-type='int' data-ref="679Offset">Offset</dfn> = <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend32Ej" title='llvm::SignExtend32' data-ref="_ZN4llvm12SignExtend32Ej">SignExtend32</a>&lt;<var>16</var>&gt;(<a class="local col6 ref" href="#676Insn" title='Insn' data-ref="676Insn">Insn</a> &amp; <var>0xffff</var>);</td></tr>
<tr><th id="1667">1667</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="680Base" title='Base' data-type='unsigned int' data-ref="680Base">Base</dfn> = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>16</var>, <var>5</var>);</td></tr>
<tr><th id="1668">1668</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="681Reg" title='Reg' data-type='unsigned int' data-ref="681Reg">Reg</dfn> = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>21</var>, <var>5</var>);</td></tr>
<tr><th id="1669">1669</th><td></td></tr>
<tr><th id="1670">1670</th><td>  Base = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID, Base);</td></tr>
<tr><th id="1671">1671</th><td>  Reg = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID, Reg);</td></tr>
<tr><th id="1672">1672</th><td></td></tr>
<tr><th id="1673">1673</th><td>  <a class="local col5 ref" href="#675Inst" title='Inst' data-ref="675Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col1 ref" href="#681Reg" title='Reg' data-ref="681Reg">Reg</a>));</td></tr>
<tr><th id="1674">1674</th><td>  <a class="local col5 ref" href="#675Inst" title='Inst' data-ref="675Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col0 ref" href="#680Base" title='Base' data-ref="680Base">Base</a>));</td></tr>
<tr><th id="1675">1675</th><td>  <a class="local col5 ref" href="#675Inst" title='Inst' data-ref="675Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col9 ref" href="#679Offset" title='Offset' data-ref="679Offset">Offset</a>));</td></tr>
<tr><th id="1676">1676</th><td></td></tr>
<tr><th id="1677">1677</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="1678">1678</th><td>}</td></tr>
<tr><th id="1679">1679</th><td></td></tr>
<tr><th id="1680">1680</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL13DecodeCacheOpRN4llvm6MCInstEjmPKv" title='DecodeCacheOp' data-type='DecodeStatus DecodeCacheOp(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL13DecodeCacheOpRN4llvm6MCInstEjmPKv">DecodeCacheOp</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="682Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="682Inst">Inst</dfn>,</td></tr>
<tr><th id="1681">1681</th><td>                              <em>unsigned</em> <dfn class="local col3 decl" id="683Insn" title='Insn' data-type='unsigned int' data-ref="683Insn">Insn</dfn>,</td></tr>
<tr><th id="1682">1682</th><td>                              <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="684Address" title='Address' data-type='uint64_t' data-ref="684Address">Address</dfn>,</td></tr>
<tr><th id="1683">1683</th><td>                              <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="685Decoder" title='Decoder' data-type='const void *' data-ref="685Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1684">1684</th><td>  <em>int</em> <dfn class="local col6 decl" id="686Offset" title='Offset' data-type='int' data-ref="686Offset">Offset</dfn> = <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend32Ej" title='llvm::SignExtend32' data-ref="_ZN4llvm12SignExtend32Ej">SignExtend32</a>&lt;<var>16</var>&gt;(<a class="local col3 ref" href="#683Insn" title='Insn' data-ref="683Insn">Insn</a> &amp; <var>0xffff</var>);</td></tr>
<tr><th id="1685">1685</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="687Hint" title='Hint' data-type='unsigned int' data-ref="687Hint">Hint</dfn> = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>16</var>, <var>5</var>);</td></tr>
<tr><th id="1686">1686</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="688Base" title='Base' data-type='unsigned int' data-ref="688Base">Base</dfn> = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>21</var>, <var>5</var>);</td></tr>
<tr><th id="1687">1687</th><td></td></tr>
<tr><th id="1688">1688</th><td>  Base = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID, Base);</td></tr>
<tr><th id="1689">1689</th><td></td></tr>
<tr><th id="1690">1690</th><td>  <a class="local col2 ref" href="#682Inst" title='Inst' data-ref="682Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col8 ref" href="#688Base" title='Base' data-ref="688Base">Base</a>));</td></tr>
<tr><th id="1691">1691</th><td>  <a class="local col2 ref" href="#682Inst" title='Inst' data-ref="682Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col6 ref" href="#686Offset" title='Offset' data-ref="686Offset">Offset</a>));</td></tr>
<tr><th id="1692">1692</th><td>  <a class="local col2 ref" href="#682Inst" title='Inst' data-ref="682Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col7 ref" href="#687Hint" title='Hint' data-ref="687Hint">Hint</a>));</td></tr>
<tr><th id="1693">1693</th><td></td></tr>
<tr><th id="1694">1694</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="1695">1695</th><td>}</td></tr>
<tr><th id="1696">1696</th><td></td></tr>
<tr><th id="1697">1697</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL15DecodeCacheOpMMRN4llvm6MCInstEjmPKv" title='DecodeCacheOpMM' data-type='DecodeStatus DecodeCacheOpMM(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL15DecodeCacheOpMMRN4llvm6MCInstEjmPKv">DecodeCacheOpMM</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="689Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="689Inst">Inst</dfn>,</td></tr>
<tr><th id="1698">1698</th><td>                                    <em>unsigned</em> <dfn class="local col0 decl" id="690Insn" title='Insn' data-type='unsigned int' data-ref="690Insn">Insn</dfn>,</td></tr>
<tr><th id="1699">1699</th><td>                                    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="691Address" title='Address' data-type='uint64_t' data-ref="691Address">Address</dfn>,</td></tr>
<tr><th id="1700">1700</th><td>                                    <em>const</em> <em>void</em> *<dfn class="local col2 decl" id="692Decoder" title='Decoder' data-type='const void *' data-ref="692Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1701">1701</th><td>  <em>int</em> <dfn class="local col3 decl" id="693Offset" title='Offset' data-type='int' data-ref="693Offset">Offset</dfn> = <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend32Ej" title='llvm::SignExtend32' data-ref="_ZN4llvm12SignExtend32Ej">SignExtend32</a>&lt;<var>12</var>&gt;(<a class="local col0 ref" href="#690Insn" title='Insn' data-ref="690Insn">Insn</a> &amp; <var>0xfff</var>);</td></tr>
<tr><th id="1702">1702</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="694Base" title='Base' data-type='unsigned int' data-ref="694Base">Base</dfn> = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>16</var>, <var>5</var>);</td></tr>
<tr><th id="1703">1703</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="695Hint" title='Hint' data-type='unsigned int' data-ref="695Hint">Hint</dfn> = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>21</var>, <var>5</var>);</td></tr>
<tr><th id="1704">1704</th><td></td></tr>
<tr><th id="1705">1705</th><td>  Base = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID, Base);</td></tr>
<tr><th id="1706">1706</th><td></td></tr>
<tr><th id="1707">1707</th><td>  <a class="local col9 ref" href="#689Inst" title='Inst' data-ref="689Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col4 ref" href="#694Base" title='Base' data-ref="694Base">Base</a>));</td></tr>
<tr><th id="1708">1708</th><td>  <a class="local col9 ref" href="#689Inst" title='Inst' data-ref="689Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col3 ref" href="#693Offset" title='Offset' data-ref="693Offset">Offset</a>));</td></tr>
<tr><th id="1709">1709</th><td>  <a class="local col9 ref" href="#689Inst" title='Inst' data-ref="689Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col5 ref" href="#695Hint" title='Hint' data-ref="695Hint">Hint</a>));</td></tr>
<tr><th id="1710">1710</th><td></td></tr>
<tr><th id="1711">1711</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="1712">1712</th><td>}</td></tr>
<tr><th id="1713">1713</th><td></td></tr>
<tr><th id="1714">1714</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL15DecodePrefeOpMMRN4llvm6MCInstEjmPKv" title='DecodePrefeOpMM' data-type='DecodeStatus DecodePrefeOpMM(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL15DecodePrefeOpMMRN4llvm6MCInstEjmPKv">DecodePrefeOpMM</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="696Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="696Inst">Inst</dfn>,</td></tr>
<tr><th id="1715">1715</th><td>                                    <em>unsigned</em> <dfn class="local col7 decl" id="697Insn" title='Insn' data-type='unsigned int' data-ref="697Insn">Insn</dfn>,</td></tr>
<tr><th id="1716">1716</th><td>                                    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="698Address" title='Address' data-type='uint64_t' data-ref="698Address">Address</dfn>,</td></tr>
<tr><th id="1717">1717</th><td>                                    <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="699Decoder" title='Decoder' data-type='const void *' data-ref="699Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1718">1718</th><td>  <em>int</em> <dfn class="local col0 decl" id="700Offset" title='Offset' data-type='int' data-ref="700Offset">Offset</dfn> = <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend32Ej" title='llvm::SignExtend32' data-ref="_ZN4llvm12SignExtend32Ej">SignExtend32</a>&lt;<var>9</var>&gt;(<a class="local col7 ref" href="#697Insn" title='Insn' data-ref="697Insn">Insn</a> &amp; <var>0x1ff</var>);</td></tr>
<tr><th id="1719">1719</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="701Base" title='Base' data-type='unsigned int' data-ref="701Base">Base</dfn> = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>16</var>, <var>5</var>);</td></tr>
<tr><th id="1720">1720</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="702Hint" title='Hint' data-type='unsigned int' data-ref="702Hint">Hint</dfn> = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>21</var>, <var>5</var>);</td></tr>
<tr><th id="1721">1721</th><td></td></tr>
<tr><th id="1722">1722</th><td>  Base = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID, Base);</td></tr>
<tr><th id="1723">1723</th><td></td></tr>
<tr><th id="1724">1724</th><td>  <a class="local col6 ref" href="#696Inst" title='Inst' data-ref="696Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col1 ref" href="#701Base" title='Base' data-ref="701Base">Base</a>));</td></tr>
<tr><th id="1725">1725</th><td>  <a class="local col6 ref" href="#696Inst" title='Inst' data-ref="696Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col0 ref" href="#700Offset" title='Offset' data-ref="700Offset">Offset</a>));</td></tr>
<tr><th id="1726">1726</th><td>  <a class="local col6 ref" href="#696Inst" title='Inst' data-ref="696Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col2 ref" href="#702Hint" title='Hint' data-ref="702Hint">Hint</a>));</td></tr>
<tr><th id="1727">1727</th><td></td></tr>
<tr><th id="1728">1728</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="1729">1729</th><td>}</td></tr>
<tr><th id="1730">1730</th><td></td></tr>
<tr><th id="1731">1731</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL24DecodeCacheeOp_CacheOpR6RN4llvm6MCInstEjmPKv" title='DecodeCacheeOp_CacheOpR6' data-type='DecodeStatus DecodeCacheeOp_CacheOpR6(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL24DecodeCacheeOp_CacheOpR6RN4llvm6MCInstEjmPKv">DecodeCacheeOp_CacheOpR6</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="703Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="703Inst">Inst</dfn>,</td></tr>
<tr><th id="1732">1732</th><td>                                             <em>unsigned</em> <dfn class="local col4 decl" id="704Insn" title='Insn' data-type='unsigned int' data-ref="704Insn">Insn</dfn>,</td></tr>
<tr><th id="1733">1733</th><td>                                             <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="705Address" title='Address' data-type='uint64_t' data-ref="705Address">Address</dfn>,</td></tr>
<tr><th id="1734">1734</th><td>                                             <em>const</em> <em>void</em> *<dfn class="local col6 decl" id="706Decoder" title='Decoder' data-type='const void *' data-ref="706Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1735">1735</th><td>  <em>int</em> <dfn class="local col7 decl" id="707Offset" title='Offset' data-type='int' data-ref="707Offset">Offset</dfn> = <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend32Ej" title='llvm::SignExtend32' data-ref="_ZN4llvm12SignExtend32Ej">SignExtend32</a>&lt;<var>9</var>&gt;(<a class="local col4 ref" href="#704Insn" title='Insn' data-ref="704Insn">Insn</a> &gt;&gt; <var>7</var>);</td></tr>
<tr><th id="1736">1736</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="708Hint" title='Hint' data-type='unsigned int' data-ref="708Hint">Hint</dfn> = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>16</var>, <var>5</var>);</td></tr>
<tr><th id="1737">1737</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="709Base" title='Base' data-type='unsigned int' data-ref="709Base">Base</dfn> = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>21</var>, <var>5</var>);</td></tr>
<tr><th id="1738">1738</th><td></td></tr>
<tr><th id="1739">1739</th><td>  Base = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID, Base);</td></tr>
<tr><th id="1740">1740</th><td></td></tr>
<tr><th id="1741">1741</th><td>  <a class="local col3 ref" href="#703Inst" title='Inst' data-ref="703Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col9 ref" href="#709Base" title='Base' data-ref="709Base">Base</a>));</td></tr>
<tr><th id="1742">1742</th><td>  <a class="local col3 ref" href="#703Inst" title='Inst' data-ref="703Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col7 ref" href="#707Offset" title='Offset' data-ref="707Offset">Offset</a>));</td></tr>
<tr><th id="1743">1743</th><td>  <a class="local col3 ref" href="#703Inst" title='Inst' data-ref="703Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col8 ref" href="#708Hint" title='Hint' data-ref="708Hint">Hint</a>));</td></tr>
<tr><th id="1744">1744</th><td></td></tr>
<tr><th id="1745">1745</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="1746">1746</th><td>}</td></tr>
<tr><th id="1747">1747</th><td></td></tr>
<tr><th id="1748">1748</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL11DecodeSyncIRN4llvm6MCInstEjmPKv" title='DecodeSyncI' data-type='DecodeStatus DecodeSyncI(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL11DecodeSyncIRN4llvm6MCInstEjmPKv">DecodeSyncI</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="710Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="710Inst">Inst</dfn>,</td></tr>
<tr><th id="1749">1749</th><td>                              <em>unsigned</em> <dfn class="local col1 decl" id="711Insn" title='Insn' data-type='unsigned int' data-ref="711Insn">Insn</dfn>,</td></tr>
<tr><th id="1750">1750</th><td>                              <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="712Address" title='Address' data-type='uint64_t' data-ref="712Address">Address</dfn>,</td></tr>
<tr><th id="1751">1751</th><td>                              <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="713Decoder" title='Decoder' data-type='const void *' data-ref="713Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1752">1752</th><td>  <em>int</em> <dfn class="local col4 decl" id="714Offset" title='Offset' data-type='int' data-ref="714Offset">Offset</dfn> = <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend32Ej" title='llvm::SignExtend32' data-ref="_ZN4llvm12SignExtend32Ej">SignExtend32</a>&lt;<var>16</var>&gt;(<a class="local col1 ref" href="#711Insn" title='Insn' data-ref="711Insn">Insn</a> &amp; <var>0xffff</var>);</td></tr>
<tr><th id="1753">1753</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="715Base" title='Base' data-type='unsigned int' data-ref="715Base">Base</dfn> = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>21</var>, <var>5</var>);</td></tr>
<tr><th id="1754">1754</th><td></td></tr>
<tr><th id="1755">1755</th><td>  Base = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID, Base);</td></tr>
<tr><th id="1756">1756</th><td></td></tr>
<tr><th id="1757">1757</th><td>  <a class="local col0 ref" href="#710Inst" title='Inst' data-ref="710Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col5 ref" href="#715Base" title='Base' data-ref="715Base">Base</a>));</td></tr>
<tr><th id="1758">1758</th><td>  <a class="local col0 ref" href="#710Inst" title='Inst' data-ref="710Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col4 ref" href="#714Offset" title='Offset' data-ref="714Offset">Offset</a>));</td></tr>
<tr><th id="1759">1759</th><td></td></tr>
<tr><th id="1760">1760</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="1761">1761</th><td>}</td></tr>
<tr><th id="1762">1762</th><td></td></tr>
<tr><th id="1763">1763</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL14DecodeSyncI_MMRN4llvm6MCInstEjmPKv" title='DecodeSyncI_MM' data-type='DecodeStatus DecodeSyncI_MM(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL14DecodeSyncI_MMRN4llvm6MCInstEjmPKv">DecodeSyncI_MM</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="716Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="716Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="717Insn" title='Insn' data-type='unsigned int' data-ref="717Insn">Insn</dfn>,</td></tr>
<tr><th id="1764">1764</th><td>                                   <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="718Address" title='Address' data-type='uint64_t' data-ref="718Address">Address</dfn>, <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="719Decoder" title='Decoder' data-type='const void *' data-ref="719Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1765">1765</th><td>  <em>int</em> <dfn class="local col0 decl" id="720Offset" title='Offset' data-type='int' data-ref="720Offset">Offset</dfn> = <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend32Ej" title='llvm::SignExtend32' data-ref="_ZN4llvm12SignExtend32Ej">SignExtend32</a>&lt;<var>16</var>&gt;(<a class="local col7 ref" href="#717Insn" title='Insn' data-ref="717Insn">Insn</a> &amp; <var>0xffff</var>);</td></tr>
<tr><th id="1766">1766</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="721Base" title='Base' data-type='unsigned int' data-ref="721Base">Base</dfn> = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>16</var>, <var>5</var>);</td></tr>
<tr><th id="1767">1767</th><td></td></tr>
<tr><th id="1768">1768</th><td>  Base = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID, Base);</td></tr>
<tr><th id="1769">1769</th><td></td></tr>
<tr><th id="1770">1770</th><td>  <a class="local col6 ref" href="#716Inst" title='Inst' data-ref="716Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col1 ref" href="#721Base" title='Base' data-ref="721Base">Base</a>));</td></tr>
<tr><th id="1771">1771</th><td>  <a class="local col6 ref" href="#716Inst" title='Inst' data-ref="716Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col0 ref" href="#720Offset" title='Offset' data-ref="720Offset">Offset</a>));</td></tr>
<tr><th id="1772">1772</th><td></td></tr>
<tr><th id="1773">1773</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="1774">1774</th><td>}</td></tr>
<tr><th id="1775">1775</th><td></td></tr>
<tr><th id="1776">1776</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL13DecodeSynciR6RN4llvm6MCInstEjmPKv" title='DecodeSynciR6' data-type='DecodeStatus DecodeSynciR6(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL13DecodeSynciR6RN4llvm6MCInstEjmPKv">DecodeSynciR6</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="722Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="722Inst">Inst</dfn>,</td></tr>
<tr><th id="1777">1777</th><td>                                  <em>unsigned</em> <dfn class="local col3 decl" id="723Insn" title='Insn' data-type='unsigned int' data-ref="723Insn">Insn</dfn>,</td></tr>
<tr><th id="1778">1778</th><td>                                  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="724Address" title='Address' data-type='uint64_t' data-ref="724Address">Address</dfn>,</td></tr>
<tr><th id="1779">1779</th><td>                                  <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="725Decoder" title='Decoder' data-type='const void *' data-ref="725Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1780">1780</th><td>  <em>int</em> <dfn class="local col6 decl" id="726Immediate" title='Immediate' data-type='int' data-ref="726Immediate">Immediate</dfn> = <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend32Ej" title='llvm::SignExtend32' data-ref="_ZN4llvm12SignExtend32Ej">SignExtend32</a>&lt;<var>16</var>&gt;(<a class="local col3 ref" href="#723Insn" title='Insn' data-ref="723Insn">Insn</a> &amp; <var>0xffff</var>);</td></tr>
<tr><th id="1781">1781</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="727Base" title='Base' data-type='unsigned int' data-ref="727Base">Base</dfn> = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>16</var>, <var>5</var>);</td></tr>
<tr><th id="1782">1782</th><td></td></tr>
<tr><th id="1783">1783</th><td>  Base = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID, Base);</td></tr>
<tr><th id="1784">1784</th><td></td></tr>
<tr><th id="1785">1785</th><td>  <a class="local col2 ref" href="#722Inst" title='Inst' data-ref="722Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col7 ref" href="#727Base" title='Base' data-ref="727Base">Base</a>));</td></tr>
<tr><th id="1786">1786</th><td>  <a class="local col2 ref" href="#722Inst" title='Inst' data-ref="722Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col6 ref" href="#726Immediate" title='Immediate' data-ref="726Immediate">Immediate</a>));</td></tr>
<tr><th id="1787">1787</th><td></td></tr>
<tr><th id="1788">1788</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="1789">1789</th><td>}</td></tr>
<tr><th id="1790">1790</th><td></td></tr>
<tr><th id="1791">1791</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL15DecodeMSA128MemRN4llvm6MCInstEjmPKv" title='DecodeMSA128Mem' data-type='DecodeStatus DecodeMSA128Mem(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL15DecodeMSA128MemRN4llvm6MCInstEjmPKv">DecodeMSA128Mem</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="728Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="728Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="729Insn" title='Insn' data-type='unsigned int' data-ref="729Insn">Insn</dfn>,</td></tr>
<tr><th id="1792">1792</th><td>                                    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="730Address" title='Address' data-type='uint64_t' data-ref="730Address">Address</dfn>, <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="731Decoder" title='Decoder' data-type='const void *' data-ref="731Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1793">1793</th><td>  <em>int</em> <dfn class="local col2 decl" id="732Offset" title='Offset' data-type='int' data-ref="732Offset">Offset</dfn> = SignExtend32&lt;<var>10</var>&gt;(<span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>16</var>, <var>10</var>));</td></tr>
<tr><th id="1794">1794</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="733Reg" title='Reg' data-type='unsigned int' data-ref="733Reg">Reg</dfn> = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>6</var>, <var>5</var>);</td></tr>
<tr><th id="1795">1795</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="734Base" title='Base' data-type='unsigned int' data-ref="734Base">Base</dfn> = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>11</var>, <var>5</var>);</td></tr>
<tr><th id="1796">1796</th><td></td></tr>
<tr><th id="1797">1797</th><td>  Reg = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::MSA128BRegClassID, Reg);</td></tr>
<tr><th id="1798">1798</th><td>  Base = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID, Base);</td></tr>
<tr><th id="1799">1799</th><td></td></tr>
<tr><th id="1800">1800</th><td>  <a class="local col8 ref" href="#728Inst" title='Inst' data-ref="728Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col3 ref" href="#733Reg" title='Reg' data-ref="733Reg">Reg</a>));</td></tr>
<tr><th id="1801">1801</th><td>  <a class="local col8 ref" href="#728Inst" title='Inst' data-ref="728Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col4 ref" href="#734Base" title='Base' data-ref="734Base">Base</a>));</td></tr>
<tr><th id="1802">1802</th><td></td></tr>
<tr><th id="1803">1803</th><td>  <i>// The immediate field of an LD/ST instruction is scaled which means it must</i></td></tr>
<tr><th id="1804">1804</th><td><i>  // be multiplied (when decoding) by the size (in bytes) of the instructions'</i></td></tr>
<tr><th id="1805">1805</th><td><i>  // data format.</i></td></tr>
<tr><th id="1806">1806</th><td><i>  // .b - 1 byte</i></td></tr>
<tr><th id="1807">1807</th><td><i>  // .h - 2 bytes</i></td></tr>
<tr><th id="1808">1808</th><td><i>  // .w - 4 bytes</i></td></tr>
<tr><th id="1809">1809</th><td><i>  // .d - 8 bytes</i></td></tr>
<tr><th id="1810">1810</th><td>  <b>switch</b>(<a class="local col8 ref" href="#728Inst" title='Inst' data-ref="728Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>())</td></tr>
<tr><th id="1811">1811</th><td>  {</td></tr>
<tr><th id="1812">1812</th><td>  <b>default</b>:</td></tr>
<tr><th id="1813">1813</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (false &amp;&amp; &quot;Unexpected instruction&quot;) ? void (0) : __assert_fail (&quot;false &amp;&amp; \&quot;Unexpected instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/Disassembler/MipsDisassembler.cpp&quot;, 1813, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<b>false</b> &amp;&amp; <q>"Unexpected instruction"</q>);</td></tr>
<tr><th id="1814">1814</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="1815">1815</th><td>    <b>break</b>;</td></tr>
<tr><th id="1816">1816</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::LD_B:</td></tr>
<tr><th id="1817">1817</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::ST_B:</td></tr>
<tr><th id="1818">1818</th><td>    Inst.addOperand(MCOperand::createImm(Offset));</td></tr>
<tr><th id="1819">1819</th><td>    <b>break</b>;</td></tr>
<tr><th id="1820">1820</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::LD_H:</td></tr>
<tr><th id="1821">1821</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::ST_H:</td></tr>
<tr><th id="1822">1822</th><td>    Inst.addOperand(MCOperand::createImm(Offset * <var>2</var>));</td></tr>
<tr><th id="1823">1823</th><td>    <b>break</b>;</td></tr>
<tr><th id="1824">1824</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::LD_W:</td></tr>
<tr><th id="1825">1825</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::ST_W:</td></tr>
<tr><th id="1826">1826</th><td>    Inst.addOperand(MCOperand::createImm(Offset * <var>4</var>));</td></tr>
<tr><th id="1827">1827</th><td>    <b>break</b>;</td></tr>
<tr><th id="1828">1828</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::LD_D:</td></tr>
<tr><th id="1829">1829</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::ST_D:</td></tr>
<tr><th id="1830">1830</th><td>    Inst.addOperand(MCOperand::createImm(Offset * <var>8</var>));</td></tr>
<tr><th id="1831">1831</th><td>    <b>break</b>;</td></tr>
<tr><th id="1832">1832</th><td>  }</td></tr>
<tr><th id="1833">1833</th><td></td></tr>
<tr><th id="1834">1834</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="1835">1835</th><td>}</td></tr>
<tr><th id="1836">1836</th><td></td></tr>
<tr><th id="1837">1837</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL15DecodeMemMMImm4RN4llvm6MCInstEjmPKv" title='DecodeMemMMImm4' data-type='DecodeStatus DecodeMemMMImm4(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL15DecodeMemMMImm4RN4llvm6MCInstEjmPKv">DecodeMemMMImm4</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="735Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="735Inst">Inst</dfn>,</td></tr>
<tr><th id="1838">1838</th><td>                                    <em>unsigned</em> <dfn class="local col6 decl" id="736Insn" title='Insn' data-type='unsigned int' data-ref="736Insn">Insn</dfn>,</td></tr>
<tr><th id="1839">1839</th><td>                                    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="737Address" title='Address' data-type='uint64_t' data-ref="737Address">Address</dfn>,</td></tr>
<tr><th id="1840">1840</th><td>                                    <em>const</em> <em>void</em> *<dfn class="local col8 decl" id="738Decoder" title='Decoder' data-type='const void *' data-ref="738Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1841">1841</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="739Offset" title='Offset' data-type='unsigned int' data-ref="739Offset">Offset</dfn> = <a class="local col6 ref" href="#736Insn" title='Insn' data-ref="736Insn">Insn</a> &amp; <var>0xf</var>;</td></tr>
<tr><th id="1842">1842</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="740Reg" title='Reg' data-type='unsigned int' data-ref="740Reg">Reg</dfn> = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>7</var>, <var>3</var>);</td></tr>
<tr><th id="1843">1843</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="741Base" title='Base' data-type='unsigned int' data-ref="741Base">Base</dfn> = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>4</var>, <var>3</var>);</td></tr>
<tr><th id="1844">1844</th><td></td></tr>
<tr><th id="1845">1845</th><td>  <b>switch</b> (<a class="local col5 ref" href="#735Inst" title='Inst' data-ref="735Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1846">1846</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::LBU16_MM:</td></tr>
<tr><th id="1847">1847</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::LHU16_MM:</td></tr>
<tr><th id="1848">1848</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::LW16_MM:</td></tr>
<tr><th id="1849">1849</th><td>      <b>if</b> (DecodeGPRMM16RegisterClass(Inst, Reg, Address, Decoder)</td></tr>
<tr><th id="1850">1850</th><td>            == MCDisassembler::Fail)</td></tr>
<tr><th id="1851">1851</th><td>        <b>return</b> MCDisassembler::Fail;</td></tr>
<tr><th id="1852">1852</th><td>      <b>break</b>;</td></tr>
<tr><th id="1853">1853</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::SB16_MM:</td></tr>
<tr><th id="1854">1854</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::SB16_MMR6:</td></tr>
<tr><th id="1855">1855</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::SH16_MM:</td></tr>
<tr><th id="1856">1856</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::SH16_MMR6:</td></tr>
<tr><th id="1857">1857</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::SW16_MM:</td></tr>
<tr><th id="1858">1858</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::SW16_MMR6:</td></tr>
<tr><th id="1859">1859</th><td>      <b>if</b> (DecodeGPRMM16ZeroRegisterClass(Inst, Reg, Address, Decoder)</td></tr>
<tr><th id="1860">1860</th><td>            == MCDisassembler::Fail)</td></tr>
<tr><th id="1861">1861</th><td>        <b>return</b> MCDisassembler::Fail;</td></tr>
<tr><th id="1862">1862</th><td>      <b>break</b>;</td></tr>
<tr><th id="1863">1863</th><td>  }</td></tr>
<tr><th id="1864">1864</th><td></td></tr>
<tr><th id="1865">1865</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL26DecodeGPRMM16RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPRMM16RegisterClass' data-use='c' data-ref="_ZL26DecodeGPRMM16RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPRMM16RegisterClass</a>(<span class='refarg'><a class="local col5 ref" href="#735Inst" title='Inst' data-ref="735Inst">Inst</a></span>, <a class="local col1 ref" href="#741Base" title='Base' data-ref="741Base">Base</a>, <a class="local col7 ref" href="#737Address" title='Address' data-ref="737Address">Address</a>, <a class="local col8 ref" href="#738Decoder" title='Decoder' data-ref="738Decoder">Decoder</a>)</td></tr>
<tr><th id="1866">1866</th><td>        == <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>)</td></tr>
<tr><th id="1867">1867</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="1868">1868</th><td></td></tr>
<tr><th id="1869">1869</th><td>  <b>switch</b> (<a class="local col5 ref" href="#735Inst" title='Inst' data-ref="735Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1870">1870</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::LBU16_MM:</td></tr>
<tr><th id="1871">1871</th><td>      <b>if</b> (Offset == <var>0xf</var>)</td></tr>
<tr><th id="1872">1872</th><td>        Inst.addOperand(MCOperand::createImm(-<var>1</var>));</td></tr>
<tr><th id="1873">1873</th><td>      <b>else</b></td></tr>
<tr><th id="1874">1874</th><td>        Inst.addOperand(MCOperand::createImm(Offset));</td></tr>
<tr><th id="1875">1875</th><td>      <b>break</b>;</td></tr>
<tr><th id="1876">1876</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::SB16_MM:</td></tr>
<tr><th id="1877">1877</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::SB16_MMR6:</td></tr>
<tr><th id="1878">1878</th><td>      Inst.addOperand(MCOperand::createImm(Offset));</td></tr>
<tr><th id="1879">1879</th><td>      <b>break</b>;</td></tr>
<tr><th id="1880">1880</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::LHU16_MM:</td></tr>
<tr><th id="1881">1881</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::SH16_MM:</td></tr>
<tr><th id="1882">1882</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::SH16_MMR6:</td></tr>
<tr><th id="1883">1883</th><td>      Inst.addOperand(MCOperand::createImm(Offset &lt;&lt; <var>1</var>));</td></tr>
<tr><th id="1884">1884</th><td>      <b>break</b>;</td></tr>
<tr><th id="1885">1885</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::LW16_MM:</td></tr>
<tr><th id="1886">1886</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::SW16_MM:</td></tr>
<tr><th id="1887">1887</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::SW16_MMR6:</td></tr>
<tr><th id="1888">1888</th><td>      Inst.addOperand(MCOperand::createImm(Offset &lt;&lt; <var>2</var>));</td></tr>
<tr><th id="1889">1889</th><td>      <b>break</b>;</td></tr>
<tr><th id="1890">1890</th><td>  }</td></tr>
<tr><th id="1891">1891</th><td></td></tr>
<tr><th id="1892">1892</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="1893">1893</th><td>}</td></tr>
<tr><th id="1894">1894</th><td></td></tr>
<tr><th id="1895">1895</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL21DecodeMemMMSPImm5Lsl2RN4llvm6MCInstEjmPKv" title='DecodeMemMMSPImm5Lsl2' data-type='DecodeStatus DecodeMemMMSPImm5Lsl2(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL21DecodeMemMMSPImm5Lsl2RN4llvm6MCInstEjmPKv">DecodeMemMMSPImm5Lsl2</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="742Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="742Inst">Inst</dfn>,</td></tr>
<tr><th id="1896">1896</th><td>                                          <em>unsigned</em> <dfn class="local col3 decl" id="743Insn" title='Insn' data-type='unsigned int' data-ref="743Insn">Insn</dfn>,</td></tr>
<tr><th id="1897">1897</th><td>                                          <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="744Address" title='Address' data-type='uint64_t' data-ref="744Address">Address</dfn>,</td></tr>
<tr><th id="1898">1898</th><td>                                          <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="745Decoder" title='Decoder' data-type='const void *' data-ref="745Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1899">1899</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="746Offset" title='Offset' data-type='unsigned int' data-ref="746Offset">Offset</dfn> = <a class="local col3 ref" href="#743Insn" title='Insn' data-ref="743Insn">Insn</a> &amp; <var>0x1F</var>;</td></tr>
<tr><th id="1900">1900</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="747Reg" title='Reg' data-type='unsigned int' data-ref="747Reg">Reg</dfn> = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>5</var>, <var>5</var>);</td></tr>
<tr><th id="1901">1901</th><td></td></tr>
<tr><th id="1902">1902</th><td>  Reg = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID, Reg);</td></tr>
<tr><th id="1903">1903</th><td></td></tr>
<tr><th id="1904">1904</th><td>  <a class="local col2 ref" href="#742Inst" title='Inst' data-ref="742Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col7 ref" href="#747Reg" title='Reg' data-ref="747Reg">Reg</a>));</td></tr>
<tr><th id="1905">1905</th><td>  Inst.addOperand(MCOperand::createReg(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::SP));</td></tr>
<tr><th id="1906">1906</th><td>  <a class="local col2 ref" href="#742Inst" title='Inst' data-ref="742Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col6 ref" href="#746Offset" title='Offset' data-ref="746Offset">Offset</a> &lt;&lt; <var>2</var>));</td></tr>
<tr><th id="1907">1907</th><td></td></tr>
<tr><th id="1908">1908</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="1909">1909</th><td>}</td></tr>
<tr><th id="1910">1910</th><td></td></tr>
<tr><th id="1911">1911</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL21DecodeMemMMGPImm7Lsl2RN4llvm6MCInstEjmPKv" title='DecodeMemMMGPImm7Lsl2' data-type='DecodeStatus DecodeMemMMGPImm7Lsl2(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL21DecodeMemMMGPImm7Lsl2RN4llvm6MCInstEjmPKv">DecodeMemMMGPImm7Lsl2</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="748Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="748Inst">Inst</dfn>,</td></tr>
<tr><th id="1912">1912</th><td>                                          <em>unsigned</em> <dfn class="local col9 decl" id="749Insn" title='Insn' data-type='unsigned int' data-ref="749Insn">Insn</dfn>,</td></tr>
<tr><th id="1913">1913</th><td>                                          <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="750Address" title='Address' data-type='uint64_t' data-ref="750Address">Address</dfn>,</td></tr>
<tr><th id="1914">1914</th><td>                                          <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="751Decoder" title='Decoder' data-type='const void *' data-ref="751Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1915">1915</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="752Offset" title='Offset' data-type='unsigned int' data-ref="752Offset">Offset</dfn> = <a class="local col9 ref" href="#749Insn" title='Insn' data-ref="749Insn">Insn</a> &amp; <var>0x7F</var>;</td></tr>
<tr><th id="1916">1916</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="753Reg" title='Reg' data-type='unsigned int' data-ref="753Reg">Reg</dfn> = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>7</var>, <var>3</var>);</td></tr>
<tr><th id="1917">1917</th><td></td></tr>
<tr><th id="1918">1918</th><td>  Reg = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID, Reg);</td></tr>
<tr><th id="1919">1919</th><td></td></tr>
<tr><th id="1920">1920</th><td>  <a class="local col8 ref" href="#748Inst" title='Inst' data-ref="748Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col3 ref" href="#753Reg" title='Reg' data-ref="753Reg">Reg</a>));</td></tr>
<tr><th id="1921">1921</th><td>  Inst.addOperand(MCOperand::createReg(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GP));</td></tr>
<tr><th id="1922">1922</th><td>  <a class="local col8 ref" href="#748Inst" title='Inst' data-ref="748Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col2 ref" href="#752Offset" title='Offset' data-ref="752Offset">Offset</a> &lt;&lt; <var>2</var>));</td></tr>
<tr><th id="1923">1923</th><td></td></tr>
<tr><th id="1924">1924</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="1925">1925</th><td>}</td></tr>
<tr><th id="1926">1926</th><td></td></tr>
<tr><th id="1927">1927</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL26DecodeMemMMReglistImm4Lsl2RN4llvm6MCInstEjmPKv" title='DecodeMemMMReglistImm4Lsl2' data-type='DecodeStatus DecodeMemMMReglistImm4Lsl2(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL26DecodeMemMMReglistImm4Lsl2RN4llvm6MCInstEjmPKv">DecodeMemMMReglistImm4Lsl2</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="754Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="754Inst">Inst</dfn>,</td></tr>
<tr><th id="1928">1928</th><td>                                               <em>unsigned</em> <dfn class="local col5 decl" id="755Insn" title='Insn' data-type='unsigned int' data-ref="755Insn">Insn</dfn>,</td></tr>
<tr><th id="1929">1929</th><td>                                               <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="756Address" title='Address' data-type='uint64_t' data-ref="756Address">Address</dfn>,</td></tr>
<tr><th id="1930">1930</th><td>                                               <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="757Decoder" title='Decoder' data-type='const void *' data-ref="757Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1931">1931</th><td>  <em>int</em> <dfn class="local col8 decl" id="758Offset" title='Offset' data-type='int' data-ref="758Offset">Offset</dfn>;</td></tr>
<tr><th id="1932">1932</th><td>  <b>switch</b> (<a class="local col4 ref" href="#754Inst" title='Inst' data-ref="754Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1933">1933</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::LWM16_MMR6:</td></tr>
<tr><th id="1934">1934</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::SWM16_MMR6:</td></tr>
<tr><th id="1935">1935</th><td>    Offset = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>4</var>, <var>4</var>);</td></tr>
<tr><th id="1936">1936</th><td>    <b>break</b>;</td></tr>
<tr><th id="1937">1937</th><td>  <b>default</b>:</td></tr>
<tr><th id="1938">1938</th><td>    <a class="local col8 ref" href="#758Offset" title='Offset' data-ref="758Offset">Offset</a> = <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend32Ej" title='llvm::SignExtend32' data-ref="_ZN4llvm12SignExtend32Ej">SignExtend32</a>&lt;<var>4</var>&gt;(<a class="local col5 ref" href="#755Insn" title='Insn' data-ref="755Insn">Insn</a> &amp; <var>0xf</var>);</td></tr>
<tr><th id="1939">1939</th><td>    <b>break</b>;</td></tr>
<tr><th id="1940">1940</th><td>  }</td></tr>
<tr><th id="1941">1941</th><td></td></tr>
<tr><th id="1942">1942</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL22DecodeRegListOperand16RN4llvm6MCInstEjmPKv" title='DecodeRegListOperand16' data-use='c' data-ref="_ZL22DecodeRegListOperand16RN4llvm6MCInstEjmPKv">DecodeRegListOperand16</a>(<span class='refarg'><a class="local col4 ref" href="#754Inst" title='Inst' data-ref="754Inst">Inst</a></span>, <a class="local col5 ref" href="#755Insn" title='Insn' data-ref="755Insn">Insn</a>, <a class="local col6 ref" href="#756Address" title='Address' data-ref="756Address">Address</a>, <a class="local col7 ref" href="#757Decoder" title='Decoder' data-ref="757Decoder">Decoder</a>)</td></tr>
<tr><th id="1943">1943</th><td>      == <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>)</td></tr>
<tr><th id="1944">1944</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="1945">1945</th><td></td></tr>
<tr><th id="1946">1946</th><td>  Inst.addOperand(MCOperand::createReg(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::SP));</td></tr>
<tr><th id="1947">1947</th><td>  <a class="local col4 ref" href="#754Inst" title='Inst' data-ref="754Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col8 ref" href="#758Offset" title='Offset' data-ref="758Offset">Offset</a> &lt;&lt; <var>2</var>));</td></tr>
<tr><th id="1948">1948</th><td></td></tr>
<tr><th id="1949">1949</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="1950">1950</th><td>}</td></tr>
<tr><th id="1951">1951</th><td></td></tr>
<tr><th id="1952">1952</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL15DecodeMemMMImm9RN4llvm6MCInstEjmPKv" title='DecodeMemMMImm9' data-type='DecodeStatus DecodeMemMMImm9(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL15DecodeMemMMImm9RN4llvm6MCInstEjmPKv">DecodeMemMMImm9</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="759Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="759Inst">Inst</dfn>,</td></tr>
<tr><th id="1953">1953</th><td>                                    <em>unsigned</em> <dfn class="local col0 decl" id="760Insn" title='Insn' data-type='unsigned int' data-ref="760Insn">Insn</dfn>,</td></tr>
<tr><th id="1954">1954</th><td>                                    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="761Address" title='Address' data-type='uint64_t' data-ref="761Address">Address</dfn>,</td></tr>
<tr><th id="1955">1955</th><td>                                    <em>const</em> <em>void</em> *<dfn class="local col2 decl" id="762Decoder" title='Decoder' data-type='const void *' data-ref="762Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1956">1956</th><td>  <em>int</em> <dfn class="local col3 decl" id="763Offset" title='Offset' data-type='int' data-ref="763Offset">Offset</dfn> = <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend32Ej" title='llvm::SignExtend32' data-ref="_ZN4llvm12SignExtend32Ej">SignExtend32</a>&lt;<var>9</var>&gt;(<a class="local col0 ref" href="#760Insn" title='Insn' data-ref="760Insn">Insn</a> &amp; <var>0x1ff</var>);</td></tr>
<tr><th id="1957">1957</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="764Reg" title='Reg' data-type='unsigned int' data-ref="764Reg">Reg</dfn> = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>21</var>, <var>5</var>);</td></tr>
<tr><th id="1958">1958</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="765Base" title='Base' data-type='unsigned int' data-ref="765Base">Base</dfn> = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>16</var>, <var>5</var>);</td></tr>
<tr><th id="1959">1959</th><td></td></tr>
<tr><th id="1960">1960</th><td>  Reg = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID, Reg);</td></tr>
<tr><th id="1961">1961</th><td>  Base = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID, Base);</td></tr>
<tr><th id="1962">1962</th><td></td></tr>
<tr><th id="1963">1963</th><td>  <b>if</b> (Inst.getOpcode() == <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::SCE_MM || Inst.getOpcode() == <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::SC_MMR6)</td></tr>
<tr><th id="1964">1964</th><td>    <a class="local col9 ref" href="#759Inst" title='Inst' data-ref="759Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col4 ref" href="#764Reg" title='Reg' data-ref="764Reg">Reg</a>));</td></tr>
<tr><th id="1965">1965</th><td></td></tr>
<tr><th id="1966">1966</th><td>  <a class="local col9 ref" href="#759Inst" title='Inst' data-ref="759Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col4 ref" href="#764Reg" title='Reg' data-ref="764Reg">Reg</a>));</td></tr>
<tr><th id="1967">1967</th><td>  <a class="local col9 ref" href="#759Inst" title='Inst' data-ref="759Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col5 ref" href="#765Base" title='Base' data-ref="765Base">Base</a>));</td></tr>
<tr><th id="1968">1968</th><td>  <a class="local col9 ref" href="#759Inst" title='Inst' data-ref="759Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col3 ref" href="#763Offset" title='Offset' data-ref="763Offset">Offset</a>));</td></tr>
<tr><th id="1969">1969</th><td></td></tr>
<tr><th id="1970">1970</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="1971">1971</th><td>}</td></tr>
<tr><th id="1972">1972</th><td></td></tr>
<tr><th id="1973">1973</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL16DecodeMemMMImm12RN4llvm6MCInstEjmPKv" title='DecodeMemMMImm12' data-type='DecodeStatus DecodeMemMMImm12(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL16DecodeMemMMImm12RN4llvm6MCInstEjmPKv">DecodeMemMMImm12</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="766Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="766Inst">Inst</dfn>,</td></tr>
<tr><th id="1974">1974</th><td>                                     <em>unsigned</em> <dfn class="local col7 decl" id="767Insn" title='Insn' data-type='unsigned int' data-ref="767Insn">Insn</dfn>,</td></tr>
<tr><th id="1975">1975</th><td>                                     <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="768Address" title='Address' data-type='uint64_t' data-ref="768Address">Address</dfn>,</td></tr>
<tr><th id="1976">1976</th><td>                                     <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="769Decoder" title='Decoder' data-type='const void *' data-ref="769Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1977">1977</th><td>  <em>int</em> <dfn class="local col0 decl" id="770Offset" title='Offset' data-type='int' data-ref="770Offset">Offset</dfn> = <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend32Ej" title='llvm::SignExtend32' data-ref="_ZN4llvm12SignExtend32Ej">SignExtend32</a>&lt;<var>12</var>&gt;(<a class="local col7 ref" href="#767Insn" title='Insn' data-ref="767Insn">Insn</a> &amp; <var>0x0fff</var>);</td></tr>
<tr><th id="1978">1978</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="771Reg" title='Reg' data-type='unsigned int' data-ref="771Reg">Reg</dfn> = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>21</var>, <var>5</var>);</td></tr>
<tr><th id="1979">1979</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="772Base" title='Base' data-type='unsigned int' data-ref="772Base">Base</dfn> = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>16</var>, <var>5</var>);</td></tr>
<tr><th id="1980">1980</th><td></td></tr>
<tr><th id="1981">1981</th><td>  Reg = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID, Reg);</td></tr>
<tr><th id="1982">1982</th><td>  Base = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID, Base);</td></tr>
<tr><th id="1983">1983</th><td></td></tr>
<tr><th id="1984">1984</th><td>  <b>switch</b> (<a class="local col6 ref" href="#766Inst" title='Inst' data-ref="766Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1985">1985</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::SWM32_MM:</td></tr>
<tr><th id="1986">1986</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::LWM32_MM:</td></tr>
<tr><th id="1987">1987</th><td>    <b>if</b> (DecodeRegListOperand(Inst, Insn, Address, Decoder)</td></tr>
<tr><th id="1988">1988</th><td>        == MCDisassembler::Fail)</td></tr>
<tr><th id="1989">1989</th><td>      <b>return</b> MCDisassembler::Fail;</td></tr>
<tr><th id="1990">1990</th><td>    <a class="local col6 ref" href="#766Inst" title='Inst' data-ref="766Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col2 ref" href="#772Base" title='Base' data-ref="772Base">Base</a>));</td></tr>
<tr><th id="1991">1991</th><td>    <a class="local col6 ref" href="#766Inst" title='Inst' data-ref="766Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col0 ref" href="#770Offset" title='Offset' data-ref="770Offset">Offset</a>));</td></tr>
<tr><th id="1992">1992</th><td>    <b>break</b>;</td></tr>
<tr><th id="1993">1993</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::SC_MM:</td></tr>
<tr><th id="1994">1994</th><td>    Inst.addOperand(MCOperand::createReg(Reg));</td></tr>
<tr><th id="1995">1995</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1996">1996</th><td>  <b>default</b>:</td></tr>
<tr><th id="1997">1997</th><td>    <a class="local col6 ref" href="#766Inst" title='Inst' data-ref="766Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col1 ref" href="#771Reg" title='Reg' data-ref="771Reg">Reg</a>));</td></tr>
<tr><th id="1998">1998</th><td>    <b>if</b> (Inst.getOpcode() == <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::LWP_MM || Inst.getOpcode() == <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::SWP_MM)</td></tr>
<tr><th id="1999">1999</th><td>      <a class="local col6 ref" href="#766Inst" title='Inst' data-ref="766Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col1 ref" href="#771Reg" title='Reg' data-ref="771Reg">Reg</a>+<var>1</var>));</td></tr>
<tr><th id="2000">2000</th><td></td></tr>
<tr><th id="2001">2001</th><td>    <a class="local col6 ref" href="#766Inst" title='Inst' data-ref="766Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col2 ref" href="#772Base" title='Base' data-ref="772Base">Base</a>));</td></tr>
<tr><th id="2002">2002</th><td>    <a class="local col6 ref" href="#766Inst" title='Inst' data-ref="766Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col0 ref" href="#770Offset" title='Offset' data-ref="770Offset">Offset</a>));</td></tr>
<tr><th id="2003">2003</th><td>  }</td></tr>
<tr><th id="2004">2004</th><td></td></tr>
<tr><th id="2005">2005</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="2006">2006</th><td>}</td></tr>
<tr><th id="2007">2007</th><td></td></tr>
<tr><th id="2008">2008</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL16DecodeMemMMImm16RN4llvm6MCInstEjmPKv" title='DecodeMemMMImm16' data-type='DecodeStatus DecodeMemMMImm16(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL16DecodeMemMMImm16RN4llvm6MCInstEjmPKv">DecodeMemMMImm16</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="773Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="773Inst">Inst</dfn>,</td></tr>
<tr><th id="2009">2009</th><td>                                     <em>unsigned</em> <dfn class="local col4 decl" id="774Insn" title='Insn' data-type='unsigned int' data-ref="774Insn">Insn</dfn>,</td></tr>
<tr><th id="2010">2010</th><td>                                     <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="775Address" title='Address' data-type='uint64_t' data-ref="775Address">Address</dfn>,</td></tr>
<tr><th id="2011">2011</th><td>                                     <em>const</em> <em>void</em> *<dfn class="local col6 decl" id="776Decoder" title='Decoder' data-type='const void *' data-ref="776Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="2012">2012</th><td>  <em>int</em> <dfn class="local col7 decl" id="777Offset" title='Offset' data-type='int' data-ref="777Offset">Offset</dfn> = <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend32Ej" title='llvm::SignExtend32' data-ref="_ZN4llvm12SignExtend32Ej">SignExtend32</a>&lt;<var>16</var>&gt;(<a class="local col4 ref" href="#774Insn" title='Insn' data-ref="774Insn">Insn</a> &amp; <var>0xffff</var>);</td></tr>
<tr><th id="2013">2013</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="778Reg" title='Reg' data-type='unsigned int' data-ref="778Reg">Reg</dfn> = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>21</var>, <var>5</var>);</td></tr>
<tr><th id="2014">2014</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="779Base" title='Base' data-type='unsigned int' data-ref="779Base">Base</dfn> = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>16</var>, <var>5</var>);</td></tr>
<tr><th id="2015">2015</th><td></td></tr>
<tr><th id="2016">2016</th><td>  Reg = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID, Reg);</td></tr>
<tr><th id="2017">2017</th><td>  Base = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID, Base);</td></tr>
<tr><th id="2018">2018</th><td></td></tr>
<tr><th id="2019">2019</th><td>  <a class="local col3 ref" href="#773Inst" title='Inst' data-ref="773Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col8 ref" href="#778Reg" title='Reg' data-ref="778Reg">Reg</a>));</td></tr>
<tr><th id="2020">2020</th><td>  <a class="local col3 ref" href="#773Inst" title='Inst' data-ref="773Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col9 ref" href="#779Base" title='Base' data-ref="779Base">Base</a>));</td></tr>
<tr><th id="2021">2021</th><td>  <a class="local col3 ref" href="#773Inst" title='Inst' data-ref="773Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col7 ref" href="#777Offset" title='Offset' data-ref="777Offset">Offset</a>));</td></tr>
<tr><th id="2022">2022</th><td></td></tr>
<tr><th id="2023">2023</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="2024">2024</th><td>}</td></tr>
<tr><th id="2025">2025</th><td></td></tr>
<tr><th id="2026">2026</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL10DecodeFMemRN4llvm6MCInstEjmPKv" title='DecodeFMem' data-type='DecodeStatus DecodeFMem(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL10DecodeFMemRN4llvm6MCInstEjmPKv">DecodeFMem</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="780Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="780Inst">Inst</dfn>,</td></tr>
<tr><th id="2027">2027</th><td>                               <em>unsigned</em> <dfn class="local col1 decl" id="781Insn" title='Insn' data-type='unsigned int' data-ref="781Insn">Insn</dfn>,</td></tr>
<tr><th id="2028">2028</th><td>                               <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="782Address" title='Address' data-type='uint64_t' data-ref="782Address">Address</dfn>,</td></tr>
<tr><th id="2029">2029</th><td>                               <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="783Decoder" title='Decoder' data-type='const void *' data-ref="783Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="2030">2030</th><td>  <em>int</em> <dfn class="local col4 decl" id="784Offset" title='Offset' data-type='int' data-ref="784Offset">Offset</dfn> = <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend32Ej" title='llvm::SignExtend32' data-ref="_ZN4llvm12SignExtend32Ej">SignExtend32</a>&lt;<var>16</var>&gt;(<a class="local col1 ref" href="#781Insn" title='Insn' data-ref="781Insn">Insn</a> &amp; <var>0xffff</var>);</td></tr>
<tr><th id="2031">2031</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="785Reg" title='Reg' data-type='unsigned int' data-ref="785Reg">Reg</dfn> = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>16</var>, <var>5</var>);</td></tr>
<tr><th id="2032">2032</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="786Base" title='Base' data-type='unsigned int' data-ref="786Base">Base</dfn> = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>21</var>, <var>5</var>);</td></tr>
<tr><th id="2033">2033</th><td></td></tr>
<tr><th id="2034">2034</th><td>  Reg = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::FGR64RegClassID, Reg);</td></tr>
<tr><th id="2035">2035</th><td>  Base = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID, Base);</td></tr>
<tr><th id="2036">2036</th><td></td></tr>
<tr><th id="2037">2037</th><td>  <a class="local col0 ref" href="#780Inst" title='Inst' data-ref="780Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col5 ref" href="#785Reg" title='Reg' data-ref="785Reg">Reg</a>));</td></tr>
<tr><th id="2038">2038</th><td>  <a class="local col0 ref" href="#780Inst" title='Inst' data-ref="780Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col6 ref" href="#786Base" title='Base' data-ref="786Base">Base</a>));</td></tr>
<tr><th id="2039">2039</th><td>  <a class="local col0 ref" href="#780Inst" title='Inst' data-ref="780Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col4 ref" href="#784Offset" title='Offset' data-ref="784Offset">Offset</a>));</td></tr>
<tr><th id="2040">2040</th><td></td></tr>
<tr><th id="2041">2041</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="2042">2042</th><td>}</td></tr>
<tr><th id="2043">2043</th><td></td></tr>
<tr><th id="2044">2044</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL14DecodeFMemMMR2RN4llvm6MCInstEjmPKv" title='DecodeFMemMMR2' data-type='DecodeStatus DecodeFMemMMR2(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL14DecodeFMemMMR2RN4llvm6MCInstEjmPKv">DecodeFMemMMR2</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="787Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="787Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="788Insn" title='Insn' data-type='unsigned int' data-ref="788Insn">Insn</dfn>,</td></tr>
<tr><th id="2045">2045</th><td>                                   <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="789Address" title='Address' data-type='uint64_t' data-ref="789Address">Address</dfn>, <em>const</em> <em>void</em> *<dfn class="local col0 decl" id="790Decoder" title='Decoder' data-type='const void *' data-ref="790Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="2046">2046</th><td>  <i>// This function is the same as DecodeFMem but with the Reg and Base fields</i></td></tr>
<tr><th id="2047">2047</th><td><i>  // swapped according to microMIPS spec.</i></td></tr>
<tr><th id="2048">2048</th><td>  <em>int</em> <dfn class="local col1 decl" id="791Offset" title='Offset' data-type='int' data-ref="791Offset">Offset</dfn> = <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend32Ej" title='llvm::SignExtend32' data-ref="_ZN4llvm12SignExtend32Ej">SignExtend32</a>&lt;<var>16</var>&gt;(<a class="local col8 ref" href="#788Insn" title='Insn' data-ref="788Insn">Insn</a> &amp; <var>0xffff</var>);</td></tr>
<tr><th id="2049">2049</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="792Base" title='Base' data-type='unsigned int' data-ref="792Base">Base</dfn> = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>16</var>, <var>5</var>);</td></tr>
<tr><th id="2050">2050</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="793Reg" title='Reg' data-type='unsigned int' data-ref="793Reg">Reg</dfn> = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>21</var>, <var>5</var>);</td></tr>
<tr><th id="2051">2051</th><td></td></tr>
<tr><th id="2052">2052</th><td>  Reg = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::FGR64RegClassID, Reg);</td></tr>
<tr><th id="2053">2053</th><td>  Base = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID, Base);</td></tr>
<tr><th id="2054">2054</th><td></td></tr>
<tr><th id="2055">2055</th><td>  <a class="local col7 ref" href="#787Inst" title='Inst' data-ref="787Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col3 ref" href="#793Reg" title='Reg' data-ref="793Reg">Reg</a>));</td></tr>
<tr><th id="2056">2056</th><td>  <a class="local col7 ref" href="#787Inst" title='Inst' data-ref="787Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col2 ref" href="#792Base" title='Base' data-ref="792Base">Base</a>));</td></tr>
<tr><th id="2057">2057</th><td>  <a class="local col7 ref" href="#787Inst" title='Inst' data-ref="787Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col1 ref" href="#791Offset" title='Offset' data-ref="791Offset">Offset</a>));</td></tr>
<tr><th id="2058">2058</th><td></td></tr>
<tr><th id="2059">2059</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="2060">2060</th><td>}</td></tr>
<tr><th id="2061">2061</th><td></td></tr>
<tr><th id="2062">2062</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL11DecodeFMem2RN4llvm6MCInstEjmPKv" title='DecodeFMem2' data-type='DecodeStatus DecodeFMem2(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL11DecodeFMem2RN4llvm6MCInstEjmPKv">DecodeFMem2</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="794Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="794Inst">Inst</dfn>,</td></tr>
<tr><th id="2063">2063</th><td>                               <em>unsigned</em> <dfn class="local col5 decl" id="795Insn" title='Insn' data-type='unsigned int' data-ref="795Insn">Insn</dfn>,</td></tr>
<tr><th id="2064">2064</th><td>                               <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="796Address" title='Address' data-type='uint64_t' data-ref="796Address">Address</dfn>,</td></tr>
<tr><th id="2065">2065</th><td>                               <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="797Decoder" title='Decoder' data-type='const void *' data-ref="797Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="2066">2066</th><td>  <em>int</em> <dfn class="local col8 decl" id="798Offset" title='Offset' data-type='int' data-ref="798Offset">Offset</dfn> = <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend32Ej" title='llvm::SignExtend32' data-ref="_ZN4llvm12SignExtend32Ej">SignExtend32</a>&lt;<var>16</var>&gt;(<a class="local col5 ref" href="#795Insn" title='Insn' data-ref="795Insn">Insn</a> &amp; <var>0xffff</var>);</td></tr>
<tr><th id="2067">2067</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="799Reg" title='Reg' data-type='unsigned int' data-ref="799Reg">Reg</dfn> = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>16</var>, <var>5</var>);</td></tr>
<tr><th id="2068">2068</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="800Base" title='Base' data-type='unsigned int' data-ref="800Base">Base</dfn> = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>21</var>, <var>5</var>);</td></tr>
<tr><th id="2069">2069</th><td></td></tr>
<tr><th id="2070">2070</th><td>  Reg = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::COP2RegClassID, Reg);</td></tr>
<tr><th id="2071">2071</th><td>  Base = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID, Base);</td></tr>
<tr><th id="2072">2072</th><td></td></tr>
<tr><th id="2073">2073</th><td>  <a class="local col4 ref" href="#794Inst" title='Inst' data-ref="794Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col9 ref" href="#799Reg" title='Reg' data-ref="799Reg">Reg</a>));</td></tr>
<tr><th id="2074">2074</th><td>  <a class="local col4 ref" href="#794Inst" title='Inst' data-ref="794Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col0 ref" href="#800Base" title='Base' data-ref="800Base">Base</a>));</td></tr>
<tr><th id="2075">2075</th><td>  <a class="local col4 ref" href="#794Inst" title='Inst' data-ref="794Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col8 ref" href="#798Offset" title='Offset' data-ref="798Offset">Offset</a>));</td></tr>
<tr><th id="2076">2076</th><td></td></tr>
<tr><th id="2077">2077</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="2078">2078</th><td>}</td></tr>
<tr><th id="2079">2079</th><td></td></tr>
<tr><th id="2080">2080</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL11DecodeFMem3RN4llvm6MCInstEjmPKv" title='DecodeFMem3' data-type='DecodeStatus DecodeFMem3(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL11DecodeFMem3RN4llvm6MCInstEjmPKv">DecodeFMem3</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="801Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="801Inst">Inst</dfn>,</td></tr>
<tr><th id="2081">2081</th><td>                               <em>unsigned</em> <dfn class="local col2 decl" id="802Insn" title='Insn' data-type='unsigned int' data-ref="802Insn">Insn</dfn>,</td></tr>
<tr><th id="2082">2082</th><td>                               <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="803Address" title='Address' data-type='uint64_t' data-ref="803Address">Address</dfn>,</td></tr>
<tr><th id="2083">2083</th><td>                               <em>const</em> <em>void</em> *<dfn class="local col4 decl" id="804Decoder" title='Decoder' data-type='const void *' data-ref="804Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="2084">2084</th><td>  <em>int</em> <dfn class="local col5 decl" id="805Offset" title='Offset' data-type='int' data-ref="805Offset">Offset</dfn> = <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend32Ej" title='llvm::SignExtend32' data-ref="_ZN4llvm12SignExtend32Ej">SignExtend32</a>&lt;<var>16</var>&gt;(<a class="local col2 ref" href="#802Insn" title='Insn' data-ref="802Insn">Insn</a> &amp; <var>0xffff</var>);</td></tr>
<tr><th id="2085">2085</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="806Reg" title='Reg' data-type='unsigned int' data-ref="806Reg">Reg</dfn> = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>16</var>, <var>5</var>);</td></tr>
<tr><th id="2086">2086</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="807Base" title='Base' data-type='unsigned int' data-ref="807Base">Base</dfn> = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>21</var>, <var>5</var>);</td></tr>
<tr><th id="2087">2087</th><td></td></tr>
<tr><th id="2088">2088</th><td>  Reg = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::COP3RegClassID, Reg);</td></tr>
<tr><th id="2089">2089</th><td>  Base = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID, Base);</td></tr>
<tr><th id="2090">2090</th><td></td></tr>
<tr><th id="2091">2091</th><td>  <a class="local col1 ref" href="#801Inst" title='Inst' data-ref="801Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col6 ref" href="#806Reg" title='Reg' data-ref="806Reg">Reg</a>));</td></tr>
<tr><th id="2092">2092</th><td>  <a class="local col1 ref" href="#801Inst" title='Inst' data-ref="801Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col7 ref" href="#807Base" title='Base' data-ref="807Base">Base</a>));</td></tr>
<tr><th id="2093">2093</th><td>  <a class="local col1 ref" href="#801Inst" title='Inst' data-ref="801Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col5 ref" href="#805Offset" title='Offset' data-ref="805Offset">Offset</a>));</td></tr>
<tr><th id="2094">2094</th><td></td></tr>
<tr><th id="2095">2095</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="2096">2096</th><td>}</td></tr>
<tr><th id="2097">2097</th><td></td></tr>
<tr><th id="2098">2098</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL16DecodeFMemCop2R6RN4llvm6MCInstEjmPKv" title='DecodeFMemCop2R6' data-type='DecodeStatus DecodeFMemCop2R6(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL16DecodeFMemCop2R6RN4llvm6MCInstEjmPKv">DecodeFMemCop2R6</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="808Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="808Inst">Inst</dfn>,</td></tr>
<tr><th id="2099">2099</th><td>                                    <em>unsigned</em> <dfn class="local col9 decl" id="809Insn" title='Insn' data-type='unsigned int' data-ref="809Insn">Insn</dfn>,</td></tr>
<tr><th id="2100">2100</th><td>                                    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="810Address" title='Address' data-type='uint64_t' data-ref="810Address">Address</dfn>,</td></tr>
<tr><th id="2101">2101</th><td>                                    <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="811Decoder" title='Decoder' data-type='const void *' data-ref="811Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="2102">2102</th><td>  <em>int</em> <dfn class="local col2 decl" id="812Offset" title='Offset' data-type='int' data-ref="812Offset">Offset</dfn> = <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend32Ej" title='llvm::SignExtend32' data-ref="_ZN4llvm12SignExtend32Ej">SignExtend32</a>&lt;<var>11</var>&gt;(<a class="local col9 ref" href="#809Insn" title='Insn' data-ref="809Insn">Insn</a> &amp; <var>0x07ff</var>);</td></tr>
<tr><th id="2103">2103</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="813Reg" title='Reg' data-type='unsigned int' data-ref="813Reg">Reg</dfn> = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>16</var>, <var>5</var>);</td></tr>
<tr><th id="2104">2104</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="814Base" title='Base' data-type='unsigned int' data-ref="814Base">Base</dfn> = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>11</var>, <var>5</var>);</td></tr>
<tr><th id="2105">2105</th><td></td></tr>
<tr><th id="2106">2106</th><td>  Reg = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::COP2RegClassID, Reg);</td></tr>
<tr><th id="2107">2107</th><td>  Base = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID, Base);</td></tr>
<tr><th id="2108">2108</th><td></td></tr>
<tr><th id="2109">2109</th><td>  <a class="local col8 ref" href="#808Inst" title='Inst' data-ref="808Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col3 ref" href="#813Reg" title='Reg' data-ref="813Reg">Reg</a>));</td></tr>
<tr><th id="2110">2110</th><td>  <a class="local col8 ref" href="#808Inst" title='Inst' data-ref="808Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col4 ref" href="#814Base" title='Base' data-ref="814Base">Base</a>));</td></tr>
<tr><th id="2111">2111</th><td>  <a class="local col8 ref" href="#808Inst" title='Inst' data-ref="808Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col2 ref" href="#812Offset" title='Offset' data-ref="812Offset">Offset</a>));</td></tr>
<tr><th id="2112">2112</th><td></td></tr>
<tr><th id="2113">2113</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="2114">2114</th><td>}</td></tr>
<tr><th id="2115">2115</th><td></td></tr>
<tr><th id="2116">2116</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL18DecodeFMemCop2MMR6RN4llvm6MCInstEjmPKv" title='DecodeFMemCop2MMR6' data-type='DecodeStatus DecodeFMemCop2MMR6(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL18DecodeFMemCop2MMR6RN4llvm6MCInstEjmPKv">DecodeFMemCop2MMR6</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="815Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="815Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="816Insn" title='Insn' data-type='unsigned int' data-ref="816Insn">Insn</dfn>,</td></tr>
<tr><th id="2117">2117</th><td>                                       <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="817Address" title='Address' data-type='uint64_t' data-ref="817Address">Address</dfn>, <em>const</em> <em>void</em> *<dfn class="local col8 decl" id="818Decoder" title='Decoder' data-type='const void *' data-ref="818Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="2118">2118</th><td>  <em>int</em> <dfn class="local col9 decl" id="819Offset" title='Offset' data-type='int' data-ref="819Offset">Offset</dfn> = <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend32Ej" title='llvm::SignExtend32' data-ref="_ZN4llvm12SignExtend32Ej">SignExtend32</a>&lt;<var>11</var>&gt;(<a class="local col6 ref" href="#816Insn" title='Insn' data-ref="816Insn">Insn</a> &amp; <var>0x07ff</var>);</td></tr>
<tr><th id="2119">2119</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="820Reg" title='Reg' data-type='unsigned int' data-ref="820Reg">Reg</dfn> = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>21</var>, <var>5</var>);</td></tr>
<tr><th id="2120">2120</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="821Base" title='Base' data-type='unsigned int' data-ref="821Base">Base</dfn> = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>16</var>, <var>5</var>);</td></tr>
<tr><th id="2121">2121</th><td></td></tr>
<tr><th id="2122">2122</th><td>  Reg = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::COP2RegClassID, Reg);</td></tr>
<tr><th id="2123">2123</th><td>  Base = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID, Base);</td></tr>
<tr><th id="2124">2124</th><td></td></tr>
<tr><th id="2125">2125</th><td>  <a class="local col5 ref" href="#815Inst" title='Inst' data-ref="815Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col0 ref" href="#820Reg" title='Reg' data-ref="820Reg">Reg</a>));</td></tr>
<tr><th id="2126">2126</th><td>  <a class="local col5 ref" href="#815Inst" title='Inst' data-ref="815Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col1 ref" href="#821Base" title='Base' data-ref="821Base">Base</a>));</td></tr>
<tr><th id="2127">2127</th><td>  <a class="local col5 ref" href="#815Inst" title='Inst' data-ref="815Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col9 ref" href="#819Offset" title='Offset' data-ref="819Offset">Offset</a>));</td></tr>
<tr><th id="2128">2128</th><td></td></tr>
<tr><th id="2129">2129</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="2130">2130</th><td>}</td></tr>
<tr><th id="2131">2131</th><td></td></tr>
<tr><th id="2132">2132</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL18DecodeSpecial3LlScRN4llvm6MCInstEjmPKv" title='DecodeSpecial3LlSc' data-type='DecodeStatus DecodeSpecial3LlSc(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL18DecodeSpecial3LlScRN4llvm6MCInstEjmPKv">DecodeSpecial3LlSc</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="822Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="822Inst">Inst</dfn>,</td></tr>
<tr><th id="2133">2133</th><td>                                       <em>unsigned</em> <dfn class="local col3 decl" id="823Insn" title='Insn' data-type='unsigned int' data-ref="823Insn">Insn</dfn>,</td></tr>
<tr><th id="2134">2134</th><td>                                       <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="824Address" title='Address' data-type='uint64_t' data-ref="824Address">Address</dfn>,</td></tr>
<tr><th id="2135">2135</th><td>                                       <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="825Decoder" title='Decoder' data-type='const void *' data-ref="825Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="2136">2136</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col6 decl" id="826Offset" title='Offset' data-type='int64_t' data-ref="826Offset">Offset</dfn> = <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend64Em" title='llvm::SignExtend64' data-ref="_ZN4llvm12SignExtend64Em">SignExtend64</a>&lt;<var>9</var>&gt;((<a class="local col3 ref" href="#823Insn" title='Insn' data-ref="823Insn">Insn</a> &gt;&gt; <var>7</var>) &amp; <var>0x1ff</var>);</td></tr>
<tr><th id="2137">2137</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="827Rt" title='Rt' data-type='unsigned int' data-ref="827Rt">Rt</dfn> = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>16</var>, <var>5</var>);</td></tr>
<tr><th id="2138">2138</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="828Base" title='Base' data-type='unsigned int' data-ref="828Base">Base</dfn> = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>21</var>, <var>5</var>);</td></tr>
<tr><th id="2139">2139</th><td></td></tr>
<tr><th id="2140">2140</th><td>  Rt = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID, Rt);</td></tr>
<tr><th id="2141">2141</th><td>  Base = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID, Base);</td></tr>
<tr><th id="2142">2142</th><td></td></tr>
<tr><th id="2143">2143</th><td>  <b>if</b>(Inst.getOpcode() == <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::SC_R6 || Inst.getOpcode() == <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::SCD_R6){</td></tr>
<tr><th id="2144">2144</th><td>    <a class="local col2 ref" href="#822Inst" title='Inst' data-ref="822Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col7 ref" href="#827Rt" title='Rt' data-ref="827Rt">Rt</a>));</td></tr>
<tr><th id="2145">2145</th><td>  }</td></tr>
<tr><th id="2146">2146</th><td></td></tr>
<tr><th id="2147">2147</th><td>  <a class="local col2 ref" href="#822Inst" title='Inst' data-ref="822Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col7 ref" href="#827Rt" title='Rt' data-ref="827Rt">Rt</a>));</td></tr>
<tr><th id="2148">2148</th><td>  <a class="local col2 ref" href="#822Inst" title='Inst' data-ref="822Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col8 ref" href="#828Base" title='Base' data-ref="828Base">Base</a>));</td></tr>
<tr><th id="2149">2149</th><td>  <a class="local col2 ref" href="#822Inst" title='Inst' data-ref="822Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col6 ref" href="#826Offset" title='Offset' data-ref="826Offset">Offset</a>));</td></tr>
<tr><th id="2150">2150</th><td></td></tr>
<tr><th id="2151">2151</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="2152">2152</th><td>}</td></tr>
<tr><th id="2153">2153</th><td></td></tr>
<tr><th id="2154">2154</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL25DecodeHWRegsRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeHWRegsRegisterClass' data-type='DecodeStatus DecodeHWRegsRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL25DecodeHWRegsRegisterClassRN4llvm6MCInstEjmPKv">DecodeHWRegsRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="829Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="829Inst">Inst</dfn>,</td></tr>
<tr><th id="2155">2155</th><td>                                              <em>unsigned</em> <dfn class="local col0 decl" id="830RegNo" title='RegNo' data-type='unsigned int' data-ref="830RegNo">RegNo</dfn>,</td></tr>
<tr><th id="2156">2156</th><td>                                              <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="831Address" title='Address' data-type='uint64_t' data-ref="831Address">Address</dfn>,</td></tr>
<tr><th id="2157">2157</th><td>                                              <em>const</em> <em>void</em> *<dfn class="local col2 decl" id="832Decoder" title='Decoder' data-type='const void *' data-ref="832Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="2158">2158</th><td>  <i>// Currently only hardware register 29 is supported.</i></td></tr>
<tr><th id="2159">2159</th><td>  <b>if</b> (<a class="local col0 ref" href="#830RegNo" title='RegNo' data-ref="830RegNo">RegNo</a> &gt; <var>31</var>)</td></tr>
<tr><th id="2160">2160</th><td>    <b>return</b>  <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="2161">2161</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="833Reg" title='Reg' data-type='unsigned int' data-ref="833Reg">Reg</dfn> = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::HWRegsRegClassID, RegNo);</td></tr>
<tr><th id="2162">2162</th><td>  <a class="local col9 ref" href="#829Inst" title='Inst' data-ref="829Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col3 ref" href="#833Reg" title='Reg' data-ref="833Reg">Reg</a>));</td></tr>
<tr><th id="2163">2163</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="2164">2164</th><td>}</td></tr>
<tr><th id="2165">2165</th><td></td></tr>
<tr><th id="2166">2166</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL25DecodeAFGR64RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeAFGR64RegisterClass' data-type='DecodeStatus DecodeAFGR64RegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL25DecodeAFGR64RegisterClassRN4llvm6MCInstEjmPKv">DecodeAFGR64RegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="834Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="834Inst">Inst</dfn>,</td></tr>
<tr><th id="2167">2167</th><td>                                              <em>unsigned</em> <dfn class="local col5 decl" id="835RegNo" title='RegNo' data-type='unsigned int' data-ref="835RegNo">RegNo</dfn>,</td></tr>
<tr><th id="2168">2168</th><td>                                              <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="836Address" title='Address' data-type='uint64_t' data-ref="836Address">Address</dfn>,</td></tr>
<tr><th id="2169">2169</th><td>                                              <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="837Decoder" title='Decoder' data-type='const void *' data-ref="837Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="2170">2170</th><td>  <b>if</b> (<a class="local col5 ref" href="#835RegNo" title='RegNo' data-ref="835RegNo">RegNo</a> &gt; <var>30</var> || <a class="local col5 ref" href="#835RegNo" title='RegNo' data-ref="835RegNo">RegNo</a> %<var>2</var>)</td></tr>
<tr><th id="2171">2171</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="2172">2172</th><td></td></tr>
<tr><th id="2173">2173</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="838Reg" title='Reg' data-type='unsigned int' data-ref="838Reg">Reg</dfn> = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::AFGR64RegClassID, RegNo /<var>2</var>);</td></tr>
<tr><th id="2174">2174</th><td>  <a class="local col4 ref" href="#834Inst" title='Inst' data-ref="834Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col8 ref" href="#838Reg" title='Reg' data-ref="838Reg">Reg</a>));</td></tr>
<tr><th id="2175">2175</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="2176">2176</th><td>}</td></tr>
<tr><th id="2177">2177</th><td></td></tr>
<tr><th id="2178">2178</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL27DecodeACC64DSPRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeACC64DSPRegisterClass' data-type='DecodeStatus DecodeACC64DSPRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL27DecodeACC64DSPRegisterClassRN4llvm6MCInstEjmPKv">DecodeACC64DSPRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="839Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="839Inst">Inst</dfn>,</td></tr>
<tr><th id="2179">2179</th><td>                                                <em>unsigned</em> <dfn class="local col0 decl" id="840RegNo" title='RegNo' data-type='unsigned int' data-ref="840RegNo">RegNo</dfn>,</td></tr>
<tr><th id="2180">2180</th><td>                                                <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="841Address" title='Address' data-type='uint64_t' data-ref="841Address">Address</dfn>,</td></tr>
<tr><th id="2181">2181</th><td>                                                <em>const</em> <em>void</em> *<dfn class="local col2 decl" id="842Decoder" title='Decoder' data-type='const void *' data-ref="842Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="2182">2182</th><td>  <b>if</b> (<a class="local col0 ref" href="#840RegNo" title='RegNo' data-ref="840RegNo">RegNo</a> &gt;= <var>4</var>)</td></tr>
<tr><th id="2183">2183</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="2184">2184</th><td></td></tr>
<tr><th id="2185">2185</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="843Reg" title='Reg' data-type='unsigned int' data-ref="843Reg">Reg</dfn> = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::ACC64DSPRegClassID, RegNo);</td></tr>
<tr><th id="2186">2186</th><td>  <a class="local col9 ref" href="#839Inst" title='Inst' data-ref="839Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col3 ref" href="#843Reg" title='Reg' data-ref="843Reg">Reg</a>));</td></tr>
<tr><th id="2187">2187</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="2188">2188</th><td>}</td></tr>
<tr><th id="2189">2189</th><td></td></tr>
<tr><th id="2190">2190</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL26DecodeHI32DSPRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeHI32DSPRegisterClass' data-type='DecodeStatus DecodeHI32DSPRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL26DecodeHI32DSPRegisterClassRN4llvm6MCInstEjmPKv">DecodeHI32DSPRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="844Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="844Inst">Inst</dfn>,</td></tr>
<tr><th id="2191">2191</th><td>                                               <em>unsigned</em> <dfn class="local col5 decl" id="845RegNo" title='RegNo' data-type='unsigned int' data-ref="845RegNo">RegNo</dfn>,</td></tr>
<tr><th id="2192">2192</th><td>                                               <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="846Address" title='Address' data-type='uint64_t' data-ref="846Address">Address</dfn>,</td></tr>
<tr><th id="2193">2193</th><td>                                               <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="847Decoder" title='Decoder' data-type='const void *' data-ref="847Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="2194">2194</th><td>  <b>if</b> (<a class="local col5 ref" href="#845RegNo" title='RegNo' data-ref="845RegNo">RegNo</a> &gt;= <var>4</var>)</td></tr>
<tr><th id="2195">2195</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="2196">2196</th><td></td></tr>
<tr><th id="2197">2197</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="848Reg" title='Reg' data-type='unsigned int' data-ref="848Reg">Reg</dfn> = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::HI32DSPRegClassID, RegNo);</td></tr>
<tr><th id="2198">2198</th><td>  <a class="local col4 ref" href="#844Inst" title='Inst' data-ref="844Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col8 ref" href="#848Reg" title='Reg' data-ref="848Reg">Reg</a>));</td></tr>
<tr><th id="2199">2199</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="2200">2200</th><td>}</td></tr>
<tr><th id="2201">2201</th><td></td></tr>
<tr><th id="2202">2202</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL26DecodeLO32DSPRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeLO32DSPRegisterClass' data-type='DecodeStatus DecodeLO32DSPRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL26DecodeLO32DSPRegisterClassRN4llvm6MCInstEjmPKv">DecodeLO32DSPRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="849Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="849Inst">Inst</dfn>,</td></tr>
<tr><th id="2203">2203</th><td>                                               <em>unsigned</em> <dfn class="local col0 decl" id="850RegNo" title='RegNo' data-type='unsigned int' data-ref="850RegNo">RegNo</dfn>,</td></tr>
<tr><th id="2204">2204</th><td>                                               <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="851Address" title='Address' data-type='uint64_t' data-ref="851Address">Address</dfn>,</td></tr>
<tr><th id="2205">2205</th><td>                                               <em>const</em> <em>void</em> *<dfn class="local col2 decl" id="852Decoder" title='Decoder' data-type='const void *' data-ref="852Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="2206">2206</th><td>  <b>if</b> (<a class="local col0 ref" href="#850RegNo" title='RegNo' data-ref="850RegNo">RegNo</a> &gt;= <var>4</var>)</td></tr>
<tr><th id="2207">2207</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="2208">2208</th><td></td></tr>
<tr><th id="2209">2209</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="853Reg" title='Reg' data-type='unsigned int' data-ref="853Reg">Reg</dfn> = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::LO32DSPRegClassID, RegNo);</td></tr>
<tr><th id="2210">2210</th><td>  <a class="local col9 ref" href="#849Inst" title='Inst' data-ref="849Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col3 ref" href="#853Reg" title='Reg' data-ref="853Reg">Reg</a>));</td></tr>
<tr><th id="2211">2211</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="2212">2212</th><td>}</td></tr>
<tr><th id="2213">2213</th><td></td></tr>
<tr><th id="2214">2214</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL26DecodeMSA128BRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeMSA128BRegisterClass' data-type='DecodeStatus DecodeMSA128BRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL26DecodeMSA128BRegisterClassRN4llvm6MCInstEjmPKv">DecodeMSA128BRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="854Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="854Inst">Inst</dfn>,</td></tr>
<tr><th id="2215">2215</th><td>                                               <em>unsigned</em> <dfn class="local col5 decl" id="855RegNo" title='RegNo' data-type='unsigned int' data-ref="855RegNo">RegNo</dfn>,</td></tr>
<tr><th id="2216">2216</th><td>                                               <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="856Address" title='Address' data-type='uint64_t' data-ref="856Address">Address</dfn>,</td></tr>
<tr><th id="2217">2217</th><td>                                               <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="857Decoder" title='Decoder' data-type='const void *' data-ref="857Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="2218">2218</th><td>  <b>if</b> (<a class="local col5 ref" href="#855RegNo" title='RegNo' data-ref="855RegNo">RegNo</a> &gt; <var>31</var>)</td></tr>
<tr><th id="2219">2219</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="2220">2220</th><td></td></tr>
<tr><th id="2221">2221</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="858Reg" title='Reg' data-type='unsigned int' data-ref="858Reg">Reg</dfn> = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::MSA128BRegClassID, RegNo);</td></tr>
<tr><th id="2222">2222</th><td>  <a class="local col4 ref" href="#854Inst" title='Inst' data-ref="854Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col8 ref" href="#858Reg" title='Reg' data-ref="858Reg">Reg</a>));</td></tr>
<tr><th id="2223">2223</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="2224">2224</th><td>}</td></tr>
<tr><th id="2225">2225</th><td></td></tr>
<tr><th id="2226">2226</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL26DecodeMSA128HRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeMSA128HRegisterClass' data-type='DecodeStatus DecodeMSA128HRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL26DecodeMSA128HRegisterClassRN4llvm6MCInstEjmPKv">DecodeMSA128HRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="859Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="859Inst">Inst</dfn>,</td></tr>
<tr><th id="2227">2227</th><td>                                               <em>unsigned</em> <dfn class="local col0 decl" id="860RegNo" title='RegNo' data-type='unsigned int' data-ref="860RegNo">RegNo</dfn>,</td></tr>
<tr><th id="2228">2228</th><td>                                               <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="861Address" title='Address' data-type='uint64_t' data-ref="861Address">Address</dfn>,</td></tr>
<tr><th id="2229">2229</th><td>                                               <em>const</em> <em>void</em> *<dfn class="local col2 decl" id="862Decoder" title='Decoder' data-type='const void *' data-ref="862Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="2230">2230</th><td>  <b>if</b> (<a class="local col0 ref" href="#860RegNo" title='RegNo' data-ref="860RegNo">RegNo</a> &gt; <var>31</var>)</td></tr>
<tr><th id="2231">2231</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="2232">2232</th><td></td></tr>
<tr><th id="2233">2233</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="863Reg" title='Reg' data-type='unsigned int' data-ref="863Reg">Reg</dfn> = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::MSA128HRegClassID, RegNo);</td></tr>
<tr><th id="2234">2234</th><td>  <a class="local col9 ref" href="#859Inst" title='Inst' data-ref="859Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col3 ref" href="#863Reg" title='Reg' data-ref="863Reg">Reg</a>));</td></tr>
<tr><th id="2235">2235</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="2236">2236</th><td>}</td></tr>
<tr><th id="2237">2237</th><td></td></tr>
<tr><th id="2238">2238</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL26DecodeMSA128WRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeMSA128WRegisterClass' data-type='DecodeStatus DecodeMSA128WRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL26DecodeMSA128WRegisterClassRN4llvm6MCInstEjmPKv">DecodeMSA128WRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="864Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="864Inst">Inst</dfn>,</td></tr>
<tr><th id="2239">2239</th><td>                                               <em>unsigned</em> <dfn class="local col5 decl" id="865RegNo" title='RegNo' data-type='unsigned int' data-ref="865RegNo">RegNo</dfn>,</td></tr>
<tr><th id="2240">2240</th><td>                                               <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="866Address" title='Address' data-type='uint64_t' data-ref="866Address">Address</dfn>,</td></tr>
<tr><th id="2241">2241</th><td>                                               <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="867Decoder" title='Decoder' data-type='const void *' data-ref="867Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="2242">2242</th><td>  <b>if</b> (<a class="local col5 ref" href="#865RegNo" title='RegNo' data-ref="865RegNo">RegNo</a> &gt; <var>31</var>)</td></tr>
<tr><th id="2243">2243</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="2244">2244</th><td></td></tr>
<tr><th id="2245">2245</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="868Reg" title='Reg' data-type='unsigned int' data-ref="868Reg">Reg</dfn> = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::MSA128WRegClassID, RegNo);</td></tr>
<tr><th id="2246">2246</th><td>  <a class="local col4 ref" href="#864Inst" title='Inst' data-ref="864Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col8 ref" href="#868Reg" title='Reg' data-ref="868Reg">Reg</a>));</td></tr>
<tr><th id="2247">2247</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="2248">2248</th><td>}</td></tr>
<tr><th id="2249">2249</th><td></td></tr>
<tr><th id="2250">2250</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL26DecodeMSA128DRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeMSA128DRegisterClass' data-type='DecodeStatus DecodeMSA128DRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL26DecodeMSA128DRegisterClassRN4llvm6MCInstEjmPKv">DecodeMSA128DRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="869Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="869Inst">Inst</dfn>,</td></tr>
<tr><th id="2251">2251</th><td>                                               <em>unsigned</em> <dfn class="local col0 decl" id="870RegNo" title='RegNo' data-type='unsigned int' data-ref="870RegNo">RegNo</dfn>,</td></tr>
<tr><th id="2252">2252</th><td>                                               <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="871Address" title='Address' data-type='uint64_t' data-ref="871Address">Address</dfn>,</td></tr>
<tr><th id="2253">2253</th><td>                                               <em>const</em> <em>void</em> *<dfn class="local col2 decl" id="872Decoder" title='Decoder' data-type='const void *' data-ref="872Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="2254">2254</th><td>  <b>if</b> (<a class="local col0 ref" href="#870RegNo" title='RegNo' data-ref="870RegNo">RegNo</a> &gt; <var>31</var>)</td></tr>
<tr><th id="2255">2255</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="2256">2256</th><td></td></tr>
<tr><th id="2257">2257</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="873Reg" title='Reg' data-type='unsigned int' data-ref="873Reg">Reg</dfn> = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::MSA128DRegClassID, RegNo);</td></tr>
<tr><th id="2258">2258</th><td>  <a class="local col9 ref" href="#869Inst" title='Inst' data-ref="869Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col3 ref" href="#873Reg" title='Reg' data-ref="873Reg">Reg</a>));</td></tr>
<tr><th id="2259">2259</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="2260">2260</th><td>}</td></tr>
<tr><th id="2261">2261</th><td></td></tr>
<tr><th id="2262">2262</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL26DecodeMSACtrlRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeMSACtrlRegisterClass' data-type='DecodeStatus DecodeMSACtrlRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL26DecodeMSACtrlRegisterClassRN4llvm6MCInstEjmPKv">DecodeMSACtrlRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="874Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="874Inst">Inst</dfn>,</td></tr>
<tr><th id="2263">2263</th><td>                                               <em>unsigned</em> <dfn class="local col5 decl" id="875RegNo" title='RegNo' data-type='unsigned int' data-ref="875RegNo">RegNo</dfn>,</td></tr>
<tr><th id="2264">2264</th><td>                                               <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="876Address" title='Address' data-type='uint64_t' data-ref="876Address">Address</dfn>,</td></tr>
<tr><th id="2265">2265</th><td>                                               <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="877Decoder" title='Decoder' data-type='const void *' data-ref="877Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="2266">2266</th><td>  <b>if</b> (<a class="local col5 ref" href="#875RegNo" title='RegNo' data-ref="875RegNo">RegNo</a> &gt; <var>7</var>)</td></tr>
<tr><th id="2267">2267</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="2268">2268</th><td></td></tr>
<tr><th id="2269">2269</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="878Reg" title='Reg' data-type='unsigned int' data-ref="878Reg">Reg</dfn> = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::MSACtrlRegClassID, RegNo);</td></tr>
<tr><th id="2270">2270</th><td>  <a class="local col4 ref" href="#874Inst" title='Inst' data-ref="874Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col8 ref" href="#878Reg" title='Reg' data-ref="878Reg">Reg</a>));</td></tr>
<tr><th id="2271">2271</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="2272">2272</th><td>}</td></tr>
<tr><th id="2273">2273</th><td></td></tr>
<tr><th id="2274">2274</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL23DecodeCOP0RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeCOP0RegisterClass' data-type='DecodeStatus DecodeCOP0RegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL23DecodeCOP0RegisterClassRN4llvm6MCInstEjmPKv">DecodeCOP0RegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="879Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="879Inst">Inst</dfn>,</td></tr>
<tr><th id="2275">2275</th><td>                                            <em>unsigned</em> <dfn class="local col0 decl" id="880RegNo" title='RegNo' data-type='unsigned int' data-ref="880RegNo">RegNo</dfn>,</td></tr>
<tr><th id="2276">2276</th><td>                                            <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="881Address" title='Address' data-type='uint64_t' data-ref="881Address">Address</dfn>,</td></tr>
<tr><th id="2277">2277</th><td>                                            <em>const</em> <em>void</em> *<dfn class="local col2 decl" id="882Decoder" title='Decoder' data-type='const void *' data-ref="882Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="2278">2278</th><td>  <b>if</b> (<a class="local col0 ref" href="#880RegNo" title='RegNo' data-ref="880RegNo">RegNo</a> &gt; <var>31</var>)</td></tr>
<tr><th id="2279">2279</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="2280">2280</th><td></td></tr>
<tr><th id="2281">2281</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="883Reg" title='Reg' data-type='unsigned int' data-ref="883Reg">Reg</dfn> = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::COP0RegClassID, RegNo);</td></tr>
<tr><th id="2282">2282</th><td>  <a class="local col9 ref" href="#879Inst" title='Inst' data-ref="879Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col3 ref" href="#883Reg" title='Reg' data-ref="883Reg">Reg</a>));</td></tr>
<tr><th id="2283">2283</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="2284">2284</th><td>}</td></tr>
<tr><th id="2285">2285</th><td></td></tr>
<tr><th id="2286">2286</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL23DecodeCOP2RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeCOP2RegisterClass' data-type='DecodeStatus DecodeCOP2RegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL23DecodeCOP2RegisterClassRN4llvm6MCInstEjmPKv">DecodeCOP2RegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="884Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="884Inst">Inst</dfn>,</td></tr>
<tr><th id="2287">2287</th><td>                                            <em>unsigned</em> <dfn class="local col5 decl" id="885RegNo" title='RegNo' data-type='unsigned int' data-ref="885RegNo">RegNo</dfn>,</td></tr>
<tr><th id="2288">2288</th><td>                                            <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="886Address" title='Address' data-type='uint64_t' data-ref="886Address">Address</dfn>,</td></tr>
<tr><th id="2289">2289</th><td>                                            <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="887Decoder" title='Decoder' data-type='const void *' data-ref="887Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="2290">2290</th><td>  <b>if</b> (<a class="local col5 ref" href="#885RegNo" title='RegNo' data-ref="885RegNo">RegNo</a> &gt; <var>31</var>)</td></tr>
<tr><th id="2291">2291</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="2292">2292</th><td></td></tr>
<tr><th id="2293">2293</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="888Reg" title='Reg' data-type='unsigned int' data-ref="888Reg">Reg</dfn> = getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::COP2RegClassID, RegNo);</td></tr>
<tr><th id="2294">2294</th><td>  <a class="local col4 ref" href="#884Inst" title='Inst' data-ref="884Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col8 ref" href="#888Reg" title='Reg' data-ref="888Reg">Reg</a>));</td></tr>
<tr><th id="2295">2295</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="2296">2296</th><td>}</td></tr>
<tr><th id="2297">2297</th><td></td></tr>
<tr><th id="2298">2298</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL18DecodeBranchTargetRN4llvm6MCInstEjmPKv" title='DecodeBranchTarget' data-type='DecodeStatus DecodeBranchTarget(llvm::MCInst &amp; Inst, unsigned int Offset, uint64_t Address, const void * Decoder)' data-ref="_ZL18DecodeBranchTargetRN4llvm6MCInstEjmPKv">DecodeBranchTarget</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="889Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="889Inst">Inst</dfn>,</td></tr>
<tr><th id="2299">2299</th><td>                                       <em>unsigned</em> <dfn class="local col0 decl" id="890Offset" title='Offset' data-type='unsigned int' data-ref="890Offset">Offset</dfn>,</td></tr>
<tr><th id="2300">2300</th><td>                                       <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="891Address" title='Address' data-type='uint64_t' data-ref="891Address">Address</dfn>,</td></tr>
<tr><th id="2301">2301</th><td>                                       <em>const</em> <em>void</em> *<dfn class="local col2 decl" id="892Decoder" title='Decoder' data-type='const void *' data-ref="892Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="2302">2302</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="local col3 decl" id="893BranchOffset" title='BranchOffset' data-type='int32_t' data-ref="893BranchOffset">BranchOffset</dfn> = (<a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend32Ej" title='llvm::SignExtend32' data-ref="_ZN4llvm12SignExtend32Ej">SignExtend32</a>&lt;<var>16</var>&gt;(<a class="local col0 ref" href="#890Offset" title='Offset' data-ref="890Offset">Offset</a>) * <var>4</var>) + <var>4</var>;</td></tr>
<tr><th id="2303">2303</th><td>  <a class="local col9 ref" href="#889Inst" title='Inst' data-ref="889Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col3 ref" href="#893BranchOffset" title='BranchOffset' data-ref="893BranchOffset">BranchOffset</a>));</td></tr>
<tr><th id="2304">2304</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="2305">2305</th><td>}</td></tr>
<tr><th id="2306">2306</th><td></td></tr>
<tr><th id="2307">2307</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL25DecodeBranchTarget1SImm16RN4llvm6MCInstEjmPKv" title='DecodeBranchTarget1SImm16' data-type='DecodeStatus DecodeBranchTarget1SImm16(llvm::MCInst &amp; Inst, unsigned int Offset, uint64_t Address, const void * Decoder)' data-ref="_ZL25DecodeBranchTarget1SImm16RN4llvm6MCInstEjmPKv">DecodeBranchTarget1SImm16</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="894Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="894Inst">Inst</dfn>,</td></tr>
<tr><th id="2308">2308</th><td>                                              <em>unsigned</em> <dfn class="local col5 decl" id="895Offset" title='Offset' data-type='unsigned int' data-ref="895Offset">Offset</dfn>,</td></tr>
<tr><th id="2309">2309</th><td>                                              <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="896Address" title='Address' data-type='uint64_t' data-ref="896Address">Address</dfn>,</td></tr>
<tr><th id="2310">2310</th><td>                                              <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="897Decoder" title='Decoder' data-type='const void *' data-ref="897Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="2311">2311</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="local col8 decl" id="898BranchOffset" title='BranchOffset' data-type='int32_t' data-ref="898BranchOffset">BranchOffset</dfn> = (<a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend32Ej" title='llvm::SignExtend32' data-ref="_ZN4llvm12SignExtend32Ej">SignExtend32</a>&lt;<var>16</var>&gt;(<a class="local col5 ref" href="#895Offset" title='Offset' data-ref="895Offset">Offset</a>) * <var>2</var>);</td></tr>
<tr><th id="2312">2312</th><td>  <a class="local col4 ref" href="#894Inst" title='Inst' data-ref="894Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col8 ref" href="#898BranchOffset" title='BranchOffset' data-ref="898BranchOffset">BranchOffset</a>));</td></tr>
<tr><th id="2313">2313</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="2314">2314</th><td>}</td></tr>
<tr><th id="2315">2315</th><td></td></tr>
<tr><th id="2316">2316</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL16DecodeJumpTargetRN4llvm6MCInstEjmPKv" title='DecodeJumpTarget' data-type='DecodeStatus DecodeJumpTarget(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL16DecodeJumpTargetRN4llvm6MCInstEjmPKv">DecodeJumpTarget</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="899Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="899Inst">Inst</dfn>,</td></tr>
<tr><th id="2317">2317</th><td>                                     <em>unsigned</em> <dfn class="local col0 decl" id="900Insn" title='Insn' data-type='unsigned int' data-ref="900Insn">Insn</dfn>,</td></tr>
<tr><th id="2318">2318</th><td>                                     <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="901Address" title='Address' data-type='uint64_t' data-ref="901Address">Address</dfn>,</td></tr>
<tr><th id="2319">2319</th><td>                                     <em>const</em> <em>void</em> *<dfn class="local col2 decl" id="902Decoder" title='Decoder' data-type='const void *' data-ref="902Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="2320">2320</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="903JumpOffset" title='JumpOffset' data-type='unsigned int' data-ref="903JumpOffset">JumpOffset</dfn> = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>0</var>, <var>26</var>) &lt;&lt; <var>2</var>;</td></tr>
<tr><th id="2321">2321</th><td>  <a class="local col9 ref" href="#899Inst" title='Inst' data-ref="899Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col3 ref" href="#903JumpOffset" title='JumpOffset' data-ref="903JumpOffset">JumpOffset</a>));</td></tr>
<tr><th id="2322">2322</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="2323">2323</th><td>}</td></tr>
<tr><th id="2324">2324</th><td></td></tr>
<tr><th id="2325">2325</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL20DecodeBranchTarget21RN4llvm6MCInstEjmPKv" title='DecodeBranchTarget21' data-type='DecodeStatus DecodeBranchTarget21(llvm::MCInst &amp; Inst, unsigned int Offset, uint64_t Address, const void * Decoder)' data-ref="_ZL20DecodeBranchTarget21RN4llvm6MCInstEjmPKv">DecodeBranchTarget21</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="904Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="904Inst">Inst</dfn>,</td></tr>
<tr><th id="2326">2326</th><td>                                         <em>unsigned</em> <dfn class="local col5 decl" id="905Offset" title='Offset' data-type='unsigned int' data-ref="905Offset">Offset</dfn>,</td></tr>
<tr><th id="2327">2327</th><td>                                         <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="906Address" title='Address' data-type='uint64_t' data-ref="906Address">Address</dfn>,</td></tr>
<tr><th id="2328">2328</th><td>                                         <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="907Decoder" title='Decoder' data-type='const void *' data-ref="907Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="2329">2329</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="local col8 decl" id="908BranchOffset" title='BranchOffset' data-type='int32_t' data-ref="908BranchOffset">BranchOffset</dfn> = <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend32Ej" title='llvm::SignExtend32' data-ref="_ZN4llvm12SignExtend32Ej">SignExtend32</a>&lt;<var>21</var>&gt;(<a class="local col5 ref" href="#905Offset" title='Offset' data-ref="905Offset">Offset</a>) * <var>4</var> + <var>4</var>;</td></tr>
<tr><th id="2330">2330</th><td></td></tr>
<tr><th id="2331">2331</th><td>  <a class="local col4 ref" href="#904Inst" title='Inst' data-ref="904Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col8 ref" href="#908BranchOffset" title='BranchOffset' data-ref="908BranchOffset">BranchOffset</a>));</td></tr>
<tr><th id="2332">2332</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="2333">2333</th><td>}</td></tr>
<tr><th id="2334">2334</th><td></td></tr>
<tr><th id="2335">2335</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL22DecodeBranchTarget21MMRN4llvm6MCInstEjmPKv" title='DecodeBranchTarget21MM' data-type='DecodeStatus DecodeBranchTarget21MM(llvm::MCInst &amp; Inst, unsigned int Offset, uint64_t Address, const void * Decoder)' data-ref="_ZL22DecodeBranchTarget21MMRN4llvm6MCInstEjmPKv">DecodeBranchTarget21MM</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="909Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="909Inst">Inst</dfn>,</td></tr>
<tr><th id="2336">2336</th><td>                                           <em>unsigned</em> <dfn class="local col0 decl" id="910Offset" title='Offset' data-type='unsigned int' data-ref="910Offset">Offset</dfn>,</td></tr>
<tr><th id="2337">2337</th><td>                                           <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="911Address" title='Address' data-type='uint64_t' data-ref="911Address">Address</dfn>,</td></tr>
<tr><th id="2338">2338</th><td>                                           <em>const</em> <em>void</em> *<dfn class="local col2 decl" id="912Decoder" title='Decoder' data-type='const void *' data-ref="912Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="2339">2339</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="local col3 decl" id="913BranchOffset" title='BranchOffset' data-type='int32_t' data-ref="913BranchOffset">BranchOffset</dfn> = <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend32Ej" title='llvm::SignExtend32' data-ref="_ZN4llvm12SignExtend32Ej">SignExtend32</a>&lt;<var>21</var>&gt;(<a class="local col0 ref" href="#910Offset" title='Offset' data-ref="910Offset">Offset</a>) * <var>4</var> + <var>4</var>;</td></tr>
<tr><th id="2340">2340</th><td></td></tr>
<tr><th id="2341">2341</th><td>  <a class="local col9 ref" href="#909Inst" title='Inst' data-ref="909Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col3 ref" href="#913BranchOffset" title='BranchOffset' data-ref="913BranchOffset">BranchOffset</a>));</td></tr>
<tr><th id="2342">2342</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="2343">2343</th><td>}</td></tr>
<tr><th id="2344">2344</th><td></td></tr>
<tr><th id="2345">2345</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL20DecodeBranchTarget26RN4llvm6MCInstEjmPKv" title='DecodeBranchTarget26' data-type='DecodeStatus DecodeBranchTarget26(llvm::MCInst &amp; Inst, unsigned int Offset, uint64_t Address, const void * Decoder)' data-ref="_ZL20DecodeBranchTarget26RN4llvm6MCInstEjmPKv">DecodeBranchTarget26</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="914Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="914Inst">Inst</dfn>,</td></tr>
<tr><th id="2346">2346</th><td>                                         <em>unsigned</em> <dfn class="local col5 decl" id="915Offset" title='Offset' data-type='unsigned int' data-ref="915Offset">Offset</dfn>,</td></tr>
<tr><th id="2347">2347</th><td>                                         <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="916Address" title='Address' data-type='uint64_t' data-ref="916Address">Address</dfn>,</td></tr>
<tr><th id="2348">2348</th><td>                                         <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="917Decoder" title='Decoder' data-type='const void *' data-ref="917Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="2349">2349</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="local col8 decl" id="918BranchOffset" title='BranchOffset' data-type='int32_t' data-ref="918BranchOffset">BranchOffset</dfn> = <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend32Ej" title='llvm::SignExtend32' data-ref="_ZN4llvm12SignExtend32Ej">SignExtend32</a>&lt;<var>26</var>&gt;(<a class="local col5 ref" href="#915Offset" title='Offset' data-ref="915Offset">Offset</a>) * <var>4</var> + <var>4</var>;</td></tr>
<tr><th id="2350">2350</th><td></td></tr>
<tr><th id="2351">2351</th><td>  <a class="local col4 ref" href="#914Inst" title='Inst' data-ref="914Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col8 ref" href="#918BranchOffset" title='BranchOffset' data-ref="918BranchOffset">BranchOffset</a>));</td></tr>
<tr><th id="2352">2352</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="2353">2353</th><td>}</td></tr>
<tr><th id="2354">2354</th><td></td></tr>
<tr><th id="2355">2355</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL21DecodeBranchTarget7MMRN4llvm6MCInstEjmPKv" title='DecodeBranchTarget7MM' data-type='DecodeStatus DecodeBranchTarget7MM(llvm::MCInst &amp; Inst, unsigned int Offset, uint64_t Address, const void * Decoder)' data-ref="_ZL21DecodeBranchTarget7MMRN4llvm6MCInstEjmPKv">DecodeBranchTarget7MM</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="919Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="919Inst">Inst</dfn>,</td></tr>
<tr><th id="2356">2356</th><td>                                          <em>unsigned</em> <dfn class="local col0 decl" id="920Offset" title='Offset' data-type='unsigned int' data-ref="920Offset">Offset</dfn>,</td></tr>
<tr><th id="2357">2357</th><td>                                          <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="921Address" title='Address' data-type='uint64_t' data-ref="921Address">Address</dfn>,</td></tr>
<tr><th id="2358">2358</th><td>                                          <em>const</em> <em>void</em> *<dfn class="local col2 decl" id="922Decoder" title='Decoder' data-type='const void *' data-ref="922Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="2359">2359</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="local col3 decl" id="923BranchOffset" title='BranchOffset' data-type='int32_t' data-ref="923BranchOffset">BranchOffset</dfn> = <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend32Ej" title='llvm::SignExtend32' data-ref="_ZN4llvm12SignExtend32Ej">SignExtend32</a>&lt;<var>8</var>&gt;(<a class="local col0 ref" href="#920Offset" title='Offset' data-ref="920Offset">Offset</a> &lt;&lt; <var>1</var>);</td></tr>
<tr><th id="2360">2360</th><td>  <a class="local col9 ref" href="#919Inst" title='Inst' data-ref="919Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col3 ref" href="#923BranchOffset" title='BranchOffset' data-ref="923BranchOffset">BranchOffset</a>));</td></tr>
<tr><th id="2361">2361</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="2362">2362</th><td>}</td></tr>
<tr><th id="2363">2363</th><td></td></tr>
<tr><th id="2364">2364</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL22DecodeBranchTarget10MMRN4llvm6MCInstEjmPKv" title='DecodeBranchTarget10MM' data-type='DecodeStatus DecodeBranchTarget10MM(llvm::MCInst &amp; Inst, unsigned int Offset, uint64_t Address, const void * Decoder)' data-ref="_ZL22DecodeBranchTarget10MMRN4llvm6MCInstEjmPKv">DecodeBranchTarget10MM</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="924Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="924Inst">Inst</dfn>,</td></tr>
<tr><th id="2365">2365</th><td>                                           <em>unsigned</em> <dfn class="local col5 decl" id="925Offset" title='Offset' data-type='unsigned int' data-ref="925Offset">Offset</dfn>,</td></tr>
<tr><th id="2366">2366</th><td>                                           <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="926Address" title='Address' data-type='uint64_t' data-ref="926Address">Address</dfn>,</td></tr>
<tr><th id="2367">2367</th><td>                                           <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="927Decoder" title='Decoder' data-type='const void *' data-ref="927Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="2368">2368</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="local col8 decl" id="928BranchOffset" title='BranchOffset' data-type='int32_t' data-ref="928BranchOffset">BranchOffset</dfn> = <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend32Ej" title='llvm::SignExtend32' data-ref="_ZN4llvm12SignExtend32Ej">SignExtend32</a>&lt;<var>11</var>&gt;(<a class="local col5 ref" href="#925Offset" title='Offset' data-ref="925Offset">Offset</a> &lt;&lt; <var>1</var>);</td></tr>
<tr><th id="2369">2369</th><td>  <a class="local col4 ref" href="#924Inst" title='Inst' data-ref="924Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col8 ref" href="#928BranchOffset" title='BranchOffset' data-ref="928BranchOffset">BranchOffset</a>));</td></tr>
<tr><th id="2370">2370</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="2371">2371</th><td>}</td></tr>
<tr><th id="2372">2372</th><td></td></tr>
<tr><th id="2373">2373</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL20DecodeBranchTargetMMRN4llvm6MCInstEjmPKv" title='DecodeBranchTargetMM' data-type='DecodeStatus DecodeBranchTargetMM(llvm::MCInst &amp; Inst, unsigned int Offset, uint64_t Address, const void * Decoder)' data-ref="_ZL20DecodeBranchTargetMMRN4llvm6MCInstEjmPKv">DecodeBranchTargetMM</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="929Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="929Inst">Inst</dfn>,</td></tr>
<tr><th id="2374">2374</th><td>                                         <em>unsigned</em> <dfn class="local col0 decl" id="930Offset" title='Offset' data-type='unsigned int' data-ref="930Offset">Offset</dfn>,</td></tr>
<tr><th id="2375">2375</th><td>                                         <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="931Address" title='Address' data-type='uint64_t' data-ref="931Address">Address</dfn>,</td></tr>
<tr><th id="2376">2376</th><td>                                         <em>const</em> <em>void</em> *<dfn class="local col2 decl" id="932Decoder" title='Decoder' data-type='const void *' data-ref="932Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="2377">2377</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="local col3 decl" id="933BranchOffset" title='BranchOffset' data-type='int32_t' data-ref="933BranchOffset">BranchOffset</dfn> = <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend32Ej" title='llvm::SignExtend32' data-ref="_ZN4llvm12SignExtend32Ej">SignExtend32</a>&lt;<var>16</var>&gt;(<a class="local col0 ref" href="#930Offset" title='Offset' data-ref="930Offset">Offset</a>) * <var>2</var> + <var>4</var>;</td></tr>
<tr><th id="2378">2378</th><td>  <a class="local col9 ref" href="#929Inst" title='Inst' data-ref="929Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col3 ref" href="#933BranchOffset" title='BranchOffset' data-ref="933BranchOffset">BranchOffset</a>));</td></tr>
<tr><th id="2379">2379</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="2380">2380</th><td>}</td></tr>
<tr><th id="2381">2381</th><td></td></tr>
<tr><th id="2382">2382</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL22DecodeBranchTarget26MMRN4llvm6MCInstEjmPKv" title='DecodeBranchTarget26MM' data-type='DecodeStatus DecodeBranchTarget26MM(llvm::MCInst &amp; Inst, unsigned int Offset, uint64_t Address, const void * Decoder)' data-ref="_ZL22DecodeBranchTarget26MMRN4llvm6MCInstEjmPKv">DecodeBranchTarget26MM</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="934Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="934Inst">Inst</dfn>,</td></tr>
<tr><th id="2383">2383</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="935Offset" title='Offset' data-type='unsigned int' data-ref="935Offset">Offset</dfn>,</td></tr>
<tr><th id="2384">2384</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="936Address" title='Address' data-type='uint64_t' data-ref="936Address">Address</dfn>,</td></tr>
<tr><th id="2385">2385</th><td>  <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="937Decoder" title='Decoder' data-type='const void *' data-ref="937Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="2386">2386</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="local col8 decl" id="938BranchOffset" title='BranchOffset' data-type='int32_t' data-ref="938BranchOffset">BranchOffset</dfn> = <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend32Ej" title='llvm::SignExtend32' data-ref="_ZN4llvm12SignExtend32Ej">SignExtend32</a>&lt;<var>27</var>&gt;(<a class="local col5 ref" href="#935Offset" title='Offset' data-ref="935Offset">Offset</a> &lt;&lt; <var>1</var>);</td></tr>
<tr><th id="2387">2387</th><td></td></tr>
<tr><th id="2388">2388</th><td>  <a class="local col4 ref" href="#934Inst" title='Inst' data-ref="934Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col8 ref" href="#938BranchOffset" title='BranchOffset' data-ref="938BranchOffset">BranchOffset</a>));</td></tr>
<tr><th id="2389">2389</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="2390">2390</th><td>}</td></tr>
<tr><th id="2391">2391</th><td></td></tr>
<tr><th id="2392">2392</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL18DecodeJumpTargetMMRN4llvm6MCInstEjmPKv" title='DecodeJumpTargetMM' data-type='DecodeStatus DecodeJumpTargetMM(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL18DecodeJumpTargetMMRN4llvm6MCInstEjmPKv">DecodeJumpTargetMM</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="939Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="939Inst">Inst</dfn>,</td></tr>
<tr><th id="2393">2393</th><td>                                       <em>unsigned</em> <dfn class="local col0 decl" id="940Insn" title='Insn' data-type='unsigned int' data-ref="940Insn">Insn</dfn>,</td></tr>
<tr><th id="2394">2394</th><td>                                       <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="941Address" title='Address' data-type='uint64_t' data-ref="941Address">Address</dfn>,</td></tr>
<tr><th id="2395">2395</th><td>                                       <em>const</em> <em>void</em> *<dfn class="local col2 decl" id="942Decoder" title='Decoder' data-type='const void *' data-ref="942Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="2396">2396</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="943JumpOffset" title='JumpOffset' data-type='unsigned int' data-ref="943JumpOffset">JumpOffset</dfn> = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>0</var>, <var>26</var>) &lt;&lt; <var>1</var>;</td></tr>
<tr><th id="2397">2397</th><td>  <a class="local col9 ref" href="#939Inst" title='Inst' data-ref="939Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col3 ref" href="#943JumpOffset" title='JumpOffset' data-ref="943JumpOffset">JumpOffset</a>));</td></tr>
<tr><th id="2398">2398</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="2399">2399</th><td>}</td></tr>
<tr><th id="2400">2400</th><td></td></tr>
<tr><th id="2401">2401</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL18DecodeAddiur2Simm7RN4llvm6MCInstEjmPKv" title='DecodeAddiur2Simm7' data-type='DecodeStatus DecodeAddiur2Simm7(llvm::MCInst &amp; Inst, unsigned int Value, uint64_t Address, const void * Decoder)' data-ref="_ZL18DecodeAddiur2Simm7RN4llvm6MCInstEjmPKv">DecodeAddiur2Simm7</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="944Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="944Inst">Inst</dfn>,</td></tr>
<tr><th id="2402">2402</th><td>                                       <em>unsigned</em> <dfn class="local col5 decl" id="945Value" title='Value' data-type='unsigned int' data-ref="945Value">Value</dfn>,</td></tr>
<tr><th id="2403">2403</th><td>                                       <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="946Address" title='Address' data-type='uint64_t' data-ref="946Address">Address</dfn>,</td></tr>
<tr><th id="2404">2404</th><td>                                       <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="947Decoder" title='Decoder' data-type='const void *' data-ref="947Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="2405">2405</th><td>  <b>if</b> (<a class="local col5 ref" href="#945Value" title='Value' data-ref="945Value">Value</a> == <var>0</var>)</td></tr>
<tr><th id="2406">2406</th><td>    <a class="local col4 ref" href="#944Inst" title='Inst' data-ref="944Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<var>1</var>));</td></tr>
<tr><th id="2407">2407</th><td>  <b>else</b> <b>if</b> (<a class="local col5 ref" href="#945Value" title='Value' data-ref="945Value">Value</a> == <var>0x7</var>)</td></tr>
<tr><th id="2408">2408</th><td>    <a class="local col4 ref" href="#944Inst" title='Inst' data-ref="944Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(-<var>1</var>));</td></tr>
<tr><th id="2409">2409</th><td>  <b>else</b></td></tr>
<tr><th id="2410">2410</th><td>    <a class="local col4 ref" href="#944Inst" title='Inst' data-ref="944Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col5 ref" href="#945Value" title='Value' data-ref="945Value">Value</a> &lt;&lt; <var>2</var>));</td></tr>
<tr><th id="2411">2411</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="2412">2412</th><td>}</td></tr>
<tr><th id="2413">2413</th><td></td></tr>
<tr><th id="2414">2414</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL13DecodeLi16ImmRN4llvm6MCInstEjmPKv" title='DecodeLi16Imm' data-type='DecodeStatus DecodeLi16Imm(llvm::MCInst &amp; Inst, unsigned int Value, uint64_t Address, const void * Decoder)' data-ref="_ZL13DecodeLi16ImmRN4llvm6MCInstEjmPKv">DecodeLi16Imm</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="948Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="948Inst">Inst</dfn>,</td></tr>
<tr><th id="2415">2415</th><td>                                  <em>unsigned</em> <dfn class="local col9 decl" id="949Value" title='Value' data-type='unsigned int' data-ref="949Value">Value</dfn>,</td></tr>
<tr><th id="2416">2416</th><td>                                  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="950Address" title='Address' data-type='uint64_t' data-ref="950Address">Address</dfn>,</td></tr>
<tr><th id="2417">2417</th><td>                                  <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="951Decoder" title='Decoder' data-type='const void *' data-ref="951Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="2418">2418</th><td>  <b>if</b> (<a class="local col9 ref" href="#949Value" title='Value' data-ref="949Value">Value</a> == <var>0x7F</var>)</td></tr>
<tr><th id="2419">2419</th><td>    <a class="local col8 ref" href="#948Inst" title='Inst' data-ref="948Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(-<var>1</var>));</td></tr>
<tr><th id="2420">2420</th><td>  <b>else</b></td></tr>
<tr><th id="2421">2421</th><td>    <a class="local col8 ref" href="#948Inst" title='Inst' data-ref="948Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col9 ref" href="#949Value" title='Value' data-ref="949Value">Value</a>));</td></tr>
<tr><th id="2422">2422</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="2423">2423</th><td>}</td></tr>
<tr><th id="2424">2424</th><td></td></tr>
<tr><th id="2425">2425</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL25DecodePOOL16BEncodedFieldRN4llvm6MCInstEjmPKv" title='DecodePOOL16BEncodedField' data-type='DecodeStatus DecodePOOL16BEncodedField(llvm::MCInst &amp; Inst, unsigned int Value, uint64_t Address, const void * Decoder)' data-ref="_ZL25DecodePOOL16BEncodedFieldRN4llvm6MCInstEjmPKv">DecodePOOL16BEncodedField</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="952Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="952Inst">Inst</dfn>,</td></tr>
<tr><th id="2426">2426</th><td>                                              <em>unsigned</em> <dfn class="local col3 decl" id="953Value" title='Value' data-type='unsigned int' data-ref="953Value">Value</dfn>,</td></tr>
<tr><th id="2427">2427</th><td>                                              <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="954Address" title='Address' data-type='uint64_t' data-ref="954Address">Address</dfn>,</td></tr>
<tr><th id="2428">2428</th><td>                                              <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="955Decoder" title='Decoder' data-type='const void *' data-ref="955Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="2429">2429</th><td>  <a class="local col2 ref" href="#952Inst" title='Inst' data-ref="952Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col3 ref" href="#953Value" title='Value' data-ref="953Value">Value</a> == <var>0x0</var> ? <var>8</var> : <a class="local col3 ref" href="#953Value" title='Value' data-ref="953Value">Value</a>));</td></tr>
<tr><th id="2430">2430</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="2431">2431</th><td>}</td></tr>
<tr><th id="2432">2432</th><td></td></tr>
<tr><th id="2433">2433</th><td><b>template</b> &lt;<em>unsigned</em> Bits, <em>int</em> Offset, <em>int</em> Scale&gt;</td></tr>
<tr><th id="2434">2434</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL28DecodeUImmWithOffsetAndScaleRN4llvm6MCInstEjmPKv" title='DecodeUImmWithOffsetAndScale' data-type='DecodeStatus DecodeUImmWithOffsetAndScale(llvm::MCInst &amp; Inst, unsigned int Value, uint64_t Address, const void * Decoder)' data-ref="_ZL28DecodeUImmWithOffsetAndScaleRN4llvm6MCInstEjmPKv">DecodeUImmWithOffsetAndScale</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="956Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="956Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="957Value" title='Value' data-type='unsigned int' data-ref="957Value">Value</dfn>,</td></tr>
<tr><th id="2435">2435</th><td>                                                 <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="958Address" title='Address' data-type='uint64_t' data-ref="958Address">Address</dfn>,</td></tr>
<tr><th id="2436">2436</th><td>                                                 <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="959Decoder" title='Decoder' data-type='const void *' data-ref="959Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="2437">2437</th><td>  <a class="local col7 ref" href="#957Value" title='Value' data-ref="957Value">Value</a> &amp;= ((<var>1</var> &lt;&lt; <a class="tu ref" href="#Bits" title='Bits' data-use='r' data-ref="Bits">Bits</a>) - <var>1</var>);</td></tr>
<tr><th id="2438">2438</th><td>  <a class="local col7 ref" href="#957Value" title='Value' data-ref="957Value">Value</a> *= <a class="tu ref" href="#Scale" title='Scale' data-use='r' data-ref="Scale">Scale</a>;</td></tr>
<tr><th id="2439">2439</th><td>  <a class="local col6 ref" href="#956Inst" title='Inst' data-ref="956Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col7 ref" href="#957Value" title='Value' data-ref="957Value">Value</a> + <a class="tu ref" href="#Offset" title='Offset' data-use='r' data-ref="Offset">Offset</a>));</td></tr>
<tr><th id="2440">2440</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="2441">2441</th><td>}</td></tr>
<tr><th id="2442">2442</th><td></td></tr>
<tr><th id="2443">2443</th><td><b>template</b> &lt;<em>unsigned</em> Bits, <em>int</em> Offset, <em>int</em> ScaleBy&gt;</td></tr>
<tr><th id="2444">2444</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL28DecodeSImmWithOffsetAndScaleRN4llvm6MCInstEjmPKv" title='DecodeSImmWithOffsetAndScale' data-type='DecodeStatus DecodeSImmWithOffsetAndScale(llvm::MCInst &amp; Inst, unsigned int Value, uint64_t Address, const void * Decoder)' data-ref="_ZL28DecodeSImmWithOffsetAndScaleRN4llvm6MCInstEjmPKv">DecodeSImmWithOffsetAndScale</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="960Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="960Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="961Value" title='Value' data-type='unsigned int' data-ref="961Value">Value</dfn>,</td></tr>
<tr><th id="2445">2445</th><td>                                                 <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="962Address" title='Address' data-type='uint64_t' data-ref="962Address">Address</dfn>,</td></tr>
<tr><th id="2446">2446</th><td>                                                 <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="963Decoder" title='Decoder' data-type='const void *' data-ref="963Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="2447">2447</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="local col4 decl" id="964Imm" title='Imm' data-type='int32_t' data-ref="964Imm">Imm</dfn> = SignExtend32&lt;<a class="tu ref" href="#Bits" title='Bits' data-use='c' data-ref="Bits">Bits</a>&gt;(<a class="local col1 ref" href="#961Value" title='Value' data-ref="961Value">Value</a>) * <a class="tu ref" href="#ScaleBy" title='ScaleBy' data-ref="ScaleBy">ScaleBy</a>;</td></tr>
<tr><th id="2448">2448</th><td>  <a class="local col0 ref" href="#960Inst" title='Inst' data-ref="960Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col4 ref" href="#964Imm" title='Imm' data-ref="964Imm">Imm</a> + <a class="tu ref" href="#Offset" title='Offset' data-use='r' data-ref="Offset">Offset</a>));</td></tr>
<tr><th id="2449">2449</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="2450">2450</th><td>}</td></tr>
<tr><th id="2451">2451</th><td></td></tr>
<tr><th id="2452">2452</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL13DecodeInsSizeRN4llvm6MCInstEjmPKv" title='DecodeInsSize' data-type='DecodeStatus DecodeInsSize(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL13DecodeInsSizeRN4llvm6MCInstEjmPKv">DecodeInsSize</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="965Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="965Inst">Inst</dfn>,</td></tr>
<tr><th id="2453">2453</th><td>                                  <em>unsigned</em> <dfn class="local col6 decl" id="966Insn" title='Insn' data-type='unsigned int' data-ref="966Insn">Insn</dfn>,</td></tr>
<tr><th id="2454">2454</th><td>                                  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="967Address" title='Address' data-type='uint64_t' data-ref="967Address">Address</dfn>,</td></tr>
<tr><th id="2455">2455</th><td>                                  <em>const</em> <em>void</em> *<dfn class="local col8 decl" id="968Decoder" title='Decoder' data-type='const void *' data-ref="968Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="2456">2456</th><td>  <i>// First we need to grab the pos(lsb) from MCInst.</i></td></tr>
<tr><th id="2457">2457</th><td><i>  // This function only handles the 32 bit variants of ins, as dins</i></td></tr>
<tr><th id="2458">2458</th><td><i>  // variants are handled differently.</i></td></tr>
<tr><th id="2459">2459</th><td>  <em>int</em> <dfn class="local col9 decl" id="969Pos" title='Pos' data-type='int' data-ref="969Pos">Pos</dfn> = <a class="local col5 ref" href="#965Inst" title='Inst' data-ref="965Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2460">2460</th><td>  <em>int</em> <dfn class="local col0 decl" id="970Size" title='Size' data-type='int' data-ref="970Size">Size</dfn> = (<em>int</em>) <a class="local col6 ref" href="#966Insn" title='Insn' data-ref="966Insn">Insn</a> - <a class="local col9 ref" href="#969Pos" title='Pos' data-ref="969Pos">Pos</a> + <var>1</var>;</td></tr>
<tr><th id="2461">2461</th><td>  <a class="local col5 ref" href="#965Inst" title='Inst' data-ref="965Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend32Ej" title='llvm::SignExtend32' data-ref="_ZN4llvm12SignExtend32Ej">SignExtend32</a>&lt;<var>16</var>&gt;(<a class="local col0 ref" href="#970Size" title='Size' data-ref="970Size">Size</a>)));</td></tr>
<tr><th id="2462">2462</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="2463">2463</th><td>}</td></tr>
<tr><th id="2464">2464</th><td></td></tr>
<tr><th id="2465">2465</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL16DecodeSimm19Lsl2RN4llvm6MCInstEjmPKv" title='DecodeSimm19Lsl2' data-type='DecodeStatus DecodeSimm19Lsl2(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL16DecodeSimm19Lsl2RN4llvm6MCInstEjmPKv">DecodeSimm19Lsl2</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="971Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="971Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="972Insn" title='Insn' data-type='unsigned int' data-ref="972Insn">Insn</dfn>,</td></tr>
<tr><th id="2466">2466</th><td>                                     <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="973Address" title='Address' data-type='uint64_t' data-ref="973Address">Address</dfn>, <em>const</em> <em>void</em> *<dfn class="local col4 decl" id="974Decoder" title='Decoder' data-type='const void *' data-ref="974Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="2467">2467</th><td>  <a class="local col1 ref" href="#971Inst" title='Inst' data-ref="971Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend32Ej" title='llvm::SignExtend32' data-ref="_ZN4llvm12SignExtend32Ej">SignExtend32</a>&lt;<var>19</var>&gt;(<a class="local col2 ref" href="#972Insn" title='Insn' data-ref="972Insn">Insn</a>) * <var>4</var>));</td></tr>
<tr><th id="2468">2468</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="2469">2469</th><td>}</td></tr>
<tr><th id="2470">2470</th><td></td></tr>
<tr><th id="2471">2471</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL16DecodeSimm18Lsl3RN4llvm6MCInstEjmPKv" title='DecodeSimm18Lsl3' data-type='DecodeStatus DecodeSimm18Lsl3(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL16DecodeSimm18Lsl3RN4llvm6MCInstEjmPKv">DecodeSimm18Lsl3</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="975Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="975Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="976Insn" title='Insn' data-type='unsigned int' data-ref="976Insn">Insn</dfn>,</td></tr>
<tr><th id="2472">2472</th><td>                                     <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="977Address" title='Address' data-type='uint64_t' data-ref="977Address">Address</dfn>, <em>const</em> <em>void</em> *<dfn class="local col8 decl" id="978Decoder" title='Decoder' data-type='const void *' data-ref="978Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="2473">2473</th><td>  <a class="local col5 ref" href="#975Inst" title='Inst' data-ref="975Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend32Ej" title='llvm::SignExtend32' data-ref="_ZN4llvm12SignExtend32Ej">SignExtend32</a>&lt;<var>18</var>&gt;(<a class="local col6 ref" href="#976Insn" title='Insn' data-ref="976Insn">Insn</a>) * <var>8</var>));</td></tr>
<tr><th id="2474">2474</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="2475">2475</th><td>}</td></tr>
<tr><th id="2476">2476</th><td></td></tr>
<tr><th id="2477">2477</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL13DecodeSimm9SPRN4llvm6MCInstEjmPKv" title='DecodeSimm9SP' data-type='DecodeStatus DecodeSimm9SP(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL13DecodeSimm9SPRN4llvm6MCInstEjmPKv">DecodeSimm9SP</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="979Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="979Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="980Insn" title='Insn' data-type='unsigned int' data-ref="980Insn">Insn</dfn>,</td></tr>
<tr><th id="2478">2478</th><td>                                  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="981Address" title='Address' data-type='uint64_t' data-ref="981Address">Address</dfn>, <em>const</em> <em>void</em> *<dfn class="local col2 decl" id="982Decoder" title='Decoder' data-type='const void *' data-ref="982Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="2479">2479</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="local col3 decl" id="983DecodedValue" title='DecodedValue' data-type='int32_t' data-ref="983DecodedValue">DecodedValue</dfn>;</td></tr>
<tr><th id="2480">2480</th><td>  <b>switch</b> (<a class="local col0 ref" href="#980Insn" title='Insn' data-ref="980Insn">Insn</a>) {</td></tr>
<tr><th id="2481">2481</th><td>  <b>case</b> <var>0</var>: <a class="local col3 ref" href="#983DecodedValue" title='DecodedValue' data-ref="983DecodedValue">DecodedValue</a> = <var>256</var>; <b>break</b>;</td></tr>
<tr><th id="2482">2482</th><td>  <b>case</b> <var>1</var>: <a class="local col3 ref" href="#983DecodedValue" title='DecodedValue' data-ref="983DecodedValue">DecodedValue</a> = <var>257</var>; <b>break</b>;</td></tr>
<tr><th id="2483">2483</th><td>  <b>case</b> <var>510</var>: <a class="local col3 ref" href="#983DecodedValue" title='DecodedValue' data-ref="983DecodedValue">DecodedValue</a> = -<var>258</var>; <b>break</b>;</td></tr>
<tr><th id="2484">2484</th><td>  <b>case</b> <var>511</var>: <a class="local col3 ref" href="#983DecodedValue" title='DecodedValue' data-ref="983DecodedValue">DecodedValue</a> = -<var>257</var>; <b>break</b>;</td></tr>
<tr><th id="2485">2485</th><td>  <b>default</b>: <a class="local col3 ref" href="#983DecodedValue" title='DecodedValue' data-ref="983DecodedValue">DecodedValue</a> = <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend32Ej" title='llvm::SignExtend32' data-ref="_ZN4llvm12SignExtend32Ej">SignExtend32</a>&lt;<var>9</var>&gt;(<a class="local col0 ref" href="#980Insn" title='Insn' data-ref="980Insn">Insn</a>); <b>break</b>;</td></tr>
<tr><th id="2486">2486</th><td>  }</td></tr>
<tr><th id="2487">2487</th><td>  <a class="local col9 ref" href="#979Inst" title='Inst' data-ref="979Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col3 ref" href="#983DecodedValue" title='DecodedValue' data-ref="983DecodedValue">DecodedValue</a> * <var>4</var>));</td></tr>
<tr><th id="2488">2488</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="2489">2489</th><td>}</td></tr>
<tr><th id="2490">2490</th><td></td></tr>
<tr><th id="2491">2491</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL15DecodeANDI16ImmRN4llvm6MCInstEjmPKv" title='DecodeANDI16Imm' data-type='DecodeStatus DecodeANDI16Imm(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL15DecodeANDI16ImmRN4llvm6MCInstEjmPKv">DecodeANDI16Imm</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="984Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="984Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="985Insn" title='Insn' data-type='unsigned int' data-ref="985Insn">Insn</dfn>,</td></tr>
<tr><th id="2492">2492</th><td>                                    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="986Address" title='Address' data-type='uint64_t' data-ref="986Address">Address</dfn>, <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="987Decoder" title='Decoder' data-type='const void *' data-ref="987Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="2493">2493</th><td>  <i>// Insn must be &gt;= 0, since it is unsigned that condition is always true.</i></td></tr>
<tr><th id="2494">2494</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Insn &lt; 16) ? void (0) : __assert_fail (&quot;Insn &lt; 16&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/Disassembler/MipsDisassembler.cpp&quot;, 2494, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#985Insn" title='Insn' data-ref="985Insn">Insn</a> &lt; <var>16</var>);</td></tr>
<tr><th id="2495">2495</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="local col8 decl" id="988DecodedValues" title='DecodedValues' data-type='int32_t [16]' data-ref="988DecodedValues">DecodedValues</dfn>[] = {<var>128</var>, <var>1</var>, <var>2</var>, <var>3</var>, <var>4</var>, <var>7</var>, <var>8</var>, <var>15</var>, <var>16</var>, <var>31</var>, <var>32</var>, <var>63</var>, <var>64</var>,</td></tr>
<tr><th id="2496">2496</th><td>                             <var>255</var>, <var>32768</var>, <var>65535</var>};</td></tr>
<tr><th id="2497">2497</th><td>  <a class="local col4 ref" href="#984Inst" title='Inst' data-ref="984Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col8 ref" href="#988DecodedValues" title='DecodedValues' data-ref="988DecodedValues">DecodedValues</a>[<a class="local col5 ref" href="#985Insn" title='Insn' data-ref="985Insn">Insn</a>]));</td></tr>
<tr><th id="2498">2498</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="2499">2499</th><td>}</td></tr>
<tr><th id="2500">2500</th><td></td></tr>
<tr><th id="2501">2501</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL20DecodeRegListOperandRN4llvm6MCInstEjmPKv" title='DecodeRegListOperand' data-type='DecodeStatus DecodeRegListOperand(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL20DecodeRegListOperandRN4llvm6MCInstEjmPKv">DecodeRegListOperand</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="989Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="989Inst">Inst</dfn>,</td></tr>
<tr><th id="2502">2502</th><td>                                         <em>unsigned</em> <dfn class="local col0 decl" id="990Insn" title='Insn' data-type='unsigned int' data-ref="990Insn">Insn</dfn>,</td></tr>
<tr><th id="2503">2503</th><td>                                         <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="991Address" title='Address' data-type='uint64_t' data-ref="991Address">Address</dfn>,</td></tr>
<tr><th id="2504">2504</th><td>                                         <em>const</em> <em>void</em> *<dfn class="local col2 decl" id="992Decoder" title='Decoder' data-type='const void *' data-ref="992Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="2505">2505</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="993Regs" title='Regs' data-type='unsigned int []' data-ref="993Regs">Regs</dfn>[] = {<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::S0, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::S1, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::S2, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::S3, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::S4, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::S5,</td></tr>
<tr><th id="2506">2506</th><td>                     <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::S6, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::S7, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::FP};</td></tr>
<tr><th id="2507">2507</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="994RegNum" title='RegNum' data-type='unsigned int' data-ref="994RegNum">RegNum</dfn>;</td></tr>
<tr><th id="2508">2508</th><td></td></tr>
<tr><th id="2509">2509</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="995RegLst" title='RegLst' data-type='unsigned int' data-ref="995RegLst">RegLst</dfn> = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>21</var>, <var>5</var>);</td></tr>
<tr><th id="2510">2510</th><td></td></tr>
<tr><th id="2511">2511</th><td>  <i>// Empty register lists are not allowed.</i></td></tr>
<tr><th id="2512">2512</th><td>  <b>if</b> (<a class="local col5 ref" href="#995RegLst" title='RegLst' data-ref="995RegLst">RegLst</a> == <var>0</var>)</td></tr>
<tr><th id="2513">2513</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="2514">2514</th><td></td></tr>
<tr><th id="2515">2515</th><td>  <a class="local col4 ref" href="#994RegNum" title='RegNum' data-ref="994RegNum">RegNum</a> = <a class="local col5 ref" href="#995RegLst" title='RegLst' data-ref="995RegLst">RegLst</a> &amp; <var>0xf</var>;</td></tr>
<tr><th id="2516">2516</th><td></td></tr>
<tr><th id="2517">2517</th><td>  <i>// RegLst values 10-15, and 26-31 are reserved.</i></td></tr>
<tr><th id="2518">2518</th><td>  <b>if</b> (<a class="local col4 ref" href="#994RegNum" title='RegNum' data-ref="994RegNum">RegNum</a> &gt; <var>9</var>)</td></tr>
<tr><th id="2519">2519</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="2520">2520</th><td></td></tr>
<tr><th id="2521">2521</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="996i" title='i' data-type='unsigned int' data-ref="996i">i</dfn> = <var>0</var>; <a class="local col6 ref" href="#996i" title='i' data-ref="996i">i</a> &lt; <a class="local col4 ref" href="#994RegNum" title='RegNum' data-ref="994RegNum">RegNum</a>; <a class="local col6 ref" href="#996i" title='i' data-ref="996i">i</a>++)</td></tr>
<tr><th id="2522">2522</th><td>    <a class="local col9 ref" href="#989Inst" title='Inst' data-ref="989Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col3 ref" href="#993Regs" title='Regs' data-ref="993Regs">Regs</a>[<a class="local col6 ref" href="#996i" title='i' data-ref="996i">i</a>]));</td></tr>
<tr><th id="2523">2523</th><td></td></tr>
<tr><th id="2524">2524</th><td>  <b>if</b> (RegLst &amp; <var>0x10</var>)</td></tr>
<tr><th id="2525">2525</th><td>    Inst.addOperand(MCOperand::createReg(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::RA));</td></tr>
<tr><th id="2526">2526</th><td></td></tr>
<tr><th id="2527">2527</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="2528">2528</th><td>}</td></tr>
<tr><th id="2529">2529</th><td></td></tr>
<tr><th id="2530">2530</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL22DecodeRegListOperand16RN4llvm6MCInstEjmPKv" title='DecodeRegListOperand16' data-type='DecodeStatus DecodeRegListOperand16(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL22DecodeRegListOperand16RN4llvm6MCInstEjmPKv">DecodeRegListOperand16</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="997Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="997Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="998Insn" title='Insn' data-type='unsigned int' data-ref="998Insn">Insn</dfn>,</td></tr>
<tr><th id="2531">2531</th><td>                                           <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="999Address" title='Address' data-type='uint64_t' data-ref="999Address">Address</dfn>,</td></tr>
<tr><th id="2532">2532</th><td>                                           <em>const</em> <em>void</em> *<dfn class="local col0 decl" id="1000Decoder" title='Decoder' data-type='const void *' data-ref="1000Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="2533">2533</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="1001Regs" title='Regs' data-type='unsigned int []' data-ref="1001Regs">Regs</dfn>[] = {<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::S0, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::S1, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::S2, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::S3};</td></tr>
<tr><th id="2534">2534</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="1002RegLst" title='RegLst' data-type='unsigned int' data-ref="1002RegLst">RegLst</dfn>;</td></tr>
<tr><th id="2535">2535</th><td>  <b>switch</b>(<a class="local col7 ref" href="#997Inst" title='Inst' data-ref="997Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2536">2536</th><td>  <b>default</b>:</td></tr>
<tr><th id="2537">2537</th><td>    RegLst = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>4</var>, <var>2</var>);</td></tr>
<tr><th id="2538">2538</th><td>    <b>break</b>;</td></tr>
<tr><th id="2539">2539</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::LWM16_MMR6:</td></tr>
<tr><th id="2540">2540</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::SWM16_MMR6:</td></tr>
<tr><th id="2541">2541</th><td>    RegLst = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>8</var>, <var>2</var>);</td></tr>
<tr><th id="2542">2542</th><td>    <b>break</b>;</td></tr>
<tr><th id="2543">2543</th><td>  }</td></tr>
<tr><th id="2544">2544</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="1003RegNum" title='RegNum' data-type='unsigned int' data-ref="1003RegNum">RegNum</dfn> = <a class="local col2 ref" href="#1002RegLst" title='RegLst' data-ref="1002RegLst">RegLst</a> &amp; <var>0x3</var>;</td></tr>
<tr><th id="2545">2545</th><td></td></tr>
<tr><th id="2546">2546</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="1004i" title='i' data-type='unsigned int' data-ref="1004i">i</dfn> = <var>0</var>; <a class="local col4 ref" href="#1004i" title='i' data-ref="1004i">i</a> &lt;= <a class="local col3 ref" href="#1003RegNum" title='RegNum' data-ref="1003RegNum">RegNum</a>; <a class="local col4 ref" href="#1004i" title='i' data-ref="1004i">i</a>++)</td></tr>
<tr><th id="2547">2547</th><td>    <a class="local col7 ref" href="#997Inst" title='Inst' data-ref="997Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col1 ref" href="#1001Regs" title='Regs' data-ref="1001Regs">Regs</a>[<a class="local col4 ref" href="#1004i" title='i' data-ref="1004i">i</a>]));</td></tr>
<tr><th id="2548">2548</th><td></td></tr>
<tr><th id="2549">2549</th><td>  Inst.addOperand(MCOperand::createReg(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::RA));</td></tr>
<tr><th id="2550">2550</th><td></td></tr>
<tr><th id="2551">2551</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="2552">2552</th><td>}</td></tr>
<tr><th id="2553">2553</th><td></td></tr>
<tr><th id="2554">2554</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL19DecodeMovePOperandsRN4llvm6MCInstEjmPKv" title='DecodeMovePOperands' data-type='DecodeStatus DecodeMovePOperands(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL19DecodeMovePOperandsRN4llvm6MCInstEjmPKv">DecodeMovePOperands</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="1005Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="1005Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="1006Insn" title='Insn' data-type='unsigned int' data-ref="1006Insn">Insn</dfn>,</td></tr>
<tr><th id="2555">2555</th><td>                                          <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="1007Address" title='Address' data-type='uint64_t' data-ref="1007Address">Address</dfn>,</td></tr>
<tr><th id="2556">2556</th><td>                                          <em>const</em> <em>void</em> *<dfn class="local col8 decl" id="1008Decoder" title='Decoder' data-type='const void *' data-ref="1008Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="2557">2557</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="1009RegPair" title='RegPair' data-type='unsigned int' data-ref="1009RegPair">RegPair</dfn> = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>7</var>, <var>3</var>);</td></tr>
<tr><th id="2558">2558</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL18DecodeMovePRegPairRN4llvm6MCInstEjmPKv" title='DecodeMovePRegPair' data-use='c' data-ref="_ZL18DecodeMovePRegPairRN4llvm6MCInstEjmPKv">DecodeMovePRegPair</a>(<span class='refarg'><a class="local col5 ref" href="#1005Inst" title='Inst' data-ref="1005Inst">Inst</a></span>, <a class="local col9 ref" href="#1009RegPair" title='RegPair' data-ref="1009RegPair">RegPair</a>, <a class="local col7 ref" href="#1007Address" title='Address' data-ref="1007Address">Address</a>, <a class="local col8 ref" href="#1008Decoder" title='Decoder' data-ref="1008Decoder">Decoder</a>) ==</td></tr>
<tr><th id="2559">2559</th><td>      <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>)</td></tr>
<tr><th id="2560">2560</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="2561">2561</th><td></td></tr>
<tr><th id="2562">2562</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="1010RegRs" title='RegRs' data-type='unsigned int' data-ref="1010RegRs">RegRs</dfn>;</td></tr>
<tr><th id="2563">2563</th><td>  <b>if</b> (<b>static_cast</b>&lt;<em>const</em> MipsDisassembler*&gt;(Decoder)-&gt;hasMips32r6())</td></tr>
<tr><th id="2564">2564</th><td>    RegRs = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>0</var>, <var>2</var>) |</td></tr>
<tr><th id="2565">2565</th><td>            (<span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>3</var>, <var>1</var>) &lt;&lt; <var>2</var>);</td></tr>
<tr><th id="2566">2566</th><td>  <b>else</b></td></tr>
<tr><th id="2567">2567</th><td>    RegRs = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>1</var>, <var>3</var>);</td></tr>
<tr><th id="2568">2568</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL31DecodeGPRMM16MovePRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPRMM16MovePRegisterClass' data-use='c' data-ref="_ZL31DecodeGPRMM16MovePRegisterClassRN4llvm6MCInstEjmPKv">DecodeGPRMM16MovePRegisterClass</a>(<span class='refarg'><a class="local col5 ref" href="#1005Inst" title='Inst' data-ref="1005Inst">Inst</a></span>, <a class="local col0 ref" href="#1010RegRs" title='RegRs' data-ref="1010RegRs">RegRs</a>, <a class="local col7 ref" href="#1007Address" title='Address' data-ref="1007Address">Address</a>, <a class="local col8 ref" href="#1008Decoder" title='Decoder' data-ref="1008Decoder">Decoder</a>) ==</td></tr>
<tr><th id="2569">2569</th><td>      <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>)</td></tr>
<tr><th id="2570">2570</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="2571">2571</th><td></td></tr>
<tr><th id="2572">2572</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="1011RegRt" title='RegRt' data-type='unsigned int' data-ref="1011RegRt">RegRt</dfn> = <span class='error' title="use of undeclared identifier &apos;fieldFromInstruction&apos;">fieldFromInstruction</span>(Insn, <var>4</var>, <var>3</var>);</td></tr>
<tr><th id="2573">2573</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL31DecodeGPRMM16MovePRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPRMM16MovePRegisterClass' data-use='c' data-ref="_ZL31DecodeGPRMM16MovePRegisterClassRN4llvm6MCInstEjmPKv">DecodeGPRMM16MovePRegisterClass</a>(<span class='refarg'><a class="local col5 ref" href="#1005Inst" title='Inst' data-ref="1005Inst">Inst</a></span>, <a class="local col1 ref" href="#1011RegRt" title='RegRt' data-ref="1011RegRt">RegRt</a>, <a class="local col7 ref" href="#1007Address" title='Address' data-ref="1007Address">Address</a>, <a class="local col8 ref" href="#1008Decoder" title='Decoder' data-ref="1008Decoder">Decoder</a>) ==</td></tr>
<tr><th id="2574">2574</th><td>      <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>)</td></tr>
<tr><th id="2575">2575</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="2576">2576</th><td></td></tr>
<tr><th id="2577">2577</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="2578">2578</th><td>}</td></tr>
<tr><th id="2579">2579</th><td></td></tr>
<tr><th id="2580">2580</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL18DecodeMovePRegPairRN4llvm6MCInstEjmPKv" title='DecodeMovePRegPair' data-type='DecodeStatus DecodeMovePRegPair(llvm::MCInst &amp; Inst, unsigned int RegPair, uint64_t Address, const void * Decoder)' data-ref="_ZL18DecodeMovePRegPairRN4llvm6MCInstEjmPKv">DecodeMovePRegPair</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="1012Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="1012Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="1013RegPair" title='RegPair' data-type='unsigned int' data-ref="1013RegPair">RegPair</dfn>,</td></tr>
<tr><th id="2581">2581</th><td>                                       <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="1014Address" title='Address' data-type='uint64_t' data-ref="1014Address">Address</dfn>, <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="1015Decoder" title='Decoder' data-type='const void *' data-ref="1015Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="2582">2582</th><td>  <b>switch</b> (<a class="local col3 ref" href="#1013RegPair" title='RegPair' data-ref="1013RegPair">RegPair</a>) {</td></tr>
<tr><th id="2583">2583</th><td>  <b>default</b>:</td></tr>
<tr><th id="2584">2584</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="2585">2585</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="2586">2586</th><td>    Inst.addOperand(MCOperand::createReg(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::A1));</td></tr>
<tr><th id="2587">2587</th><td>    Inst.addOperand(MCOperand::createReg(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::A2));</td></tr>
<tr><th id="2588">2588</th><td>    <b>break</b>;</td></tr>
<tr><th id="2589">2589</th><td>  <b>case</b> <var>1</var>:</td></tr>
<tr><th id="2590">2590</th><td>    Inst.addOperand(MCOperand::createReg(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::A1));</td></tr>
<tr><th id="2591">2591</th><td>    Inst.addOperand(MCOperand::createReg(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::A3));</td></tr>
<tr><th id="2592">2592</th><td>    <b>break</b>;</td></tr>
<tr><th id="2593">2593</th><td>  <b>case</b> <var>2</var>:</td></tr>
<tr><th id="2594">2594</th><td>    Inst.addOperand(MCOperand::createReg(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::A2));</td></tr>
<tr><th id="2595">2595</th><td>    Inst.addOperand(MCOperand::createReg(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::A3));</td></tr>
<tr><th id="2596">2596</th><td>    <b>break</b>;</td></tr>
<tr><th id="2597">2597</th><td>  <b>case</b> <var>3</var>:</td></tr>
<tr><th id="2598">2598</th><td>    Inst.addOperand(MCOperand::createReg(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::A0));</td></tr>
<tr><th id="2599">2599</th><td>    Inst.addOperand(MCOperand::createReg(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::S5));</td></tr>
<tr><th id="2600">2600</th><td>    <b>break</b>;</td></tr>
<tr><th id="2601">2601</th><td>  <b>case</b> <var>4</var>:</td></tr>
<tr><th id="2602">2602</th><td>    Inst.addOperand(MCOperand::createReg(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::A0));</td></tr>
<tr><th id="2603">2603</th><td>    Inst.addOperand(MCOperand::createReg(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::S6));</td></tr>
<tr><th id="2604">2604</th><td>    <b>break</b>;</td></tr>
<tr><th id="2605">2605</th><td>  <b>case</b> <var>5</var>:</td></tr>
<tr><th id="2606">2606</th><td>    Inst.addOperand(MCOperand::createReg(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::A0));</td></tr>
<tr><th id="2607">2607</th><td>    Inst.addOperand(MCOperand::createReg(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::A1));</td></tr>
<tr><th id="2608">2608</th><td>    <b>break</b>;</td></tr>
<tr><th id="2609">2609</th><td>  <b>case</b> <var>6</var>:</td></tr>
<tr><th id="2610">2610</th><td>    Inst.addOperand(MCOperand::createReg(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::A0));</td></tr>
<tr><th id="2611">2611</th><td>    Inst.addOperand(MCOperand::createReg(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::A2));</td></tr>
<tr><th id="2612">2612</th><td>    <b>break</b>;</td></tr>
<tr><th id="2613">2613</th><td>  <b>case</b> <var>7</var>:</td></tr>
<tr><th id="2614">2614</th><td>    Inst.addOperand(MCOperand::createReg(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::A0));</td></tr>
<tr><th id="2615">2615</th><td>    Inst.addOperand(MCOperand::createReg(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::A3));</td></tr>
<tr><th id="2616">2616</th><td>    <b>break</b>;</td></tr>
<tr><th id="2617">2617</th><td>  }</td></tr>
<tr><th id="2618">2618</th><td></td></tr>
<tr><th id="2619">2619</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="2620">2620</th><td>}</td></tr>
<tr><th id="2621">2621</th><td></td></tr>
<tr><th id="2622">2622</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL16DecodeSimm23Lsl2RN4llvm6MCInstEjmPKv" title='DecodeSimm23Lsl2' data-type='DecodeStatus DecodeSimm23Lsl2(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL16DecodeSimm23Lsl2RN4llvm6MCInstEjmPKv">DecodeSimm23Lsl2</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="1016Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="1016Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="1017Insn" title='Insn' data-type='unsigned int' data-ref="1017Insn">Insn</dfn>,</td></tr>
<tr><th id="2623">2623</th><td>                                     <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="1018Address" title='Address' data-type='uint64_t' data-ref="1018Address">Address</dfn>, <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="1019Decoder" title='Decoder' data-type='const void *' data-ref="1019Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="2624">2624</th><td>  <a class="local col6 ref" href="#1016Inst" title='Inst' data-ref="1016Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend32Ej" title='llvm::SignExtend32' data-ref="_ZN4llvm12SignExtend32Ej">SignExtend32</a>&lt;<var>25</var>&gt;(<a class="local col7 ref" href="#1017Insn" title='Insn' data-ref="1017Insn">Insn</a> &lt;&lt; <var>2</var>)));</td></tr>
<tr><th id="2625">2625</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="2626">2626</th><td>}</td></tr>
<tr><th id="2627">2627</th><td></td></tr>
<tr><th id="2628">2628</th><td><b>template</b> &lt;<b>typename</b> InsnType&gt;</td></tr>
<tr><th id="2629">2629</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL25DecodeBgtzGroupBranchMMR6RN4llvm6MCInstET_mPKv" title='DecodeBgtzGroupBranchMMR6' data-type='DecodeStatus DecodeBgtzGroupBranchMMR6(llvm::MCInst &amp; MI, InsnType insn, uint64_t Address, const void * Decoder)' data-ref="_ZL25DecodeBgtzGroupBranchMMR6RN4llvm6MCInstET_mPKv">DecodeBgtzGroupBranchMMR6</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="1020MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="1020MI">MI</dfn>, InsnType <dfn class="local col1 decl" id="1021insn" title='insn' data-type='InsnType' data-ref="1021insn">insn</dfn>,</td></tr>
<tr><th id="2630">2630</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="1022Address" title='Address' data-type='uint64_t' data-ref="1022Address">Address</dfn>,</td></tr>
<tr><th id="2631">2631</th><td>  <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="1023Decoder" title='Decoder' data-type='const void *' data-ref="1023Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="2632">2632</th><td>  <i>// We have:</i></td></tr>
<tr><th id="2633">2633</th><td><i>  //    0b000111 ttttt sssss iiiiiiiiiiiiiiii</i></td></tr>
<tr><th id="2634">2634</th><td><i>  //      Invalid      if rt == 0</i></td></tr>
<tr><th id="2635">2635</th><td><i>  //      BGTZALC_MMR6 if rs == 0 &amp;&amp; rt != 0</i></td></tr>
<tr><th id="2636">2636</th><td><i>  //      BLTZALC_MMR6 if rs != 0 &amp;&amp; rs == rt</i></td></tr>
<tr><th id="2637">2637</th><td><i>  //      BLTUC_MMR6   if rs != 0 &amp;&amp; rs != rt</i></td></tr>
<tr><th id="2638">2638</th><td></td></tr>
<tr><th id="2639">2639</th><td>  InsnType <dfn class="local col4 decl" id="1024Rt" title='Rt' data-type='InsnType' data-ref="1024Rt">Rt</dfn> = fieldFromInstruction(<a class="local col1 ref" href="#1021insn" title='insn' data-ref="1021insn">insn</a>, <var>21</var>, <var>5</var>);</td></tr>
<tr><th id="2640">2640</th><td>  InsnType <dfn class="local col5 decl" id="1025Rs" title='Rs' data-type='InsnType' data-ref="1025Rs">Rs</dfn> = fieldFromInstruction(<a class="local col1 ref" href="#1021insn" title='insn' data-ref="1021insn">insn</a>, <var>16</var>, <var>5</var>);</td></tr>
<tr><th id="2641">2641</th><td>  InsnType <dfn class="local col6 decl" id="1026Imm" title='Imm' data-type='InsnType' data-ref="1026Imm">Imm</dfn> = <var>0</var>;</td></tr>
<tr><th id="2642">2642</th><td>  <em>bool</em> <dfn class="local col7 decl" id="1027HasRs" title='HasRs' data-type='bool' data-ref="1027HasRs">HasRs</dfn> = <b>false</b>;</td></tr>
<tr><th id="2643">2643</th><td>  <em>bool</em> <dfn class="local col8 decl" id="1028HasRt" title='HasRt' data-type='bool' data-ref="1028HasRt">HasRt</dfn> = <b>false</b>;</td></tr>
<tr><th id="2644">2644</th><td></td></tr>
<tr><th id="2645">2645</th><td>  <b>if</b> (<a class="local col4 ref" href="#1024Rt" title='Rt' data-ref="1024Rt">Rt</a> == <var>0</var>)</td></tr>
<tr><th id="2646">2646</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="2647">2647</th><td>  <b>else</b> <b>if</b> (<a class="local col5 ref" href="#1025Rs" title='Rs' data-ref="1025Rs">Rs</a> == <var>0</var>) {</td></tr>
<tr><th id="2648">2648</th><td>    MI.setOpcode(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::BGTZALC_MMR6);</td></tr>
<tr><th id="2649">2649</th><td>    <a class="local col8 ref" href="#1028HasRt" title='HasRt' data-ref="1028HasRt">HasRt</a> = <b>true</b>;</td></tr>
<tr><th id="2650">2650</th><td>    <a class="local col6 ref" href="#1026Imm" title='Imm' data-ref="1026Imm">Imm</a> = SignExtend64(fieldFromInstruction(<a class="local col1 ref" href="#1021insn" title='insn' data-ref="1021insn">insn</a>, <var>0</var>, <var>16</var>), <var>16</var>) * <var>2</var> + <var>4</var>;</td></tr>
<tr><th id="2651">2651</th><td>  }</td></tr>
<tr><th id="2652">2652</th><td>  <b>else</b> <b>if</b> (<a class="local col5 ref" href="#1025Rs" title='Rs' data-ref="1025Rs">Rs</a> == <a class="local col4 ref" href="#1024Rt" title='Rt' data-ref="1024Rt">Rt</a>) {</td></tr>
<tr><th id="2653">2653</th><td>    MI.setOpcode(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::BLTZALC_MMR6);</td></tr>
<tr><th id="2654">2654</th><td>    <a class="local col7 ref" href="#1027HasRs" title='HasRs' data-ref="1027HasRs">HasRs</a> = <b>true</b>;</td></tr>
<tr><th id="2655">2655</th><td>    <a class="local col6 ref" href="#1026Imm" title='Imm' data-ref="1026Imm">Imm</a> = SignExtend64(fieldFromInstruction(<a class="local col1 ref" href="#1021insn" title='insn' data-ref="1021insn">insn</a>, <var>0</var>, <var>16</var>), <var>16</var>) * <var>2</var> + <var>4</var>;</td></tr>
<tr><th id="2656">2656</th><td>  }</td></tr>
<tr><th id="2657">2657</th><td>  <b>else</b> {</td></tr>
<tr><th id="2658">2658</th><td>    MI.setOpcode(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::BLTUC_MMR6);</td></tr>
<tr><th id="2659">2659</th><td>    <a class="local col7 ref" href="#1027HasRs" title='HasRs' data-ref="1027HasRs">HasRs</a> = <b>true</b>;</td></tr>
<tr><th id="2660">2660</th><td>    <a class="local col8 ref" href="#1028HasRt" title='HasRt' data-ref="1028HasRt">HasRt</a> = <b>true</b>;</td></tr>
<tr><th id="2661">2661</th><td>    <a class="local col6 ref" href="#1026Imm" title='Imm' data-ref="1026Imm">Imm</a> = SignExtend64(fieldFromInstruction(<a class="local col1 ref" href="#1021insn" title='insn' data-ref="1021insn">insn</a>, <var>0</var>, <var>16</var>), <var>16</var>) * <var>4</var> + <var>4</var>;</td></tr>
<tr><th id="2662">2662</th><td>  }</td></tr>
<tr><th id="2663">2663</th><td></td></tr>
<tr><th id="2664">2664</th><td>  <b>if</b> (HasRs)</td></tr>
<tr><th id="2665">2665</th><td>    MI.addOperand(</td></tr>
<tr><th id="2666">2666</th><td>    MCOperand::createReg(getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID, Rs)));</td></tr>
<tr><th id="2667">2667</th><td></td></tr>
<tr><th id="2668">2668</th><td>  <b>if</b> (HasRt)</td></tr>
<tr><th id="2669">2669</th><td>    MI.addOperand(</td></tr>
<tr><th id="2670">2670</th><td>    MCOperand::createReg(getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID, Rt)));</td></tr>
<tr><th id="2671">2671</th><td></td></tr>
<tr><th id="2672">2672</th><td>  <a class="local col0 ref" href="#1020MI" title='MI' data-ref="1020MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col6 ref" href="#1026Imm" title='Imm' data-ref="1026Imm">Imm</a>));</td></tr>
<tr><th id="2673">2673</th><td></td></tr>
<tr><th id="2674">2674</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="2675">2675</th><td>}</td></tr>
<tr><th id="2676">2676</th><td></td></tr>
<tr><th id="2677">2677</th><td><b>template</b> &lt;<b>typename</b> InsnType&gt;</td></tr>
<tr><th id="2678">2678</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL25DecodeBlezGroupBranchMMR6RN4llvm6MCInstET_mPKv" title='DecodeBlezGroupBranchMMR6' data-type='DecodeStatus DecodeBlezGroupBranchMMR6(llvm::MCInst &amp; MI, InsnType insn, uint64_t Address, const void * Decoder)' data-ref="_ZL25DecodeBlezGroupBranchMMR6RN4llvm6MCInstET_mPKv">DecodeBlezGroupBranchMMR6</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="1029MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="1029MI">MI</dfn>, InsnType <dfn class="local col0 decl" id="1030insn" title='insn' data-type='InsnType' data-ref="1030insn">insn</dfn>,</td></tr>
<tr><th id="2679">2679</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="1031Address" title='Address' data-type='uint64_t' data-ref="1031Address">Address</dfn>,</td></tr>
<tr><th id="2680">2680</th><td>  <em>const</em> <em>void</em> *<dfn class="local col2 decl" id="1032Decoder" title='Decoder' data-type='const void *' data-ref="1032Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="2681">2681</th><td>  <i>// We have:</i></td></tr>
<tr><th id="2682">2682</th><td><i>  //    0b000110 ttttt sssss iiiiiiiiiiiiiiii</i></td></tr>
<tr><th id="2683">2683</th><td><i>  //      Invalid        if rt == 0</i></td></tr>
<tr><th id="2684">2684</th><td><i>  //      BLEZALC_MMR6   if rs == 0  &amp;&amp; rt != 0</i></td></tr>
<tr><th id="2685">2685</th><td><i>  //      BGEZALC_MMR6   if rs == rt &amp;&amp; rt != 0</i></td></tr>
<tr><th id="2686">2686</th><td><i>  //      BGEUC_MMR6     if rs != rt &amp;&amp; rs != 0  &amp;&amp; rt != 0</i></td></tr>
<tr><th id="2687">2687</th><td></td></tr>
<tr><th id="2688">2688</th><td>  InsnType <dfn class="local col3 decl" id="1033Rt" title='Rt' data-type='InsnType' data-ref="1033Rt">Rt</dfn> = fieldFromInstruction(<a class="local col0 ref" href="#1030insn" title='insn' data-ref="1030insn">insn</a>, <var>21</var>, <var>5</var>);</td></tr>
<tr><th id="2689">2689</th><td>  InsnType <dfn class="local col4 decl" id="1034Rs" title='Rs' data-type='InsnType' data-ref="1034Rs">Rs</dfn> = fieldFromInstruction(<a class="local col0 ref" href="#1030insn" title='insn' data-ref="1030insn">insn</a>, <var>16</var>, <var>5</var>);</td></tr>
<tr><th id="2690">2690</th><td>  InsnType <dfn class="local col5 decl" id="1035Imm" title='Imm' data-type='InsnType' data-ref="1035Imm">Imm</dfn> = <var>0</var>;</td></tr>
<tr><th id="2691">2691</th><td>  <em>bool</em> <dfn class="local col6 decl" id="1036HasRs" title='HasRs' data-type='bool' data-ref="1036HasRs">HasRs</dfn> = <b>false</b>;</td></tr>
<tr><th id="2692">2692</th><td></td></tr>
<tr><th id="2693">2693</th><td>  <b>if</b> (<a class="local col3 ref" href="#1033Rt" title='Rt' data-ref="1033Rt">Rt</a> == <var>0</var>)</td></tr>
<tr><th id="2694">2694</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="2695">2695</th><td>  <b>else</b> <b>if</b> (<a class="local col4 ref" href="#1034Rs" title='Rs' data-ref="1034Rs">Rs</a> == <var>0</var>) {</td></tr>
<tr><th id="2696">2696</th><td>    MI.setOpcode(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::BLEZALC_MMR6);</td></tr>
<tr><th id="2697">2697</th><td>    <a class="local col5 ref" href="#1035Imm" title='Imm' data-ref="1035Imm">Imm</a> = SignExtend64(fieldFromInstruction(<a class="local col0 ref" href="#1030insn" title='insn' data-ref="1030insn">insn</a>, <var>0</var>, <var>16</var>), <var>16</var>) * <var>2</var> + <var>4</var>;</td></tr>
<tr><th id="2698">2698</th><td>  }</td></tr>
<tr><th id="2699">2699</th><td>  <b>else</b> <b>if</b> (<a class="local col4 ref" href="#1034Rs" title='Rs' data-ref="1034Rs">Rs</a> == <a class="local col3 ref" href="#1033Rt" title='Rt' data-ref="1033Rt">Rt</a>) {</td></tr>
<tr><th id="2700">2700</th><td>    MI.setOpcode(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::BGEZALC_MMR6);</td></tr>
<tr><th id="2701">2701</th><td>    <a class="local col5 ref" href="#1035Imm" title='Imm' data-ref="1035Imm">Imm</a> = SignExtend64(fieldFromInstruction(<a class="local col0 ref" href="#1030insn" title='insn' data-ref="1030insn">insn</a>, <var>0</var>, <var>16</var>), <var>16</var>) * <var>2</var> + <var>4</var>;</td></tr>
<tr><th id="2702">2702</th><td>  }</td></tr>
<tr><th id="2703">2703</th><td>  <b>else</b> {</td></tr>
<tr><th id="2704">2704</th><td>    <a class="local col6 ref" href="#1036HasRs" title='HasRs' data-ref="1036HasRs">HasRs</a> = <b>true</b>;</td></tr>
<tr><th id="2705">2705</th><td>    MI.setOpcode(<span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::BGEUC_MMR6);</td></tr>
<tr><th id="2706">2706</th><td>    <a class="local col5 ref" href="#1035Imm" title='Imm' data-ref="1035Imm">Imm</a> = SignExtend64(fieldFromInstruction(<a class="local col0 ref" href="#1030insn" title='insn' data-ref="1030insn">insn</a>, <var>0</var>, <var>16</var>), <var>16</var>) * <var>4</var> + <var>4</var>;</td></tr>
<tr><th id="2707">2707</th><td>  }</td></tr>
<tr><th id="2708">2708</th><td></td></tr>
<tr><th id="2709">2709</th><td>  <b>if</b> (HasRs)</td></tr>
<tr><th id="2710">2710</th><td>    MI.addOperand(</td></tr>
<tr><th id="2711">2711</th><td>    MCOperand::createReg(getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID, Rs)));</td></tr>
<tr><th id="2712">2712</th><td>  MI.addOperand(</td></tr>
<tr><th id="2713">2713</th><td>    MCOperand::createReg(getReg(Decoder, <span class='error' title="use of undeclared identifier &apos;Mips&apos;">Mips</span>::GPR32RegClassID, Rt)));</td></tr>
<tr><th id="2714">2714</th><td></td></tr>
<tr><th id="2715">2715</th><td>  <a class="local col9 ref" href="#1029MI" title='MI' data-ref="1029MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col5 ref" href="#1035Imm" title='Imm' data-ref="1035Imm">Imm</a>));</td></tr>
<tr><th id="2716">2716</th><td></td></tr>
<tr><th id="2717">2717</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="2718">2718</th><td>}</td></tr>
<tr><th id="2719">2719</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
