# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"testbench_2_time_synth.v" \

sv xil_defaultlib  --include "C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../../../v1_00.srcs/sources_1/new/testbench_v1_00.sv" \
"../../../../../v1_00.srcs/sim_1/new/testbench_2.sv" \

# Do not sort compile order
nosort
