// Seed: 418829042
module module_0;
  tri1 id_1;
  wor  id_2 = id_1;
  wire id_3;
  assign id_2 = id_2;
endmodule
module module_1 (
    output logic id_0,
    input logic id_1,
    input logic id_2,
    output tri0 id_3,
    output supply1 id_4
);
  assign id_0 = ~id_1 ? id_1 : id_2;
  id_6 :
  assert property (@(posedge id_6) 1'b0)
  else id_0 <= id_1;
  logic id_7;
  module_0 modCall_1 ();
  wire id_8;
  always @(posedge 1 or posedge 1 == 1) id_0 = (id_7);
endmodule
