\doxysection{Dram\+Directory\+Perf\+Model\+Base Class Reference}
\label{classDramDirectoryPerfModelBase}\index{DramDirectoryPerfModelBase@{DramDirectoryPerfModelBase}}


{\ttfamily \#include $<$dram\+\_\+directory\+\_\+perf\+\_\+model\+\_\+base.\+h$>$}



Inheritance diagram for Dram\+Directory\+Perf\+Model\+Base\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=188pt]{classDramDirectoryPerfModelBase__inherit__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Public Types}
\begin{DoxyCompactItemize}
\item 
enum \textbf{ Dram\+Dir\+Actions\+\_\+t} \{ \newline
\textbf{ ACCESS\+\_\+\+DIR\+\_\+\+CACHE} = 0
, \textbf{ ENQUEUE\+\_\+\+REQUEST}
, \textbf{ DEQUEUE\+\_\+\+REQUEST}
, \textbf{ PROCESS\+\_\+\+REQUEST}
, \newline
\textbf{ PROCESS\+\_\+\+ACK}
, \textbf{ SEND\+\_\+\+MESSAGE}
, \textbf{ RECEIVE\+\_\+\+MESSAGE}
, \textbf{ NUM\+\_\+\+DRAM\+\_\+\+DIR\+\_\+\+ACTIONS}
 \}
\item 
enum \textbf{ Dram\+Directory\+Perf\+Model\+\_\+t} \{ \textbf{ DRAM\+\_\+\+DIRECTORY\+\_\+\+PERF\+\_\+\+MODEL} = 0
, \textbf{ NUM\+\_\+\+DRAM\+\_\+\+DIRECTORY\+\_\+\+PERF\+\_\+\+MODELS}
 \}
\end{DoxyCompactItemize}
\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\textbf{ Dram\+Directory\+Perf\+Model\+Base} ()
\item 
virtual \textbf{ $\sim$\+Dram\+Directory\+Perf\+Model\+Base} ()
\item 
virtual \textbf{ UInt32} \textbf{ get\+Latency} (\textbf{ Dram\+Dir\+Actions\+\_\+t} action)
\end{DoxyCompactItemize}
\doxysubsubsection*{Static Public Member Functions}
\begin{DoxyCompactItemize}
\item 
static \textbf{ Dram\+Directory\+Perf\+Model\+Base} $\ast$ \textbf{ create\+Model} (\textbf{ UInt32} type)
\end{DoxyCompactItemize}
\doxysubsubsection*{Protected Attributes}
\begin{DoxyCompactItemize}
\item 
\textbf{ UInt32} \textbf{ access\+\_\+dir\+\_\+cache\+\_\+delay}
\item 
\textbf{ UInt32} \textbf{ enqueue\+\_\+request\+\_\+delay}
\item 
\textbf{ UInt32} \textbf{ dequeue\+\_\+request\+\_\+delay}
\item 
\textbf{ UInt32} \textbf{ process\+\_\+request\+\_\+delay}
\item 
\textbf{ UInt32} \textbf{ process\+\_\+ack\+\_\+delay}
\item 
\textbf{ UInt32} \textbf{ shmem\+\_\+send\+\_\+message\+\_\+delay}
\item 
\textbf{ UInt32} \textbf{ shmem\+\_\+receive\+\_\+message\+\_\+delay}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line \textbf{ 9} of file \textbf{ dram\+\_\+directory\+\_\+perf\+\_\+model\+\_\+base.\+h}.



\doxysubsection{Member Enumeration Documentation}
\index{DramDirectoryPerfModelBase@{DramDirectoryPerfModelBase}!DramDirActions\_t@{DramDirActions\_t}}
\index{DramDirActions\_t@{DramDirActions\_t}!DramDirectoryPerfModelBase@{DramDirectoryPerfModelBase}}
\doxysubsubsection{DramDirActions\_t}
{\footnotesize\ttfamily \label{classDramDirectoryPerfModelBase_ac2eceeb31b82cb0042e27d7006633f5b} 
enum \textbf{ Dram\+Directory\+Perf\+Model\+Base\+::\+Dram\+Dir\+Actions\+\_\+t}}

\begin{DoxyEnumFields}[2]{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ACCESS\_DIR\_CACHE@{ACCESS\_DIR\_CACHE}!DramDirectoryPerfModelBase@{DramDirectoryPerfModelBase}}\index{DramDirectoryPerfModelBase@{DramDirectoryPerfModelBase}!ACCESS\_DIR\_CACHE@{ACCESS\_DIR\_CACHE}}}\label{classDramDirectoryPerfModelBase_ac2eceeb31b82cb0042e27d7006633f5b} 
ACCESS\+\_\+\+DIR\+\_\+\+CACHE&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ENQUEUE\_REQUEST@{ENQUEUE\_REQUEST}!DramDirectoryPerfModelBase@{DramDirectoryPerfModelBase}}\index{DramDirectoryPerfModelBase@{DramDirectoryPerfModelBase}!ENQUEUE\_REQUEST@{ENQUEUE\_REQUEST}}}\label{classDramDirectoryPerfModelBase_ac2eceeb31b82cb0042e27d7006633f5b} 
ENQUEUE\+\_\+\+REQUEST&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DEQUEUE\_REQUEST@{DEQUEUE\_REQUEST}!DramDirectoryPerfModelBase@{DramDirectoryPerfModelBase}}\index{DramDirectoryPerfModelBase@{DramDirectoryPerfModelBase}!DEQUEUE\_REQUEST@{DEQUEUE\_REQUEST}}}\label{classDramDirectoryPerfModelBase_ac2eceeb31b82cb0042e27d7006633f5b} 
DEQUEUE\+\_\+\+REQUEST&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PROCESS\_REQUEST@{PROCESS\_REQUEST}!DramDirectoryPerfModelBase@{DramDirectoryPerfModelBase}}\index{DramDirectoryPerfModelBase@{DramDirectoryPerfModelBase}!PROCESS\_REQUEST@{PROCESS\_REQUEST}}}\label{classDramDirectoryPerfModelBase_ac2eceeb31b82cb0042e27d7006633f5b} 
PROCESS\+\_\+\+REQUEST&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PROCESS\_ACK@{PROCESS\_ACK}!DramDirectoryPerfModelBase@{DramDirectoryPerfModelBase}}\index{DramDirectoryPerfModelBase@{DramDirectoryPerfModelBase}!PROCESS\_ACK@{PROCESS\_ACK}}}\label{classDramDirectoryPerfModelBase_ac2eceeb31b82cb0042e27d7006633f5b} 
PROCESS\+\_\+\+ACK&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SEND\_MESSAGE@{SEND\_MESSAGE}!DramDirectoryPerfModelBase@{DramDirectoryPerfModelBase}}\index{DramDirectoryPerfModelBase@{DramDirectoryPerfModelBase}!SEND\_MESSAGE@{SEND\_MESSAGE}}}\label{classDramDirectoryPerfModelBase_ac2eceeb31b82cb0042e27d7006633f5b} 
SEND\+\_\+\+MESSAGE&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RECEIVE\_MESSAGE@{RECEIVE\_MESSAGE}!DramDirectoryPerfModelBase@{DramDirectoryPerfModelBase}}\index{DramDirectoryPerfModelBase@{DramDirectoryPerfModelBase}!RECEIVE\_MESSAGE@{RECEIVE\_MESSAGE}}}\label{classDramDirectoryPerfModelBase_ac2eceeb31b82cb0042e27d7006633f5b} 
RECEIVE\+\_\+\+MESSAGE&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{NUM\_DRAM\_DIR\_ACTIONS@{NUM\_DRAM\_DIR\_ACTIONS}!DramDirectoryPerfModelBase@{DramDirectoryPerfModelBase}}\index{DramDirectoryPerfModelBase@{DramDirectoryPerfModelBase}!NUM\_DRAM\_DIR\_ACTIONS@{NUM\_DRAM\_DIR\_ACTIONS}}}\label{classDramDirectoryPerfModelBase_ac2eceeb31b82cb0042e27d7006633f5b} 
NUM\+\_\+\+DRAM\+\_\+\+DIR\+\_\+\+ACTIONS&\\
\hline

\end{DoxyEnumFields}


Definition at line \textbf{ 37} of file \textbf{ dram\+\_\+directory\+\_\+perf\+\_\+model\+\_\+base.\+h}.

\index{DramDirectoryPerfModelBase@{DramDirectoryPerfModelBase}!DramDirectoryPerfModel\_t@{DramDirectoryPerfModel\_t}}
\index{DramDirectoryPerfModel\_t@{DramDirectoryPerfModel\_t}!DramDirectoryPerfModelBase@{DramDirectoryPerfModelBase}}
\doxysubsubsection{DramDirectoryPerfModel\_t}
{\footnotesize\ttfamily \label{classDramDirectoryPerfModelBase_a6bfe3c870786fa8d33f125e0577f921f} 
enum \textbf{ Dram\+Directory\+Perf\+Model\+Base\+::\+Dram\+Directory\+Perf\+Model\+\_\+t}}

\begin{DoxyEnumFields}[2]{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{DRAM\_DIRECTORY\_PERF\_MODEL@{DRAM\_DIRECTORY\_PERF\_MODEL}!DramDirectoryPerfModelBase@{DramDirectoryPerfModelBase}}\index{DramDirectoryPerfModelBase@{DramDirectoryPerfModelBase}!DRAM\_DIRECTORY\_PERF\_MODEL@{DRAM\_DIRECTORY\_PERF\_MODEL}}}\label{classDramDirectoryPerfModelBase_a6bfe3c870786fa8d33f125e0577f921f} 
DRAM\+\_\+\+DIRECTORY\+\_\+\+PERF\+\_\+\+MODEL&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{NUM\_DRAM\_DIRECTORY\_PERF\_MODELS@{NUM\_DRAM\_DIRECTORY\_PERF\_MODELS}!DramDirectoryPerfModelBase@{DramDirectoryPerfModelBase}}\index{DramDirectoryPerfModelBase@{DramDirectoryPerfModelBase}!NUM\_DRAM\_DIRECTORY\_PERF\_MODELS@{NUM\_DRAM\_DIRECTORY\_PERF\_MODELS}}}\label{classDramDirectoryPerfModelBase_a6bfe3c870786fa8d33f125e0577f921f} 
NUM\+\_\+\+DRAM\+\_\+\+DIRECTORY\+\_\+\+PERF\+\_\+\+MODELS&\\
\hline

\end{DoxyEnumFields}


Definition at line \textbf{ 49} of file \textbf{ dram\+\_\+directory\+\_\+perf\+\_\+model\+\_\+base.\+h}.



\doxysubsection{Constructor \& Destructor Documentation}
\index{DramDirectoryPerfModelBase@{DramDirectoryPerfModelBase}!DramDirectoryPerfModelBase@{DramDirectoryPerfModelBase}}
\index{DramDirectoryPerfModelBase@{DramDirectoryPerfModelBase}!DramDirectoryPerfModelBase@{DramDirectoryPerfModelBase}}
\doxysubsubsection{DramDirectoryPerfModelBase()}
{\footnotesize\ttfamily \label{classDramDirectoryPerfModelBase_a51b3d4bc7ffa6d08237b0f51fbf65fd1} 
Dram\+Directory\+Perf\+Model\+Base\+::\+Dram\+Directory\+Perf\+Model\+Base (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line \textbf{ 22} of file \textbf{ dram\+\_\+directory\+\_\+perf\+\_\+model\+\_\+base.\+h}.



References \textbf{ access\+\_\+dir\+\_\+cache\+\_\+delay}.

\index{DramDirectoryPerfModelBase@{DramDirectoryPerfModelBase}!````~DramDirectoryPerfModelBase@{$\sim$DramDirectoryPerfModelBase}}
\index{````~DramDirectoryPerfModelBase@{$\sim$DramDirectoryPerfModelBase}!DramDirectoryPerfModelBase@{DramDirectoryPerfModelBase}}
\doxysubsubsection{$\sim$DramDirectoryPerfModelBase()}
{\footnotesize\ttfamily \label{classDramDirectoryPerfModelBase_ab5b6b69c44ee99f432afb0064ff22667} 
virtual Dram\+Directory\+Perf\+Model\+Base\+::$\sim$\+Dram\+Directory\+Perf\+Model\+Base (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}



Definition at line \textbf{ 33} of file \textbf{ dram\+\_\+directory\+\_\+perf\+\_\+model\+\_\+base.\+h}.



\doxysubsection{Member Function Documentation}
\index{DramDirectoryPerfModelBase@{DramDirectoryPerfModelBase}!createModel@{createModel}}
\index{createModel@{createModel}!DramDirectoryPerfModelBase@{DramDirectoryPerfModelBase}}
\doxysubsubsection{createModel()}
{\footnotesize\ttfamily \label{classDramDirectoryPerfModelBase_a41ad67a759965d4a9cf2d314c788bbb8} 
\textbf{ Dram\+Directory\+Perf\+Model\+Base} $\ast$ Dram\+Directory\+Perf\+Model\+Base\+::create\+Model (\begin{DoxyParamCaption}\item[{\textbf{ UInt32}}]{type}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Definition at line \textbf{ 5} of file \textbf{ dram\+\_\+directory\+\_\+perf\+\_\+model\+\_\+base.\+cc}.



References \textbf{ DRAM\+\_\+\+DIRECTORY\+\_\+\+PERF\+\_\+\+MODEL}, and \textbf{ LOG\+\_\+\+ASSERT\+\_\+\+ERROR}.

\index{DramDirectoryPerfModelBase@{DramDirectoryPerfModelBase}!getLatency@{getLatency}}
\index{getLatency@{getLatency}!DramDirectoryPerfModelBase@{DramDirectoryPerfModelBase}}
\doxysubsubsection{getLatency()}
{\footnotesize\ttfamily \label{classDramDirectoryPerfModelBase_a136bbcd07bd6349818bbfac53a7ceea5} 
virtual \textbf{ UInt32} Dram\+Directory\+Perf\+Model\+Base\+::get\+Latency (\begin{DoxyParamCaption}\item[{\textbf{ Dram\+Dir\+Actions\+\_\+t}}]{action}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}



Reimplemented in \textbf{ Dram\+Directory\+Perf\+Model} \doxyref{}{p.}{classDramDirectoryPerfModel_a8b64c68094017d0222f718cef16ddca9}.



Definition at line \textbf{ 55} of file \textbf{ dram\+\_\+directory\+\_\+perf\+\_\+model\+\_\+base.\+h}.



\doxysubsection{Member Data Documentation}
\index{DramDirectoryPerfModelBase@{DramDirectoryPerfModelBase}!access\_dir\_cache\_delay@{access\_dir\_cache\_delay}}
\index{access\_dir\_cache\_delay@{access\_dir\_cache\_delay}!DramDirectoryPerfModelBase@{DramDirectoryPerfModelBase}}
\doxysubsubsection{access\_dir\_cache\_delay}
{\footnotesize\ttfamily \label{classDramDirectoryPerfModelBase_a9c808f41d3cc681593f3d460466723f0} 
\textbf{ UInt32} Dram\+Directory\+Perf\+Model\+Base\+::access\+\_\+dir\+\_\+cache\+\_\+delay\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line \textbf{ 12} of file \textbf{ dram\+\_\+directory\+\_\+perf\+\_\+model\+\_\+base.\+h}.



Referenced by \textbf{ Dram\+Directory\+Perf\+Model\+Base()}, and \textbf{ Dram\+Directory\+Perf\+Model\+::get\+Latency()}.

\index{DramDirectoryPerfModelBase@{DramDirectoryPerfModelBase}!dequeue\_request\_delay@{dequeue\_request\_delay}}
\index{dequeue\_request\_delay@{dequeue\_request\_delay}!DramDirectoryPerfModelBase@{DramDirectoryPerfModelBase}}
\doxysubsubsection{dequeue\_request\_delay}
{\footnotesize\ttfamily \label{classDramDirectoryPerfModelBase_a0f2420289b4af4d1ea8de58b732be928} 
\textbf{ UInt32} Dram\+Directory\+Perf\+Model\+Base\+::dequeue\+\_\+request\+\_\+delay\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line \textbf{ 14} of file \textbf{ dram\+\_\+directory\+\_\+perf\+\_\+model\+\_\+base.\+h}.



Referenced by \textbf{ Dram\+Directory\+Perf\+Model\+::get\+Latency()}.

\index{DramDirectoryPerfModelBase@{DramDirectoryPerfModelBase}!enqueue\_request\_delay@{enqueue\_request\_delay}}
\index{enqueue\_request\_delay@{enqueue\_request\_delay}!DramDirectoryPerfModelBase@{DramDirectoryPerfModelBase}}
\doxysubsubsection{enqueue\_request\_delay}
{\footnotesize\ttfamily \label{classDramDirectoryPerfModelBase_ac1272f54af911b7f74646df462a4ee80} 
\textbf{ UInt32} Dram\+Directory\+Perf\+Model\+Base\+::enqueue\+\_\+request\+\_\+delay\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line \textbf{ 13} of file \textbf{ dram\+\_\+directory\+\_\+perf\+\_\+model\+\_\+base.\+h}.



Referenced by \textbf{ Dram\+Directory\+Perf\+Model\+::get\+Latency()}.

\index{DramDirectoryPerfModelBase@{DramDirectoryPerfModelBase}!process\_ack\_delay@{process\_ack\_delay}}
\index{process\_ack\_delay@{process\_ack\_delay}!DramDirectoryPerfModelBase@{DramDirectoryPerfModelBase}}
\doxysubsubsection{process\_ack\_delay}
{\footnotesize\ttfamily \label{classDramDirectoryPerfModelBase_ae30112f5df67a286472039a947964535} 
\textbf{ UInt32} Dram\+Directory\+Perf\+Model\+Base\+::process\+\_\+ack\+\_\+delay\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line \textbf{ 16} of file \textbf{ dram\+\_\+directory\+\_\+perf\+\_\+model\+\_\+base.\+h}.



Referenced by \textbf{ Dram\+Directory\+Perf\+Model\+::get\+Latency()}.

\index{DramDirectoryPerfModelBase@{DramDirectoryPerfModelBase}!process\_request\_delay@{process\_request\_delay}}
\index{process\_request\_delay@{process\_request\_delay}!DramDirectoryPerfModelBase@{DramDirectoryPerfModelBase}}
\doxysubsubsection{process\_request\_delay}
{\footnotesize\ttfamily \label{classDramDirectoryPerfModelBase_ac653a93a99eeae1114e5c6553d685247} 
\textbf{ UInt32} Dram\+Directory\+Perf\+Model\+Base\+::process\+\_\+request\+\_\+delay\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line \textbf{ 15} of file \textbf{ dram\+\_\+directory\+\_\+perf\+\_\+model\+\_\+base.\+h}.



Referenced by \textbf{ Dram\+Directory\+Perf\+Model\+::get\+Latency()}.

\index{DramDirectoryPerfModelBase@{DramDirectoryPerfModelBase}!shmem\_receive\_message\_delay@{shmem\_receive\_message\_delay}}
\index{shmem\_receive\_message\_delay@{shmem\_receive\_message\_delay}!DramDirectoryPerfModelBase@{DramDirectoryPerfModelBase}}
\doxysubsubsection{shmem\_receive\_message\_delay}
{\footnotesize\ttfamily \label{classDramDirectoryPerfModelBase_ae406c6502f0ee377f45838bc8a1dc101} 
\textbf{ UInt32} Dram\+Directory\+Perf\+Model\+Base\+::shmem\+\_\+receive\+\_\+message\+\_\+delay\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line \textbf{ 18} of file \textbf{ dram\+\_\+directory\+\_\+perf\+\_\+model\+\_\+base.\+h}.



Referenced by \textbf{ Dram\+Directory\+Perf\+Model\+::get\+Latency()}.

\index{DramDirectoryPerfModelBase@{DramDirectoryPerfModelBase}!shmem\_send\_message\_delay@{shmem\_send\_message\_delay}}
\index{shmem\_send\_message\_delay@{shmem\_send\_message\_delay}!DramDirectoryPerfModelBase@{DramDirectoryPerfModelBase}}
\doxysubsubsection{shmem\_send\_message\_delay}
{\footnotesize\ttfamily \label{classDramDirectoryPerfModelBase_a1941397f8c3e04827edb9e12a89e71bd} 
\textbf{ UInt32} Dram\+Directory\+Perf\+Model\+Base\+::shmem\+\_\+send\+\_\+message\+\_\+delay\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line \textbf{ 17} of file \textbf{ dram\+\_\+directory\+\_\+perf\+\_\+model\+\_\+base.\+h}.



Referenced by \textbf{ Dram\+Directory\+Perf\+Model\+::get\+Latency()}.



The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
common/performance\+\_\+model/\textbf{ dram\+\_\+directory\+\_\+perf\+\_\+model\+\_\+base.\+h}\item 
common/performance\+\_\+model/\textbf{ dram\+\_\+directory\+\_\+perf\+\_\+model\+\_\+base.\+cc}\end{DoxyCompactItemize}
