# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do load_sim.tcl
# obj/default/runtime/sim
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with novopt option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -novopt
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
#  ld
# [exec] dev_com
# [exec] com
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:58 on Jul 15,2025
# vlog -reportprogress 300 -sv C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/verbosity_pkg.sv -work altera_common_sv_packages 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 10:54:58 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:58 on Jul 15,2025
# vlog -reportprogress 300 -sv C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv -L altera_common_sv_packages -work error_adapter_0 
# -- Compiling module embedded_vpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	embedded_vpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 10:54:58 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:58 on Jul 15,2025
# vlog -reportprogress 300 -sv C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_mm_interconnect_1_rsp_mux.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module embedded_vpu_mm_interconnect_1_rsp_mux
# 
# Top level modules:
# 	embedded_vpu_mm_interconnect_1_rsp_mux
# End time: 10:54:58 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:58 on Jul 15,2025
# vlog -reportprogress 300 -sv C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 10:54:59 on Jul 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:59 on Jul 15,2025
# vlog -reportprogress 300 -sv C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_mm_interconnect_1_cmd_mux.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module embedded_vpu_mm_interconnect_1_cmd_mux
# 
# Top level modules:
# 	embedded_vpu_mm_interconnect_1_cmd_mux
# End time: 10:54:59 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:59 on Jul 15,2025
# vlog -reportprogress 300 -sv C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 10:54:59 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:59 on Jul 15,2025
# vlog -reportprogress 300 -sv C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_mm_interconnect_1_cmd_demux.sv -L altera_common_sv_packages -work cmd_demux 
# -- Compiling module embedded_vpu_mm_interconnect_1_cmd_demux
# 
# Top level modules:
# 	embedded_vpu_mm_interconnect_1_cmd_demux
# End time: 10:54:59 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:59 on Jul 15,2025
# vlog -reportprogress 300 -sv C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter.sv -L altera_common_sv_packages -work sdram_controller_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 10:54:59 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:59 on Jul 15,2025
# vlog -reportprogress 300 -sv C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv -L altera_common_sv_packages -work sdram_controller_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 10:54:59 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:59 on Jul 15,2025
# vlog -reportprogress 300 -sv C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_13_1.sv -L altera_common_sv_packages -work sdram_controller_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 10:54:59 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:59 on Jul 15,2025
# vlog -reportprogress 300 -sv C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv -L altera_common_sv_packages -work sdram_controller_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_new
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(500): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(501): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(502): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(503): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(504): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(505): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(506): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(507): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(508): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(509): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(511): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(512): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(513): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(514): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(515): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(516): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(517): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(518): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(519): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(520): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(521): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(522): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(523): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(526): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(527): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(614): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(615): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(616): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(617): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(618): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(619): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(620): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(621): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(622): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(623): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(624): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(625): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(746): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(762): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(860): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(861): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(862): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(863): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(864): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(865): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(866): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(867): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(900): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(901): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(902): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(903): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(940): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(942): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(945): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(947): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1040): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1041): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1042): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1043): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1044): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1045): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1046): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1047): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1048): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1049): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1084): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1085): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1086): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1087): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1088): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1089): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1104): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1106): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1206): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1207): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1208): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1209): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1210): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1211): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1212): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1213): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1214): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1215): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1216): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1256): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1257): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1258): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1259): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1260): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1261): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1291): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1294): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_burst_adapter_new
# End time: 10:55:00 on Jul 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 92
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:00 on Jul 15,2025
# vlog -reportprogress 300 -sv C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_incr_burst_converter.sv -L altera_common_sv_packages -work sdram_controller_s1_burst_adapter 
# -- Compiling module altera_incr_burst_converter
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_incr_burst_converter.sv(266): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_incr_burst_converter.sv(268): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_incr_burst_converter.sv(283): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_incr_burst_converter.sv(285): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_incr_burst_converter
# End time: 10:55:01 on Jul 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:01 on Jul 15,2025
# vlog -reportprogress 300 -sv C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_wrap_burst_converter.sv -L altera_common_sv_packages -work sdram_controller_s1_burst_adapter 
# -- Compiling module altera_wrap_burst_converter
# 
# Top level modules:
# 	altera_wrap_burst_converter
# End time: 10:55:01 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:01 on Jul 15,2025
# vlog -reportprogress 300 -sv C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_default_burst_converter.sv -L altera_common_sv_packages -work sdram_controller_s1_burst_adapter 
# -- Compiling module altera_default_burst_converter
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_default_burst_converter.sv(102): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_default_burst_converter
# End time: 10:55:01 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:01 on Jul 15,2025
# vlog -reportprogress 300 -sv C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_address_alignment.sv -L altera_common_sv_packages -work sdram_controller_s1_burst_adapter 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 10:55:01 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:01 on Jul 15,2025
# vlog -reportprogress 300 -sv C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv -L altera_common_sv_packages -work sdram_controller_s1_burst_adapter 
# -- Compiling module altera_avalon_st_pipeline_stage
# 
# Top level modules:
# 	altera_avalon_st_pipeline_stage
# End time: 10:55:01 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:01 on Jul 15,2025
# vlog -reportprogress 300 -sv C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_avalon_st_pipeline_base.v -L altera_common_sv_packages -work sdram_controller_s1_burst_adapter 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 10:55:01 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:01 on Jul 15,2025
# vlog -reportprogress 300 -sv C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_mm_interconnect_1_router_001.sv -L altera_common_sv_packages -work router_001 
# -- Compiling module embedded_vpu_mm_interconnect_1_router_001_default_decode
# -- Compiling module embedded_vpu_mm_interconnect_1_router_001
# 
# Top level modules:
# 	embedded_vpu_mm_interconnect_1_router_001
# End time: 10:55:01 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:01 on Jul 15,2025
# vlog -reportprogress 300 -sv C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_mm_interconnect_1_router.sv -L altera_common_sv_packages -work router 
# -- Compiling module embedded_vpu_mm_interconnect_1_router_default_decode
# -- Compiling module embedded_vpu_mm_interconnect_1_router
# 
# Top level modules:
# 	embedded_vpu_mm_interconnect_1_router
# End time: 10:55:01 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:01 on Jul 15,2025
# vlog -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_mm_interconnect_0_avalon_st_adapter.v -work avalon_st_adapter 
# -- Compiling module embedded_vpu_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	embedded_vpu_mm_interconnect_0_avalon_st_adapter
# End time: 10:55:01 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:01 on Jul 15,2025
# vlog -reportprogress 300 -sv C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_mm_interconnect_0_rsp_mux_001.sv -L altera_common_sv_packages -work rsp_mux_001 
# -- Compiling module embedded_vpu_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	embedded_vpu_mm_interconnect_0_rsp_mux_001
# End time: 10:55:01 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:01 on Jul 15,2025
# vlog -reportprogress 300 -sv C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux_001 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 10:55:01 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:01 on Jul 15,2025
# vlog -reportprogress 300 -sv C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_mm_interconnect_0_rsp_mux.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module embedded_vpu_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	embedded_vpu_mm_interconnect_0_rsp_mux
# End time: 10:55:01 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:02 on Jul 15,2025
# vlog -reportprogress 300 -sv C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 10:55:02 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:02 on Jul 15,2025
# vlog -reportprogress 300 -sv C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_mm_interconnect_0_rsp_demux.sv -L altera_common_sv_packages -work rsp_demux 
# -- Compiling module embedded_vpu_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	embedded_vpu_mm_interconnect_0_rsp_demux
# End time: 10:55:02 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:02 on Jul 15,2025
# vlog -reportprogress 300 -sv C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_mm_interconnect_0_cmd_mux_001.sv -L altera_common_sv_packages -work cmd_mux_001 
# -- Compiling module embedded_vpu_mm_interconnect_0_cmd_mux_001
# 
# Top level modules:
# 	embedded_vpu_mm_interconnect_0_cmd_mux_001
# End time: 10:55:02 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:02 on Jul 15,2025
# vlog -reportprogress 300 -sv C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux_001 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 10:55:02 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:02 on Jul 15,2025
# vlog -reportprogress 300 -sv C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_mm_interconnect_0_cmd_mux.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module embedded_vpu_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	embedded_vpu_mm_interconnect_0_cmd_mux
# End time: 10:55:02 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:02 on Jul 15,2025
# vlog -reportprogress 300 -sv C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 10:55:02 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:02 on Jul 15,2025
# vlog -reportprogress 300 -sv C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_mm_interconnect_0_cmd_demux_001.sv -L altera_common_sv_packages -work cmd_demux_001 
# -- Compiling module embedded_vpu_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	embedded_vpu_mm_interconnect_0_cmd_demux_001
# End time: 10:55:02 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:02 on Jul 15,2025
# vlog -reportprogress 300 -sv C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_mm_interconnect_0_cmd_demux.sv -L altera_common_sv_packages -work cmd_demux 
# -- Compiling module embedded_vpu_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	embedded_vpu_mm_interconnect_0_cmd_demux
# End time: 10:55:02 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:02 on Jul 15,2025
# vlog -reportprogress 300 -sv C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_mm_interconnect_0_router_003.sv -L altera_common_sv_packages -work router_003 
# -- Compiling module embedded_vpu_mm_interconnect_0_router_003_default_decode
# -- Compiling module embedded_vpu_mm_interconnect_0_router_003
# 
# Top level modules:
# 	embedded_vpu_mm_interconnect_0_router_003
# End time: 10:55:02 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:02 on Jul 15,2025
# vlog -reportprogress 300 -sv C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_mm_interconnect_0_router_002.sv -L altera_common_sv_packages -work router_002 
# -- Compiling module embedded_vpu_mm_interconnect_0_router_002_default_decode
# -- Compiling module embedded_vpu_mm_interconnect_0_router_002
# 
# Top level modules:
# 	embedded_vpu_mm_interconnect_0_router_002
# End time: 10:55:02 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:02 on Jul 15,2025
# vlog -reportprogress 300 -sv C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_mm_interconnect_0_router_001.sv -L altera_common_sv_packages -work router_001 
# -- Compiling module embedded_vpu_mm_interconnect_0_router_001_default_decode
# -- Compiling module embedded_vpu_mm_interconnect_0_router_001
# 
# Top level modules:
# 	embedded_vpu_mm_interconnect_0_router_001
# End time: 10:55:02 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:02 on Jul 15,2025
# vlog -reportprogress 300 -sv C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_mm_interconnect_0_router.sv -L altera_common_sv_packages -work router 
# -- Compiling module embedded_vpu_mm_interconnect_0_router_default_decode
# -- Compiling module embedded_vpu_mm_interconnect_0_router
# 
# Top level modules:
# 	embedded_vpu_mm_interconnect_0_router
# End time: 10:55:02 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:02 on Jul 15,2025
# vlog -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_avalon_sc_fifo.v -work composer_avalon_agent_rsp_fifo 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 10:55:02 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:03 on Jul 15,2025
# vlog -reportprogress 300 -sv C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_slave_agent.sv -L altera_common_sv_packages -work composer_avalon_agent 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 10:55:03 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:03 on Jul 15,2025
# vlog -reportprogress 300 -sv C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv -L altera_common_sv_packages -work composer_avalon_agent 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 10:55:03 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:03 on Jul 15,2025
# vlog -reportprogress 300 -sv C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_master_agent.sv -L altera_common_sv_packages -work processor_data_master_agent 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 10:55:03 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:03 on Jul 15,2025
# vlog -reportprogress 300 -sv C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_slave_translator.sv -L altera_common_sv_packages -work composer_avalon_translator 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 10:55:03 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:03 on Jul 15,2025
# vlog -reportprogress 300 -sv C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_master_translator.sv -L altera_common_sv_packages -work processor_data_master_translator 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 10:55:03 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:03 on Jul 15,2025
# vlog -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v -work cpu 
# -- Compiling module embedded_vpu_processor_cpu_register_bank_a_module
# -- Compiling module embedded_vpu_processor_cpu_register_bank_b_module
# -- Compiling module embedded_vpu_processor_cpu_nios2_oci_debug
# -- Compiling module embedded_vpu_processor_cpu_nios2_oci_break
# -- Compiling module embedded_vpu_processor_cpu_nios2_oci_xbrk
# -- Compiling module embedded_vpu_processor_cpu_nios2_oci_dbrk
# -- Compiling module embedded_vpu_processor_cpu_nios2_oci_itrace
# -- Compiling module embedded_vpu_processor_cpu_nios2_oci_td_mode
# -- Compiling module embedded_vpu_processor_cpu_nios2_oci_dtrace
# -- Compiling module embedded_vpu_processor_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module embedded_vpu_processor_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module embedded_vpu_processor_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module embedded_vpu_processor_cpu_nios2_oci_fifo
# -- Compiling module embedded_vpu_processor_cpu_nios2_oci_pib
# -- Compiling module embedded_vpu_processor_cpu_nios2_oci_im
# -- Compiling module embedded_vpu_processor_cpu_nios2_performance_monitors
# -- Compiling module embedded_vpu_processor_cpu_nios2_avalon_reg
# -- Compiling module embedded_vpu_processor_cpu_ociram_sp_ram_module
# -- Compiling module embedded_vpu_processor_cpu_nios2_ocimem
# -- Compiling module embedded_vpu_processor_cpu_nios2_oci
# -- Compiling module embedded_vpu_processor_cpu
# 
# Top level modules:
# 	embedded_vpu_processor_cpu_nios2_performance_monitors
# 	embedded_vpu_processor_cpu
# End time: 10:55:03 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:03 on Jul 15,2025
# vlog -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu_debug_slave_sysclk.v -work cpu 
# -- Compiling module embedded_vpu_processor_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	embedded_vpu_processor_cpu_debug_slave_sysclk
# End time: 10:55:03 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:03 on Jul 15,2025
# vlog -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu_debug_slave_tck.v -work cpu 
# -- Compiling module embedded_vpu_processor_cpu_debug_slave_tck
# 
# Top level modules:
# 	embedded_vpu_processor_cpu_debug_slave_tck
# End time: 10:55:03 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:03 on Jul 15,2025
# vlog -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu_debug_slave_wrapper.v -work cpu 
# -- Compiling module embedded_vpu_processor_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	embedded_vpu_processor_cpu_debug_slave_wrapper
# End time: 10:55:03 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:03 on Jul 15,2025
# vlog -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu_test_bench.v -work cpu 
# -- Compiling module embedded_vpu_processor_cpu_test_bench
# 
# Top level modules:
# 	embedded_vpu_processor_cpu_test_bench
# End time: 10:55:03 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:04 on Jul 15,2025
# vlog -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_reset_controller.v -work rst_controller 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 10:55:04 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:04 on Jul 15,2025
# vlog -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_reset_synchronizer.v -work rst_controller 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 10:55:04 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:04 on Jul 15,2025
# vlog -reportprogress 300 -sv C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_irq_mapper.sv -L altera_common_sv_packages -work irq_mapper 
# -- Compiling module embedded_vpu_irq_mapper
# 
# Top level modules:
# 	embedded_vpu_irq_mapper
# End time: 10:55:04 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:04 on Jul 15,2025
# vlog -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_mm_interconnect_1.v -work mm_interconnect_1 
# -- Compiling module embedded_vpu_mm_interconnect_1
# 
# Top level modules:
# 	embedded_vpu_mm_interconnect_1
# End time: 10:55:04 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:04 on Jul 15,2025
# vlog -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_mm_interconnect_0.v -work mm_interconnect_0 
# -- Compiling module embedded_vpu_mm_interconnect_0
# 
# Top level modules:
# 	embedded_vpu_mm_interconnect_0
# End time: 10:55:04 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:04 on Jul 15,2025
# vlog -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_sdram_controller.v -work sdram_controller 
# -- Compiling module embedded_vpu_sdram_controller_input_efifo_module
# -- Compiling module embedded_vpu_sdram_controller
# 
# Top level modules:
# 	embedded_vpu_sdram_controller
# End time: 10:55:04 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:04 on Jul 15,2025
# vlog -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_sdram_controller_test_component.v -work sdram_controller 
# -- Compiling module embedded_vpu_sdram_controller_test_component_ram_module
# -- Compiling module embedded_vpu_sdram_controller_test_component
# 
# Top level modules:
# 	embedded_vpu_sdram_controller_test_component
# End time: 10:55:04 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:04 on Jul 15,2025
# vlog -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v -work ram_data 
# -- Compiling module embedded_vpu_ram_data
# 
# Top level modules:
# 	embedded_vpu_ram_data
# End time: 10:55:04 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:04 on Jul 15,2025
# vlog -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor.v -work processor 
# -- Compiling module embedded_vpu_processor
# 
# Top level modules:
# 	embedded_vpu_processor
# End time: 10:55:04 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:04 on Jul 15,2025
# vlog -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_pio_0.v -work pio_0 
# -- Compiling module embedded_vpu_pio_0
# 
# Top level modules:
# 	embedded_vpu_pio_0
# End time: 10:55:04 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:04 on Jul 15,2025
# vlog -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_gamepad_pins.v -work gamepad_pins 
# -- Compiling module embedded_vpu_gamepad_pins
# 
# Top level modules:
# 	embedded_vpu_gamepad_pins
# End time: 10:55:04 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:04 on Jul 15,2025
# vlog -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer.v -work composer 
# -- Compiling module composer
# 
# Top level modules:
# 	composer
# End time: 10:55:04 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:04 on Jul 15,2025
# vlog -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/background_fifo_reader.v -work composer 
# -- Compiling module background_fifo_reader
# 
# Top level modules:
# 	background_fifo_reader
# End time: 10:55:05 on Jul 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:05 on Jul 15,2025
# vlog -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/pixel_composer.v -work composer 
# -- Compiling module pixel_composer
# 
# Top level modules:
# 	pixel_composer
# End time: 10:55:05 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:05 on Jul 15,2025
# vlog -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/pixel_counter.v -work composer 
# -- Compiling module pixel_counter
# 
# Top level modules:
# 	pixel_counter
# End time: 10:55:05 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:05 on Jul 15,2025
# vlog -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/sprite_pixel_fetcher.v -work composer 
# -- Compiling module sprite_pixel_fetcher
# 
# Top level modules:
# 	sprite_pixel_fetcher
# End time: 10:55:05 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:05 on Jul 15,2025
# vlog -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/sprite_visibility_checker.v -work composer 
# -- Compiling module sprite_visibility_checker
# 
# Top level modules:
# 	sprite_visibility_checker
# End time: 10:55:05 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:05 on Jul 15,2025
# vlog -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/top4_sprite_selector.v -work composer 
# -- Compiling module top4_sprite_selector
# 
# Top level modules:
# 	top4_sprite_selector
# End time: 10:55:05 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:05 on Jul 15,2025
# vlog -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer_ctrl.v -work composer 
# -- Compiling module composer_ctrl
# 
# Top level modules:
# 	composer_ctrl
# End time: 10:55:05 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:05 on Jul 15,2025
# vlog -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/border_analyzer.v -work composer 
# -- Compiling module border_analyzer
# 
# Top level modules:
# 	border_analyzer
# End time: 10:55:05 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:05 on Jul 15,2025
# vlog -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/collision_sprite_analyzer.v -work composer 
# -- Compiling module collision_sprite_analyzer
# 
# Top level modules:
# 	collision_sprite_analyzer
# End time: 10:55:05 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:05 on Jul 15,2025
# vcom -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/rom_sprites.vhd -work composer 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_sprites
# -- Compiling architecture SYN of rom_sprites
# End time: 10:55:05 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:05 on Jul 15,2025
# vlog -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/background_loader.v -work background_loader 
# -- Compiling module background_loader
# 
# Top level modules:
# 	background_loader
# End time: 10:55:05 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:05 on Jul 15,2025
# vlog -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/master_interface.v -work background_loader 
# -- Compiling module master_interface
# 
# Top level modules:
# 	master_interface
# End time: 10:55:05 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:05 on Jul 15,2025
# vcom -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/fifo_background.vhd -work background_loader 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fifo_background
# -- Compiling architecture SYN of fifo_background
# End time: 10:55:05 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:05 on Jul 15,2025
# vlog -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_sdram_partner_module.v -work sdram_controller_my_partner 
# -- Compiling module altera_sdram_partner_module
# 
# Top level modules:
# 	altera_sdram_partner_module
# End time: 10:55:06 on Jul 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:06 on Jul 15,2025
# vlog -reportprogress 300 -sv C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_avalon_reset_source.sv -L altera_common_sv_packages -work embedded_vpu_inst_reset_bfm 
# -- Compiling module altera_avalon_reset_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_reset_source
# End time: 10:55:06 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:06 on Jul 15,2025
# vlog -reportprogress 300 -sv C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_conduit_bfm_0004.sv -L altera_common_sv_packages -work embedded_vpu_inst_input_pio_bfm 
# -- Compiling module altera_conduit_bfm_0004
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_conduit_bfm_0004
# End time: 10:55:06 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:06 on Jul 15,2025
# vlog -reportprogress 300 -sv C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_conduit_bfm_0003.sv -L altera_common_sv_packages -work embedded_vpu_inst_gamepad_pins_external_connection_bfm 
# -- Compiling module altera_conduit_bfm_0003
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_conduit_bfm_0003
# End time: 10:55:06 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:06 on Jul 15,2025
# vlog -reportprogress 300 -sv C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_conduit_bfm_0002.sv -L altera_common_sv_packages -work embedded_vpu_inst_composer_conduit_bfm 
# -- Compiling module altera_conduit_bfm_0002
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_conduit_bfm_0002
# End time: 10:55:06 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:06 on Jul 15,2025
# vlog -reportprogress 300 -sv C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_avalon_clock_source.sv -L altera_common_sv_packages -work embedded_vpu_inst_clk_bfm 
# -- Compiling module altera_avalon_clock_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_clock_source
# End time: 10:55:06 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:06 on Jul 15,2025
# vlog -reportprogress 300 -sv C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_conduit_bfm.sv -L altera_common_sv_packages -work embedded_vpu_inst_background_loader_conduit_bfm 
# -- Compiling module altera_conduit_bfm
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_conduit_bfm
# End time: 10:55:06 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:06 on Jul 15,2025
# vlog -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu.v -work embedded_vpu_inst 
# -- Compiling module embedded_vpu
# 
# Top level modules:
# 	embedded_vpu
# End time: 10:55:06 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:06 on Jul 15,2025
# vlog -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/embedded_vpu_tb.v 
# -- Compiling module embedded_vpu_tb
# 
# Top level modules:
# 	embedded_vpu_tb
# End time: 10:55:06 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] elab
# vsim -t ps -L work -L work_lib -L altera_common_sv_packages -L error_adapter_0 -L rsp_mux -L cmd_mux -L cmd_demux -L sdram_controller_s1_burst_adapter -L router_001 -L router -L avalon_st_adapter -L rsp_mux_001 -L rsp_demux -L cmd_mux_001 -L cmd_demux_001 -L router_003 -L router_002 -L composer_avalon_agent_rsp_fifo -L composer_avalon_agent -L processor_data_master_agent -L composer_avalon_translator -L processor_data_master_translator -L cpu -L rst_controller -L irq_mapper -L mm_interconnect_1 -L mm_interconnect_0 -L sdram_controller -L ram_data -L processor -L pio_0 -L gamepad_pins -L composer -L background_loader -L sdram_controller_my_partner -L embedded_vpu_inst_reset_bfm -L embedded_vpu_inst_input_pio_bfm -L embedded_vpu_inst_gamepad_pins_external_connection_bfm -L embedded_vpu_inst_composer_conduit_bfm -L embedded_vpu_inst_clk_bfm -L embedded_vpu_inst_background_loader_conduit_bfm -L embedded_vpu_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive embedded_vpu_tb 
# Start time: 10:55:06 on Jul 15,2025
# Loading work.embedded_vpu_tb
# Loading embedded_vpu_inst.embedded_vpu
# Loading work.background_loader
# Loading work.master_interface
# Loading composer.composer
# Loading composer.pixel_counter
# Loading composer.sprite_visibility_checker
# Loading composer.top4_sprite_selector
# Loading composer.sprite_pixel_fetcher
# Loading composer.collision_sprite_analyzer
# Loading composer.border_analyzer
# Loading composer.pixel_composer
# Loading composer.composer_ctrl
# Loading gamepad_pins.embedded_vpu_gamepad_pins
# Loading pio_0.embedded_vpu_pio_0
# Loading processor.embedded_vpu_processor
# Loading cpu.embedded_vpu_processor_cpu
# Loading cpu.embedded_vpu_processor_cpu_test_bench
# Loading cpu.embedded_vpu_processor_cpu_register_bank_a_module
# Loading altera_mf_ver.altsyncram
# Loading cpu.embedded_vpu_processor_cpu_register_bank_b_module
# Loading cpu.embedded_vpu_processor_cpu_nios2_oci
# Loading cpu.embedded_vpu_processor_cpu_nios2_oci_debug
# Loading altera_mf_ver.altera_std_synchronizer
# Loading cpu.embedded_vpu_processor_cpu_nios2_oci_break
# Loading cpu.embedded_vpu_processor_cpu_nios2_oci_xbrk
# Loading cpu.embedded_vpu_processor_cpu_nios2_oci_dbrk
# Loading cpu.embedded_vpu_processor_cpu_nios2_oci_itrace
# Loading cpu.embedded_vpu_processor_cpu_nios2_oci_dtrace
# Loading cpu.embedded_vpu_processor_cpu_nios2_oci_td_mode
# Loading cpu.embedded_vpu_processor_cpu_nios2_oci_fifo
# Loading cpu.embedded_vpu_processor_cpu_nios2_oci_compute_input_tm_cnt
# Loading cpu.embedded_vpu_processor_cpu_nios2_oci_fifo_wrptr_inc
# Loading cpu.embedded_vpu_processor_cpu_nios2_oci_fifo_cnt_inc
# Loading cpu.embedded_vpu_processor_cpu_nios2_oci_pib
# Loading cpu.embedded_vpu_processor_cpu_nios2_oci_im
# Loading cpu.embedded_vpu_processor_cpu_nios2_avalon_reg
# Loading cpu.embedded_vpu_processor_cpu_nios2_ocimem
# Loading cpu.embedded_vpu_processor_cpu_ociram_sp_ram_module
# Loading cpu.embedded_vpu_processor_cpu_debug_slave_wrapper
# Loading cpu.embedded_vpu_processor_cpu_debug_slave_tck
# Loading cpu.embedded_vpu_processor_cpu_debug_slave_sysclk
# Loading ram_data.embedded_vpu_ram_data
# Loading sdram_controller.embedded_vpu_sdram_controller
# Loading sdram_controller.embedded_vpu_sdram_controller_input_efifo_module
# Loading mm_interconnect_0.embedded_vpu_mm_interconnect_0
# Loading sv_std.std
# Loading processor_data_master_translator.altera_merlin_master_translator
# Loading composer_avalon_translator.altera_merlin_slave_translator
# Loading processor_data_master_agent.altera_merlin_master_agent
# Loading composer_avalon_agent.altera_merlin_slave_agent
# Loading composer_avalon_agent.altera_merlin_burst_uncompressor
# Loading composer_avalon_agent_rsp_fifo.altera_avalon_sc_fifo
# Loading router.embedded_vpu_mm_interconnect_0_router
# Loading router.embedded_vpu_mm_interconnect_0_router_default_decode
# Loading router_001.embedded_vpu_mm_interconnect_0_router_001
# Loading router_001.embedded_vpu_mm_interconnect_0_router_001_default_decode
# Loading router_002.embedded_vpu_mm_interconnect_0_router_002
# Loading router_002.embedded_vpu_mm_interconnect_0_router_002_default_decode
# Loading router_003.embedded_vpu_mm_interconnect_0_router_003
# Loading router_003.embedded_vpu_mm_interconnect_0_router_003_default_decode
# Loading cmd_demux.embedded_vpu_mm_interconnect_0_cmd_demux
# Loading cmd_demux_001.embedded_vpu_mm_interconnect_0_cmd_demux_001
# Loading cmd_mux.embedded_vpu_mm_interconnect_0_cmd_mux
# Loading cmd_mux_001.embedded_vpu_mm_interconnect_0_cmd_mux_001
# Loading cmd_mux_001.altera_merlin_arbitrator
# Loading cmd_mux_001.altera_merlin_arb_adder
# Loading rsp_demux.embedded_vpu_mm_interconnect_0_rsp_demux
# Loading rsp_mux.embedded_vpu_mm_interconnect_0_rsp_mux
# Loading rsp_mux.altera_merlin_arbitrator
# Loading rsp_mux.altera_merlin_arb_adder
# Loading rsp_mux_001.embedded_vpu_mm_interconnect_0_rsp_mux_001
# Loading rsp_mux_001.altera_merlin_arbitrator
# Loading rsp_mux_001.altera_merlin_arb_adder
# Loading avalon_st_adapter.embedded_vpu_mm_interconnect_0_avalon_st_adapter
# Loading error_adapter_0.embedded_vpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading mm_interconnect_1.embedded_vpu_mm_interconnect_1
# Loading router.embedded_vpu_mm_interconnect_1_router
# Loading router.embedded_vpu_mm_interconnect_1_router_default_decode
# Loading router_001.embedded_vpu_mm_interconnect_1_router_001
# Loading router_001.embedded_vpu_mm_interconnect_1_router_001_default_decode
# Loading sdram_controller_s1_burst_adapter.altera_merlin_burst_adapter
# Loading cmd_demux.embedded_vpu_mm_interconnect_1_cmd_demux
# Loading cmd_mux.embedded_vpu_mm_interconnect_1_cmd_mux
# Loading rsp_mux.embedded_vpu_mm_interconnect_1_rsp_mux
# Loading irq_mapper.embedded_vpu_irq_mapper
# Loading rst_controller.altera_reset_controller
# Loading altera_common_sv_packages.verbosity_pkg
# Loading embedded_vpu_inst_background_loader_conduit_bfm.altera_conduit_bfm
# Loading embedded_vpu_inst_clk_bfm.altera_avalon_clock_source
# Loading embedded_vpu_inst_composer_conduit_bfm.altera_conduit_bfm_0002
# Loading embedded_vpu_inst_gamepad_pins_external_connection_bfm.altera_conduit_bfm_0003
# Loading embedded_vpu_inst_input_pio_bfm.altera_conduit_bfm_0004
# Loading embedded_vpu_inst_reset_bfm.altera_avalon_reset_source
# Loading sdram_controller_my_partner.altera_sdram_partner_module
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading sdram_controller_s1_burst_adapter.altera_merlin_burst_adapter_13_1
# Loading sdram_controller_s1_burst_adapter.altera_merlin_address_alignment
# Loading sdram_controller_s1_burst_adapter.altera_merlin_burst_adapter_burstwrap_increment
# Loading sdram_controller_s1_burst_adapter.altera_merlin_burst_adapter_min
# Loading sdram_controller_s1_burst_adapter.altera_merlin_burst_adapter_subtractor
# Loading sdram_controller_s1_burst_adapter.altera_merlin_burst_adapter_adder
# Loading rst_controller.altera_reset_synchronizer
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.fifo_background(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.scfifo(behavior)
# Loading altera_mf.altera_mf_components
# Loading composer.rom_sprites(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altsyncram(translated)
# ** Warning: (vsim-3017) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer.v(162): [TFMPC] - Too few port connections. Expected 20, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /embedded_vpu_tb/embedded_vpu_inst/composer/border_inst File: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/border_analyzer.v
# ** Warning: (vsim-3015) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer.v(162): [PCDPC] - Port size (2) does not match connection size (1) for port 'side_in'. The port definition is at: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/border_analyzer.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /embedded_vpu_tb/embedded_vpu_inst/composer/border_inst File: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/border_analyzer.v
# ** Warning: (vsim-3015) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer.v(162): [PCDPC] - Port size (2) does not match connection size (1) for port 'selector_in'. The port definition is at: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/border_analyzer.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /embedded_vpu_tb/embedded_vpu_inst/composer/border_inst File: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/border_analyzer.v
# ** Warning: (vsim-3015) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer.v(162): [PCDPC] - Port size (8) does not match connection size (1) for port 'reg_min_in'. The port definition is at: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/border_analyzer.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /embedded_vpu_tb/embedded_vpu_inst/composer/border_inst File: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/border_analyzer.v
# ** Warning: (vsim-3015) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer.v(162): [PCDPC] - Port size (8) does not match connection size (1) for port 'reg_max_in'. The port definition is at: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/border_analyzer.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /embedded_vpu_tb/embedded_vpu_inst/composer/border_inst File: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/border_analyzer.v
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer.v(162): [TFMPC] - Missing connection for port 'side_select'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer.v(162): [TFMPC] - Missing connection for port 'level_select'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer.v(162): [TFMPC] - Missing connection for port 'media_selected'.
# ** Warning: (vsim-3017) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Too few port connections. Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /embedded_vpu_tb/embedded_vpu_inst/processor/cpu/embedded_vpu_processor_cpu_register_bank_a/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Too few port connections. Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /embedded_vpu_tb/embedded_vpu_inst/processor/cpu/embedded_vpu_processor_cpu_register_bank_b/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3015) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2610): [PCDPC] - Port size (16) does not match connection size (38) for port 'jdo'. The port definition is at: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(987).
#    Time: 0 ps  Iteration: 0  Instance: /embedded_vpu_tb/embedded_vpu_inst/processor/cpu/the_embedded_vpu_processor_cpu_nios2_oci/the_embedded_vpu_processor_cpu_nios2_oci_itrace File: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v
# ** Warning: (vsim-3017) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Too few port connections. Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /embedded_vpu_tb/embedded_vpu_inst/processor/cpu/the_embedded_vpu_processor_cpu_nios2_oci/the_embedded_vpu_processor_cpu_nios2_ocimem/embedded_vpu_processor_cpu_ociram_sp_ram/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Too few port connections. Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /embedded_vpu_tb/embedded_vpu_inst/ram_data/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/embedded_vpu_tb.v(49): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /embedded_vpu_tb/embedded_vpu_inst_background_loader_conduit_bfm File: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_conduit_bfm.sv
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/embedded_vpu_tb.v(49): [TFMPC] - Missing connection for port 'reset_n'.
# ** Warning: (vsim-3017) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/embedded_vpu_tb.v(62): [TFMPC] - Too few port connections. Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /embedded_vpu_tb/embedded_vpu_inst_composer_conduit_bfm File: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_conduit_bfm_0002.sv
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/embedded_vpu_tb.v(62): [TFMPC] - Missing connection for port 'reset_n'.
# ** Warning: Design size of 18481 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
#  
do mentor.do
# C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:24 on Jul 15,2025
# vcom -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/../../clk_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clk_divider
# -- Compiling architecture SYN of clk_divider
# End time: 10:55:24 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:24 on Jul 15,2025
# vcom -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/../../dual_clock_fifo.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dual_clock_fifo
# -- Compiling architecture SYN of dual_clock_fifo
# End time: 10:55:24 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:24 on Jul 15,2025
# vcom -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/../../fifo_background.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fifo_background
# -- Compiling architecture SYN of fifo_background
# End time: 10:55:24 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:24 on Jul 15,2025
# vcom -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/../../rom_sprites.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_sprites
# -- Compiling architecture SYN of rom_sprites
# End time: 10:55:24 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:24 on Jul 15,2025
# vlog -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/../../sources/vga_controller.v 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 10:55:24 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:24 on Jul 15,2025
# vlog -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/../../sources/pixel_reader.v 
# -- Compiling module pixel_reader
# 
# Top level modules:
# 	pixel_reader
# End time: 10:55:24 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:24 on Jul 15,2025
# vlog -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/../../sources/top4_sprite_selector.v 
# -- Compiling module top4_sprite_selector
# 
# Top level modules:
# 	top4_sprite_selector
# End time: 10:55:24 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:24 on Jul 15,2025
# vlog -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/../../sources/sprite_visibility_checker.v 
# -- Compiling module sprite_visibility_checker
# 
# Top level modules:
# 	sprite_visibility_checker
# End time: 10:55:24 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:24 on Jul 15,2025
# vlog -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/../../sources/border_analyzer.v 
# -- Compiling module border_analyzer
# 
# Top level modules:
# 	border_analyzer
# End time: 10:55:24 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:24 on Jul 15,2025
# vlog -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/../../sources/collision_sprite_analyzer.v 
# -- Compiling module collision_sprite_analyzer
# 
# Top level modules:
# 	collision_sprite_analyzer
# End time: 10:55:24 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:24 on Jul 15,2025
# vlog -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/../../sources/sprite_pixel_fetcher.v 
# -- Compiling module sprite_pixel_fetcher
# 
# Top level modules:
# 	sprite_pixel_fetcher
# End time: 10:55:25 on Jul 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:25 on Jul 15,2025
# vlog -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/../../sources/pixel_counter.v 
# -- Compiling module pixel_counter
# 
# Top level modules:
# 	pixel_counter
# End time: 10:55:25 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:25 on Jul 15,2025
# vlog -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/../../sources/pixel_composer.v 
# -- Compiling module pixel_composer
# 
# Top level modules:
# 	pixel_composer
# End time: 10:55:25 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:25 on Jul 15,2025
# vlog -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/../../sources/master_interface.v 
# -- Compiling module master_interface
# 
# Top level modules:
# 	master_interface
# End time: 10:55:25 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:25 on Jul 15,2025
# vlog -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/../../sources/background_loader.v 
# -- Compiling module background_loader
# 
# Top level modules:
# 	background_loader
# End time: 10:55:25 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:25 on Jul 15,2025
# vlog -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/../../sources/rgb16_to_rgb24.v 
# -- Compiling module rgb16_to_rgb24
# 
# Top level modules:
# 	rgb16_to_rgb24
# End time: 10:55:25 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:25 on Jul 15,2025
# vlog -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/../../sources/gamepad_controller.v 
# -- Compiling module gamepad_controller
# 
# Top level modules:
# 	gamepad_controller
# End time: 10:55:25 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:25 on Jul 15,2025
# vlog -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/../../visual_processing_unit.v 
# -- Compiling module visual_processing_unit
# 
# Top level modules:
# 	visual_processing_unit
# End time: 10:55:25 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:25 on Jul 15,2025
# vlog -reportprogress 300 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/../../visual_processing_unit_tb.v 
# -- Compiling module visual_processing_unit_tb
# 
# Top level modules:
# 	visual_processing_unit_tb
# End time: 10:55:25 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# visual_processing_unit_tb
# [exec] elab
# End time: 10:55:26 on Jul 15,2025, Elapsed time: 0:00:20
# Errors: 0, Warnings: 85
# vsim -t ps -L work -L work_lib -L altera_common_sv_packages -L error_adapter_0 -L rsp_mux -L cmd_mux -L cmd_demux -L sdram_controller_s1_burst_adapter -L router_001 -L router -L avalon_st_adapter -L rsp_mux_001 -L rsp_demux -L cmd_mux_001 -L cmd_demux_001 -L router_003 -L router_002 -L composer_avalon_agent_rsp_fifo -L composer_avalon_agent -L processor_data_master_agent -L composer_avalon_translator -L processor_data_master_translator -L cpu -L rst_controller -L irq_mapper -L mm_interconnect_1 -L mm_interconnect_0 -L sdram_controller -L ram_data -L processor -L pio_0 -L gamepad_pins -L composer -L background_loader -L sdram_controller_my_partner -L embedded_vpu_inst_reset_bfm -L embedded_vpu_inst_input_pio_bfm -L embedded_vpu_inst_gamepad_pins_external_connection_bfm -L embedded_vpu_inst_composer_conduit_bfm -L embedded_vpu_inst_clk_bfm -L embedded_vpu_inst_background_loader_conduit_bfm -L embedded_vpu_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive visual_processing_unit_tb 
# Start time: 10:55:26 on Jul 15,2025
# Loading work.visual_processing_unit_tb
# Loading work.visual_processing_unit
# Loading embedded_vpu_inst.embedded_vpu
# Loading work.background_loader
# Loading work.master_interface
# Loading composer.composer
# Loading composer.pixel_counter
# Loading composer.sprite_visibility_checker
# Loading composer.top4_sprite_selector
# Loading composer.sprite_pixel_fetcher
# Loading composer.collision_sprite_analyzer
# Loading composer.border_analyzer
# Loading composer.pixel_composer
# Loading composer.composer_ctrl
# Loading gamepad_pins.embedded_vpu_gamepad_pins
# Loading pio_0.embedded_vpu_pio_0
# Loading processor.embedded_vpu_processor
# Loading cpu.embedded_vpu_processor_cpu
# Loading cpu.embedded_vpu_processor_cpu_test_bench
# Loading cpu.embedded_vpu_processor_cpu_register_bank_a_module
# Loading altera_mf_ver.altsyncram
# Loading cpu.embedded_vpu_processor_cpu_register_bank_b_module
# Loading cpu.embedded_vpu_processor_cpu_nios2_oci
# Loading cpu.embedded_vpu_processor_cpu_nios2_oci_debug
# Loading altera_mf_ver.altera_std_synchronizer
# Loading cpu.embedded_vpu_processor_cpu_nios2_oci_break
# Loading cpu.embedded_vpu_processor_cpu_nios2_oci_xbrk
# Loading cpu.embedded_vpu_processor_cpu_nios2_oci_dbrk
# Loading cpu.embedded_vpu_processor_cpu_nios2_oci_itrace
# Loading cpu.embedded_vpu_processor_cpu_nios2_oci_dtrace
# Loading cpu.embedded_vpu_processor_cpu_nios2_oci_td_mode
# Loading cpu.embedded_vpu_processor_cpu_nios2_oci_fifo
# Loading cpu.embedded_vpu_processor_cpu_nios2_oci_compute_input_tm_cnt
# Loading cpu.embedded_vpu_processor_cpu_nios2_oci_fifo_wrptr_inc
# Loading cpu.embedded_vpu_processor_cpu_nios2_oci_fifo_cnt_inc
# Loading cpu.embedded_vpu_processor_cpu_nios2_oci_pib
# Loading cpu.embedded_vpu_processor_cpu_nios2_oci_im
# Loading cpu.embedded_vpu_processor_cpu_nios2_avalon_reg
# Loading cpu.embedded_vpu_processor_cpu_nios2_ocimem
# Loading cpu.embedded_vpu_processor_cpu_ociram_sp_ram_module
# Loading cpu.embedded_vpu_processor_cpu_debug_slave_wrapper
# Loading cpu.embedded_vpu_processor_cpu_debug_slave_tck
# Loading cpu.embedded_vpu_processor_cpu_debug_slave_sysclk
# Loading ram_data.embedded_vpu_ram_data
# Loading sdram_controller.embedded_vpu_sdram_controller
# Loading sdram_controller.embedded_vpu_sdram_controller_input_efifo_module
# Loading mm_interconnect_0.embedded_vpu_mm_interconnect_0
# Loading sv_std.std
# Loading processor_data_master_translator.altera_merlin_master_translator
# Loading composer_avalon_translator.altera_merlin_slave_translator
# Loading processor_data_master_agent.altera_merlin_master_agent
# Loading composer_avalon_agent.altera_merlin_slave_agent
# Loading composer_avalon_agent.altera_merlin_burst_uncompressor
# Loading composer_avalon_agent_rsp_fifo.altera_avalon_sc_fifo
# Loading router.embedded_vpu_mm_interconnect_0_router
# Loading router.embedded_vpu_mm_interconnect_0_router_default_decode
# Loading router_001.embedded_vpu_mm_interconnect_0_router_001
# Loading router_001.embedded_vpu_mm_interconnect_0_router_001_default_decode
# Loading router_002.embedded_vpu_mm_interconnect_0_router_002
# Loading router_002.embedded_vpu_mm_interconnect_0_router_002_default_decode
# Loading router_003.embedded_vpu_mm_interconnect_0_router_003
# Loading router_003.embedded_vpu_mm_interconnect_0_router_003_default_decode
# Loading cmd_demux.embedded_vpu_mm_interconnect_0_cmd_demux
# Loading cmd_demux_001.embedded_vpu_mm_interconnect_0_cmd_demux_001
# Loading cmd_mux.embedded_vpu_mm_interconnect_0_cmd_mux
# Loading cmd_mux_001.embedded_vpu_mm_interconnect_0_cmd_mux_001
# Loading cmd_mux_001.altera_merlin_arbitrator
# Loading cmd_mux_001.altera_merlin_arb_adder
# Loading rsp_demux.embedded_vpu_mm_interconnect_0_rsp_demux
# Loading rsp_mux.embedded_vpu_mm_interconnect_0_rsp_mux
# Loading rsp_mux.altera_merlin_arbitrator
# Loading rsp_mux.altera_merlin_arb_adder
# Loading rsp_mux_001.embedded_vpu_mm_interconnect_0_rsp_mux_001
# Loading rsp_mux_001.altera_merlin_arbitrator
# Loading rsp_mux_001.altera_merlin_arb_adder
# Loading avalon_st_adapter.embedded_vpu_mm_interconnect_0_avalon_st_adapter
# Loading error_adapter_0.embedded_vpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading mm_interconnect_1.embedded_vpu_mm_interconnect_1
# Loading router.embedded_vpu_mm_interconnect_1_router
# Loading router.embedded_vpu_mm_interconnect_1_router_default_decode
# Loading router_001.embedded_vpu_mm_interconnect_1_router_001
# Loading router_001.embedded_vpu_mm_interconnect_1_router_001_default_decode
# Loading sdram_controller_s1_burst_adapter.altera_merlin_burst_adapter
# Loading cmd_demux.embedded_vpu_mm_interconnect_1_cmd_demux
# Loading cmd_mux.embedded_vpu_mm_interconnect_1_cmd_mux
# Loading rsp_mux.embedded_vpu_mm_interconnect_1_rsp_mux
# Loading irq_mapper.embedded_vpu_irq_mapper
# Loading rst_controller.altera_reset_controller
# Loading work.pixel_reader
# Loading work.vga_controller
# Loading work.gamepad_controller
# Loading sdram_controller.embedded_vpu_sdram_controller_test_component
# Loading sdram_controller.embedded_vpu_sdram_controller_test_component_ram_module
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading sdram_controller_s1_burst_adapter.altera_merlin_burst_adapter_13_1
# Loading sdram_controller_s1_burst_adapter.altera_merlin_address_alignment
# Loading sdram_controller_s1_burst_adapter.altera_merlin_burst_adapter_burstwrap_increment
# Loading sdram_controller_s1_burst_adapter.altera_merlin_burst_adapter_min
# Loading sdram_controller_s1_burst_adapter.altera_merlin_burst_adapter_subtractor
# Loading sdram_controller_s1_burst_adapter.altera_merlin_burst_adapter_adder
# Loading rst_controller.altera_reset_synchronizer
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.clk_divider(syn)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altpll(behavior)
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)
# Loading altera_mf.mf_cda_mn_cntr(behave)
# Loading altera_mf.mf_cda_scale_cntr(behave)
# Loading work.dual_clock_fifo(syn)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo(behavior)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading work.fifo_background(syn)
# Loading altera_mf.scfifo(behavior)
# Loading altera_mf.altera_mf_components
# Loading composer.rom_sprites(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altsyncram(translated)
# ** Warning: (vsim-3017) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer.v(162): [TFMPC] - Too few port connections. Expected 20, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /visual_processing_unit_tb/dut/vpu/composer/border_inst File: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/border_analyzer.v
# ** Warning: (vsim-3015) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer.v(162): [PCDPC] - Port size (2) does not match connection size (1) for port 'side_in'. The port definition is at: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/border_analyzer.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /visual_processing_unit_tb/dut/vpu/composer/border_inst File: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/border_analyzer.v
# ** Warning: (vsim-3015) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer.v(162): [PCDPC] - Port size (2) does not match connection size (1) for port 'selector_in'. The port definition is at: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/border_analyzer.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /visual_processing_unit_tb/dut/vpu/composer/border_inst File: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/border_analyzer.v
# ** Warning: (vsim-3015) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer.v(162): [PCDPC] - Port size (8) does not match connection size (1) for port 'reg_min_in'. The port definition is at: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/border_analyzer.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /visual_processing_unit_tb/dut/vpu/composer/border_inst File: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/border_analyzer.v
# ** Warning: (vsim-3015) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer.v(162): [PCDPC] - Port size (8) does not match connection size (1) for port 'reg_max_in'. The port definition is at: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/border_analyzer.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /visual_processing_unit_tb/dut/vpu/composer/border_inst File: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/border_analyzer.v
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer.v(162): [TFMPC] - Missing connection for port 'side_select'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer.v(162): [TFMPC] - Missing connection for port 'level_select'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer.v(162): [TFMPC] - Missing connection for port 'media_selected'.
# ** Warning: (vsim-3017) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Too few port connections. Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /visual_processing_unit_tb/dut/vpu/processor/cpu/embedded_vpu_processor_cpu_register_bank_a/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Too few port connections. Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /visual_processing_unit_tb/dut/vpu/processor/cpu/embedded_vpu_processor_cpu_register_bank_b/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3015) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2610): [PCDPC] - Port size (16) does not match connection size (38) for port 'jdo'. The port definition is at: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(987).
#    Time: 0 ps  Iteration: 0  Instance: /visual_processing_unit_tb/dut/vpu/processor/cpu/the_embedded_vpu_processor_cpu_nios2_oci/the_embedded_vpu_processor_cpu_nios2_oci_itrace File: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v
# ** Warning: (vsim-3017) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Too few port connections. Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /visual_processing_unit_tb/dut/vpu/processor/cpu/the_embedded_vpu_processor_cpu_nios2_oci/the_embedded_vpu_processor_cpu_nios2_ocimem/embedded_vpu_processor_cpu_ociram_sp_ram/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Too few port connections. Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /visual_processing_unit_tb/dut/vpu/ram_data/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: Design size of 32375 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3017) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer.v(162): [TFMPC] - Too few port connections. Expected 20, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /visual_processing_unit_tb/dut/vpu/composer/border_inst File: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/border_analyzer.v
# ** Warning: (vsim-3015) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer.v(162): [PCDPC] - Port size (2) does not match connection size (1) for port 'side_in'. The port definition is at: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/border_analyzer.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /visual_processing_unit_tb/dut/vpu/composer/border_inst File: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/border_analyzer.v
# ** Warning: (vsim-3015) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer.v(162): [PCDPC] - Port size (2) does not match connection size (1) for port 'selector_in'. The port definition is at: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/border_analyzer.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /visual_processing_unit_tb/dut/vpu/composer/border_inst File: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/border_analyzer.v
# ** Warning: (vsim-3015) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer.v(162): [PCDPC] - Port size (8) does not match connection size (1) for port 'reg_min_in'. The port definition is at: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/border_analyzer.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /visual_processing_unit_tb/dut/vpu/composer/border_inst File: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/border_analyzer.v
# ** Warning: (vsim-3015) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer.v(162): [PCDPC] - Port size (8) does not match connection size (1) for port 'reg_max_in'. The port definition is at: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/border_analyzer.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /visual_processing_unit_tb/dut/vpu/composer/border_inst File: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/border_analyzer.v
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer.v(162): [TFMPC] - Missing connection for port 'side_select'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer.v(162): [TFMPC] - Missing connection for port 'level_select'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer.v(162): [TFMPC] - Missing connection for port 'media_selected'.
# ** Warning: (vsim-3017) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Too few port connections. Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /visual_processing_unit_tb/dut/vpu/processor/cpu/embedded_vpu_processor_cpu_register_bank_a/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Too few port connections. Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /visual_processing_unit_tb/dut/vpu/processor/cpu/embedded_vpu_processor_cpu_register_bank_b/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3015) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2610): [PCDPC] - Port size (16) does not match connection size (38) for port 'jdo'. The port definition is at: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(987).
#    Time: 0 ps  Iteration: 0  Instance: /visual_processing_unit_tb/dut/vpu/processor/cpu/the_embedded_vpu_processor_cpu_nios2_oci/the_embedded_vpu_processor_cpu_nios2_oci_itrace File: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v
# ** Warning: (vsim-3017) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Too few port connections. Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /visual_processing_unit_tb/dut/vpu/processor/cpu/the_embedded_vpu_processor_cpu_nios2_oci/the_embedded_vpu_processor_cpu_nios2_ocimem/embedded_vpu_processor_cpu_ociram_sp_ram/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Too few port connections. Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /visual_processing_unit_tb/dut/vpu/ram_data/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'eccstatus'.
add wave /visual_processing_unit_tb/dut/vpu/composer/collision_sprite/reset_after_read
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/software/processador/obj/default/runtime/sim/mentor/wave.do
restart -f -nolog -nobreak -novirtuals -noassertions -nofcovers -noatv
# ** Warning: (vsim-3017) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer.v(162): [TFMPC] - Too few port connections. Expected 20, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /visual_processing_unit_tb/dut/vpu/composer/border_inst File: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/border_analyzer.v
# ** Warning: (vsim-3015) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer.v(162): [PCDPC] - Port size (2) does not match connection size (1) for port 'side_in'. The port definition is at: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/border_analyzer.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /visual_processing_unit_tb/dut/vpu/composer/border_inst File: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/border_analyzer.v
# ** Warning: (vsim-3015) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer.v(162): [PCDPC] - Port size (2) does not match connection size (1) for port 'selector_in'. The port definition is at: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/border_analyzer.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /visual_processing_unit_tb/dut/vpu/composer/border_inst File: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/border_analyzer.v
# ** Warning: (vsim-3015) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer.v(162): [PCDPC] - Port size (8) does not match connection size (1) for port 'reg_min_in'. The port definition is at: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/border_analyzer.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /visual_processing_unit_tb/dut/vpu/composer/border_inst File: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/border_analyzer.v
# ** Warning: (vsim-3015) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer.v(162): [PCDPC] - Port size (8) does not match connection size (1) for port 'reg_max_in'. The port definition is at: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/border_analyzer.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /visual_processing_unit_tb/dut/vpu/composer/border_inst File: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/border_analyzer.v
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer.v(162): [TFMPC] - Missing connection for port 'side_select'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer.v(162): [TFMPC] - Missing connection for port 'level_select'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer.v(162): [TFMPC] - Missing connection for port 'media_selected'.
# ** Warning: (vsim-3017) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Too few port connections. Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /visual_processing_unit_tb/dut/vpu/processor/cpu/embedded_vpu_processor_cpu_register_bank_a/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(50): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Too few port connections. Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /visual_processing_unit_tb/dut/vpu/processor/cpu/embedded_vpu_processor_cpu_register_bank_b/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(116): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3015) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2610): [PCDPC] - Port size (16) does not match connection size (38) for port 'jdo'. The port definition is at: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(987).
#    Time: 0 ps  Iteration: 0  Instance: /visual_processing_unit_tb/dut/vpu/processor/cpu/the_embedded_vpu_processor_cpu_nios2_oci/the_embedded_vpu_processor_cpu_nios2_oci_itrace File: C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v
# ** Warning: (vsim-3017) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Too few port connections. Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /visual_processing_unit_tb/dut/vpu/processor/cpu/the_embedded_vpu_processor_cpu_nios2_oci/the_embedded_vpu_processor_cpu_nios2_ocimem/embedded_vpu_processor_cpu_ociram_sp_ram/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Too few port connections. Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /visual_processing_unit_tb/dut/vpu/ram_data/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/sdram+sprites+sram/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v(60): [TFMPC] - Missing connection for port 'eccstatus'.
run -all
# GetModuleFileName: No foi possvel encontrar o mdulo especificado.
# 
# 
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /visual_processing_unit_tb/dut/pixel_fifo/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /visual_processing_unit_tb/dut/pixel_fifo/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /visual_processing_unit_tb/dut/pixel_fifo/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /visual_processing_unit_tb/dut/pixel_fifo/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /visual_processing_unit_tb/dut/pixel_fifo/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /visual_processing_unit_tb/dut/pixel_fifo/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /visual_processing_unit_tb/dut/pixel_fifo/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /visual_processing_unit_tb/dut/pixel_fifo/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /visual_processing_unit_tb/dut/pixel_fifo/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /visual_processing_unit_tb/dut/pixel_fifo/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /visual_processing_unit_tb/dut/pixel_fifo/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /visual_processing_unit_tb/dut/pixel_fifo/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# Warning: DONT_CARE value for read_during_write_mode_port_a is not supported in Stratix device family, it might cause incorrect behavioural simulation result
# Time: 0  Instance: visual_processing_unit_tb.dut.vpu.processor.cpu.the_embedded_vpu_processor_cpu_nios2_oci.the_embedded_vpu_processor_cpu_nios2_ocimem.embedded_vpu_processor_cpu_ociram_sp_ram.the_altsyncram.m_default.altsyncram_inst
# Warning: DONT_CARE value for read_during_write_mode_port_a is not supported in Stratix device family, it might cause incorrect behavioural simulation result
# Time: 0  Instance: visual_processing_unit_tb.dut.vpu.ram_data.the_altsyncram.m_default.altsyncram_inst
# 
# ************************************************************
# This testbench includes an SOPC Builder Generated Altera model:
# 'embedded_vpu_sdram_controller_test_component.v', to simulate accesses to SDRAM.
# Initial contents are loaded from the file: 'embedded_vpu_sdram_controller_test_component.dat'.
# ************************************************************
# ** Note: Cyclone IV E PLL locked to incoming clock
#    Time: 90 ns  Iteration: 0  Instance: /visual_processing_unit_tb/dut/pll/altpll_component/CYCLONEIII_ALTPLL/M5
# Break key hit
# Simulation stop requested.
run -all
# Break key hit
# Break in ForLoop loop at C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd line 13661
# End time: 11:36:20 on Jul 15,2025, Elapsed time: 0:40:54
# Errors: 0, Warnings: 251
