
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117006                       # Number of seconds simulated
sim_ticks                                117005503237                       # Number of ticks simulated
final_tick                               1169674521302                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  41375                       # Simulator instruction rate (inst/s)
host_op_rate                                    52130                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2199011                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903340                       # Number of bytes of host memory used
host_seconds                                 53208.24                       # Real time elapsed on the host
sim_insts                                  2201506017                       # Number of instructions simulated
sim_ops                                    2773742157                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1581696                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       232320                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1817472                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       737536                       # Number of bytes written to this memory
system.physmem.bytes_written::total            737536                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12357                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1815                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 14199                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5762                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5762                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14222                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     13518133                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15316                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      1985548                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                15533218                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14222                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15316                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              29537                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           6303430                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                6303430                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           6303430                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14222                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     13518133                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15316                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      1985548                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               21836648                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               140462790                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23410214                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18970049                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2028028                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9423815                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8991451                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2503529                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90343                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102149628                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128867218                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23410214                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11494980                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28155373                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6578651                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2913047                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11920575                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1637151                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    137723045                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.142342                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.556316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109567672     79.56%     79.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2649370      1.92%     81.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2023410      1.47%     82.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4956748      3.60%     86.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1113040      0.81%     87.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1601525      1.16%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1214575      0.88%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          760517      0.55%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13836188     10.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    137723045                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.166665                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.917447                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       100956754                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4470236                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27722469                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110360                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4463224                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4041183                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41776                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     155441342                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        77789                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4463224                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       101810057                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1238701                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1794060                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26970423                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1446578                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153846942                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        17689                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        267939                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       601327                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       147455                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    216147077                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    716559075                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    716559075                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45451567                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        38053                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        21519                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4963942                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14831562                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7250794                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       125163                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1608323                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         151123918                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        38040                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        140399437                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       188604                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     27548122                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     59608291                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4972                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    137723045                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.019433                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.565745                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     78926384     57.31%     57.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24704288     17.94%     75.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11544319      8.38%     83.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8463177      6.15%     89.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7530678      5.47%     95.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2987722      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2958853      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       458452      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       149172      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    137723045                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         564554     68.80%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        113348     13.81%     82.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       142629     17.38%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117834559     83.93%     83.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2111172      1.50%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13257077      9.44%     94.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7180095      5.11%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     140399437                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.999549                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             820531                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005844                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    419531054                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    178710519                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136873696                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     141219968                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       343820                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3597594                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1034                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          439                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       225021                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4463224                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         782685                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        90896                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    151161958                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        47649                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14831562                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7250794                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        21506                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         79327                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          439                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1104932                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1153584                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2258516                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137874915                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12741560                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2524522                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19919881                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19582145                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7178321                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.981576                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             137053456                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136873696                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         82088766                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        227395720                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.974448                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360995                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     28354048                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2031597                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133259821                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.921579                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.693911                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     82883915     62.20%     62.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23566412     17.68%     79.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10388085      7.80%     87.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5449042      4.09%     91.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4335617      3.25%     95.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1562548      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1319743      0.99%     97.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       989611      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2764848      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133259821                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2764848                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           281658456                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          306790420                       # The number of ROB writes
system.switch_cpus0.timesIdled                  67581                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2739745                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.404628                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.404628                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.711932                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.711932                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       621724979                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      190645638                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145440682                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               140462790                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23740985                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19452155                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2009036                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9759850                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9395312                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2429086                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        92627                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    105200251                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             127388473                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23740985                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11824398                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27617969                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6027806                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3135517                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12310207                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1570127                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    139955179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.113894                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.537955                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       112337210     80.27%     80.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2227197      1.59%     81.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3803705      2.72%     84.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2198115      1.57%     86.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1721920      1.23%     87.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1529621      1.09%     88.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          927021      0.66%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2314795      1.65%     90.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12895595      9.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    139955179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.169020                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.906920                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       104553605                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4292804                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27035578                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        71960                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4001231                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3889945                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          213                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     153576053                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1218                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4001231                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       105079239                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         600656                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2808935                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26564776                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       900339                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     152531654                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         93997                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       521522                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    215302567                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    709655176                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    709655176                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172364202                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        42938365                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34302                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17178                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2639966                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14192345                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7242225                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        70116                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1646924                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         147523708                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34302                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        138435099                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        88338                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22042465                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     48980448                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           54                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    139955179                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.989139                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.548380                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     83464105     59.64%     59.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21678009     15.49%     75.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11681768      8.35%     83.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8676903      6.20%     89.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8450132      6.04%     95.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3141074      2.24%     97.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2364649      1.69%     99.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       319259      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       179280      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    139955179                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         123052     27.99%     27.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        164530     37.42%     65.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       152081     34.59%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    116832785     84.40%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1874979      1.35%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17124      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12492924      9.02%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7217287      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     138435099                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.985564                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             439663                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003176                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    417353378                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    169600707                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    135481875                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     138874762                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       284516                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2992141                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          232                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       119754                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4001231                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         402491                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        53629                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    147558010                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       828031                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14192345                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7242225                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17178                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         43470                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          232                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1154020                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1071307                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2225327                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    136285464                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12178719                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2149635                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19395796                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19291328                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7217077                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.970260                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             135481915                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            135481875                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80125202                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        221976102                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.964539                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.360963                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100217380                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123532306                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     24025933                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34248                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2026003                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    135953948                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.908633                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.716388                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     85996280     63.25%     63.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24076230     17.71%     80.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9413911      6.92%     87.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4955359      3.64%     91.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4218261      3.10%     94.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2026653      1.49%     96.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       951952      0.70%     96.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1478260      1.09%     97.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2837042      2.09%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    135953948                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100217380                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123532306                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18322675                       # Number of memory references committed
system.switch_cpus1.commit.loads             11200204                       # Number of loads committed
system.switch_cpus1.commit.membars              17124                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17923194                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111210962                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2555029                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2837042                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           280675145                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          299119369                       # The number of ROB writes
system.switch_cpus1.timesIdled                  23616                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 507611                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100217380                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123532306                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100217380                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.401581                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.401581                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.713480                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.713480                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       612873119                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      189155393                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      143356896                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34248                       # number of misc regfile writes
system.l20.replacements                         12370                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                          911419                       # Total number of references to valid blocks.
system.l20.sampled_refs                         45138                       # Sample count of references to valid blocks.
system.l20.avg_refs                         20.191834                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         6812.668182                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    12.052299                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5177.215986                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst            73.829197                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         20692.234335                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.207906                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000368                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.157996                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.002253                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.631477                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        60729                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  60729                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           23958                       # number of Writeback hits
system.l20.Writeback_hits::total                23958                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        60729                       # number of demand (read+write) hits
system.l20.demand_hits::total                   60729                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        60729                       # number of overall hits
system.l20.overall_hits::total                  60729                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12357                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12370                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12357                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12370                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12357                       # number of overall misses
system.l20.overall_misses::total                12370                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2725458                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2780579708                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2783305166                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2725458                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2780579708                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2783305166                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2725458                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2780579708                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2783305166                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        73086                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              73099                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        23958                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            23958                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73086                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73099                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73086                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73099                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.169075                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.169223                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.169075                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.169223                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.169075                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.169223                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 209650.615385                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 225020.612446                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 225004.459660                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 209650.615385                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 225020.612446                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 225004.459660                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 209650.615385                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 225020.612446                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 225004.459660                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4061                       # number of writebacks
system.l20.writebacks::total                     4061                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12357                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12370                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12357                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12370                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12357                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12370                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1942706                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2039499305                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2041442011                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1942706                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2039499305                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2041442011                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1942706                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2039499305                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2041442011                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.169075                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.169223                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.169075                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.169223                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.169075                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.169223                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 149438.923077                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 165048.094602                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 165031.690461                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 149438.923077                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 165048.094602                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 165031.690461                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 149438.923077                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 165048.094602                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 165031.690461                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1829                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          392757                       # Total number of references to valid blocks.
system.l21.sampled_refs                         34597                       # Sample count of references to valid blocks.
system.l21.avg_refs                         11.352343                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         9645.491766                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.997325                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   920.134948                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst           160.422586                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         22027.953375                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.294357                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000427                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.028080                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.004896                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.672240                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        31236                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  31237                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10516                       # number of Writeback hits
system.l21.Writeback_hits::total                10516                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        31236                       # number of demand (read+write) hits
system.l21.demand_hits::total                   31237                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        31236                       # number of overall hits
system.l21.overall_hits::total                  31237                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1815                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1829                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1815                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1829                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1815                       # number of overall misses
system.l21.overall_misses::total                 1829                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3563027                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    507229042                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      510792069                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3563027                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    507229042                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       510792069                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3563027                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    507229042                       # number of overall miss cycles
system.l21.overall_miss_latency::total      510792069                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        33051                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              33066                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10516                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10516                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        33051                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               33066                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        33051                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              33066                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.054915                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.055314                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.054915                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.055314                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.054915                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.055314                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 254501.928571                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 279465.036915                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 279273.957900                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 254501.928571                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 279465.036915                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 279273.957900                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 254501.928571                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 279465.036915                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 279273.957900                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1701                       # number of writebacks
system.l21.writebacks::total                     1701                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1815                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1829                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1815                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1829                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1815                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1829                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2723592                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    398214245                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    400937837                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2723592                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    398214245                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    400937837                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2723592                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    398214245                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    400937837                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.054915                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.055314                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.054915                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.055314                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.054915                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.055314                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 194542.285714                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 219401.787879                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 219211.501914                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 194542.285714                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 219401.787879                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 219211.501914                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 194542.285714                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 219401.787879                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 219211.501914                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996538                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011928176                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2040177.774194                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996538                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11920559                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11920559                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11920559                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11920559                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11920559                       # number of overall hits
system.cpu0.icache.overall_hits::total       11920559                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3522001                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3522001                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3522001                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3522001                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3522001                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3522001                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11920575                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11920575                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11920575                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11920575                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11920575                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11920575                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 220125.062500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 220125.062500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 220125.062500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 220125.062500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 220125.062500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 220125.062500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2833358                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2833358                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2833358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2833358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2833358                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2833358                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 217950.615385                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 217950.615385                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 217950.615385                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 217950.615385                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 217950.615385                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 217950.615385                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73086                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179583650                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73342                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2448.578577                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.503072                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.496928                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900403                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099597                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9592693                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9592693                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        21234                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        21234                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16585398                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16585398                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16585398                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16585398                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       176696                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       176696                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       176696                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        176696                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       176696                       # number of overall misses
system.cpu0.dcache.overall_misses::total       176696                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  19132592585                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  19132592585                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  19132592585                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  19132592585                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  19132592585                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  19132592585                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9769389                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9769389                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        21234                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        21234                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16762094                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16762094                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16762094                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16762094                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018087                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018087                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010541                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010541                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010541                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010541                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 108279.715359                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 108279.715359                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 108279.715359                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 108279.715359                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 108279.715359                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 108279.715359                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        23958                       # number of writebacks
system.cpu0.dcache.writebacks::total            23958                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       103610                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       103610                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       103610                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       103610                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       103610                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       103610                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73086                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73086                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73086                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73086                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73086                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73086                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6853057981                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6853057981                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6853057981                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6853057981                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6853057981                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6853057981                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007481                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007481                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004360                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004360                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004360                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004360                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93767.041308                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 93767.041308                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 93767.041308                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 93767.041308                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 93767.041308                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 93767.041308                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               460.997251                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013606477                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2198712.531453                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.997251                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024034                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12310191                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12310191                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12310191                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12310191                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12310191                       # number of overall hits
system.cpu1.icache.overall_hits::total       12310191                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4086245                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4086245                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4086245                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4086245                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4086245                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4086245                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12310207                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12310207                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12310207                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12310207                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12310207                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12310207                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 255390.312500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 255390.312500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 255390.312500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 255390.312500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 255390.312500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 255390.312500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3764727                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3764727                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3764727                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3764727                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3764727                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3764727                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 250981.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 250981.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 250981.800000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 250981.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 250981.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 250981.800000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33051                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               162575073                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33307                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4881.108266                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.033879                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.966121                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902476                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097524                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9083052                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9083052                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7088223                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7088223                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17151                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17151                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17124                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17124                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16171275                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16171275                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16171275                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16171275                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        84544                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        84544                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        84544                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         84544                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        84544                       # number of overall misses
system.cpu1.dcache.overall_misses::total        84544                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   7474021966                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7474021966                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7474021966                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7474021966                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7474021966                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7474021966                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9167596                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9167596                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7088223                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7088223                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17151                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17151                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17124                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17124                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16255819                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16255819                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16255819                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16255819                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009222                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009222                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005201                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005201                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005201                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005201                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 88403.931278                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 88403.931278                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 88403.931278                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 88403.931278                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 88403.931278                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 88403.931278                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10516                       # number of writebacks
system.cpu1.dcache.writebacks::total            10516                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        51493                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        51493                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        51493                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        51493                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        51493                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        51493                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33051                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33051                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33051                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33051                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33051                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33051                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2562437571                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2562437571                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2562437571                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2562437571                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2562437571                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2562437571                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003605                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003605                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002033                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002033                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002033                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002033                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 77529.804575                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 77529.804575                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 77529.804575                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 77529.804575                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 77529.804575                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 77529.804575                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
