# Custom-design-of-a-Tensor-Slice-for-acceleration-ML-on-FPGA

üìä Progress: üü©üü©üü©‚¨ú‚¨ú (60%)  **(WORK PROGRESS AND RESULTS AT THE END OF THE DOCUMENTATION)**

## Overview
- Objective: Design and evaluate a novel tensor slice for accelerating ML and DL on FPGA's
- Technology Node: 32nm
- Design Flow: RTL to GDSII using Synopsys EDA Tools
- Target Application: Matrix Multiplication - Addition/Subtraction - Transpose , CNN and Transformer Applications 

## Introduction
FPGAs have evolved to accelerate deep learning (DL) by integrating specialized hardware, such as AI processing engines, low-precision arithmetic (8-bit fixed-point, FP16), and shadow multipliers. A recent advancement in this domain is **Tensor Slices**, which enhance FPGA compute density by embedding **systolic arrays** for efficient tensor operations. These slices support multiple precision formats and can be dynamically reconfigured into independent multipliers and MAC units. A local crossbar at the inputs reduces routing congestion, improving performance. Building on this concept, I aim to **custom design a Tensor Slice**, optimizing its architecture for higher efficiency, flexibility, and seamless FPGA integration while maintaining fine-grained programmability for other applications.


## Tensor Slice
## Block Diagram

 <p align="center">
  <img width="1200" height="500" src="/Images/ARCHITECTURE.png">
</p>

 <p align="center">
  <img width="500" height="500" src="/Images/SYSTOLIC ARRAY FLOW.png">
</p>

## Key Features

- **Tensor Slice vs. DSP Slice** ‚Äì A **Tensor Slice** is to deep learning what a **DSP Slice** is to digital signal processing, optimized for machine learning workloads.  

- **Supported Operations** ‚Äì It accelerates **matrix-matrix and matrix-vector multiplications**, along with **element-wise (Eltwise) addition, subtraction, and multiplication**, crucial for fully connected, convolutional, and recurrent layers.  

- **Eltwise Operations** ‚Äì Used in **normalization, residual connections, weight updates, and dropout layers**, enhancing efficiency in deep learning computations.  

- **Core Architecture** ‚Äì Consists of a **2D array of 16 processing elements (PEs)**, each integrating a **multiplier and an adder**, supporting MAC operations.  

- **Control Logic** ‚Äì Manages **input, output, and mode selection** for dynamic operation configuration.  

- **Data Handling** ‚Äì **Input logic** aligns data for **systolic computation**, **output logic** selects and shifts processed data, and **muxing logic** configures different operational modes.


## I/O and Operation Overview

**Input and Output Ports**

| Signal           | Width  | Description                                | Signal         | Width | Description                      |
|------------------|--------|--------------------------------------------|----------------|-------|----------------------------------|
| `clk`            | 1      | System clock                               | `counter`      | 4     | Operation or cycle counter       |
| `done`           | 1      | Done signal (possibly from controller)     | `ready_transpose` | 1   | Indicates transpose is ready     |
| `rst`            | 1      | Active-high reset                          | `r1`           | 256   | Row 1 output result              |
| `op`             | 1      | Operation control signal                   | `r2`           | 256   | Row 2 output result              |
| `op2`            | 1      | Secondary operation control signal         | `r3`           | 256   | Row 3 output result              |
| `a_data`         | 128    | Input data for matrix A                    | `r4`           | 256   | Row 4 output result              |
| `b_data`         | 128    | Input data for matrix B                    | `out_transpose1` | 256 | Transposed output row 1          |
|                  |        |                                            | `out_transpose2` | 256 | Transposed output row 2          |
|                  |        |                                            | `out_transpose3` | 256 | Transposed output row 3          |
|                  |        |                                            | `out_transpose4` | 256 | Transposed output row 4          |

**Operation Table**

| `op` | `op2` | Operation                                 | Description                                                                 |
|------|-------|-------------------------------------------|-----------------------------------------------------------------------------|
| 0    | 0     | Matrix Multiplication                     | Performs matrix multiplication between `a_data` and `b_data`                |
| 1    | 0     | Matrix Addition/Subtraction               | Performs element-wise addition of `a_data` and `b_data`                     |
| x    | 1     | Matrix Transpose of Input A               | Transposes the matrix provided in `a_data` (column-wise input assumed)      |

## Methodology 

- **Tool Flow (Synopsys EDA Tools)**
- 1Ô∏è‚É£ RTL Design & Simulation/Verification ‚Äì Verilog/SystemVerilog, Xilinx Vivado, VCS, Verdi
- 2Ô∏è‚É£ Synthesis ‚Äì Design Compiler NXT 
- 3Ô∏è‚É£ Static Timing Analysis (STA) ‚Äì PrimeTime (PT)
- 4Ô∏è‚É£ Place & Route (PnR) ‚Äì IC Compiler II (ICC2) 
- 5Ô∏è‚É£ Power Analysis & Signoff ‚Äì PrimeTime-PX (PTPX)
- 6Ô∏è‚É£ Final GDSII Generation ‚Äì ICC2, Calibre (DRC/LVS)

## 4x4 Systolic Array (can be extended to 8x8 , 16x16 as per requirement)

## RTL Design and Functional Verification (AMD Xilinx Vivado)

- **Schematic**
 <p align="center">
  <img width="1200" height="500" src="/Images/SYSTOLIC ARRAY SCHEMATIC.png">
</p>

- **IP Block**
<p align="center">
  <img width="1200" height="500" src="/Images/IP MID.png">
</p>


### Simulation

- **Inputs**
 <p align="center">
  <img width="1200" height="500" src="/Images/INPUTS.png">
</p>

- **Matrix-Matrix Multiplication**
 <p align="center">
  <img width="2000" height="300" src="/Images/MULT.png">
</p>

- **Matrix-Vector Multiplication**
 <p align="center">
  <img width="2000" height="300" src="/Images/MAT-VEC.png">
</p>

- **Matrix Addition**
 <p align="center">
  <img width="2000" height="300" src="/Images/ADD.png">
</p>

- **Matrix Transpose**
 <p align="center">
  <img width="2000" height="300" src="/Images/TRANS.png">
</p>

## Synthesis (Synopsys Design Compiler NXT)

<p align="center">
  <img width="2000" height="500" src="/Images/BLOCK2.png">
</p>

<p align="center">
  <img width="2000" height="500" src="/Images/NETLIST.png">
</p>

<p align="center">
  <img width="2000" height="500" src="/Images/AREA.png">
</p>

<p align="center">
  <img width="2000" height="500" src="/Images/POWER2.png">
</p>

<p align="center">
  <img width="2000" height="500" src="/Images/TIMING1.png">
</p>

<p align="center">
  <img width="2000" height="500" src="/Images/TIMING2.png">
</p>

## Implementation (Synopsys IC Compiler II)

<p align="center">
  <img width="2000" height="500" src="/Images/IMPORT DESIGN.png">
</p>

<p align="center">
  <img width="2000" height="500" src="/Images/PD0.5.png">
</p>

<p align="center">
  <img width="2000" height="500" src="/Images/PD1.png">
</p>

<p align="center">
  <img width="2000" height="500" src="/Images/PD2.png">
</p>

<p align="center">
  <img width="2000" height="500" src="/Images/PD3.png">
</p>

<p align="center">
  <img width="2000" height="500" src="/Images/PD6.png">
</p>

<p align="center">
  <img width="2000" height="500" src="/Images/PD7.png">
</p>

<p align="center">
  <img width="2000" height="500" src="/Images/PD8.png">
</p>

<p align="center">
  <img width="2000" height="500" src="/Images/PD4.png">
</p>




---------------------------------------------------------------------------------------------------------------------------------------------------------




















