Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : UART_RX
Version: K-2015.06
Date   : Sun Sep 24 02:16:38 2023
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/SYSTEM/UART_RX/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
UART_RX                                7.13e-02    0.210 1.66e+06    0.283 100.0
  stp_checker (stp_checker_test_1)     8.93e-05 4.07e-03 2.17e+04 4.18e-03   1.5
  par_checker (par_checker_test_1)     6.47e-05 3.44e-03 3.64e+04 3.54e-03   1.2
  strt_checker (strt_checker_test_1)   8.92e-05 4.01e-03 2.12e+04 4.12e-03   1.5
  deserializer_parityCalc (deserializer_parityCalc_test_1)
                                       3.54e-02 9.30e-02 5.66e+05    0.129  45.5
  sampler (data_sampling_test_1)       3.43e-03 2.86e-02 3.79e+05 3.24e-02  11.4
  counter (edge_bit_counter_test_1)    5.60e-03 4.97e-02 4.19e+05 5.57e-02  19.7
  FSM (FSM_test_1)                     5.48e-03 2.30e-02 1.68e+05 2.86e-02  10.1
  RST_mux2x1 (mux2X1_0)                1.38e-03 2.03e-04 1.37e+04 1.60e-03   0.6
  CLK_mux2x1 (mux2X1_1)                1.88e-02 4.02e-03 1.37e+04 2.28e-02   8.0
1
