// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
// Date        : Fri Jun 15 14:41:35 2018
// Host        : vldmr-PC running 64-bit Service Pack 1  (build 7601)
// Command     : write_verilog -force -mode synth_stub
//               C:/Projects/mrdk_40g_a/mrdk_40g_a/mrdk_40g_a.srcs/sources_1/ip/dbg_spi_data/dbg_spi_data_stub.v
// Design      : dbg_spi_data
// Purpose     : Stub declaration of top-level module interface
// Device      : xcku9p-ffve900-1-e
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* x_core_info = "ila,Vivado 2018.1" *)
module dbg_spi_data(clk, probe0, probe1, probe2, probe3, probe4, probe5, 
  probe6, probe7, probe8, probe9, probe10, probe11, probe12, probe13, probe14, probe15, probe16, probe17, 
  probe18, probe19, probe20, probe21, probe22, probe23, probe24, probe25, probe26, probe27, probe28, 
  probe29, probe30, probe31, probe32, probe33, probe34, probe35, probe36, probe37)
/* synthesis syn_black_box black_box_pad_pin="clk,probe0[0:0],probe1[0:0],probe2[0:0],probe3[3:0],probe4[3:0],probe5[5:0],probe6[39:0],probe7[0:0],probe8[0:0],probe9[7:0],probe10[7:0],probe11[7:0],probe12[31:0],probe13[0:0],probe14[7:0],probe15[3:0],probe16[7:0],probe17[3:0],probe18[3:0],probe19[0:0],probe20[0:0],probe21[5:0],probe22[39:0],probe23[0:0],probe24[7:0],probe25[0:0],probe26[3:0],probe27[15:0],probe28[31:0],probe29[0:0],probe30[7:0],probe31[7:0],probe32[0:0],probe33[7:0],probe34[0:0],probe35[7:0],probe36[9:0],probe37[0:0]" */;
  input clk;
  input [0:0]probe0;
  input [0:0]probe1;
  input [0:0]probe2;
  input [3:0]probe3;
  input [3:0]probe4;
  input [5:0]probe5;
  input [39:0]probe6;
  input [0:0]probe7;
  input [0:0]probe8;
  input [7:0]probe9;
  input [7:0]probe10;
  input [7:0]probe11;
  input [31:0]probe12;
  input [0:0]probe13;
  input [7:0]probe14;
  input [3:0]probe15;
  input [7:0]probe16;
  input [3:0]probe17;
  input [3:0]probe18;
  input [0:0]probe19;
  input [0:0]probe20;
  input [5:0]probe21;
  input [39:0]probe22;
  input [0:0]probe23;
  input [7:0]probe24;
  input [0:0]probe25;
  input [3:0]probe26;
  input [15:0]probe27;
  input [31:0]probe28;
  input [0:0]probe29;
  input [7:0]probe30;
  input [7:0]probe31;
  input [0:0]probe32;
  input [7:0]probe33;
  input [0:0]probe34;
  input [7:0]probe35;
  input [9:0]probe36;
  input [0:0]probe37;
endmodule
