// Seed: 2244961831
module module_0 (
    output uwire id_0,
    input tri1 id_1,
    output supply1 id_2
);
  assign id_2 = 1 - 1;
  wand id_4 = id_1;
  assign id_0 = 1 & {1'b0, 1};
  assign id_4 = 1 == id_4;
endmodule
module module_1 (
    input  tri   id_0
    , id_7,
    output tri1  id_1
    , id_8,
    output logic id_2
    , id_9,
    input  wire  id_3,
    output tri1  id_4,
    output uwire id_5
);
  always id_2 <= #1 1;
  module_0(
      id_4, id_3, id_1
  );
endmodule
