0.6
2018.3
Dec  7 2018
00:33:28
D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab01/Lab01_21/Lab01_21.sim/sim_1/impl/timing/xsim/tb_top_level_time_impl.v,1714999302,verilog,,D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab01/Lab01_21/Lab01_21.srcs/sim_1/new/tb_top_level.v,,CC_11;CC_11_0;CC_11_1;glbl;top_level,,,,,,,,
D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab01/Lab01_21/Lab01_21.srcs/sim_1/new/tb_top_level.v,1714394043,verilog,,,,tb_top_level,,,,,,,,
