$date
	Sat Aug 01 21:05:19 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module gates $end
$var wire 1 ! F $end
$var wire 1 " a3 $end
$var wire 1 # a4 $end
$var wire 1 $ a5 $end
$var wire 1 % a6 $end
$var wire 1 & a7 $end
$var wire 1 ' a8 $end
$var wire 1 ( a9 $end
$var wire 1 ) n0 $end
$var wire 1 * n1 $end
$var wire 1 + n2 $end
$var wire 1 , n3 $end
$var reg 1 - inA $end
$var reg 1 . inB $end
$var reg 1 / inC $end
$var reg 1 0 inD $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
00
0/
0.
0-
1,
1+
1*
1)
0(
0'
0&
0%
0$
0#
1"
1!
$end
#1
0"
1#
0,
10
#2
1$
0#
1,
0+
00
1/
#3
0$
1%
0,
10
#4
0!
1,
0%
1+
0*
00
0/
1.
#5
0,
10
#6
1,
0+
00
1/
#7
0,
10
#8
1!
1&
1,
1+
1*
0)
00
0/
0.
1-
#9
0!
0&
0,
10
#10
1!
1'
1,
0+
00
1/
#11
0!
0'
0,
10
#12
1,
1+
0*
00
0/
1.
#13
0,
10
#14
1!
1(
1,
0+
00
1/
#15
0!
0(
0,
10
#16
