$date
	Wed Nov 14 16:26:25 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! Z $end
$var wire 4 " Out2 [3:0] $end
$var wire 4 # Out1 [3:0] $end
$var wire 4 $ Out0 [3:0] $end
$var wire 1 % C $end
$var wire 4 & Accu [3:0] $end
$var reg 4 ' In0 [3:0] $end
$var reg 4 ( In1 [3:0] $end
$var reg 4 ) In2 [3:0] $end
$var reg 1 * clk $end
$var reg 1 + reset $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
0*
b0 )
b0 (
b0 '
bx &
x%
bx $
bx #
bx "
x!
$end
#1
1%
1!
b0 &
b0 $
b0 #
b0 "
1+
#2
b111 &
0+
1*
#4
0*
#6
1*
#8
0*
#10
b10 &
1*
#12
0*
#14
1*
#16
0*
#18
b1 &
1*
#20
0*
#22
1*
#24
0*
#26
b1001 &
1*
#28
0*
#30
1*
#32
0*
#34
0!
b0 &
1*
#36
0*
#38
1*
#40
0*
#42
b1 &
1*
#44
0*
#46
0%
1!
1*
#48
0*
#50
1%
b0 &
1*
#52
0*
#54
1*
#56
0*
#58
b10 &
1*
#60
0*
#62
1*
#64
0*
#66
b1 &
1*
#68
0*
#70
1*
#72
0*
#74
b1001 &
1*
#76
0*
#78
1*
#80
0*
#82
0!
b0 &
1*
#84
0*
#86
1*
#88
0*
#90
b1 &
1*
#92
0*
#94
1!
1*
#96
0*
#98
0%
b0 &
1*
#100
0*
#102
1*
#104
0*
#106
b10 &
1*
#108
0*
#110
b1101 "
1*
#112
0*
#114
b0 &
1*
#116
0*
#118
1*
#120
0*
#122
b111 &
1*
#124
0*
#126
1%
1*
#128
0*
#130
b10 &
1*
#132
0*
#134
1*
#136
0*
#138
b1 &
1*
#140
0*
#142
1*
#144
0*
#146
b1001 &
1*
#148
0*
#150
1*
#152
0*
#154
0!
b0 &
1*
#156
0*
#158
1*
#160
0*
#162
b1 &
1*
#164
0*
#166
0%
1!
1*
#168
0*
#170
1%
b0 &
1*
#172
0*
#174
1*
#176
0*
#178
b10 &
1*
#180
0*
#182
1*
#184
0*
#186
b1 &
1*
#188
0*
#190
1*
#192
0*
#194
b1001 &
1*
#196
0*
#198
1*
#200
0*
