Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: Lab06.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Lab06.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Lab06"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : Lab06
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Digital Lab\Lab06\BCDto7SEG.vhd" into library work
Parsing entity <bcd_7seg>.
Parsing architecture <Behavioral> of entity <bcd_7seg>.
Parsing VHDL file "C:\Digital Lab\Lab06\div.vhf" into library work
Parsing entity <FJKC_HXILINX_div>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_div>.
Parsing entity <div>.
Parsing architecture <BEHAVIORAL> of entity <div>.
Parsing VHDL file "C:\Digital Lab\Lab06\Display.vhf" into library work
Parsing entity <Display>.
Parsing architecture <BEHAVIORAL> of entity <display>.
Parsing VHDL file "C:\Digital Lab\Lab06\Counter.vhf" into library work
Parsing entity <FJKC_HXILINX_Counter>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_counter>.
Parsing entity <Counter>.
Parsing architecture <BEHAVIORAL> of entity <counter>.
Parsing VHDL file "C:\Digital Lab\Lab06\Lab06.vhf" into library work
Parsing entity <FJKC_HXILINX_Lab06>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_lab06>.
Parsing entity <Display_MUSER_Lab06>.
Parsing architecture <BEHAVIORAL> of entity <display_muser_lab06>.
Parsing entity <div_MUSER_Lab06>.
Parsing architecture <BEHAVIORAL> of entity <div_muser_lab06>.
Parsing entity <Counter_MUSER_Lab06>.
Parsing architecture <BEHAVIORAL> of entity <counter_muser_lab06>.
Parsing entity <Lab06>.
Parsing architecture <BEHAVIORAL> of entity <lab06>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Lab06> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <Counter_MUSER_Lab06> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <FJKC_HXILINX_Lab06> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Display_MUSER_Lab06> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <bcd_7seg> (architecture <Behavioral>) from library <work>.

Elaborating entity <div_MUSER_Lab06> (architecture <BEHAVIORAL>) from library <work>.
WARNING:HDLCompiler:634 - "C:\Digital Lab\Lab06\Lab06.vhf" Line 228: Net <XLXI_2_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Digital Lab\Lab06\Lab06.vhf" Line 229: Net <XLXI_3_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Digital Lab\Lab06\Lab06.vhf" Line 230: Net <XLXI_15_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Digital Lab\Lab06\Lab06.vhf" Line 231: Net <XLXI_24_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Digital Lab\Lab06\Lab06.vhf" Line 232: Net <XLXI_33_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Digital Lab\Lab06\Lab06.vhf" Line 233: Net <XLXI_35_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Digital Lab\Lab06\Lab06.vhf" Line 234: Net <XLXI_36_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Digital Lab\Lab06\Lab06.vhf" Line 235: Net <XLXI_38_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Digital Lab\Lab06\Lab06.vhf" Line 236: Net <XLXI_41_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Digital Lab\Lab06\Lab06.vhf" Line 237: Net <XLXI_43_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Digital Lab\Lab06\Lab06.vhf" Line 238: Net <XLXI_44_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Digital Lab\Lab06\Lab06.vhf" Line 239: Net <XLXI_46_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Digital Lab\Lab06\Lab06.vhf" Line 240: Net <XLXI_49_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Digital Lab\Lab06\Lab06.vhf" Line 241: Net <XLXI_51_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Digital Lab\Lab06\Lab06.vhf" Line 242: Net <XLXI_52_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Digital Lab\Lab06\Lab06.vhf" Line 243: Net <XLXI_54_CLR_openSignal> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Lab06>.
    Related source file is "C:\Digital Lab\Lab06\Lab06.vhf".
    Summary:
	no macro.
Unit <Lab06> synthesized.

Synthesizing Unit <Counter_MUSER_Lab06>.
    Related source file is "C:\Digital Lab\Lab06\Lab06.vhf".
    Set property "HU_SET = XLXI_2_40" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_41" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_5_42" for instance <XLXI_5>.
    Set property "HU_SET = XLXI_11_43" for instance <XLXI_11>.
    Set property "HU_SET = XLXI_47_44" for instance <XLXI_47>.
    Set property "HU_SET = XLXI_48_45" for instance <XLXI_48>.
    Set property "HU_SET = XLXI_50_46" for instance <XLXI_50>.
    Set property "HU_SET = XLXI_56_47" for instance <XLXI_56>.
    Summary:
	no macro.
Unit <Counter_MUSER_Lab06> synthesized.

Synthesizing Unit <FJKC_HXILINX_Lab06>.
    Related source file is "C:\Digital Lab\Lab06\Lab06.vhf".
        INIT = '0'
    Found 1-bit register for signal <q_tmp>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FJKC_HXILINX_Lab06> synthesized.

Synthesizing Unit <Display_MUSER_Lab06>.
    Related source file is "C:\Digital Lab\Lab06\Lab06.vhf".
    Summary:
	no macro.
Unit <Display_MUSER_Lab06> synthesized.

Synthesizing Unit <bcd_7seg>.
    Related source file is "C:\Digital Lab\Lab06\BCDto7SEG.vhd".
    Summary:
	no macro.
Unit <bcd_7seg> synthesized.

Synthesizing Unit <div_MUSER_Lab06>.
    Related source file is "C:\Digital Lab\Lab06\Lab06.vhf".
    Set property "HU_SET = XLXI_2_25" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_24" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_15_26" for instance <XLXI_15>.
    Set property "HU_SET = XLXI_24_27" for instance <XLXI_24>.
    Set property "HU_SET = XLXI_33_28" for instance <XLXI_33>.
    Set property "HU_SET = XLXI_35_29" for instance <XLXI_35>.
    Set property "HU_SET = XLXI_36_30" for instance <XLXI_36>.
    Set property "HU_SET = XLXI_38_31" for instance <XLXI_38>.
    Set property "HU_SET = XLXI_41_32" for instance <XLXI_41>.
    Set property "HU_SET = XLXI_43_33" for instance <XLXI_43>.
    Set property "HU_SET = XLXI_44_34" for instance <XLXI_44>.
    Set property "HU_SET = XLXI_46_35" for instance <XLXI_46>.
    Set property "HU_SET = XLXI_49_36" for instance <XLXI_49>.
    Set property "HU_SET = XLXI_51_37" for instance <XLXI_51>.
    Set property "HU_SET = XLXI_52_38" for instance <XLXI_52>.
    Set property "HU_SET = XLXI_54_39" for instance <XLXI_54>.
WARNING:Xst:653 - Signal <XLXI_2_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_3_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_15_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_24_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_33_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_35_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_36_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_38_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_41_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_43_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_44_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_46_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_49_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_51_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_52_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_54_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <div_MUSER_Lab06> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 24
 1-bit register                                        : 24
# Multiplexers                                         : 48
 1-bit 2-to-1 multiplexer                              : 48

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 24
 Flip-Flops                                            : 24
# Multiplexers                                         : 48
 1-bit 2-to-1 multiplexer                              : 48

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <div_MUSER_Lab06> ...

Optimizing unit <Counter_MUSER_Lab06> ...

Optimizing unit <Lab06> ...

Optimizing unit <FJKC_HXILINX_Lab06> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Lab06, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 24
 Flip-Flops                                            : 24

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Lab06.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 61
#      AND2                        : 5
#      AND3                        : 2
#      AND4                        : 1
#      AND4B4                      : 1
#      GND                         : 1
#      INV                         : 22
#      LUT1                        : 4
#      LUT2                        : 4
#      LUT3                        : 9
#      LUT4                        : 4
#      MUXCY                       : 4
#      XNOR2                       : 4
# FlipFlops/Latches                : 24
#      FDC                         : 20
#      FDCE                        : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 1
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              24  out of  11440     0%  
 Number of Slice LUTs:                   43  out of   5720     0%  
    Number used as Logic:                43  out of   5720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     67
   Number with an unused Flip Flop:      43  out of     67    64%  
   Number with an unused LUT:            24  out of     67    35%  
   Number of fully used LUT-FF pairs:     0  out of     67     0%  
   Number of unique control sets:        24

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    102    11%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------+--------------------------------+-------+
Clock Signal                         | Clock buffer(FF name)          | Load  |
-------------------------------------+--------------------------------+-------+
XLXI_109/XLXI_52/q_tmp               | NONE(XLXI_109/XLXI_54/q_tmp)   | 1     |
XLXI_109/XLXI_51/q_tmp               | NONE(XLXI_109/XLXI_52/q_tmp)   | 1     |
XLXI_109/XLXI_49/q_tmp               | NONE(XLXI_109/XLXI_51/q_tmp)   | 1     |
XLXI_109/XLXI_46/q_tmp               | NONE(XLXI_109/XLXI_49/q_tmp)   | 1     |
XLXI_109/XLXI_44/q_tmp               | NONE(XLXI_109/XLXI_46/q_tmp)   | 1     |
XLXI_109/XLXI_43/q_tmp               | NONE(XLXI_109/XLXI_44/q_tmp)   | 1     |
XLXI_109/XLXI_41/q_tmp               | NONE(XLXI_109/XLXI_43/q_tmp)   | 1     |
XLXI_109/XLXI_38/q_tmp               | NONE(XLXI_109/XLXI_41/q_tmp)   | 1     |
XLXI_109/XLXI_36/q_tmp               | NONE(XLXI_109/XLXI_38/q_tmp)   | 1     |
XLXI_109/XLXI_35/q_tmp               | NONE(XLXI_109/XLXI_36/q_tmp)   | 1     |
XLXI_109/XLXI_33/q_tmp               | NONE(XLXI_109/XLXI_35/q_tmp)   | 1     |
XLXI_109/XLXI_24/q_tmp               | NONE(XLXI_109/XLXI_33/q_tmp)   | 1     |
XLXI_109/XLXI_15/q_tmp               | NONE(XLXI_109/XLXI_24/q_tmp)   | 1     |
XLXI_109/XLXI_3/q_tmp                | NONE(XLXI_109/XLXI_15/q_tmp)   | 1     |
XLXI_109/XLXI_2/q_tmp                | NONE(XLXI_109/XLXI_3/q_tmp)    | 1     |
CLK                                  | BUFGP                          | 1     |
XLXN_201(XLXI_106:O)                 | NONE(*)(XLXI_100/XLXI_2/q_tmp) | 4     |
XLXI_100/XLXN_178(XLXI_100/XLXI_98:O)| NONE(*)(XLXI_100/XLXI_47/q_tmp)| 4     |
-------------------------------------+--------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.871ns (Maximum Frequency: 258.355MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 6.165ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_109/XLXI_52/q_tmp'
  Clock period: 2.106ns (frequency: 474.721MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.106ns (Levels of Logic = 1)
  Source:            XLXI_109/XLXI_54/q_tmp (FF)
  Destination:       XLXI_109/XLXI_54/q_tmp (FF)
  Source Clock:      XLXI_109/XLXI_52/q_tmp rising
  Destination Clock: XLXI_109/XLXI_52/q_tmp rising

  Data Path: XLXI_109/XLXI_54/q_tmp to XLXI_109/XLXI_54/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.447   0.773  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_3_o11_INV_0 (q_tmp_q_tmp_MUX_3_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      2.106ns (0.755ns logic, 1.352ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_109/XLXI_51/q_tmp'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_109/XLXI_52/q_tmp (FF)
  Destination:       XLXI_109/XLXI_52/q_tmp (FF)
  Source Clock:      XLXI_109/XLXI_51/q_tmp rising
  Destination Clock: XLXI_109/XLXI_51/q_tmp rising

  Data Path: XLXI_109/XLXI_52/q_tmp to XLXI_109/XLXI_52/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_3_o11_INV_0 (q_tmp_q_tmp_MUX_3_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_109/XLXI_49/q_tmp'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_109/XLXI_51/q_tmp (FF)
  Destination:       XLXI_109/XLXI_51/q_tmp (FF)
  Source Clock:      XLXI_109/XLXI_49/q_tmp rising
  Destination Clock: XLXI_109/XLXI_49/q_tmp rising

  Data Path: XLXI_109/XLXI_51/q_tmp to XLXI_109/XLXI_51/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_3_o11_INV_0 (q_tmp_q_tmp_MUX_3_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_109/XLXI_46/q_tmp'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_109/XLXI_49/q_tmp (FF)
  Destination:       XLXI_109/XLXI_49/q_tmp (FF)
  Source Clock:      XLXI_109/XLXI_46/q_tmp rising
  Destination Clock: XLXI_109/XLXI_46/q_tmp rising

  Data Path: XLXI_109/XLXI_49/q_tmp to XLXI_109/XLXI_49/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_3_o11_INV_0 (q_tmp_q_tmp_MUX_3_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_109/XLXI_44/q_tmp'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_109/XLXI_46/q_tmp (FF)
  Destination:       XLXI_109/XLXI_46/q_tmp (FF)
  Source Clock:      XLXI_109/XLXI_44/q_tmp rising
  Destination Clock: XLXI_109/XLXI_44/q_tmp rising

  Data Path: XLXI_109/XLXI_46/q_tmp to XLXI_109/XLXI_46/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_3_o11_INV_0 (q_tmp_q_tmp_MUX_3_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_109/XLXI_43/q_tmp'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_109/XLXI_44/q_tmp (FF)
  Destination:       XLXI_109/XLXI_44/q_tmp (FF)
  Source Clock:      XLXI_109/XLXI_43/q_tmp rising
  Destination Clock: XLXI_109/XLXI_43/q_tmp rising

  Data Path: XLXI_109/XLXI_44/q_tmp to XLXI_109/XLXI_44/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_3_o11_INV_0 (q_tmp_q_tmp_MUX_3_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_109/XLXI_41/q_tmp'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_109/XLXI_43/q_tmp (FF)
  Destination:       XLXI_109/XLXI_43/q_tmp (FF)
  Source Clock:      XLXI_109/XLXI_41/q_tmp rising
  Destination Clock: XLXI_109/XLXI_41/q_tmp rising

  Data Path: XLXI_109/XLXI_43/q_tmp to XLXI_109/XLXI_43/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_3_o11_INV_0 (q_tmp_q_tmp_MUX_3_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_109/XLXI_38/q_tmp'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_109/XLXI_41/q_tmp (FF)
  Destination:       XLXI_109/XLXI_41/q_tmp (FF)
  Source Clock:      XLXI_109/XLXI_38/q_tmp rising
  Destination Clock: XLXI_109/XLXI_38/q_tmp rising

  Data Path: XLXI_109/XLXI_41/q_tmp to XLXI_109/XLXI_41/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_3_o11_INV_0 (q_tmp_q_tmp_MUX_3_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_109/XLXI_36/q_tmp'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_109/XLXI_38/q_tmp (FF)
  Destination:       XLXI_109/XLXI_38/q_tmp (FF)
  Source Clock:      XLXI_109/XLXI_36/q_tmp rising
  Destination Clock: XLXI_109/XLXI_36/q_tmp rising

  Data Path: XLXI_109/XLXI_38/q_tmp to XLXI_109/XLXI_38/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_3_o11_INV_0 (q_tmp_q_tmp_MUX_3_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_109/XLXI_35/q_tmp'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_109/XLXI_36/q_tmp (FF)
  Destination:       XLXI_109/XLXI_36/q_tmp (FF)
  Source Clock:      XLXI_109/XLXI_35/q_tmp rising
  Destination Clock: XLXI_109/XLXI_35/q_tmp rising

  Data Path: XLXI_109/XLXI_36/q_tmp to XLXI_109/XLXI_36/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_3_o11_INV_0 (q_tmp_q_tmp_MUX_3_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_109/XLXI_33/q_tmp'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_109/XLXI_35/q_tmp (FF)
  Destination:       XLXI_109/XLXI_35/q_tmp (FF)
  Source Clock:      XLXI_109/XLXI_33/q_tmp rising
  Destination Clock: XLXI_109/XLXI_33/q_tmp rising

  Data Path: XLXI_109/XLXI_35/q_tmp to XLXI_109/XLXI_35/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_3_o11_INV_0 (q_tmp_q_tmp_MUX_3_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_109/XLXI_24/q_tmp'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_109/XLXI_33/q_tmp (FF)
  Destination:       XLXI_109/XLXI_33/q_tmp (FF)
  Source Clock:      XLXI_109/XLXI_24/q_tmp rising
  Destination Clock: XLXI_109/XLXI_24/q_tmp rising

  Data Path: XLXI_109/XLXI_33/q_tmp to XLXI_109/XLXI_33/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_3_o11_INV_0 (q_tmp_q_tmp_MUX_3_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_109/XLXI_15/q_tmp'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_109/XLXI_24/q_tmp (FF)
  Destination:       XLXI_109/XLXI_24/q_tmp (FF)
  Source Clock:      XLXI_109/XLXI_15/q_tmp rising
  Destination Clock: XLXI_109/XLXI_15/q_tmp rising

  Data Path: XLXI_109/XLXI_24/q_tmp to XLXI_109/XLXI_24/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_3_o11_INV_0 (q_tmp_q_tmp_MUX_3_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_109/XLXI_3/q_tmp'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_109/XLXI_15/q_tmp (FF)
  Destination:       XLXI_109/XLXI_15/q_tmp (FF)
  Source Clock:      XLXI_109/XLXI_3/q_tmp rising
  Destination Clock: XLXI_109/XLXI_3/q_tmp rising

  Data Path: XLXI_109/XLXI_15/q_tmp to XLXI_109/XLXI_15/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_3_o11_INV_0 (q_tmp_q_tmp_MUX_3_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_109/XLXI_2/q_tmp'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_109/XLXI_3/q_tmp (FF)
  Destination:       XLXI_109/XLXI_3/q_tmp (FF)
  Source Clock:      XLXI_109/XLXI_2/q_tmp rising
  Destination Clock: XLXI_109/XLXI_2/q_tmp rising

  Data Path: XLXI_109/XLXI_3/q_tmp to XLXI_109/XLXI_3/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_3_o11_INV_0 (q_tmp_q_tmp_MUX_3_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_109/XLXI_2/q_tmp (FF)
  Destination:       XLXI_109/XLXI_2/q_tmp (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: XLXI_109/XLXI_2/q_tmp to XLXI_109/XLXI_2/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_3_o11_INV_0 (q_tmp_q_tmp_MUX_3_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_201'
  Clock period: 3.871ns (frequency: 258.355MHz)
  Total number of paths / destination ports: 24 / 6
-------------------------------------------------------------------------
Delay:               3.871ns (Levels of Logic = 4)
  Source:            XLXI_100/XLXI_11/q_tmp (FF)
  Destination:       XLXI_100/XLXI_5/q_tmp (FF)
  Source Clock:      XLXN_201 rising
  Destination Clock: XLXN_201 rising

  Data Path: XLXI_100/XLXI_11/q_tmp to XLXI_100/XLXI_5/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   0.683  q_tmp (q_tmp)
     end scope: 'XLXI_100/XLXI_11:Q'
     INV:I->O              1   0.568   0.924  XLXI_100/XLXI_32 (XLXI_100/XLXN_74)
     AND2:I1->O            2   0.223   0.721  XLXI_100/XLXI_31 (XLXI_100/XLXN_76)
     begin scope: 'XLXI_100/XLXI_5:J'
     LUT3:I1->O            1   0.203   0.000  q_tmp_rstpot (q_tmp_rstpot)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      3.871ns (1.543ns logic, 2.328ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_100/XLXN_178'
  Clock period: 3.871ns (frequency: 258.355MHz)
  Total number of paths / destination ports: 24 / 6
-------------------------------------------------------------------------
Delay:               3.871ns (Levels of Logic = 4)
  Source:            XLXI_100/XLXI_56/q_tmp (FF)
  Destination:       XLXI_100/XLXI_50/q_tmp (FF)
  Source Clock:      XLXI_100/XLXN_178 rising
  Destination Clock: XLXI_100/XLXN_178 rising

  Data Path: XLXI_100/XLXI_56/q_tmp to XLXI_100/XLXI_50/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   0.683  q_tmp (q_tmp)
     end scope: 'XLXI_100/XLXI_56:Q'
     INV:I->O              1   0.568   0.924  XLXI_100/XLXI_58 (XLXI_100/XLXN_114)
     AND2:I1->O            2   0.223   0.721  XLXI_100/XLXI_57 (XLXI_100/XLXN_117)
     begin scope: 'XLXI_100/XLXI_50:J'
     LUT3:I1->O            1   0.203   0.000  q_tmp_rstpot (q_tmp_rstpot)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      3.871ns (1.543ns logic, 2.328ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_100/XLXN_178'
  Total number of paths / destination ports: 29 / 8
-------------------------------------------------------------------------
Offset:              6.113ns (Levels of Logic = 4)
  Source:            XLXI_100/XLXI_47/q_tmp (FF)
  Destination:       BUZZER_P83 (PAD)
  Source Clock:      XLXI_100/XLXN_178 rising

  Data Path: XLXI_100/XLXI_47/q_tmp to BUZZER_P83
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   1.167  q_tmp (q_tmp)
     end scope: 'XLXI_100/XLXI_47:Q'
     XNOR2:I0->O           1   0.203   0.944  XLXI_128 (XLXN_256)
     AND4:I0->O            1   0.203   0.579  XLXI_118 (BUZZER_P83_OBUF)
     OBUF:I->O                 2.571          BUZZER_P83_OBUF (BUZZER_P83)
    ----------------------------------------
    Total                      6.113ns (3.424ns logic, 2.689ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXN_201'
  Total number of paths / destination ports: 29 / 8
-------------------------------------------------------------------------
Offset:              6.113ns (Levels of Logic = 4)
  Source:            XLXI_100/XLXI_2/q_tmp (FF)
  Destination:       BUZZER_P83 (PAD)
  Source Clock:      XLXN_201 rising

  Data Path: XLXI_100/XLXI_2/q_tmp to BUZZER_P83
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   1.147  q_tmp (q_tmp)
     end scope: 'XLXI_100/XLXI_2:Q'
     XNOR2:I1->O           1   0.223   0.944  XLXI_128 (XLXN_256)
     AND4:I0->O            1   0.203   0.579  XLXI_118 (BUZZER_P83_OBUF)
     OBUF:I->O                 2.571          BUZZER_P83_OBUF (BUZZER_P83)
    ----------------------------------------
    Total                      6.113ns (3.444ns logic, 2.669ns route)
                                       (56.3% logic, 43.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_109/XLXI_52/q_tmp'
  Total number of paths / destination ports: 27 / 9
-------------------------------------------------------------------------
Offset:              6.165ns (Levels of Logic = 5)
  Source:            XLXI_109/XLXI_54/q_tmp (FF)
  Destination:       a_P41 (PAD)
  Source Clock:      XLXI_109/XLXI_52/q_tmp rising

  Data Path: XLXI_109/XLXI_54/q_tmp to a_P41
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.447   0.774  q_tmp (q_tmp)
     end scope: 'XLXI_109/XLXI_54:Q'
     LUT1:I0->O            1   0.205   0.000  XLXI_108/XLXI_34_rt (XLXI_108/XLXI_34_rt)
     MUXCY:S->O            7   0.366   1.021  XLXI_108/XLXI_34 (XLXI_108/XLXN_68)
     LUT4:I0->O            1   0.203   0.579  XLXI_108/XLXI_19/A1 (a_P41_OBUF)
     OBUF:I->O                 2.571          a_P41_OBUF (a_P41)
    ----------------------------------------
    Total                      6.165ns (3.792ns logic, 2.373ns route)
                                       (61.5% logic, 38.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    1.950|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_100/XLXN_178
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
XLXI_100/XLXN_178|    3.871|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_109/XLXI_15/q_tmp
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
XLXI_109/XLXI_15/q_tmp|    1.950|         |         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_109/XLXI_2/q_tmp
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
XLXI_109/XLXI_2/q_tmp|    1.950|         |         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_109/XLXI_24/q_tmp
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
XLXI_109/XLXI_24/q_tmp|    1.950|         |         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_109/XLXI_3/q_tmp
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
XLXI_109/XLXI_3/q_tmp|    1.950|         |         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_109/XLXI_33/q_tmp
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
XLXI_109/XLXI_33/q_tmp|    1.950|         |         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_109/XLXI_35/q_tmp
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
XLXI_109/XLXI_35/q_tmp|    1.950|         |         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_109/XLXI_36/q_tmp
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
XLXI_109/XLXI_36/q_tmp|    1.950|         |         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_109/XLXI_38/q_tmp
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
XLXI_109/XLXI_38/q_tmp|    1.950|         |         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_109/XLXI_41/q_tmp
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
XLXI_109/XLXI_41/q_tmp|    1.950|         |         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_109/XLXI_43/q_tmp
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
XLXI_109/XLXI_43/q_tmp|    1.950|         |         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_109/XLXI_44/q_tmp
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
XLXI_109/XLXI_44/q_tmp|    1.950|         |         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_109/XLXI_46/q_tmp
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
XLXI_109/XLXI_46/q_tmp|    1.950|         |         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_109/XLXI_49/q_tmp
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
XLXI_109/XLXI_49/q_tmp|    1.950|         |         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_109/XLXI_51/q_tmp
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
XLXI_109/XLXI_51/q_tmp|    1.950|         |         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_109/XLXI_52/q_tmp
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
XLXI_109/XLXI_52/q_tmp|    2.106|         |         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_201
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_201       |    3.871|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.25 secs
 
--> 

Total memory usage is 4494344 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   32 (   0 filtered)
Number of infos    :    1 (   0 filtered)

