
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.015975                       # Number of seconds simulated
sim_ticks                                 15974560500                       # Number of ticks simulated
final_tick                                15974560500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  55866                       # Simulator instruction rate (inst/s)
host_op_rate                                    96881                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               19394472                       # Simulator tick rate (ticks/s)
host_mem_usage                                2041160                       # Number of bytes of host memory used
host_seconds                                   823.67                       # Real time elapsed on the host
sim_insts                                    46015070                       # Number of instructions simulated
sim_ops                                      79797463                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::ruby.dir_cntrl0      9920128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           9920128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::ruby.dir_cntrl0       955904                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         955904                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::ruby.dir_cntrl0       155002                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             155002                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::ruby.dir_cntrl0        14936                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             14936                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::ruby.dir_cntrl0    620995363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            620995363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::ruby.dir_cntrl0     59839142                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            59839142                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::ruby.dir_cntrl0    680834506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           680834506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                     155002                       # Number of read requests accepted
system.mem_ctrls0.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls0.writeReqs                     14936                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   155002                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   14936                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM               9919680                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                    448                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                 954432                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                9920128                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys              955904                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             9891                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             9790                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             9623                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             9629                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             9328                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             9200                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             8976                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             8988                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             8967                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             9105                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            9942                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           10237                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           10571                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           10621                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           10209                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            9918                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0             1019                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1              888                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2              866                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3              968                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4              877                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5              810                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6              742                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7              742                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8              797                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9              860                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            1103                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            1091                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            1093                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            1003                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14            1027                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15            1027                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                  15973446000                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               155002                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               14936                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  76454                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  40747                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  20844                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  10007                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   4364                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   1683                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    632                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    175                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     69                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     18                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                   234                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                   258                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                   610                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                   865                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                   911                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                   938                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                   929                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                   937                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                   934                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                   936                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                   930                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                   920                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                   917                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                   914                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                   917                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                   916                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                   913                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                   914                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    26                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        93919                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   115.777042                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    89.793879                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   122.801184                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        65241     69.47%     69.47% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255        18936     20.16%     89.63% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         4173      4.44%     94.07% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         2518      2.68%     96.75% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         1429      1.52%     98.27% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         1114      1.19%     99.46% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          151      0.16%     99.62% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          144      0.15%     99.77% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          213      0.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        93919                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples          900                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean    172.203333                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    57.381591                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev  2139.886826                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-2047          896     99.56%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::2048-4095            3      0.33%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::63488-65535            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total          900                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples          900                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.570000                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.546535                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.897773                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             633     70.33%     70.33% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              27      3.00%     73.33% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18             234     26.00%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               6      0.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total          900                       # Writes before turning the bus around for reads
system.mem_ctrls0.totQLat                  4361968500                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat             7268124750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                 774975000                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    28142.64                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               46892.64                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                      620.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       59.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   621.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    59.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        5.32                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    4.85                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.47                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.54                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     13.24                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                   72646                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                   3342                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                46.87                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               22.38                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                     93995.73                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   44.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy               318543960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy               169310130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy              538534500                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy              36080640                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        1232353200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy          1398268710                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy            38735520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy     5160809070                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy      329686080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy       172122315                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy            9394888065                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           588.115562                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime         12805389250                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE     28369250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF    521612000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF    630196250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    858403750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT   2618277500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN  11317701750                       # Time in different power states
system.mem_ctrls0_1.actEnergy               352044840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy               187112475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy              568129800                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy              41765220                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        1255094880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy          1494639180                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy            37475520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy     5133319680                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy      342816000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy       136704810                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy            9549443025                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           597.790629                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime         12598021500                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE     24869750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF    531316000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF    448459000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    892553000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT   2819360000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN  11258002750                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::ruby.dir_cntrl1      9898304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           9898304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::ruby.dir_cntrl1       953216                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         953216                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::ruby.dir_cntrl1       154661                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             154661                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::ruby.dir_cntrl1        14894                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             14894                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::ruby.dir_cntrl1    619629191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            619629191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::ruby.dir_cntrl1     59670875                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            59670875                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::ruby.dir_cntrl1    679300066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           679300066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                     154661                       # Number of read requests accepted
system.mem_ctrls1.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls1.writeReqs                     14894                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   154661                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                   14894                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM               9897600                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                    704                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                 951424                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                9898304                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys              953216                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                    11                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             9783                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             9705                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             9552                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             9623                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             9300                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             9202                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             9026                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             8985                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             8937                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             9059                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            9896                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           10251                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           10509                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           10678                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           10214                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            9930                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0              982                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1              905                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2              861                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3              959                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4              849                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5              854                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6              761                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7              732                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8              784                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9              838                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            1103                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            1088                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            1068                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            1025                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14            1027                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15            1030                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                  15973970000                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               154661                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               14894                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  76852                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  40387                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  20264                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  10073                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   4349                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   1718                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    661                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                    232                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     71                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     34                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                   209                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                   256                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                   615                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                   854                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                   930                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                   939                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                   941                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                   926                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                   929                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                   928                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                   919                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                   923                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                   914                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                   920                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                   913                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                   920                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                   918                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                   911                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        93570                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   115.942118                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    89.939510                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   123.023279                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        64769     69.22%     69.22% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        19078     20.39%     89.61% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         4168      4.45%     94.06% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         2537      2.71%     96.77% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         1365      1.46%     98.23% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         1137      1.22%     99.45% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          155      0.17%     99.61% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          124      0.13%     99.75% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          237      0.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        93570                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples          899                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    171.996663                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    56.600369                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev  2204.889726                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-4095          898     99.89%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::65536-69631            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total          899                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples          899                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.536151                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.514162                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.868641                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             642     71.41%     71.41% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              34      3.78%     75.19% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18             221     24.58%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               2      0.22%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total          899                       # Writes before turning the bus around for reads
system.mem_ctrls1.totQLat                  4332726500                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat             7232414000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                 773250000                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    28016.34                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               46766.34                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                      619.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       59.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   619.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    59.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        5.31                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    4.84                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.47                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.54                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     12.96                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                   72547                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                   3397                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                46.91                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               22.81                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                     94211.14                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   44.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy               316037820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy               167974290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy              536756640                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy              36033660                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        1242187440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy          1414056570                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy            35761440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy     5188732800                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy      344489280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy       141576990                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy            9423674490                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           589.917578                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime         12779841750                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE     21372250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF    525796000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF    504367750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    897367000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT   2647403000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN  11378254500                       # Time in different power states
system.mem_ctrls1_1.actEnergy               352066260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy               187123860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy              567444360                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy              41566860                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        1253250960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy          1495531800                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy            40417920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy     5138677680                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy      324743520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy       142871310                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy            9544189170                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           597.461741                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime         12588570000                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE     32850500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF    530548000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF    473816250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    845518500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT   2822128750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN  11269698500                       # Time in different power states
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::ruby.dir_cntrl2      9911040                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total           9911040                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::ruby.dir_cntrl2       956864                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total         956864                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::ruby.dir_cntrl2       154860                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             154860                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::ruby.dir_cntrl2        14951                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total             14951                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::ruby.dir_cntrl2    620426459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            620426459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::ruby.dir_cntrl2     59899238                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            59899238                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::ruby.dir_cntrl2    680325697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           680325697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.readReqs                     154860                       # Number of read requests accepted
system.mem_ctrls2.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls2.writeReqs                     14951                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   154860                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                   14951                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM               9910528                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                    512                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                 955136                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                9911040                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys              956864                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                     8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             9795                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             9696                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             9535                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             9602                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             9311                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             9170                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             8997                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             9011                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             8952                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             9067                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10            9921                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11           10223                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12           10540                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13           10750                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14           10315                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            9967                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0              998                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1              894                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2              851                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3              952                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4              857                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5              815                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6              741                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7              724                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8              778                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9              843                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10            1102                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11            1076                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12            1093                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13            1084                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14            1068                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15            1048                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                  15973625000                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               154860                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6               14951                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  76026                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                  40062                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                  20561                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                  10468                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                   4658                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                   1927                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                    738                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                    278                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     89                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     34                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     8                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                   207                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                   245                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                   621                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                   859                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                   934                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                   941                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                   934                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                   933                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                   938                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                   935                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                   925                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                   926                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                   916                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                   927                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                   913                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                   917                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                   913                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                   915                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                    32                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     5                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples        93394                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   116.338095                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    90.137320                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   123.550433                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        64488     69.05%     69.05% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255        19180     20.54%     89.59% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         4098      4.39%     93.97% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         2577      2.76%     96.73% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         1440      1.54%     98.28% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767         1085      1.16%     99.44% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          157      0.17%     99.60% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023          131      0.14%     99.75% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151          238      0.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total        93394                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples          903                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean    171.464009                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    57.393638                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev  2151.216079                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::0-2047          901     99.78%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::2048-4095            1      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::63488-65535            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total          903                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples          903                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     16.527132                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    16.504928                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     0.874044                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16             651     72.09%     72.09% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::17              35      3.88%     75.97% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18             211     23.37%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::19               5      0.55%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::20               1      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total          903                       # Writes before turning the bus around for reads
system.mem_ctrls2.totQLat                  4458191000                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat             7361666000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                 774260000                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                    28790.01                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               47540.01                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                      620.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                       59.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   620.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    59.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        5.31                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    4.85                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.47                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      1.56                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     13.14                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                   72859                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                   3521                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                47.05                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               23.55                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                     94067.08                       # Average gap between requests
system.mem_ctrls2.pageHitRate                   44.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls2_0.actEnergy               314188560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.preEnergy               166991385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.readEnergy              536335380                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.writeEnergy              35663040                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        1255709520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.actBackEnergy          1402435410                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.preBackEnergy            40956000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy     5150126700                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy      405126720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy       135238605                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy            9443144280                       # Total energy per rank (pJ)
system.mem_ctrls2_0.averagePower           591.136378                       # Core power per rank (mW)
system.mem_ctrls2_0.totalIdleTime         12791379000                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.memoryStateTime::IDLE     32895500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF    531672000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF    442403500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN   1054872000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT   2618574000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN  11294143500                       # Time in different power states
system.mem_ctrls2_1.actEnergy               352658880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.preEnergy               187438845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.readEnergy              569307900                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.writeEnergy              42240240                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        1252021680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy          1498901070                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.preBackEnergy            37350240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy     5131554390                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy      331104480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy       141655125                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy            9544706130                       # Total energy per rank (pJ)
system.mem_ctrls2_1.averagePower           597.494102                       # Core power per rank (mW)
system.mem_ctrls2_1.totalIdleTime         12589345000                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.memoryStateTime::IDLE     25193250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF    530016000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF    473522750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    862059500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT   2829633000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN  11254136000                       # Time in different power states
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::ruby.dir_cntrl3      9912064                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total           9912064                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::ruby.dir_cntrl3       954880                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total         954880                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::ruby.dir_cntrl3       154876                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             154876                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::ruby.dir_cntrl3        14920                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total             14920                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::ruby.dir_cntrl3    620490561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            620490561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::ruby.dir_cntrl3     59775040                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            59775040                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::ruby.dir_cntrl3    680265601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           680265601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                     154876                       # Number of read requests accepted
system.mem_ctrls3.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls3.writeReqs                     14920                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   154876                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                   14920                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM               9911552                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                    512                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                 952960                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                9912064                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys              954880                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                     8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             9870                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             9726                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             9559                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             9558                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             9258                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             9153                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             8971                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             8962                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             8986                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             9088                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10            9943                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11           10241                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12           10544                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13           10689                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14           10338                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            9982                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0             1014                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1              904                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2              847                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3              935                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4              837                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5              806                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6              728                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7              737                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8              809                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9              826                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10            1112                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11            1083                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12            1104                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13            1042                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14            1062                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15            1044                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                  15974246000                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               154876                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6               14920                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  76517                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                  40386                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                  20272                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                  10017                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                   4591                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                   1960                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                    766                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                    260                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     73                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     21                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                   228                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                   274                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                   611                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                   869                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                   920                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                   933                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                   936                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                   933                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                   936                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                   923                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                   923                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                   919                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                   918                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                   916                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                   910                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                   915                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                   908                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                   909                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                    21                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples        93660                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   115.996071                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    89.856209                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   123.516052                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        65030     69.43%     69.43% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255        18887     20.17%     89.60% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         4198      4.48%     94.08% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         2458      2.62%     96.70% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         1410      1.51%     98.21% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767         1146      1.22%     99.43% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          176      0.19%     99.62% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023          120      0.13%     99.75% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151          235      0.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total        93660                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples          898                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean    172.430958                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    57.283508                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev  2191.166127                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0-4095          897     99.89%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::65536-69631            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total          898                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples          898                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     16.581292                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    16.558213                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     0.890033                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16             617     68.71%     68.71% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::17              44      4.90%     73.61% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18             234     26.06%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::19               2      0.22%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::20               1      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total          898                       # Writes before turning the bus around for reads
system.mem_ctrls3.totQLat                  4423733750                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat             7327508750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                 774340000                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                    28564.54                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               47314.54                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                      620.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                       59.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   620.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    59.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        5.31                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    4.85                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.47                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      1.55                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     12.88                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                   72671                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                   3424                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                46.92                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               22.95                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                     94079.05                       # Average gap between requests
system.mem_ctrls3.pageHitRate                   44.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls3_0.actEnergy               314731200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.preEnergy               167276010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.readEnergy              535906980                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.writeEnergy              35537760                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        1232967840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.actBackEnergy          1415785380                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.preBackEnergy            35000640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy     5187278160                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy      320094240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy       153406230                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy            9398473830                       # Total energy per rank (pJ)
system.mem_ctrls3_0.averagePower           588.340029                       # Core power per rank (mW)
system.mem_ctrls3_0.totalIdleTime         12777252500                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.memoryStateTime::IDLE     18580750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF    521860000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF    568350750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    833531750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT   2656597250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN  11375640000                       # Time in different power states
system.mem_ctrls3_1.actEnergy               354022620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.preEnergy               188163690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.readEnergy              569850540                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.writeEnergy              42188040                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        1242187440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy          1508268450                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.preBackEnergy            38809920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy     5115576720                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy      306668160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy       155658150                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy            9521805750                       # Total energy per rank (pJ)
system.mem_ctrls3_1.averagePower           596.060549                       # Core power per rank (mW)
system.mem_ctrls3_1.totalIdleTime         12564832000                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.memoryStateTime::IDLE     29707750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF    525814000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF    547987000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    798434500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT   2853439500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN  11219177750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.cpu00.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.num_syscalls                 97                       # Number of system calls
system.cpu00.pwrStateResidencyTicks::ON   15974560500                       # Cumulative time (in ticks) in various power states
system.cpu00.numCycles                       22164365                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.committedInsts                   2999053                       # Number of instructions committed
system.cpu00.committedOps                     5247129                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses             5175244                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu00.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts       421965                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                    5175244                       # number of integer instructions
system.cpu00.num_fp_insts                       72434                       # number of float instructions
system.cpu00.num_int_register_reads          10357261                       # number of times the integer registers were read
system.cpu00.num_int_register_writes          4451315                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu00.num_cc_register_reads            2965357                       # number of times the CC registers were read
system.cpu00.num_cc_register_writes           2319799                       # number of times the CC registers were written
system.cpu00.num_mem_refs                     1099498                       # number of memory refs
system.cpu00.num_load_insts                    781987                       # Number of load instructions
system.cpu00.num_store_insts                   317511                       # Number of store instructions
system.cpu00.num_idle_cycles             6788071.053682                       # Number of idle cycles
system.cpu00.num_busy_cycles             15376293.946318                       # Number of busy cycles
system.cpu00.not_idle_fraction               0.693739                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                   0.306261                       # Percentage of idle cycles
system.cpu00.Branches                          492620                       # Number of branches fetched
system.cpu00.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu00.op_class::IntAlu                 4019642     76.61%     77.03% # Class of executed instruction
system.cpu00.op_class::IntMult                  16802      0.32%     77.35% # Class of executed instruction
system.cpu00.op_class::IntDiv                   36964      0.70%     78.06% # Class of executed instruction
system.cpu00.op_class::FloatAdd                 51784      0.99%     79.05% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     79.05% # Class of executed instruction
system.cpu00.op_class::MemRead                 766960     14.62%     93.66% # Class of executed instruction
system.cpu00.op_class::MemWrite                315682      6.02%     99.68% # Class of executed instruction
system.cpu00.op_class::FloatMemRead             15027      0.29%     99.97% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                  5247129                       # Class of executed instruction
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.cpu01.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.cpu01.workload.num_syscalls                109                       # Number of system calls
system.cpu01.pwrStateResidencyTicks::ON   15974560500                       # Cumulative time (in ticks) in various power states
system.cpu01.numCycles                       27002126                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.committedInsts                   3323637                       # Number of instructions committed
system.cpu01.committedOps                     5759759                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses             5687788                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu01.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts       459525                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                    5687788                       # number of integer instructions
system.cpu01.num_fp_insts                       72526                       # number of float instructions
system.cpu01.num_int_register_reads          11365378                       # number of times the integer registers were read
system.cpu01.num_int_register_writes          4888691                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu01.num_cc_register_reads            3172506                       # number of times the CC registers were read
system.cpu01.num_cc_register_writes           2507001                       # number of times the CC registers were written
system.cpu01.num_mem_refs                     1290356                       # number of memory refs
system.cpu01.num_load_insts                    935437                       # Number of load instructions
system.cpu01.num_store_insts                   354919                       # Number of store instructions
system.cpu01.num_idle_cycles             4181003.363348                       # Number of idle cycles
system.cpu01.num_busy_cycles             22821122.636652                       # Number of busy cycles
system.cpu01.not_idle_fraction               0.845160                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                   0.154840                       # Percentage of idle cycles
system.cpu01.Branches                          530408                       # Number of branches fetched
system.cpu01.op_class::No_OpClass               22453      0.39%      0.39% # Class of executed instruction
system.cpu01.op_class::IntAlu                 4341296     75.37%     75.76% # Class of executed instruction
system.cpu01.op_class::IntMult                  16820      0.29%     76.05% # Class of executed instruction
system.cpu01.op_class::IntDiv                   36978      0.64%     76.70% # Class of executed instruction
system.cpu01.op_class::FloatAdd                 51856      0.90%     77.60% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     77.60% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     77.60% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     77.60% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     77.60% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     77.60% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     77.60% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     77.60% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     77.60% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     77.60% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     77.60% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     77.60% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     77.60% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     77.60% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     77.60% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     77.60% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     77.60% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     77.60% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     77.60% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     77.60% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     77.60% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     77.60% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     77.60% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     77.60% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     77.60% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     77.60% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     77.60% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     77.60% # Class of executed instruction
system.cpu01.op_class::MemRead                 920402     15.98%     93.58% # Class of executed instruction
system.cpu01.op_class::MemWrite                353090      6.13%     99.71% # Class of executed instruction
system.cpu01.op_class::FloatMemRead             15035      0.26%     99.97% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                  5759759                       # Class of executed instruction
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.cpu02.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.cpu02.workload.num_syscalls                103                       # Number of system calls
system.cpu02.pwrStateResidencyTicks::ON   15974560500                       # Cumulative time (in ticks) in various power states
system.cpu02.numCycles                       24673455                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.committedInsts                   3174588                       # Number of instructions committed
system.cpu02.committedOps                     5525064                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses             5453136                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu02.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts       442421                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                    5453136                       # number of integer instructions
system.cpu02.num_fp_insts                       72480                       # number of float instructions
system.cpu02.num_int_register_reads          10903442                       # number of times the integer registers were read
system.cpu02.num_int_register_writes          4688279                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu02.num_cc_register_reads            3078146                       # number of times the CC registers were read
system.cpu02.num_cc_register_writes           2421806                       # number of times the CC registers were written
system.cpu02.num_mem_refs                     1202645                       # number of memory refs
system.cpu02.num_load_insts                    864740                       # Number of load instructions
system.cpu02.num_store_insts                   337905                       # Number of store instructions
system.cpu02.num_idle_cycles             5618803.023850                       # Number of idle cycles
system.cpu02.num_busy_cycles             19054651.976150                       # Number of busy cycles
system.cpu02.not_idle_fraction               0.772273                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                   0.227727                       # Percentage of idle cycles
system.cpu02.Branches                          513171                       # Number of branches fetched
system.cpu02.op_class::No_OpClass               22446      0.41%      0.41% # Class of executed instruction
system.cpu02.op_class::IntAlu                 4194368     75.92%     76.32% # Class of executed instruction
system.cpu02.op_class::IntMult                  16814      0.30%     76.63% # Class of executed instruction
system.cpu02.op_class::IntDiv                   36971      0.67%     77.30% # Class of executed instruction
system.cpu02.op_class::FloatAdd                 51820      0.94%     78.23% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     78.23% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     78.23% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     78.23% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     78.23% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     78.23% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     78.23% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     78.23% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     78.23% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     78.23% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     78.23% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     78.23% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     78.23% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     78.23% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     78.23% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     78.23% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     78.23% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     78.23% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     78.23% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     78.23% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     78.23% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     78.23% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     78.23% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     78.23% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     78.23% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     78.23% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     78.23% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     78.23% # Class of executed instruction
system.cpu02.op_class::MemRead                 849709     15.38%     93.61% # Class of executed instruction
system.cpu02.op_class::MemWrite                336076      6.08%     99.69% # Class of executed instruction
system.cpu02.op_class::FloatMemRead             15031      0.27%     99.97% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                  5525064                       # Class of executed instruction
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.cpu03.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.cpu03.workload.num_syscalls                103                       # Number of system calls
system.cpu03.pwrStateResidencyTicks::ON   15974560500                       # Cumulative time (in ticks) in various power states
system.cpu03.numCycles                       24596608                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.committedInsts                   3166983                       # Number of instructions committed
system.cpu03.committedOps                     5512819                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses             5440891                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu03.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts       441493                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                    5440891                       # number of integer instructions
system.cpu03.num_fp_insts                       72480                       # number of float instructions
system.cpu03.num_int_register_reads          10879441                       # number of times the integer registers were read
system.cpu03.num_int_register_writes          4677890                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu03.num_cc_register_reads            3073055                       # number of times the CC registers were read
system.cpu03.num_cc_register_writes           2417140                       # number of times the CC registers were written
system.cpu03.num_mem_refs                     1198159                       # number of memory refs
system.cpu03.num_load_insts                    861208                       # Number of load instructions
system.cpu03.num_store_insts                   336951                       # Number of store instructions
system.cpu03.num_idle_cycles             5660464.965962                       # Number of idle cycles
system.cpu03.num_busy_cycles             18936143.034038                       # Number of busy cycles
system.cpu03.not_idle_fraction               0.769868                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                   0.230132                       # Percentage of idle cycles
system.cpu03.Branches                          512269                       # Number of branches fetched
system.cpu03.op_class::No_OpClass               22446      0.41%      0.41% # Class of executed instruction
system.cpu03.op_class::IntAlu                 4186609     75.94%     76.35% # Class of executed instruction
system.cpu03.op_class::IntMult                  16814      0.30%     76.66% # Class of executed instruction
system.cpu03.op_class::IntDiv                   36971      0.67%     77.33% # Class of executed instruction
system.cpu03.op_class::FloatAdd                 51820      0.94%     78.27% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     78.27% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     78.27% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     78.27% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     78.27% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     78.27% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     78.27% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     78.27% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     78.27% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     78.27% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     78.27% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     78.27% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     78.27% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     78.27% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     78.27% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     78.27% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     78.27% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     78.27% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     78.27% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     78.27% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     78.27% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     78.27% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     78.27% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     78.27% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     78.27% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     78.27% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     78.27% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     78.27% # Class of executed instruction
system.cpu03.op_class::MemRead                 846177     15.35%     93.62% # Class of executed instruction
system.cpu03.op_class::MemWrite                335122      6.08%     99.69% # Class of executed instruction
system.cpu03.op_class::FloatMemRead             15031      0.27%     99.97% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                  5512819                       # Class of executed instruction
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.cpu04.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.cpu04.workload.num_syscalls                 97                       # Number of system calls
system.cpu04.pwrStateResidencyTicks::ON   15974560500                       # Cumulative time (in ticks) in various power states
system.cpu04.numCycles                       19481295                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.committedInsts                   2818998                       # Number of instructions committed
system.cpu04.committedOps                     4961929                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses             4890044                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu04.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts       400936                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                    4890044                       # number of integer instructions
system.cpu04.num_fp_insts                       72434                       # number of float instructions
system.cpu04.num_int_register_reads           9796942                       # number of times the integer registers were read
system.cpu04.num_int_register_writes          4208173                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu04.num_cc_register_reads            2849697                       # number of times the CC registers were read
system.cpu04.num_cc_register_writes           2214655                       # number of times the CC registers were written
system.cpu04.num_mem_refs                      993482                       # number of memory refs
system.cpu04.num_load_insts                    696999                       # Number of load instructions
system.cpu04.num_store_insts                   296483                       # Number of store instructions
system.cpu04.num_idle_cycles             7602381.184084                       # Number of idle cycles
system.cpu04.num_busy_cycles             11878913.815916                       # Number of busy cycles
system.cpu04.not_idle_fraction               0.609760                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                   0.390240                       # Percentage of idle cycles
system.cpu04.Branches                          471590                       # Number of branches fetched
system.cpu04.op_class::No_OpClass               22439      0.45%      0.45% # Class of executed instruction
system.cpu04.op_class::IntAlu                 3840458     77.40%     77.85% # Class of executed instruction
system.cpu04.op_class::IntMult                  16802      0.34%     78.19% # Class of executed instruction
system.cpu04.op_class::IntDiv                   36964      0.74%     78.93% # Class of executed instruction
system.cpu04.op_class::FloatAdd                 51784      1.04%     79.98% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     79.98% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     79.98% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     79.98% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     79.98% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     79.98% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     79.98% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     79.98% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     79.98% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     79.98% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     79.98% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     79.98% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     79.98% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     79.98% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     79.98% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     79.98% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     79.98% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     79.98% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     79.98% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     79.98% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     79.98% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     79.98% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     79.98% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     79.98% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     79.98% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     79.98% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     79.98% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     79.98% # Class of executed instruction
system.cpu04.op_class::MemRead                 681972     13.74%     93.72% # Class of executed instruction
system.cpu04.op_class::MemWrite                294654      5.94%     99.66% # Class of executed instruction
system.cpu04.op_class::FloatMemRead             15027      0.30%     99.96% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                  4961929                       # Class of executed instruction
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.cpu05.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.cpu05.workload.num_syscalls                115                       # Number of system calls
system.cpu05.pwrStateResidencyTicks::ON   15974560500                       # Cumulative time (in ticks) in various power states
system.cpu05.numCycles                       29558546                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.committedInsts                   3728590                       # Number of instructions committed
system.cpu05.committedOps                     6388409                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses             6316395                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu05.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts       504238                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                    6316395                       # number of integer instructions
system.cpu05.num_fp_insts                       72572                       # number of float instructions
system.cpu05.num_int_register_reads          12608720                       # number of times the integer registers were read
system.cpu05.num_int_register_writes          5427836                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu05.num_cc_register_reads            3418673                       # number of times the CC registers were read
system.cpu05.num_cc_register_writes           2730330                       # number of times the CC registers were written
system.cpu05.num_mem_refs                     1530377                       # number of memory refs
system.cpu05.num_load_insts                   1130747                       # Number of load instructions
system.cpu05.num_store_insts                   399630                       # Number of store instructions
system.cpu05.num_idle_cycles             2211701.572592                       # Number of idle cycles
system.cpu05.num_busy_cycles             27346844.427408                       # Number of busy cycles
system.cpu05.not_idle_fraction               0.925176                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                   0.074824                       # Percentage of idle cycles
system.cpu05.Branches                          575170                       # Number of branches fetched
system.cpu05.op_class::No_OpClass               22460      0.35%      0.35% # Class of executed instruction
system.cpu05.op_class::IntAlu                 4729869     74.04%     74.39% # Class of executed instruction
system.cpu05.op_class::IntMult                  16826      0.26%     74.65% # Class of executed instruction
system.cpu05.op_class::IntDiv                   36985      0.58%     75.23% # Class of executed instruction
system.cpu05.op_class::FloatAdd                 51892      0.81%     76.04% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     76.04% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     76.04% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     76.04% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     76.04% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     76.04% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     76.04% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     76.04% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     76.04% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     76.04% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     76.04% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     76.04% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     76.04% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     76.04% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     76.04% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     76.04% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     76.04% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     76.04% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     76.04% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     76.04% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     76.04% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     76.04% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     76.04% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     76.04% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     76.04% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     76.04% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     76.04% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     76.04% # Class of executed instruction
system.cpu05.op_class::MemRead                1115708     17.46%     93.51% # Class of executed instruction
system.cpu05.op_class::MemWrite                397801      6.23%     99.74% # Class of executed instruction
system.cpu05.op_class::FloatMemRead             15039      0.24%     99.97% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                  6388409                       # Class of executed instruction
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.cpu06.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.cpu06.workload.num_syscalls                109                       # Number of system calls
system.cpu06.pwrStateResidencyTicks::ON   15974560500                       # Cumulative time (in ticks) in various power states
system.cpu06.numCycles                       27029086                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.committedInsts                   3321886                       # Number of instructions committed
system.cpu06.committedOps                     5756503                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses             5684532                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu06.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts       459224                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                    5684532                       # number of integer instructions
system.cpu06.num_fp_insts                       72526                       # number of float instructions
system.cpu06.num_int_register_reads          11359347                       # number of times the integer registers were read
system.cpu06.num_int_register_writes          4886037                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu06.num_cc_register_reads            3170839                       # number of times the CC registers were read
system.cpu06.num_cc_register_writes           2505519                       # number of times the CC registers were written
system.cpu06.num_mem_refs                     1289420                       # number of memory refs
system.cpu06.num_load_insts                    934779                       # Number of load instructions
system.cpu06.num_store_insts                   354641                       # Number of store instructions
system.cpu06.num_idle_cycles             4162369.574541                       # Number of idle cycles
system.cpu06.num_busy_cycles             22866716.425459                       # Number of busy cycles
system.cpu06.not_idle_fraction               0.846004                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                   0.153996                       # Percentage of idle cycles
system.cpu06.Branches                          530084                       # Number of branches fetched
system.cpu06.op_class::No_OpClass               22453      0.39%      0.39% # Class of executed instruction
system.cpu06.op_class::IntAlu                 4338976     75.38%     75.77% # Class of executed instruction
system.cpu06.op_class::IntMult                  16820      0.29%     76.06% # Class of executed instruction
system.cpu06.op_class::IntDiv                   36978      0.64%     76.70% # Class of executed instruction
system.cpu06.op_class::FloatAdd                 51856      0.90%     77.60% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::MemRead                 919744     15.98%     93.58% # Class of executed instruction
system.cpu06.op_class::MemWrite                352812      6.13%     99.71% # Class of executed instruction
system.cpu06.op_class::FloatMemRead             15035      0.26%     99.97% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                  5756503                       # Class of executed instruction
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.cpu07.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.cpu07.workload.num_syscalls                 97                       # Number of system calls
system.cpu07.pwrStateResidencyTicks::ON   15974560500                       # Cumulative time (in ticks) in various power states
system.cpu07.numCycles                       12102428                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.committedInsts                   2664749                       # Number of instructions committed
system.cpu07.committedOps                     4697563                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses             4625678                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu07.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts       378912                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                    4625678                       # number of integer instructions
system.cpu07.num_fp_insts                       72434                       # number of float instructions
system.cpu07.num_int_register_reads           9289973                       # number of times the integer registers were read
system.cpu07.num_int_register_writes          3987853                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu07.num_cc_register_reads            2728609                       # number of times the CC registers were read
system.cpu07.num_cc_register_writes           2104451                       # number of times the CC registers were written
system.cpu07.num_mem_refs                      905215                       # number of memory refs
system.cpu07.num_load_insts                    630842                       # Number of load instructions
system.cpu07.num_store_insts                   274373                       # Number of store instructions
system.cpu07.num_idle_cycles             7517990.027950                       # Number of idle cycles
system.cpu07.num_busy_cycles             4584437.972050                       # Number of busy cycles
system.cpu07.not_idle_fraction               0.378803                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                   0.621197                       # Percentage of idle cycles
system.cpu07.Branches                          449654                       # Number of branches fetched
system.cpu07.op_class::No_OpClass               22439      0.48%      0.48% # Class of executed instruction
system.cpu07.op_class::IntAlu                 3664359     78.01%     78.48% # Class of executed instruction
system.cpu07.op_class::IntMult                  16802      0.36%     78.84% # Class of executed instruction
system.cpu07.op_class::IntDiv                   36964      0.79%     79.63% # Class of executed instruction
system.cpu07.op_class::FloatAdd                 51784      1.10%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::MemRead                 615815     13.11%     93.84% # Class of executed instruction
system.cpu07.op_class::MemWrite                272544      5.80%     99.64% # Class of executed instruction
system.cpu07.op_class::FloatMemRead             15027      0.32%     99.96% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                  4697563                       # Class of executed instruction
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.cpu08.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.cpu08.workload.num_syscalls                115                       # Number of system calls
system.cpu08.pwrStateResidencyTicks::ON   15974560500                       # Cumulative time (in ticks) in various power states
system.cpu08.numCycles                       31949121                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.committedInsts                   4075493                       # Number of instructions committed
system.cpu08.committedOps                     6939395                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses             6867381                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu08.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts       545054                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                    6867381                       # number of integer instructions
system.cpu08.num_fp_insts                       72572                       # number of float instructions
system.cpu08.num_int_register_reads          13690233                       # number of times the integer registers were read
system.cpu08.num_int_register_writes          5897188                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu08.num_cc_register_reads            3643168                       # number of times the CC registers were read
system.cpu08.num_cc_register_writes           2934396                       # number of times the CC registers were written
system.cpu08.num_mem_refs                     1734416                       # number of memory refs
system.cpu08.num_load_insts                   1293983                       # Number of load instructions
system.cpu08.num_store_insts                   440433                       # Number of store instructions
system.cpu08.num_idle_cycles                 0.002000                       # Number of idle cycles
system.cpu08.num_busy_cycles             31949120.998000                       # Number of busy cycles
system.cpu08.not_idle_fraction               1.000000                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                   0.000000                       # Percentage of idle cycles
system.cpu08.Branches                          616001                       # Number of branches fetched
system.cpu08.op_class::No_OpClass               22460      0.32%      0.32% # Class of executed instruction
system.cpu08.op_class::IntAlu                 5076816     73.16%     73.48% # Class of executed instruction
system.cpu08.op_class::IntMult                  16826      0.24%     73.73% # Class of executed instruction
system.cpu08.op_class::IntDiv                   36985      0.53%     74.26% # Class of executed instruction
system.cpu08.op_class::FloatAdd                 51892      0.75%     75.01% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     75.01% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     75.01% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     75.01% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     75.01% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     75.01% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     75.01% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     75.01% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     75.01% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     75.01% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     75.01% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     75.01% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     75.01% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     75.01% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     75.01% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     75.01% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     75.01% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     75.01% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     75.01% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     75.01% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     75.01% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     75.01% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     75.01% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     75.01% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     75.01% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     75.01% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     75.01% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     75.01% # Class of executed instruction
system.cpu08.op_class::MemRead                1278944     18.43%     93.44% # Class of executed instruction
system.cpu08.op_class::MemWrite                438604      6.32%     99.76% # Class of executed instruction
system.cpu08.op_class::FloatMemRead             15039      0.22%     99.97% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                  6939395                       # Class of executed instruction
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.cpu09.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.cpu09.workload.num_syscalls                 97                       # Number of system calls
system.cpu09.pwrStateResidencyTicks::ON   15974560500                       # Cumulative time (in ticks) in various power states
system.cpu09.numCycles                       19435609                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.committedInsts                   2820028                       # Number of instructions committed
system.cpu09.committedOps                     4963734                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses             4891849                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu09.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts       401091                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                    4891849                       # number of integer instructions
system.cpu09.num_fp_insts                       72434                       # number of float instructions
system.cpu09.num_int_register_reads           9800232                       # number of times the integer registers were read
system.cpu09.num_int_register_writes          4209668                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu09.num_cc_register_reads            2850577                       # number of times the CC registers were read
system.cpu09.num_cc_register_writes           2215375                       # number of times the CC registers were written
system.cpu09.num_mem_refs                      993992                       # number of memory refs
system.cpu09.num_load_insts                    697409                       # Number of load instructions
system.cpu09.num_store_insts                   296583                       # Number of store instructions
system.cpu09.num_idle_cycles             7612344.842678                       # Number of idle cycles
system.cpu09.num_busy_cycles             11823264.157322                       # Number of busy cycles
system.cpu09.not_idle_fraction               0.608330                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                   0.391670                       # Percentage of idle cycles
system.cpu09.Branches                          471800                       # Number of branches fetched
system.cpu09.op_class::No_OpClass               22439      0.45%      0.45% # Class of executed instruction
system.cpu09.op_class::IntAlu                 3841753     77.40%     77.85% # Class of executed instruction
system.cpu09.op_class::IntMult                  16802      0.34%     78.19% # Class of executed instruction
system.cpu09.op_class::IntDiv                   36964      0.74%     78.93% # Class of executed instruction
system.cpu09.op_class::FloatAdd                 51784      1.04%     79.97% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     79.97% # Class of executed instruction
system.cpu09.op_class::MemRead                 682382     13.75%     93.72% # Class of executed instruction
system.cpu09.op_class::MemWrite                294754      5.94%     99.66% # Class of executed instruction
system.cpu09.op_class::FloatMemRead             15027      0.30%     99.96% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                  4963734                       # Class of executed instruction
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.cpu10.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.cpu10.workload.num_syscalls                115                       # Number of system calls
system.cpu10.pwrStateResidencyTicks::ON   15974560500                       # Cumulative time (in ticks) in various power states
system.cpu10.numCycles                       31745422                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.committedInsts                   3871482                       # Number of instructions committed
system.cpu10.committedOps                     6632463                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses             6560449                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu10.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts       524471                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                    6560449                       # number of integer instructions
system.cpu10.num_fp_insts                       72572                       # number of float instructions
system.cpu10.num_int_register_reads          13077188                       # number of times the integer registers were read
system.cpu10.num_int_register_writes          5631426                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu10.num_cc_register_reads            3529922                       # number of times the CC registers were read
system.cpu10.num_cc_register_writes           2831556                       # number of times the CC registers were written
system.cpu10.num_mem_refs                     1612236                       # number of memory refs
system.cpu10.num_load_insts                   1192310                       # Number of load instructions
system.cpu10.num_store_insts                   419926                       # Number of store instructions
system.cpu10.num_idle_cycles             202400.271953                       # Number of idle cycles
system.cpu10.num_busy_cycles             31543021.728047                       # Number of busy cycles
system.cpu10.not_idle_fraction               0.993624                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                   0.006376                       # Percentage of idle cycles
system.cpu10.Branches                          595338                       # Number of branches fetched
system.cpu10.op_class::No_OpClass               22460      0.34%      0.34% # Class of executed instruction
system.cpu10.op_class::IntAlu                 4892064     73.76%     74.10% # Class of executed instruction
system.cpu10.op_class::IntMult                  16826      0.25%     74.35% # Class of executed instruction
system.cpu10.op_class::IntDiv                   36985      0.56%     74.91% # Class of executed instruction
system.cpu10.op_class::FloatAdd                 51892      0.78%     75.69% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     75.69% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     75.69% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     75.69% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     75.69% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     75.69% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     75.69% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     75.69% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     75.69% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     75.69% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     75.69% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     75.69% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     75.69% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     75.69% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     75.69% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     75.69% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     75.69% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     75.69% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     75.69% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     75.69% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     75.69% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     75.69% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     75.69% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     75.69% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     75.69% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     75.69% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     75.69% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     75.69% # Class of executed instruction
system.cpu10.op_class::MemRead                1177271     17.75%     93.44% # Class of executed instruction
system.cpu10.op_class::MemWrite                418097      6.30%     99.75% # Class of executed instruction
system.cpu10.op_class::FloatMemRead             15039      0.23%     99.97% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                  6632463                       # Class of executed instruction
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.cpu11.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.cpu11.workload.num_syscalls                115                       # Number of system calls
system.cpu11.pwrStateResidencyTicks::ON   15974560500                       # Cumulative time (in ticks) in various power states
system.cpu11.numCycles                       29349109                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.committedInsts                   3524380                       # Number of instructions committed
system.cpu11.committedOps                     6081226                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses             6009212                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu11.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts       483644                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                    6009212                       # number of integer instructions
system.cpu11.num_fp_insts                       72572                       # number of float instructions
system.cpu11.num_int_register_reads          11995042                       # number of times the integer registers were read
system.cpu11.num_int_register_writes          5161843                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu11.num_cc_register_reads            3305385                       # number of times the CC registers were read
system.cpu11.num_cc_register_writes           2627398                       # number of times the CC registers were written
system.cpu11.num_mem_refs                     1408022                       # number of memory refs
system.cpu11.num_load_insts                   1028946                       # Number of load instructions
system.cpu11.num_store_insts                   379076                       # Number of store instructions
system.cpu11.num_idle_cycles             2388423.632789                       # Number of idle cycles
system.cpu11.num_busy_cycles             26960685.367211                       # Number of busy cycles
system.cpu11.not_idle_fraction               0.918620                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                   0.081380                       # Percentage of idle cycles
system.cpu11.Branches                          554534                       # Number of branches fetched
system.cpu11.op_class::No_OpClass               22460      0.37%      0.37% # Class of executed instruction
system.cpu11.op_class::IntAlu                 4545041     74.74%     75.11% # Class of executed instruction
system.cpu11.op_class::IntMult                  16826      0.28%     75.38% # Class of executed instruction
system.cpu11.op_class::IntDiv                   36985      0.61%     75.99% # Class of executed instruction
system.cpu11.op_class::FloatAdd                 51892      0.85%     76.85% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::MemRead                1013907     16.67%     93.52% # Class of executed instruction
system.cpu11.op_class::MemWrite                377247      6.20%     99.72% # Class of executed instruction
system.cpu11.op_class::FloatMemRead             15039      0.25%     99.97% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                  6081226                       # Class of executed instruction
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.cpu12.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.cpu12.workload.num_syscalls                115                       # Number of system calls
system.cpu12.pwrStateResidencyTicks::ON   15974560500                       # Cumulative time (in ticks) in various power states
system.cpu12.numCycles                       29398565                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.committedInsts                   3524486                       # Number of instructions committed
system.cpu12.committedOps                     6081467                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses             6009453                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu12.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts       483671                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                    6009453                       # number of integer instructions
system.cpu12.num_fp_insts                       72572                       # number of float instructions
system.cpu12.num_int_register_reads          11995472                       # number of times the integer registers were read
system.cpu12.num_int_register_writes          5162030                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu12.num_cc_register_reads            3305533                       # number of times the CC registers were read
system.cpu12.num_cc_register_writes           2627534                       # number of times the CC registers were written
system.cpu12.num_mem_refs                     1408076                       # number of memory refs
system.cpu12.num_load_insts                   1028972                       # Number of load instructions
system.cpu12.num_store_insts                   379104                       # Number of store instructions
system.cpu12.num_idle_cycles             2346940.512268                       # Number of idle cycles
system.cpu12.num_busy_cycles             27051624.487732                       # Number of busy cycles
system.cpu12.not_idle_fraction               0.920168                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                   0.079832                       # Percentage of idle cycles
system.cpu12.Branches                          554560                       # Number of branches fetched
system.cpu12.op_class::No_OpClass               22460      0.37%      0.37% # Class of executed instruction
system.cpu12.op_class::IntAlu                 4545228     74.74%     75.11% # Class of executed instruction
system.cpu12.op_class::IntMult                  16826      0.28%     75.39% # Class of executed instruction
system.cpu12.op_class::IntDiv                   36985      0.61%     75.99% # Class of executed instruction
system.cpu12.op_class::FloatAdd                 51892      0.85%     76.85% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     76.85% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     76.85% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     76.85% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     76.85% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     76.85% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     76.85% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     76.85% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     76.85% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     76.85% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     76.85% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     76.85% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     76.85% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     76.85% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     76.85% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     76.85% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     76.85% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     76.85% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     76.85% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     76.85% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     76.85% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     76.85% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     76.85% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     76.85% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     76.85% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     76.85% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     76.85% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     76.85% # Class of executed instruction
system.cpu12.op_class::MemRead                1013933     16.67%     93.52% # Class of executed instruction
system.cpu12.op_class::MemWrite                377275      6.20%     99.72% # Class of executed instruction
system.cpu12.op_class::FloatMemRead             15039      0.25%     99.97% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                  6081467                       # Class of executed instruction
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.cpu13.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.cpu13.workload.num_syscalls                 97                       # Number of system calls
system.cpu13.pwrStateResidencyTicks::ON   15974560500                       # Cumulative time (in ticks) in various power states
system.cpu13.numCycles                       22101020                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.committedInsts                   3000717                       # Number of instructions committed
system.cpu13.committedOps                     5250003                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses             5178118                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu13.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts       422207                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                    5178118                       # number of integer instructions
system.cpu13.num_fp_insts                       72434                       # number of float instructions
system.cpu13.num_int_register_reads          10362597                       # number of times the integer registers were read
system.cpu13.num_int_register_writes          4453705                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu13.num_cc_register_reads            2966718                       # number of times the CC registers were read
system.cpu13.num_cc_register_writes           2320949                       # number of times the CC registers were written
system.cpu13.num_mem_refs                     1100366                       # number of memory refs
system.cpu13.num_load_insts                    782673                       # Number of load instructions
system.cpu13.num_store_insts                   317693                       # Number of store instructions
system.cpu13.num_idle_cycles             6812490.309001                       # Number of idle cycles
system.cpu13.num_busy_cycles             15288529.690999                       # Number of busy cycles
system.cpu13.not_idle_fraction               0.691757                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                   0.308243                       # Percentage of idle cycles
system.cpu13.Branches                          492922                       # Number of branches fetched
system.cpu13.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu13.op_class::IntAlu                 4021648     76.60%     77.03% # Class of executed instruction
system.cpu13.op_class::IntMult                  16802      0.32%     77.35% # Class of executed instruction
system.cpu13.op_class::IntDiv                   36964      0.70%     78.05% # Class of executed instruction
system.cpu13.op_class::FloatAdd                 51784      0.99%     79.04% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::MemRead                 767646     14.62%     93.66% # Class of executed instruction
system.cpu13.op_class::MemWrite                315864      6.02%     99.68% # Class of executed instruction
system.cpu13.op_class::FloatMemRead             15027      0.29%     99.97% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                  5250003                       # Class of executed instruction
system.fpga0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga0.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.fpga0.itb.walker.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.fpga0.pwrStateResidencyTicks::ON   15974560500                       # Cumulative time (in ticks) in various power states
system.fpga0.numCycles                        4668020                       # number of cpu cycles simulated
system.fpga0.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga0.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.fpga1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga1.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.fpga1.itb.walker.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.fpga1.pwrStateResidencyTicks::ON   15974560500                       # Cumulative time (in ticks) in various power states
system.fpga1.numCycles                        4307530                       # number of cpu cycles simulated
system.fpga1.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga1.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.piobus.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.piobus.trans_dist::ReadReq              555666                       # Transaction distribution
system.piobus.trans_dist::ReadResp             555666                       # Transaction distribution
system.piobus.trans_dist::WriteReq                462                       # Transaction distribution
system.piobus.trans_dist::WriteResp               462                       # Transaction distribution
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port        46684                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total        46684                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port        84016                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total        84016                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port        66996                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        66996                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port        66094                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total        66094                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port        25654                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::total        25654                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port       128560                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::total       128560                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port        83692                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::total        83692                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port         3718                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::total         3718                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       169390                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       169390                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port        25864                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::total        25864                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port       148728                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::total       148728                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port       107924                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::total       107924                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       107950                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       107950                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port        46986                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::total        46986                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count::total                1112256                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       186736                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       186736                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port       336064                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total       336064                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port       267984                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total       267984                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       264376                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       264376                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port       102616                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::total       102616                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port       514240                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::total       514240                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       334768                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       334768                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port        14872                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::total        14872                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       677560                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       677560                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port       103456                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::total       103456                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port       594912                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::total       594912                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port       431696                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::total       431696                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       431800                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       431800                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port       187944                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::total       187944                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size::total                 4449024                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.reqLayer0.occupancy           453564500                       # Layer occupancy (ticks)
system.piobus.reqLayer0.utilization               2.8                       # Layer utilization (%)
system.piobus.reqLayer1.occupancy           319982500                       # Layer occupancy (ticks)
system.piobus.reqLayer1.utilization               2.0                       # Layer utilization (%)
system.piobus.respLayer2.occupancy           51878500                       # Layer occupancy (ticks)
system.piobus.respLayer2.utilization              0.3                       # Layer utilization (%)
system.piobus.respLayer4.occupancy           93259000                       # Layer occupancy (ticks)
system.piobus.respLayer4.utilization              0.6                       # Layer utilization (%)
system.piobus.respLayer6.occupancy           74381000                       # Layer occupancy (ticks)
system.piobus.respLayer6.utilization              0.5                       # Layer utilization (%)
system.piobus.respLayer8.occupancy           73636000                       # Layer occupancy (ticks)
system.piobus.respLayer8.utilization              0.5                       # Layer utilization (%)
system.piobus.respLayer10.occupancy          28332000                       # Layer occupancy (ticks)
system.piobus.respLayer10.utilization             0.2                       # Layer utilization (%)
system.piobus.respLayer12.occupancy         139188500                       # Layer occupancy (ticks)
system.piobus.respLayer12.utilization             0.9                       # Layer utilization (%)
system.piobus.respLayer14.occupancy          92584500                       # Layer occupancy (ticks)
system.piobus.respLayer14.utilization             0.6                       # Layer utilization (%)
system.piobus.respLayer16.occupancy           3695500                       # Layer occupancy (ticks)
system.piobus.respLayer16.utilization             0.0                       # Layer utilization (%)
system.piobus.respLayer18.occupancy         180672000                       # Layer occupancy (ticks)
system.piobus.respLayer18.utilization             1.1                       # Layer utilization (%)
system.piobus.respLayer20.occupancy          28622500                       # Layer occupancy (ticks)
system.piobus.respLayer20.utilization             0.2                       # Layer utilization (%)
system.piobus.respLayer22.occupancy         162153000                       # Layer occupancy (ticks)
system.piobus.respLayer22.utilization             1.0                       # Layer utilization (%)
system.piobus.respLayer24.occupancy         121196500                       # Layer occupancy (ticks)
system.piobus.respLayer24.utilization             0.8                       # Layer utilization (%)
system.piobus.respLayer26.occupancy         120730000                       # Layer occupancy (ticks)
system.piobus.respLayer26.utilization             0.8                       # Layer utilization (%)
system.piobus.respLayer28.occupancy          52154500                       # Layer occupancy (ticks)
system.piobus.respLayer28.utilization             0.3                       # Layer utilization (%)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.delayHist::bucket_size                  8                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  79                       # delay histogram for all message
system.ruby.delayHist::samples                4774549                       # delay histogram for all message
system.ruby.delayHist::mean                 13.250596                       # delay histogram for all message
system.ruby.delayHist::gmean                11.760047                       # delay histogram for all message
system.ruby.delayHist::stdev                 7.054416                       # delay histogram for all message
system.ruby.delayHist                    |      666410     13.96%     13.96% |     3152295     66.02%     79.98% |      333171      6.98%     86.96% |      458325      9.60%     96.56% |      164240      3.44%    100.00% |         108      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                  4774549                       # delay histogram for all message
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples     78345768                      
system.ruby.outstanding_req_hist_seqr::mean     1.000127                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000088                      
system.ruby.outstanding_req_hist_seqr::stdev     0.011287                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |    78335786     99.99%     99.99% |        9982      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total     78345768                      
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples       78345768                      
system.ruby.latency_hist_seqr::mean          3.354182                      
system.ruby.latency_hist_seqr::gmean         1.492807                      
system.ruby.latency_hist_seqr::stdev        18.375505                      
system.ruby.latency_hist_seqr            |    78317808     99.96%     99.96% |       16198      0.02%     99.98% |       10782      0.01%    100.00% |         618      0.00%    100.00% |         303      0.00%    100.00% |          41      0.00%    100.00% |          13      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total         78345768                      
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples     77518983                      
system.ruby.hit_latency_hist_seqr::mean      1.766167                      
system.ruby.hit_latency_hist_seqr::gmean     1.424818                      
system.ruby.hit_latency_hist_seqr::stdev     1.308239                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |    57721500     74.46%     74.46% |           0      0.00%     74.46% |           0      0.00%     74.46% |    19797483     25.54%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total     77518983                      
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples       826785                      
system.ruby.miss_latency_hist_seqr::mean   152.245815                      
system.ruby.miss_latency_hist_seqr::gmean   118.059395                      
system.ruby.miss_latency_hist_seqr::stdev    97.112366                      
system.ruby.miss_latency_hist_seqr       |      798825     96.62%     96.62% |       16198      1.96%     98.58% |       10782      1.30%     99.88% |         618      0.07%     99.96% |         303      0.04%     99.99% |          41      0.00%    100.00% |          13      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total       826785                      
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.L1Dcache.demand_hits      1036449                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses        40420                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses      1076869                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits      4011714                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         2489                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses      4014203                       # Number of cache demand accesses
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.L1Dcache.demand_hits      1190015                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses        59046                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Dcache.demand_accesses      1249061                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits      4409828                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses         1707                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses      4411535                       # Number of cache demand accesses
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.L1Dcache.demand_hits      1445806                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses        92779                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Dcache.demand_accesses      1538585                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits      5089014                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses         1730                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses      5090744                       # Number of cache demand accesses
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.fully_busy_cycles            3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl11.L1Dcache.demand_hits      1283756                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses        71017                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Dcache.demand_accesses      1354773                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits      4659416                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses         2539                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses      4661955                       # Number of cache demand accesses
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.L1Dcache.demand_hits      1283779                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses        71035                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Dcache.demand_accesses      1354814                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits      4660433                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses         1717                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses      4662150                       # Number of cache demand accesses
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.L1Dcache.demand_hits      1037024                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses        40562                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Dcache.demand_accesses      1077586                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits      4013814                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses         2504                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses      4016318                       # Number of cache demand accesses
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.L1Dcache.demand_hits      1119361                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses        50499                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Dcache.demand_accesses      1169860                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits      4227326                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses         2509                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses      4229835                       # Number of cache demand accesses
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.L1Dcache.demand_hits      1115737                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses        50088                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Dcache.demand_accesses      1165825                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits      4218537                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses         1674                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses      4220211                       # Number of cache demand accesses
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.L1Dcache.demand_hits       951397                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses        29971                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Dcache.demand_accesses       981368                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits      3790857                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses         1670                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses      3792527                       # Number of cache demand accesses
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.L1Dcache.demand_hits      1384785                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses        82025                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Dcache.demand_accesses      1466810                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits      4895776                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses         1750                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses      4897526                       # Number of cache demand accesses
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.L1Dcache.demand_hits      1189310                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses        58977                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Dcache.demand_accesses      1248287                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits      4407290                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses         1687                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses      4408977                       # Number of cache demand accesses
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl7.L1Dcache.demand_hits       884754                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses        19315                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Dcache.demand_accesses       904069                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits      3581360                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses         1665                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses      3583025                       # Number of cache demand accesses
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.L1Dcache.demand_hits      1548214                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses       102220                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Dcache.demand_accesses      1650434                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits      5324302                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses         1732                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses      5326034                       # Number of cache demand accesses
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.L1Dcache.demand_hits       951801                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses        29972                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Dcache.demand_accesses       981773                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits      3792106                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses         1708                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses      3793814                       # Number of cache demand accesses
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.L2cache.demand_hits        12619                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses        38822                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.demand_accesses        51441                       # Number of cache demand accesses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.L2cache.demand_hits        12594                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses        38708                       # Number of cache demand misses
system.ruby.l2_cntrl1.L2cache.demand_accesses        51302                       # Number of cache demand accesses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.L2cache.demand_hits        12578                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses        38798                       # Number of cache demand misses
system.ruby.l2_cntrl10.L2cache.demand_accesses        51376                       # Number of cache demand accesses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.L2cache.demand_hits        13179                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses        38783                       # Number of cache demand misses
system.ruby.l2_cntrl11.L2cache.demand_accesses        51962                       # Number of cache demand accesses
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.L2cache.demand_hits        14066                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses        38956                       # Number of cache demand misses
system.ruby.l2_cntrl12.L2cache.demand_accesses        53022                       # Number of cache demand accesses
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.L2cache.demand_hits        13042                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses        39001                       # Number of cache demand misses
system.ruby.l2_cntrl13.L2cache.demand_accesses        52043                       # Number of cache demand accesses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.L2cache.demand_hits        16024                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses        38993                       # Number of cache demand misses
system.ruby.l2_cntrl14.L2cache.demand_accesses        55017                       # Number of cache demand accesses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.L2cache.demand_hits        11989                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses        38846                       # Number of cache demand misses
system.ruby.l2_cntrl15.L2cache.demand_accesses        50835                       # Number of cache demand accesses
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.L2cache.demand_hits        12568                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses        38636                       # Number of cache demand misses
system.ruby.l2_cntrl2.L2cache.demand_accesses        51204                       # Number of cache demand accesses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.L2cache.demand_hits        12551                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses        38802                       # Number of cache demand misses
system.ruby.l2_cntrl3.L2cache.demand_accesses        51353                       # Number of cache demand accesses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.L2cache.demand_hits        12599                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses        38583                       # Number of cache demand misses
system.ruby.l2_cntrl4.L2cache.demand_accesses        51182                       # Number of cache demand accesses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.L2cache.demand_hits        12087                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses        38826                       # Number of cache demand misses
system.ruby.l2_cntrl5.L2cache.demand_accesses        50913                       # Number of cache demand accesses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.L2cache.demand_hits        12292                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses        38880                       # Number of cache demand misses
system.ruby.l2_cntrl6.L2cache.demand_accesses        51172                       # Number of cache demand accesses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.L2cache.demand_hits        12586                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses        38891                       # Number of cache demand misses
system.ruby.l2_cntrl7.L2cache.demand_accesses        51477                       # Number of cache demand accesses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.L2cache.demand_hits        12515                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses        39060                       # Number of cache demand misses
system.ruby.l2_cntrl8.L2cache.demand_accesses        51575                       # Number of cache demand accesses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.L2cache.demand_hits        12324                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses        38587                       # Number of cache demand misses
system.ruby.l2_cntrl9.L2cache.demand_accesses        50911                       # Number of cache demand accesses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads      2412881                      
system.ruby.network.routers00.buffer_writes      2412881                      
system.ruby.network.routers00.sw_input_arbiter_activity      2435928                      
system.ruby.network.routers00.sw_output_arbiter_activity      2412881                      
system.ruby.network.routers00.crossbar_activity      2412881                      
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.buffer_reads      3461469                      
system.ruby.network.routers01.buffer_writes      3461469                      
system.ruby.network.routers01.sw_input_arbiter_activity      3516213                      
system.ruby.network.routers01.sw_output_arbiter_activity      3461469                      
system.ruby.network.routers01.crossbar_activity      3461469                      
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.buffer_reads      3205331                      
system.ruby.network.routers02.buffer_writes      3205331                      
system.ruby.network.routers02.sw_input_arbiter_activity      3258786                      
system.ruby.network.routers02.sw_output_arbiter_activity      3205331                      
system.ruby.network.routers02.crossbar_activity      3205331                      
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.buffer_reads      1787873                      
system.ruby.network.routers03.buffer_writes      1787873                      
system.ruby.network.routers03.sw_input_arbiter_activity      1798171                      
system.ruby.network.routers03.sw_output_arbiter_activity      1787873                      
system.ruby.network.routers03.crossbar_activity      1787873                      
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.buffer_reads      3666715                      
system.ruby.network.routers04.buffer_writes      3666715                      
system.ruby.network.routers04.sw_input_arbiter_activity      3713152                      
system.ruby.network.routers04.sw_output_arbiter_activity      3666715                      
system.ruby.network.routers04.crossbar_activity      3666715                      
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.buffer_reads      2970077                      
system.ruby.network.routers05.buffer_writes      2970077                      
system.ruby.network.routers05.sw_input_arbiter_activity      3012706                      
system.ruby.network.routers05.sw_output_arbiter_activity      2970077                      
system.ruby.network.routers05.crossbar_activity      2970077                      
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.buffer_reads      2883055                      
system.ruby.network.routers06.buffer_writes      2883055                      
system.ruby.network.routers06.sw_input_arbiter_activity      2912773                      
system.ruby.network.routers06.sw_output_arbiter_activity      2883055                      
system.ruby.network.routers06.crossbar_activity      2883055                      
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.buffer_reads      2816630                      
system.ruby.network.routers07.buffer_writes      2816630                      
system.ruby.network.routers07.sw_input_arbiter_activity      2864937                      
system.ruby.network.routers07.sw_output_arbiter_activity      2816630                      
system.ruby.network.routers07.crossbar_activity      2816630                      
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.buffer_reads      3422500                      
system.ruby.network.routers08.buffer_writes      3422500                      
system.ruby.network.routers08.sw_input_arbiter_activity      3453923                      
system.ruby.network.routers08.sw_output_arbiter_activity      3422500                      
system.ruby.network.routers08.crossbar_activity      3422500                      
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.buffer_reads      3412562                      
system.ruby.network.routers09.buffer_writes      3412562                      
system.ruby.network.routers09.sw_input_arbiter_activity      3448594                      
system.ruby.network.routers09.sw_output_arbiter_activity      3412562                      
system.ruby.network.routers09.crossbar_activity      3412562                      
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.buffer_reads      3973280                      
system.ruby.network.routers10.buffer_writes      3973280                      
system.ruby.network.routers10.sw_input_arbiter_activity      4016230                      
system.ruby.network.routers10.sw_output_arbiter_activity      3973280                      
system.ruby.network.routers10.crossbar_activity      3973280                      
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.buffer_reads      2964195                      
system.ruby.network.routers11.buffer_writes      2964195                      
system.ruby.network.routers11.sw_input_arbiter_activity      2993140                      
system.ruby.network.routers11.sw_output_arbiter_activity      2964195                      
system.ruby.network.routers11.crossbar_activity      2964195                      
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.buffer_reads      2194866                      
system.ruby.network.routers12.buffer_writes      2194866                      
system.ruby.network.routers12.sw_input_arbiter_activity      2207835                      
system.ruby.network.routers12.sw_output_arbiter_activity      2194866                      
system.ruby.network.routers12.crossbar_activity      2194866                      
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.buffer_reads      2565722                      
system.ruby.network.routers13.buffer_writes      2565722                      
system.ruby.network.routers13.sw_input_arbiter_activity      2587789                      
system.ruby.network.routers13.sw_output_arbiter_activity      2565722                      
system.ruby.network.routers13.crossbar_activity      2565722                      
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.buffer_reads      2878784                      
system.ruby.network.routers14.buffer_writes      2878784                      
system.ruby.network.routers14.sw_input_arbiter_activity      2906053                      
system.ruby.network.routers14.sw_output_arbiter_activity      2878784                      
system.ruby.network.routers14.crossbar_activity      2878784                      
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.buffer_reads      1946668                      
system.ruby.network.routers15.buffer_writes      1946668                      
system.ruby.network.routers15.sw_input_arbiter_activity      1959784                      
system.ruby.network.routers15.sw_output_arbiter_activity      1946668                      
system.ruby.network.routers15.crossbar_activity      1946668                      
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.network.packets_received     |     2227978     40.45%     40.45% |     2467355     44.80%     85.25% |      812087     14.75%    100.00%
system.ruby.network.packets_received::total      5507420                      
system.ruby.network.packets_injected     |     2227978     40.45%     40.45% |     2467355     44.80%     85.25% |      812087     14.75%    100.00%
system.ruby.network.packets_injected::total      5507420                      
system.ruby.network.packet_network_latency |    32021851                       |    28987556                       |     7444134                      
system.ruby.network.packet_queueing_latency |     5237775                       |     2808209                       |      812087                      
system.ruby.network.memory_received      |      619399     84.52%     84.52% |      113472     15.48%    100.00% |           0      0.00%    100.00%
system.ruby.network.memory_received::total       732871                      
system.ruby.network.memory_network_latency |     4743092                       |     1234908                       |           0                      
system.ruby.network.memory_queueing_latency |     1238813                       |      226944                       |           0                      
system.ruby.network.average_packet_vnet_latency |   14.372606                       |   11.748433                       |    9.166671                      
system.ruby.network.average_packet_vqueue_latency |    2.350910                       |    1.138146                       |           1                      
system.ruby.network.average_packet_network_latency    12.429330                      
system.ruby.network.average_packet_queueing_latency     1.608389                      
system.ruby.network.average_packet_latency    14.037719                      
system.ruby.network.average_memory_network_latency     8.156961                      
system.ruby.network.average_memory_queueing_latency     2.000020                      
system.ruby.network.average_memory_latency    10.156981                      
system.ruby.network.flits_received       |     4715086     33.62%     33.62% |     8496651     60.59%     94.21% |      812087      5.79%    100.00%
system.ruby.network.flits_received::total     14023824                      
system.ruby.network.flits_injected       |     4715086     33.62%     33.62% |     8496651     60.59%     94.21% |      812087      5.79%    100.00%
system.ruby.network.flits_injected::total     14023824                      
system.ruby.network.flit_network_latency |    73583438                       |    89444579                       |     7444134                      
system.ruby.network.flit_queueing_latency |    10212003                       |     9922141                       |      812087                      
system.ruby.network.average_flit_vnet_latency |   15.605959                       |   10.527039                       |    9.166671                      
system.ruby.network.average_flit_vqueue_latency |    2.165815                       |    1.167771                       |           1                      
system.ruby.network.average_flit_network_latency    12.155896                      
system.ruby.network.average_flit_queueing_latency     1.493618                      
system.ruby.network.average_flit_latency    13.649514                      
system.ruby.network.ext_in_link_utilization     14023824                      
system.ruby.network.ext_out_link_utilization     14023824                      
system.ruby.network.int_link_utilization     32538784                      
system.ruby.network.avg_link_utilization     1.896341                      
system.ruby.network.avg_vc_load          |    0.435857     22.98%     22.98% |    0.139875      7.38%     30.36% |    0.043812      2.31%     32.67% |    0.037940      2.00%     34.67% |    0.876136     46.20%     80.87% |    0.113322      5.98%     86.85% |    0.066742      3.52%     90.37% |    0.066760      3.52%     93.89% |    0.096196      5.07%     98.96% |    0.006993      0.37%     99.33% |    0.006355      0.34%     99.66% |    0.006354      0.34%    100.00%
system.ruby.network.avg_vc_load::total       1.896341                      
system.ruby.network.average_hops             2.320250                      
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED  15974560500                       # Cumulative time (in ticks) in various power states
system.ruby.delayVCHist.vnet_0::bucket_size            8                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           79                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples       2408228                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        14.696614                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       12.360946                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        9.055403                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |      424793     17.64%     17.64% |     1323104     54.94%     72.58% |       38513      1.60%     74.18% |      457477     19.00%     93.18% |      164233      6.82%    100.00% |         108      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total         2408228                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples       2353883                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        11.793672                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       11.194269                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        3.556837                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |           0      0.00%      0.00% |      238428     10.13%     10.13% |      909401     38.63%     48.76% |      910692     38.69%     87.45% |      270531     11.49%     98.95% |       23976      1.02%     99.96% |         797      0.03%    100.00% |          51      0.00%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total         2353883                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            2                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           19                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples         12438                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean         8.996623                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean        8.559571                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        2.731563                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |           0      0.00%      0.00% |         787      6.33%      6.33% |        2402     19.31%     25.64% |        3342     26.87%     52.51% |        3090     24.84%     77.35% |        1915     15.40%     92.75% |         751      6.04%     98.79% |         140      1.13%     99.91% |          11      0.09%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total           12438                       # delay histogram for vnet_2
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples     11587498                      
system.ruby.LD.latency_hist_seqr::mean       9.964978                      
system.ruby.LD.latency_hist_seqr::gmean      1.805757                      
system.ruby.LD.latency_hist_seqr::stdev     40.728210                      
system.ruby.LD.latency_hist_seqr         |    11567400     99.83%     99.83% |       11693      0.10%     99.93% |        7896      0.07%    100.00% |         383      0.00%    100.00% |         113      0.00%    100.00% |          12      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      11587498                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples     10941130                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.749713                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.414026                      
system.ruby.LD.hit_latency_hist_seqr::stdev     1.298872                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |     8206896     75.01%     75.01% |           0      0.00%     75.01% |           0      0.00%     75.01% |     2734234     24.99%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     10941130                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples       646368                      
system.ruby.LD.miss_latency_hist_seqr::mean   149.025516                      
system.ruby.LD.miss_latency_hist_seqr::gmean   113.331144                      
system.ruby.LD.miss_latency_hist_seqr::stdev    96.064714                      
system.ruby.LD.miss_latency_hist_seqr    |      626270     96.89%     96.89% |       11693      1.81%     98.70% |        7896      1.22%     99.92% |         383      0.06%     99.98% |         113      0.02%    100.00% |          12      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total       646368                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples      4914398                      
system.ruby.ST.latency_hist_seqr::mean       6.686786                      
system.ruby.ST.latency_hist_seqr::gmean      1.579258                      
system.ruby.ST.latency_hist_seqr::stdev     33.275107                      
system.ruby.ST.latency_hist_seqr         |     4907577     99.86%     99.86% |        3819      0.08%     99.94% |        2546      0.05%     99.99% |         227      0.00%    100.00% |         183      0.00%    100.00% |          29      0.00%    100.00% |          12      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total       4914398                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples      4762955                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.681218                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.369971                      
system.ruby.ST.hit_latency_hist_seqr::stdev     1.256820                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |     3681418     77.29%     77.29% |           0      0.00%     77.29% |           0      0.00%     77.29% |     1081537     22.71%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total      4762955                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples       151443                      
system.ruby.ST.miss_latency_hist_seqr::mean   164.114294                      
system.ruby.ST.miss_latency_hist_seqr::gmean   138.119941                      
system.ruby.ST.miss_latency_hist_seqr::stdev   101.534142                      
system.ruby.ST.miss_latency_hist_seqr    |      144622     95.50%     95.50% |        3819      2.52%     98.02% |        2546      1.68%     99.70% |         227      0.15%     99.85% |         183      0.12%     99.97% |          29      0.02%     99.99% |          12      0.01%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       151443                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples     61108854                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.854449                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.439235                      
system.ruby.IFETCH.latency_hist_seqr::stdev     4.091046                      
system.ruby.IFETCH.latency_hist_seqr     |    61087674     99.97%     99.97% |       20231      0.03%    100.00% |         498      0.00%    100.00% |         118      0.00%    100.00% |         161      0.00%    100.00% |         158      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           5      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total     61108854                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples     61081773                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.783644                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.436372                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     1.317890                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |    45126323     73.88%     73.88% |           0      0.00%     73.88% |           0      0.00%     73.88% |    15955450     26.12%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total     61081773                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples        27081                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   161.557993                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   128.573751                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    91.284875                      
system.ruby.IFETCH.miss_latency_hist_seqr |        5901     21.79%     21.79% |       20231     74.71%     96.50% |         498      1.84%     98.33% |         118      0.44%     98.77% |         161      0.59%     99.36% |         158      0.58%     99.95% |           8      0.03%     99.98% |           0      0.00%     99.98% |           1      0.00%     99.98% |           5      0.02%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total        27081                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples       735018                      
system.ruby.RMW_Read.latency_hist_seqr::mean     1.540138                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.064266                      
system.ruby.RMW_Read.latency_hist_seqr::stdev     9.617673                      
system.ruby.RMW_Read.latency_hist_seqr   |      733440     99.79%     99.79% |        1486      0.20%     99.99% |          60      0.01%    100.00% |          10      0.00%    100.00% |          12      0.00%    100.00% |           9      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       735018                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       733125                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.107466                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.050914                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     0.557539                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |      706863     96.42%     96.42% |           0      0.00%     96.42% |           0      0.00%     96.42% |       26262      3.58%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       733125                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples         1893                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   169.106181                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean   141.472373                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    87.456699                      
system.ruby.RMW_Read.miss_latency_hist_seqr |         315     16.64%     16.64% |        1486     78.50%     95.14% |          60      3.17%     98.31% |          10      0.53%     98.84% |          12      0.63%     99.47% |           9      0.48%     99.95% |           0      0.00%     99.95% |           0      0.00%     99.95% |           0      0.00%     99.95% |           1      0.05%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total         1893                      
system.ruby.Directory_Controller.Fetch   |      155002     25.02%     25.02% |      154661     24.97%     49.99% |      154860     25.00%     75.00% |      154876     25.00%    100.00%
system.ruby.Directory_Controller.Fetch::total       619399                      
system.ruby.Directory_Controller.Data    |       14936     25.02%     25.02% |       14894     24.95%     49.97% |       14951     25.04%     75.01% |       14920     24.99%    100.00%
system.ruby.Directory_Controller.Data::total        59701                      
system.ruby.Directory_Controller.Memory_Data |      155002     25.02%     25.02% |      154661     24.97%     49.99% |      154860     25.00%     75.00% |      154876     25.00%    100.00%
system.ruby.Directory_Controller.Memory_Data::total       619399                      
system.ruby.Directory_Controller.Memory_Ack |       14936     25.02%     25.02% |       14894     24.95%     49.97% |       14951     25.04%     75.01% |       14920     24.99%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total        59701                      
system.ruby.Directory_Controller.CleanReplacement |       13559     25.22%     25.22% |       13297     24.73%     49.95% |       13444     25.00%     74.95% |       13471     25.05%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total        53771                      
system.ruby.Directory_Controller.I.Fetch |      155002     25.02%     25.02% |      154661     24.97%     49.99% |      154860     25.00%     75.00% |      154876     25.00%    100.00%
system.ruby.Directory_Controller.I.Fetch::total       619399                      
system.ruby.Directory_Controller.M.Data  |       14936     25.02%     25.02% |       14894     24.95%     49.97% |       14951     25.04%     75.01% |       14920     24.99%    100.00%
system.ruby.Directory_Controller.M.Data::total        59701                      
system.ruby.Directory_Controller.M.CleanReplacement |       13559     25.22%     25.22% |       13297     24.73%     49.95% |       13444     25.00%     74.95% |       13471     25.05%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total        53771                      
system.ruby.Directory_Controller.IM.Memory_Data |      155002     25.02%     25.02% |      154661     24.97%     49.99% |      154860     25.00%     75.00% |      154876     25.00%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total       619399                      
system.ruby.Directory_Controller.MI.Memory_Ack |       14936     25.02%     25.02% |       14894     24.95%     49.97% |       14951     25.04%     75.01% |       14920     24.99%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total        59701                      
system.ruby.L1Cache_Controller.Load      |      723123      6.24%      6.24% |      839350      7.24%     13.48% |      785599      6.78%     20.26% |      782995      6.76%     27.02% |      659164      5.69%     32.71% |        4200      0.04%     32.75% |        4200      0.04%     32.78% |      990104      8.54%     41.33% |      838993      7.24%     48.57% |      615030      5.31%     53.87% |     1112524      9.60%     63.48% |      659419      5.69%     69.17% |     1031435      8.90%     78.07% |      908898      7.84%     85.91% |      908897      7.84%     93.76% |      723567      6.24%    100.00%
system.ruby.L1Cache_Controller.Load::total     11587498                      
system.ruby.L1Cache_Controller.Ifetch    |     4014204      6.57%      6.57% |     4411536      7.22%     13.79% |     4229836      6.92%     20.71% |     4220212      6.91%     27.62% |     3792528      6.21%     33.82% |           0      0.00%     33.82% |           0      0.00%     33.82% |     4897527      8.01%     41.84% |     4408978      7.21%     49.05% |     3583026      5.86%     54.91% |     5326035      8.72%     63.63% |     3793815      6.21%     69.84% |     5090745      8.33%     78.17% |     4661956      7.63%     85.80% |     4662151      7.63%     93.43% |     4016319      6.57%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total     61108868                      
system.ruby.L1Cache_Controller.Store     |      353746      6.26%      6.26% |      409711      7.25%     13.51% |      384261      6.80%     20.32% |      382830      6.78%     27.09% |      322204      5.70%     32.80% |        4200      0.07%     32.87% |        4200      0.07%     32.94% |      476706      8.44%     41.38% |      409294      7.24%     48.63% |      289039      5.12%     53.74% |      537910      9.52%     63.26% |      322354      5.71%     68.97% |      507150      8.98%     77.95% |      445875      7.89%     85.84% |      445917      7.89%     93.73% |      354019      6.27%    100.00%
system.ruby.L1Cache_Controller.Store::total      5649416                      
system.ruby.L1Cache_Controller.Inv       |         458      4.29%      4.29% |         447      4.19%      8.49% |         697      6.54%     15.02% |         363      3.40%     18.42% |         659      6.18%     24.60% |         190      1.78%     26.39% |         228      2.14%     28.52% |         868      8.14%     36.66% |         590      5.53%     42.19% |        1390     13.03%     55.23% |         866      8.12%     63.35% |         784      7.35%     70.70% |         854      8.01%     78.71% |         864      8.10%     86.81% |         784      7.35%     94.16% |         623      5.84%    100.00%
system.ruby.L1Cache_Controller.Inv::total        10665                      
system.ruby.L1Cache_Controller.L1_Replacement |       41368      5.15%      5.15% |       59189      7.37%     12.52% |       51445      6.41%     18.93% |       50219      6.25%     25.18% |       30099      3.75%     28.93% |           0      0.00%     28.93% |           0      0.00%     28.93% |       82171     10.23%     39.16% |       59102      7.36%     46.52% |       19444      2.42%     48.94% |      102350     12.74%     61.68% |       30138      3.75%     65.44% |       92908     11.57%     77.01% |       71971      8.96%     85.97% |       71166      8.86%     94.83% |       41522      5.17%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total       803092                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     20.00%     20.00% |           4     80.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total            5                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          52      2.94%      2.94% |          52      2.94%      5.88% |          52      2.94%      8.82% |          44      2.49%     11.31% |          52      2.94%     14.25% |         525     29.69%     43.95% |         525     29.69%     73.64% |          52      2.94%     76.58% |          52      2.94%     79.52% |          52      2.94%     82.47% |          52      2.94%     85.41% |          52      2.94%     88.35% |          50      2.83%     91.18% |          52      2.94%     94.12% |          52      2.94%     97.06% |          52      2.94%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total         1768                      
system.ruby.L1Cache_Controller.Data      |          26      7.41%      7.41% |          26      7.41%     14.81% |          25      7.12%     21.94% |          22      6.27%     28.21% |          25      7.12%     35.33% |           0      0.00%     35.33% |           0      0.00%     35.33% |          22      6.27%     41.60% |          26      7.41%     49.00% |          26      7.41%     56.41% |          26      7.41%     63.82% |          25      7.12%     70.94% |          25      7.12%     78.06% |          26      7.41%     85.47% |          26      7.41%     92.88% |          25      7.12%    100.00%
system.ruby.L1Cache_Controller.Data::total          351                      
system.ruby.L1Cache_Controller.Data_Exclusive |       26812      4.16%      4.16% |       47596      7.38%     11.54% |       37638      5.84%     17.38% |       37321      5.79%     23.17% |       15931      2.47%     25.65% |           2      0.00%     25.65% |           8      0.00%     25.65% |       78471     12.17%     37.82% |       47734      7.41%     45.23% |       15884      2.46%     47.69% |       98721     15.32%     63.01% |       15859      2.46%     65.47% |       79323     12.31%     77.78% |       58253      9.04%     86.81% |       58132      9.02%     95.83% |       26860      4.17%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total       644545                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          75      4.24%      4.24% |          75      4.24%      8.48% |          75      4.24%     12.73% |          75      4.24%     16.97% |          75      4.24%     21.21% |         362     20.48%     41.69% |         356     20.14%     61.82% |          75      4.24%     66.06% |          75      4.24%     70.31% |          75      4.24%     74.55% |          75      4.24%     78.79% |          75      4.24%     83.03% |          75      4.24%     87.27% |          75      4.24%     91.52% |          75      4.24%     95.76% |          75      4.24%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total         1768                      
system.ruby.L1Cache_Controller.Data_all_Acks |       15995      8.92%      8.92% |       13055      7.28%     16.19% |       15269      8.51%     24.70% |       14343      7.99%     32.70% |       15609      8.70%     41.40% |         175      0.10%     41.50% |         175      0.10%     41.59% |        5206      2.90%     44.49% |       12828      7.15%     51.65% |        4994      2.78%     54.43% |        5129      2.86%     57.29% |       15720      8.76%     66.05% |       15085      8.41%     74.46% |       15201      8.47%     82.93% |       14518      8.09%     91.02% |       16105      8.98%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total       179407                      
system.ruby.L1Cache_Controller.Ack       |           1      0.14%      0.14% |           1      0.14%      0.28% |           2      0.28%      0.55% |           1      0.14%      0.69% |           2      0.28%      0.97% |         350     48.48%     49.45% |         350     48.48%     97.92% |           5      0.69%     98.61% |           1      0.14%     98.75% |           1      0.14%     98.89% |           1      0.14%     99.03% |           2      0.28%     99.31% |           1      0.14%     99.45% |           1      0.14%     99.58% |           1      0.14%     99.72% |           2      0.28%    100.00%
system.ruby.L1Cache_Controller.Ack::total          722                      
system.ruby.L1Cache_Controller.Ack_all   |          27      2.54%      2.54% |          27      2.54%      5.07% |          26      2.44%      7.51% |          23      2.16%      9.67% |          26      2.44%     12.11% |         350     32.86%     44.98% |         350     32.86%     77.84% |          23      2.16%     80.00% |          27      2.54%     82.54% |          27      2.54%     85.07% |          27      2.54%     87.61% |          26      2.44%     90.05% |          26      2.44%     92.49% |          27      2.54%     95.02% |          27      2.54%     97.56% |          26      2.44%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total         1065                      
system.ruby.L1Cache_Controller.WB_Ack    |       39266      5.02%      5.02% |       57893      7.41%     12.43% |       49346      6.31%     18.74% |       48943      6.26%     25.00% |       28818      3.69%     28.69% |           0      0.00%     28.69% |           0      0.00%     28.69% |       80878     10.35%     39.03% |       57824      7.40%     46.43% |       18169      2.32%     48.75% |      101074     12.93%     61.68% |       28819      3.69%     65.37% |       91610     11.72%     77.08% |       69864      8.94%     86.02% |       69881      8.94%     94.96% |       39409      5.04%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total       781794                      
system.ruby.L1Cache_Controller.NP.Load   |       26890      4.16%      4.16% |       47674      7.38%     11.54% |       37715      5.84%     17.38% |       37399      5.79%     23.17% |       16009      2.48%     25.65% |         182      0.03%     25.68% |         182      0.03%     25.70% |       78548     12.16%     37.86% |       47812      7.40%     45.26% |       15962      2.47%     47.74% |       98799     15.29%     63.03% |       15937      2.47%     65.50% |       79416     12.29%     77.79% |       58330      9.03%     86.82% |       58210      9.01%     95.83% |       26938      4.17%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total       646003                      
system.ruby.L1Cache_Controller.NP.Ifetch |        2484      9.31%      9.31% |        1679      6.29%     15.61% |        2483      9.31%     24.92% |        1667      6.25%     31.17% |        1661      6.23%     37.40% |           0      0.00%     37.40% |           0      0.00%     37.40% |        1682      6.31%     43.70% |        1661      6.23%     49.93% |        1665      6.24%     56.17% |        1667      6.25%     62.42% |        1702      6.38%     68.80% |        1667      6.25%     75.05% |        2490      9.34%     84.39% |        1668      6.25%     90.64% |        2496      9.36%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total        26672                      
system.ruby.L1Cache_Controller.NP.Store  |       13529      8.86%      8.86% |       11371      7.45%     16.31% |       12783      8.38%     24.69% |       12688      8.31%     33.00% |       13961      9.15%     42.15% |         175      0.11%     42.27% |         175      0.11%     42.38% |        3476      2.28%     44.66% |       11164      7.31%     51.97% |        3352      2.20%     54.17% |        3420      2.24%     56.41% |       14034      9.20%     65.61% |       13361      8.75%     74.36% |       12686      8.31%     82.67% |       12824      8.40%     91.07% |       13623      8.93%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total       152622                      
system.ruby.L1Cache_Controller.NP.Inv    |         314      4.25%      4.25% |         323      4.37%      8.62% |         543      7.35%     15.97% |         273      3.69%     19.66% |         438      5.93%     25.59% |           0      0.00%     25.59% |           0      0.00%     25.59% |         595      8.05%     33.64% |         438      5.93%     39.56% |         803     10.86%     50.43% |         627      8.48%     58.91% |         619      8.38%     67.28% |         629      8.51%     75.79% |         668      9.04%     84.83% |         588      7.96%     92.79% |         533      7.21%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total         7391                      
system.ruby.L1Cache_Controller.I.Load    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         182     49.86%     49.86% |         182     49.86%     99.73% |           0      0.00%     99.73% |           0      0.00%     99.73% |           0      0.00%     99.73% |           0      0.00%     99.73% |           0      0.00%     99.73% |           1      0.27%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total          365                      
system.ruby.L1Cache_Controller.I.Ifetch  |           5      1.22%      1.22% |          28      6.85%      8.07% |          26      6.36%     14.43% |           7      1.71%     16.14% |           9      2.20%     18.34% |           0      0.00%     18.34% |           0      0.00%     18.34% |          68     16.63%     34.96% |          26      6.36%     41.32% |           0      0.00%     41.32% |          65     15.89%     57.21% |           6      1.47%     58.68% |          63     15.40%     74.08% |          49     11.98%     86.06% |          49     11.98%     98.04% |           8      1.96%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total          409                      
system.ruby.L1Cache_Controller.I.L1_Replacement |           9      2.13%      2.13% |          30      7.09%      9.22% |          20      4.73%     13.95% |          18      4.26%     18.20% |           5      1.18%     19.39% |           0      0.00%     19.39% |           0      0.00%     19.39% |          75     17.73%     37.12% |          31      7.33%     44.44% |           0      0.00%     44.44% |          68     16.08%     60.52% |           8      1.89%     62.41% |          60     14.18%     76.60% |          53     12.53%     89.13% |          36      8.51%     97.64% |          10      2.36%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          423                      
system.ruby.L1Cache_Controller.S.Load    |         522      3.51%      3.51% |         522      3.51%      7.02% |         521      3.50%     10.52% |         522      3.51%     14.03% |         522      3.51%     17.54% |        3826     25.72%     43.27% |        3760     25.28%     68.55% |         521      3.50%     72.05% |         522      3.51%     75.56% |         522      3.51%     79.07% |         522      3.51%     82.58% |         522      3.51%     86.09% |         504      3.39%     89.48% |         521      3.50%     92.98% |         522      3.51%     96.49% |         522      3.51%    100.00%
system.ruby.L1Cache_Controller.S.Load::total        14873                      
system.ruby.L1Cache_Controller.S.Ifetch  |     4011714      6.57%      6.57% |     4409828      7.22%     13.79% |     4227326      6.92%     20.71% |     4218537      6.91%     27.61% |     3790857      6.21%     33.82% |           0      0.00%     33.82% |           0      0.00%     33.82% |     4895776      8.02%     41.84% |     4407290      7.22%     49.05% |     3581360      5.86%     54.91% |     5324302      8.72%     63.63% |     3792106      6.21%     69.84% |     5089014      8.33%     78.17% |     4659416      7.63%     85.80% |     4660433      7.63%     93.43% |     4013814      6.57%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total     61081773                      
system.ruby.L1Cache_Controller.S.Store   |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           1      0.14%      0.70% |         350     49.02%     49.72% |         350     49.02%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.S.Store::total          714                      
system.ruby.L1Cache_Controller.S.Inv     |          99      3.53%      3.53% |         124      4.43%      7.96% |         154      5.50%     13.45% |          85      3.03%     16.49% |         145      5.17%     21.66% |         190      6.78%     28.44% |         228      8.14%     36.58% |         273      9.74%     46.32% |         152      5.42%     51.75% |         273      9.74%     61.49% |         239      8.53%     70.02% |         135      4.82%     74.84% |         224      7.99%     82.83% |         196      7.00%     89.83% |         196      7.00%     96.82% |          89      3.18%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total         2802                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        2093     10.03%     10.03% |        1266      6.06%     16.09% |        2079      9.96%     26.05% |        1258      6.03%     32.08% |        1276      6.11%     38.19% |           0      0.00%     38.19% |           0      0.00%     38.19% |        1218      5.83%     44.02% |        1247      5.97%     50.00% |        1275      6.11%     56.11% |        1208      5.79%     61.89% |        1311      6.28%     68.17% |        1238      5.93%     74.10% |        2054      9.84%     83.94% |        1249      5.98%     89.93% |        2103     10.07%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total        20875                      
system.ruby.L1Cache_Controller.E.Load    |      276800      7.20%      7.20% |      276345      7.19%     14.40% |      273176      7.11%     21.51% |      273134      7.11%     28.62% |      270633      7.04%     35.66% |          10      0.00%     35.66% |          76      0.00%     35.66% |      288837      7.52%     43.18% |      282787      7.36%     50.54% |      283710      7.38%     57.93% |      272168      7.08%     65.01% |      271899      7.08%     72.09% |      270384      7.04%     79.13% |      258705      6.73%     85.86% |      268775      7.00%     92.86% |      274489      7.14%    100.00%
system.ruby.L1Cache_Controller.E.Load::total      3841928                      
system.ruby.L1Cache_Controller.E.Store   |       15274      3.17%      3.17% |       36026      7.48%     10.65% |       26150      5.43%     16.07% |       25793      5.35%     21.42% |        4335      0.90%     22.32% |           0      0.00%     22.32% |           0      0.00%     22.32% |       66758     13.85%     36.18% |       36158      7.50%     43.68% |        4375      0.91%     44.59% |       87040     18.06%     62.65% |        4324      0.90%     63.55% |       67152     13.94%     77.48% |       46627      9.68%     87.16% |       46601      9.67%     96.83% |       15277      3.17%    100.00%
system.ruby.L1Cache_Controller.E.Store::total       481890                      
system.ruby.L1Cache_Controller.E.Inv     |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4      4.60%      4.60% |           0      0.00%      4.60% |           0      0.00%      4.60% |           0      0.00%      4.60% |           0      0.00%      4.60% |          79     90.80%     95.40% |           0      0.00%     95.40% |           4      4.60%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Inv::total           87                      
system.ruby.L1Cache_Controller.E.L1_Replacement |       11348      7.09%      7.09% |       11383      7.11%     14.21% |       11299      7.06%     21.27% |       11339      7.09%     28.35% |       11410      7.13%     35.48% |           0      0.00%     35.48% |           0      0.00%     35.48% |       11525      7.20%     42.69% |       11387      7.12%     49.80% |       11322      7.08%     56.88% |       11494      7.18%     64.06% |       11349      7.09%     71.15% |       11982      7.49%     78.64% |       11436      7.15%     85.79% |       11346      7.09%     92.88% |       11397      7.12%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total       160017                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     20.00%     20.00% |           4     80.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total            5                      
system.ruby.L1Cache_Controller.M.Load    |      418911      5.91%      5.91% |      514809      7.27%     13.18% |      474187      6.69%     19.87% |      471940      6.66%     26.54% |      372000      5.25%     31.79% |           0      0.00%     31.79% |           0      0.00%     31.79% |      622198      8.78%     40.57% |      507872      7.17%     47.74% |      314836      4.44%     52.18% |      741035     10.46%     62.64% |      371061      5.24%     67.88% |      681130      9.61%     77.49% |      591342      8.35%     85.84% |      581390      8.21%     94.05% |      421618      5.95%    100.00%
system.ruby.L1Cache_Controller.M.Load::total      7084329                      
system.ruby.L1Cache_Controller.M.Store   |      324942      6.48%      6.48% |      362313      7.23%     13.71% |      345327      6.89%     20.59% |      344348      6.87%     27.46% |      303907      6.06%     33.52% |        3675      0.07%     33.59% |        3675      0.07%     33.67% |      406471      8.11%     41.77% |      361971      7.22%     48.99% |      281311      5.61%     54.60% |      447449      8.92%     63.53% |      303995      6.06%     69.59% |      426636      8.51%     78.10% |      386561      7.71%     85.81% |      386491      7.71%     93.52% |      325118      6.48%    100.00%
system.ruby.L1Cache_Controller.M.Store::total      5014190                      
system.ruby.L1Cache_Controller.M.Inv     |          45     11.69%     11.69% |           0      0.00%     11.69% |           0      0.00%     11.69% |           5      1.30%     12.99% |          72     18.70%     31.69% |           0      0.00%     31.69% |           0      0.00%     31.69% |           0      0.00%     31.69% |           0      0.00%     31.69% |         235     61.04%     92.73% |           0      0.00%     92.73% |          26      6.75%     99.48% |           1      0.26%     99.74% |           0      0.00%     99.74% |           0      0.00%     99.74% |           1      0.26%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total          385                      
system.ruby.L1Cache_Controller.M.L1_Replacement |       27918      4.49%      4.49% |       46510      7.48%     11.97% |       38047      6.12%     18.09% |       37604      6.05%     24.14% |       17408      2.80%     26.94% |           0      0.00%     26.94% |           0      0.00%     26.94% |       69353     11.15%     38.09% |       46437      7.47%     45.56% |        6847      1.10%     46.66% |       89580     14.41%     61.07% |       17470      2.81%     63.88% |       79628     12.81%     76.68% |       58428      9.40%     86.08% |       58535      9.41%     95.49% |       28012      4.51%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total       621777                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          52      2.94%      2.94% |          52      2.94%      5.88% |          52      2.94%      8.82% |          44      2.49%     11.31% |          52      2.94%     14.25% |         525     29.69%     43.95% |         525     29.69%     73.64% |          52      2.94%     76.58% |          52      2.94%     79.52% |          52      2.94%     82.47% |          52      2.94%     85.41% |          52      2.94%     88.35% |          50      2.83%     91.18% |          52      2.94%     94.12% |          52      2.94%     97.06% |          52      2.94%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total         1768                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |       26812      4.16%      4.16% |       47596      7.38%     11.54% |       37638      5.84%     17.38% |       37321      5.79%     23.17% |       15931      2.47%     25.65% |           2      0.00%     25.65% |           8      0.00%     25.65% |       78471     12.17%     37.82% |       47734      7.41%     45.23% |       15884      2.46%     47.69% |       98721     15.32%     63.01% |       15859      2.46%     65.47% |       79323     12.31%     77.78% |       58253      9.04%     86.81% |       58132      9.02%     95.83% |       26860      4.17%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total       644545                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          75      4.24%      4.24% |          75      4.24%      8.48% |          75      4.24%     12.73% |          75      4.24%     16.97% |          75      4.24%     21.21% |         362     20.48%     41.69% |         356     20.14%     61.82% |          75      4.24%     66.06% |          75      4.24%     70.31% |          75      4.24%     74.55% |          75      4.24%     78.79% |          75      4.24%     83.03% |          75      4.24%     87.27% |          75      4.24%     91.52% |          75      4.24%     95.76% |          75      4.24%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total         1768                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        2492      9.18%      9.18% |        1710      6.30%     15.48% |        2511      9.25%     24.74% |        1677      6.18%     30.92% |        1673      6.17%     37.08% |           0      0.00%     37.08% |           0      0.00%     37.08% |        1752      6.46%     43.54% |        1690      6.23%     49.77% |        1668      6.15%     55.91% |        1735      6.39%     62.31% |        1711      6.31%     68.61% |        1749      6.45%     75.06% |        2541      9.36%     84.42% |        1720      6.34%     90.76% |        2507      9.24%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total        27136                      
system.ruby.L1Cache_Controller.IM.Data   |          26      7.41%      7.41% |          26      7.41%     14.81% |          25      7.12%     21.94% |          22      6.27%     28.21% |          25      7.12%     35.33% |           0      0.00%     35.33% |           0      0.00%     35.33% |          22      6.27%     41.60% |          26      7.41%     49.00% |          26      7.41%     56.41% |          26      7.41%     63.82% |          25      7.12%     70.94% |          25      7.12%     78.06% |          26      7.41%     85.47% |          26      7.41%     92.88% |          25      7.12%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total          351                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |       13503      8.87%      8.87% |       11345      7.45%     16.32% |       12758      8.38%     24.70% |       12666      8.32%     33.01% |       13936      9.15%     42.17% |         175      0.11%     42.28% |         175      0.11%     42.40% |        3454      2.27%     44.67% |       11138      7.31%     51.98% |        3326      2.18%     54.16% |        3394      2.23%     56.39% |       14009      9.20%     65.59% |       13336      8.76%     74.35% |       12660      8.31%     82.67% |       12798      8.40%     91.07% |       13598      8.93%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total       152271                      
system.ruby.L1Cache_Controller.IM.Ack    |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     12.50%     12.50% |           0      0.00%     12.50% |           1     12.50%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           4     50.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     12.50%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           1     12.50%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total            8                      
system.ruby.L1Cache_Controller.SM.Ack    |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           1      0.14%      0.70% |         350     49.02%     49.72% |         350     49.02%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total          714                      
system.ruby.L1Cache_Controller.SM.Ack_all |          27      2.54%      2.54% |          27      2.54%      5.07% |          26      2.44%      7.51% |          23      2.16%      9.67% |          26      2.44%     12.11% |         350     32.86%     44.98% |         350     32.86%     77.84% |          23      2.16%     80.00% |          27      2.54%     82.54% |          27      2.54%     85.07% |          27      2.54%     87.61% |          26      2.44%     90.05% |          26      2.44%     92.49% |          27      2.54%     95.02% |          27      2.54%     97.56% |          26      2.44%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total         1065                      
system.ruby.L1Cache_Controller.M_I.Ifetch |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           14                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |       39266      5.02%      5.02% |       57893      7.41%     12.43% |       49346      6.31%     18.74% |       48943      6.26%     25.00% |       28818      3.69%     28.69% |           0      0.00%     28.69% |           0      0.00%     28.69% |       80878     10.35%     39.03% |       57824      7.40%     46.43% |       18169      2.32%     48.75% |      101074     12.93%     61.68% |       28819      3.69%     65.37% |       91610     11.72%     77.08% |       69864      8.94%     86.02% |       69881      8.94%     94.96% |       39409      5.04%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total       781794                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |        1583      5.85%      5.85% |        1513      5.59%     11.43% |        1721      6.35%     17.79% |        1357      5.01%     22.80% |        1738      6.42%     29.21% |        1426      5.27%     34.48% |        1498      5.53%     40.01% |        1415      5.22%     45.24% |        1510      5.58%     50.81% |        1290      4.76%     55.58% |        1428      5.27%     60.85% |        1442      5.32%     66.17% |        1390      5.13%     71.31% |        1438      5.31%     76.62% |        4892     18.06%     94.68% |        1441      5.32%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total        27082                      
system.ruby.L2Cache_Controller.L1_GETS   |       40365      6.24%      6.24% |       40147      6.21%     12.46% |       39800      6.16%     18.61% |       40451      6.26%     24.87% |       39857      6.17%     31.04% |       39947      6.18%     37.22% |       40162      6.21%     43.43% |       40386      6.25%     49.68% |       40545      6.27%     55.95% |       40081      6.20%     62.15% |       40392      6.25%     68.40% |       41037      6.35%     74.75% |       41568      6.43%     81.18% |       41173      6.37%     87.55% |       40621      6.28%     93.84% |       39837      6.16%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total       646369                      
system.ruby.L2Cache_Controller.L1_GETX   |        9465      6.20%      6.20% |        9614      6.30%     12.50% |        9642      6.32%     18.82% |        9517      6.24%     25.05% |        9560      6.26%     31.32% |        9484      6.21%     37.53% |        9456      6.20%     43.73% |        9620      6.30%     50.03% |        9464      6.20%     56.23% |        9484      6.21%     62.45% |        9500      6.22%     68.67% |        9427      6.18%     74.85% |       10008      6.56%     81.40% |        9376      6.14%     87.55% |        9476      6.21%     93.76% |        9529      6.24%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total       152622                      
system.ruby.L2Cache_Controller.L1_UPGRADE |          28      3.92%      3.92% |          28      3.92%      7.84% |          42      5.88%     13.73% |          28      3.92%     17.65% |          28      3.92%     21.57% |          56      7.84%     29.41% |          56      7.84%     37.25% |          56      7.84%     45.10% |          56      7.84%     52.94% |          56      7.84%     60.78% |          56      7.84%     68.63% |          56      7.84%     76.47% |          56      7.84%     84.31% |          56      7.84%     92.16% |          28      3.92%     96.08% |          28      3.92%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total          714                      
system.ruby.L2Cache_Controller.L1_PUTX   |       48822      6.24%      6.24% |       48753      6.24%     12.48% |       48381      6.19%     18.67% |       48904      6.26%     24.92% |       48354      6.19%     31.11% |       48311      6.18%     37.29% |       48498      6.20%     43.49% |       48889      6.25%     49.75% |       48890      6.25%     56.00% |       48436      6.20%     62.20% |       48776      6.24%     68.43% |       49348      6.31%     74.75% |       50513      6.46%     81.21% |       49470      6.33%     87.54% |       49089      6.28%     93.81% |       48360      6.19%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total       781794                      
system.ruby.L2Cache_Controller.L2_Replacement |        3728      6.28%      6.28% |        3712      6.25%     12.54% |        3676      6.19%     18.73% |        3720      6.27%     25.00% |        3624      6.11%     31.10% |        3680      6.20%     37.30% |        3680      6.20%     43.50% |        3722      6.27%     49.78% |        3802      6.41%     56.18% |        3638      6.13%     62.31% |        3721      6.27%     68.58% |        3640      6.13%     74.71% |        3714      6.26%     80.97% |        3777      6.36%     87.33% |        3773      6.36%     93.69% |        3744      6.31%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total        59351                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |        3369      6.22%      6.22% |        3332      6.16%     12.38% |        3267      6.04%     18.42% |        3352      6.19%     24.61% |        3294      6.09%     30.70% |        3383      6.25%     36.95% |        3444      6.36%     43.31% |        3404      6.29%     49.60% |        3518      6.50%     56.10% |        3212      5.93%     62.04% |        3330      6.15%     68.19% |        3398      6.28%     74.47% |        3446      6.37%     80.84% |        3457      6.39%     87.22% |        3504      6.47%     93.70% |        3411      6.30%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total        54121                      
system.ruby.L2Cache_Controller.Mem_Data  |       38752      6.26%      6.26% |       38638      6.24%     12.49% |       38538      6.22%     18.72% |       38704      6.25%     24.96% |       38485      6.21%     31.18% |       38686      6.25%     37.42% |       38740      6.25%     43.68% |       38751      6.26%     49.93% |       38921      6.28%     56.22% |       38448      6.21%     62.43% |       38659      6.24%     68.67% |       38645      6.24%     74.91% |       38844      6.27%     81.18% |       38889      6.28%     87.46% |       38923      6.28%     93.74% |       38776      6.26%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total       619399                      
system.ruby.L2Cache_Controller.Mem_Ack   |        7097      6.25%      6.25% |        7044      6.21%     12.46% |        6943      6.12%     18.58% |        7072      6.23%     24.81% |        6918      6.10%     30.91% |        7063      6.22%     37.13% |        7124      6.28%     43.41% |        7126      6.28%     49.69% |        7320      6.45%     56.14% |        6850      6.04%     62.18% |        7051      6.21%     68.39% |        7038      6.20%     74.60% |        7160      6.31%     80.91% |        7234      6.38%     87.28% |        7277      6.41%     93.69% |        7155      6.31%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total       113472                      
system.ruby.L2Cache_Controller.WB_Data   |          85      3.95%      3.95% |          98      4.55%      8.50% |         121      5.62%     14.12% |         124      5.76%     19.88% |         121      5.62%     25.50% |         163      7.57%     33.07% |         168      7.80%     40.87% |         166      7.71%     48.58% |         159      7.39%     55.97% |         163      7.57%     63.54% |         165      7.66%     71.20% |         162      7.52%     78.73% |         128      5.95%     84.67% |         133      6.18%     90.85% |         101      4.69%     95.54% |          96      4.46%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total         2153                      
system.ruby.L2Cache_Controller.Ack       |           2      4.44%      4.44% |           1      2.22%      6.67% |           1      2.22%      8.89% |           3      6.67%     15.56% |           3      6.67%     22.22% |           4      8.89%     31.11% |           5     11.11%     42.22% |           4      8.89%     51.11% |           3      6.67%     57.78% |           2      4.44%     62.22% |           5     11.11%     73.33% |           3      6.67%     80.00% |           5     11.11%     91.11% |           2      4.44%     95.56% |           1      2.22%     97.78% |           1      2.22%    100.00%
system.ruby.L2Cache_Controller.Ack::total           45                      
system.ruby.L2Cache_Controller.Ack_all   |         562      6.13%      6.13% |         596      6.51%     12.64% |         609      6.65%     19.29% |         532      5.81%     25.09% |         583      6.36%     31.46% |         618      6.75%     38.20% |         605      6.60%     44.80% |         555      6.06%     50.86% |         626      6.83%     57.69% |         476      5.20%     62.89% |         497      5.42%     68.31% |         568      6.20%     74.51% |         581      6.34%     80.86% |         580      6.33%     87.19% |         637      6.95%     94.14% |         537      5.86%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total         9162                      
system.ruby.L2Cache_Controller.Unblock   |          70      3.96%      3.96% |          70      3.96%      7.92% |          98      5.54%     13.46% |          98      5.54%     19.00% |          98      5.54%     24.55% |         140      7.92%     32.47% |         140      7.92%     40.38% |         140      7.92%     48.30% |         138      7.81%     56.11% |         138      7.81%     63.91% |         138      7.81%     71.72% |         136      7.69%     79.41% |         112      6.33%     85.75% |         112      6.33%     92.08% |          70      3.96%     96.04% |          70      3.96%    100.00%
system.ruby.L2Cache_Controller.Unblock::total         1768                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |       49788      6.24%      6.24% |       49719      6.23%     12.47% |       49372      6.19%     18.66% |       49898      6.25%     24.91% |       49346      6.18%     31.10% |       49347      6.18%     37.28% |       49534      6.21%     43.49% |       49922      6.26%     49.75% |       49917      6.26%     56.00% |       49469      6.20%     62.20% |       49810      6.24%     68.45% |       50384      6.31%     74.76% |       51520      6.46%     81.22% |       50476      6.33%     87.54% |       50055      6.27%     93.82% |       49324      6.18%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total       797881                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |        1356      6.39%      6.39% |        1368      6.44%     12.83% |        1490      7.02%     19.85% |        1292      6.09%     25.94% |        1349      6.36%     32.30% |        1335      6.29%     38.58% |        1281      6.04%     44.62% |        1288      6.07%     50.69% |        1366      6.44%     57.12% |        1160      5.46%     62.59% |        1253      5.90%     68.49% |        1274      6.00%     74.49% |        1235      5.82%     80.31% |        1306      6.15%     86.46% |        1524      7.18%     93.64% |        1349      6.36%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total        21226                      
system.ruby.L2Cache_Controller.NP.L1_GETS |       29188      6.26%      6.26% |       28973      6.22%     12.48% |       28728      6.16%     18.64% |       29120      6.25%     24.89% |       28847      6.19%     31.08% |       29073      6.24%     37.32% |       29174      6.26%     43.57% |       29172      6.26%     49.83% |       29323      6.29%     56.12% |       29091      6.24%     62.37% |       29162      6.26%     68.62% |       29158      6.26%     74.88% |       29406      6.31%     81.19% |       29338      6.29%     87.48% |       29156      6.26%     93.74% |       29197      6.26%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total       466106                      
system.ruby.L2Cache_Controller.NP.L1_GETX |        8208      6.22%      6.22% |        8297      6.28%     12.50% |        8320      6.30%     18.80% |        8292      6.28%     25.08% |        8289      6.28%     31.35% |        8278      6.27%     37.62% |        8285      6.27%     43.89% |        8291      6.28%     50.17% |        8232      6.23%     56.40% |        8197      6.21%     62.61% |        8244      6.24%     68.85% |        8213      6.22%     75.07% |        8203      6.21%     81.28% |        8245      6.24%     87.53% |        8243      6.24%     93.77% |        8230      6.23%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total       132067                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         213      3.67%      3.67% |         145      2.50%      6.17% |         230      3.97%     10.14% |          65      1.12%     11.26% |         389      6.71%     17.97% |          91      1.57%     19.54% |         217      3.74%     23.28% |         127      2.19%     25.47% |         130      2.24%     27.71% |         116      2.00%     29.71% |         175      3.02%     32.73% |         168      2.90%     35.63% |         155      2.67%     38.30% |         132      2.28%     40.58% |        3354     57.84%     98.41% |          92      1.59%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         5799                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |          14     25.45%     25.45% |           0      0.00%     25.45% |           0      0.00%     25.45% |           0      0.00%     25.45% |           0      0.00%     25.45% |           0      0.00%     25.45% |          10     18.18%     43.64% |          14     25.45%     69.09% |           0      0.00%     69.09% |           0      0.00%     69.09% |           0      0.00%     69.09% |          17     30.91%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           55                      
system.ruby.L2Cache_Controller.SS.L1_GETX |          14      3.90%      3.90% |          14      3.90%      7.80% |          28      7.80%     15.60% |          28      7.80%     23.40% |          28      7.80%     31.20% |          28      7.80%     39.00% |          28      7.80%     46.80% |          28      7.80%     54.60% |          27      7.52%     62.12% |          27      7.52%     69.64% |          27      7.52%     77.16% |          26      7.24%     84.40% |          14      3.90%     88.30% |          14      3.90%     92.20% |          14      3.90%     96.10% |          14      3.90%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total          359                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |          28      3.92%      3.92% |          28      3.92%      7.84% |          42      5.88%     13.73% |          28      3.92%     17.65% |          28      3.92%     21.57% |          56      7.84%     29.41% |          56      7.84%     37.25% |          56      7.84%     45.10% |          56      7.84%     52.94% |          56      7.84%     60.78% |          56      7.84%     68.63% |          56      7.84%     76.47% |          56      7.84%     84.31% |          56      7.84%     92.16% |          28      3.92%     96.08% |          28      3.92%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total          714                      
system.ruby.L2Cache_Controller.SS.L2_Replacement |           2      4.44%      4.44% |           1      2.22%      6.67% |           1      2.22%      8.89% |           3      6.67%     15.56% |           3      6.67%     22.22% |           4      8.89%     31.11% |           5     11.11%     42.22% |           4      8.89%     51.11% |           3      6.67%     57.78% |           2      4.44%     62.22% |           5     11.11%     73.33% |           3      6.67%     80.00% |           5     11.11%     91.11% |           2      4.44%     95.56% |           1      2.22%     97.78% |           1      2.22%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement::total           45                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |         555      6.15%      6.15% |         589      6.52%     12.67% |         601      6.66%     19.32% |         524      5.80%     25.13% |         573      6.35%     31.47% |         610      6.76%     38.23% |         593      6.57%     44.80% |         544      6.02%     50.82% |         615      6.81%     57.63% |         471      5.22%     62.85% |         484      5.36%     68.21% |         560      6.20%     74.41% |         569      6.30%     80.71% |         574      6.36%     87.07% |         632      7.00%     94.06% |         536      5.94%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total         9030                      
system.ruby.L2Cache_Controller.M.L1_GET_INSTR |          14     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |          14     25.00%     50.00% |          14     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |          14     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR::total           56                      
system.ruby.L2Cache_Controller.M.L1_GETS |       11107      6.22%      6.22% |       11104      6.22%     12.45% |       10960      6.14%     18.59% |       11233      6.30%     24.88% |       10911      6.11%     31.00% |       10734      6.02%     37.01% |       10848      6.08%     43.09% |       11074      6.21%     49.30% |       11074      6.21%     55.51% |       10838      6.07%     61.58% |       11092      6.22%     67.80% |       11743      6.58%     74.38% |       12050      6.75%     81.13% |       11706      6.56%     87.69% |       11395      6.39%     94.08% |       10570      5.92%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total       178439                      
system.ruby.L2Cache_Controller.M.L1_GETX |        1243      6.16%      6.16% |        1303      6.45%     12.61% |        1294      6.41%     19.02% |        1197      5.93%     24.95% |        1243      6.16%     31.10% |        1178      5.83%     36.94% |        1143      5.66%     42.60% |        1301      6.44%     49.04% |        1204      5.96%     55.00% |        1259      6.24%     61.24% |        1228      6.08%     67.32% |        1186      5.87%     73.20% |        1791      8.87%     82.07% |        1117      5.53%     87.60% |        1219      6.04%     93.64% |        1285      6.36%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total        20191                      
system.ruby.L2Cache_Controller.M.L2_Replacement |        3720      6.28%      6.28% |        3701      6.25%     12.53% |        3665      6.19%     18.72% |        3709      6.26%     24.99% |        3614      6.10%     31.09% |        3672      6.20%     37.29% |        3667      6.19%     43.48% |        3711      6.27%     49.75% |        3792      6.40%     56.16% |        3633      6.14%     62.29% |        3710      6.27%     68.56% |        3632      6.13%     74.69% |        3704      6.26%     80.95% |        3773      6.37%     87.32% |        3767      6.36%     93.68% |        3742      6.32%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total        59212                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |        2800      6.26%      6.26% |        2719      6.08%     12.34% |        2646      5.92%     18.26% |        2805      6.27%     24.53% |        2698      6.03%     30.57% |        2750      6.15%     36.72% |        2824      6.32%     43.03% |        2834      6.34%     49.37% |        2881      6.44%     55.82% |        2716      6.07%     61.89% |        2817      6.30%     68.19% |        2812      6.29%     74.48% |        2859      6.39%     80.87% |        2860      6.40%     87.27% |        2842      6.36%     93.63% |        2850      6.37%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total        44713                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          70      3.96%      3.96% |          70      3.96%      7.92% |          98      5.54%     13.46% |          98      5.54%     19.00% |          98      5.54%     24.55% |         140      7.92%     32.47% |         140      7.92%     40.38% |         140      7.92%     48.30% |         138      7.81%     56.11% |         138      7.81%     63.91% |         138      7.81%     71.72% |         136      7.69%     79.41% |         112      6.33%     85.75% |         112      6.33%     92.08% |          70      3.96%     96.04% |          70      3.96%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total         1768                      
system.ruby.L2Cache_Controller.MT.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     20.00%     20.00% |           1     20.00%     40.00% |           1     20.00%     60.00% |           2     40.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total            5                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |       48822      6.24%      6.24% |       48753      6.24%     12.48% |       48381      6.19%     18.67% |       48904      6.26%     24.92% |       48354      6.19%     31.11% |       48311      6.18%     37.29% |       48498      6.20%     43.49% |       48889      6.25%     49.75% |       48890      6.25%     56.00% |       48436      6.20%     62.20% |       48776      6.24%     68.43% |       49348      6.31%     74.75% |       50513      6.46%     81.21% |       49470      6.33%     87.54% |       49089      6.28%     93.81% |       48360      6.19%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total       781794                      
system.ruby.L2Cache_Controller.MT.L2_Replacement |           6      6.38%      6.38% |          10     10.64%     17.02% |          10     10.64%     27.66% |           8      8.51%     36.17% |           7      7.45%     43.62% |           4      4.26%     47.87% |           8      8.51%     56.38% |           7      7.45%     63.83% |           7      7.45%     71.28% |           3      3.19%     74.47% |           6      6.38%     80.85% |           5      5.32%     86.17% |           5      5.32%     91.49% |           2      2.13%     93.62% |           5      5.32%     98.94% |           1      1.06%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement::total           94                      
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean |          14      3.70%      3.70% |          24      6.35%     10.05% |          20      5.29%     15.34% |          23      6.08%     21.43% |          23      6.08%     27.51% |          23      6.08%     33.60% |          27      7.14%     40.74% |          26      6.88%     47.62% |          22      5.82%     53.44% |          25      6.61%     60.05% |          29      7.67%     67.72% |          26      6.88%     74.60% |          18      4.76%     79.37% |          23      6.08%     85.45% |          30      7.94%     93.39% |          25      6.61%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean::total          378                      
system.ruby.L2Cache_Controller.M_I.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |        7097      6.25%      6.25% |        7044      6.21%     12.46% |        6943      6.12%     18.58% |        7072      6.23%     24.81% |        6918      6.10%     30.91% |        7063      6.22%     37.13% |        7124      6.28%     43.41% |        7126      6.28%     49.69% |        7320      6.45%     56.14% |        6850      6.04%     62.18% |        7051      6.21%     68.39% |        7038      6.20%     74.60% |        7160      6.31%     80.91% |        7234      6.38%     87.28% |        7277      6.41%     93.69% |        7155      6.31%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total       113472                      
system.ruby.L2Cache_Controller.MT_I.WB_Data |           2      5.71%      5.71% |           6     17.14%     22.86% |           4     11.43%     34.29% |           4     11.43%     45.71% |           3      8.57%     54.29% |           2      5.71%     60.00% |           2      5.71%     65.71% |           2      5.71%     71.43% |           1      2.86%     74.29% |           2      5.71%     80.00% |           0      0.00%     80.00% |           3      8.57%     88.57% |           1      2.86%     91.43% |           0      0.00%     91.43% |           2      5.71%     97.14% |           1      2.86%    100.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data::total           35                      
system.ruby.L2Cache_Controller.MT_I.Ack_all |           4      6.78%      6.78% |           4      6.78%     13.56% |           6     10.17%     23.73% |           4      6.78%     30.51% |           4      6.78%     37.29% |           2      3.39%     40.68% |           6     10.17%     50.85% |           5      8.47%     59.32% |           6     10.17%     69.49% |           1      1.69%     71.19% |           6     10.17%     81.36% |           2      3.39%     84.75% |           4      6.78%     91.53% |           2      3.39%     94.92% |           3      5.08%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_I.Ack_all::total           59                      
system.ruby.L2Cache_Controller.MCT_I.WB_Data |          13      3.71%      3.71% |          22      6.29%     10.00% |          19      5.43%     15.43% |          22      6.29%     21.71% |          20      5.71%     27.43% |          21      6.00%     33.43% |          26      7.43%     40.86% |          24      6.86%     47.71% |          20      5.71%     53.43% |          23      6.57%     60.00% |          27      7.71%     67.71% |          23      6.57%     74.29% |          15      4.29%     78.57% |          21      6.00%     84.57% |          29      8.29%     92.86% |          25      7.14%    100.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data::total          350                      
system.ruby.L2Cache_Controller.MCT_I.Ack_all |           1      3.57%      3.57% |           2      7.14%     10.71% |           1      3.57%     14.29% |           1      3.57%     17.86% |           3     10.71%     28.57% |           2      7.14%     35.71% |           1      3.57%     39.29% |           2      7.14%     46.43% |           2      7.14%     53.57% |           2      7.14%     60.71% |           2      7.14%     67.86% |           3     10.71%     78.57% |           3     10.71%     89.29% |           2      7.14%     96.43% |           1      3.57%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.Ack_all::total           28                      
system.ruby.L2Cache_Controller.I_I.L1_GET_INSTR |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.I_I.L1_GET_INSTR::total            1                      
system.ruby.L2Cache_Controller.I_I.Ack_all |         555      6.15%      6.15% |         589      6.52%     12.67% |         601      6.66%     19.32% |         524      5.80%     25.13% |         573      6.35%     31.47% |         610      6.76%     38.23% |         593      6.57%     44.80% |         544      6.02%     50.82% |         615      6.81%     57.63% |         471      5.22%     62.85% |         484      5.36%     68.21% |         560      6.20%     74.41% |         569      6.30%     80.71% |         574      6.36%     87.07% |         632      7.00%     94.06% |         536      5.94%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total         9030                      
system.ruby.L2Cache_Controller.S_I.Ack   |           2      4.44%      4.44% |           1      2.22%      6.67% |           1      2.22%      8.89% |           3      6.67%     15.56% |           3      6.67%     22.22% |           4      8.89%     31.11% |           5     11.11%     42.22% |           4      8.89%     51.11% |           3      6.67%     57.78% |           2      4.44%     62.22% |           5     11.11%     73.33% |           3      6.67%     80.00% |           5     11.11%     91.11% |           2      4.44%     95.56% |           1      2.22%     97.78% |           1      2.22%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack::total           45                      
system.ruby.L2Cache_Controller.S_I.Ack_all |           2      4.44%      4.44% |           1      2.22%      6.67% |           1      2.22%      8.89% |           3      6.67%     15.56% |           3      6.67%     22.22% |           4      8.89%     31.11% |           5     11.11%     42.22% |           4      8.89%     51.11% |           3      6.67%     57.78% |           2      4.44%     62.22% |           5     11.11%     73.33% |           3      6.67%     80.00% |           5     11.11%     91.11% |           2      4.44%     95.56% |           1      2.22%     97.78% |           1      2.22%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack_all::total           45                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |       29188      6.26%      6.26% |       28973      6.22%     12.48% |       28728      6.16%     18.64% |       29120      6.25%     24.89% |       28847      6.19%     31.08% |       29073      6.24%     37.32% |       29174      6.26%     43.57% |       29172      6.26%     49.83% |       29323      6.29%     56.12% |       29091      6.24%     62.37% |       29162      6.26%     68.62% |       29158      6.26%     74.88% |       29406      6.31%     81.19% |       29338      6.29%     87.48% |       29156      6.26%     93.74% |       29197      6.26%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total       466106                      
system.ruby.L2Cache_Controller.IS.Mem_Data |        1356      6.39%      6.39% |        1368      6.44%     12.83% |        1490      7.02%     19.85% |        1292      6.09%     25.94% |        1349      6.36%     32.30% |        1335      6.29%     38.58% |        1281      6.04%     44.62% |        1288      6.07%     50.69% |        1366      6.44%     57.12% |        1160      5.46%     62.59% |        1253      5.90%     68.49% |        1274      6.00%     74.49% |        1235      5.82%     80.31% |        1306      6.15%     86.46% |        1524      7.18%     93.64% |        1349      6.36%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total        21226                      
system.ruby.L2Cache_Controller.IM.Mem_Data |        8208      6.22%      6.22% |        8297      6.28%     12.50% |        8320      6.30%     18.80% |        8292      6.28%     25.08% |        8289      6.28%     31.35% |        8278      6.27%     37.62% |        8285      6.27%     43.89% |        8291      6.28%     50.17% |        8232      6.23%     56.40% |        8197      6.21%     62.61% |        8244      6.24%     68.85% |        8213      6.22%     75.07% |        8203      6.21%     81.28% |        8245      6.24%     87.53% |        8243      6.24%     93.77% |        8230      6.23%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total       132067                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          42      3.91%      3.91% |          42      3.91%      7.83% |          70      6.52%     14.35% |          56      5.22%     19.57% |          56      5.22%     24.79% |          84      7.83%     32.62% |          84      7.83%     40.45% |          84      7.83%     48.28% |          83      7.74%     56.01% |          83      7.74%     63.75% |          83      7.74%     71.48% |          82      7.64%     79.12% |          70      6.52%     85.65% |          70      6.52%     92.17% |          42      3.91%     96.09% |          42      3.91%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total         1073                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |       49746      6.24%      6.24% |       49677      6.23%     12.48% |       49302      6.19%     18.67% |       49842      6.26%     24.92% |       49290      6.19%     31.11% |       49263      6.18%     37.29% |       49450      6.21%     43.49% |       49838      6.25%     49.75% |       49834      6.25%     56.00% |       49386      6.20%     62.20% |       49727      6.24%     68.44% |       50302      6.31%     74.76% |       51450      6.46%     81.21% |       50406      6.33%     87.54% |       50013      6.28%     93.82% |       49282      6.18%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total       796808                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |          70      3.98%      3.98% |          70      3.98%      7.95% |          98      5.57%     13.52% |          97      5.51%     19.03% |          96      5.45%     24.49% |         139      7.90%     32.39% |         140      7.95%     40.34% |         138      7.84%     48.18% |         138      7.84%     56.02% |         138      7.84%     63.86% |         138      7.84%     71.70% |         136      7.73%     79.43% |         112      6.36%     85.80% |         111      6.31%     92.10% |          69      3.92%     96.02% |          70      3.98%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total         1760                      
system.ruby.L2Cache_Controller.MT_IIB.Unblock |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     12.50%     12.50% |           2     25.00%     37.50% |           1     12.50%     50.00% |           0      0.00%     50.00% |           2     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     12.50%     87.50% |           1     12.50%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total            8                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     12.50%     12.50% |           2     25.00%     37.50% |           1     12.50%     50.00% |           0      0.00%     50.00% |           2     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     12.50%     87.50% |           1     12.50%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total            8                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |          70      3.98%      3.98% |          70      3.98%      7.95% |          98      5.57%     13.52% |          97      5.51%     19.03% |          96      5.45%     24.49% |         139      7.90%     32.39% |         140      7.95%     40.34% |         138      7.84%     48.18% |         138      7.84%     56.02% |         138      7.84%     63.86% |         138      7.84%     71.70% |         136      7.73%     79.43% |         112      6.36%     85.80% |         111      6.31%     92.10% |          69      3.92%     96.02% |          70      3.98%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total         1760                      

---------- End Simulation Statistics   ----------
