module ADDER_4 (

//input data
input [7:0] PC,
input [2:0] CONST,
input sel,

//output signal
output reg [BITS-1:0] out_mux);
	always@(*)
		if(sel == 0)
			out_mux= i0;
		else
			out_mux = i1;
	
endmodule
