<HTML>
<HEAD>
<TITLE>RTW Report - RAM_256x8b_0.vhd </TITLE>
<STYLE> .LN { font-style: italic; color: #888888 } </STYLE>
<STYLE> .CT { font-style: italic; color: #117755 } </STYLE>
<STYLE> .PP { font-style: bold;   color: #992211 } </STYLE>
<STYLE> .KW { font-style: bold;   color: #112266 } </STYLE>
<STYLE> .DT { font-style: bold;   color: #112266 } </STYLE>
<SCRIPT language="JavaScript" type="text/javascript">
<!--
function rtwHilite(aBlock,aParentSID) {
 aParentSID = "";
 try {
    window.location.href="matlab: if ~isempty(which('private/rtwbindmodel')), rtwprivate rtwbindmodel 'M:\\rtes_workspace\\matlab2vhdl\\matlab_model\\hdlcodercpu_eml.mdl' 'M:\\rtes_workspace\\matlab2vhdl\\matlab_model\\hdlsrc' 'hdl', end; rtwprivate code2model "+aBlock+" "+aParentSID+";"
 } catch (e) { 
 }
} // end rtwHilite
//-->
</SCRIPT>
</HEAD>
<BODY BGCOLOR="#eeeeee" TEXT="#1122aa" ONLOAD="if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window);}">
<P>
<TABLE BORDER="0" CELLSPACING="0" CELLPADDING="6" WIDTH="100%" HEIGHT="100%"><TR><TD WIDTH="100%" VALIGN="top" BGCOLOR="#ffffff">
<H4>File: <A HREF="file:///M:\rtes_workspace\matlab2vhdl\matlab_model\hdlsrc\RAM_256x8b_0.vhd" TARGET="rtwreport_document_frame">M:\rtes_workspace\matlab2vhdl\matlab_model\hdlsrc\RAM_256x8b_0.vhd</A></H4>
<PRE id="RTWcode">
<SPAN><A CLASS="LN" NAME="1">    1   </A><SPAN CLASS="CT">-- -------------------------------------------------------------</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="2">    2   </A><SPAN CLASS="CT">-- </SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="3">    3   </A><SPAN CLASS="CT">-- File Name: hdlsrc\RAM_256x8b_0.vhd</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="4">    4   </A><SPAN CLASS="CT">-- Created: 2014-02-20 13:28:28</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="5">    5   </A><SPAN CLASS="CT">-- </SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="6">    6   </A><SPAN CLASS="CT">-- Generated by MATLAB 7.12 and Simulink HDL Coder 2.1</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="7">    7   </A><SPAN CLASS="CT">-- </SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="8">    8   </A><SPAN CLASS="CT">-- -------------------------------------------------------------</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="9">    9   </A>
</SPAN><SPAN><A CLASS="LN" NAME="10">   10   </A>
</SPAN><SPAN><A CLASS="LN" NAME="11">   11   </A><SPAN CLASS="CT">-- -------------------------------------------------------------</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="12">   12   </A><SPAN CLASS="CT">-- </SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="13">   13   </A><SPAN CLASS="CT">-- Module: RAM_256x8b_0</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="14">   14   </A><SPAN CLASS="CT">-- Source Path: hdlcodercpu_eml/CPU_Subsystem_8_bit/SinglePortRAM_Inst0/RAM_256x8b_0</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="15">   15   </A><SPAN CLASS="CT">-- Hierarchy Level: 2</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="16">   16   </A><SPAN CLASS="CT">-- </SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="17">   17   </A><SPAN CLASS="CT">-- -------------------------------------------------------------</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="18">   18   </A>LIBRARY IEEE;
</SPAN><SPAN><A CLASS="LN" NAME="19">   19   </A>USE IEEE.std_logic_1164.ALL;
</SPAN><SPAN><A CLASS="LN" NAME="20">   20   </A>USE IEEE.numeric_std.ALL;
</SPAN><SPAN><A CLASS="LN" NAME="21">   21   </A>
</SPAN><SPAN><A CLASS="LN" NAME="22">   22   </A>ENTITY RAM_256x8b_0 IS
</SPAN><SPAN><A CLASS="LN" NAME="23">   23   </A>  PORT( clk                               :   IN    std_logic;
</SPAN><SPAN><A CLASS="LN" NAME="24">   24   </A>        enb                               :   IN    std_logic;
</SPAN><SPAN><A CLASS="LN" NAME="25">   25   </A>        din                               :   IN    std_logic_vector(7 DOWNTO 0);  <SPAN CLASS="CT">-- int8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="26">   26   </A>        addr                              :   IN    std_logic_vector(7 DOWNTO 0);  <SPAN CLASS="CT">-- uint8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="27">   27   </A>        we                                :   IN    std_logic;  <SPAN CLASS="CT">-- ufix1</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="28">   28   </A>        dout                              :   OUT   std_logic_vector(7 DOWNTO 0)  <SPAN CLASS="CT">-- int8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="29">   29   </A>        );
</SPAN><SPAN><A CLASS="LN" NAME="30">   30   </A>END RAM_256x8b_0;
</SPAN><SPAN><A CLASS="LN" NAME="31">   31   </A>
</SPAN><SPAN><A CLASS="LN" NAME="32">   32   </A>
</SPAN><SPAN><A CLASS="LN" NAME="33">   33   </A>ARCHITECTURE rtl OF RAM_256x8b_0 IS
</SPAN><SPAN><A CLASS="LN" NAME="34">   34   </A>
</SPAN><SPAN><A CLASS="LN" NAME="35">   35   </A>  <SPAN CLASS="CT">-- Local Type Definitions</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="36">   36   </A>  CONSTANT AddrWidth : INTEGER := 8;
</SPAN><SPAN><A CLASS="LN" NAME="37">   37   </A>  CONSTANT DataWidth : INTEGER := 8;
</SPAN><SPAN><A CLASS="LN" NAME="38">   38   </A>  TYPE ram_type IS ARRAY (2**AddrWidth - 1 DOWNTO 0) of std_logic_vector(DataWidth - 1 DOWNTO 0);
</SPAN><SPAN><A CLASS="LN" NAME="39">   39   </A>
</SPAN><SPAN><A CLASS="LN" NAME="40">   40   </A>  <SPAN CLASS="CT">-- Signals</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="41">   41   </A>  SIGNAL ram                              : ram_type := (OTHERS =&gt; (OTHERS =&gt; '0'));
</SPAN><SPAN><A CLASS="LN" NAME="42">   42   </A>  SIGNAL data_int                         : std_logic_vector(DataWidth - 1 DOWNTO 0) := (OTHERS =&gt; '0');
</SPAN><SPAN><A CLASS="LN" NAME="43">   43   </A>  SIGNAL addr_unsigned                    : <SPAN CLASS="DT">unsigned</SPAN>(7 DOWNTO 0);  <SPAN CLASS="CT">-- uint8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="44">   44   </A>
</SPAN><SPAN><A CLASS="LN" NAME="45">   45   </A>BEGIN
</SPAN><SPAN><A CLASS="LN" NAME="46">   46   </A>  addr_unsigned &lt;= <SPAN CLASS="DT">unsigned</SPAN>(addr);
</SPAN><SPAN><A CLASS="LN" NAME="47">   47   </A>
</SPAN><SPAN><A CLASS="LN" NAME="48">   48   </A>  RAM_256x8b_0_process: PROCESS (clk)
</SPAN><SPAN><A CLASS="LN" NAME="49">   49   </A>  BEGIN
</SPAN><SPAN><A CLASS="LN" NAME="50">   50   </A>    IF clk'event AND clk = '1' THEN
</SPAN><SPAN><A CLASS="LN" NAME="51">   51   </A>      IF enb = '1' THEN
</SPAN><SPAN><A CLASS="LN" NAME="52">   52   </A>        IF we = '1' THEN
</SPAN><SPAN><A CLASS="LN" NAME="53">   53   </A>          ram(to_integer(addr_unsigned)) &lt;= din;
</SPAN><SPAN><A CLASS="LN" NAME="54">   54   </A>          data_int &lt;= din;
</SPAN><SPAN><A CLASS="LN" NAME="55">   55   </A>        ELSE
</SPAN><SPAN><A CLASS="LN" NAME="56">   56   </A>          data_int &lt;= ram(to_integer(addr_unsigned));
</SPAN><SPAN><A CLASS="LN" NAME="57">   57   </A>        END IF;
</SPAN><SPAN><A CLASS="LN" NAME="58">   58   </A>      END IF;
</SPAN><SPAN><A CLASS="LN" NAME="59">   59   </A>    END IF;
</SPAN><SPAN><A CLASS="LN" NAME="60">   60   </A>  END PROCESS RAM_256x8b_0_process;
</SPAN><SPAN><A CLASS="LN" NAME="61">   61   </A>
</SPAN><SPAN><A CLASS="LN" NAME="62">   62   </A>  dout &lt;= data_int;
</SPAN><SPAN><A CLASS="LN" NAME="63">   63   </A>
</SPAN><SPAN><A CLASS="LN" NAME="64">   64   </A>END rtl;
</SPAN><SPAN><A CLASS="LN" NAME="65">   65   </A>
</SPAN><SPAN><A CLASS="LN" NAME="66">   66   </A>
</SPAN></PRE>
</TD></TR></TABLE>
</P>
</BODY>
</HTML>