// Seed: 3777775070
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign id_2 = "" + -1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_2,
      id_1
  );
  assign id_2 = id_2;
  assign id_1 = id_2;
endmodule
module module_2 #(
    parameter id_3 = 32'd19
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  input wire id_22;
  input wire id_21;
  output wire id_20;
  input wire id_19;
  input wire id_18;
  output supply1 id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  inout logic [7:0] id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  module_0 modCall_1 (
      id_21,
      id_16
  );
  inout wire id_4;
  input wire _id_3;
  inout wire id_2;
  output wire id_1;
  assign id_16 = -1'b0;
  assign id_17 = 1'h0;
  assign id_13[id_3] = 1'h0;
endmodule
