[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of STM32L051C8T6 production of ST MICROELECTRONICS from the text:This is information on a product in full production. October 2019 DS10184 Rev 10 1/133STM32L051x6 STM32L051x8\nAccess line ultra-low-power 32-bit MCU Arm®-based Cortex®-M0+, \nup to 64 KB Flash, 8 KB  SRAM, 2 KB EEPROM, ADC\nDatasheet - production data\nFeatures\n•Ultra-low-power platform\n– 1.65 V to 3.6 V power supply\n–-40 to 125 °C temperature range\n– 0.27 µA Standby mode (2 wakeup pins)– 0.4 µA Stop mode (16 wakeup lines)– 0.8 µA Stop mode + RTC + 8-Kbyte RAM \nretention\n– 88 µA/MHz in Run mode– 3.5 µs wakeup time (from RAM)– 5 µs wakeup time (from Flash memory)\n•Core: Arm® 32-bit Cortex®-M0+ with MPU\n– From 32 kHz up to 32 MHz max. \n– 0.95 DMIPS/MHz\n•Memories  \n–Up to 64-Kbyte Flash memory with ECC\n– 8-Kbyte RAM– 2 Kbytes of data EEPROM with ECC– 20-byte backup register– Sector protection against R/W operation\n•Up to 51 fast I/Os (45 I/Os 5V tolerant)\n•Reset and supply management\n– Ultra-safe, low-power BOR (brownout reset) \nwith 5 selectable thresholds\n– Ultra-low-power POR/PDR– Programmable voltage detector (PVD)\n•Clock sources\n– 1 to 25 MHz crystal oscillator\n– 32 kHz oscillator for RTC with calibration– High speed internal 16 MHz factory-trimmed RC \n(+/- 1%)\n– Internal low-power 37 kHz RC– Internal multispeed low-power 65 kHz to \n4.2 MHz RC\n– PLL for CPU clock\n•Pre-programmed bootloader\n– USART, SPI supported\n•Development support– Serial wire debug supported•Rich Analog peripherals   \n– 12-bit ADC 1.14 Msps up to 16 channels (down \nto 1.65 V)\n– 2x ultra-low-power comparators (window mode \nand wake up capability, down to 1.65 V)\n•7-channel DMA controller, supporting ADC, SPI, \nI2C, USART, Timers\n•7x peripheral communication interfaces\n– 2x USART (ISO 7816, IrDA), 1x UART (low \npower)\n– Up to 4x SPI 16 Mbits/s– 2x I2C (SMBus/PMBus)\n•9x timers: 1x 16-bit with up to 4 channels, 2x 16-bit \nwith up to 2 channels, 1x 16-bit ultra-low-power \ntimer, 1x SysTick, 1x RTC, 1x 16-bit basic, and 2x watchdogs (independent/window)\n•CRC calculation unit, 96-bit unique ID\n•All packages are ECOPACK2 \nTable 1. Device summary\nReference Part number\nSTM32L051x6STM32L051C6, STM32L051K6, \nSTM32L051R6, STM32L051T6\nSTM32L051x8STM32L051C8, STM32L051K8, \nSTM32L051R8, STM32L051T8UFQFPN32 \n(5x5 mm)\nUFQFPN48 \n(7x7 mm)LQFP32 (7x7 mm)\nLQFP48 (7x7 mm)\nLQFP64 (10x10 mm)Standard and \nthin WLCSP36\n(2.61x2.88 mm)TFBGA64\n(5x5 mm))%*$\nwww.st.com\nContents STM32L051x6 STM32L051x8\n2/133 DS10184 Rev 10Contents\n1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9\n2 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10\n2.1 Device overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11\n2.2 Ultra-low-power device continuum . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13\n3 Functional overview  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\n3.1 Low-power modes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\n3.2 Interconnect matrix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 183.3 Arm® Cortex®-M0+ core with MPU . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19\n3.4 Reset and supply management  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20\n3.4.1 Power supply schemes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20\n3.4.2 Power supply supervisor  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20\n3.4.3 Voltage regulator  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21\n3.5 Clock management  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21\n3.6 Low-power real-time clock and backup registers . . . . . . . . . . . . . . . . . . . 24\n3.7 General-purpose inputs/outputs (GPIOs) . . . . . . . . . . . . . . . . . . . . . . . . . 24\n3.8 Memories  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 253.9 Boot modes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 253.10 Direct memory access (DMA)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26\n3.11 Analog-to-digital converter (ADC)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26\n3.12 Temperature sensor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26\n3.12.1 Internal voltage reference (VREFINT )  . . . . . . . . . . . . . . . . . . . . . . . . . . . 27\n3.13 Ultra-low-power comparators and reference voltage . . . . . . . . . . . . . . . . 273.14 System configuration controller  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28\n3.15 Timers and watchdogs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28\n3.15.1 General-purpose timers (TIM2, TIM21 an d TIM22) . . . . . . . . . . . . . . . . 28\n3.15.2 Low-power Timer (LPTIM) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29\n3.15.3 Basic timer (TIM6) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29\n3.15.4 SysTick timer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29\n3.15.5 Independent watchdog (IWDG) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29\n3.15.6 Window watchdog (WWDG)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29\nDS10184 Rev 10 3/133STM32L051x6 STM32L051x8 Contents\n43.16 Communication interfaces  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30\n3.16.1 I2C bus  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30\n3.16.2 Universal synchronous/asynchronous receiver transmitter (USART)  . . 31\n3.16.3 Low-power universal asynchronous receiver transmitter (LPUART) . . . 31\n3.16.4 Serial peripheral interface (SPI)/Inter-integrated sound (I2S)  . . . . . . . . 32\n3.17 Cyclic redundancy check (CRC) calculation unit  . . . . . . . . . . . . . . . . . . . 32\n3.18 Serial wire debug port (SW-DP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32\n4 Pin descriptions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33\n5 Memory mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45\n6 Electrical characteristi cs  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46\n6.1 Parameter conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46\n6.1.1 Minimum and maximum values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46\n6.1.2 Typical values  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46\n6.1.3 Typical curves  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 466.1.4 Loading capacitor  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46\n6.1.5 Pin input voltage  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46\n6.1.6 Power supply scheme  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 476.1.7 Current consumption measurement  . . . . . . . . . . . . . . . . . . . . . . . . . . . 47\n6.2 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48\n6.3 Operating conditions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50\n6.3.1 General operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50\n6.3.2 Embedded reset and power control bloc k characteristics . . . . . . . . . . . 52\n6.3.3 Embedded internal reference voltage  . . . . . . . . . . . . . . . . . . . . . . . . . . 53\n6.3.4 Supply current characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 546.3.5 Wakeup time from low-power mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . 65\n6.3.6 External clock source characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . 66\n6.3.7 Internal clock source charac teristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . 70\n6.3.8 PLL characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73\n6.3.9 Memory characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74\n6.3.10 EMC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75\n6.3.11 Electrical sensitivity characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77\n6.3.12 I/O current injection characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 786.3.13 I/O port characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79\n6.3.14 NRST pin characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83\nContents STM32L051x6 STM32L051x8\n4/133 DS10184 Rev 106.3.15 12-bit ADC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84\n6.3.16 Temperature sensor characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . 896.3.17 Comparators  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90\n6.3.18 Timer characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91\n6.3.19 Communications interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91\n7 Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100\n7.1 LQFP64 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100\n7.2 TFBGA64 package information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 104\n7.3 LQFP48 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1077.4 UFQFPN48 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .110\n7.5 Standard WLCSP36 package information  . . . . . . . . . . . . . . . . . . . . . . . .112\n7.6 Thin WLCSP36 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . .1157.7 LQFP32 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .117\n7.8 UFQFPN32 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120\n7.9 Thermal characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 123\n7.9.1 Reference document . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 124\n8 Ordering information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 125\n9 Revision history  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 126\nDS10184 Rev 10 5/133STM32L051x6 STM32L051x8 List of tables\n6List of tables\nTable 1. Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 1\nTable 2. Ultra-low-power STM32L051x6/x8 device features  and peripheral counts. . . . . . . . . . . . . 11\nTable 3. Functionalities depending on the operating power supply range . . . . . . . . . . . . . . . . . . . . 15\nTable 5. Functionalities depending on the working mode  \n(from Run/active down to standby)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16\nTable 4. CPU frequency range depending on dynamic voltag e scaling . . . . . . . . . . . . . . . . . . . . . . 16\nTable 6. STM32L0xx peripherals interconnect matrix  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18\nTable 7. Temperature sensor calibration values. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27\nTable 8. Internal voltage reference measured values. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27\nTable 9. Timer feature comparison. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 28\nTable 10. Comparison of I2C analog and digital filters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30Table 11. STM32L051x6/8 I\n2C implementation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30\nTable 12. USART implementation  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 31\nTable 13. SPI/I2S implementation  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 32\nTable 14. Legend/abbreviations used in the pinout table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37\nTable 15. STM32L051x6/8 pin definitions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38\nTable 16. Alternate function port A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 43\nTable 17. Alternate function port B . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 44\nTable 18. Voltage characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48\nTable 19. Current characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49\nTable 20. Thermal characteristics.  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 49\nTable 21. General operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 50\nTable 22. Embedded reset and power control block characterist ics. . . . . . . . . . . . . . . . . . . . . . . . . . 52\nTable 23. Embedded internal reference voltage calibration valu es  . . . . . . . . . . . . . . . . . . . . . . . . . . 53\nTable 24. Embedded internal reference voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 3\nTable 25. Current consumption in Run mode, code with data processing running from Flash. . . . . . 55\nTable 26. Current consumption in Run mode vs code type,  \ncode with data processing running from Flash . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55\nTable 27. Current consumption in Run mode, code wit h data processing running from RAM . . . . . . 57\nTable 28. Current consumption in Run mode vs code type,  \ncode with data processing running from  RAM  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57\nTable 29. Current consumption in Sleep mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58Table 30. Current consumption in Low-power run mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59Table 31. Current consumption in Low-power sleep mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60Table 32. Typical and maximum current consumptions in St op mode . . . . . . . . . . . . . . . . . . . . . . . . 61\nTable 33. Typical and maximum current consumptions in Standby mode . . . . . . . . . . . . . . . . . . . . . 62\nTable 34. Average current consumption during Wakeup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62\nTable 35. Peripheral current consumption in Run or Sleep mo de  . . . . . . . . . . . . . . . . . . . . . . . . . . . 63\nTable 36. Peripheral current consumption in Stop and Stan dby mode  . . . . . . . . . . . . . . . . . . . . . . . 64\nTable 37. Low-power mode wakeup timings  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65Table 38. High-speed external user clock characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66\nTable 39. Low-speed external user clock characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67\nTable 40. HSE oscillator characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68\nTable 41. LSE oscillator characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 69\nTable 42. 16 MHz HSI16 oscillator characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 0\nTable 43. LSI oscillator characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71\nTable 44. MSI oscillator ch aracteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 71\nTable 45. PLL characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 73\nList of tables STM32L051x6 STM32L051x8\n6/133 DS10184 Rev 10Table 46. RAM and hardware registers  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 74\nTable 47. Flash memory and dat a EEPROM characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74\nTable 48. Flash memory and data EEPROM endurance and retention . . . . . . . . . . . . . . . . . . . . . . . 74\nTable 49. EMS characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75\nTable 50. EMI characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 76\nTable 51. ESD absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77\nTable 52. Electrical sensitivities . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . 77\nTable 53. I/O current injection susceptibility . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78\nTable 54. I/O static characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 79\nTable 55. Output voltage characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 81\nTable 56. I/O AC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82\nTable 57. NRST pin characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 83\nTable 58. ADC characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84\nTable 59. RAIN max for fADC = 16 MHz. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86\nTable 60. ADC accuracy. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86\nTable 61. Temperature sensor calibration values. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 9\nTable 62. Temperature sensor characteristic s . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89\nTable 63. Comparator 1 characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 90\nTable 64. Comparator 2 characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 90\nTable 65. TIMx characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 91\nTable 66. I2C analog filter characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 92\nTable 67. SPI characteristics in voltage Range 1  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92\nTable 68. SPI characteristics in voltage Range 2  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94\nTable 69. SPI characteristics in voltage Range 3  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95\nTable 70. I2S characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98\nTable 71. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat  \npackage mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 101\nTable 72. TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch thin profile fine pitch ball grid  \narray package outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 4\nTable 73. TFBGA64 recommended PCB design rules (0.5 mm pitch BGA). . . . . . . . . . . . . . . . . . . 105\nTable 74. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package mechanical data. . . . . . . . . . . 108Table 75. UFQFPN48 - 48 leads,  7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat  \npackage mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111\nTable 76. Standard WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale  \nmechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  112\nTable 77. Standard WLCSP36 recommended PCB design rules. . . . . . . . . . . . . . . . . . . . . . . . . . . 113\nTable 78. Thin WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale  \npackage mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 116\nTable 79. WLCSP36 recommended PCB design rules  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 117\nTable 80. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package mechanical data. . . . . . . . . . . 118Table 81. UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat  \npackage mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 121\nTable 82. Thermal characteristics.  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 123\nTable 83. Document revision history  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 126\nDS10184 Rev 10 7/133STM32L051x6 STM32L051x8 List of figures\n8List of figures\nFigure 1. STM32L051x6/8 block diagram  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12\nFigure 2. Clock tree   . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . 23\nFigure 3. STM32L051x6/8 LQFP64 pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33\nFigure 4. STM32L051x6/8 TFBGA64 ballout  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34\nFigure 5. STM32L051x6/8 LQFP48 pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35\nFigure 6. STM32L051x6/8 UFQFPN48 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 5\nFigure 7. STM32L051x6/8 WLCSP36 ballout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36Figure 8. STM32L051x6/8 LQFP32 pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36\nFigure 9. STM32L051x6/8 UFQFPN32 pinout  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37\nFigure 10. Pin loading conditions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 46\nFigure 11. Pin input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46\nFigure 12. Power supply scheme  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47\nFigure 13. Current consumption measurement scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47\nFigure 14. IDD vs VDD, at TA= 25/55/85 /105 °C, Run mode, code running from  \nFlash memory, Range 2, HSE, 1WS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56\nFigure 15. IDD vs VDD, at TA= 25/55/85 /105 °C, Run mode, code running from  \nFlash memory, Range 2, HSI16, 1WS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56\nFigure 16. IDD vs VDD, at TA= 25/55/ 85/105/125 °C, Low-power run mode, code running  \nfrom RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS  . . . . . . . . . . . . . . . . . . . . . . . . . . . 60\nFigure 17. IDD vs VDD, at TA= 25/55/ 85/105/125 °C, Stop mode with RTC enabled  \nand running on LSE Low drive . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61\nFigure 18. IDD vs VDD, at TA= 25/55/85/ 105/125 °C, Stop mode with RTC disabled,  \nall clocks OFF  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 61\nFigure 19. High-speed external clock source AC timing diagra m  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66\nFigure 20. Low-speed external clock source AC timing diagram.  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67\nFigure 21. HSE oscillator circuit diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 68\nFigure 22. Typical application with a 32.768 kHz crystal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69\nFigure 23. HSI16 minimum and maximum value versus temperat ure . . . . . . . . . . . . . . . . . . . . . . . . . 71\nFigure 24. VIH/VIL versus VDD (CMOS I/Os) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 0\nFigure 25. VIH/VIL versus VDD (TTL I/Os) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 80\nFigure 26. I/O AC characteristics definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 83\nFigure 27. Recommended NRST pin protection  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84\nFigure 28. ADC accuracy characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 87\nFigure 29. Typical connection diagram using the ADC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88Figure 30. Power supply and reference decoupling (V\nREF+ not connected to VDDA)  . . . . . . . . . . . . . 88\nFigure 31. Power supply and reference decoupling (VREF+ connected to VDDA). . . . . . . . . . . . . . . . . 89\nFigure 32. SPI timing diagram - slave mode and CPHA = 0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96Figure 33. SPI timing diagram - slave mode and CPHA = 1\n(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96\nFigure 34. SPI timing diagram - master mode(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97\nFigure 35. I2S slave timing diagram (Philips protocol)(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99\nFigure 36. I2S master timing diag ram (Philips protocol)(1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99\nFigure 37. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline  . . . . . . . . . . . . . . . . 100\nFigure 38. LQFP64 - 64-pin, 10 x 10 mm low-profile quad  flat recommended footprint  . . . . . . . . . . 102\nFigure 39. LQFP64 marking example (package top view)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103\nFigure 40. TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch thin profile fine pitch ball  \ngrid array package outline  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 104\nFigure 41. TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball  \n,grid array recommended footprint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 105\nList of figures STM32L051x6 STM32L051x8\n8/133 DS10184 Rev 10Figure 42. TFBGA64 marking example (package top view)   . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 106\nFigure 43. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat  package outline  . . . . . . . . . . . . . . . . . . 107\nFigure 44. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat recommended footprint  . . . . . . . . . . . . 108Figure 45. LQFP48 marking example (package top view)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 109\nFigure 46. UFQFPN48 - 48 lead s, 7x7 mm, 0.5 mm pitch, ultr a thin fine pitch quad flat  \npackage outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 110\nFigure 47. UFQFPN48 - 48 lead s, 7x7 mm, 0.5 mm pitch, ultr a thin fine pitch quad flat  \npackage recommended footprint  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111\nFigure 48. Standard WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale  \npackage outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112\nFigure 49. Standard WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale  \nrecommended footprint. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113\nFigure 50. Standard WLCSP36 marking example (package top view) . . . . . . . . . . . . . . . . . . . . . . . 114\nFigure 51. Thin WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale  \npackage outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 115\nFigure 52. Thin WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale  \npackage recommended footprint  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 116\nFigure 53. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat  package outline  . . . . . . . . . . . . . . . . . . 117\nFigure 54. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat recommended footprint  . . . . . . . . . . . . 118Figure 55. LQFP32 marking example (package top view)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 119\nFigure 56. UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat  \npackage outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120\nFigure 57. UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat  \nrecommended footprint. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 121\nFigure 58. UFQFPN32 marking example (package top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 122\nFigure 59. Thermal resistance  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 124\nDS10184 Rev 10 9/133STM32L051x6 STM32L051x8 Introduction\n321 Introduction\nThe ultra-low-power STM32L051x6/8 are offered in 8 different package types: from 32 pins \nto 64 pins. Depending on the device chosen, different sets of peripherals are included, the \ndescription below gives an overview of the complete range of peripherals proposed in this family.\nThese features make the ultra-low-power ST M32L051x6/8 microcontrollers suitable for a \nwide range of applications:\n• Gas/water meters and industrial sensors\n• Healthcare and fitness equipment\n• Remote control and user interface\n• PC peripherals, gaming, GPS equipment\n• Alarm system, wired and wireless sensors, video intercom\nThis STM32L051x6/8 datasheet should be re ad in conjunction with the STM32L0x1xx \nreference manual (RM0377) . \nFor information on the Arm\n®(a) Cortex®-M0+ core please refer to the Cortex®-M0+ Technical \nReference Manual, available from the www.arm.com website.\nFigure 1  shows the general block diagram of the device family.  \na. Arm is a registered trademark of Arm Limited (o r its subsidiaries) in the US and/or elsewhere.\nDescription STM32L051x6 STM32L051x8\n10/133 DS10184 Rev 102 Description\nThe access line ultra-low-power STM32L051x6/8 microcontrollers incorporate the high-\nperformance Arm Cortex-M0+ 32-bit RISC core  operating at a 32 MHz frequency, a memory \nprotection unit (MPU), high-speed embedded memories ( 64 Kbytes of Flash program \nmemory, 2 Kbytes of data EEPROM and 8 Kbytes of RAM) plus an extensive range of \nenhanced I/Os and peripherals.\nThe STM32L051x6/8 devices provide high power efficiency for a wide range of \nperformance. It is achieved with a large choice of internal and external clock sources, an \ninternal voltage adaptation and several low-power modes.\nThe STM32L051x6/8 devices offer several analog features, one 12-bit ADC with hardware \noversampling, two ultra-low-power comparators, several timers, one low-power timer (LPTIM), three general-purpose 16-bit timers and one basic timer, one RTC and one SysTick which can be used as timebases. They  also feature two watchdogs, one watchdog \nwith independent clock and window capability and one window watchdog based on bus clock.\nMoreover, the STM32L051x6/8 devices embed  standard and advanced communication \ninterfaces: up to two I2C, two SPIs, one I2 S, two USARTs, a low-po wer UART (LPUART), .\nThe STM32L051x6/8 also include a real-time clock and a set of backup registers that \nremain powered in Standby mode.\nThe ultra-low-power STM32L051x6/8 devices operate from a 1.8 to 3.6 V power supply \n(down to 1.65 V at power down) with BOR and from a 1.65 to 3.6 V power supply without \nBOR option. They are available in the -40 to  +125 °C temperature range. A comprehensive \nset of power-saving  modes allows the design of  low-power applications.\nDS10184 Rev 10 11/133STM32L051x6 STM32L051x8 Description\n322.1 Device overview\n          Table 2. Ultra-low-power STM32L051x6/x8  device features and peripheral counts\nPeripheralSTM32 \nL051K6STM32\nL051T6STM32 \nL051C6STM32 \nL051R6STM32 \nL051K8STM32L\n051T8STM32 \nL051C8STM32 \nL051R8\nFlash (Kbytes) 32 64\nData EEPROM (Kbytes) 22\nRAM (Kbytes) 88\nTimersGeneral-\npurpose33\nBasic 11\nLPTIMER 11\nRTC/SYSTICK/IWDG/\nWWDG1/1/1/1 1/1/1/1\nCommuni-\ncation \ninterfacesSPI/I2S 3(2)(1)/03(2)(1)/\n04(2)(1)/1 4(2)(1)/1 3(2)(1)/0 3(2)(1)/0 4(2)(1)/1 4(2)(1)/1\nI2C 12 22 1222\nUSART 22\nLPUART 01 11 0111\nGPIOs 27(2)29 37 51(3)27(2)29 37 51(3)\nClocks: \nHSE/LSE/HSI/MSI/LSI0/1/1/1/10/1/1/1/\n11/1/1/1/1 1/1/1/1/1 0/1/1/1/10/1/1/1/\n11/1/1/1/1 1/1/1/1/1\n12-bit synchronized ADC  \nNumber of channels1\n101\n101\n101\n16(3)1\n101\n101\n101\n16(3)\nComparators 22\nMax. CPU frequency 32 MHz\nOperating voltage1.8 V to 3.6 V (down to 1.65 V at power-down) with BOR option\n1.65 V to 3.6 V without BOR option\nOperating temperaturesAmbient temperature: –40 to +125 °C\nJunction temperature: –40 to +130 °C\nPackagesLQFP32, \nUFQFPN\n32WLCSP\n36LQFP48\nUFQFPN\n48LQFP64 \nTFBGA\n64LQFP32, \nUFQFPN\n32WLCSP\n36LQFP48\nUFQFPN\n48LQFP64 \nTFBGA\n64\n1. 2 SPI interfaces are USARTs operating in SPI master mode. \n2. LQFP32 has two GPIOs, less than UFQFPN32 (27). 3. TFBGA64 has one GPIO, one ADC input and one c apacitive sensing channel less than LQFP64. \nDescription STM32L051x6 STM32L051x8\n12/133 DS10184 Rev 10          Figure 1. STM32L051x6/8 block diagram\n          \n&257(;\x030\x13\x0e\x03&38\n)PD[\x1d\x16\x150+]6:\'\n038\n19,&\n*3,2\x033257\x03$\n*3,2\x033257\x03%\n*3,2\x033257\x03&\n*3,2\x033257\x03\'\n*3,2\x033257\x03+7HPS\x03\nVHQVRU\n5(6(7\x03\t\x03&/.)/$6+\n((3520\n%227\n5$0\n\'0$\x14$+%\x1d\x03)PD[\x03\x16\x150+]&5&%5,\'*($3%\x15),5(:$//\n\'%*\n(;7,$\'&\x14\n63,\x14\n86$57\x14\n7,0\x15\x14\n&203\x14\n/6(7,0\x15\x15\n%5,\'*(\n$3%\x147,0\x19\n,\x15&\x14\n,\x15&\x15\n86$57\x15\n/38$57\x14\n63,\x15\x12,\x156\n7,0\x15,:\'*\n57&::\'*/37,0\x14\n%&.3\x035(*+6( +6,\x03\x14\x190\n3//\n06,/6,\n308\n5(*8/$725 9\'\'9\'\'$95()B287\n156739\'B,126&\x16\x15B,1\x0f\n26&\x16\x15B28726&B,1\x0f\x03\n26&B287\n:.83[3$>\x13\x1d\x14\x18@\n3+>\x13\x1d\x14@3\'>\x15@3&>\x13\x1d\x14\x18@3%>\x13\x1d\x14\x18@$,1[\n0,62\x0f\x03026,\x0f\x03\n6&.\x0f\x03166\n5;\x0f\x037;\x0f\x03576\x0f\x03\n&76\x0f\x03&.\n\x15FK\n\x15FK\n,13\x0f\x03,10\x0f\x03287\n,1\x14\x0f\x03,1\x15\x0f\x03\n(75\x0f\x03287\n6&/\x0f\x036\'$\x0f\x03\n60%$\n6&/\x0f\x036\'$\x0f\x03\n60%$\n5;\x0f\x037;\x0f\x03576\x0f\n&76\x0f\x03&.\n5;\x0f\x037;\x0f\x03576\x0f\x03\n&76\n0,62\x120&.\x0f\n026,\x126\'\x0f\x036&.\x12&.\x0f\x03166\x12:6\n\x17FK6:\'\n06\x16\x16\x16\x1b\x1c9\x15&203\x15 ,13\x0f\x03,10\x0f\x03287\nDS10184 Rev 10 13/133STM32L051x6 STM32L051x8 Description\n322.2 Ultra-low-power device continuum\nThe ultra-low-power family offers a large choice  of core and features, from 8-bit proprietary \ncore up to Arm® Cortex®-M4, including Arm® Cortex®-M3 and Arm® Cortex®-M0+. The \nSTM32Lx series are the best choice to answer your needs in terms of ultra-low-power features. The STM32 ultra-low-power series are the best solution for applications such as \ngaz/water meter, keyboard/mouse or fitness and healthcare application. Several built-in features like LCD drivers, dual-bank memory, low-power run mode, operational amplifiers, 128-bit AES, DAC, crystal-less USB and many other definitely help you building a highly \ncost optimized application by reducing BOM cost. STMicroelectronics, as a reliable and \nlong-term manufacturer, ensures as much as possible pin-to -pin compatibility between all \nSTM8Lx and STM32Lx on one hand, and between all STM32Lx and STM32Fx on the other hand. Thanks to this un precedented scalability, your legacy applicat ion can be upgraded to \nrespond to the latest market feature and efficiency requirements.\nFunctional overview STM32L051x6 STM32L051x8\n14/133 DS10184 Rev 103 Functional overview\n3.1 Low-power modes\nThe ultra-low-power STM32L051x6/8 support dyna mic voltage scaling to optimize its power \nconsumption in Run mode. The voltage from the internal low-drop regulator that supplies the logic can be adjusted according to the system’s maximum operating frequency and the external voltage supply. \nThere are three power consumption ranges: \n• Range 1 (V\nDD range limited to 1.71-3.6 V), with the CPU running at up to 32 MHz\n• Range 2 (full VDD range), with a maximum CPU frequency of 16 MHz\n• Range 3 (full VDD range), with a maximum CPU frequency limited to 4.2 MHz\nSeven low-power modes are provided to achieve the best compromise between low-power \nconsumption, short startup time and available wakeup sources:\n• Sleep  mode\nIn Sleep mode, only the CPU is stopped. All peripherals continue to operate and can \nwake up the CPU when an interrupt/event occurs. Sleep mode power consumption at 16 MHz is about 1 mA with all peripherals off.\n• Low-power run mode\nThis mode is achieved with t he multispeed in ternal (MSI) RC oscilla tor set to the low-\nspeed clock (max 131 kHz), execution from  SRAM or Flash memory, and internal \nregulator in low-power mode to minimize the regulator\'s operating current. In Low-power run mode, the clock frequency and the number of enabled peripherals are both limited.\n• Low-power sleep  mode\nThis mode is achieved by entering Sleep mode with the internal voltage regulator in \nlow-power mode to minimize the regulator’s operating current. In Low-power sleep mode, both the clock frequency and the number of enabled peripherals are limited; a typical example would be to have a timer running at 32 kHz.\nWhen wakeup is triggered by an event or an interrupt, the system reverts to the Run \nmode with the regulator on.\nStop  mode with RTC\nThe Stop mode achieves the lowest powe r consumption while retaining the RAM and \nregister contents and real time clock. All clocks in the V\nCORE domain are stopped, the \nPLL, MSI RC, HSE crystal and HSI RC oscillato rs are disabled. The LSE or LSI is still \nrunning. The voltage regulator is in the low-power mode.\nSome peripherals featuring wakeup capability can enable  the HSI RC during Stop \nmode to detect their wakeup condition.\nThe device can be woken up from Stop mode by any of the EXTI line, in 3.5 µs, the \nprocessor can serve the interrupt or resume the code. The EXTI line source can be any GPIO. It can be the PVD output, the comp arator 1 event or comparator 2 event \n(if internal reference voltage is on), it c an be the RTC alarm/tamper/timestamp/wakeup \nevents, the USART/I2C/LPUART/LPTIMER wakeup events.\nDS10184 Rev 10 15/133STM32L051x6 STM32L051x8 Functional overview\n32• Stop mode without RTC\nThe Stop mode achieves the lowest powe r consumption while retaining the RAM and \nregister contents. All clocks are stopped,  the PLL, MSI RC, HSI and LSI RC, HSE and \nLSE crystal oscillators are disabled. \nSome peripherals featuring wakeup capability can enable the HSI RC during Stop \nmode to detect their wakeup condition.\nThe voltage regulator is in the low-power mode. The device can be woken up from Stop \nmode by any of the EXTI line, in 3.5 µs, the processor can serve the interrupt or resume the code. The EXTI line source can be any GPIO. It can be the PVD output, the comparator 1 event or comparator 2 event (if internal reference voltage is on). It can \nalso be wakened by the USART/I2 C/LPUART/LPTIMER wakeup events.\n• Standby mode with RTC\nThe Standby mode is used to achieve the lowest power consumption and real time \nclock. The internal voltage regulator is switched off so that the entire V\nCORE  domain is \npowered off. The PLL, MSI RC, HSE crystal and HSI RC oscillators are also switched \noff. The LSE or LSI is still running. After entering Standby mode, the RAM and register \ncontents are lost except fo r registers in the Standby circuitry (wakeup logic, IWDG, \nRTC, LSI, LSE Crystal 32 KHz oscillator, RCC_CSR register).\nThe device exits Standby mode in 60 µs when an external reset (NRST pin), an IWDG \nreset, a rising edge on one of the three WKUP pins, RTC alarm (Alarm A or Alarm B), RTC tamper event, RTC timestamp event or RTC Wakeup event occurs.\n• Standby mode without RTC\nThe Standby mode is used to achieve the lowest power consumption. The internal \nvoltage regulator is switched off so that the entire V\nCORE  domain is powered off. The \nPLL, MSI RC, HSI and LSI RC, HSE and LSE cr ystal oscillators are also switched off. \nAfter entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32 KHz \noscillator, RCC_CSR register).\nThe device exits Standby mode in 60 µs when an external reset (NRST pin) or a rising \nedge on one of the three WKUP pin occurs.\nNote: The RTC, the IWDG, and the corresponding clock sources are not stopped automatically by \nentering Stop or Standby mode.\n          Table 3. Functionalities depending on  the operating power supply range \nOperating power supply range(1)Functionalities depending on the operating power \nsupply range\nADC operationDynamic voltage scaling \nrange\nVDD = 1.65 to 1.71 VADC only, conversion time \nup to 570 kspsRange 2 or \nrange 3\nVDD = 1.71 to 1.8 V(2) ADC only, conversion time \nup to 1.14 MspsRange 1, range 2 or range 3\nVDD = 1.8 to 2.0 V(2) Conversion time up to 1.14 \nMspsRange1, range 2 or range 3\nFunctional overview STM32L051x6 STM32L051x8\n16/133 DS10184 Rev 10          VDD = 2.0 to 2.4 VConversion time up to 1.14 \nMspsRange 1, range 2 or range 3\nVDD = 2.4 to 3.6 VConversion time up to 1.14 \nMspsRange 1, range 2 or range 3\n1. GPIO speed depends on VDD voltage. Refer to Table 56: I/O AC characteristics  for more information about \nI/O speed.\n2. CPU frequency changes from initial to final must respect "fcpu initial <4*fcpu final". It must also respect 5 \nμs delay between two changes. For example to switch fr om 4.2 MHz to 32 MHz, you can switch from 4.2 \nMHz to 16 MHz, wait 5 μs, then switch from 16 MHz to 32 MHz.\nTable 4. CPU frequency range de pending on dynamic voltage scaling\n CPU frequency range Dynamic voltage scaling range\n16 MHz to 32 MHz (1ws)\n32 kHz to 16 MHz (0ws)Range 1\n8 MHz to 16 MHz (1ws)\n32 kHz to 8 MHz (0ws)Range 2\n32 kHz to 4.2 MHz (0ws) Range 3Table 3. Functionalities depending on the operating power supply range (continued)\nOperating power supply range(1)Functionalities depending on the operating power \nsupply range\nADC operationDynamic voltage scaling \nrange\nTable 5. Functionalities depending on the working mode\n(from Run/active down to standby) (1)\nIPs Run/Active SleepLow-\npower \nrunLow-\npower \nsleepStop Standby\nWakeup \ncapabilityWakeup \ncapability\nCPU Y -- Y -- -- --\nFlash memory O O O O -- --\nRAM Y Y Y Y Y --Backup registers Y Y Y Y Y Y\nEEPROM O O O O -- --\nBrown-out reset \n(BOR)OO O O O O O O\nDMA O O O O -- --\nProgrammable \nVoltage Detector \n(PVD)OO O O O O -\nPower-on/down \nreset (POR/PDR)YY Y Y Y Y Y Y\nDS10184 Rev 10 17/133STM32L051x6 STM32L051x8 Functional overview\n32High Speed \nInternal (HSI)OO - - - -(2)--\nHigh Speed \nExternal (HSE)OO O O - - - -\nLow Speed Internal \n(LSI)OO O O O O\nLow Speed \nExternal (LSE)OO O O O O\nMulti-Speed \nInternal (MSI)OO Y Y - - - -\nInter-Connect \nControllerYY Y Y Y - -\nRTC O O O O O O O\nRTC Tamper O O O O O O O O\nAuto WakeUp \n(AWU)OO O O O O O O\nUSART O O O O O(3)O- -\nLPUART O O O O O(3)O- -\nSPI O O O O -- --I2C O O -- -- O\n(4)O- -\nADC O O -- -- -- --\nTemperature \nsensorOO O O O - -\nComparators O O O O O O --\n16-bit timers O O O O -- --LPTIMER O O O O O O\nIWDG O O O O O O O O\nWWDG O O O O -- --SysTick Timer O O O O --\nGPIOs O O O O O O 2 pins\nWakeup time to \nRun mode0 µs 0.36 µs 3 µs 32 µs 3.5 µs 50 µsTable 5. Functionalities depending on the working mode\n(from Run/active down to standby) (continued)(1)\nIPs Run/Active SleepLow-\npower \nrunLow-\npower \nsleepStop Standby\nWakeup \ncapabilityWakeup \ncapability\nFunctional overview STM32L051x6 STM32L051x8\n18/133 DS10184 Rev 103.2 Interconnect matrix\nSeveral peripherals are directly interconnec ted. This allows autonomous communication \nbetween peripherals, thus saving CPU resources and power consumption. In addition, these hardware connections allow fast and predictable latency. \nDepending on peripherals, these interconnect ions can operate in Run, Sleep, Low-power \nrun, Low-power sleep and Stop modes. Consumption \nVDD=1.8 to 3.6 V \n(Typ)Down to \n140 µA/MHz \n(from Flash \nmemory)Down to \n37 µA/MHz \n(from Flash \nmemory)Down to \n8 µADown to \n4.5 µA0.4 µA (No \nRTC) VDD=1.8 V 0.28 µA (No \nRTC) VDD=1.8 V\n0.8 µA (with \nRTC) VDD=1.8 V0.65 µA (with \nRTC) VDD=1.8 V\n0.4 µA (No \nRTC) VDD=3.0 V 0.29 µA (No \nRTC) VDD=3.0 V\n1 µA (with RTC) \nVDD=3.0 V0.85 µA (with \nRTC) VDD=3.0 V\n1. Legend:  \n“Y” = Yes (enable).  \n“O” = Optional can be enabled/disabled by software)  \n“-” = Not available\n2. Some peripherals with wakeup from Stop capability can reques t HSI to be enabled. In this case, HSI is woken up by the \nperipheral, and only feeds the peripheral which requested it. HSI is automatically put off when the peripheral does not need \nit anymore. \n3. UART and LPUART reception is functional in Stop mode. It generates a wakeup interrupt on Start. To generate a wakeup \non address match or received frame event, the LPUART can run on LSE clock while the UART has to wake up or keep \nrunning the HSI clock.\n4. I2C address detection is functional in Stop mode. It generates a wakeup interrupt in case of address match. It will wake up \nthe HSI during reception.Table 5. Functionalities depending on the working mode\n(from Run/active down to standby) (continued)(1)\nIPs Run/Active SleepLow-\npower \nrunLow-\npower \nsleepStop Standby\nWakeup \ncapabilityWakeup \ncapability\nTable 6. STM32L0xx peripherals interconnect matrix \nInterconnect \nsource Interconnect \ndestination Interconnect action Run Sleep Low- \npower \nrun Low- \npower \nsleep Stop\nCOMPxTIM2,TIM21,\nTIM22Timer input channel, \ntrigger from analog \nsignals comparison YY Y Y -\nLPTIMTimer input channel, \ntrigger from analog \nsignals comparison YY Y Y Y\nTIMx TIMxTimer triggered by other \ntimerYY Y Y -\nDS10184 Rev 10 19/133STM32L051x6 STM32L051x8 Functional overview\n323.3 Arm® Cortex®-M0+ core with MPU\nThe Cortex-M0+ processor is an entry-level 32-bit Arm Cortex processor designed for a \nbroad range of embedded applications. It offers  significant benefits to developers, including:\n• a simple architecture that is easy to learn and program\n• ultra-low power, energy-efficient operation\n• excellent code density\n• deterministic, high-performance interrupt handling\n• upward compatibility with Co rtex-M processor family\n• platform security robustness, with in tegrated Memory Protection Unit (MPU).\nThe Cortex-M0+ processor is built on a highly  area and power optimized 32-bit processor \ncore, with a 2-stage pipeline Von Neumann arch itecture. The processor delivers exceptional \nenergy efficiency through a small but powerful instruction set and extensively optimized design, providing high-end processing hardware including a single-cycle multiplier.\nThe Cortex-M0+ processor provides the except ional performance expected of a modern 32-\nbit architecture, with a higher code density t han other 8-bit and 16-bit microcontrollers.\nOwing to its embedded Arm core, the STM32L051x6/8 are compatible with all Arm tools and \nsoftware.RTCTIM21Timer triggered by Auto \nwake-upYY Y Y -\nLPTIMTimer triggered by RTC \neventYY Y Y Y\nAll clock \nsourceTIMxClock source used as \ninput channel for RC \nmeasurement and \ntrimming YY Y Y -\nGPIOTIMx Timer input channel and \ntrigger YY Y Y -\nLPTIMTimer input channel and \ntrigger YY Y Y Y\nADC Conversion  trigger Y Y Y Y -Table 6. STM32L0xx peripherals interconnect matrix (continued)\nInterconnect \nsource Interconnect \ndestination Interconnect action Run Sleep Low- \npower \nrun Low- \npower \nsleep Stop\nFunctional overview STM32L051x6 STM32L051x8\n20/133 DS10184 Rev 10Nested vectored interrupt controller (NVIC)\nThe ultra-low-power STM32L051x6/8 embed a nest ed vectored interrupt controller able to \nhandle up to 32 maskable interrupt channels and 4 priority levels.\nThe Cortex-M0+ processor closely integrates a configurable Nested Vectored Interrupt \nController (NVIC), to deliver  industry-leading interrupt performance. The NVIC: \n• includes a Non-Mask able Interrupt (NMI)\n• provides zero jitte r interrupt option\n• provides four interr upt priority levels\nThe tight integration of the processor core and  NVIC provides fast execution of Interrupt \nService Routines (ISRs), dramatically reducing  the interrupt latency. This is achieved \nthrough the hardware stacking  of registers, and the abilit y to abandon and restart load-\nmultiple and store-multiple operations. Interrupt handlers do not require any assembler wrapper code, removing any code overhead from the ISRs. Tail-chaining optimization also significantly reduces the overhead when switching from one ISR to another.\nTo optimize low-power designs, the NVIC int egrates with the sleep modes, that include a \ndeep sleep function that enables the entire device to enter rapidly stop or standby mode.\nThis hardware block provides flexible interrupt management features with minimal interrupt \nlatency.\n3.4 Reset and supply management\n3.4.1 Power supply schemes\n• VDD = 1.65 to 3.6 V: external power supply fo r I/Os and the internal regulator. Provided \nexternally through VDD pins.\n• VSSA, VDDA = 1.65 to 3.6 V: external analog power supplies for ADC reset blocks, RCs \nand PLL. VDDA and VSSA must be connected to VDD and VSS, respectively.\n3.4.2 Power supply supervisor\nThe devices have an integrated ZEROPOWER power-on reset (POR)/power-down reset (PDR) that can be coupled with a brownout reset (BOR) circuitry. \nTwo versions are available:\n• The version with BOR activated at power-on operates between 1.8 V and 3.6 V.\n• The other version without BOR oper ates between 1.65 V and 3.6 V. \nAfter the V\nDD threshold is reached (1.65 V or 1.8 V depending on the BOR which is active or \nnot at power-on), the option byte loading process starts, either to confirm or modify default thresholds, or to disable the BOR permanently: in this case, the VDD min value becomes 1.65 V (whatever the version, BO R active or not, at power-on).\nWhen BOR is active at power- on, it ensures proper operation starting from 1.8 V whatever \nthe power ramp-up phase before it reaches 1.8 V. When BOR is not active at power-up, the power ramp-up should guarantee that 1.65 V is reached on V\nDD at least 1 ms after it exits \nthe POR area.\nFive BOR thresholds are available through opti on bytes, starting from 1.8 V to 3 V. To \nreduce the power consumption in Stop mode, it is possible to automatically switch off the \nDS10184 Rev 10 21/133STM32L051x6 STM32L051x8 Functional overview\n32internal reference voltage (VREFINT ) in Stop mode. The device remains in reset mode when \nVDD is below a specified threshold, VPOR/PDR  or VBOR, without the need for any external \nreset circuit.\nNote: The start-up time at power-on is typically 3.3 ms when BOR is active  at power-up, the start-\nup time at power-on can be decreased down to  1 ms typically for devices with BOR inactive \nat power-up.\nThe devices feature an embedded programmable voltage detector (PVD) that monitors the \nVDD/VDDA  power supply and compares it to the VPVD threshold. This PVD offers 7 different \nlevels between 1.85 V and 3.05 V, chosen by software, with a step around 200 mV. An interrupt can be generated when V\nDD/VDDA  drops below the VPVD threshold and/or when \nVDD/VDDA  is higher than the VPVD threshold. The interrupt service routine can then generate \na warning message and/or put the MCU into a safe state. The PVD is enabled by software.\n3.4.3 Voltage regulator\nThe regulator has three operation modes: main (MR), low power (LPR) and power down.\n• MR is used in Run mode (nominal regulation)\n• LPR is used in the Low-power run, Low-power sleep and Stop modes\n• Power down is used in Standby mode. The regulator output is high impedance, the \nkernel circuitry is powered down, inducing zero consumption but the contents of the registers and RAM are lost except for the st andby circuitry (wakeup logic, IWDG, RTC, \nLSI, LSE crystal 32 KHz oscillator, RCC_CSR).\n3.5 Clock management\nThe clock controller distributes the clocks coming  from different oscillators to the core and \nthe peripherals. It also manages clock gating for low-power modes and ensures clock robustness. It features:\n• Clock prescaler\nTo get the best trade-off between speed a nd current consumption, the clock frequency \nto the CPU and peripherals can be adjusted by a programmable prescaler.\n• Safe clock switching\nClock sources can be changed safely on the fly in Run mode through a configuration \nregister.\n• Clock management\nTo reduce power consumption, the clock controller can stop the clock to the core, \nindividual peripherals or memory.\n• System clock source\nThree different clock sources can be used to drive the master clock SYSCLK:– 1-25 MHz high-speed external crystal (HSE), that can supply a PLL– 16 MHz high-speed internal RC oscillator (H SI), trimmable by software, that can \nsupply a PLLMultispeed internal RC oscilla tor (MSI), trimmable by software, able \nto generate 7 frequencies (65 kHz, 131 kHz, 262 kHz, 524 kHz, 1.05 MHz, 2.1 \nMHz, 4.2 MHz). When a 32.768 kHz clock so urce is available in the system (LSE), \nthe MSI frequency can be trimmed by so ftware down to a ±0.5% accuracy.\n• Auxiliary clock source\nTwo ultra-low-power clock sources that c an be used to drive the real-time clock:\nFunctional overview STM32L051x6 STM32L051x8\n22/133 DS10184 Rev 10– 32.768 kHz low-speed external crystal (LSE)\n– 37 kHz low-speed internal RC (LSI), also used to drive the independent watchdog. \nThe LSI clock can be measured using the high-speed internal RC oscillator for greater precision.\n• RTC clock source\nThe LSI, LSE or HSE sources can be chosen  to clock the RTC, whatever the system \nclock.\n• Startup clock\nAfter reset, the microcontroller restarts by default with an internal  2 MHz clock (MSI). \nThe prescaler ratio and clock source can be  changed by the application program as \nsoon as the code execution starts.\n• Clock security system (CSS)\nThis feature can be enabled by software. If an HSE clock failure occurs, the master \nclock is automatically switched to HSI and a software interrupt is generated if enabled.\nAnother clock security system can be enabled, in  case of failure of the LSE it provides \nan interrupt or wakeup event which is generated if enabled.\n• Clock-out capability (MCO: microcontroller clock output)\nIt outputs one of the internal clocks for external use by the application.\nSeveral prescalers allow the configuration of the AHB fr equency, each APB (APB1 and \nAPB2) domains. The maximum frequency of the AHB and the APB domains  is 32 MHz. See \nFigure 2  for details on the clock tree.\nDS10184 Rev 10 23/133STM32L051x6 STM32L051x8 Functional overview\n32Figure 2. Clock tree  \n06Y\x16\x17\x1a\x17\x1a9\x14/HJHQG\x1d\n+6(\x03 \x03+LJK\x10VSHHG\x03H[WHUQDO\x03FORFN\x03VLJQDO+6,\x03 \x03+LJK\x10VSHHG\x03LQWHUQDO\x03FORFN\x03VLJQDO/6,\x03 \x03/RZ\x10VSHHG\x03LQWHUQDO\x03FORFN\x03VLJQDO/6(\x03 \x03/RZ\x10VSHHG\x03H[WHUQDO\x03FORFN\x03VLJQDO06,\x03 \x030XOWLVSHHG\x03LQWHUQDO\x03FORFN\x03VLJQDO:DWFKGRJ\x03/6/6,\x035&\n/6(\x0326&57&/6,\x03WHPSR#9\x16\x16\n\x12\x03\x14\x0f\x15\x0f\x17\x0f\x1b\x0f\x14\x19\n+6,\x14\x19\x035&\n/HYHO\x03VKLIWHUV\n+6(\x0326&\n/HYHO\x03VKLIWHUV\n/68\n\x14\x030+]\x03&ORFN\x03\n\'HWHFWRU\n/6\'\x12\x03\x1b/6(\x03WHPSR\n06,\x035&\n/HYHO\x03VKLIWHUV\n\x12\x03\x15\x0f\x17\x0f\x1b\x0f\x14\x19\n\x12\x03\x15\x0f\x16\x0f\x17\n/HYHO\x03VKLIWHUV3//\n;\x03\n\x16\x0f\x17\x0f\x19\x0f\x1b\x0f\x14\x15\x0f\x14\x19\x0f\n\x15\x17\x0f\x16\x15\x0f\x17\x1b$+%\x03\n35(6&\n\x12\x03\x14\x0f\x15\x0f«\x0f\x03\x18\x14\x15\n&ORFN\x03\n6RXUFH\x03\n&RQWURO#9\x16\x16\n#9\x16\x16\n#9\x16\x16\n#9\x16\x16#9\x14\x1b#9\x14\x1b\n#9\x14\x1b#9\x14\x1b\n,\x15&\x14&/./38$57\x12\n8$57&/./37,0&/.\n/6(\n+6,\x14\x19\n6<6&/.\n3&/./6,QRW\x03\x0bVOHHS\x03RU\x03\nGHHSVOHHS\x0cQRW\x03\x0bVOHHS\x03RU\x03\nGHHSVOHHS\x0cQRW\x03GHHSVOHHSQRW\x03GHHSVOHHS\n+&/.\n7,0[&/.&.B3:5\n)&/.\n3//&/.+6(+6,\x14\x1906,/6(/6,\n+6(\x03SUHVHQW\x03RU\x03QRW#9\x16\x16\n#9\'\'&25(FNBUFKV\n\x12\x03\x14\x0f\x17+6,\x14\x1906,\x14\x030+]\nFNBSOOLQ(QDEOH\x03:DWFKGRJ\n57&\x15\x03HQDEOH\n$\'&\x03HQDEOH\n$\'&&/./68/6\'/6\'\n0&20&26(/\n3//65&57&6(/\n6\\VWHP\x03\n&ORFN\n3HULSKHUDOV\x03\nHQDEOH\n3HULSKHUDOV\x03\nHQDEOH3HULSKHUDO\nFORFN\x03HQDEOH3&/.\x14\x03WR\x03$3%\x14\x03\nSHULSKHUDOV\n,I\x03\x0b$3%\x14\x03SUHVF \x14\x0c\x03[\x14\nHOVH\x03[\x15\x0cWR\x037,0[\n3HULSKHUDO\nFORFN\x03HQDEOH\n$3%\x15\x03\n35(6&\n\x12\x03\x14\x0f\x15\x0f\x17\x0f\x1b\x0f\x14\x19\n3HULSKHUDO\nFORFN\x03HQDEOH3&/.\x15\x03WR\x03$3%\x15\x03\nSHULSKHUDOV\x16\x15\x030+]\x03\nPD[\x11\n,I\x03\x0b$3%\x15\x03SUHVF \x14\x0c\x03[\x14\nHOVH\x03[\x15\x0cWR\x037,0[\n3HULSKHUDOV\x03\nHQDEOH$3%\x14\x03\n35(6&\n\x12\x03\x14\x0f\x15\x0f\x17\x0f\x1b\x0f\x14\x19\nFunctional overview STM32L051x6 STM32L051x8\n24/133 DS10184 Rev 103.6 Low-power real-time cl ock and backup registers\nThe real time clock (RTC) and the 5 backup registers are supplied in all modes including \nstandby mode. The backup registers are five 32-b it registers used to store 20 bytes of user \napplication data. They are not reset by a system reset, or when the device wakes up from Standby mode.\nThe RTC is an independent BCD timer/counter. Its main features are the following:\n• Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, \nmonth, year, in BCD (binary-coded decimal) format\n• Automatically correction for 28, 29 (leap year), 30, and 31 day of the month\n• Two programmable alarms with wake up from Stop and Stan dby mode capability\n• Periodic wakeup from Stop and Standby with programmable resolution and period\n• On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to \nsynchronize it with a master clock.\n• Reference clock detection: a more precise se cond source clock (50 or 60 Hz) can be \nused to enhance the calendar precision.\n• Digital calibration circuit with 1 ppm resolu tion, to compensate for quartz crystal \ninaccuracy\n• 2 anti-tamper detection pins with programma ble filter. The MCU can be woken up from \nStop and Standby modes on tamper event detection.\n• Timestamp feature which can be used to save the calendar content. This function can \nbe triggered by an event on the timestamp pin, or by a tamper event. The MCU can be \nwoken up from Stop and Standby modes on timestamp event detection.\nThe RTC clock sources can be:\n• A 32.768 kHz external crystal\n• A resonator or  oscillator\n• The internal low-power RC oscillator (typical frequency of 37 kHz) \n• The high-speed external clock\n3.7 General-purpose inputs/outputs (GPIOs)\nEach of the GPIO pins can be configured by so ftware as output (push-pull or open-drain), as \ninput (with or without pull-up or pull-down) or as peripheral alternate function. Most of the \nGPIO pins are shared with digital or analog alternate functions, and can be individually \nremapped using dedicated alternate function regi sters. All GPIOs are high current capable. \nEach GPIO output, speed can be slowed (40 MH z, 10 MHz, 2 MHz, 400 kHz). The alternate \nfunction configuration of I/Os can be locked if  needed following a specific sequence in order \nto avoid spurious writing to the I/O registers.  The I/O controller is connected to a dedicated \nIO bus with a toggling speed of up to 32 MHz.\nExtended interrupt/event controller (EXTI)\nThe extended interrupt/event co ntroller consists of 28 edge det ector lines used to generate \ninterrupt/event requests. Each line can be individually configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the In ternal APB2 clock period. Up to 51 GPIOs can be connected \nto the 16 configurable interr upt/event lines. The 12 other lines are connected to PVD, RTC, \nUSARTs, LPUART, LPTIMER or comparator events.\nDS10184 Rev 10 25/133STM32L051x6 STM32L051x8 Functional overview\n323.8 Memories\nThe STM32L051x6/8 devices have the following features:\n• 8 Kbytes of embedded SRAM accessed (read/ write) at CPU clock speed with 0 wait \nstates. With the enhanced bus matrix, op erating the RAM does not lead to any \nperformance penalty during  accesses to th e system bus (AHB and APB buses).\n• The non-volatile memory is divided into three arrays:\n– 32 or 64 Kbytes of embedded Flash program memory– 2 Kbytes of data EEPROM– Information block containing 32 user and factory options bytes plus 4 Kbytes of \nsystem memory\nThe user options bytes are used to write-pr otect or read-out protect the memory (with \n4 Kbyte granularity) and/or readout-protect the whole memory with the following options:\n• Level 0 : no protection\n• Level 1 : memory readout protected. \nThe Flash memory cannot be read from or written to if either debug features are \nconnected or boot in RAM is selected\n• Level 2 : chip readout protected, debug features (Cortex-M0+ serial wire) and boot in \nRAM selection disabled (debugline fuse)\nThe firewall protects parts of code/data from acce ss by the rest of the code that is executed \noutside of the protected area. The granularit y of the protected code segment or the non-\nvolatile data segment is 256 bytes (Flash memory or EEPROM) against 64 bytes for the volatile data segment (RAM).\nThe whole non-volatile memory embeds th e error correction code (ECC) feature.\n3.9 Boot modes\nAt startup, BOOT0 pin and nBOOT1 option bit are used to select one of three boot options:\n• Boot from Flash memory\n• Boot from System memory\n• Boot from embedded RAM\nThe boot loader is located in System memory. It is used to reprogram the Flash memory by \nusing SPI1(PA4, PA5, PA6, PA7 ) or SPI2 (PB12, PB13, PB 14, PB15), USART1(PA9, \nPA10) or USART2(PA2, PA3). See STM32™ mi crocontroller system memory boot mode \nAN2606 for details.\nFunctional overview STM32L051x6 STM32L051x8\n26/133 DS10184 Rev 103.10 Direct memory  access (DMA)\nThe flexible 7-channel, general-purpose DMA is able to manage memory-to-memory, \nperipheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management, avoiding the generation of interrupts when the controller reaches the end of the buffer.\nEach channel is connected to dedicated hardware DMA requests, with software trigger \nsupport for each channel. Configuration is done by software and transfer sizes between source and destination are independent.\nThe DMA can be used with the main peripherals:  SPI, I\n2C, USART, LPUART, \ngeneral-purpose timers, and ADC.\n3.11 Analog-to-digital converter (ADC)\nA native 12-bit, extended to 16-bit through hardware oversampling, analog-to-digital converter is embedded into STM32L051x6/8 device. It has up to 16 external channels and 3 internal channels (temperature sensor, voltage  reference). Three channels, PA0, PA4 and \nPA5, are fast channels, while the others are standard channels.\nThe ADC performs conversions in single-shot  or scan mode. In sc an mode, automatic \nconversion is performed on a selected group of analog inputs.\nThe ADC frequency is independent from t he CPU frequency, allo wing maximum sampling \nrate of 1.14 MSPS even with a low CPU spee d. The ADC consumption is low at all \nfrequencies (~25 µA at 10 kSPS, ~200 µA  at 1MSPS). An auto-shutdown function \nguarantees that the ADC is powered off ex cept during the active conversion phase.\nThe ADC can be served by the DMA controller. It can operate from a supply voltage down to \n1.65 V. \nThe ADC features a hardware oversampler up to 256 samples, this improves the resolution \nto 16 bits (see AN2668).\nAn analog watchdog feature allows very precis e monitoring of the converted voltage of one, \nsome or all scanned channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.\nThe events generated by the general-purpose timers (TIMx) can be internally connected to \nthe ADC start triggers, to allow the application to synchronize A/D conversions and timers.\n3.12 Temperature sensor\nThe temperature sensor (TSENSE ) generates a voltage VSENSE that varies linearly with \ntemperature.\nThe temperature sensor is internally connec ted to the ADC_IN18 input channel which is \nused to convert the sensor output voltage into a digital value. \nThe sensor provides good linearity but it has to be calibrated to obtain good overall \naccuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.\nDS10184 Rev 10 27/133STM32L051x6 STM32L051x8 Functional overview\n32To improve the accuracy of the temperature sensor measurement, each device is \nindividually factory-calibrated by ST. The te mperature sensor factory calibration data are \nstored by ST in the system memory area, accessible in read-only mode. \n          \n3.12.1 Internal voltage reference (VREFINT )\nThe internal voltage reference (VREFINT ) provides a stable (bandgap) voltage output for the \nADC and Comparators. VREFINT  is internally con nected to the ADC_IN17 input channel. It \nenables accurate monitoring of the VDD value (when no external voltage, VREF+, is available \nfor ADC). The precise voltage of VREFINT  is individually measured for each part by ST during \nproduction test and stored in the system memo ry area. It is accessible in read-only mode. \n          \n3.13 Ultra-low-power comparators and reference voltage\nThe STM32L051x6/8 embed two comparators sharing the same current bias and reference \nvoltage. The reference voltage can be internal or external (coming from an I/O).\n• One comparator with ultra low consumption\n• One comparator with rail-to-rail inputs, fast or slow mode. \n• The threshold can be one of the following:\n– External I/O pins– Internal reference voltage (V\nREFINT )\n– submultiple of Internal reference voltage(1/4, 1/2, 3/4) for the rail to rail \ncomparator.\nBoth comparators can wake up the devices from Stop mode, and be combined into a \nwindow comparator.\nThe internal reference voltage is available externally via a low-power / low-current output \nbuffer (driving current capability of 1 µA typical).Table 7. Temperature sensor calibration values\nCalibration value name Description Memory address\nTSENSE_CAL1TS ADC raw data acquired at \ntemperature of 30 °C,  \nVDDA= 3 V0x1FF8 007A - 0x1FF8 007B\nTSENSE_CAL2TS ADC raw data acquired at \ntemperature of 130 °C  \nVDDA= 3 V0x1FF8 007E - 0x1FF8 007F\nTable 8. Internal voltage reference measured values\nCalibration value name Description Memory address\nVREFINT_CALRaw data acquired at \ntemperature of 25 °C\nVDDA = 3 V0x1FF8 0078 - 0x1FF8 0079\nFunctional overview STM32L051x6 STM32L051x8\n28/133 DS10184 Rev 103.14 System config uration controller\nThe system configuration cont roller provides the capabilit y to remap some alternate \nfunctions on different I/O ports.\nThe highly flexible routing inte rface allows the application firm ware to control the routing of \ndifferent I/Os to the TIM2, TIM21, TIM22 and LP TIM timer input captures . It also controls the \nrouting of internal analog signals to ADC,  COMP1 and COMP2 and the internal reference \nvoltage VREFINT . \n3.15 Timers and watchdogs\nThe ultra-low-power STM32L051x6/8 devices include three general-purpose timers, one \nlow- power timer (LPTIM), one basic timer, two watchdog timers and the SysTick timer.\nTable 9  compares the features of the general-purpose and basic timers.\n          \n3.15.1 General-purpose timers  (TIM2, TIM21 and TIM22)\nThere are three synchronizable general-purpose timers embedded in the STM32L051x6/8 \ndevices (see Table 9  for differences).\nTIM2\nTIM2 is based on 16-bit auto-reload up/down counter. It includes a 16-bit prescaler. It \nfeatures four independent channels each for input capture/output compare, PWM or one-\npulse mode output. \nThe TIM2 general-purpose timers can work to gether or with the TIM21 and TIM22 general-\npurpose timers via the Timer Link feature for synchronization or event chaining. Their counter can be frozen in debug mode. Any of the general-purpose timers can be used to generate PWM outputs.\nTIM2 has independent DMA request generation.This timer is capable of handling quadrature (incremental) encoder signals and the digital \noutputs from 1 to 3 hall-effect sensors.\nTIM21 and TIM22\nTIM21 and TIM22 are based on a 16-bit auto-r eload up/down counter. They include a 16-bit \nprescaler. They have two independent channels  for input capture/output compare, PWM or Table 9. Timer feature comparison \nTimerCounter \nresolutionCounter type Prescaler factorDMA \nrequest \ngenerationCapture/compare \nchannelsComplementary\noutputs\nTIM2 16-bitUp, down, \nup/downAny integer between \n1 and 65536Yes 4 No\nTIM21, \nTIM2216-bitUp, down, \nup/downAny integer between \n1 and 65536No 2 No\nTIM6 16-bit UpAny integer between \n1 and 65536Yes 0 No\nDS10184 Rev 10 29/133STM32L051x6 STM32L051x8 Functional overview\n32one-pulse mode output. They can work together and be synchronized with the TIM2, full-\nfeatured general-purpose timers.\nThey can also be used as simple time bases and be clocked by the LSE clock source \n(32.768 kHz) to provide time bases independent from the main CPU clock.\n3.15.2 Low-power Timer (LPTIM)\nThe low-power timer has an independent clock and is running also in Stop mode if it is clocked by LSE, LSI or an external clock. It is able to wakeup the devices from Stop mode.\nThis low-power timer supports the following features:\n• 16-bit up counter with 16-bit autoreload register\n• 16-bit compare register\n• Configurable output: pulse, PWM\n• Continuous / one shot mode\n• Selectable software / hardware input trigger\n• Selectable clock source\n– Internal clock source: L SE, LSI, HSI or APB clock\n– External clock source over LPTIM input (working even with no internal clock \nsource running, used by the Pulse Counter Application)\n• Programmable digital glitch filter\n• Encoder mode\n3.15.3 Basic timer (TIM6)\nThis timer can be used as a generic 16-bit timebase.\n3.15.4 SysTick timer\nThis timer is dedicated to the OS, but could also be used as a standard downcounter. It is \nbased on a 24-bit downcounter with autore load capability and a programmable clock \nsource. It features a maskable system interr upt generation when the counter reaches ‘0’.\n3.15.5 Independent watchdog (IWDG)\nThe independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is \nclocked from an independent 37 kHz internal RC  and, as it operates independently of the \nmain clock, it can operate in Stop and Stan dby modes. It can be used either as a watchdog \nto reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes. The counter can be frozen in debug mode.\n3.15.6 Window watchdog (WWDG)\nThe window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It  has an early warning interrupt capab ility and the counter can be frozen in \ndebug mode.\nFunctional overview STM32L051x6 STM32L051x8\n30/133 DS10184 Rev 103.16 Communication interfaces\n3.16.1 I2C bus\ntwo I2C interface (I2C1, I2C2) can operate in multimaster or slave modes. \nEach I2C interface can support Standard mode (Sm, up to 100 kbit/s), Fast mode (Fm, up to \n400 kbit/s) and Fast Mode Plus (Fm+, up to 1 Mbit/s) with 20 mA output drive on some I/Os.\n7-bit and 10-bit addressing modes, multiple  7-bit slave addresses (2 addresses, 1 with \nconfigurable mask) are also supported as we ll as programmable analog and digital noise \nfilters.\n          \nIn addition, I2C1 provides hardware support for SMBus 2.0 and PMBus 1.1: ARP capability, \nHost notify protocol, hardware CRC (PEC) gener ation/verification, timeouts verifications and \nALERT protocol management. I2C1 also has a clock domain independent from the CPU clock, allowing the I2C1 to wake up the MCU from Stop mode on address match.\nEach I2C interface can be served by the DMA controller.Refer to Table 11  for an overview of I2C interface features.\n          Table 10. Comparison of I2C analog and digital filters\nAnalog filter Digital filter\nPulse width of \nsuppressed spikes ≥ 50 nsProgrammable length from 1 to 15 \nI2C peripheral clocks\nBenefits Available in Stop mode1. Extra filtering capability vs. \nstandard requirements.  \n2. Stable length\nDrawbacksVariations depending on \ntemperature, voltage, processWakeup from Stop on address \nmatch is not available when digital filter is enabled.\nTable 11. STM32L051x6/8 I2C implementation \nI2C features(1)\n1. X = supported.I2C1 I2C2\n7-bit addressing mode X X\n10-bit addressing mode X X\nStandard mode (up to 100 kbit/s) X X\nFast mode (up to 400 kbit/s) X XFast Mode Plus with 20 mA output drive I/Os (up to 1 Mbit/s) X X\n(2)\n2. See  for the list of I/Os that feature Fast Mode Plus capability Independent clock X -\nSMBus X -Wakeup from STOP X -\nDS10184 Rev 10 31/133STM32L051x6 STM32L051x8 Functional overview\n323.16.2 Universal synchronous/asynchr onous receiver tran smitter (USART)\nThe two USART interfaces (USART1, USART2) are able to communicate at speeds of up to \n4 Mbit/s.\nThey provide hardware management of the CTS, RTS and RS485 driver enable (DE) \nsignals, multiprocessor co mmunication mode, master synchronous communication and \nsingle-wire half-duplex communication mode. They also support SmartCard communication (ISO 7816), IrDA SIR ENDEC, LIN Master/Slave capability, auto baud rate feature and has \na clock domain independent from the CPU clock, allowing to wake up the MCU from Stop mode using baudrates up to 42 Kbaud.\nAll USART interfaces can be served by the DMA controller.Table 12  for the supported modes and features of USART interfaces.\n          \n3.16.3 Low-power universal asynchron ous receiver transmitter (LPUART)\nThe devices embed one Low-power UART. The LPUART supports asynchronous serial \ncommunication with minimum power consumption.  It supports half duplex single wire \ncommunication and modem operations (C TS/RTS). It allows multiprocessor \ncommunication.\nThe LPUART has a clock domain independent from the CPU clock. It can wake up the \nsystem from Stop mode using baudrates up to 46 Kbaud. The Wakeup events from Stop mode are programmable and can be: \n• Start bit detection\n• Or any received data frame \n• Or a specific programmed data frameTable 12. USART implementation \nUSART modes/features(1)\n1. X = supported.USART1 and USART2\nHardware flow control for modem X\nContinuous communication using DMA XMultiprocessor communication XSynchronous mode\n(2)\n2. This mode allows using the USART as an SPI master.X\nSmartcard mode X\nSingle-wire half-duplex communication XIrDA SIR ENDEC block X\nLIN mode X\nDual clock domain and wakeup from Stop mode XReceiver timeout interrupt X\nModbus communication X\nAuto baud rate detection (4 modes) XDriver Enable X\nFunctional overview STM32L051x6 STM32L051x8\n32/133 DS10184 Rev 10Only a 32.768 kHz clock (LSE) is needed to allow LPUART communication up to 9600 \nbaud. Therefore, even in Stop mode, the LPUART can wait for an incoming frame while having an extremely low energy consumption.  Higher speed clock can be used to reach \nhigher baudrates.\nLPUART interface can be served by the DMA controller.\n3.16.4 Serial peripheral interface (SPI)/Inter-integrated sound (I2S)\nUp to two SPIs are able to communicate at up to 16 Mbits/s in slave and master modes in \nfull-duplex and half-duplex communication mo des. The 3-bit prescaler gives 8 master mode \nfrequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification support s basic SD Card/MMC modes. \nThe USARTs with synchronous capabilit y can also be used as SPI master.\nOne standard I2S interfaces (multi plexed with SPI2) is available.  It can operate in master or \nslave mode, and can be configured to operate wit h a 16-/32-bit resolution as input or output \nchannels. Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When the I2S interfaces is configured in master mode, th e master clock can be output to the external \nDAC/CODEC at 256 times the sampling frequency.\nThe SPIs can be served by the DMA controller.Refer to Table 13  for the differences between SPI1 and SPI2.\n          \n3.17 Cyclic redundancy che ck (CRC) calculation unit\nThe CRC (cyclic redundancy check) calculati on unit is used to get a CRC code using a \nconfigurable generator polynomial value and size.\nAmong other applications, CRC-based techniques are used to verify data transmission or \nstorage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compar ed with a reference signature generated at \nlinktime and stored at a given memory location.\n3.18 Serial wire debug port (SW-DP)\nAn Arm SW-DP interface is provided to allow a serial wire debugging tool to be connected to the MCU.Table 13. SPI/I2S implementation\nSPI features(1)\n1. X = supported.SPI1 SPI2\nHardware CRC calculation X X\nI2S mode - X\nTI mode X X\nDS10184 Rev 10 33/133STM32L051x6 STM32L051x8 Pin descriptions\n444 Pin descriptions\nFigure 3. STM32L051x6/8 LQFP64 pinout \n1. The above figure shows the package top view.\n2. PA11 and PA12 input/outputs (greyed out  pins) are supplied by VDDIO2. \x19\x17 \x19\x16 \x19\x15 \x19\x14 \x19\x13 \x18\x1c \x18\x1b \x18\x1a \x18\x19 \x18\x18 \x18\x17 \x18\x16 \x18\x15 \x18\x14 \x18\x13 \x17\x1c\n\x17\x1b\n\x17\x1a\n\x03\x17\x19\n\x03\x17\x18\n\x03\x17\x17\x03\x17\x16\n\x17\x15\n\x17\x14\n\x17\x13\n\x16\x1c\n\x16\x1b\n\x16\x1a\n\x16\x19\n\x16\x18\n\x16\x17\n\x16\x16\n\x14\x1a \x14\x1b \x14\x1c \x15\x13 \x15\x14 \x15\x15 \x15\x16 \x15\x17 \x15\x1c \x16\x13 \x16\x14 \x16\x15 \x15\x18 \x15\x19 \x15\x1a \x15\x1b\x14\n\x15\n\x16\n\x17\x18\n\x19\x03\n\x1a\x03\x1b\x03\n\x1c\x03\n\x14\x13\n\x14\x14\x03\n\x14\x15\x03\n\x14\x16\n\x14\x17\n\x14\x18\n\x14\x199\'\'\n3&\x14\x16\n3&\x14\x17\x1026&\x16\x15B,1\n3&\x14\x18\x1026&\x16\x15B287\n3+\x13\x03\x1026&B,1\n3+\x14\x1026&B287\n1567\n3&\x13\n3&\x143&\x15\n3&\x16\n966$\n9\'\'$\n3$\x13\n3$\x143$\x15\n9\'\'\n966 \x03\x03\n3%\x1c\x03\x033%\x1b\x03\x03\n%227\x13\x03\x03\n3%\x1a\x03\x03\n3%\x19\x03\x03\n3%\x18\x03\x03\n3%\x17\x03\x03\n3%\x16\x03\x03\n3\'\x15\x03\x03\n3&\x14\x15\x03\x03\n3&\x14\x14\x03\x03\n3&\x14\x13\x03\x03\n3$\x14\x18\x03\x033$\x14\x17\x03\n9\'\',2\x15\x03\x03966\n3$\x14\x16\x03\x03\n3$\x14\x15\x03\x03\n3$\x14\x14\x03\x03\n3$\x14\x13\x03\x03\n3$\x1c\x03\x03\n3$\x1b\x03\x03\n3&\x1c\x03\x03\n3&\x1b\x03\x03\n3&\x1a\x03\x03\n3&\x19\x03\x033%\x14\x18\x03\x03\n3%\x14\x17\x03\x03\n3%\x14\x16\x03\x03\n3%\x14\x15\x033$\x16\n966\n9\'\'\n3$\x17\n3$\x183$\x19\n3$\x1a\n3&\x17\n3&\x18\n3%\x13\n3%\x14\n3%\x15\n3%\x14\x13\n3%\x14\x14\n966\n9\'\'/4)3\x19\x17\n06\x16\x17\x1a\x17\x149\x15\nPin descriptions STM32L051x6 STM32L051x8\n34/133 DS10184 Rev 10Figure 4. STM32L051x6/8 TFBGA64 ballout  \n1. The above figure shows the package top view.\n2. PA11 and PA12 input/outputs (greyed out  pins) are supplied by VDDIO2. 06Y\x16\x17\x1a\x17\x169\x18W,ϬͲ\nK^\x12ͺ/EW\x12ϭϰͲ\nK^\x12ϯϮͺ\n/E\nW\x12ϭϱͲ\nK^\x12ϯϮͺ\nKhd\nW,ϭͲ\nK^\x12ͺK\nhd\x04\n\x11\n\x12\n\x18\n\x1c\n&\n\'\n,ϴ Ϯϯ ϰ ϱ ϲ ϳϭ\nEZ^d\ns^^\x04\nsZ\x1c&н\ns\x18\x18\x04W\x12ϭϯ\ns\x18\x18\ns^^\ns\x18\x18\nW\x12ϭ\nW\x12Ϯ\nW\x04Ϭ\nW\x04ϭW\x11ϵ W\x11ϰ W\x11ϯ W\x04ϭϱ W\x04ϭϰ W\x04ϭϯ\nW\x11ϴ \x11KKdϬ W\x18Ϯ W\x12ϭϭ W\x12ϭϬ W\x04ϭϮ\nW\x11ϳ W\x11ϱ W\x12ϭϮ W\x04ϭϬ W\x04ϵ W\x04ϭϭ\nW\x11ϲ s^^ s^^ s^^ W\x04ϴ W\x12ϵ\nW\x12Ϭ s\x18\x18 s\x18\x18s\x18\x18\n/KϮW\x12ϳ W\x12ϴ\nW\x04Ϯ W\x04ϱ W\x11Ϭ W\x12ϲ W\x11ϭϱ W\x11ϭϰ\nW\x04ϯ W\x04ϲ W\x11ϭ W\x11Ϯ W\x11ϭϬ W\x11ϭϯ\nW\x04ϰ W\x04ϳ W\x12ϰ W\x12ϱ W\x11ϭϭ W\x11ϭϮ\nDS10184 Rev 10 35/133STM32L051x6 STM32L051x8 Pin descriptions\n44Figure 5. STM32L051x6/8 LQFP48 pinout \n1. The above figure shows the package top view.\n2. PA11 and PA12 input/outputs (greyed out  pins) are supplied by VDDIO2. \nFigure 6. STM32L051x6/8 UFQFPN48\n1. The above figure shows the package top view.\n2. PA11 and PA12 input/outputs (greyed out  pins) are supplied by VDDIO2. \x17\x17 \x17\x16 \x17\x15 \x17\x14 \x17\x13 \x16\x1c \x16\x1b \x16\x1a\n\x16\x19\n\x16\x18\n\x16\x17\n\x16\x16\n\x16\x15\n\x16\x14\n\x16\x13\n\x15\x1c\n\x15\x1b\n\x15\x1a\n\x15\x19\n\x15\x18\n\x15\x17\x15\x16\x14\x15\n\x14\x16 \x14\x17 \x14\x18 \x14\x19 \x14\x1a \x14\x1b \x14\x1c \x15\x13 \x15\x14 \x15\x15\x14\n\x15\n\x16\n\x17\n\x18\n\x19\x03\x1a\x03\n\x1b\x03\n\x1c\x03\n\x14\x13\n\x14\x14\x17\x1b \x17\x1a \x17\x19 \x17\x183$\x16\n3$\x17\n3$\x18\n3$\x19\n3$\x1a\n3%\x13\n3%\x14\n3%\x15\n3%\x14\x13\n3%\x14\x14\n966\n9\'\'9\'\',2\x15966 \x03\x03\n3$\x14\x16\x03\x03\n3$\x14\x15\x03\x033$\x14\x14\x03\x03\n3$\x14\x13\x03\x03\n3$\x1c\x03\x033$\x1b\x03\x03\n3%\x14\x18\x03\x03\n3%\x14\x17\x03\x03\n3%\x14\x16\x03\x033%\x14\x15\x039\'\'\n3&\x14\x16\n3&\x14\x17\x1026&\x16\x15B,1\n3&\x14\x18\x1026&\x16\x15B287\n3+\x13\x1026&B,1\n3+\x14\x1026&B287\n1567\n966$\n9\'\'$\n3$\x13\n3$\x14\n3$\x15\n9\'\'\n966 \x03\x03\n3%\x1c\x03\x033%\x1b\x03\x03\n%227\x13\x03\x03\n3%\x1a\x03\x03\n3%\x19\x03\x03\n3%\x18\x03\x03\n3%\x17\x03\x033%\x16\x03\x03\n3$\x14\x18\x03\x03\n3$\x14\x17\x03\n/4)3\x17\x1b\n06\x16\x17\x1a\x17\x189\x15\n06Y\x19\x15\x17\x14\x199\x148)4)31\x17\x1b\x14\n\x15\n\x16\n\x17\n\x18\n\x19\n\x1a\x1b\n\x1c\n\x14\x13\n\x14\x14\n\x14\x159\'\'\n3&\x14\x16\n3&\x14\x17\x1026&\x16\x15B,1\n3&\x14\x18\x1026&\x16\x15B287\n3+\x13\x1026&B,1\n3+\x14\x1026&B287\n1567\n966$\n9\'\'$\n3$\x13\n3$\x14\n3$\x15\x16\x19\n\x16\x18\n\x16\x17\n\x16\x16\n\x16\x15\n\x16\x14\n\x16\x13\x15\x1c\n\x15\x1b\n\x15\x1a\n\x15\x19\n\x15\x18\x16\x1c\n\x16\x1a\x17\x13\n\x16\x1b\x17\x18\n\x17\x16\n\x17\x14\x17\x1b\n\x17\x1a\x17\x19\n\x17\x17\x17\x15\n\x15\x15\n\x15\x17\x15\x14\n\x15\x16\x14\x19\n\x14\x1b\n\x15\x13\x14\x16\n\x14\x17\x14\x18\n\x14\x1a\x14\x1c3$\x16\n3$\x17\n3$\x1a3%\x15\n9\'\'3$\x18\n3$\x19\n3%\x14\x133%\x13\n3%\x14\n3%\x14\x14\n9669\'\',2\x15966\n3$\x14\x16\n3$\x14\x15\n3$\x14\x14\n3$\x14\x13\n3$\x1c3$\x1b\n3%\x14\x18\n3%\x14\x17\n3%\x14\x16\n3%\x14\x159\'\'966\n%227\x133%\x18\n3$\x14\x173%\x1c\n3%\x1b\n3%\x173%\x1a\n3%\x19\n3%\x16\n3$\x14\x18\nPin descriptions STM32L051x6 STM32L051x8\n36/133 DS10184 Rev 10Figure 7. STM32L051x6/8 WLCSP36 ballout \n1. The above figure shows the package top view.\nFigure 8. STM32L051x6/8 LQFP32 pinout \n1. The above figure shows the package top view.3$\x14\x133$\x14\x16\n06Y\x16\x1a\x1b\x18\x169\x14$\n%\n&\n\'\n(\n)\x14\x15\x16 \x17\x18 \x19\n3$\x14\x15\n3$\x1c\n3$\x1b\n9\'\'3$\x14\x18\n3$\x14\x17\n3$\x14\x14\n3%\x14\x14\n3%\x14\x13\n3%\x153%\x17 3%\x1a 9\'\'3&\x14\x17\x10\n26&\x16\x15\nB,1\n3%\x16 3%\x19 3%\x1b3&\x14\x18\x10\n26&\x16\x15\nB287\n3%\x14 3%\x18 %22\n7\x131567\n3%\x13 3$\x13 9\'\'$ 966\n3$\x19 3$\x17 3$\x15 95()\n\x0e\n3$\x1a 3$\x18 3$\x16 3$\x14\n06Y\x16\x18\x17\x15\x1c9\x16\x16\x15\x16\x14 \x16\x13\x15\x1c \x15\x1b\x15\x1a \x15\x19\x15\x18\n\x15\x17\n\x15\x16\n\x15\x15\n\x15\x13\n\x14\x1c\n\x14\x1b\n\x14\x1a\x1b\x1c\x14 \x13\x14 \x14\x14 \x15\x14 \x16\x14\x17 \x14\x18\x14\x19\x14\n\x15\x16\x17\x18\n\x19\x03\x03\n\x1a\x03\x03\n3$\x16\n3$\x17\n3$\x18\n3$\x19\n3$\x1a\n3%\x13\n3%\x14\n9663$\x14\x17\n3$\x14\x163$\x14\x153$\x14\x143$\x14\x133$\x1c3$\x1b9\'\'\n1567\n9\'\'$\n3$\x13\n3$\x14\n3$\x15\n966\n%227\x13\n3%\x1a\n3%\x19\n3%\x18\n3%\x17\n3%\x16\n3$\x14\x18\n3&\x14\x17\x1026&\x16\x15B,1\n3&\x14\x18\x1026&\x16\x15B287\n9\'\'\x15\x14 /4)3\x16\x15\nDS10184 Rev 10 37/133STM32L051x6 STM32L051x8 Pin descriptions\n44Figure 9. STM32L051x6/8 UFQFPN32 pinout \n1. The above figure shows the package top view.\n          06Y\x16\x1a\x1b\x18\x179\x15\x16\x15\x16\x14 \x16\x13\x15\x1c \x15\x1b\x15\x1a \x15\x19\x15\x18\x15\x17\n\x15\x16\n\x15\x15\n\x15\x13\n\x14\x1c\n\x14\x1b\n\x14\x1a \x1b\x1c\x14 \x13\x14 \x14\x14 \x15\x14 \x16 \x14\x17 \x14\x18\x14\x19\x14\n\x15\x16\n\x17\n\x18\n\x19\x03\x03\n\x1a\x03\x03\n3$\x16\n3$\x17\n3$\x18\n3$\x19\n3$\x1a\n3%\x13\n3%\x14\n3%\x153$\x14\x17\n3$\x14\x163$\x14\x153$\x14\x143$\x14\x133$\x1c3$\x1b9\'\'\n1567\n9\'\'$\n3$\x13\n3$\x14\n3$\x15\n3%\x1b\n%227\x13\n3%\x1a\n3%\x19\n3%\x18\n3%\x17\n3%\x16\n3$\x14\x18\n3&\x14\x17\x1026&\x16\x15B,1\n3&\x14\x18\x1026&\x16\x15B287\n9\'\'\x15\x14 966\nTable 14. Legend/abbreviations used in the pinout table \nName Abbreviation Definition \nPin name Unless otherwise specified in brackets below the pin name, the pin function during and \nafter reset is the same as the actual pin name \nPin type S Supply pin \nI Input only pin \nI/O Input / output pin \nI/O structure FT 5 V tolerant I/O \nFTf 5 V tolerant I/O, FM+ capable\nTC Standard 3.3V I/O \nB Dedicated BOOT0 pin\nRST Bidirectional reset pin with embedded weak pull-up resistor\nNotes Unless otherwise specified by a note, all I/Os are set as floating inputs during and after \nreset. \nPin functions Alternate \nfunctions Functions selected through GPIOx_AFR registers \nAdditional \nfunctions Functions directly selected/enabl ed through peripheral registers \nPin descriptions STM32L051x6 STM32L051x8\n38/133 DS10184 Rev 10Table 15. STM32L051x6/8 pin definitions  \nPin Number\nPin name \n(function \nafter reset)\nPin type\nI/O structure\nNotesAlternate functionsAdditional \nfunctionsLQFP64\nTFBGA64\nLQFP48\nUFQFPN48\nWLCSP36(1)\nLQFP32\nUFQFPN32\n1B 211 - - - V D D S - - - -\n2 A2 2 2 - - - PC13 I/O FT - -RTC_TAMP1/\nRTC_TS/\nRTC_OUT/\nWKUP2\n3A 133 A 62 2PC14-\nOSC32_IN \n(PC14)I/O FT - - OSC32_IN\n4B 144 B 63 3PC15-\nOSC32_OUT \n(PC15)I/O TC - - OSC32_OUT\n5C 155 - - -PH0-OSC_IN \n(PH0)I/O TC - - OSC_IN\n6D 166 - - -PH1-\nOSC_OUT \n(PH1)I/O TC - - OSC_OUT\n7 E1 7 7 C6 4 4 NRST I/O RST - - -\n8 E3 - - - - - PC0 I/O FT -LPTIM1_IN1, \nEVENTOUTADC_IN10\n9 E2 - - - - - PC1 I/O FT -LPTIM1_OUT, \nEVENTOUTADC_IN11\n10 F2 - - - - - PC2 I/O FT -LPTIM1_IN2, \nSPI2_MISO/I2S2_M\nCKADC_IN12\n11 - - - - - - PC3 I/O FT -LPTIM1_ETR, \nSPI2_MOSI/I2S2_SDADC_IN13\n12 F1 8 8 - - - VSSA S - - -\n-G 1-- E 6- - V R E F + S - - -\n13 H1 9 9 D5 5 5 VDDA S - - -\n14 G2 10 10 D4 6 6 PA0 I/O TC -TIM2_CH1, \nUSART2_CTS, \nTIM2_ETR, \nCOMP1_OUTCOMP1_INM6, \nADC_IN0, \nRTC_TAMP2/WKU\nP1\nDS10184 Rev 10 39/133STM32L051x6 STM32L051x8 Pin descriptions\n4415 H2 11 11 F6 7 7 PA1 I/O FT -EVENTOUT, \nTIM2_CH2, \nUSART2_RTS/\nUSART2_DE, \nTIM21_ETRCOMP1_INP, \nADC_IN1\n16 F3 12 12 E5 8 8 PA2 I/O FT -TIM21_CH1, \nTIM2_CH3, \nUSART2_TX, \nCOMP2_OUTCOMP2_INM6, \nADC_IN2\n17 G3 13 13 F5 9 9 PA3 I/O FT -TIM21_CH2, \nTIM2_CH4, \nUSART2_RXCOMP2_INP, \nADC_IN3\n18 C2 - - - - - VSS S - - -\n19 D2 - - - - - VDD S - - -\n20 H3 14 14 E4 10 10 PA4 I/O TCSPI1_NSS, \nUSART2_CK, \nTIM22_ETRCOMP1_INM4, \nCOMP2_INM4, \nADC_IN4\n21 F4 15 15 F4 11 11 PA5 I/O TC -SPI1_SCK, \nTIM2_ETR, \nTIM2_CH1COMP1_INM5, \nCOMP2_INM5, \nADC_IN5\n22 G4 16 16 E3 12 12 PA6 I/O FT -SPI1_MISO, \nLPUART1_CTS, \nTIM22_CH1, \nEVENTOUT, \nCOMP1_OUTADC_IN6\n23 H4 17 17 F3 13 13 PA7 I/O FT -SPI1_MOSI, \nTIM22_CH2, \nEVENTOUT, \nCOMP2_OUTADC_IN7\n24 H5 - - - - - PC4 I/O FT -EVENTOUT, \nLPUART1_TXADC_IN14\n25 H6 - - - - - PC5 I/O FT - LPUART1_RX, ADC_IN15\n26 F5 18 18 D3 14 14 PB0 I/O FT - EVENTOUTADC_IN8, \nVREF_OUT\n27 G5 19 19 C3 15 15 PB1 I/O FT - LPUART1_RTS/\nLPUART1_DEADC_IN9, \nVREF_OUTTable 15. STM32L051x6/8 pin definitions  (continued)\nPin Number\nPin name \n(function \nafter reset)\nPin type\nI/O structure\nNotesAlternate functionsAdditional \nfunctionsLQFP64\nTFBGA64\nLQFP48\nUFQFPN48\nWLCSP36(1)\nLQFP32\nUFQFPN32\nPin descriptions STM32L051x6 STM32L051x8\n40/133 DS10184 Rev 1028 G6 20 20 F2 - 16 PB2 I/O FT - LPTIM1_OUT -\n29 G7 21 21 E2 - - PB10 I/O FT -TIM2_CH3, \nLPUART1_TX, \nSPI2_SCK, \nI2C2_SCL-\n30 H7 22 22 D2 - - PB11 I/O FT -EVENTOUT, \nTIM2_CH4, \nLPUART1_RX, \nI2C2_SDA-\n31 D6 23 23 - 16 - VSS S - - - -\n32 E5 24 24 F1 17 17 VDD S - - - -\n33 H8 25 25 - - - PB12 I/O FT -SPI2_NSS/I2S2_WS, \nLPUART1_RTS/\nLPUART1_DE,\nEVENTOUT-\n34 G8 26 26 - - - PB13 I/O FTf -SPI2_SCK/I2S2_CK, \nLPUART1_CTS, \nI2C2_SCL, \nTIM21_CH1-\n35 F8 27 27 - - - PB14 I/O FTf -SPI2_MISO/I\n2S2_MCK, \nRTC_OUT, \nLPUART1_RTS/\nLPUART1_DE, \nI2C2_SDA, \nTIM21_CH2-\n36 F7 28 28 - - - PB15 I/O FT -SPI2_MOSI/I2S2_SD\n, RTC_REFIN-\n37 F6 - - - - - PC6 I/O FT - TIM22_CH1 -\n38 E7 - - - - - PC7 I/O FT - TIM22_CH2 -\n39 E8 - - - - - PC8 I/O FT - TIM22_ETR -40 D8 - - - - - PC9 I/O FT - TIM21_ETR -\n41 D7 29 29 E1 18 18 PA8 I/O FT -MCO, EVENTOUT, \nUSART1_CK-Table 15. STM32L051x6/8 pin definitions  (continued)\nPin Number\nPin name \n(function \nafter reset)\nPin type\nI/O structure\nNotesAlternate functionsAdditional \nfunctionsLQFP64\nTFBGA64\nLQFP48\nUFQFPN48\nWLCSP36(1)\nLQFP32\nUFQFPN32\nDS10184 Rev 10 41/133STM32L051x6 STM32L051x8 Pin descriptions\n4442 C7 30 30 D1 19 19 PA9 I/O FT - MCO, USART1_TX -\n43 C6 31 31 C1 20 20 PA10 I/O FT -  USART1_RX -\n44 C8 32 32 C2 21 21 PA11 I/O FT -SPI1_MISO, \nEVENTOUT, \nUSART1_CTS, \nCOMP1_OUT-\n45 B8 33 33 B1 22 22 PA12 I/O FT -SPI1_MOSI, \nEVENTOUT, \nUSART1_RTS/\nUSART1_DE, \nCOMP2_OUT-\n46 A8 34 34 A1 23 23 PA13 I/O FT - SWDIO -\n47 D5 35 35 - - - VSS S - - -\n48 E6 36 36 - - - VDDIO2 S - - -\n49 A7 37 37 B2 24 24 PA14 I/O FT -SWCLK, \nUSART2_TX\n50 A6 38 38 A2 25 25 PA15 I/O FT -SPI1_NSS, \nTIM2_ETR, \nEVENTOUT, \nUSART2_RX, \nTIM2_CH1-\n51 B7 - - - - - PC10 I/O FT - LPUART1_TX -\n52 B6 - - - - - PC11 I/O FT - LPUART1_RX -\n53 C5 - - - - - PC12 I/O FT - - -\n54 B5 - - - - - PD2 I/O FT -LPUART1_RTS/\nLPUART1_DE-\n55 A5 39 39 B3 26 26 PB3 I/O FT -SPI1_SCK, \nTIM2_CH2, \nEVENTOUTCOMP2_INN\n56 A4 40 40 A3 27 27 PB4 I/O FT -SPI1_MISO, \nEVENTOUT, \nTIM22_CH1COMP2_INPTable 15. STM32L051x6/8 pin definitions  (continued)\nPin Number\nPin name \n(function \nafter reset)\nPin type\nI/O structure\nNotesAlternate functionsAdditional \nfunctionsLQFP64\nTFBGA64\nLQFP48\nUFQFPN48\nWLCSP36(1)\nLQFP32\nUFQFPN32\nPin descriptions STM32L051x6 STM32L051x8\n42/133 DS10184 Rev 1057 C4 41 41 C4 28 28 PB5 I/O FT -SPI1_MOSI, \nLPTIM1_IN1, \nI2C1_SMBA, \nTIM22_CH2COMP2_INP\n58 D3 42 42 B4 29 29 PB6 I/O FTf -USART1_TX, \nI2C1_SCL, \nLPTIM1_ETRCOMP2_INP\n59 C3 43 43 A4 30 30 PB7 I/O FTf -USART1_RX, \nI2C1_SDA, \nLPTIM1_IN2COMP2_INP, \nPVD_IN\n60 B4 44 44 C5 31 31 BOOT0 B - - -\n61 B3 45 45 B5 - 32 PB8 I/O FTf -  I2C1_SCL -\n62 A3 46 46 - - - PB9 I/O FTf -EVENTOUT, \nI2C1_SDA, \nSPI2_NSS/I2S2_WS-\n63 D4 47 47 D6 32 - VSS S - - - -\n64 E4 48 48 A5 1 1 VDD S - - - -\n1. PB9/12/13/14/15, PH0/1 and PC13 GPIOs should be configured as  output and driven Low, even if they are not available on \nthis package.Table 15. STM32L051x6/8 pin definitions  (continued)\nPin Number\nPin name \n(function \nafter reset)\nPin type\nI/O structure\nNotesAlternate functionsAdditional \nfunctionsLQFP64\nTFBGA64\nLQFP48\nUFQFPN48\nWLCSP36(1)\nLQFP32\nUFQFPN32\nSTM32L051x6 STM32L051x8 Pin descriptions\nDS10184 Rev 10 43/133          \nTable 16. Alternate function port A\nPortAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7\nSPI1/TIM21/SYS_A\nF/EVENTOUT/-TIM2/\nEVENTOUT/EVENTOUT USART1/2/3 TIM2/21/22 EVENTOUT COMP1/2\nPort APA0 - - TIM2_CH1 - USART2_CTS TIM2_ETR - COMP1_OUT\nPA1 EVENTOUT - TIM2_CH2 -USART2_RTS/\nUSART2_DETIM21_ETR - -\nPA2 TIM21_CH1 - TIM2_CH3 - USART2_TX - - COMP2_OUT\nPA3 TIM21_CH2 - TIM2_CH4 - USART2_RX - - -\nPA4 SPI1_NSS - - - USART2_CK TIM22_ETR - -\nPA5 SPI1_SCK - TIM2_ETR - - TIM2_CH1 - -PA6 SPI1_MISO - - - LPUART1_C TS TIM22_CH1 EVENTOUT COMP1_OUT\nPA7 SPI1_MOSI - - - - TIM22_CH2 EVENTOUT COMP2_OUT\nPA8 MCO - - EVENTOUT USART1_CK - - -PA9 MCO - - - USART1_TX - - -\nPA10 - - - - USART1_RX - - -\nPA11 SPI1_MISO - EVENTOUT - USART1_CTS - - COMP1_OUT\nPA12 SPI1_MOSI - EVENTOUT -USART1_RTS/\nUSART1_DE- - COMP2_OUT\nPA13 SWDIO - - - - - - -\nPA14 SWCLK - - - USART2_TX - - -\nPA15 SPI1_NSS - TIM2_ETR EVEN TOUT USART2_RX TIM2_CH1 - -\nPin descriptions STM32L051x6 STM32L051x8\n44/133 DS10184 Rev 10\nTable 17. Alternate function port B\nPortAF0 AF1 AF2 AF3 AF4 AF5 AF6\nSPI1/SPI2/I2S2/\nUSART1/\nEVENTOUT/I2C1LPUART1/LPTIM\n/TIM2/SYS_AF/\nEVENTOUTI2C1I2C1/TIM22/\nEVENTOUT/\nLPUART1SPI2/I2S2/I2C2I2C2/TIM21/\nEVENTOUT\nPort BPB0 EVENTOUT - - - - - -\nPB1 - - - -LPUART1_RTS/\nLPUART1_DE--\nPB2 - - LPTIM1_OUT - - - -\nPB3 SPI1_SCK - TIM2_CH2 - EVENTOUT - -PB4 SPI1_MISO - EVENTOUT - TIM22_CH1 - -\nPB5 SPI1_MOSI - LPTIM1_IN1 I2C1_SMBA TIM22_CH2 - -\nPB6 USART1_TX I2C1_SCL LPTIM1_ETR - - - -PB7 USART1_RX I2C1_SDA LPTIM1_IN2 - - - -\nPB8 - - - - I2C1_SCL - -\nPB9 - - EVENTOUT - I2C1_SDASPI2_NSS/I2S2_\nWS-\nPB10 - - TIM2_CH3 - LPUART1_TX SPI2_SCK I2C2_SCL\nPB11 EVENTOUT - TIM2_CH4 - LPUART1_RX - I2C2_SDA\nPB12 SPI2_NSS/I2S2_WS -LPUART1_RTS/\nLPUART1_DE- - - EVENTOUT\nPB13 SPI2_SCK/I2S2_CK - - - LPUA RT1_CTS I2C2_SCL TIM21_CH1\nPB14 SPI2_MISO/I2S2_MCK - RTC_OUT -LPUART1_RTS/\nLPUART1_DEI2C2_SDA TIM21_CH2\nPB15 SPI2_MOSI/I2S2_SD - RTC_REFIN - - -\nDS10184 Rev 10 45/133STM32L051x6 STM32L051x8 Memory mapping\n455 Memory mapping\nRefer to the product line reference manual for details on the memory mapping as well as the \nboundary addresses for all peripherals.\nElectrical characteristics STM32L051x6 STM32L051x8\n46/133 DS10184 Rev 106 Electrical characteristics\n6.1 Parameter conditions\nUnless otherwise specified, all voltages are referenced to VSS.\n6.1.1 Minimum and maximum values\nUnless otherwise specified the minimum and ma ximum values are guaranteed in the worst \nconditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at T\nA = 25 °C and TA = TAmax (given by \nthe selected temperature range).\nData based on characterization results, design  simulation and/or technology characteristics \nare indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean±3 σ).\n6.1.2 Typical values\nUnless otherwise specified, typical data are based on TA = 25 °C, VDD = 3.6 V (for the \n1.65 V ≤ VDD ≤ 3.6 V voltage range). They are given only as design guidelines and are not \ntested.\nTypical ADC accuracy values are determined by characterization of a batch of samples from \na standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated\n (mean±2 σ).\n6.1.3 Typical curves\nUnless otherwise specified, all typical curves  are given only as design guidelines and are \nnot tested.\n6.1.4 Loading capacitor\nThe loading conditions used for pin parameter measurement are shown in Figure 10 .\n6.1.5 Pin input voltage\nThe input voltage measurement on a pin of the device is described in Figure 11 .\n          \nFigure 10. Pin loading conditions Figure 11. Pin input voltage\nDL\x14\x1a\x1b\x18\x14F&\x03 \x03\x18\x13\x03S)0&8\x03SLQ\nDL\x14\x1a\x1b\x18\x15F0&8\x03SLQ\n9,1\nDS10184 Rev 10 47/133STM32L051x6 STM32L051x8 Electrical characteristics\n996.1.6 Power supply scheme\nFigure 12. Power supply scheme \n6.1.7 Current consumption measurement\nFigure 13. Current consum ption measurement scheme06Y\x16\x17\x1a\x17\x139\x14$QDORJ\x1d\x03\n5&\x0f3//\x0f&203\x0f\n«\x119\'\'*3\x03,\x122V287\n,1.HUQHO\x03ORJLF\x03\n\x0b&38\x0f\x03\n\'LJLWDO\x03\t\x03\n0HPRULHV\x0c\x03\x036WDQGE\\\x10SRZHU\x03FLUFXLWU\\\n\x0b26&\x16\x15\x0f57&\x0f:DNH\x10XS\x03\nORJLF\x0f\x0357&\x03EDFNXS\x03\nUHJLVWHUV\x0c\n1\x03î\x03\x14\x13\x13\x03Q)\x03\n\x0e\x03\x14\x03î\x03\x14\x13\x03\x97)5HJXODWRU\n966\n9\'\'$\n95()\x0e\n95()\x10\n966$$\'&\n/HYHO\x03VKLIWHU,2\n/RJLF\n9\'\'\n\x14\x13\x13\x03Q)\x03\x0e\x03\x14\x03\x97)95()\n\x14\x13\x13\x03Q)\x03\n\x0e\x03\x14\x03\x97)9\'\'$\n06Y\x16\x17\x1a\x14\x149\x141[9\'\',\'\'\n1\x03î\x03\x14\x13\x13\x03Q)\x03\n\x0e\x03\x14\x03î\x03\x14\x13\x03\x97)1[9669\'\'$\nElectrical characteristics STM32L051x6 STM32L051x8\n48/133 DS10184 Rev 106.2 Absolute maximum ratings\nStresses above the absolute maximum ratings listed in Table 18: Voltage characteristics , \nTable 19: Current characteristics , and Table 20: Thermal characteristics  may cause \npermanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied.  Exposure to maximum rating conditions for \nextended periods may affect device reliability. Device mission profile (application conditions) \nis compliant with JEDEC JESD47 Qualificat ion Standard. Extended mission profiles are \navailable on demand. \n           Table 18. Voltage characteristics\nSymbol Definition Min Max Unit\nVDD–VSSExternal main supply voltage  \n(including VDDA, VDDIO2 , VDD)(1)\n1. All main power (VDD,VDDIO2 , VDDA) and ground (VSS, VSSA) pins must always be connected to the external \npower supply, in the permitted range.–0.3 4.0\nV\nVIN(2)\n2.  VIN maximum must always be respected. Refer to Table 19  for maximum allowed injected current values.Input voltage on FT and FTf pins VSS − 0.3 VDD+4.0\nInput voltage on TC pins VSS − 0.3 4.0\nInput voltage on BOOT0 VSS VDD + 4.0\nInput voltage on any other pin VSS − 0.3 4.0\n|ΔVDD| Variations between different VDDx power pins - 50\nmV |VDDA-VDDx|Variations between any VDDx and VDDA power \npins(3)\n3. It is recommended to power VDD and VDDA from the same source. A maximum difference of 300 mV \nbetween VDD and VDDA can be tolerated during power-up and device operation. VDDIO2 is independent \nfrom VDD and VDDA: its value does not need to respect this rule.- 300\n|ΔVSS| Variations between all different ground pins - 50\nVREF+ –VDDA Allowed voltage difference for VREF+ > VDDA -0 . 4 V\nVESD(HBM)Electrostatic discharge voltage  \n(human body model)see Section 6.3.11\nDS10184 Rev 10 49/133STM32L051x6 STM32L051x8 Electrical characteristics\n99           Table 19. Current characteristics \nSymbol Ratings  Max. Unit\nΣIVDD(2)Total current into sum of all VDD power lines (source)(1)\n1. All main power (VDD, VDDA) and ground (VSS, VSSA) pins must always be connected to the external power \nsupply, in the permitted range.105\nmAΣIVSS(2)\n2. This current consumption must be correctly distri buted over all I/Os and control pins. The total output \ncurrent must not be sunk/sourced between two consecut ive power supply pins referring to high pin count \nLQFP packages.Total current out of sum of all VSS ground lines (sink)(1)105\nΣIVDDIO2 Total current into VDDIO2  power line (source) 25\nIVDD(PIN)  Maximum current into each VDD power pin (source)(1)100\nIVSS(PIN) Maximum current out of each VSS ground pin (sink)(1)100\nIIOOutput current sunk by any I/O and control pin except FTf \npins16\nOutput current sunk by FTf pins 22\nOutput current sourced by any I/O and control pin -16\nΣIIO(PIN)Total output current sunk by sum of all IOs and control pins \nexcept PA11 and PA12(2) 90\nTotal output current sunk by PA11 and PA12 25\n Total output current sourced by sum of all IOs and control \npins(2) -90\nIINJ(PIN)Injected current on FT, FTf, RST and B pins -5/+0(3) \n3. Positive current injection is not possible on these I/Os. A negative injection is induced by VIN<VSS. IINJ(PIN)  \nmust never be exceeded. Refer to Table 18  for maximum allowed input voltage values.Injected current on TC pin ± 5(4)\n4. A positive injection is induced by VIN > VDD while a negative injection is induced by VIN < VSS. IINJ(PIN)  \nmust never be exceeded. Refer to Table 18: Voltage characteristics  for the maximum allowed input voltage \nvalues.ΣIINJ(PIN) Total injected current (sum of all I/O and control pins)(5)\n5. When several inputs are submitted to a current injection, the maximum ΣIINJ(PIN)  is the absolute sum of the \npositive and negative injected currents (instantaneous values).± 25\nTable 20. Thermal characteristics\nSymbol Ratings  Value Unit\nTSTG Storage temperature range –65 to +150 °C\nTJ Maximum junction temperature 150 °C\nElectrical characteristics STM32L051x6 STM32L051x8\n50/133 DS10184 Rev 106.3 Operating conditions\n6.3.1 General operating conditions\n          Table 21. General operating conditions \nSymbol Parameter  Conditions Min Max Unit\nfHCLK Internal AHB clock frequency - 0 32\nMHz fPCLK1 Internal APB1 clock frequency - 0 32\nfPCLK2 Internal APB2 clock frequency - 0 32\nVDD Standard operating voltageBOR detector disabled 1.65 3.6\nV BOR detector enabled, at power-on 1.8 3.6\nBOR detector disabled, after power-on 1.65 3.6\nVDDAAnalog operating voltage (all \nfeatures)Must be the same voltage as VDD(1)1.65 3.6 V\nVDDIO2 Standard operating voltage - 1.65 3.6 V\nVINInput voltage on FT, FTf and RST \npins(2)2.0 V ≤ VDD ≤ 3.6 V -0.3 5.5\nV1.65 V ≤ VDD ≤ 2.0 V -0.3 5.2\nInput voltage on BOOT0 pin - 0 5.5\nInput voltage on TC pin - -0.3 VDD+0.3\nPDPower dissipation at TA = 85 °C \n(range 6) or TA =105 °C (rage 7) (3)TFBGA64 package - 327\nmWLQFP64 package - 444\nLQFP48 package - 363Standard WLCSP36 package - 318\nThin WLCSP36 package - 338\nLQFP32 package - 351UFQFPN32 - 526\nUFQFPN48 - 654\nPower dissipation at T\nA = 125 °C \n(range 3) (3)TFBGA64 package - 81\nLQFP64 package - 111\nLQFP48 package - 91\nStandard WLCSP36 package - 79Thin WLCSP36 package - 84\nLQFP32 package - 88\nUFQFPN32 - 132UFQFPN48 - 163\nDS10184 Rev 10 51/133STM32L051x6 STM32L051x8 Electrical characteristics\n99TA Temperature rangeMaximum power dissipation (range 6) –40 85\n°CMaximum power dissipation (range 7) –40 105\nMaximum power dissipation (range 3) –40 125\nTJ Junction temperature range (range 6) -40 °C ≤ TA ≤ 85 ° –40 105\nJunction temperature range (range 7) -40 °C ≤ TA ≤ 105 °C –40 125\nJunction temperature range (range 3) -40 °C ≤ TA ≤ 125 °C –40 130\n1. It is recommended to power VDD and VDDA from the same source. A maximum difference of 300 mV between VDD and VDDA \ncan be tolerated during power-up and normal operation.\n2. To sustain a voltage higher than VDD+0.3V, the internal pull-up/pull- down resistors must be disabled.\n3. If TA is lower, higher PD values are allowed as long as TJ does not exceed TJ max (see Table 20: Thermal characteristics on \npage 49 ).Table 21. General operating conditions (continued)\nSymbol Parameter  Conditions Min Max Unit\nElectrical characteristics STM32L051x6 STM32L051x8\n52/133 DS10184 Rev 106.3.2 Embedded reset and power control block characteristics\nThe parameters given in the following table are derived from the tests performed under the \nambient temperature condition summarized in Table 21 .\n           Table 22. Embedded reset and power control block characteristics \nSymbol Parameter Conditions Min Typ Max Unit\ntVDD(1)VDD rise time rateBOR detector enabled 0 - ∞\nµs/VBOR detector disabled 0 - 1000\nVDD fall time rateBOR detector enabled 20 - ∞\nBOR detector disabled 0 - 1000\nTRSTTEMPO(1)Reset temporizationVDD rising, BOR enabled - 2 3.3\nms\nVDD rising, BOR disabled(2)0.4 0.7 1.6\nVPOR/PDRPower-on/power down reset \nthresholdFalling edge 1 1.5 1.65\nVRising edge 1.3 1.5 1.65\nVBOR0 Brown-out reset threshold 0Falling edge 1.67 1.7 1.74\nRising edge 1.69 1.76 1.8\nVBOR1 Brown-out reset threshold 1Falling edge 1.87 1.93 1.97\nRising edge 1.96 2.03 2.07\nVBOR2 Brown-out reset threshold 2Falling edge 2.22 2.30 2.35\nRising edge 2.31 2.41 2.44\nVBOR3 Brown-out reset threshold 3Falling edge 2.45 2.55 2.6\nRising edge 2.54 2.66 2.7\nVBOR4 Brown-out reset threshold 4Falling edge 2.68 2.8 2.85\nRising edge 2.78 2.9 2.95\nVPVD0Programmable voltage detector \nthreshold 0Falling edge 1.8 1.85 1.88\nRising edge 1.88 1.94 1.99\nVPVD1 PVD threshold 1Falling edge 1.98 2.04 2.09\nRising edge 2.08 2.14 2.18\nVPVD2 PVD threshold 2Falling edge 2.20 2.24 2.28\nRising edge 2.28 2.34 2.38\nVPVD3 PVD threshold 3Falling edge 2.39 2.44 2.48\nRising edge 2.47 2.54 2.58\nVPVD4 PVD threshold 4Falling edge 2.57 2.64 2.69\nRising edge 2.68 2.74 2.79\nVPVD5 PVD threshold 5Falling edge 2.77 2.83 2.88\nRising edge 2.87 2.94 2.99\nDS10184 Rev 10 53/133STM32L051x6 STM32L051x8 Electrical characteristics\n996.3.3 Embedded internal  reference voltage\nThe parameters given in Table 24  are based on characterization results, unless otherwise \nspecified.\n          \n           VPVD6 PVD threshold 6Falling edge 2.97 3.05 3.09\nV\nRising edge 3.08 3.15 3.20\nVhyst Hysteresis voltageBOR0 threshold - 40 -\nmVAll BOR and PVD thresholds \nexcepting BOR0-1 0 0 -\n1. Guaranteed by characterization results.\n2. Valid for device version without BOR at power up. Please see option "D" in Orderi ng information scheme for more details.Table 22. Embedded reset and power control block characteristics (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nTable 23. Embedded internal reference voltage calibration values\nCalibration value name Description Memory address\nVREFINT_CALRaw data acquired at \ntemperature of 25 °C  \nVDDA= 3 V0x1FF8 0078 - 0x1FF8 0079\nTable 24. Embedded internal reference voltage(1) \nSymbol Parameter Conditions Min Typ Max Unit\nVREFINT out(2)Internal reference voltage – 40 °C < TJ < +125 °C 1.202 1.224 1.242 V\nTVREFINT Internal reference startup time - - 2 3 ms\nVVREF_MEASVDDA and VREF+ voltage during \nVREFINT  factory measure-2 . 9 9 3 3 . 0 1 V\nAVREF_MEASAccuracy of factory-measured \nVREFINT value(3)Including uncertainties \ndue to ADC and V\nDDA/VREF+  values-- ± 5 m V\nTCoeff(4)Temperature coefficient –40 °C < TJ < +125 °C - 25 100 ppm/°C\nACoeff(4)Long-term stability 1000 hours, T= 25 °C - - 1000 ppm\nVDDCoeff(4)Voltage coefficient 3.0 V < VDDA < 3.6 V - - 2000 ppm/V\nTS_vrefint(4)(5)ADC sampling time when \nreading the internal reference voltage-5 1 0 - µ s\nT\nADC_BUF(4) Startup time of reference \nvoltage buffer for ADC-- - 1 0 µ s\nIBUF_ADC(4) Consumption of reference \nvoltage buffer for ADC- - 13.5 25 µA\nIVREF_OUT(4)VREF_OUT output current(6)-- - 1 µ A\nCVREF_OUT(4)VREF_OUT output load - - - 50 pF\nElectrical characteristics STM32L051x6 STM32L051x8\n54/133 DS10184 Rev 106.3.4 Supply current characteristics\nThe current consumption is a function of several parameters and factors such as the \noperating voltage, temperature, I/O pin loadi ng, device software conf iguration, operating \nfrequencies, I/O pin switching rate, program lo cation in memory and executed binary code. \nThe current consumption is measured as described in Figure 13: Current consumption \nmeasurement scheme .\nAll Run-mode current consumption measurements  given in this section are performed with a \nreduced code that gives a consumption equival ent to Dhrystone 2.1 code if not specified \notherwise. \nThe current consumption values are derived from the tests performed under ambient \ntemperature and VDD supply voltage conditions summarized in Table 21: General operating \nconditions  unless otherwis e specified. \nThe MCU is placed under the following conditions:\n• All I/O pins are configured in analog input mode\n• All peripherals are disabled ex cept when explicitly mentioned\n• The Flash memory access time and prefetch is adjusted depending on fHCLK \nfrequency and voltage range to provide t he best CPU performance unless otherwise \nspecified.\n• When the peripherals are enabled fAPB1 = fAPB2 = fAPB\n• When PLL is ON, the PLL inputs are equal to HSI = 16 MHz (if internal clock is used) or \nHSE = 16 MHz (if HSE bypass mode is used)\n• The HSE user clock applied to OSCI_IN input follows the characteristic specified in \nTable 38: High-speed external user clock characteristics\n• For maximum current consumption VDD = VDDA = 3.6 V is applied to all supply pins\n• For typical current consumption VDD = VDDA = 3.0 V is applied to all supply pins if not \nspecified otherwise\nThe parameters given in Table 45 , Table 21  and Table 22  are derived from tests performed \nunder ambient temperature and VDD supply voltage conditions summarized in Table 21 .ILPBUF(4)Consumption of reference \nvoltage buffer for VREF_OUT \nand COMP - - 730 1200 nA\nVREFINT_DIV1(4)1/4 reference voltage - 24 25 26\n% \nVREFINTVREFINT_DIV2(4)1/2 reference voltage - 49 50 51\nVREFINT_DIV3(4)3/4 reference voltage - 74 75 76\n1. Refer to Table 36: Peripheral current c onsumption in Stop and Standby mode  for the value of the internal reference current \nconsumption (IREFINT ). \n2. Guaranteed by test in production.\n3. The internal VREF value is individually measured in produc tion and stored in dedicated EEPROM bytes.\n4. Guaranteed by design.5. Shortest sampling time can be determined in  the application by multiple iterations.\n6. To guarantee less than 1% VREF_OUT deviation.Table 24. Embedded internal reference voltage(1) (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nDS10184 Rev 10 55/133STM32L051x6 STM32L051x8 Electrical characteristics\n99          Table 25. Current consumption in Run mode, code with data processing running from Flash\nSymbol Parameter Conditions fHCLK Typ Max(1)Unit\nIDD \n(Run \nfrom \nFlash)Supply \ncurrent in \nRun mode, code \nexecuted \nfrom Flashf\nHSE = fHCLK  up to \n16 MHz included, \nfHSE = fHCLK /2 above \n16 MHz (PLL ON)(2)Range 3, VCORE =1.2 V\nVOS[1:0]=111 MHz 165 230\nµA 2 MHz 290 360\n4 MHz 555 630\nRange 2, VCORE =1.5 V, \nVOS[1:0]=10, 4 MHz 0.665 0.74\nmA8 MHz 1.3 1.4\n16 MHz 2.6 2.8\nRange 1, VCORE =1.8 V, \nVOS[1:0]=018 MHz 1.55 1.7\n16 MHz 3.1 3.432 MHz 6.3 6.8\nMSI clockRange 3, V\nCORE =1.2 V, \nVOS[1:0]=1165 kHz 36.5 110\nµA 524 kHz 99.5 190\n4.2 MHz 620 700\nHSI clockRange 2, VCORE =1.5 V, \nVOS[1:0]=10,16 MHz 2.6 2.9\nmA\nRange 1, VCORE =1.8 V, \nVOS[1:0]=0132 MHz 6.25 7\n1. Guaranteed by characterization result s at 125 °C, unless otherwise specified.\n2. Oscillator bypassed (HSEBYP = 1 in RCC_CR register).\nTable 26. Current consumption in Run mode vs code type, \ncode with data processing running from Flash\nSymbol Parameter Conditions fHCLK Typ Unit\nIDD \n(Run \nfrom \nFlash)Supply \ncurrent in Run mode, \ncode \nexecuted from Flashf\nHSE = fHCLK  up to \n16 MHz included, \nfHSE = fHCLK /2 above \n16 MHz (PLL ON)(1)Range 3, V\nCORE =1.2 V, \nVOS[1:0]=11Dhrystone\n4 MHz555\nµACoreMark 585\nFibonacci 440\nwhile(1) 355\nwhile(1), prefetch \nOFF353\nRange 1, \nVCORE =1.8 V, \nVOS[1:0]=01Dhrystone\n32 MHz6.3\nmACoreMark 6.3\nFibonacci 6.55\nwhile(1) 5.4\nwhile(1), prefetch \nOFF5.2\n1. Oscillator bypassed (HSEBYP = 1 in RCC_CR register).\nElectrical characteristics STM32L051x6 STM32L051x8\n56/133 DS10184 Rev 10Figure 14. IDD vs VDD, at TA= 25/55/85/105 °C, Run mode, code running from \nFlash memory, Range 2, HSE, 1WS \nFigure 15. IDD vs VDD, at TA= 25/55/85/105 °C, Run mode, code running from \nFlash memory, Range 2, HSI16, 1WS 06Y\x16\x17\x1a\x1c\x159\x14\x18ŚƌǇƐƚŽŶĞ\x03Ϯ͘ϭ\x03Ͳ\x03ϭ\x03t^\x03Ͳ\x03ϱϱΣ\x12\n\x18ŚƌǇƐƚŽŶĞ\x03Ϯ͘ϭͲ\x03ϭ\x03t^\x03Ͳ\x03ϴϱΣ\x12\n\x18ŚƌǇƐƚŽŶĞ\x03Ϯ͘ϭͲ\x03ϭ\x03t^\x03ʹ\x03ϮϱΣ\x12\n\x18ŚƌǇƐƚŽŶĞ\x03Ϯ͘ϭͲ\x03ϭ\x03t^\x03Ͳ\x03ϭϬϱΣ\x12ϬϬ͘ϱϬϭ͘ϬϬϭ͘ϱϬϮ͘ϬϬϮ͘ϱϬϯ͘ϬϬ\nϭ͘ϴϬ\x1cнϬϬ Ϯ͘ϬϬ\x1cнϬϬ Ϯ͘ϮϬ\x1cнϬϬ Ϯ͘ϰϬ\x1cнϬϬ Ϯ͘ϲϬ\x1cнϬϬ Ϯ͘ϴϬ\x1cнϬϬ ϯ͘ϬϬ\x1cнϬϬ ϯ͘ϮϬ\x1cнϬ Ϭ ϯ͘ϰϬ\x1cнϬϬ ϯ͘ϲϬ\x1cнϬϬ/\x18\x18\x03;ŵ\x04Ϳ\x03\ns\x18\x18\x03;sͿ\x03\n06Y\x16\x17\x1a\x1c\x169\x14,\'\'\x03\x0bP$\x0c\x03\n9\'\'\x03\x0b9\x0c\x03\n\'KU\\VWRQH\x03\x15\x11\x14\x03\x10\x03\x14\x03:6\x03\x10\x03\x18\x18\x83&\n\'KU\\VWRQH\x03\x15\x11\x14\x10\x03\x14\x03:6\x03\x10\x03\x1b\x18\x83&\n\'KU\\VWRQH\x03\x15\x11\x14\x10\x03\x14\x03:6\x03±\x03\x15\x18\x83&\n\x18ŚƌǇƐƚŽŶĞ\x03Ϯ͘ϭͲ\x03ϭ\x03t^\x03Ͳ\x03ϭϬϱΣ\x12ϬϬ͘ϱϬϭ͘ϬϬϭ͘ϱϬϮ͘ϬϬϮ͘ϱϬϯ͘ϬϬ\n\x14\x11\x1b\x13(\x0e\x13\x13 \x15\x11\x13\x13(\x0e\x13\x13 \x15\x11\x15\x13(\x0e\x13\x13 \x15\x11\x17\x13(\x0e\x13\x13 \x15\x11\x19\x13(\x0e\x13\x13 \x15\x11\x1b\x13(\x0e\x13\x13 \x16\x11\x13\x13(\x0e\x13\x13 \x16\x11\x15\x13(\x0e\x13 \x13 \x16\x11\x17\x13(\x0e\x13\x13 \x16\x11\x19\x13(\x0e\x13\x13\nDS10184 Rev 10 57/133STM32L051x6 STM32L051x8 Electrical characteristics\n99Table 27. Current consumption in Run mode, code with data processing running from RAM \nSymbol Parameter Conditions fHCLK Typ Max(1)Unit\nIDD (Run \nfrom \nRAM)Supply current in \nRun mode, code \nexecuted from \nRAM, Flash switched offf\nHSE = fHCLK  up to 16 \nMHz included, \nfHSE = fHCLK /2 above \n16 MHz (PLL ON)(2)Range 3, V\nCORE =1.2 V, \nVOS[1:0]=111 MHz 135 170\nµA 2 MHz 240 270\n4 MHz 450 480\nRange 2, \nVCORE =1.5 ,V, \nVOS[1:0]=104 MHz 0.52 0.6\nmA8 MHz 1 1.2\n16 MHz 2 2.3\nRange 1, \nVCORE =1.8 V, \nVOS[1:0]=01 8 MHz 1.25 1.4\n16 MHz 2.45 2.8\n32 MHz 5.1 5.4\nMSI clockRange 3, \nVCORE =1.2 V, \nVOS[1:0]=1165 kHz 34.5 75\nµA 524 kHz 83 120\n4.2 MHz 485 540\nHSI16 clock source \n(16 MHz)Range 2, \nVCORE =1.5 V, \nVOS[1:0]=1016 MHz 2.1 2.3\nmA\nRange 1, \nVCORE =1.8 V, \nVOS[1:0]=0132 MHz 5.1 5.6\n1. Guaranteed by char acterization results at 125 °C , unless otherwise specified.\n2. Oscillator bypassed (HSEBYP = 1 in RCC_CR register).\nTable 28. Current consumption in Run mode vs code type, \ncode with data processing running from RAM(1)\nSymbol Parameter Conditions fHCLK Typ Unit\nIDD (Run \nfrom \nRAM)Supply current in \nRun mode, code \nexecuted from \nRAM, Flash switched offf\nHSE = fHCLK  up to \n16 MHz included, \nfHSE = fHCLK /2 above \n16 MHz (PLL ON)(2)Range 3, \nVCORE =1.2 V, \nVOS[1:0]=11Dhrystone\n4 MHz450\nµACoreMark 575\nFibonacci 370\nwhile(1) 340\nRange 1, \nVCORE =1.8 V, \nVOS[1:0]=01Dhrystone\n32 MHz5.1\nmACoreMark 6.25\nFibonacci 4.4while(1) 4.7\n1. Guaranteed by characterization re sults, unless otherwise specified.\n2. Oscillator bypassed (HSEBYP = 1 in RCC_CR register).\nElectrical characteristics STM32L051x6 STM32L051x8\n58/133 DS10184 Rev 10Table 29. Current consumption in Sleep mode \nSymbol Parameter Conditions fHCLK Typ Max(1)Unit\nIDD (Sleep)Supply current \nin Sleep mode, Flash \nOFFf\nHSE = fHCLK  up to \n16 MHz included, f\nHSE = fHCLK /2 above \n16 MHz (PLL ON)(2)Range 3, V\nCORE =1.2 V, \nVOS[1:0]=111 MHz 43.5 90\nµA2 MHz 72 120\n4 MHz 130 180\nRange 2, \nVCORE =1.5 V, \nVOS[1:0]=104 MHz 160 210\n8 MHz 305 370\n16 MHz 590 710\nRange 1, \nVCORE =1.8 V, \nVOS[1:0]=018 MHz 370 430\n16 MHz 715 860\n32 MHz 1650 1900\nMSI clockRange 3, \nVCORE =1.2 V, \nVOS[1:0]=1165 kHz 18 65\n524 kHz 31.5 75\n4.2 MHz 140 210\nHSI16 clock source \n(16 MHz)Range 2, \nVCORE =1.5 V, \nVOS[1:0]=1016 MHz 665 830\nRange 1, \nVCORE =1.8 V, \nVOS[1:0]=0132 MHz 1750 2100\nSupply current \nin Sleep \nmode, Flash \nONfHSE = fHCLK  up to \n16 MHz included, \nfHSE = fHCLK /2 above \n16 MHz (PLL ON)(2)Range 3, V\nCORE =1.2 V, \nVOS[1:0]=111 MHz 57.5 130\n2 MHz 84 1704 MHz 150 280\nRange 2, \nCORE =1.5 V, \nVOS[1:0]=104 MHz 170 310\n8 MHz 315 420\n16 MHz 605 770\nRange 1, \nVCORE =1.8 V, \nVOS[1:0]=018 MHz 380 460\n16 MHz 730 95032 MHz 1650 2400\nMSI clockRange 3, \nV\nCORE =1.2 V, \nVOS[1:0]=1165 kHz 29.5 110\n524 kHz 44.5 130\n4.2 MHz 150 270\nHSI16 clock source \n(16 MHz)Range 2, \nVCORE =1.5 V, \nVOS[1:0]=1016 MHz 680 950\nRange 1, \nVCORE =1.8 V, \nVOS[1:0]=0132 MHz 1750 2100\n1. Guaranteed by characterization results at 125 °C, unless otherwise specified.\nDS10184 Rev 10 59/133STM32L051x6 STM32L051x8 Electrical characteristics\n99          2. Oscillator bypassed (HSEBYP = 1 in RCC_CR register).\nTable 30. Current consumption in Low-power run mode \nSymbol Parameter Conditions Typ Max(1)Unit\nIDD \n(LP Run)Supply \ncurrent in \nLow-power \nrun modeAll peripherals \nOFF, code \nexecuted from \nRAM, Flash \nswitched off, \nVDD from 1.65 \nto 3.6 VMSI clock = 65 kHz,\nfHCLK  = 32 kHzTA = −40 to 25°C 8.5 10\nµATA = 85 °C 11.5 48\nTA = 105 °C 15.5 53\nTA = 125 °C 27.5 130\nMSI clock= 65 kHz, \nfHCLK  = 65 kHzTA =-40 °C to 25 °C 10 15\nTA = 85 °C 15.5 50\nTA = 105 °C 19.5 54\nTA = 125 °C 31.5 130\nMSI clock= 131 kHz, \nfHCLK  = 131 kHzTA = −40 to 25°C 20 25\nTA = 55 °C 23 50\nTA = 85 °C 25.5 55\nTA = 105 °C 29.5 64\nTA = 125 °C 40 140\nAll peripherals \nOFF, code \nexecuted from \nFlash, VDD \nfrom 1.65 V to \n3.6 VMSI clock= 65 kHz,\nfHCLK  = 32 kHzTA = −40 to 25°C 22 28\nTA = 85 °C 26 68\nTA = 105 °C 31 75\nTA = 125 °C 44 95\nMSI clock = 65 kHz,\nfHCLK  = 65 kHzTA = −40 to 25°C 27.5 33\nTA = 85 °C 31.5 73\nTA = 105 °C 36.5 80\nTA = 125 °C 49 100\nMSI clock = \n131 kHz, \nfHCLK  = 131 kHzTA = −40 to 25°C 39 46\nTA = 55 °C 41 80\nTA = 85 °C 44 86\nTA = 105 °C 49.5 100\nTA = 125 °C 60 120\n1. Guaranteed by characterization results at 125 °C, unless otherwise specified.\nElectrical characteristics STM32L051x6 STM32L051x8\n60/133 DS10184 Rev 10Figure 16. IDD vs VDD, at TA= 25/55/ 85/105/125 °C, Low-power run mode, code running\nfrom RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS \n 06Y\x16\x17\x1a\x1c\x179\x16\x13\x03:6\x03\x10\x03\x18\x18\x83&\n\x13\x03\x03:6\x03\x10\x03\x1b\x18\x83&\n\x13\x03:6\x03\x10\x03\x14\x13\x18\x83&\x13\x03:6\x03±\x03\x15\x18\x83&\n\x13\x03:6\x03\x10\x03\x14\x15\x18\x83&9\'\'\x03\x0b9\x0c\x03,\'\'\x03\x0bP$\x0c\x03\n\x13\x18\x11\x13\x13(\x10\x13\x16\x14\x11\x13\x13(\x10\x13\x15\x14\x11\x18\x13(\x10\x13\x15\x15\x11\x13\x13(\x10\x13\x15\x15\x11\x18\x13(\x10\x13\x15\x16\x11\x13\x13(\x10\x13\x15\x16\x11\x18\x13(\x10\x13\x15\n\x14\x11\x1b\x13 \x15\x11\x13\x13 \x15\x11\x15\x13 \x15\x11\x17\x13 \x15\x11\x19\x13 \x15\x11\x1b\x13 \x16\x11\x13\x13 \x16\x11\x15\x13 \x16\x11\x17\x13 \x16\x11\x19\x13\nTable 31. Current consumption in Low-power sleep mode \nSymbol Parameter Conditions Typ Max(1)Unit\nIDD \n(LP Sleep)Supply \ncurrent in \nLow-power \nsleep modeAll peripherals \nOFF, VDD from \n1.65 to 3.6 VMSI clock = 65 kHz, \nfHCLK  = 32 kHz,\nFlash OFFTA = −40 to 25°C 4.7(2)-\nµAMSI clock = 65 kHz, \nfHCLK  = 32 kHz,\nFlash ONTA = −40 to 25°C 17 23\nTA = 85 °C 19.5 63\nTA = 105 °C 23 69\nTA = 125 °C 32.5 90\nMSI clock =65 kHz,\nfHCLK  = 65 kHz, \nFlash ONTA = −40 to 25°C 17 23\nTA = 85 °C 20 63\nTA = 105 °C 23.5 69\nTA = 125 °C 32.5 90\nMSI clock = 131 kHz, \nfHCLK  = 131 kHz, \nFlash ONTA = −40 to 25°C 19.5 36\nTA = 55 °C 20.5 64\nTA = 85 °C 22.5 66\nTA = 105 °C 26 72\nTA = 125 °C 35 95\n1. Guaranteed by characterization results at 125 °C, unless otherwise specified.\n2. As the CPU is in Sleep mode, the difference between the curr ent consumption with Flash ON  and OFF (nearly 12 µA) is \nthe same whatever the clock frequency.\nDS10184 Rev 10 61/133STM32L051x6 STM32L051x8 Electrical characteristics\n99          \n          \nFigure 17. IDD vs VDD, at TA= 25/55/ 85/105/125 °C, Stop mode with RTC enabled \nand running on LSE Low drive \nFigure 18. IDD vs VDD, at TA= 25/55/85/105/125 °C, Stop mode with RTC disabled, \nall clocks OFF Table 32. Typical and maximum current consumptions in Stop mode \nSymbol Parameter Conditions Typ Max(1)\n1. Guaranteed by characterization results at 125 °C, unless otherwise specified.Unit\nIDD (Stop) Supply current in Stop modeTA = −40 to 25°C 0.41 1\nµATA = 55°C 0.63 2.1\nTA= 85°C 1.7 4.5\nTA = 105°C 4 9.6\nTA = 125°C 11 24(2)\n2.Guaranteed by test in production.\n06Y\x16\x17\x1a\x1c\x189\x16,\'\'\x03\x0bP$\x0c\n9\'\'\x03\x0b9\x0c\n\x18\x18\x83&\n\x1b\x18\x83&\n\x14\x13\x18\x83&\x15\x18\x83&\n\x14\x15\x18\x83&\x13\x15\x11\x13\x13(\x10\x13\x16\x17\x11\x13\x13(\x10\x13\x16\x19\x11\x13\x13(\x10\x13\x16\x1b\x11\x13\x13(\x10\x13\x16\x14\x11\x13\x13(\x10\x13\x15\x14\x11\x15\x13(\x10\x13\x15\n\x14\x11\x1b\x13 \x15\x11\x13\x13 \x15\x11\x15\x13 \x15\x11\x17\x13 \x15\x11\x19\x13 \x15\x11\x1b\x13 \x16\x11\x13\x13 \x16\x11\x15\x13 \x16\x11\x17\x13 \x16\x11\x19\x13\n06Y\x16\x17\x1a\x1c\x199\x16,\'\'\x03\x0bP$\x0c\n\x13\x15\x11\x13\x13(\x10\x13\x16\x17\x11\x13\x13(\x10\x13\x16\x19\x11\x13\x13(\x10\x13\x16\x1b\x11\x13\x13(\x10\x13\x16\x14\x11\x13\x13(\x10\x13\x15\x14\x11\x15\x13(\x10\x13\x15\x14\x11\x17\x13(\x10\x13\x15\n\x14\x11\x1b\x13 \x15\x11\x13\x13 \x15\x11\x15\x13 \x15\x11\x17\x13 \x15\x11\x19\x13 \x15\x11\x1b\x13 \x16\x11\x13\x13 \x16\x11\x15\x13 \x16\x11\x17\x13 \x16\x11\x19\x139\'\'\x03\x0b9\x0c\n\x18\x18\x03\x83&\n\x1b\x18\x03\x83&\n\x14\x13\x18\x03\x83&\x15\x18\x03\x83&\n\x14\x15\x18\x03\x83&\nElectrical characteristics STM32L051x6 STM32L051x8\n62/133 DS10184 Rev 10          \n          Table 33. Typical and maximum current consumptions in Standby mode \nSymbol Parameter Conditions Typ Max(1)Unit\nIDD \n(Standby)Supply current in Standby \nmode Independent watchdog \nand LSI enabledTA = −40 to 25°C 1.3 1.7\nµATA = 55 °C - 2.9\nTA= 85 °C - 3.3\nTA = 105 °C - 4.1\nTA = 125 °C - 8.5\nIndependent watchdog \nand LSI OFFTA = −40 to 25°C 0.29 0.6\nTA = 55 °C 0.32 0.9\nTA = 85 °C 0.5 2.3\nTA = 105 °C 0.94 3\nTA = 125 °C 2.6 7\n1. Guaranteed by characterization results at 125 °C, unless otherwise specified\nTable 34. Average current consumption during Wakeup\nSymbol parameter System frequencyCurrent \nconsumption \nduring wakeup Unit\nIDD (Wakeup from \nStop)Supply current during Wakeup from \nStop modeHSI 1\nmAHSI/4 0,7\nMSI clock = 4,2 MHz 0,7\nMSI clock = 1,05 MHz 0,4\nMSI clock = 65 KHz 0,1\nIDD (Reset) Reset pin pulled down - 0,21\nIDD (Power-up) BOR ON - 0,23\nIDD (Wakeup from \nStandBy)With Fast wakeup set MSI clock = 2,1 MHz 0,5\nWith Fast wakeup disabled MSI clock = 2,1 MHz 0,12\nDS10184 Rev 10 63/133STM32L051x6 STM32L051x8 Electrical characteristics\n99On-chip peripheral current consumption\nThe current consumption of the on-chip peripherals is given in the following tables. The \nMCU is placed under the following conditions:\n• all I/O pins are in input mode with a static value at VDD or VSS (no load)\n• all peripherals are disabled unless otherwise mentioned\n• the given value is calculated by measuring the current consumption\n– with all peripherals clocked OFF– with only one peripheral clocked on\n           Table 35. Peripheral current consumption in Run or Sleep mode(1) \nPeripheralTypical consumption, VDD = 3.0 V, TA = 25 °C\nUnit Range 1, \nVCORE =1.8 V \nVOS[1:0] = 01Range 2, \nVCORE =1.5 V \nVOS[1:0] = 10Range 3, \nVCORE =1.2 V \nVOS[1:0] = 11Low-power \nsleep and \nrun\nAPB1I2C1 11 9.5 7.5 9\nµA/MHz \n(fHCLK )I2C2 4 3.5 3 2.5\nLPTIM1 10 8.5 6.5 8\nLPUART1 8 6.5 5.5 6\nSPI2 9 4.5 3.5 4USART2 14.5 12 9.5 11\nTIM2 10.5 8.5 7 9\nTIM6 3.5 3 2.5 2WWDG 3 2 2 2\nAPB2ADC1\n(2)5.5 5 3.5 4\nµA/MHz \n(fHCLK )SPI1 4 3 3 2.5\nUSART1 14.5 11.5 9.5 12\nTIM21 7.5 6 5 5.5\nTIM22 7 6 5 6FIREWALL 1.5 1 1 0.5\nDBGMCU 1.5 1 1 0.5\nSYSCFG 2.5 2 2 1.5\n Cortex-\nM0+ core \nI/O portGPIOA 3.5 3 2.5 2.5\nµA/MHz \n(f\nHCLK )GPIOB 3.5 2.5 2 2.5\nGPIOC 8.5 6.5 5.5 7GPIOD 1 0.5 0.5 0.5\nAHBCRC 1.5 1 1 1\nµA/MHz \n(f\nHCLK )FLASH 0(3)0(3)0(3)0(3)\nDMA1 10 8 6.5 8.5\nElectrical characteristics STM32L051x6 STM32L051x8\n64/133 DS10184 Rev 10All enabled 283 225 222.5 212.5µA/MHz \n(fHCLK )\nPWR 2.5 2 2 1µA/MHz \n(fHCLK )\n1. Data based on differential IDD measurement between all peripherals OFF an one peripheral with clock \nenabled, in the following conditions: fHCLK  = 32 MHz (range 1), fHCLK  = 16 MHz (range 2), fHCLK  = 4 MHz \n(range 3), fHCLK  = 64kHz (Low-power run/sleep), fAPB1 = fHCLK , fAPB2 = fHCLK , default prescaler value for \neach peripheral. The CPU is in Sleep mode in both cases.  No I/O pins toggling. Not tested in production.\n2. HSI oscillator is OFF for this measure.\n3. Current consumption is negligible and close to 0 µA.Table 35. Peripheral current consumption in Run or Sleep mode(1) (continued)\nPeripheralTypical consumption, VDD = 3.0 V, TA = 25 °C\nUnit Range 1, \nVCORE =1.8 V \nVOS[1:0] = 01Range 2, \nVCORE =1.5 V \nVOS[1:0] = 10Range 3, \nVCORE =1.2 V \nVOS[1:0] = 11Low-power \nsleep and \nrun\nTable 36. Peripheral current consumption in Stop and Standby mode(1)\nSymbol PeripheralTypical consumption, TA = 25 °C\nUnit\nVDD=1.8 V VDD=3.0 V\nIDD(PVD / BOR) -0 . 7 1 . 2\nµAIREFINT -- 1 . 4\n- LSE Low drive(2)0,1 0,1\n- LPTIM1, Input 100 Hz 0,01 0,01\n- LPTIM1, Input 1 MHz 6 6\n- LPUART1 0,2 0,2\n-R T C 0 , 3 0 , 4 8\n1. LPTIM peripheral cannot operate in Standby mode.\n2.  LSE Low drive consumption is the difference between an external clock on OSC32_IN and a quartz between OSC32_IN \nand OSC32_OUT.-\nDS10184 Rev 10 65/133STM32L051x6 STM32L051x8 Electrical characteristics\n996.3.5 Wakeup time from low-power mode\nThe wakeup times given in the following table are measured with the MSI or HSI16 RC \noscillator. The clock source us ed to wake up the device d epends on the cu rrent op erating \nmode:\n• Sleep mode: the clock source is the clock that was set before entering Sleep mode\n• Stop mode: the clock source is either the MS I oscillator in the range  configured before \nentering Stop mode, the HSI16 or HSI16/4. \n• Standby mode: the clock source is the MSI oscillator running at 2.1 MHz\nAll timings are derived from tests performed under ambient temperature and VDD supply \nvoltage conditions summarized in Table 21 . \n          Table 37. Low-power mode wakeup timings \nSymbol Parameter Conditions Typ Max Unit\ntWUSLEEP Wakeup from Sleep mode fHCLK  = 32 MHz 7 8\nNumber \nof clock \ncycles tWUSLEEP_LPWakeup from Low-power sleep mode, \nfHCLK  = 262 kHzfHCLK  = 262 kHz  \nFlash memory enabled78\nfHCLK  = 262 kHz  \nFlash memory switched OFF91 0\ntWUSTOPWakeup from Stop mode, regulator in Run \nmodefHCLK  = fMSI = 4.2 MHz 5.0 8\nµsfHCLK  = fHSI = 16 MHz 4.9 7\nfHCLK  = fHSI/4 = 4 MHz 8.0 11\nWakeup from Stop mode, regulator in low-\npower modefHCLK  = fMSI = 4.2 MHz  \nVoltage range 15.0 8\nfHCLK  = fMSI = 4.2 MHz  \nVoltage range 25.0 8\nfHCLK  = fMSI = 4.2 MHz  \nVoltage range 35.0 8\nfHCLK  = fMSI = 2.1 MHz 7.3 13\nfHCLK  = fMSI = 1.05 MHz 13 23\nfHCLK  = fMSI = 524 kHz 28 38\nfHCLK  = fMSI = 262 kHz 51 65\nfHCLK  = fMSI = 131 kHz 100 120\nfHCLK  = MSI = 65 kHz 190 260\nfHCLK  = fHSI = 16 MHz 4.9 7\nfHCLK  = fHSI/4 = 4 MHz 8.0 11\nWakeup from Stop mode, regulator in low-\npower mode, code running from RAMfHCLK  = fHSI = 16 MHz 4.9 7\nfHCLK  = fHSI/4 = 4 MHz 7.9 10\nfHCLK  = fMSI = 4.2 MHz 4.7 8\ntWUSTDBYWakeup from Standby mode, FWU bit = 1 fHCLK  = MSI = 2.1 MHz 65 130 µs\nWakeup from Standby mode, FWU bit = 0 fHCLK  = MSI = 2.1 MHz 2.2 3 ms\nElectrical characteristics STM32L051x6 STM32L051x8\n66/133 DS10184 Rev 106.3.6 External clock source characteristics\nHigh-speed external user clock generated from an external source\nIn bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO.The \nexternal clock signal has to re spect the I/O characteristics in Section 6.3.12 . However, the \nrecommended clock input waveform is shown in Figure 19 .\n          \nFigure 19. High-speed external clock source AC timing diagramTable 38. High-speed external user clock characteristics(1) \n1. Guaranteed by design.Symbol Parameter Conditions Min Typ Max Unit\nfHSE_extUser external clock source \nfrequencyCSS is ON or \nPLL is used18 3 2 M H z\nCSS is OFF, \nPLL not used08 3 2 M H z\nVHSEH OSC_IN input pin high level voltage\n-0.7VDD -VDDV\nVHSEL OSC_IN input pin low level voltage VSS -0 . 3 VDD\ntw(HSE)\ntw(HSE)OSC_IN high or low time 12 - -\nns\ntr(HSE)\ntf(HSE)OSC_IN rise or fall time - - 20\nCin(HSE) OSC_IN input capacitance - 2.6 - pF\nDuCy(HSE) Duty cycle 45 - 55 %\nIL OSC_IN Input leakage current VSS ≤ VIN ≤ VDD -- ± 1 µ A\nDL\x14\x1b\x15\x16\x15F26&B,1(;7(51$/\n670\x16\x15/[[&/2&. 6285&(9+6(+\nWI\x0b+6(\x0c W:\x0b+6(\x0c\n,/\x1c\x13\x08\n\x14\x13\x08\n7+6(WWU\x0b+6(\x0cW:\x0b+6(\x0c\nI+6(BH[W9+6(/\nDS10184 Rev 10 67/133STM32L051x6 STM32L051x8 Electrical characteristics\n99Low-speed external user clock generated from an external source\nThe characteristics given in the following table result from tests performed using a low-\nspeed external clock source, and under ambien t temperature and supply voltage conditions \nsummarized in Table 21 .\n          \nFigure 20. Low-speed external clock source AC timing diagramTable 39. Low-speed external user clock characteristics(1)\n1. Guaranteed by design, not tested in productionSymbol Parameter Conditions Min Typ Max Unit\nfLSE_extUser external clock source \nfrequency\n-1 32.768 1000 kHz\nVLSEHOSC32_IN input pin high level \nvoltage0.7VDD -VDD\nV\nVLSELOSC32_IN input pin low level \nvoltageVSS -0 . 3 VDD\ntw(LSE)\ntw(LSE)OSC32_IN high or low time 465 - -\nns\ntr(LSE)\ntf(LSE)OSC32_IN rise or fall time - - 10\nCIN(LSE) OSC32_IN input capacitance - - 0.6 - pF\nDuCy(LSE) Duty cycle - 45 - 55 %\nIL OSC32_IN Input leakage current VSS ≤ VIN ≤ VDD -- ± 1 µ A\nDL\x14\x1b\x15\x16\x16F26&\x16\x15B,1(;7(51$/\n670\x16\x15/[[&/2&. 6285&(9/6(+\nWI\x0b/6(\x0c W:\x0b/6(\x0c\n,/\x1c\x13\x08\n\x14\x13\x08\n7/6(WWU\x0b/6(\x0cW:\x0b/6(\x0c\nI/6(BH[W9/6(/\nElectrical characteristics STM32L051x6 STM32L051x8\n68/133 DS10184 Rev 10High-speed external clock generated from a crystal/ceramic resonator\nThe high-speed external (HSE) clock can be  supplied with a 1 to 25 MHz crystal/ceramic \nresonator oscillator. All th e information given in this  paragraph are based on \ncharacterization results obtained with typical external components specified in Table 40 . In \nthe application, the resonator and the load capacitors have to be placed as close as \npossible to the oscillator pins in order to minimize output distortion an d startup stabilization \ntime. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequenc y, package, accuracy).\n          \nFor CL1 and CL2, it is recommended to use high-quality external ceramic capacitors in the \n5 pF to 25 pF range (typ.), designed for high- frequency applications, and selected to match \nthe requirements of the crystal or resonator (see Figure 21 ). CL1 and CL2 are usually the \nsame size. The crystal manufacturer typically  specifies a load capacitance which is the \nseries combination of CL1 and CL2. PCB and MCU pin capacitance must be included (10 pF \ncan be used as a rough estimate of the comb ined pin and board capacitance) when sizing \nCL1 and CL2. Refer to the application note AN28 67 “Oscillator design guide for ST \nmicrocontrollers” availabl e from the ST website www.st.com .\nFigure 21. HSE oscilla tor circuit diagramTable 40. HSE oscillator characteristics(1)\n1. Guaranteed by design.Symbol Parameter Conditions Min Typ Max Unit\nfOSC_IN Oscillator frequency - 1 25 MHz\nRF Feedback resistor - - 200 - k Ω \nGmMaximum critical crystal \ntransconductanceStartup - - 700µA \n/V\ntSU(HSE)(2)\n2. Guaranteed by characterization results. tSU(HSE)  is the startup time measured from the moment it is \nenabled (by software) to a stabilized 8 MHz oscillat ion is reached. This value is measured for a standard \ncrystal resonator and it can vary signif icantly with the crystal manufacturer.Startup time  VDD is stabilized - 2 - ms\n26&B28726&B,1I+6(\x03WR\x03FRUH\n&/\x14\n&/\x155)\n670\x16\x155HVRQDWRU\n&RQVXPSWLRQ\x03\nFRQWUROJP5P\n&P/P&2\n5HVRQDWRU\nDL\x14\x1b\x15\x16\x18E\nDS10184 Rev 10 69/133STM32L051x6 STM32L051x8 Electrical characteristics\n99Low-speed external clock generated from a crystal/ceramic resonator\nThe low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic \nresonator oscillator. All th e information given in this  paragraph are based on \ncharacterization results obtained with typical external components specified in Table 41 . In \nthe application, the resonator and the load capacitors have to be placed as close as \npossible to the oscillator pins in order to minimize output distortion an d startup stabilization \ntime. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequenc y, package, accuracy).\n          \nNote: For information on selecting the crystal, refer to the application note AN2867 “Oscillator \ndesign guide for ST microcontrollers” available from the ST website www.st.com .\nFigure 22. Typical applicati on with a 32.768 kHz crystal\nNote: An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden \nto add one.Table 41. LSE oscillator characteristics(1) \nSymbol Parameter Conditions(2)Min(2)Typ Max Unit\nfLSE LSE oscillator frequency - 32.768 - kHz\nGmMaximum critical crystal \ntransconductanceLSEDRV[1:0]=00 \nlower driving capability-- 0 . 5\nµA/VLSEDRV[1:0]= 01 \nmedium low driving capability- - 0.75\nLSEDRV[1:0] = 10 \nmedium high driving capability-- 1 . 7\nLSEDRV[1:0]=11 \nhigher driving capability-- 2 . 7\ntSU(LSE)(3)Startup time  VDD is stabilized - 2 - s\n1. Guaranteed by design.\n2. Refer to the note and caution paragraphs below the table,  and to the application note AN2867 “Oscillator design guide for \nST microcontrollers”.\n3. Guaranteed by characterization results. tSU(LSE)  is the startup time measured from the moment it is enabled (by software) \nto a stabilized 32.768 kHz oscillation is reached. This val ue is measured for a standard crystal resonator and it can vary \nsignificantly with the crystal manufacture r. To increase speed, address a lower-dri ve quartz with a high- driver mode.\n06\x16\x13\x15\x18\x169\x1526&\x16\x15B,1\n26&\x16\x15B287\'ULYH\x03\nSURJUDPPDEOH\x03\nDPSOLILHUI/6(\n\x16\x15\x11\x1a\x19\x1b\x03N+]\x03\nUHVRQDWRU5HVRQDWRU\x03ZLWK\x03LQWHJUDWHG\x03\nFDSDFLWRUV\n&/\x14\n&/\x15\nElectrical characteristics STM32L051x6 STM32L051x8\n70/133 DS10184 Rev 106.3.7 Internal clock source characteristics\nThe parameters given in Table 42  are derived from tests performed under ambient \ntemperature and VDD supply voltage conditions summarized in Table 21 .\nHigh-speed internal 16 MHz (HSI16) RC oscillator\n          \nFigure 23. HSI16 minimum and maxi mum value versus temperatureTable 42. 16 MHz HSI16 oscillator characteristics \nSymbol Parameter Conditions Min Typ Max Unit\nfHSI16 Frequency VDD = 3.0 V - 16 - MHz \nTRIM(1)(2)\n1. The trimming step differs depending on the trimming code. It is usually negativ e on the codes which are \nmultiples of 16 (0x00, 0x10, 0x20, 0x30...0xE0).HSI16 user-\ntrimmed resolutionTrimming code is not a multiple of 16 - ± 0.4 0.7 %\nTrimming code is a multiple of 16 - - ± 1.5 %\nACCHSI16(2)\n2. Guaranteed by characterization results.Accuracy of the \nfactory-calibrated \nHSI16 oscillatorVDDA = 3.0 V, TA = 25 °C -1(3)\n3. Guaranteed by test in production.-1(3)%\nVDDA = 3.0 V, TA = 0 to 55 °C -1.5 - 1.5 %\nVDDA = 3.0 V, TA = -10 to 70 °C -2 - 2 %\nVDDA = 3.0 V, TA = -10 to 85 °C -2.5 - 2 %\nVDDA = 3.0 V, TA = -10 to 105 °C -4 - 2 %\nVDDA = 1.65 V to 3.6 V  \nTA = −40 to 125 °C-5.45 - 3.25 %\ntSU(HSI16)(2)HSI16 oscillator \nstartup time- - 3.7 6 µs\nIDD(HSI16)(2)HSI16 oscillator \npower consumption- - 100 140 µA\n06Y\x16\x17\x1a\x1c\x149\x14\x10\x19\x11\x13\x13\x08\x10\x18\x11\x13\x13\x08\x10\x17\x11\x13\x13\x08\x10\x16\x11\x13\x13\x08\x10\x15\x11\x13\x13\x08\x10\x14\x11\x13\x13\x08\x13\x11\x13\x13\x08\x14\x11\x13\x13\x08\x15\x11\x13\x13\x08\x16\x11\x13\x13\x08\x17\x11\x13\x13\x08\n\x10\x19\x13 \x10\x17\x13 \x10\x15\x13 \x13 \x15\x13 \x17\x13 \x19\x13 \x1b\x13 \x14\x13\x13 \x14\x15\x13 \x14\x17\x13\x14\x11\x19\x189\x03PLQ\n\x169\x03W\\S\n\x16\x11\x199\x03PD[\n\x14\x11\x19\x189\x03PD[\n\x16\x11\x199\x03PLQ\nDS10184 Rev 10 71/133STM32L051x6 STM32L051x8 Electrical characteristics\n99Low-speed internal (LSI) RC oscillator\n          \nMulti-speed internal (MSI) RC oscillator\n          Table 43. LSI oscillator characteristics \nSymbol Parameter Min Typ Max Unit\nfLSI(1)\n1.Guaranteed by test in production.LSI frequency 26 38 56 kHz \nDLSI(2)\n2. This is a deviation for an individual part, once the init ial frequency has been measured.LSI oscillator frequency drift  \n0°C ≤ TA ≤  85°C-10 - 4 %\ntsu(LSI)(3)\n3. Guaranteed by design.LSI oscillator startup time - - 200 µs\nIDD(LSI)(3)LSI oscillator power consumption - 400 510 nA\nTable 44. MSI oscillator characteristics \nSymbol Parameter Condition Typ Max Unit\nfMSIFrequency after factory calibration, done at \nVDD= 3.3 V and TA = 25 °CMSI range 0 65.5 -\nkHz MSI range 1 131 -\nMSI range 2 262 -MSI range 3 524 -\nMSI range 4 1.05 -\nMHz MSI range 5 2.1 -\nMSI range 6 4.2 -\nACC\nMSI Frequency error after factory calibration - ±0.5 - %\nDTEMP(MSI)(1)MSI oscillator frequency drift  \n0 °C ≤ TA ≤ 85 °C- ±3-\n%\nMSI oscillator frequency drift  \nVDD = 3.3 V, −40 °C ≤ TA ≤ 110 °CMSI range 0 −8.9 +7.0\nMSI range 1 −7.1 +5.0\nMSI range 2 −6.4 +4.0\nMSI range 3 −6.2 +3.0\nMSI range 4 −5.2 +3.0\nMSI range 5 −4.8 +2.0\nMSI range 6 −4.7 +2.0\nDVOLT(MSI)(1)MSI oscillator frequency drift  \n1.65 V ≤ VDD ≤ 3.6 V, TA = 25 °C-- 2 . 5 % / V\nElectrical characteristics STM32L051x6 STM32L051x8\n72/133 DS10184 Rev 10IDD(MSI)(2)MSI oscillator power consumptionMSI range 0 0.75 -\nµAMSI range 1 1 -\nMSI range 2 1.5 -MSI range 3 2.5 -\nMSI range 4 4.5 -\nMSI range 5 8 -MSI range 6 15 -\nt\nSU(MSI) MSI oscillator startup timeMSI range 0 30 -\nµsMSI range 1 20 -\nMSI range 2 15 -\nMSI range 3 10 -\nMSI range 4 6 -\nMSI range 5 5 -\nMSI range 6, \nVoltage range 1 \nand 23.5 -\nMSI range 6, \nVoltage range 35-\ntSTAB(MSI)(2)MSI oscillator stabilization timeMSI range 0 - 40\nµsMSI range 1 - 20\nMSI range 2 - 10\nMSI range 3 - 4\nMSI range 4 - 2.5MSI range 5 - 2\nMSI range 6, \nVoltage range 1 and 2-2\nMSI range 3, \nVoltage range 3-3\nf\nOVER(MSI) MSI oscillator frequency overshootAny range to \nrange 5-4\nMHz\nAny range to \nrange 6-6\n1. This is a deviation for an individual part, once the init ial frequency has been measured.\n2. Guaranteed by characterization results.Table 44. MSI oscillator characteristics (continued)\nSymbol Parameter Condition Typ Max Unit\nDS10184 Rev 10 73/133STM32L051x6 STM32L051x8 Electrical characteristics\n996.3.8 PLL characteristics\nThe parameters given in Table 45  are derived from tests performed under ambient \ntemperature and VDD supply voltage conditions summarized in Table 21 .\n          \n6.3.9 Memory characteristics\nRAM memory\n          \nFlash memory and data EEPROM\n          Table 45. PLL characteristics \nSymbol ParameterValue\nUnit\nMin Typ Max(1)\n1. Guaranteed by characterization results.fPLL_INPLL input clock(2)\n2. Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with \nthe range defined by fPLL_OUT .2- 2 4 M H z\nPLL input clock duty cycle 45 - 55 %\nfPLL_OUT PLL output clock 2 - 32 MHz\ntLOCKPLL input = 16 MHz\nPLL VCO = 96 MHz- 115 160 µs\nJitter Cycle-to-cycle jitter - ± 600 ps\nIDDA(PLL) Current consumption on VDDA - 220 450\nµA\nIDD(PLL) Current consumption on VDD - 120 150\nTable 46. RAM and hardware registers\nSymbol Parameter  Cond itions Min Typ Max Unit\nVRM Data retention mode(1)\n1. Minimum supply voltage without losing data stored in RAM (in Stop mode or under Reset) or in hardware \nregisters (only in Stop mode).STOP mode (or RESET) 1.65 - - V\nTable 47. Flash memo ry and data EEPROM  characteristics\nSymbol Parameter  Conditions Min Typ Max(1)Unit\nVDDOperating voltage\nRead / Write / Erase-1 . 6 5 - 3 . 6 V\ntprogProgramming time for \nword or half-pageErasing - 3.28 3.94\nms\nProgramming - 3.28 3.94\nElectrical characteristics STM32L051x6 STM32L051x8\n74/133 DS10184 Rev 10          IDDAverage current during \nthe whole programming / \nerase operation\nTA = 25 °C, VDD = 3.6 V- 500 700 µA\nMaximum current (peak) \nduring the whole \nprogramming / erase operation-1 . 5 2 . 5 m A\n1. Guaranteed by design.\nTable 48. Flash memory and data EEPROM endurance and retention \nSymbol Parameter  ConditionsValue\nUnit\nMin(1)\n1. Guaranteed by characterization results.NCYC(2)Cycling (erase / write)  \nProgram memory\nTA = -40°C to 105 °C10\nkcyclesCycling (erase / write)  \nEEPROM data memory100\nCycling (erase / write)  \nProgram memory\nTA = -40°C to 125 °C0.2\nCycling (erase / write)  \nEEPROM data memory2\ntRET(2)\n2. Characterization is done according to JEDEC JESD22-A117.Data retention (program memory) after \n10 kcycles at TA = 85 °C\nTRET = +85 °C30\nyearsData retention (EEPROM data memory) \nafter 100 kcycles at TA = 85 °C30\nData retention (program memory) after \n10 kcycles at TA = 105 °C\nTRET = +105 °C\n10Data retention (EEPROM data memory) \nafter 100 kcycles at TA = 105 °C\nData retention (program memory) after \n200 cycles at TA = 125 °C\nTRET = +125 °C\nData retention (EEPROM data memory) \nafter 2 kcycles at TA = 125 °CTable 47. Flash memo ry and data EEPROM  characteristics\nSymbol Parameter  Conditions Min Typ Max(1)Unit\nDS10184 Rev 10 75/133STM32L051x6 STM32L051x8 Electrical characteristics\n996.3.10 EMC characteristics\nSusceptibility tests are perf ormed on a sample basis duri ng device characterization.\nFunctional EMS (electromagnetic susceptibility)\nWhile a simple application is executed on t he device (toggling 2 LEDs through I/O ports). \nthe device is stressed by two electromagnetic  events until a failure o ccurs. The failure is \nindicated by the LEDs:\n• Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until \na functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.\n• FTB: A Burst of Fast Transient voltage (positive and negative) is applied to VDD and \nVSS through a 100 pF capacitor, until a func tional disturbance occurs. This test is \ncompliant with the IEC 61000-4-4 standard.\nA device reset allows normal operations to be resumed. The test results are given in Table 49 . They are based on the EMS levels and classes \ndefined in application note AN1709.\n          \nDesigning hardened software to avoid noise problems\nEMC characterization and optimization are per formed at component level with a typical \napplication environment and simplified MCU soft ware. It should be noted that good EMC \nperformance is highly dependent on the user application and the software in particular.\nTherefore it is recommended that the user  applies EMC software optimization and \nprequalification tests in re lation with the EMC level requested for his application.\nSoftware recommendationsThe software flowchart must include the m anagement of runaway conditions such as:\n• Corrupted program counter\n• Unexpected reset\n• Critical data corruption (control registers...)\nPrequalification trialsMost of the common failures (unexpected reset and program counter corruption) can be \nreproduced by manually forci ng a low state on the NRST pin or the oscillator pins for 1 \nsecond.Table 49. EMS characteristics\nSymbol Parameter ConditionsLevel/\nClass\nVFESDVoltage limits to be applied on any I/O pin to \ninduce a functional disturbanceVDD = 3.3 V, LQFP64, TA = +25 °C,  \nfHCLK = 32 MHz  \nconforms to IEC 61000-4-23B\nVEFTBFast transient voltage burst limits to be \napplied through 100 pF on VDD and VSS \npins to induce a functional disturbanceVDD = 3.3 V, LQFP64, TA = +25 °C,  \nfHCLK = 32 MHz  \nconforms to IEC 61000-4-44A\nElectrical characteristics STM32L051x6 STM32L051x8\n76/133 DS10184 Rev 10To complete these trials, ESD stress can be applie d directly on the device, over the range of \nspecification values. When unexpected behavior is detected, the software can be hardened \nto prevent unrecoverable errors occurring (see application note AN1015).\nElectromagnetic Interference (EMI)\nThe electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O por ts). This emission test is compliant with \nIEC 61967-2 standard which specifies the test board and the pin loading.\n          Table 50. EMI characteristics\nSymbol Parameter ConditionsMonitored\nfrequency bandMax vs. fosc/fCPU\nUnit8 MHz/\n4 MHz8 MHz/\n16 MHz8 MHz/\n32 MHz\nSEMI Peak levelVDD = 3.6 V,\nTA = 25 °C,  \ncompliant with IEC \n61967-20.1 to 30 MHz -21 -15 -12\ndBµV 30 to 130 MHz -14 -12 -1\n130 MHz to 1GHz -10 -11 -7\nEMI Level 1 1 1 -\nDS10184 Rev 10 77/133STM32L051x6 STM32L051x8 Electrical characteristics\n996.3.11 Electrical sens itivity characteristics\nBased on three different tests (ESD, LU) using specific measurement methods, the device is \nstressed in order to determ ine its performance in terms of electrical sensitivity.\nElectrostatic discharge (ESD)\nElectrostatic discharges (a positive then a negative pulse separated by 1 second) are \napplied to the pins of each sample according to each pin combinati on. The sample size \ndepends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the ANSI/JEDEC standard.\n           \nStatic latch-up\nTwo complementary static te sts are required on six pa rts to assess the latch-up \nperformance: \n• A supply overvoltage is applied to each power supply pin\n• A current injection is applied to each input, output and configurable I/O pin\nThese tests are compliant with EIA/JESD 78A IC latch-up standard.\n          Table 51. ESD absolute maximum ratings\nSymbol Ratings Conditions ClassMaximum \nvalue(1)\n1. Guaranteed by characterization results.Unit\nVESD(HBM)Electrostatic discharge \nvoltage (human body model)TA = +25 °C, \nconforming to ANSI/JEDEC JS-00122 0 0 0\nV\nV\nESD(CDM)Electrostatic discharge \nvoltage (charge device \nmodel)TA = +25 °C, \nconforming to \nANSI/ESD STM5.3.1.C4 500\nTable 52. Electrical sensitivities\nSymbol Parameter Conditions Class\nLU Static latch-up class TA = +125 °C conforming to JESD78A II level A\nElectrical characteristics STM32L051x6 STM32L051x8\n78/133 DS10184 Rev 106.3.12 I/O current in jection characteristics\nAs a general rule, current injection to the I/O pins, due to external voltage below VSS or \nabove VDD (for standard pins) should be avoided during normal product operation. \nHowever, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection acci dentally happens, susceptibility tests are performed on a \nsample basis during device characterization.\nFunctional susceptibility to I/O current injection \nWhile a simple application is executed on the device, the device is stressed by injecting \ncurrent into the I/O pins  programmed in floating input mode . While current is  injected into \nthe I/O pin, one at a time, the device is checked for functional failures. \nThe failure is indicated by an out of range parameter: ADC error above a certain limit (higher \nthan 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of –5 µA/+0 µA range), or ot her functional failure (for ex ample reset occurrence oscillator \nfrequency deviation).\nThe test results are given in the Table 53 .\n          Table 53. I/O current in jection susceptibility \nSymbol DescriptionFunctional susceptibility \nUnitNegative \ninjectionPositive \ninjection\nIINJInjected current on BOOT0 -0 NA(1)\n1. Current injection is not possible.mAInjected current on PA0, PA4, PA5, PA11, \nPA12, PC15, PH0 and PH1-5 0\nInjected current on any other FT, FTf pins -5 (2)\n2. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject \nnegative currents.NA(1)\nInjected current on any other pins -5 (2)+5\nDS10184 Rev 10 79/133STM32L051x6 STM32L051x8 Electrical characteristics\n996.3.13 I/O port characteristics\nGeneral input/output characteristics\nUnless otherwise specified,  the parameters given in Table 54  are derived from tests \nperformed under the conditions summarized in Table 21 . All I/Os are CMOS and TTL \ncompliant.\nTable 54. I/O static characteristics \nSymbol Parameter C onditions Min Typ Max Unit\nVIL Input low level voltageTC, FT, FTf, RST \nI/Os- - 0.3VDD\nV BOOT0 pin - - 0.14VDD(1)\nVIH Input high level voltage All I/Os 0.7 VDD --\nVhysI/O Schmitt trigger voltage hysteresis \n(2)Standard I/Os - 10% VDD(3)-\nBOOT0 pin - 0.01 -\nIlkg Input leakage current (4)VSS ≤ VIN ≤ VDD\nAll I/Os except for \nPA11, PA12, BOOT0 \nand FTf I/Os-- ± 5 0\nnAVSS ≤ VIN ≤ VDD, \nPA11 and PA12 I/Os- - -50/+250\nVSS ≤ VIN ≤ VDD\nFTf I/Os- - ±100\nVDD≤ VIN ≤ 5 V\nAll I/Os except for \nPA11, PA12, BOOT0 \nand FTf I/Os- - 200\nnA\nVDD≤ VIN ≤ 5 V\nFTf I/Os- - 500\nVDD≤ VIN ≤ 5 V\nPA11, PA12 and \nBOOT0 -- 1 0 µ A\nRPU Weak pull-up equivalent resistor(5)VIN = VSS 25 45 65 k Ω\nRPD Weak pull-down equivalent resistor(5)VIN = VDD 25 45 65 k Ω\nCIO I/O pin capacitance - - 5 - pF\n1.Guaranteed by characterization.\n2. Hysteresis voltage between Schmi tt trigger switching levels. Guar anteed by characterization results.\n3. With a minimum of 200 mV. Guaranteed by characterization results.4. The max. value may be exceeded if negativ e current is injected on adjacent pins.\n5. Pull-up and pull-down resistors are designed with a true resi stance in series with a sw itchable PMOS/NMOS. This \nMOS/NMOS contribution to the series  resistance is minimum (~10% order).\nElectrical characteristics STM32L051x6 STM32L051x8\n80/133 DS10184 Rev 10Figure 24. VIH/VIL versus VDD (CMOS I/Os)\nFigure 25. VIH/VIL versus VDD (TTL I/Os)\nOutput driving current\nThe GPIOs (general purpose input/outputs) can si nk or source up to ±8 mA, and sink or \nsource up to ±15 mA with the non-standard VOL/VOH specifications given in Table 55 .\nIn the user application, the number of I/O pi ns which can drive curr ent must be limited to \nrespect the absolute maximum rating specified in Section 6.2 :\n• The sum of the currents sourced by all the I/Os on VDD, plus the maximum Run \nconsumption of the MCU sourced on VDD, cannot exceed the absolute maximum rating \nIVDD(Σ) (see Table 19 ). \n• The sum of the currents sunk by all the I/Os on VSS plus the maximum Run \nconsumption of the MCU sunk on VSS cannot exceed the absolute maximum rating \nIVSS(Σ) (see Table 19 ). 06Y\x16\x17\x1a\x1b\x1c9\x149\'\'\x03\x0b9\x0c9,+PLQ\x03\x15\x11\x13\n9,/PD[\x03\x13\x11\x1a9,/\x129,+\x03\x0b9\x0c\n\x14\x11\x16\n\x15\x11\x13 \x16\x11\x19&026\x03VWDQGDUG\x03\x03UHTXLUHPHQWV\x039,+PLQ\x03 \x03\x13\x11\x1a9\'\'\n9,/PD[\x03 \x03\x13\x11\x169\'\'\n\x13\x11\x19\n\x15\x11\x1a \x16\x11\x13 \x16\x11\x16&026\x03VWDQGDUG\x03\x03UHTXLUHPHQWV\x039 ,/PD[\x03 \x03\x13\x11\x169 \'\'9,+PLQ\x03 \x03\x13\x11\x16\x1c9\'\'\x0e\x13\x11\x18\x1c\x03\x0bDOO\x03SLQV\x03\nH[FHSW\x03%227\x13\x0f\x033&\x14\x18\x0f\x033+\x13\x12\x149\n,+PLQ\x03 \x03\x13\x11\x17\x189\'\'\x0e\x13\x11\x16\x1b\x03IRU\x03\n%227\x13\x0f\x033&\x14\x18\x0f\x033+\x13\x12\x14\n,QSXW\x03UDQJH\x03QRW\x03\nJXDUDQWHHG\n06Y\x16\x17\x1a\x1c\x139\x149\'\'\x03\x0b9\x0c9,+PLQ\x03\x15\x11\x13\n9,/PD[\x03\x13\x11\x1b9,/\x129,+\x03\x0b9\x0c\n\x14\x11\x16\n\x15\x11\x13 \x16\x11\x1977/\x03VWDQGDUG\x03\x03UHTXLUHPHQWV\x039 ,+PLQ\x03 \x03\x15\x039\n9,/PD[\x03 \x03\x13\x11\x169\'\'\n\x13\x11\x1a\n\x15\x11\x1a \x16\x11\x13 \x16\x11\x1677/\x03VWDQGDUG\x03\x03UHTXLUHPHQWV\x039 ,/PD[\x03 \x03\x13\x11\x1b\x039,QSXW\x03UDQJH\x03QRW\x03\nJXDUDQWHHG9,+PLQ\x03 \x03\x13\x11\x16\x1c9\'\'\x0e\x13\x11\x18\x1c\x03\x0bDOO\x03SLQV\x03\nH[FHSW\x03%227\x13\x0f\x033&\x14\x18\x0f\x033+\x13\x12\x149\n,+PLQ\x03 \x03\x13\x11\x17\x189\'\'\x0e\x13\x11\x16\x1b\x03IRU\x03\n%227\x13\x0f\x03\x033&\x14\x18\x0f\x033+\x13\x12\x14\nDS10184 Rev 10 81/133STM32L051x6 STM32L051x8 Electrical characteristics\n99Output voltage levels\nUnless otherwise specified,  the parameters given in Table 55  are derived from tests \nperformed under ambient temperature and VDD supply voltage conditions summarized in \nTable 21 . All I/Os are CMOS and TTL compliant.\n          Table 55. Output voltage characteristics \nSymbol Parameter Conditions Min Max Unit\nVOL(1)\n1. The IIO current sunk by the device must always respect the absolute maximum rating specified in Table 19 . \nThe sum of the currents sunk by all the I/Os (I/O ports and control pins) must always be respected and \nmust not exceed ΣIIO(PIN) .Output low level voltage for an I/O \npin CMOS port(2), \nIIO = +8 mA\n2.7 V ≤  VDD ≤  3.6 V\n2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.-0 . 4\nVVOH(3)\n3. The IIO current sourced by the device must always re spect the absolute maximum rating specified in \nTable 19 . The sum of the currents sourced by all the I/O s (I/O ports and control pins) must always be \nrespected and must not exceed ΣIIO(PIN) .Output high level voltage for an I/O \npinVDD-0.4 -\nVOL (1) Output low level voltage for an I/O \npinTTL port(2), \nIIO =+ 8 mA\n2.7 V ≤ VDD ≤  3.6 V-0 . 4\nVOH (3)(4)\n4. Guaranteed by characterization results.Output high level voltage for an I/O \npinTTL port(2), \nIIO = -6 mA\n2.7 V ≤ VDD ≤  3.6 V2.4 -\nVOL(1)(4) Output low level voltage for an I/O \npinIIO = +15 mA\n2.7 V ≤ VDD ≤  3.6 V-1 . 3\nVOH(3)(4) Output high level voltage for an I/O \npinIIO = -15 mA\n2.7 V ≤ VDD ≤  3.6 VVDD-1.3 -\nVOL(1)(4) Output low level voltage for an I/O \npinIIO = +4 mA\n1.65 V ≤ VDD < 3.6 V-0 . 4 5\nVOH(3)(4) Output high level voltage for an I/O \npinIIO = -4 mA\n1.65 V ≤ VDD ≤  3.6 VVDD-0.45 -\nVOLFM+(1)(4) Output low level voltage for an FTf \nI/O pin in Fm+ modeIIO = 20 mA\n2.7 V ≤ VDD ≤  3.6 V-0 . 4\nIIO = 10 mA\n1.65 V ≤ VDD ≤  3.6 V-0 . 4\nElectrical characteristics STM32L051x6 STM32L051x8\n82/133 DS10184 Rev 10Input/output AC characteristics\nThe definition and values of input/output AC characteristics are given in Figure 26  and \nTable 56 , respectively.\nUnless otherwise specified,  the parameters given in Table 56  are derived from tests \nperformed under ambient temperature and VDD supply voltage conditions summarized in \nTable 21 . \n          Table 56. I/O AC characteristics(1)  \nOSPEEDRx[1:0] \nbit value(1) Symbol Parameter Conditions Min Max(2)Unit\n00fmax(IO)out Maximum frequency(3)CL = 50 pF, VDD = 2.7 V to 3.6 V - 400\nkHz\nCL = 50 pF, VDD = 1.65 V to 2.7 V - 100\ntf(IO)out\ntr(IO)outOutput rise and fall timeCL = 50 pF, VDD = 2.7 V to 3.6 V - 125\nns\nCL = 50 pF, VDD = 1.65 V to 2.7 V - 320\n01fmax(IO)out Maximum frequency(3)CL = 50 pF, VDD = 2.7 V to 3.6 V - 2\nMHz\nCL = 50 pF, VDD = 1.65 V to 2.7 V - 0.6\ntf(IO)out\ntr(IO)outOutput rise and fall timeCL = 50 pF, VDD = 2.7 V to 3.6 V - 30\nns\nCL = 50 pF, VDD = 1.65 V to 2.7 V - 65\n10Fmax(IO)out Maximum frequency(3)CL = 50 pF, VDD = 2.7 V to 3.6 V - 10\nMHz\nCL = 50 pF, VDD = 1.65 V to 2.7 V - 2\ntf(IO)out\ntr(IO)outOutput rise and fall timeCL = 50 pF, VDD = 2.7 V to 3.6 V - 13\nns\nCL = 50 pF, VDD = 1.65 V to 2.7 V - 28\n11Fmax(IO)out Maximum frequency(3)CL = 30 pF, VDD = 2.7 V to 3.6  V - 35\nMHz\nCL = 50 pF, VDD = 1.65 V to 2.7 V - 10\ntf(IO)out\ntr(IO)outOutput rise and fall timeCL = 30 pF, VDD = 2.7 V to 3.6 V - 6\nns\nCL = 50 pF, VDD = 1.65 V to 2.7 V - 17\nFm+ \nconfiguration(4)fmax(IO)out Maximum frequency(3)\nCL = 50 pF, VDD = 2.5 V to 3.6 V-1 M H z\ntf(IO)out Output fall time - 10\nns\ntr(IO)out Output rise time - 30\nfmax(IO)out Maximum frequency(3)\nCL = 50 pF, VDD = 1.65 V to 3.6 V-3 5 0 K H z\ntf(IO)out Output fall time - 15\nns\ntr(IO)out Output rise time - 60\n-tEXTIpwPulse width of external \nsignals detected by the EXTI controller-8 - n s\n1. The I/O speed is configured using the OSPEE DRx[1:0] bits. Refer to the line reference manual for a description of GPIO Port \nconfiguration register.\n2. Guaranteed by design. 3. The maximum frequency is defined in Figure 26 .\n4. When Fm+ configuration is set, the I/O speed control is bypassed. Refer to the line reference manual for a detailed \ndescription of Fm+ I/O configuration.\nDS10184 Rev 10 83/133STM32L051x6 STM32L051x8 Electrical characteristics\n99Figure 26. I/O AC charac teristics definition \n6.3.14 NRST pin characteristics\nThe NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up \nresistor, RPU , except when it is internally driven low (see Table 57 ).\nUnless otherwise specified,  the parameters given in Table 57  are derived from tests \nperformed under ambient temperature and VDD supply voltage conditions summarized in \nTable 21 . \n          DL\x14\x17\x14\x16\x14G\x14\x13\x08\x1c\x13\x08\n\x18\x13\x08\nWU\x0b,2\x0cRXW\n287387(;7(51$/\n21\x03&/\n0D[LPXP\x03IUHTXHQF\\\x03LV\x03DFKLHYHG\x03LI\x03\x0bWU\x03\x0e\x03WI\x0c\x03\x94\x03\x0b\x15\x12\x16\x0c7\x03DQG\x03LI\x03WKH\x03GXW\\\x03F\\FOH\x03LV\x03\x0b\x17\x18\x10\x18\x18\x08\x0c\x03\nZKHQ\x03ORDGHG\x03E\\\x03& /\x03VSHFLILHG\x03LQ\x03WKH\x03WDEOH\x03³\x03 ,\x122\x03$&\x03FKDUDFWHULVWLFV ´\x11\x03\n\x03\x14\x13\x08\n\x18\x13\x08\n\x1c\x13\x08\n7WI\x0b,2\x0cRXW\nTable 57. NRST pin characteristics \nSymbol Parameter Conditions Min Typ Max Unit\nVIL(NRST)(1)\n1. Guaranteed by design.NRST input low level voltage - VSS -0 . 8\nVVIH(NRST)(1)NRST input high level voltage - 1.4 - VDD\nVOL(NRST)(1)NRST output low level \nvoltageIOL = 2 mA\n2.7 V < VDD < 3.6 V--\n0.4\nIOL = 1.5 mA\n1.65 V < VDD < 2.7 V--\nVhys(NRST)(1)NRST Schmitt trigger voltage \nhysteresis -- 1 0 % VDD(2)\n2. 200 mV minimum value-m V\nRPUWeak pull-up equivalent \nresistor(3)\n3. The pull-up is designed with a true resistance in series  with a switchable PMOS. This PMOS contribution to \nthe series resistance is around 10%.VIN = VSS 25 45 65 k Ω\nVF(NRST)(1)NRST input filtered pulse - - - 50 ns\nVNF(NRST)(1)NRST input not filtered pulse - 350 - - ns\nElectrical characteristics STM32L051x6 STM32L051x8\n84/133 DS10184 Rev 10Figure 27. Recommended NRST pin protection\n1. The reset network protects t he device against par asitic resets. \n2. The external capacitor must be placed as close as possibl e to the device. \n3. The user must ensure that the level on the NRST pin can go below the VIL(NRST)  max level specified in \nTable 57 . Otherwise the reset will not be taken into account by the device.\n6.3.15 12-bit ADC characteristics\nUnless otherwise specified,  the parameters given in Table 58  are derived from tests \nperformed under ambient temperature, fPCLK frequency and VDDA supply voltage conditions \nsummarized in Table 21: General operating conditions .\nNote: It is recommended to perform a calibration after each power-up.\n          06\x14\x1c\x1b\x1a\x1b9\x165389\'\'\n,QWHUQDO\x03UHVHW([WHUQDO\nUHVHW\x03FLUFXLW\x0b\x14\x0c\n1567\x0b\x15\x0c\n)LOWHU\n\x13\x11\x14\x03\x97)\nTable 58. ADC characteristics \nSymbol Parameter  Conditions Min Typ Max Unit\nVDDAAnalog supply voltage for \nADC ONFast channel 1.65 - 3.6\nV\nStandard channel 1.75(1)-3 . 6\nVREF+ Positive reference voltage - 1.65 VDDA V\nIDDA (ADC)Current consumption of the \nADC on VDDAand VREF+1.14 Msps - 200 -\nµA10 ksps - 40 -\nCurrent consumption of the \nADC on VDD(2)1.14 Msps - 70 -\n10 ksps - 1 -\nfADC ADC clock frequencyVoltage scaling Range 1 0.14 - 16\nMHz Voltage scaling Range 2 0.14 - 8\nVoltage scaling Range 3 0.14 - 4\nfS(3)Sampling rate 12-bit resolution 0.01 - 1.14 MHz\nfTRIG(3)External trigger frequencyfADC = 16 MHz, \n12-bit resolution- - 941 kHz\n-- - 1 7 1 / fADC\nVAIN Conversion voltage range - 0 - VREF+ V\nDS10184 Rev 10 85/133STM32L051x6 STM32L051x8 Electrical characteristics\n99RAIN(3)External input impedanceSee Equation 1  and \nTable 59  for details-- 5 0k Ω\nRADC(3)(4)Sampling switch resistance - - - 1 k Ω\nCADC(3) Internal sample and hold \ncapacitor-- - 8 p F\ntCAL(3)(5)Calibration timefADC = 16 MHz 5.2 µs\n-8 3 1 / fADC\nWLATENCY(6)ADC_DR register write \nlatencyADC clock = HSI161.5 ADC \ncycles + 2 \nfPCLK  cycles-1.5 ADC \ncycles + 3 \nfPCLK  cycles-\nADC clock = PCLK/2 - 4.5 -fPCLK\ncycle\nADC clock = PCLK/4 - 8.5 -fPCLK\ncycle\ntlatr(3)Trigger conversion latencyfADC = fPCLK/2 = 16 MHz 0.266 µs\nfADC = fPCLK /2 8.5 1/fPCLK\nfADC = fPCLK /4 = 8 MHz 0.516 µs\nfADC = fPCLK /4 16.5 1/fPCLK\nfADC = fHSI16 = 16 MHz 0.252 - 0.260 µs\nJitterADCADC jitter on trigger \nconversionfADC = fHSI16 -1- 1 / fHSI16\ntS(3)Sampling timefADC = 16 MHz 0.093 - 10.03 µs\n-1 . 5 - 1 6 0 . 5 1 / fADC\ntUP_LDO(3)(5)Internal LDO power-up time - - - 10 µs\ntSTAB(3)(5)ADC stabilization time - 14 1/fADC\ntConV(3) Total conversion time \n(including sampling time)fADC = 16 MHz,\n12-bit resolution0.875 - 10.81 µs\n12-bit resolution14 to 173 (tS for sampling +12.5 \nfor successive approximation)1/fADC\n1. VDDA minimum value can be decreased in spec ific temperature conditions. Refer to Table 59: RAIN max for fADC = 16 MHz .\n2. A current consumption proportional to  the APB clock frequency has to be added (see Table 35: Peripheral current \nconsumption in Run or Sleep mode ).\n3. Guaranteed by design.4. Standard channels have an extra protection resi stance which depends on supply voltage. Refer to Table 59: R\nAIN max for \nfADC = 16 MHz .\n5. This parameter only includes the ADC timing. It does not take into account register access latency. \n6. This parameter specifies the latency to tr ansfer the conversion result into the ADC_DR  register. EOC bit is set to indicate t he \nconversion is complete and has the same latency.Table 58. ADC characteristics (continued)\nSymbol Parameter  Conditions Min Typ Max Unit\nElectrical characteristics STM32L051x6 STM32L051x8\n86/133 DS10184 Rev 10Equation 1: RAIN max formula\nThe simplified formula above ( Equation 1 ) is used to determine the maximum external \nimpedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).\n          \n          RAINTS\nfADC CADC 2N2+()ln× ×--------------------------------------------------------------- -RADC– <\nTable 59. RAIN max for fADC = 16 MHz(1) \nTs \n(cycles)tS \n(µs)RAIN max for \nfast channels \n(kΩ)RAIN max for standard channels (k Ω)\nVDD > \n2.7 VVDD > \n2.4 VVDD > \n2.0 VVDD > \n1.8 VVDD > \n1.75 VVDD > 1.65 V \nand \nTA > −10 °CVDD > 1.65 V \nand \nTA > 25 °C\n1.5 0.09 0.5 < 0.1 NA NA NA NA NA NA\n3.5 0.22 1 0.2 < 0.1 NA NA NA NA NA\n7.5 0.47 2.5 1.7 1.5 < 0.1 NA NA NA NA\n12.5 0.78 4 3.2 3 1 NA NA NA NA\n19.5 1.22 6.5 5.7 5.5 3.5 NA NA NA < 0.139.5 2.47 13 12.2 12 10 NA NA NA 5\n79.5 4.97 27 26.2 26 24 < 0.1 NA NA 19\n160.5 10.03 50 49.2 49 47 32 < 0.1 < 0.1 42\n1. Guaranteed by design.\nTable 60. ADC accuracy(1)(2)(3) \nSymbol Parameter Conditions Min Typ Max Unit\nET Total unadjusted error\n1.65 V < VDDA = VREF+ < 3.6 V, \nrange 1/2/3-2 4\nLSBEO Offset error - 1 2.5\nEG Gain error - 1 2\nEL Integral linearity error - 1.5 2.5\nED Differential linearity error - 1 1.5\nENOBEffective number of bits 10.2 11\nbitsEffective number of bits (16-bit mode \noversampling with ratio =256)(4) 11.3 12.1 -\nSINAD Signal-to-noise distortion 63 69 -\ndB SNRSignal-to-noise ratio 63 69 -\nSignal-to-noise ratio (16-bit mode \noversampling with ratio =256)(4) 70 76 -\nTHD Total harmonic distortion - -85 -73\nDS10184 Rev 10 87/133STM32L051x6 STM32L051x8 Electrical characteristics\n99Figure 28. ADC accuracy characteristicsET Total unadjusted error\n1.65 V < VREF+ < VDDA < 3.6 V,  \nrange 1/2/3-2 5\nLSBEO Offset error - 1 2.5\nEG Gain error - 1 2\nEL Integral linearity error - 1.5 3\nED Differential linearity error - 1 2\nENOB Effective number of bits 10.0 11.0 - bits\nSINAD Signal-to-noise distortion 62 69 -\ndB SNR Signal-to-noise ratio 61 69 -\nTHD Total harmonic distortion - -85 -65\n1. ADC DC accuracy values are measured after internal calibration.\n2. ADC Accuracy vs. Negative Injection Current: Injecting negat ive current on any of the standard (non-robust) analog input \npins should be avoided as this signific antly reduces the accuracy of the conversion being performed on another analog \ninput. It is recommended to add a Schottky diode (pin to ground)  to standard analog pins which may potentially inject \nnegative current.  \nAny positive injection current with in the limits specified for IINJ(PIN)  and ΣIINJ(PIN)  in Section 6.3.12  does not affect the ADC \naccuracy.\n3. Better performance may be achieved in restricted VDDA, frequency and temperature ranges.\n4. This number is obtained by the test boa rd without additional noise, resulting in non-optimized value for oversampling mode.Table 60. ADC accuracy(1)(2)(3) (continued)\nSymbol Parameter Conditions Min Typ Max Unit\n(7\x03 \x03WRWDO\x03XQDMXVWHG\x03HUURU \x1d\x03PD[LPXP\x03GHYLDWLRQ\x03\n\x03\x03\x03\x03EHWZHHQ\x03WKH\x03DFWXDO\x03DQG\x03LGHDO\x03WUDQVIHU\x03FXUYHV\x11\n(2\x03 \x03RIIVHW\x03HUURU \x1d\x03PD[LPXP\x03GHYLDWLRQ\x03\n\x03\x03\x03\x03EHWZHHQ\x03WKH\x03ILUVW\x03DFWXDO\x03WUDQVLWLRQ\x03DQG\x03\n\x03\x03\x03\x03WKH\x03ILUVW\x03LGHDO\x03RQH\x11(\n*\x03 \x03JDLQ\x03HUURU \x1d\x03GHYLDWLRQ\x03EHWZHHQ\x03WKH\x03ODVW\x03\n\x03\x03\x03\x03\x03LGHDO\x03WUDQVLWLRQ\x03DQG\x03WKH\x03ODVW\x03DFWXDO\x03RQH\x11\n(\'\x03 \x03GLIIHUHQWLDO\x03OLQHDULW\\\x03HUURU \x1d\x03PD[LPXP\x03\n\x03\x03\x03\x03GHYLDWLRQ\x03EHWZHHQ\x03DFWXDO\x03VWHSV\x03DQG\x03WKH\x03LGHDO\x03RQHV\x11\n(/\x03 \x03LQWHJUDO\x03OLQHDULW\\\x03HUURU \x1d\x03PD[LPXP\x03GHYLDWLRQ\x03\n\x03\x03\x03\x03EHWZHHQ\x03DQ\\\x03DFWXDO\x03WUDQVLWLRQ\x03DQG\x03WKH\x03HQG\x03SRLQW\x03\n\x03\x03\x03\x03FRUUHODWLRQ\x03OLQH\x11\x0b\x14\x0c\x03([DPSOH\x03RI\x03DQ\x03DFWXDO\x03WUDQVIHU\x03FXUYH\n\x0b\x15\x0c\x037KH\x03LGHDO\x03WUDQVIHU\x03FXUYH\n\x0b\x16\x0c\x03(QG\x03SRLQW\x03FRUUHODWLRQ\x03OLQH\x17\x13\x1c\x18\n\x17\x13\x1c\x17\n\x17\x13\x1c\x16\n\x1a\n\x19\n\x18\n\x17\n\x16\n\x15\n\x14\n\x13\x15\x16 \x17 \x18\x19\x14 \x1a \x17\x13\x1c\x16 \x17\x13\x1c\x17 \x17\x13\x1c\x18 \x17\x13\x1c\x199\'\'$966$\n(2(7\n(/(*\n(\'\n\x14\x03/6%\x03,\'($/\x0b\x14\x0c\x0b\x16\x0c\x0b\x15\x0c\n06\x14\x1c\x1b\x1b\x139\x15\nElectrical characteristics STM32L051x6 STM32L051x8\n88/133 DS10184 Rev 10Figure 29. Typical connecti on diagram using the ADC\n1. Refer to Table 58: ADC characteristics  for the values of RAIN, RADC and CADC.\n2. Cparasitic  represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the \npad capacitance (roughly 7 pF). A high Cparasitic  value will downgrade conversion accuracy. To remedy \nthis, fADC should be reduced.\nGeneral PCB design guidelines\nPower supply decoupling should be performed as shown in Figure 30  or Figure 31 , \ndepending on whether VREF+ is connected to VDDA or not. The 10 nF capacitors should be \nceramic (good quality). They should be placed as close as possible to the chip.\nFigure 30. Power supply and reference decoupling (VREF+ not connected to VDDA) 06Y\x16\x17\x1a\x14\x159\x149\'\'$\n$,1[\n,/\x93\x18\x13Q$\n975$,1\x0b\x14\x0c\n&SDUDVLWLF9$,197\n5$\'&\x14\x15\x10ELW\nFRQYHUWHU\n&$\'&6DPSOH\x03DQG\x03KROG\x03$\'&\nFRQYHUWHU\n06\x16\x1c\x19\x13\x149\x1495()\x0e\x03670\x16\x15/[[\n9\'\'$\n966$\x12\x0395()±\x03\x14\x03\x97)\x03\x12\x12\x03\x14\x13\x13\x03Q)\n\x14\x03\x97)\x03\x12\x12\x03\x14\x13\x13\x03Q)\nDS10184 Rev 10 89/133STM32L051x6 STM32L051x8 Electrical characteristics\n99Figure 31. Power supply and reference decoupling  (VREF+ connected to VDDA)\n6.3.16 Temperature sensor characteristics\n          \n          06\x16\x1c\x19\x13\x159\x1462%&\x0b\x0f6$$!670\x16\x15/[[\n\x11\x00\x97&\x00\x0f\x0f\x00\x11\x10\x10\x00N&\n62%&n\x0f633!\nTable 61. Temperature sensor calibration values\nCalibration value name Description Memory address\nTS_CAL1TS ADC raw data acquired at \ntemperature of 30 °C, VDDA= 3 V0x1FF8 007A - 0x1FF8 007B\nTS_CAL2TS ADC raw data acquired at \ntemperature of 130 °C, VDDA= 3 V0x1FF8 007E - 0x1FF8 007F\nTable 62. Temperature sensor characteristics \nSymbol Parameter Min Typ Max Unit\nTL(1)\n1. Guaranteed by characterization results.VSENSE  linearity with temperature - ±1 ±2° C\nAvg_Slope(1)Average slope 1.48 1.61 1.75 mV/°C\nV130 Voltage at 130°C ±5°C(2)\n2. Measured at VDD = 3 V ±10 mV. V130 ADC conversion result is stored in the TS_CAL2 byte.640 670 700 mV\nIDDA (TEMP)(3)Current consumption - 3.4 6 µA\ntSTART(3)\n3. Guaranteed by design.Startup time - - 10\nµs\nTS_temp(4)(3)\n4. Shortest sampling time can be determined in the application by multiple iterations.ADC sampling time when reading the temperature 10 - -\nElectrical characteristics STM32L051x6 STM32L051x8\n90/133 DS10184 Rev 106.3.17 Comparators\n          \n          Table 63. Comparator 1 characteristics \nSymbol Parameter Conditions Min(1)Typ Max(1)Unit\nVDDA Analog supply voltage - 1.65 3.6 V\nVINComparator 1 input voltage \nrange-0 . 6 - VDDA V\ntSTART Comparator startup time - - 7 10\nµs\ntd Propagation delay(2)-- 3 1 0\nVoffset Comparator offset - - ±3 ±10 mV\ndVoffset /dtComparator offset variation in \nworst voltage stress conditionsVDDA = 3.6 V, VIN+ = 0 V, \nVIN- = VREFINT , TA = 25 °C0 1.5 10 mV/1000 h\nICOMP1 Current consumption(3)- - 160 260 nA\n1.Guaranteed by characterization.\n2. The delay is characteri zed for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to \nthe reference.\n3. Comparator consumption only. Inte rnal reference voltage not included.\nTable 64. Comparator 2 characteristics \nSymbol Parameter Conditions Min Typ Max(1)Unit\nVDDA Analog supply voltage - 1.65 - 3.6 V\nVIN Comparator 2 input voltage range - 0 - VDDA V\ntSTART Comparator startup time Fast mode - 15 20\nµsSlow mode - 20 25\ntd slow Propagation delay(2) in slow mode1.65 V ≤ VDDA ≤ 2.7 V - 1.8 3.5\n2.7 V ≤ VDDA ≤ 3.6 V - 2.5 6\ntd fast Propagation delay(2) in fast mode1.65 V ≤ VDDA ≤ 2.7 V - 0.8 2\n2.7 V ≤ VDDA ≤ 3.6 V - 1.2 4\nVoffset Comparator offset error - ±4 ±20 mV\ndThreshold/\ndtThreshold voltage temperature \ncoefficientVDDA = 3.3V, TA = 0 to 50 °C,  \nV- = VREFINT , \n3/4 VREFINT , \n1/2 VREFINT , \n1/4 VREFINT .-1 5 3 0ppm\n/°C\nICOMP2 Current consumption(3)Fast mode - 3.5 5\nµA\nSlow mode - 0.5 2\n1. Guaranteed by characterization results.\n2. The delay is characterized for 100 mV input step with 10 mV ov erdrive on the inverting input, the non-inverting input set to \nthe reference.\n3. Comparator consumption only. Internal reference vo ltage (required for comparator operation) is not included.\nDS10184 Rev 10 91/133STM32L051x6 STM32L051x8 Electrical characteristics\n996.3.18 Timer characteristics\nTIM timer characteristics\nThe parameters given in the Table 65  are guaranteed by design.\nRefer to Section 6.3.13: I/O port characteristics  for details on the input/output alternate \nfunction characteristics (output compare, i nput capture, external clock, PWM output).\n           \n6.3.19 Communications interfaces\nI2C interface  characteristics\nThe I2C interface meets the timings requirements of the I2C-bus specification and user \nmanual rev. 03 for: \n• Standard-mode (Sm) : with a bit rate up to 100 kbit/s\n• Fast-mode (Fm) : with a bit rate up to 400 kbit/s \n• Fast-mode Plus (Fm+) : with a bit rate up to 1 Mbit/s. \nThe I2C timing requirements are guaranteed by design when the I2C peripheral is properly \nconfigured (refer to the reference manual for details). The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. \nWhen configured as open-drain, the PMOS c onnected between the I/ O pin and VDDIOx is \ndisabled, but is still present. Only FTf I/O pins support Fm+ low level output  current \nmaximum requirement (refer to Section 6.3.13: I/O port characteristics  for the I2C I/Os \ncharacteristics). \nAll I\n2C SDA and SCL I/Os embed an analog filter (see Table 66  for the analog filter \ncharacteristics). Table 65. TIMx characteristics(1) \nSymbol Parameter Conditions Min Max Unit\ntres(TIM) Timer resolution time1- tTIMxCLK\n fTIMxCLK  = 32 MHz 31.25 - ns\nfEXTTimer external clock frequency on CH1 \nto CH4 0fTIMxCLK /2 MHz\nfTIMxCLK  = 32 MHz 0 16 MHz\nResTIM Timer resolution - 16 bit\ntCOUNTER16-bit counter clock period when \ninternal clock is selected (timer’s prescaler disabled)- 1 65536 t\nTIMxCLK\n fTIMxCLK  = 32 MHz 0.0312 2048 µs\ntMAX_COUNT Maximum possible count- - 65536 × 65536 tTIMxCLK\n fTIMxCLK  = 32 MHz - 134.2 s\n1. TIMx is used as a general term to refer to the TIM2, TIM6, TIM21, and TIM22 timers.\nElectrical characteristics STM32L051x6 STM32L051x8\n92/133 DS10184 Rev 10The analog spike filter is compliant with I2C timings requirements only for the following \nvoltage ranges:\n• Fast mode Plus: 2.7 V ≤ VDD ≤ 3.6 V and voltage scaling Range 1\n• Fast mode: \n–2  V  ≤ VDD ≤ 3.6 V and voltage scaling Range 1 or Range 2. \n–VDD < 2 V, voltage scaling Range 1 or Range 2, Cload < 200 pF. \nIn other ranges, the analog filter should be di sabled. The digital filter can be used instead. \nNote: In Standard mode, no spike filter is required. \n          \nSPI characteristics\nUnless otherwise specified, th e parameters given in the following tables are derived from \ntests performed under ambient temperature, fPCLKx frequency and VDD supply voltage \nconditions su mmarized in Table 21 .\nRefer to Section 6.3.12: I/O current injection char acteristics  for more details on the \ninput/output alternate function char acteristics (NSS, SCK, MOSI, MISO).\n          Table 66. I2C analog filter characteristics(1)\n1. Guaranteed by characterization results.Symbol Parameter Conditions Min Max Unit\ntAFMaximum pulse width of spikes that \nare suppressed by the analog filterRange 1\n50(2)\n2. Spikes with widths below tAF(min) are filtered.100(3)\n3. Spikes with widths above tAF(max)  are not filteredns Range 2 -\nRange 3 -\nTable 67. SPI characteristics in voltage Range 1 (1) \nSymbol  Parameter  Conditions  Min Typ Max Unit\nfSCK\n1/tc(SCK)SPI clock frequencyMaster mode\n--16\nMHzSlave mode \nreceiver16\nSlave mode \nTransmitter \n1.71<VDD<3.6V-- 1 2(2)\nSlave mode \nTransmitter \n2.7<VDD<3.6V-- 1 6(2)\nDuty(SCK)Duty cycle of SPI clock \nfrequencySlave mode 30 50 70 %\nDS10184 Rev 10 93/133STM32L051x6 STM32L051x8 Electrical characteristics\n99tsu(NSS) NSS setup timeSlave mode, SPI \npresc = 24*Tpclk - -\nnsth(NSS) NSS hold timeSlave mode, SPI \npresc = 22*Tpclk - -\ntw(SCKH)\ntw(SCKL)SCK high and low time Master mode Tpclk-2 TpclkTpclk+\n2\ntsu(MI)Data input setup timeMaster mode 0 - -\ntsu(SI) Slave mode 3 - -\nth(MI)Data input hold timeMaster mode 7 - -\nth(SI) Slave mode 3.5 - -\nta(SO Data output access time Slave mode 15 - 36\ntdis(SO) Data output disable time Slave mode 10 - 30\ntv(SO)Data output valid timeSlave mode\n1.65 V<VDD<3.6 V -1 8 4 1\nSlave mode \n2.7 V<VDD<3.6 V-1 8 2 5\ntv(MO) Master mode - 4 7\nth(SO)Data output hold timeSlave mode 10 - -\nth(MO) Master mode 0 - -\n1. Guaranteed by characterization results.\n2. The maximum SPI clock frequen cy in slave transmitter mode is determined by the sum of tv(SO)  and tsu(MI)  \nwhich has to fit into SCK low or high phase pr eceding the SCK sampling edge. This value can be \nachieved when the SPI communicates with a master having tsu(MI)  = 0 while Duty(SCK)  = 50%.Table 67. SPI characteristics in voltage Range 1 (1) (continued)\nSymbol  Parameter  Conditions  Min Typ Max Unit\nElectrical characteristics STM32L051x6 STM32L051x8\n94/133 DS10184 Rev 10          Table 68. SPI characteristics in voltage Range 2 (1) \nSymbol  Parameter  Cond itions  Min Typ Max Unit\nfSCK\n1/tc(SCK)SPI clock frequencyMaster mode\n--8\nMHzSlave mode Transmitter \n1.65<VDD<3.6V8\nSlave mode Transmitter \n2.7<VDD<3.6V8(2)\nDuty(SCK)Duty cycle of SPI clock \nfrequencySlave mode 30 50 70 %\ntsu(NSS) NSS setup time Slave mode , SPI presc = 2 4*Tpclk - -\nnsth(NSS) NSS hold time Slave mode, SPI presc = 2 2*Tpclk - -\ntw(SCKH)\ntw(SCKL)SCK high and low time Master  mode Tpclk-2 Tpclk Tpclk+2\ntsu(MI)Data input setup timeMaster mode 0 - -\ntsu(SI) Slave mode 3 - -\nth(MI)Data input hold timeMaster mode 11 - -\nth(SI) Slave mode 4.5 - -\nta(SO Data output access time Slave mode 18 - 52\ntdis(SO) Data output disable time Slave mode 12 - 42\ntv(SO)Data output valid timeSlave mode - 20 56.5\ntv(MO) Master mode - 5 9\nth(SO)Data output hold timeSlave mode 13 - -\nth(MO) Master mode 3 - -\n1. Guaranteed by characterization results.\n2. The maximum SPI clock frequency in slave trans mitter mode is determined by the sum of tv(SO)  and tsu(MI)  which has to fit \ninto SCK low or high phase preceding the SCK sampling edge.  This value can be achieved when the SPI communicates \nwith a master having tsu(MI)  = 0 while Duty(SCK)  = 50%.\nDS10184 Rev 10 95/133STM32L051x6 STM32L051x8 Electrical characteristics\n99          Table 69. SPI characteristics in voltage Range 3 (1)\nSymbol  Parameter  Cond itions  Min Typ Max Unit\n fSCK\n1/tc(SCK)SPI clock frequencyMaster mode\n--2\nMHz\nSlave mode 2(2)\nDuty(SCK)Duty cycle of SPI clock \nfrequencySlave mode 30 50 70 %\ntsu(NSS) NSS setup time Slave mode, SPI presc = 2 4*Tpclk - -\nnsth(NSS) NSS hold time Slave mode, SPI presc = 2 2*Tpclk - -\ntw(SCKH)\ntw(SCKL)SCK high and low time Master mode Tpclk-2 Tpclk Tpclk+2\ntsu(MI)Data input setup timeMaster mode 1.5 - -\ntsu(SI) Slave mode 6 - -\nth(MI)Data input hold timeMaster mode 13.5 - -\nth(SI) Slave mode 16 - -\nta(SO Data output access time Slave mode 30 - 70\ntdis(SO) Data output disable time Slave mode 40 - 80\ntv(SO)Data output valid timeSlave mode - 30 70\ntv(MO) Master mode - 7 9\nth(SO)Data output hold timeSlave mode 25 - -\nth(MO) Master mode 8 - -\n1. Guaranteed by characterization results.\n2. The maximum SPI clock frequency in slave tr ansmitter mode is determined by the sum of tv(SO)  and tsu(MI)  which has to fit \ninto SCK low or high phase preceding the SCK sampling edge.  This value can be achieved when the SPI communicates \nwith a master having tsu(MI)  = 0 while Duty(SCK)  = 50%.\nElectrical characteristics STM32L051x6 STM32L051x8\n96/133 DS10184 Rev 10Figure 32. SPI timing diagram - slave mode and CPHA = 0\nFigure 33. SPI timing diagram - slave mode and CPHA = 1(1)\n1. Measurement points are done at CMOS levels: 0.3VDD and 0.7VDD.06Y\x17\x14\x19\x18\x1b9\x14166\x03LQSXW\n&3+$ \x13\n&32/ \x136&.\x03LQSXW&3+$ \x13\n&32/ \x14\n0,62\x03RXWSXW\n026,\x03LQSXWWVX\x0b6,\x0cWK\x0b6,\x0cWZ\x0b6&./\x0cWZ\x0b6&.+\x0cWF\x0b6&.\x0c\nWU\x0b6&.\x0cWK\x0b166\x0c\nWGLV\x0b62\x0cWVX\x0b166\x0c\nWD\x0b62\x0c WY\x0b62\x0c\n1H[W\x03ELWV\x03,1/DVW\x03ELW\x03287\n)LUVW\x03ELW\x03,1)LUVW\x03ELW\x03287 1H[W\x03ELWV\x03287WK\x0b62\x0c WI\x0b6&.\x0c\n/DVW\x03ELW\x03,1\n06Y\x17\x14\x19\x18\x1c9\x14166\x03LQSXW\n&3+$ \x14\n&32/ \x136&.\x03LQSXW&3+$ \x14\n&32/ \x14\n0,62\x03RXWSXW\n026,\x03LQSXWWVX\x0b6,\x0c WK\x0b6,\x0cWZ\x0b6&./\x0cWZ\x0b6&.+\x0c WVX\x0b166\x0cWF\x0b6&.\x0c\nWD\x0b62\x0c WY\x0b62\x0c\n)LUVW\x03ELW\x03287 1H[W\x03ELWV\x03287\n1H[W\x03ELWV\x03,1/DVW\x03ELW\x03287WK\x0b62\x0c WU\x0b6&.\x0cWI\x0b6&.\x0c WK\x0b166\x0c\nWGLV\x0b62\x0c\n)LUVW\x03ELW\x03,1 /DVW\x03ELW\x03,1\nDS10184 Rev 10 97/133STM32L051x6 STM32L051x8 Electrical characteristics\n99Figure 34. SPI timing diagram - master mode(1)\n1. Measurement points are done at CMOS levels: 0.3VDD and 0.7VDD.DL\x14\x17\x14\x16\x19G6&.\x032XWSXW&3+$ \x13\n026,\n2873870,62\n,1387&3+$ \x13\n/6%\x03287/6%\x03,1&32/ \x13\n&32/ \x14\n%,7\x14\x03287166\x03LQSXW\nWF\x0b6&.\x0c\nWZ\x0b6&.+\x0c\nWZ\x0b6&./\x0cWU\x0b6&.\x0c\nWI\x0b6&.\x0c\nWK\x0b0,\x0c+LJK6&.\x032XWSXW&3+$ \x14\n&3+$ \x14&32/ \x13\n&32/ \x14\nWVX\x0b0,\x0c\nWY\x0b02\x0c WK\x0b02\x0c06%\x03,1 %,7\x19\x03,1\n06%\x03287\nElectrical characteristics STM32L051x6 STM32L051x8\n98/133 DS10184 Rev 10I2S characteristics\n          \nNote: Refer to the I2S section of the product refe rence manual for more details about the sampling \nfrequency (Fs), fMCK, fCK and DCK values. These values reflect only the digital peripheral \nbehavior, source clock precision might slig htly change them. DCK depends mainly on the \nODD bit value, digital contribution leads to a min of (I2SDIV/(2*I2SDIV+ODD) and a max of \n(I2SDIV+ODD)/(2*I2SDIV+ODD). Fs max is supported for each mode/condition.Table 70. I2S characteristics(1)\n \nSymbol Parameter Conditions Min Max Unit \nfMCK I2S Main clock output - 256 x 8K 256xFs (2)MHz\nfCK I2S clock frequency Master data: 32 bits - 64xFs\nMHz\nSlave  data: 32 bits - 64xFs\nDCKI2S clock frequency duty \ncycle Slave receiver 30 70 %\ntv(WS) WS valid time Master mode - 15\nnsth(WS) WS hold time Master mode 11 -\ntsu(WS) WS setup time Slave mode 6 -\nth(WS) WS hold time Slave mode 2 -\ntsu(SD_MR)Data input setup timeMaster receiver 0 -\ntsu(SD_SR) Slave receiver 6.5 -\nth(SD_MR)Data input hold time Master receiver 18 -\nth(SD_SR) Slave receiver 15.5 -\ntv(SD_ST)Data output valid time Slave transmitter (after enable edge) - 77\ntv(SD_MT) Master transmitter (after enable edge) - 8\nth(SD_ST)Data output hold time Slave transmitter (after enable edge) 18 -\nth(SD_MT) Master transmitter (after enable edge) 1.5 -\n1. Guaranteed by characterization results.\n2. 256xFs maximum value is equal to the maximum clock frequency.\nDS10184 Rev 10 99/133STM32L051x6 STM32L051x8 Electrical characteristics\n99Figure 35. I2S slave timing diagram (Philips protocol)(1) \n1. Measurement points are done at CMOS levels: 0.3 × VDD and 0.7 × VDD. \n2. LSB transmit/receive of the previ ously transmitted byte. No LSB transmi t/receive is sent before the first \nbyte.\nFigure 36. I2S master timing diagram (Philips protocol)(1) \n1. Guaranteed by characterization results. \n2. LSB transmit/receive of the previ ously transmitted byte. No LSB transmi t/receive is sent before the first \nbyte. \n          \nPackage information STM32L051x6 STM32L051x8\n100/133 DS10184 Rev 107 Package information\nIn order to meet environmental requirements, ST offers these devices in different grades of \nECOPACK packages, depending on their leve l of environmental compliance. ECOPACK \nspecifications, grade definitions and product status  are available at www.st.com . ECOPACK \nis an ST trademark.\n7.1 LQFP64 package information\nFigure 37. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline\n1. Drawing is not to scale.\x18:B0(B9\x16$\x14$\x15$6($7,1*\x033/$1(\nFFF&\nE&\nF\n$\x14\n/\n/\x14.\n,\'(17,),&$7,213,1\x03\x14\'\n\'\x14\n\'\x16\nH\x14 \x14\x19\x14\x1a\x16\x15\x16\x16 \x17\x1b\n\x17\x1c\n\x19\x17\n(\x16\n(\x14\n(*$8*(\x033/$1(\x13\x11\x15\x18\x03PP\nDS10184 Rev 10 101/133STM32L051x6 STM32L051x8 Package information\n125          Table 71. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat \npackage mechanical  data \nSymbolmillimeters inches(1)\n1. Values in inches are converted from mm and rounded to 4 decimal digits.Min Typ Max Min Typ Max\nA  - - 1.600 - - 0.0630\nA1 0.050 - 0.150 0.0020 - 0.0059A2 1.350 1.400 1.450 0.0531 0.0551 0.0571\nb 0.170 0.220 0.270 0.0067 0.0087 0.0106\nc 0.090 - 0.200 0.0035 - 0.0079\nD - 12.000  - - 0.4724 -\nD1  - 10.000  - - 0.3937 -\nD3 - 7.500 - - 0.2953 -\nE  - 12.000 - - 0.4724 -\nE1  - 10.000  - - 0.3937 -\nE3 - 7.500 - - 0.2953 -\ne - 0.500 - - 0.0197 -\nK 0 °3 . 5 °7 ° 0 °3 . 5 °7 °\nL 0.450 0.600 0.750 0.0177 0.0236 0.0295\nL1  - 1.000  - - 0.0394 -\nccc - - 0.080 - - 0.0031\nPackage information STM32L051x6 STM32L051x8\n102/133 DS10184 Rev 10Figure 38. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat recommended footprint\n1. Dimensions are expr essed in millimeters.\x14\x18\n\x13\x12 \x14\x19\n\x16\x14 \x11\x17\n\x11 \x11\x16\x11\x0e\x12\x10\x0e\x13\x13\x13\n\x11\x10\x0e\x13\x11\x12\x0e\x17\n\x11\x10\x0e\x13\x10\x0e\x15\n\x17\x0e\x18\n\x11\x12\x0e\x17\nAI\x11\x14\x19\x10\x19C\nDS10184 Rev 10 103/133STM32L051x6 STM32L051x8 Package information\n125Device marking for LQFP64\nThe following figure gives an example of topsid e marking versus pin 1 position identifier \nlocation. \nThe printed markings may differ depending on the supply chain.\nOther optional marking or inse t/upset marks, which depend on supply chain operations, are \nnot indicated below.\nFigure 39. LQFP64 marking example (package top view)  \n1. Parts marked as “ES”, “E” or accompanied by an E ngineering Sample notification letter, are not yet \nqualified and therefore not approved for use in produc tion. ST is not responsible for any consequences \nresulting from such use. In no event will ST be liable for the customer using any of these engineering \nsamples in production. ST’s Quality department must  be contacted prior to any decision to use these \nengineering samples to run a qualification activity.06Y\x16\x1c\x16\x14\x199\x145HYLVLRQ\x03FRGH\n670\x16\x15/\n\x13\x18\x145\x1b7\x193URGXFW\x03LGHQWLILFDWLRQ\x0b\x14\x0c\n\'DWH\x03FRGH\n<: :\n3LQ\x03\x14\x03\nLQGHQWLILHU\n5\nPackage information STM32L051x6 STM32L051x8\n104/133 DS10184 Rev 107.2 TFBGA64 package information\nFigure 40. TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch thin profile fine pitch ball \ngrid array package outline\n1. Drawing is not to scale.\n          Table 72. TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch thin profile fine pitch ball grid\narray package outline \nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA - - 1.200 - - 0.0472\nA1 0.150 - - 0.0059 - -\nA2 - 0.200 - - 0.0079 -A4 - - 0.600 - - 0.0236\nb 0.250 0.300 0.350 0.0098 0.0118 0.0138\nD 4.850 5.000 5.150 0.1909 0.1969 0.2028\nD1 - 3.500 - - 0.1378 -\nE 4.850 5.000 5.150 0.1909 0.1969 0.2028\nE1 - 3.500 - - 0.1378 -\ne - 0.500 - - 0.0197 -\nF - 0.750 - - 0.0295 -\n5\x1bB0(B9\x176HDWLQJ\x03SODQH\n$\x14H )\n)\n\'+\n\x91E\x03\x0b\x19\x17\x03EDOOV\x0c\n$(\n723\x039,(: %27720\x039,(:\x14\x1bH\n$%$\n&\nGGG&\'\x14(\x14\nHHH & % $\nIII\x91\n\x910\n0&\n$\x15$\x17$\x14\x03EDOO\x03\nLGHQWLILHU$\x14\x03EDOO\x03\nLQGH[\x03DUHD\n6,\'(\x039,(:\nDS10184 Rev 10 105/133STM32L051x6 STM32L051x8 Package information\n125Figure 41. TFBGA64 – 64-ball, 5 x 5 mm, 0. 5 mm pitch, thin profile fine pitch ball \n,grid array recommended footprint\n          ddd - - 0.080 - - 0.0031\neee - - 0.150 - - 0.0059\nfff - - 0.050 - - 0.0020\n1. Values in inches are converted from mm and rounded to 4 decimal digits.\nTable 73. TFBGA64 recommended PCB design rules (0.5 mm pitch BGA) \nDimension Recommended values\nPitch 0.5\nDpad 0.280 mm\nDsm0.370 mm typ. (depends on the soldermask \nregistration tolerance)\nStencil opening 0.280 mmStencil thickness Between 0.100 mm and 1.125 mm\nPad trace width 0.100 mmTable 72. TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch thin profile fine pitch ball grid\narray package outline (continued)\nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\n5\x1bB)3B9\x14\'SDG\n\'VP\nPackage information STM32L051x6 STM32L051x8\n106/133 DS10184 Rev 10Device marking for TFBGA64\nThe following figure gives an example of topside marking versus ball A 1 position identifier \nlocation. \nThe printed markings may differ depending on the supply chain.\nOther optional marking or inse t/upset marks, which depend on supply chain operations, are \nnot indicated below.\nFigure 42. TFBGA64 marking example (package top view)   \n1. Parts marked as “ES”, “E” or accompanied by an E ngineering Sample notification letter, are not yet \nqualified and therefore not approved for use in produc tion. ST is not responsible for any consequences \nresulting from such use. In no event will ST be liable for the customer using any of these engineering \nsamples in production. ST’s Quality department must  be contacted prior to any decision to use these \nengineering samples to run a qualification activity./\x13\x18\x145\x19+\x19\n5<::\n06Y\x16\x1c\x16\x14\x1a9\x143URGXFW\x03LGHQWLILFDWLRQ\x0b\x14\x0c\n\'DWH\x03FRGH\x03 \x03<HDU\x03\x0e\x03ZHHN\n%DOO\x03$\x14\n5HYLVLRQ\x03\nFRGH\nDS10184 Rev 10 107/133STM32L051x6 STM32L051x8 Package information\n1257.3 LQFP48 package information\nFigure 43. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline\n1. Drawing is not to scale.\x15"?-%?6\x120).\x00\x11\n)$%.4)&)#!4)/.CCC##\n$\x13\x10\x0e\x12\x15\x00MM\n\'!5\'%\x000,!.%\nB\n!\x11!\n!\x12\nC\n!\x11\n,\x11,$\n$\x11\n%\x13\n%\x11\n%\nE\x11\x12 \x11\x11\x13\x12\x14\x12\x15 \x13\x16\n\x13\x17\n\x14\x183%!4).\'\n0,!.%\n+\nPackage information STM32L051x6 STM32L051x8\n108/133 DS10184 Rev 10          \nFigure 44. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat recommended footprint\n1. Dimensions are expr essed in millimeters.Table 74. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package mechanical data\nSymbolmillimeters inches(1)\n1. Values in inches are converted from mm and rounded to 4 decimal digits.Min Typ Max Min Typ Max\nA  -  - 1.600  -  - 0.0630\nA1 0.050  - 0.150 0.0020 - 0.0059A2 1.350 1.400 1.450 0.0531 0.0551 0.0571\nb 0.170 0.220 0.270 0.0067 0.0087 0.0106\nc 0.090  - 0.200 0.0035 - 0.0079\nD 8.800 9.000 9.200 0.3465 0.3543 0.3622\nD1 6.800 7.000 7.200 0.2677 0.2756 0.2835\nD3  - 5.500  -  - 0.2165 - \nE 8.800 9.000 9.200 0.3465 0.3543 0.3622\nE1 6.800 7.000 7.200 0.2677 0.2756 0.2835\nE3  - 5.500  -  - 0.2165  -\ne  - 0.500  -  - 0.0197  -\nL 0.450 0.600 0.750 0.0177 0.0236 0.0295\nL1  - 1.000  -  - 0.0394  -\nk 0 °3 . 5 °7 ° 0 °3 . 5 °7 °\nccc - - 0.080 - - 0.0031\n\x19\x0e\x17\x10\x15\x0e\x18\x10\x17\x0e\x13\x10\n\x11\x12\x12\x14\n\x10\x0e\x12\x10\n\x17\x0e\x13\x10\n\x11\x13\x17\x13\x16\n\x11\x0e\x12\x10\n\x15\x0e\x18\x10\n\x19\x0e\x17\x10\x10\x0e\x13\x10\x12\x15\x11\x0e\x12\x10\x10\x0e\x15\x10\nAI\x11\x14\x19\x11\x11D\x11\x13 \x14\x18\nDS10184 Rev 10 109/133STM32L051x6 STM32L051x8 Package information\n125Device marking for LQFP48\nThe following figure gives an example of topsid e marking versus pin 1 position identifier \nlocation. \nThe printed markings may differ depending on the supply chain.\nOther optional marking or inse t/upset marks, which depend on supply chain operations, are \nnot indicated below.\nFigure 45. LQFP48 marking example (package top view)  \n1. Parts marked as “ES”, “E” or accompanied by an E ngineering Sample notification letter, are not yet \nqualified and therefore not approved for use in produc tion. ST is not responsible for any consequences \nresulting from such use. In no event will ST be liable for the customer using any of these engineering \nsamples in production. ST’s Quality department must  be contacted prior to any decision to use these \nengineering samples to run a qualification activity.670\x16\x15/\n\x13\x18\x14&\x197\x19\n06Y\x16\x1c\x16\x14\x1b9\x153LQ\x03\x14\x03\nLQGHQWLILHU3URGXFW\x03LGHQWLILFDWLRQ\x0b\x14\x0c\n\'DWH\x03FRGH\n<: :\n5HYLVLRQ\x03FRGH\n5\nPackage information STM32L051x6 STM32L051x8\n110/133 DS10184 Rev 107.4 UFQFPN48 package information\nFigure 46. UFQFPN48 - 48 leads, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat \npackage outline\n1. Drawing is not to scale.\n2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.\n3. There is an exposed die pad on the underside of t he UFQFPN package. It is recommended to connect and \nsolder this back-side pad to PCB ground.$\x13%\x1cB0(B9\x16\'3LQ\x03\x14\x03LGHQWLILHU\nODVHU\x03PDUNLQJ\x03DUHD\n((\n\'\n<\n\'\x15\n(\x15([SRVHG\x03SDG\x03\nDUHD\n=\x14\n\x17\x1b\'HWDLO\x03=5\x03\x13\x11\x14\x15\x18\x03W\\S\x11\x14\n\x17\x1b/\n&\x03\x13\x11\x18\x13\x13[\x17\x18\x83\nSLQ\x14\x03FRUQHU$\n6HDWLQJ\x03SODQH\n$\x14\nE HGGG\n\'HWDLO\x03<7\nDS10184 Rev 10 111/133STM32L051x6 STM32L051x8 Package information\n125          \nFigure 47. UFQFPN48 - 48 leads, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat \npackage recommended footprint\n1. Dimensions are expr essed in millimeters.Table 75. UFQFPN48 - 48 leads, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat \npackage mechanical data \nSymbolmillimeters inches(1)\n1. Values in inches are converted from mm and rounded to 4 decimal digits.Min Typ Max Min Typ Max\nA 0.500 0.550 0.600 0.0197 0.0217 0.0236\nA1 0.000  0.020 0.050 0.0000  0.0008 0.0020\nD 6.900 7.000 7.100 0.2717 0.2756 0.2795\nE 6.900 7.000 7.100 0.2717 0.2756 0.2795\nD2 5.500 5.600 5.700 0.2165 0.2205 0.2244\nE2 5.500 5.600 5.700 0.2165 0.2205 0.2244\nL 0.300 0.400 0.500 0.0118 0.0157 0.0197\nT - 0.152 - - 0.0060 -\nb 0.200 0.250 0.300 0.0079 0.0098 0.0118\ne - 0.500 - - 0.0197 -\nddd - - 0.080 - - 0.0031\n\x17\x0e\x13\x10\n\x17\x0e\x13\x10\x10\x0e\x12\x10\n\x10\x0e\x13\x10\n\x10\x0e\x15\x15\x10\x0e\x15\x10\n\x15\x0e\x18\x10\x16\x0e\x12\x10\n\x16\x0e\x12\x10\x15\x0e\x16\x10\n\x15\x0e\x16\x10\x15\x0e\x18\x10\n\x10\x0e\x17\x15\n!\x10"\x19?&0?6\x12\x14\x18\n\x11\n\x11\x12\n\x11\x13 \x12\x14\x12\x15\x13\x16\x13\x17\nPackage information STM32L051x6 STM32L051x8\n112/133 DS10184 Rev 107.5 Standard WLCSP3 6 package information\nFigure 48. Standard WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale \npackage outline\n1. Drawing is not to scale.\n2. b dimensions is measured at the maximum bump diameter parallel to primary datum Z \n          Table 76. Standard WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale\nmechanical data \n Symbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA- - 0 . 5 9 -- 0 . 0 2 3\nA1 - 0.18 - - 0.007 -\nA2 - 0.38 - - 0.015 -A3 - 0.025\n(2)- - 0.001 -\nb 0.22 0.25 0.28 0.009 0.010 0.011\nD 2.59 2.61 2.63 0.102 0.103 0.104\nE 2.86 2.88 2.90 0.112 0.113 0.114\ne - 0.40 - - 0.016 -\ne1 - 2.00 - - 0.079 -e2 - 2.00 - - 0.079 -$\x14\x03\nRULHQWDWLRQ\x03UHIHUHQFH\n:DIHU\x03EDFN\x03VLGH\x1c\x18\n\'HWDLO\x03$\n\x0bURWDWHG\x03\x1c\x13\x03\x83\x0c6HDWLQJ\x03SODQH$\x14%XPS\nE6LGH\x03YLHZ$$\x15\'HWDLO\x03$H\x14\n)\n*\nHH$\x14\x03EDOO\x03ORFDWLRQ\nH\x15\n%XPS\x03VLGH\nHHH=\n$\x13\x14<B0(B9\x15)$\n\x19 \x14 $\x16\n=;<\n=FFF\nGGG\x91E\x03\x0b\x16\x19\x03EDOOV\x0c=DDD\n\x17[EEE=\nDS10184 Rev 10 113/133STM32L051x6 STM32L051x8 Package information\n125Figure 49. Standard WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale\nrecommended footprint\n          F- 0 . 3 0 5(3)- - 0.012 -\nG- 0 . 4 4 0(3)- - 0.017 -\naaa - - 0.100 - - 0.004bbb - - 0.100 - - 0.004\nccc - - 0.100 - - 0.004\nddd - - 0.050 - - 0.002eee - - 0.050 - - 0.002\n1. Values in inches are converted from mm and rounded to the 3rd decimal place. \n2. Nominal dimension rounded to the 3rd decim al place results from  process capability. \n3. Calculated dimensions are r ounded to the 3rd decimal place.\nTable 77. Standard WLCSP36 recommended PCB design rules\n Dimension Recommended values\nPitch 0.4 mm\nDpad260 µm max. (circular)\n220 µm recommended\nDsm 300 µm min. (for 260 µm diameter pad)\nPCB pad design Non-solder mask defined via underbump allowedTable 76. Standard WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale\nmechanical data (continued)\n Symbolmillimeters inches(1)\nMin Typ Max Min Typ Max\n06\x14\x1b\x1c\x19\x189\x15\'VP\'SDG\nPackage information STM32L051x6 STM32L051x8\n114/133 DS10184 Rev 10Device marking for standard WLCSP36\nThe following figure gives an example of topside marking versus ball A 1 position identifier \nlocation. \nThe printed markings may differ depending on the supply chain.\nOther optional marking or inse t/upset marks, which depend on supply chain operations, are \nnot indicated below.\nFigure 50. Standard WLCSP36 marking example (package top view)\n1. Parts marked as “ES”, “E” or accompanied by an E ngineering Sample notification letter, are not yet \nqualified and therefore not approved for use in produc tion. ST is not responsible for any consequences \nresulting from such use. In no event will ST be liable for the customer using any of these engineering \nsamples in production. ST’s Quality department must  be contacted prior to any decision to use these \nengineering samples to run a qualification activity./\x13\x18\x14\x1b\x19\n<::\n06Y\x16\x1c\x16\x14\x1c9\x143URGXFW\x03LGHQWLILFDWLRQ\x0b\x14\x0c\n5\n\'DWH\x03FRGH\x03 \x03<HDU\x03\x0e\x03ZHHN%DOO\x03$\x14\nLGHQWLILHU\n5HYLVLRQ\x03\nFRGH\nDS10184 Rev 10 115/133STM32L051x6 STM32L051x8 Package information\n1257.6 Thin WLCSP36 package information\nFigure 51. Thin WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale \npackage outline\n1. Drawing is not to scale.\n2. b dimensions is measured at the maximum bump diameter parallel to primary datum Z.\n3. Primary datum Z and seating plane are defined by the spherical crowns of the bump.4. Bump position designation per JESD 95-1, SPP-010.)\n*H\x14\nH\nHH\x15$\x14\x03%DOO\x03ORFDWLRQ\n$\x14EEE\x03=\nE\n$\n$\x16\n$\x15\'(7$,/\x03$\n%27720\x039,(:\n6,\'(\x039,(:\n(\n\'$\x14\x0325,(17$7,21\x03\n5()(5(1&(\n723\x039,(:\n\'(7$,/\x03$\n527$7(\'\x03\x1c\x13%803\nHHH\x03=\nE\x03\x0b\x16\x19[\x0c\nFFF\x03\x03\x03\x03=\nGGG\x03\x03\x03\x03=;\x03<\n6($7,1*\x033/$1($\x14\nDDD\n$\x13\x1c\x1aB0(B9\x15\nPackage information STM32L051x6 STM32L051x8\n116/133 DS10184 Rev 10          \nFigure 52. Thin WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale\npackage recommended footprintTable 78. Thin WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale\npackage mechanical data \n Symbolmillimeters inches(1)\n1. Values in inches are converted from mm and rounded to the 3rd decimal place.Min Typ Max Min Typ Max\nA - - 0.33 - - 0.013\nA1 - 0.10 - - 0.004 -A2 - 0.20 - - 0.008 -\nA3 - 0.025\n(2)\n2. Back side coating. Nominal dimension rounded to the 3rd decimal place results from process capability.-- 0 . 0 0 1 -\nb 0.16 0.19 0.22 0.006 0.007 0.009\nD 2.59 2.61 2.63 0.102 0.103 0.104\nE 2.86 2.88 2.90 0.112 0.113 0.114\ne - 0.40 - - 0.016 -\ne1 - 2.00 - - 0.079 -\ne2 - 2.00 - - 0.079 -\nF - 0.305(3)\n3. Calculated dimensions are rounded to 3rd decimal place.-- 0 . 0 1 2 -\nG - 0.440(3)-- 0 . 0 1 7 -\naaa - - 0.10 - - 0.004bbb - - 0.10 - - 0.004\nccc - - 0.10 - - 0.004\nddd - - 0.05 - - 0.002eee - - 0.05 - - 0.002\n06\x14\x1b\x1c\x19\x189\x15\'VP\'SDG\nDS10184 Rev 10 117/133STM32L051x6 STM32L051x8 Package information\n125          \n7.7 LQFP32 package information\nFigure 53. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package outline\n1. Drawing is not to scale.Table 79. WLCSP36 recommended PCB design rules \n Dimension Recommended values\nPitch 0.4 mm\nDpad260 µm max. (circular)\n220 µm recommended\nDsm 300 µm min. (for 260 µm diameter pad)PCB pad design Non-solder mask defined via underbump allowed\n$\n$\x11\n$\x13\n%\x13\n%\x11\n%\n\x11 \x18\x19\x11\x16\x11\x17 \x12\x14\n\x12\x15\n\x13\x12\n!\x11\n,\x11,+!\x11!\x12!\nCB\'!5\'%\x000,!.%\x10\x0e\x12\x15\x00MM3%!4).\'\n0,!.%\n#\n0).\x00\x11\n)$%.4)&)#!4)/.CCC#\n\x167@.&@7\x13E\nPackage information STM32L051x6 STM32L051x8\n118/133 DS10184 Rev 10          \nFigure 54. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat recommended footprint\n1. Dimensions are expr essed in millimeters.Table 80. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package mechanical data \nSymbolmillimeters inches(1)\n1. Values in inches are converted from mm and rounded to 4 decimal digits.Min Typ Max Min Typ Max\nA  -  - 1.600  -  - 0.0630\nA1 0.050  - 0.150 0.0020  - 0.0059A2 1.350 1.400 1.450 0.0531 0.0551 0.0571\nb 0.300 0.370 0.450 0.0118 0.0146 0.0177\nc 0.090  - 0.200 0.0035  - 0.0079\nD 8.800 9.000 9.200 0.3465 0.3543 0.3622\nD1 6.800 7.000 7.200 0.2677 0.2756 0.2835\nD3  - 5.600  -  - 0.2205  -\nE 8.800 9.000 9.200 0.3465 0.3543 0.3622\nE1 6.800 7.000 7.200 0.2677 0.2756 0.2835\nE3  - 5.600  -  - 0.2205  -\ne  - 0.800  -  - 0.0315  -\nL 0.450 0.600 0.750 0.0177 0.0236 0.0295\nL1  - 1.000  -  - 0.0394  -\nk 0 °3 . 5 °7 ° 0 °3 . 5 °7 °\nccc - - 0.100 - - 0.0039\n\x156?&0?6\x12\x12 \x19\x1a\x12\x17\x12\x18 \x13\x15\n\x13\x16\n\x14\x13\x19\x0e\x17\x10\x17\x0e\x13\x10\n\x17\x0e\x13\x10\n\x11\x0e\x12\x10\x13\x11\x16\x13\x10\x0e\x15\x10\x11\x0e\x12\x10\n\x16\x0e\x11\x10\n\x19\x0e\x17\x10\x10\x0e\x18\x10\n\x16\x0e\x11\x10\nDS10184 Rev 10 119/133STM32L051x6 STM32L051x8 Package information\n125Device marking for LQFP32\nThe following figure gives an example of topsid e marking versus pin 1 position identifier \nlocation. \nThe printed markings may differ depending on the supply chain.\nOther optional marking or inse t/upset marks, which depend on supply chain operations, are \nnot indicated below.\nFigure 55. LQFP32 marking example (package top view)  \n1. Parts marked as “ES”, “E” or accompanied by an E ngineering Sample notification letter, are not yet \nqualified and therefore not approved for use in produc tion. ST is not responsible for any consequences \nresulting from such use. In no event will ST be liable for the customer using any of these engineering \nsamples in production. ST’s Quality department must  be contacted prior to any decision to use these \nengineering samples to run a qualification activity.\x13\x18\x14.\x197\x19\n5<::\n06Y\x16\x16\x16\x1c\x149\x163LQ\x03\x14\x03LQGHQWLILHU3URGXFW\x03LGHQWLILFDWLRQ\x0b\x14\x0c\n5HYLVLRQ\x03FRGH\n670\x16\x15/\n\'DWH\x03FRGH\nPackage information STM32L051x6 STM32L051x8\n120/133 DS10184 Rev 107.8 UFQFPN32 package information\nFigure 56. UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat \npackage outline\n1. Drawing is not to scale.\n2. There is an exposed die pad on the underside of t he UFQFPN package. It is recommended to connect and \nsolder this backside pad to PCB ground.$\x13%\x1bB0(B9\x16\x14\n\x16\x15\n3,1\x03\x14\x03,GHQWLILHU6($7,1*3/$1(&&GGG$\n$\x14\n$\x16H\nE\'\x14\nE(\x15\n/H\n(\x14(\n\'\x15 /\'\nDS10184 Rev 10 121/133STM32L051x6 STM32L051x8 Package information\n125          \nFigure 57. UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat \nrecommended footprint\n1. Dimensions are expr essed in millimeters.Table 81. UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat \npackage mechanical data \nSymbolmillimeters inches(1)\n1. Values in inches are converted from mm and rounded to 4 decimal digits.Min Typ Max Min Typ Max\nA 0.500 0.550 0.600 0.0197  0.0217 0.0236\nA1 - - 0.050 - - 0.0020A3  - 0.152  -  - 0.0060 -\nb 0.180 0.230 0.280 0.0071 0.0091 0.0110\nD 4.900 5.000 5.100 0.1929 0.1969 0.2008\nD1 3.400 3.500 3.600 0.1339 0.1378 0.1417\nD2 3.400 3.500 3.600 0.1339 0.1378 0.1417\nE 4.900 5.000 5.100 0.1929 0.1969 0.2008\nE1 3.400 3.500 3.600 0.1339 0.1378 0.1417\nE2 3.400 3.500 3.600 0.1339 0.1378 0.1417\ne  - 0.500  -  -  0.0197  -\nL 0.300 0.400 0.500 0.0118 0.0157 0.0197\nddd - - 0.080 - - 0.0031\n$\x13%\x1bB)3B9\x15\x18\x11\x16\x13\n\x16\x11\x1b\x13\n\x13\x11\x19\x13\n\x16\x11\x17\x18\n\x13\x11\x18\x13\x16\x11\x17\x18\x16\x11\x1b\x13\n\x13\x11\x1a\x18\n\x16\x11\x1b\x13\x13\x11\x16\x13\x18\x11\x16\x13\n\x12\x17\x12\x18\n\x1a\x19\x12\x13\x16 \x14\x13\n\x13\x15\nPackage information STM32L051x6 STM32L051x8\n122/133 DS10184 Rev 10Device marking for UFQFPN32\nThe following figure gives an example of topsid e marking versus pin 1 position identifier \nlocation. \nThe printed markings may differ depending on the supply chain.\nOther optional marking or inse t/upset marks, which depend on supply chain operations, are \nnot indicated below.\nFigure 58. UFQFPN32 marking example (package top view) \n1. Parts marked as “ES”, “E” or accompanied by an E ngineering Sample notification letter, are not yet \nqualified and therefore not approved for use in produc tion. ST is not responsible for any consequences \nresulting from such use. In no event will ST be liable for the customer using any of these engineering \nsamples in production. ST’s Quality department must  be contacted prior to any decision to use these \nengineering samples to run a qualification activity./\x13\x18\x14.\x19\x19\n5<::\n06Y\x16\x16\x16\x1c\x139\x163URGXFW\x03LGHQWLILFDWLRQ\x0b\x14\x0c\n5HYLVLRQ\x03FRGH\'DWH\x03FRGH\x03 \x03<HDU\x03\x0e\x03ZHHN\n3LQ\x03\x14\nDS10184 Rev 10 123/133STM32L051x6 STM32L051x8 Package information\n1257.9 Thermal characteristics\nThe maximum chip-junction temperature, TJ max, in degrees Celsius, may be calculated \nusing the following equation:\nTJ max = TA max + (PD max × ΘJA)\nWhere:\n• TA max is the maximum ambient temperature in °C,\n•ΘJA is the package junction-to-ambient thermal resistance, in °C/W,\n• PD max is the sum of PINT max and PI/O max (PD max = PINT max + PI/Omax),\n• PINT max is the product of IDD and VDD, expressed in Watts. Th is is the maximum chip \ninternal power.\nPI/O max represents the maximum power dissipation on  output pins where:\nPI/O max  = Σ (VOL × IOL) + Σ((VDD – VOH) × IOH),\ntaking into account the actual VOL / IOL and VOH / IOH of the I/Os at low and high level in the \napplication.\nTable 82. Thermal characteristics\nSymbol Parameter Value Unit\nΘJAThermal resistance junction-ambient\nTFBGA64 - 5 x 5 mm / 0.5 mm pitch61\n°C/WThermal resistance junction-ambient\nLQFP64 - 10 x 10 mm / 0.5 mm pitch45\nThermal resistance junction-ambient\nStandard WLCSP36 - 0.4 mm pitch63\nThermal resistance junction-ambient\nThin WLCSP36 - 0.4 mm pitch59\nThermal resistance junction-ambient\nLQFP48 - 7 x 7 mm / 0.5 mm pitch55\nThermal resistance junction-ambient\nLQFP32 - 7 x 7 mm / 0.8 mm pitch57\nThermal resistance junction-ambient\nUFQFPN32 - 5 x 5 mm / 0.5 mm pitch38\nThermal resistance junction-ambient\nUFQFPN48 - 7 x 7 mm / 0.5 mm pitch31\nPackage information STM32L051x6 STM32L051x8\n124/133 DS10184 Rev 10Figure 59. Thermal resistance \n7.9.1 Reference document\nJESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural \nConvection (Still Air). Available from www.jedec.org.06Y\x17\x16\x1a\x19\x179\x15ϬϱϬϬϭϬϬϬϭϱϬϬϮϬϬϬϮϱϬϬϯϬϬϬϯϱϬϬϰϬϬϬ\nϭϮϱ ϭϬϬ ϳϱ ϱϬ Ϯϱ ϬhY&EϯϮ\n>Y&Wϲϰ>Y&Wϰϴ>Y&WϯϮ\nd&\x11\'\x04ϲϰ^ƚĂŶĚĂƌĚ\x03\nt>\x12^Wϯϲ\n7HPSHUDWXUH\x03\x0b\x83&\x0c3\'\x03\x0bP:\x0cdŚŝŶ\x03\nt>\x12^Wϯϲ\nh&Y&WEϰϴ\nDS10184 Rev 10 125/133STM32L051x6 STM32L051x8 Ordering information\n1258 Ordering information\n          \nFor a list of available options (speed, package, etc.) or for further information on any aspect \nof this device, please contact your nearest ST sales office.          \nExample: STM32  L 051 R 8 T 6   D   TR \nDevice family\nSTM32 = Arm-based 32-bit microcontroller\nProduct type\nL = Low power\nDevice subfamily\n051 = Access line\nPin count\nK = 32 pinsT = 36 pinsC = 48/49 pinsR = 64 pins\nFlash memory size\n6 = 32 Kbytes8 = 64 Kbytes\nPackage\nT = LQFPH = TFBGAU = UFQFPN\nY = Standard WLCSP pins\nF = Thin WLCSP pins\nTemperature range\n6 = Industrial temperature range, –40 to 85 °C7 = Industrial temperature range, –40 to 105 °C3 = Industrial temperature range, –40 to 125 °C\nOptions\nNo character = V\nDD range: 1.8 to 3.6 V and BOR enabled\nD = VDD range: 1.65 to 3.6 V and BOR disabled\nPacking\nTR = tape and reelNo character = tray or tube\nRevision history STM32L051x6 STM32L051x8\n126/133 DS10184 Rev 109 Revision history\n          Table 83. Document revision history \nDate Revision Changes\n13-\nFeb-\n20141 Initial release.\n29-Apr-\n20142Added WLCSP36 package. Updated Table 2: Ultra-low-power \nSTM32L051x6/x8 device features and peripheral counts\nUpdated Table 5: Functionalities depending on the working mode  (from \nRun/active down to standby) . Added Section 3.2: Interconnect matrix .\nUpdated Figure 4: STM32L051x6/8 TFBGA64 ballout\nReplaced TTa I/O structure by TC, updated PA0/4/5, PC5/14, BOOT0 and \nNRST I/O structure in Table 15: STM32L051x6/8 pin definitions .\nUpdated Table 21: General operating conditions , Table 18: Voltage \ncharacteristics  and Table 19: Current characteristics .\nModified conditions in Table 24: Embedded internal reference voltage .\nUpdated Table 25: Current consumption in  Run mode, code with data \nprocessing running from Flash , Table 27: Current cons umption in Run mode, \ncode with data processing running from RAM , Table 29: Current consumption \nin Sleep mode , Table 30: Current consumpt ion in Low-power run mode , \nTable 31: Current consumption in Low-power sleep mode , Table 32: Typical \nand maximum current consumptions in Stop mode  and Table 33: Typical and \nmaximum current consumptions in Standby mode . Added Figure 14: IDD vs \nVDD, at TA= 25/55/85/105 °C, Run mo de, code running from Flash memory, \nRange 2, HSE, 1WS , Figure 15: IDD vs VDD, at TA= 25/55/85/105 °C, Run \nmode, code running from Flash memory, Range 2, HSI16, 1WS , Figure 16: IDD \nvs VDD, at TA= 25/55/ 85/105/125 °C, Low-power run mode, code running \nfrom RAM, Range 3, MSI (R ange 0) at 64 KHz, 0 WS , Figure 17: IDD vs VDD, \nat TA= 25/55/ 85/105/125 °C, Stop mode with RTC enabled and running on LSE Low drive  and Figure 18: IDD vs VDD, at TA= 25/55/85/105/125 °C, Stop \nmode with RTC disabled, all clocks OFF .\nUpdated Table 40: HSE oscillator characteristics  and Table 41: LSE oscillator \ncharacteristics . Added Figure 23: HSI16 minimum and maximum value versus \ntemperature .\nUpdated Table 51: ESD absolute maximum ratings , Table 53: I/O current \ninjection susceptibility  and Table 54: I/O static characteristics , and added \nFigure 24: VIH/VIL versus VDD (CMOS I/Os)  and Figure 25: VIH/VIL versus \nVDD (TTL I/Os) . Updated \nTable 55: Output voltage characteristics , Table 56: \nI/O AC characteristics  and Figure 26: I/O AC characteristics definition .\nUpdated Table 58: ADC characteristics , Table 60: ADC accuracy , and \nFigure 29: Typical connection diagram using the ADC . Updated Table 62: \nTemperature sensor characteristics .\nUpdated Table 67: SPI characteristics in voltage Range 1  and Table 70: I2S \ncharacteristics .\nAdded Figure 59: Thermal resistance .\nDS10184 Rev 10 127/133STM32L051x6 STM32L051x8 Revision history\n13225-Jun-\n20143Cover page: changed LQFP32 size, updated core speed. updated core speed, \nadded minimum supply voltage for ADC and comparators. \nADC now guaranteed down to 1.65 V. \nUpdated list of applications in Section 1: Introduction . Changed number of I2S \ninterfaces to one in Section 2: Description .\nUpdated Table 2: Ultra-low-power STM32L051x6/x8 device features and \nperipheral counts . \nUpdated Table 3: Functionalities depending on the operating power supply \nrange .\nUpdated RTC/TIM21 in Table 6: STM32L0xx peripherals interconnect matrix .\nAdded note related to UFQFPN32 and note related to WLCSP36 in Table 15: \nSTM32L051x6/8 pin definitions . Split LQFP32/UFQFPN32 pinout schematics \ninto two distinct figures: Figure 8  and Figure 9 . \nUpdated VDDA in Table 21: General operating conditions .\nSplit Table Current consumption in Run mode, code with data processing \nrunning from Flash into Table 25  and Table 26  and content updated. Split Table \nCurrent consumption in Run mode, c ode with data processing running from \nRAM into Table 27  and Table 28  and content updated. Updated Table 29: \nCurrent consumption in Sleep mode , Table 30: Current consumption in Low-\npower run mode , Table 31: Current consumption in Low-power sleep mode , \nTable 32: Typical and maximum current consumptions in Stop mode , Table 33: \nTypical and maximum current consumptions in Standby mode , and added \nTable 34: Average current consumption during Wakeup .\nUpdated Table 35: Peripheral current consumption in Run or Sleep mode  and \nadded Table 36: Peripheral current cons umption in Stop and Standby mode . \nUpdated tLOCK  in Table 45: PLL characteristics .\nRemoved note 1 below Figure 21: HSE oscillator circuit diagram .\nUpdated Table 47: Flash memory and data EEPROM characteristics  and \nTable 48: Flash memory and data EEPROM endurance and retention . \nUpdated Table 56: I/O AC characteristics .\nUpdated Table 58: ADC characteristics .\nUpdated Figure 59: Thermal resistance  and added note 1. Table 83. Document revision history (continued)\nDate Revision Changes\nRevision history STM32L051x6 STM32L051x8\n128/133 DS10184 Rev 1005-\nSep-\n20144Extended operating temperature range to 125 °C.\nUpdated minimum ADC operating voltage to 1.65 V.Updated Section 3.4.1: Power supply schemes .\nReplaced USART3 by LPUART1 and updated I/O structure for PC5 and PC15 \npins in Table 15: STM32L051x6/8 pin definitions .\nReplaced LPUART by LPUART1 in Table 16: Alternate function port A , and \nTable 17: Alternate function port B .\nUpdated temperature range in Section 2: Description , Table 2: Ultra-low-power \nSTM32L051x6/x8 device features and peripheral counts .\nUpdated P\nD, TA and TJ to add range 3 in Table 21: General operating conditions . \nAdded range 3 in Table 48: Flash memory and data EEPROM endurance and \nretention , Table  : . Update note 1 in Table 25: Current consumption in Run \nmode, code with data processing running from Flash , Table 27: Current \nconsumption in Run mode, code with data processing running from RAM , \nTable 29: Current consumption in Sleep mode , Table 30: Current consumption \nin Low-power run mode , Table 31: Current consumption in Low-power sleep \nmode , Table 32: Typical and maximum current consumptions in Stop mode , \nTable 33: Typical and maximum current  consumptions in Standby mode  and \nTable 37: Low-power mode wakeup timings . Updated Figure 59: Thermal \nresistance  and removed note 1. Updated Table 58: ADC characteristics  and \nTable 60: ADC accuracy .\nUpdated Figure 16: IDD vs VDD, at TA= 25/55/ 85/105/125 °C, Low-power run \nmode, code running from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS , \nFigure 17: IDD vs VDD, at TA= 25/55 / 85/105/125 °C, Stop mode with RTC \nenabled and running on LSE Low drive , Figure 18: IDD vs VDD, at TA= \n25/55/85/105/125 °C, Stop  mode with RTC disabled, all clocks OFF .\nUpdated Table 33: Typical and maximum current consumptions in Standby \nmode .\nUpdated SYSCFG in Table 35: Peripheral current consumption in Run or Sleep \nmode .\nUpdated Table 36: Peripheral current consumption in Stop and Standby mode  \nand Table 37: Low-power mode wakeup timings .\nUpdated ACCHSI16 temperature conditions in Table 42: 16 MHz HSI16 \noscillator characteristics .\nUpdated VF(NRST) and VNF(NRST) in Table 57: NRST pin characteristics .\nUpdated Table 58: ADC characteristics  and Table 60: ADC accuracy .\nAdded range 3 in Table  : .Table 83. Document revision history (continued)\nDate Revision Changes\nDS10184 Rev 10 129/133STM32L051x6 STM32L051x8 Revision history\n13208-\nSep-\n20155Updated LQFP64, TFBGA64 and LQFP48 pinout/ballout schematics to \nhighlight pin/ball supplied through VDDIO2. \nUpdated current consumption in Run mode in Section : Features .\nUpdated Figure 7: STM32L051x6/8 WLCSP36 ballout  and Figure 4: \nSTM32L051x6/8 TFBGA64 ballout  to change bump to top view. Renamed \nBOOT1 into nBOOT1. Changed USARTx_RTS into USARTx_RTS_DE and \nLPUARTx_RTS into LPUARTx_RTS_DE.\nChanged I/O structure to FT for PC15 in Table 15: STM32L051x6/8 pin \ndefinitions\nADC no more available in Low-power run and Low-power Sleep modes in \nTable 5: Functionalities depending on the working mode  (from Run/active down to standby) .\nUpdated Figure 8: STM32L051x6/8 LQFP32 pinout  (PC14).\nSuppressed I2C2_SMBA alternate function for PB12 in Table 15: \nSTM32L051x6/8 pin definitions  and Table 17: Alternate function port B .\nIn whole Section 6: Electrical characteristics , modified notes related to \ncharacteristics guaranteed by design and by tests during characterization. \nAdded ΣI\nVDDIO2 and updated ΣIIO(PIN) in Table 19: Current characteristics . \nUpdated Table 18: Voltage characteristics .\nChanged temperature condition in Table 8: Internal voltage reference \nmeasured values  and Table 23: Embedded internal reference voltage \ncalibration values . \nUpdated TCoeff in Table 24: Embedded internal reference voltage .\nUpdated Figure 16: IDD vs VDD, at TA= 25/55/ 85/105/125 °C, Low-power run \nmode, code running from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS , \nFigure 17: IDD vs VDD, at TA= 25/55 / 85/105/125 °C, Stop mode with RTC \nenabled and running on LSE Low drive  and Figure 18: IDD vs VDD, at TA= \n25/55/85/105/125 °C, Stop  mode with RTC disabled, all clocks OFF .\nAdded note related to Standby mode in Table 36: Peripheral current \nconsumption in Stop and Standby mode . \nUpdated Table 37: Low-power mode wakeup timings\nUpdated MSI oscillator temperature frequency drift in Table 44: MSI oscillator \ncharacteristics .\nUpdated Table 53: I/O current injection susceptibility , Table 54: I/O static \ncharacteristics  and Table 56: I/O AC characteristics .\nSection : I2C interface characteristics : updated introduction, Table 66: I2C \nanalog filter characteristics .\nupdated Figure 32: SPI timing diagram - slave mode and CPHA = 0 . \nUpdated Table 49: EMS characteristics  and Table 50: EMI characteristics .\nAdded tUP_LDO  in Table 58: ADC characteristics .\nAdded Section : Device marking for LQFP64  and Section : Device marking for \nstandard WLCSP36 . Updated Section : Device ma rking for TFBGA64 , \nSection : Device marking for LQFP48 , Section : Device marking for LQFP32  \nand Section : Device marking for UFQFPN32 .\nUpdated note below marking schematics in Section 7: Package information . \nAdded Figure 46: WLCSP36 - 2.596 x 2.868 mm, 0.4 mm pitch wafer level chip \nscale package outline . Table 83. Document revision history (continued)\nDate Revision Changes\nRevision history STM32L051x6 STM32L051x8\n130/133 DS10184 Rev 1017-\nMar-\n20166Updated number of SPIs on cover page and in Table 2: Ultra-low-power \nSTM32L051x6/x8 device features and peripheral counts .\nChanged minimum comparator supply voltage to 1.65 V on cover page. \nAdded number of fast and standard channels in Section 3.11: Analog-to-digital \nconverter (ADC) .\nUpdated Section 3.16.2: Universal synch ronous/asynchronous receiver \ntransmitter (USART)  and Section 3.16.4: Serial peripheral interface (SPI)/Inter-\nintegrated sound (I2S)  to mention the fact that  USARTs with synchronous \nmode feature can be used as SPI master interfaces. \nAdded baudrate allowing to wake up the MCU from Stop mode in \nSection 3.16.2: Universal synchron ous/asynchronous receiver transmitter \n(USART)  and Section 3.16.3: Low-power universal asynchronous receiver \ntransmitter (LPUART) .\nIn Section 6: Electrical characteristics , updated notes related to values \nguaranteed by characterization.\nChanged VDDA minimum value to 1.65 V in Table 21: General operating \nconditions .\nSection 6.3.15: 12-bit ADC characteristics :\n–Table 58: ADC characteristics : \nDistinction made between VDDA for fast and standard channels; added note \n1.\nAdded note 4 related to RADC.\nUpdated fTRIG. and VAIN maximum value.\nUpdated tS and tCONV .\nAdded VREF+.\n– Updated equation 1 description.– Updated Table 59: R\nAIN max for fADC = 16 MHz  for fADC = 16 MHz and \ndistinction made between fast and standard channels.\nAdded Table 69: USART/LPUART characteristics .\nUpdated Figure 45: LQFP48 marking example (package top view) .Table 83. Document revision history (continued)\nDate Revision Changes\nDS10184 Rev 10 131/133STM32L051x6 STM32L051x8 Revision history\n13207-\nMar-\n20177Added thin WLCSP36 package\nUpdated number of I2S interfaces in Table 2: Ultra-low-power \nSTM32L051x6/x8 device features and peripheral counts .\nRemoved note 2 related to PA4 in Table 15: STM32L051x6/8 pin definitions\nAdded mission profile compliance with JEDEC JESD47 in Section 6.2: \nAbsolute maximum ratings .\nRemoved CRS from Table 35: Peripheral current consumption in Run or Sleep \nmode .\nAdded note 2 . related to the position of the external capacitor below Figure 27: \nRecommended NRST pin protection .\nUpdated RL in Table 58: ADC characteristics .\nUpdated tAF maximum value for range 1 in Table 66: I2C analog filter \ncharacteristics .\nUpdated tWUUSART description in Table 69: USART/LPUART characteristics .\nNSS timing waveforms updated in Figure 32: SPI timing diagram - slave mode \nand CPHA = 0  and Figure 33: SPI timing diagram - slave mode and CPHA = \n1(1).\nAdded reference to optional marking or inset/upset marks in all package device \nmarking sections.\nPrevious WLCSP36 package renamed “Standard” WLCSP36; added Note 2. \nbelow Figure 48: Standard WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer \nlevel chip scale package outline  and updated Table 76: Standard WLCSP36 - \n2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale mechanical data .\n11-\nSep-\n20178Memories and I/Os mo ved after Core in Features .\nRemoved column "I/O operation" from Table 3: Functionalities depending on \nthe operating power supply range  and added note related to GPIO speed.\nIn Section 5: Memory mapping , replaced memory mapping schematic by \nreference to the reference manual. \nUpdate note related to PA11/12 below Figure 3: STM32L051x6/8 LQFP64 \npinout , Figure 4: STM32L051x6/8 TFBGA64 ballout  and Figure 5: \nSTM32L051x6/8 LQFP48 pinout .\nUpdated minimum and maximum values of I/O weak pull-up equivalent resistor \n(RPU) and weak pull-down equivalent resistor (RPD) in Table 54: I/O static \ncharacteristics .\nUpdated minimum and maximum values of NRST weak pull-up equivalent \nresistor (RPU) in Table 57: NRST pin characteristics . \nRemoved Table 90: USART/LPUART characteristics .\nUpdated Figure 40: TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch thin profile fine \npitch ball grid array package outline .\nUpdated note below marking schematics. Table 83. Document revision history (continued)\nDate Revision Changes\nRevision history STM32L051x6 STM32L051x8\n132/133 DS10184 Rev 10          09-\nMay-\n20189Updated Arm logo and added Arm word mark notice in Section 1: Introduction .\nRemoved Cortex logo. Updated Table 5: Functionalities depending on the working mode  (from \nRun/active down to standby)  to change I2C functionality to disabled in Low-\npower Run and Low-power Sleep modes. \nSwapped E5 and E6 signals in Figure 4: STM32L051x6/8 TFBGA64 ballout  \nand Table 15: STM32L051x6/8 pin definitions .\nChanged PC14-OSC_IN into PC14-OSC32_IN in Figure 9: STM32L051x6/8 \nUFQFPN32 pinout . \nChanged USARTx_RTS, USARTx_RTS_DE into USARTx_RTS/USARTx_DE, \nand LPUART1_RTS, LPUART1_RTS_DE into LPUART1_RTS/LPUART1_DE \nin Table 15: STM32L051x6/8 pin definitions  and in all alternate function tables.\nUpdated t\nAF maximum value for range 1 in Table 66: I2C analog filter \ncharacteristics .\nUpdated Figure 56: UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine \npitch quad flat package outline  and added note related to exposed pad; \nupdated Table 81: UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine \npitch quad flat package mechanical data .\nUpdated Figure 40: TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch thin profile fine \npitch ball grid array package outline , Figure 41: TFBGA64 – 64-ball, 5 x 5 mm, \n0.5 mm pitch, thin profile fine pitch ball ,grid array recommended footprint  and \nFigure 73: TFBGA64 recommended PCB design rules (0.5 mm pitch BGA) .\n18-Oct-\n201910Added UFQFPN48 package. \nIn Table 15: STM32L051x6/8 pin definitions , replaced VDDIO2 by VDD and \nchanged VDD into VDDIO2 for LQFP64 pin48, TFBGA64 ball E5, LQFP48 pin 36, and UFQFPN48 pin 36.\nRemoved R\n10K and R400K from Table 63: Comparator 1 characteristics .\nUpdated paragraph introducing all package  marking schematics to add the new \nsentence “The printed markings may differ depending on the supply chain.”Table 83. Document revision history (continued)\nDate Revision Changes\nDS10184 Rev 10 133/133STM32L051x6 STM32L051x8\n133          \nIMPORTANT NOTICE – PLEASE READ CAREFULLY\nSTMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and \nimprovements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant in formation on \nST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of o rder \nacknowledgement.\nPurchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application  assistance or \nthe design of Purchasers’ products.\nNo license, express or implied, to any intellectual property right is granted by ST herein.Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for  such product.\nST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks .\xa0All other \nproduct or service names are the property of their respective owners.\nInformation in this document supersedes and replaces information previously supplied in any prior versions of this document.\n© 2019 STMicroelectronics – All rights reserved\nMouser Electronics\n  \nAuthorized Distributor\n \n  \nClick to View Pricing, Inventory, Delivery & Lifecycle Information:\n \n \n \n STMicroelectronics:   \n\xa0 STM32L051C8T6\xa0 STM32L051K8T6\xa0 STM32L051R8T6\xa0 STM32L051K8U7\xa0 STM32L051K6T6\xa0 STM32L051C8T3\xa0\nSTM32L051K6U6TR\xa0 STM32L051K8U6TR\xa0 STM32L051R6T6\xa0 STM32L051C8T7\xa0 STM32L051C8T6TR\xa0\nSTM32L051C6T6\xa0 STM32L051C6T6TR\xa0 STM32L051K6U6\xa0 STM32L051R8T7\xa0 STM32L051K8U6DTR\xa0\nSTM32L051R8H6\xa0 STM32L051K8T7\xa0 STM32L051K8U6\xa0 STM32L051K8U3\xa0 STM32L051T8Y6TR\xa0 STM32L051T6Y6TR\n\xa0 STM32L051R8H7\xa0 STM32L051R6H6\xa0 STM32L051K8U7TR\xa0 STM32L051T8Y7DTR\xa0 STM32L051K6T6TR\xa0\nSTM32L051R8T6TR\xa0 STM32L051K8T6TR\xa0 STM32L051C8T7TR\xa0 STM32L051T8Y6DTR\xa0 STM32L051C8U6\xa0\nSTM32L051R8H6TR\xa0 STM32L051C6U6\xa0 STM32L051K8U3TR\n'}]
!==============================================================================!
### STM32L051C8T6 Overview

**Description:**
The STM32L051C8T6 is an ultra-low-power 32-bit microcontroller based on the Arm Cortex-M0+ architecture. It features a range of integrated peripherals and memory options, making it suitable for various low-power applications. The device is designed for applications requiring efficient power management and high performance.

**Key Specifications:**

- **Voltage Ratings:**
  - Operating Voltage: 1.65 V to 3.6 V (down to 1.8 V with BOR enabled)
  - VDDIO2: 1.65 V to 3.6 V

- **Current Ratings:**
  - Typical current consumption in Run mode (from Flash): 
    - 88 µA/MHz (Run mode)
    - 0.27 µA (Standby mode)
    - 0.4 µA (Stop mode)
    - 0.8 µA (Stop mode with RTC)
  - Maximum current consumption during operation: 105 mA (total current into all VDD power lines)

- **Power Consumption:**
  - Power consumption varies based on operating mode:
    - Run mode: 88 µA/MHz
    - Sleep mode: 1 mA (with all peripherals off)
    - Low-power run mode: 8.5 µA (with Flash off)
    - Stop mode: 0.4 µA (RTC disabled)

- **Operating Temperature Range:**
  - -40 °C to +125 °C

- **Package Type:**
  - Available in multiple packages including LQFP64 (10x10 mm), TFBGA64 (5x5 mm), LQFP48 (7x7 mm), UFQFPN48 (7x7 mm), and WLCSP36 (2.61x2.88 mm).

- **Special Features:**
  - 64 KB Flash memory with ECC
  - 8 KB SRAM
  - 2 KB EEPROM
  - 12-bit ADC with up to 16 channels
  - Multiple low-power modes (Sleep, Stop, Standby)
  - Integrated real-time clock (RTC)
  - Up to 51 fast I/Os (45 I/Os 5V tolerant)
  - Various communication interfaces (USART, SPI, I2C)
  - 7-channel DMA controller
  - Bootloader support via USART and SPI

- **Moisture Sensitive Level (MSL):**
  - MSL according to JEDEC J-STD-020E: Level 1

### Typical Applications:
The STM32L051C8T6 microcontroller is ideal for a wide range of applications, including:
- **Healthcare and Fitness Equipment:** Used in wearable devices and health monitoring systems due to its low power consumption.
- **Industrial Sensors:** Suitable for gas/water meters and other industrial applications where battery life is critical.
- **Remote Control Systems:** Can be used in remote controls and user interfaces for various devices.
- **PC Peripherals and Gaming:** Effective in low-power gaming devices and peripherals.
- **Alarm Systems:** Utilized in wired and wireless sensor systems for security applications.

### Summary:
The STM32L051C8T6 is a versatile and efficient microcontroller that combines low power consumption with a rich set of features, making it suitable for various applications in the fields of healthcare, industrial automation, and consumer electronics. Its ability to operate in extreme temperatures and its multiple package options enhance its adaptability for different design requirements.