The FINAL folder contains all verilog and system verilog files needed to make the program run on the hardware

The Testbenches folder contains subfolders for each testbench, it's module file, and its corresponding simulate.sh shell script
