/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  reg [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [19:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [4:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  reg [11:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [18:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [2:0] celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~(celloutsig_1_0z | celloutsig_1_0z);
  assign celloutsig_1_3z = ~(celloutsig_1_2z | celloutsig_1_1z);
  assign celloutsig_0_20z = ~(celloutsig_0_14z | celloutsig_0_7z[3]);
  assign celloutsig_0_25z = ~(celloutsig_0_18z | celloutsig_0_5z);
  assign celloutsig_0_5z = ~((celloutsig_0_0z | celloutsig_0_2z) & (in_data[43] | celloutsig_0_2z));
  assign celloutsig_0_15z = ~((celloutsig_0_13z | celloutsig_0_0z) & (celloutsig_0_6z | celloutsig_0_1z));
  assign celloutsig_1_13z = in_data[110] | celloutsig_1_2z;
  assign celloutsig_1_18z = celloutsig_1_1z | celloutsig_1_7z;
  assign celloutsig_0_19z = celloutsig_0_2z ^ celloutsig_0_3z[2];
  assign celloutsig_1_4z = ~(celloutsig_1_2z ^ in_data[151]);
  assign celloutsig_0_23z = { celloutsig_0_3z[2], celloutsig_0_12z, celloutsig_0_22z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_9z } + { in_data[34:27], celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_11z };
  assign celloutsig_0_29z = { celloutsig_0_3z[1:0], celloutsig_0_25z, celloutsig_0_26z, celloutsig_0_0z } + { in_data[67:66], celloutsig_0_24z, celloutsig_0_26z, celloutsig_0_28z };
  assign celloutsig_0_21z = { celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_17z } > in_data[66:56];
  assign celloutsig_0_28z = { celloutsig_0_17z[0], celloutsig_0_15z, celloutsig_0_21z } > celloutsig_0_3z;
  assign celloutsig_0_0z = in_data[81:63] && in_data[62:44];
  assign celloutsig_0_32z = celloutsig_0_12z[4:0] && celloutsig_0_29z;
  assign celloutsig_0_4z = in_data[14:12] && { celloutsig_0_3z[1:0], celloutsig_0_2z };
  assign celloutsig_0_11z = { celloutsig_0_7z[4:1], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_10z } && in_data[54:29];
  assign celloutsig_0_14z = { celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_0z } && { in_data[66:57], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_0_18z = { in_data[21:14], celloutsig_0_8z } && in_data[52:44];
  assign celloutsig_0_24z = { in_data[42:35], celloutsig_0_17z, celloutsig_0_8z } && { celloutsig_0_23z[4:3], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_22z, celloutsig_0_11z, celloutsig_0_19z };
  assign celloutsig_0_22z = { celloutsig_0_10z[1:0], celloutsig_0_17z, celloutsig_0_10z } || { in_data[80:75], celloutsig_0_14z, celloutsig_0_19z };
  assign celloutsig_0_33z = { celloutsig_0_32z, celloutsig_0_10z, celloutsig_0_15z } != { celloutsig_0_7z[3:2], celloutsig_0_20z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_1_7z = { in_data[150:149], celloutsig_1_3z } != { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_9z = { in_data[174:170], celloutsig_1_4z } != { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_12z = { in_data[150:146], celloutsig_1_2z } != { celloutsig_1_10z[2], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_0_6z = { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z } != { in_data[47:45], celloutsig_0_4z };
  assign celloutsig_0_3z = - { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_1z = in_data[35] & in_data[50];
  assign celloutsig_0_26z = celloutsig_0_24z & celloutsig_0_19z;
  assign celloutsig_1_6z = { in_data[186], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z } >> { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_19z = { celloutsig_1_3z, celloutsig_1_15z, celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_15z, celloutsig_1_9z } >> { in_data[140:126], celloutsig_1_15z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_12z };
  assign celloutsig_0_17z = { celloutsig_0_7z[4], celloutsig_0_2z, celloutsig_0_0z } <<< { celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_15z };
  assign celloutsig_1_0z = ~((in_data[188] & in_data[101]) | in_data[154]);
  assign celloutsig_1_15z = ~((celloutsig_1_4z & celloutsig_1_4z) | celloutsig_1_7z);
  assign celloutsig_0_8z = ~((celloutsig_0_1z & celloutsig_0_7z[0]) | celloutsig_0_6z);
  assign celloutsig_0_2z = ~((in_data[77] & celloutsig_0_0z) | in_data[87]);
  always_latch
    if (clkin_data[128]) celloutsig_1_5z = 3'h0;
    else if (clkin_data[64]) celloutsig_1_5z = { in_data[183:182], celloutsig_1_0z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_10z = 12'h000;
    else if (!clkin_data[32]) celloutsig_1_10z = in_data[182:171];
  always_latch
    if (!clkin_data[96]) celloutsig_0_7z = 6'h00;
    else if (!celloutsig_1_18z) celloutsig_0_7z = { in_data[51:48], celloutsig_0_2z, celloutsig_0_1z };
  always_latch
    if (!clkin_data[96]) celloutsig_0_10z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_10z = { celloutsig_0_3z[2], celloutsig_0_5z, celloutsig_0_9z };
  always_latch
    if (!clkin_data[96]) celloutsig_0_12z = 6'h00;
    else if (!celloutsig_1_18z) celloutsig_0_12z = in_data[82:77];
  assign celloutsig_1_1z = ~((celloutsig_1_0z & celloutsig_1_0z) | (celloutsig_1_0z & celloutsig_1_0z));
  assign celloutsig_0_9z = ~((celloutsig_0_6z & celloutsig_0_7z[5]) | (celloutsig_0_7z[4] & celloutsig_0_6z));
  assign celloutsig_0_13z = ~((celloutsig_0_11z & celloutsig_0_7z[1]) | (celloutsig_0_0z & celloutsig_0_11z));
  assign { out_data[128], out_data[114:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_32z, celloutsig_0_33z };
endmodule
