// Seed: 1292103139
module module_0 (
    output tri0 id_0
);
  supply0 id_2;
  wire id_3, id_4, id_5, id_6;
  tri0 id_7;
  wire id_8;
  assign id_6 = id_4;
  wire id_9, id_10, id_11;
  assign id_7 = 1'b0 || id_2;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input wire id_2
    , id_6,
    input wand id_3,
    input tri id_4
);
  always id_6 = id_0;
  wire id_7;
  logic [7:0] id_8;
  supply1 id_9, id_10, id_11, id_12;
  wand id_13 = id_12;
  supply1 id_14;
  wire id_15;
  assign id_9 = 1 - id_2;
  assign id_6 = id_14;
  wire id_16;
  module_0 modCall_1 (id_6);
  assign id_8[1][1] = 1 - id_0;
endmodule
