verilog dist_mem_gen_v8_0_13  \
"../../../ipstatic/simulation/dist_mem_gen_v8_0.v" \

verilog xil_defaultlib  \
"../../../../../5_stage_pipeline/DataPath_modules/design/data_mem_d_IP/sim/data_mem_d_IP.v" \

verilog xil_defaultlib "glbl.v"

nosort
