Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,2
design__inferred_latch__count,0
design__instance__count,86
design__instance__area,1016.06
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00002602373751869891
power__switching__total,0.0000050702747103059664
power__leakage__total,0.0000017340069007332204
power__total,0.00003282801844761707
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25197969424234995
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25160205186984325
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.27063546614213807
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.449139294024702
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.270635
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2542455207218137
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2539088455800743
timing__hold__ws__corner:nom_slow_1p08V_125C,0.9969440000159873
timing__setup__ws__corner:nom_slow_1p08V_125C,15.02832389958299
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.996944
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.252857797412936
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2525025537905846
timing__hold__ws__corner:nom_typ_1p20V_25C,0.5311324863589668
timing__setup__ws__corner:nom_typ_1p20V_25C,15.294045573990315
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.531132
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25197969424234995
clock__skew__worst_setup,0.25160205186984325
timing__hold__ws,0.27063546614213807
timing__setup__ws,15.02832389958299
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.270635
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,86
design__instance__area__stdcell,1016.06
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.0351075
design__instance__utilization__stdcell,0.0351075
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:inverter,7
design__instance__area__class:inverter,38.1024
design__instance__count__class:sequential_cell,8
design__instance__area__class:sequential_cell,377.395
design__instance__count__class:multi_input_combinational_cell,39
design__instance__area__class:multi_input_combinational_cell,313.891
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,18
design__instance__area__class:timing_repair_buffer,199.584
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,1969.75
design__violations,0
design__instance__count__class:clock_buffer,3
design__instance__area__class:clock_buffer,27.216
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,7
antenna__violating__nets,3
antenna__violating__pins,3
route__antenna_violation__count,3
antenna_diodes_count,11
design__instance__count__class:antenna_cell,11
design__instance__area__class:antenna_cell,59.8752
route__net,102
route__net__special,2
route__drc_errors__iter:0,18
route__wirelength__iter:0,1961
route__drc_errors__iter:1,1
route__wirelength__iter:1,1977
route__drc_errors__iter:2,1
route__wirelength__iter:2,1967
route__drc_errors__iter:3,0
route__wirelength__iter:3,1949
route__drc_errors,0
route__wirelength,1949
route__vias,390
route__vias__singlecut,390
route__vias__multicut,0
design__disconnected_pin__count,8
design__critical_disconnected_pin__count,0
route__wirelength__max,132.09
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,16
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,16
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,16
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,16
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000387949
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000496803
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,3.75159E-7
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000496803
design_powergrid__voltage__worst,0.00000496803
design_powergrid__voltage__worst__net:VPWR,1.2
design_powergrid__drop__worst,0.00000496803
design_powergrid__drop__worst__net:VPWR,0.00000387949
design_powergrid__voltage__worst__net:VGND,0.00000496803
design_powergrid__drop__worst__net:VGND,0.00000496803
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,3.9799999999999999046007797924573434755757261882536113262176513671875E-7
ir__drop__worst,0.00000388000000000000012088420542344380237409495748579502105712890625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
