git clone --depth 1 --no-tags https://github.com/ChandulaNethmal/UART-communication-Link-on-a-FPGA-using-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183716107
git clone --depth 1 --no-tags https://github.com/gongfna/pcie_virtex5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183213295
git clone --depth 1 --no-tags https://github.com/NealWalker/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184019827
git clone --depth 1 --no-tags https://github.com/JonathanKing01/701.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183505346
git clone --depth 1 --no-tags https://github.com/samihar/WATTVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183503752
git clone --depth 1 --no-tags https://github.com/DarkC343/verilog-sdram-spram-synchronous-read-write.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183818207
git clone --depth 1 --no-tags https://github.com/bschwant/E210_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183646454
git clone --depth 1 --no-tags https://github.com/jojartbence/logterv_hf.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184798487
git clone --depth 1 --no-tags https://github.com/dretay/disp_hex_mux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184352356
git clone --depth 1 --no-tags https://github.com/william6849/8bit_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185220879
git clone --depth 1 --no-tags https://github.com/ImjustWritingCode/Logical-Design-Lab-2-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185202275
git clone --depth 1 --no-tags https://github.com/VectorLe/mips-r-type-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184483962
git clone --depth 1 --no-tags https://github.com/LWSen/multithreading.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180359573
git clone --depth 1 --no-tags https://github.com/marmot0814/Computer-Organization-2019-Spring.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180485722
git clone --depth 1 --no-tags https://github.com/wlf1998/RISC-V-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181004078
git clone --depth 1 --no-tags https://github.com/colinshane/Hardware-Accelerated-SNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180812920
git clone --depth 1 --no-tags https://github.com/nixczhou/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180347819
git clone --depth 1 --no-tags https://github.com/PoSoChen/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180292931
git clone --depth 1 --no-tags https://github.com/Sobuto/HDMI-Passthrough.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179417916
git clone --depth 1 --no-tags https://github.com/ericliu7/CSCB58Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179564009
git clone --depth 1 --no-tags https://github.com/cumtyyx/FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179457445
git clone --depth 1 --no-tags https://github.com/fpozzana/DLX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181328859
git clone --depth 1 --no-tags https://github.com/gabrielfirmo/codigos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180721101
git clone --depth 1 --no-tags https://github.com/oOIFOo/2017-fall-Computer-organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181452645
git clone --depth 1 --no-tags https://github.com/mathild7/common_libs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179211217
git clone --depth 1 --no-tags https://github.com/4Y4N4/ice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179227721
git clone --depth 1 --no-tags https://github.com/Vithursan-Thiruvarooran/snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179616309
git clone --depth 1 --no-tags https://github.com/axayjha/mul_fsm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180027227
git clone --depth 1 --no-tags https://github.com/keji300/Anti_aliasing_filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183340018
git clone --depth 1 --no-tags https://github.com/shayan-taheri/Master_Hardware_Security.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183664323
git clone --depth 1 --no-tags https://github.com/COAOY/MIPSIntegrate_beta.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183744764
git clone --depth 1 --no-tags https://github.com/brendancheng20/final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181775396
git clone --depth 1 --no-tags https://github.com/MennaEhab/Pipelined_MIPS_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181949935
git clone --depth 1 --no-tags https://github.com/Painkhw/HandWritten-Rcognition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182045922
git clone --depth 1 --no-tags https://github.com/lihaokang/riscv_pulpino.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180330638
git clone --depth 1 --no-tags https://github.com/mawenhan/sdram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180508600
git clone --depth 1 --no-tags https://github.com/JarvisXX/modelsim_min_or1200.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181163008
git clone --depth 1 --no-tags https://github.com/athmahi/Virtual-Maze-solving-bot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181128101
git clone --depth 1 --no-tags https://github.com/KNownManiac1/CompArchProject-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180974579
git clone --depth 1 --no-tags https://github.com/SteliosPapoutsakis/microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181060183
git clone --depth 1 --no-tags https://github.com/Rebecasarai/multiplier_system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180890076
git clone --depth 1 --no-tags https://github.com/My-School-Projects/CSC-137-Project-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180649101
git clone --depth 1 --no-tags https://github.com/LiUshin/TTTproject-for-CSCB58.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180658398
git clone --depth 1 --no-tags https://github.com/cse140l-sp19/lab2-wasiffahim98.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181986845
git clone --depth 1 --no-tags https://github.com/shengshengqi/OS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183878806
git clone --depth 1 --no-tags https://github.com/SonHuuNguyen/SNEVA01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183415793
git clone --depth 1 --no-tags https://github.com/vinavpatel/vedicmultiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184010729
git clone --depth 1 --no-tags https://github.com/SSODelta/Watt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184038481
git clone --depth 1 --no-tags https://github.com/qinguangjun/Thales-RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185286830
git clone --depth 1 --no-tags https://github.com/zebramints/lgraph_verilog_files.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182153956
git clone --depth 1 --no-tags https://github.com/X-Tan4/DDS_Sin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182219266
git clone --depth 1 --no-tags https://github.com/gabrielms98/Preditor1bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182885969
git clone --depth 1 --no-tags https://github.com/akaidecember/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180410051
git clone --depth 1 --no-tags https://github.com/thakkarV/MyRiskyCore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179386959
git clone --depth 1 --no-tags https://github.com/Fabian-Schmidt/PlaygroundFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179438757
git clone --depth 1 --no-tags https://github.com/SparKKKKK/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179808383
git clone --depth 1 --no-tags https://github.com/onendless/SensorHub.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180094153
git clone --depth 1 --no-tags https://github.com/abhvajpayee/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179184745
git clone --depth 1 --no-tags https://github.com/carbapenam/ece385_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182612963
git clone --depth 1 --no-tags https://github.com/murnat98/FPGA-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182855926
git clone --depth 1 --no-tags https://github.com/ThGkasios/RTL_Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182049256
git clone --depth 1 --no-tags https://github.com/multiplemonomials/verilog-pov-clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181618655
git clone --depth 1 --no-tags https://github.com/JeremyLogics/FPGA_and_Me.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183518754
git clone --depth 1 --no-tags https://github.com/havish99/EE5811-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183501911
git clone --depth 1 --no-tags https://github.com/srinu559/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183350899
git clone --depth 1 --no-tags https://github.com/siddnb/SimpleRISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182028791
git clone --depth 1 --no-tags https://github.com/ruby50082/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182757661
git clone --depth 1 --no-tags https://github.com/maeganchew/AstroBarrier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181624529
git clone --depth 1 --no-tags https://github.com/AndreiCalariu/teaching.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181148909
git clone --depth 1 --no-tags https://github.com/qiyunhan/CPU-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182119657
git clone --depth 1 --no-tags https://github.com/helvecio1/T1-2bits-_INF450.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184146031
git clone --depth 1 --no-tags https://github.com/VenkateswaraRajuDatla/Memory-Transfer-with-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183704355
git clone --depth 1 --no-tags https://github.com/Mahaoqu/mips-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179722923
git clone --depth 1 --no-tags https://github.com/kawasin73/todai-hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179604839
git clone --depth 1 --no-tags https://github.com/danish-imam/kgp_ec_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179264035
git clone --depth 1 --no-tags https://github.com/cumtyyx/sort4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179468219
git clone --depth 1 --no-tags https://github.com/Muizz24/CSCB58-Speed-o-meter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179587079
git clone --depth 1 --no-tags https://github.com/khaianphung/CECS-201-Verilog-Computer-Logic-Design-I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184951229
git clone --depth 1 --no-tags https://github.com/niudai/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183413637
git clone --depth 1 --no-tags https://github.com/megan-lemcke/processor-backup.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183336583
git clone --depth 1 --no-tags https://github.com/Charlz1104/MIPS_multiciclo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184142879
git clone --depth 1 --no-tags https://github.com/es717249/MIPS_pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184983006
git clone --depth 1 --no-tags https://github.com/nimamg/UT-DLD-Counters-Registers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185077675
git clone --depth 1 --no-tags https://github.com/N1cOs/digital-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182454677
git clone --depth 1 --no-tags https://github.com/anjianfeng/VerilogMIPS-singlecycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182175322
git clone --depth 1 --no-tags https://github.com/acfulker/FIR-Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181751026
git clone --depth 1 --no-tags https://github.com/brunomlima11/pbl1-sd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181780710
git clone --depth 1 --no-tags https://github.com/hyeonukj/ee354project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180906286
git clone --depth 1 --no-tags https://github.com/alessandroDanese88/simple_platform.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181158585
git clone --depth 1 --no-tags https://github.com/grmiranda/Sistemas-Digitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180629364
git clone --depth 1 --no-tags https://github.com/ElwinCabrera/8-bit-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181594332
git clone --depth 1 --no-tags https://github.com/David-Flores-Ruiz/ArQC_P3_Aldana_ie717807.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183455040
git clone --depth 1 --no-tags https://github.com/JarodBoone/pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183087324
git clone --depth 1 --no-tags https://github.com/gyeomo/FPGA_VerilogHDL_RedTracking.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183611829
git clone --depth 1 --no-tags https://github.com/samiqss/Digital-Logic-and-Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184730736
