digraph "VFG" {
	label="VFG";

	Node0x5dad77ea2cc0 [shape=record,color=grey,label="{CmpVFGNode ID: 55 PAGEdge: [28 = cmp(27, 26, )]\n    %cmp = icmp sgt i32 %0, %1, !dbg !28 \{ ln: 12  cl: 11  fl: example.c \}}"];
	Node0x5dad77ea2cc0 -> Node0x5dad77ea2560[style=solid];
	Node0x5dad77ea2a60 [shape=record,color=grey,label="{CmpVFGNode ID: 54 PAGEdge: [38 = cmp(37, 36, )]\n    %cmp2 = icmp eq i32 %4, %5, !dbg !35 \{ ln: 15  cl: 23  fl: example.c \}}"];
	Node0x5dad77ea2a60 -> Node0x5dad77ea07e0[style=solid];
	Node0x5dad77ea2790 [shape=record,color=grey,label="{CmpVFGNode ID: 53 PAGEdge: [48 = cmp(49, 47, )]\n    %cmp4 = icmp eq i32 %7, 2, !dbg !41 \{ ln: 18  cl: 23  fl: example.c \}}"];
	Node0x5dad77ea2790 -> Node0x5dad77ea06b0[style=solid];
	Node0x5dad77ea2560 [shape=record,color=grey,label="{UnaryOPVFGNode ID: 52 PAGEdge: [29 = Unary(28, )]      br i1 %cmp, label %if.then, label %if.else, !dbg !29 \{ ln: 12  cl: 9  fl: example.c \}}"];
	Node0x5dad77ea2150 [shape=record,color=grey,label="{UnaryOPVFGNode ID: 51 PAGEdge: [51 = Unary(3, )]      br label %if.end \{  \}}"];
	Node0x5dad77ea1eb0 [shape=record,color=grey,label="{UnaryOPVFGNode ID: 50 PAGEdge: [42 = Unary(3, )]      br label %if.end, !dbg !37 \{ ln: 16  cl: 5  fl: example.c \}}"];
	Node0x5dad77ea1c50 [shape=record,color=grey,label="{BinaryOPVFGNode ID: 49 PAGEdge: [31 = Binary(24, 30, )]      %inc = add nsw i32 %2, 1, !dbg !30 \{ ln: 13  cl: 10  fl: example.c \}}"];
	Node0x5dad77ea1c50 -> Node0x5dad77e9fb50[style=solid];
	Node0x5dad77ea19f0 [shape=record,color=grey,label="{BinaryOPVFGNode ID: 48 PAGEdge: [34 = Binary(24, 33, )]      %inc1 = add nsw i32 %3, 1, !dbg !32 \{ ln: 14  cl: 10  fl: example.c \}}"];
	Node0x5dad77ea19f0 -> Node0x5dad77e9fe60[style=solid];
	Node0x5dad77e7c7d0 [shape=record,color=grey,label="{BinaryOPVFGNode ID: 47 PAGEdge: [45 = Binary(24, 44, )]      %inc3 = add nsw i32 %6, 1, !dbg !38 \{ ln: 17  cl: 10  fl: example.c \}}"];
	Node0x5dad77e7c7d0 -> Node0x5dad77e9ff90[style=solid];
	Node0x5dad77e9ddb0 [shape=record,color=black,label="{IntraPHIVFGNode ID: 46 PAGEdge: [6 = PHI(53, )]    test \{ in line: 8 file: example.c \}}"];
	Node0x5dad77e9ddb0 -> Node0x5dad77ea1000[style=solid];
	Node0x5dad77e7ccb0 [shape=record,color=black,label="{IntraPHIVFGNode ID: 45 PAGEdge: [64 = PHI(53, )]    main \{ in line: 23 file: example.c \}}"];
	Node0x5dad77e7ccb0 -> Node0x5dad77ea0e20[style=solid];
	Node0x5dad77ea1000 [shape=record,color=yellow,penwidth=2,label="{FormalRetVFGNode ID: 44 Fun[test]RetPN ID: 6 unique return node for function test|{<s0>3}}"];
	Node0x5dad77ea1000:s0 -> Node0x5dad77ea0910[style=solid,color=blue];
	Node0x5dad77ea0e20 [shape=record,color=yellow,penwidth=2,label="{FormalRetVFGNode ID: 43 Fun[main]RetPN ID: 64 unique return node for function main}"];
	Node0x5dad77ea0bf0 [shape=record,color=yellow,penwidth=2,label="{FormalParmVFGNode ID: 42 Fun[test]ValPN ID: 8\n i32 %b \{ 1st arg test in line: 8 file: example.c \}}"];
	Node0x5dad77ea0bf0 -> Node0x5dad77e9f6d0[style=solid];
	Node0x5dad77e7c950 [shape=record,color=yellow,penwidth=2,label="{FormalParmVFGNode ID: 41 Fun[test]ValPN ID: 7\n i32 %a \{ 0th arg test in line: 8 file: example.c \}}"];
	Node0x5dad77e7c950 -> Node0x5dad77e9f5a0[style=solid];
	Node0x5dad77ea0910 [shape=record,color=yellow,penwidth=2,label="{ActualRetVFGNode ID: 40 CS[\{ ln: 26  cl: 5  fl: example.c \}]ValPN ID: 78\n   %call = call i32 @test(i32 noundef %0, i32 noundef %1), !dbg !21 \{ ln: 26  cl: 5  fl: example.c \}}"];
	Node0x5dad77ea07e0 [shape=record,color=yellow,penwidth=2,label="{ActualParmVFGNode ID: 39 CS[\{ ln: 15  cl: 9  fl: example.c \}]ValPN ID: 38\n   %cmp2 = icmp eq i32 %4, %5, !dbg !35 \{ ln: 15  cl: 23  fl: example.c \}}"];
	Node0x5dad77ea06b0 [shape=record,color=yellow,penwidth=2,label="{ActualParmVFGNode ID: 38 CS[\{ ln: 18  cl: 9  fl: example.c \}]ValPN ID: 48\n   %cmp4 = icmp eq i32 %7, 2, !dbg !41 \{ ln: 18  cl: 23  fl: example.c \}}"];
	Node0x5dad77ea0580 [shape=record,color=yellow,penwidth=2,label="{ActualParmVFGNode ID: 37 CS[\{ ln: 26  cl: 5  fl: example.c \}]ValPN ID: 77\n   %1 = load i32, i32* %b, align 4, !dbg !20 \{ ln: 26  cl: 12  fl: example.c \}|{<s0>3}}"];
	Node0x5dad77ea0580:s0 -> Node0x5dad77ea0bf0[style=solid,color=red];
	Node0x5dad77ea0450 [shape=record,color=yellow,penwidth=2,label="{ActualParmVFGNode ID: 36 CS[\{ ln: 26  cl: 5  fl: example.c \}]ValPN ID: 76\n   %0 = load i32, i32* %a, align 4, !dbg !19 \{ ln: 26  cl: 10  fl: example.c \}|{<s0>3}}"];
	Node0x5dad77ea0450:s0 -> Node0x5dad77e7c950[style=solid,color=red];
	Node0x5dad77ea0320 [shape=record,color=blue,label="{StoreVFGNode ID: 35 StorePE: [69\<--49]  \n   store i32 2, i32* %b, align 4, !dbg !18 \{ ln: 25  cl: 9  fl: example.c \}}"];
	Node0x5dad77ea01f0 [shape=record,color=blue,label="{StoreVFGNode ID: 34 StorePE: [67\<--24]  \n   store i32 1, i32* %a, align 4, !dbg !16 \{ ln: 24  cl: 9  fl: example.c \}}"];
	Node0x5dad77ea00c0 [shape=record,color=blue,label="{StoreVFGNode ID: 33 StorePE: [65\<--53]  \n   store i32 0, i32* %retval, align 4 \{  \}}"];
	Node0x5dad77e9ff90 [shape=record,color=blue,label="{StoreVFGNode ID: 32 StorePE: [13\<--45]  \n   store i32 %inc3, i32* %x, align 4, !dbg !38 \{ ln: 17  cl: 10  fl: example.c \}}"];
	Node0x5dad77e9fe60 [shape=record,color=blue,label="{StoreVFGNode ID: 31 StorePE: [15\<--34]  \n   store i32 %inc1, i32* %y, align 4, !dbg !32 \{ ln: 14  cl: 10  fl: example.c \}}"];
	Node0x5dad77e9fb50 [shape=record,color=blue,label="{StoreVFGNode ID: 30 StorePE: [13\<--31]  \n   store i32 %inc, i32* %x, align 4, !dbg !30 \{ ln: 13  cl: 10  fl: example.c \}}"];
	Node0x5dad77e9fa20 [shape=record,color=blue,label="{StoreVFGNode ID: 29 StorePE: [15\<--24]  \n   store i32 1, i32* %y, align 4, !dbg !24 \{ ln: 10  cl: 11  fl: example.c \}}"];
	Node0x5dad77e9d600 [shape=record,color=green,label="{AddrVFGNode ID: 12 AddrPE: [65\<--66]  \n   %retval = alloca i32, align 4 \{  \}}"];
	Node0x5dad77e9d600 -> Node0x5dad77ea00c0[style=solid];
	Node0x5dad77e9d4a0 [shape=record,color=green,label="{AddrVFGNode ID: 11 AddrPE: [62\<--63]  \n main \{ in line: 23 file: example.c \}}"];
	Node0x5dad77e9d340 [shape=record,color=green,label="{AddrVFGNode ID: 10 AddrPE: [54\<--55]  \n llvm.dbg.declare \{  \}}"];
	Node0x5dad77e9d1e0 [shape=record,color=green,label="{AddrVFGNode ID: 9 AddrPE: [40\<--41]  \n svf_assert \{  \}}"];
	Node0x5dad77e9d080 [shape=record,color=green,label="{AddrVFGNode ID: 8 AddrPE: [15\<--16]  \n   %y = alloca i32, align 4 \{ ln: 9 fl: example.c \}}"];
	Node0x5dad77e9d080 -> Node0x5dad77e9f020[style=solid];
	Node0x5dad77e9d080 -> Node0x5dad77e9f180[style=solid];
	Node0x5dad77e9d080 -> Node0x5dad77e9fa20[style=solid];
	Node0x5dad77e9d080 -> Node0x5dad77e9fe60[style=solid];
	Node0x5dad77e9cf20 [shape=record,color=green,label="{AddrVFGNode ID: 7 AddrPE: [13\<--14]  \n   %x = alloca i32, align 4 \{ ln: 9 fl: example.c \}}"];
	Node0x5dad77e9cf20 -> Node0x5dad77e9eaa0[style=solid];
	Node0x5dad77e9cf20 -> Node0x5dad77e9ec00[style=solid];
	Node0x5dad77e9cf20 -> Node0x5dad77e9ed60[style=solid];
	Node0x5dad77e9cf20 -> Node0x5dad77e9eec0[style=solid];
	Node0x5dad77e9cf20 -> Node0x5dad77e9f8f0[style=solid];
	Node0x5dad77e9cf20 -> Node0x5dad77e9fb50[style=solid];
	Node0x5dad77e9cf20 -> Node0x5dad77e9ff90[style=solid];
	Node0x5dad77e9ce00 [shape=record,color=green,label="{AddrVFGNode ID: 6 AddrPE: [11\<--12]  \n   %b.addr = alloca i32, align 4 \{ ln: 8 fl: example.c \}}"];
	Node0x5dad77e9ce00 -> Node0x5dad77e9e940[style=solid];
	Node0x5dad77e9ce00 -> Node0x5dad77e9f6d0[style=solid];
	Node0x5dad77e9cc00 [shape=record,color=green,label="{AddrVFGNode ID: 5 AddrPE: [9\<--10]  \n   %a.addr = alloca i32, align 4 \{ ln: 8 fl: example.c \}}"];
	Node0x5dad77e9cc00 -> Node0x5dad77e9e7e0[style=solid];
	Node0x5dad77e9cc00 -> Node0x5dad77e9f5a0[style=solid];
	Node0x5dad77e9cb40 [shape=record,color=green,label="{AddrVFGNode ID: 4 AddrPE: [4\<--5]  \n test \{ in line: 8 file: example.c \}}"];
	Node0x5dad77e9cab0 [shape=record,color=green,label="{AddrVFGNode ID: 3 AddrPE: [53\<--1]  \n i32 0 \{ constant data \}}"];
	Node0x5dad77e9ca20 [shape=record,color=green,label="{AddrVFGNode ID: 2 AddrPE: [49\<--1]  \n i32 2 \{ constant data \}}"];
	Node0x5dad77e7cc20 [shape=record,color=green,label="{AddrVFGNode ID: 1 AddrPE: [24\<--1]  \n i32 1 \{ constant data \}}"];
	Node0x5dad77e411b0 [shape=record,color=grey,label="{NullPtrVFGNode ID: 0 PAGNode ID: 3\n}"];
	Node0x5dad77e411b0 -> Node0x5dad77e9e680[style=solid];
	Node0x5dad77e411b0 -> Node0x5dad77ea1eb0[style=solid];
	Node0x5dad77e411b0 -> Node0x5dad77ea2150[style=solid];
	Node0x5dad77e9e2d0 [shape=record,color=green,label="{AddrVFGNode ID: 13 AddrPE: [67\<--68]  \n   %a = alloca i32, align 4 \{ ln: 24 fl: example.c \}}"];
	Node0x5dad77e9e2d0 -> Node0x5dad77e9f2e0[style=solid];
	Node0x5dad77e9e2d0 -> Node0x5dad77ea01f0[style=solid];
	Node0x5dad77e9e430 [shape=record,color=green,label="{AddrVFGNode ID: 14 AddrPE: [69\<--70]  \n   %b = alloca i32, align 4 \{ ln: 25 fl: example.c \}}"];
	Node0x5dad77e9e430 -> Node0x5dad77e9f440[style=solid];
	Node0x5dad77e9e430 -> Node0x5dad77ea0320[style=solid];
	Node0x5dad77e9e680 [shape=record,color=black,label="{CopyVFGNode ID: 15 CopyPE: [2\<--3]  \n i8* null \{ constant data \}}"];
	Node0x5dad77e9e7e0 [shape=record,color=red,label="{LoadVFGNode ID: 16 LoadPE: [26\<--9]  \n   %0 = load i32, i32* %a.addr, align 4, !dbg !25 \{ ln: 12  cl: 9  fl: example.c \}}"];
	Node0x5dad77e9e7e0 -> Node0x5dad77ea2cc0[style=solid];
	Node0x5dad77e9e940 [shape=record,color=red,label="{LoadVFGNode ID: 17 LoadPE: [27\<--11]  \n   %1 = load i32, i32* %b.addr, align 4, !dbg !27 \{ ln: 12  cl: 13  fl: example.c \}}"];
	Node0x5dad77e9e940 -> Node0x5dad77ea2cc0[style=solid];
	Node0x5dad77e9eaa0 [shape=record,color=red,label="{LoadVFGNode ID: 18 LoadPE: [30\<--13]  \n   %2 = load i32, i32* %x, align 4, !dbg !30 \{ ln: 13  cl: 10  fl: example.c \}}"];
	Node0x5dad77e9eaa0 -> Node0x5dad77ea1c50[style=solid];
	Node0x5dad77e9ec00 [shape=record,color=red,label="{LoadVFGNode ID: 19 LoadPE: [36\<--13]  \n   %4 = load i32, i32* %x, align 4, !dbg !33 \{ ln: 15  cl: 21  fl: example.c \}}"];
	Node0x5dad77e9ec00 -> Node0x5dad77ea2a60[style=solid];
	Node0x5dad77e9ed60 [shape=record,color=red,label="{LoadVFGNode ID: 20 LoadPE: [44\<--13]  \n   %6 = load i32, i32* %x, align 4, !dbg !38 \{ ln: 17  cl: 10  fl: example.c \}}"];
	Node0x5dad77e9ed60 -> Node0x5dad77e7c7d0[style=solid];
	Node0x5dad77e9eec0 [shape=record,color=red,label="{LoadVFGNode ID: 21 LoadPE: [47\<--13]  \n   %7 = load i32, i32* %x, align 4, !dbg !40 \{ ln: 18  cl: 21  fl: example.c \}}"];
	Node0x5dad77e9eec0 -> Node0x5dad77ea2790[style=solid];
	Node0x5dad77e9f020 [shape=record,color=red,label="{LoadVFGNode ID: 22 LoadPE: [33\<--15]  \n   %3 = load i32, i32* %y, align 4, !dbg !32 \{ ln: 14  cl: 10  fl: example.c \}}"];
	Node0x5dad77e9f020 -> Node0x5dad77ea19f0[style=solid];
	Node0x5dad77e9f180 [shape=record,color=red,label="{LoadVFGNode ID: 23 LoadPE: [37\<--15]  \n   %5 = load i32, i32* %y, align 4, !dbg !34 \{ ln: 15  cl: 26  fl: example.c \}}"];
	Node0x5dad77e9f180 -> Node0x5dad77ea2a60[style=solid];
	Node0x5dad77e9f2e0 [shape=record,color=red,label="{LoadVFGNode ID: 24 LoadPE: [76\<--67]  \n   %0 = load i32, i32* %a, align 4, !dbg !19 \{ ln: 26  cl: 10  fl: example.c \}}"];
	Node0x5dad77e9f2e0 -> Node0x5dad77ea0450[style=solid];
	Node0x5dad77e9f440 [shape=record,color=red,label="{LoadVFGNode ID: 25 LoadPE: [77\<--69]  \n   %1 = load i32, i32* %b, align 4, !dbg !20 \{ ln: 26  cl: 12  fl: example.c \}}"];
	Node0x5dad77e9f440 -> Node0x5dad77ea0580[style=solid];
	Node0x5dad77e9f5a0 [shape=record,color=blue,label="{StoreVFGNode ID: 26 StorePE: [9\<--7]  \n   store i32 %a, i32* %a.addr, align 4 \{  \}}"];
	Node0x5dad77e9f6d0 [shape=record,color=blue,label="{StoreVFGNode ID: 27 StorePE: [11\<--8]  \n   store i32 %b, i32* %b.addr, align 4 \{  \}}"];
	Node0x5dad77e9f8f0 [shape=record,color=blue,label="{StoreVFGNode ID: 28 StorePE: [13\<--24]  \n   store i32 1, i32* %x, align 4, !dbg !23 \{ ln: 10  cl: 6  fl: example.c \}}"];
}
