--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/var/autofs/misc/cad/xilinx/14.6/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25
system.ncd system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2013-06-08, STEPPING level 0)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   7.142ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.858ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: clkgen1/xc5l.v/dll0/CLKFX
  Logical resource: clkgen1/xc5l.v/dll0/CLKFX
  Location pin: DCM_ADV_X0Y1.CLKFX
  Clock network: clkgen1/xc5l.v/clk0B
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: clkgen1/xc5l.v/dll0/CLK0
  Logical resource: clkgen1/xc5l.v/dll0/CLK0
  Location pin: DCM_ADV_X0Y1.CLK0
  Clock network: clkgen1/xc5l.v/clk_j
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll2/CLK0
  Logical resource: dvi.dvictrl0/dll2/CLK0
  Location pin: DCM_ADV_X0Y10.CLK0
  Clock network: dvi.dvictrl0/clk_n
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: clkgen0/xc5l.v/dll0/CLKIN
  Logical resource: clkgen0/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/dll0/CLK0
  Logical resource: clkgen0/xc5l.v/dll0/CLK0
  Location pin: DCM_ADV_X0Y11.CLK0
  Clock network: clkgen0/xc5l.v/clk_j
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen0/xc5l.v/dll0/CLKIN
  Logical resource: clkgen0/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen0/xc5l.v/dll0/CLKIN
  Logical resource: clkgen0/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 6.251ns (max period limit - period)
  Period: 25.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpfx)
  Physical resource: dvi.dvictrl0/dll1/CLKFX
  Logical resource: dvi.dvictrl0/dll1/CLKFX
  Location pin: DCM_ADV_X0Y2.CLKFX
  Clock network: clk40
--------------------------------------------------------------------------------
Slack: 8.243ns (period - min period limit)
  Period: 15.385ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll2/CLKFX
  Logical resource: dvi.dvictrl0/dll2/CLKFX
  Location pin: DCM_ADV_X0Y10.CLKFX
  Clock network: clk65
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: clk_pad/xcv2.u0/g2.ttl0.bf/I0
  Logical resource: clk_pad/xcv2.u0/g2.ttl0.bf/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: clk_pad/xcv2.u0/ol
--------------------------------------------------------------------------------
Slack: 15.866ns (max period limit - period)
  Period: 15.385ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpfx)
  Physical resource: dvi.dvictrl0/dll2/CLKFX
  Logical resource: dvi.dvictrl0/dll2/CLKFX
  Location pin: DCM_ADV_X0Y10.CLKFX
  Clock network: clk65
--------------------------------------------------------------------------------
Slack: 17.858ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll1/CLKFX
  Logical resource: dvi.dvictrl0/dll1/CLKFX
  Location pin: DCM_ADV_X0Y2.CLKFX
  Clock network: clk40
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: clkgen1/xc5l.v/dll0/CLK0
  Logical resource: clkgen1/xc5l.v/dll0/CLK0
  Location pin: DCM_ADV_X0Y1.CLK0
  Clock network: clkgen1/xc5l.v/clk_j
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clkgen0/xc5l.v/clk0B" derived from  
NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;  multiplied by 2.00 to 20 nS 
and duty cycle corrected to HIGH 10 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 14664220 paths analyzed, 17017 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.852ns.
--------------------------------------------------------------------------------
Slack:                  1.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_15 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.429ns (Levels of Logic = 4)
  Clock Path Skew:      0.045ns (1.518 - 1.473)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_15 to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X73Y22.AQ        Tcko                  0.450   cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_18
                                                         cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_15
    SLICE_X51Y29.B6        net (fanout=20)       1.895   cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_15
    SLICE_X51Y29.B         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000244
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000244
    SLICE_X51Y29.A1        net (fanout=1)        1.004   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000244
    SLICE_X51Y29.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000244
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X44Y39.A1        net (fanout=1)        2.185   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X44Y39.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_30
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X44Y42.D1        net (fanout=63)       1.154   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X44Y42.D         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    RAMB36_X1Y8.ADDRAL11   net (fanout=15)       1.018   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    RAMB36_X1Y8.CLKARDCLKL Trcck_ADDR            0.347   cpus[0].u0/cpu_0/cache/Mram_inst_cache
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        8.429ns (1.173ns logic, 7.256ns route)
                                                         (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack:                  1.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_22 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.429ns (Levels of Logic = 4)
  Clock Path Skew:      0.123ns (1.518 - 1.395)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_22 to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X63Y27.DQ        Tcko                  0.450   cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_22
                                                         cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_22
    SLICE_X49Y29.B1        net (fanout=20)       2.398   cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_22
    SLICE_X49Y29.B         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000164
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000164
    SLICE_X51Y29.A4        net (fanout=1)        0.501   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000164
    SLICE_X51Y29.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000244
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X44Y39.A1        net (fanout=1)        2.185   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X44Y39.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_30
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X44Y42.D1        net (fanout=63)       1.154   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X44Y42.D         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    RAMB36_X1Y8.ADDRAL11   net (fanout=15)       1.018   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    RAMB36_X1Y8.CLKARDCLKL Trcck_ADDR            0.347   cpus[0].u0/cpu_0/cache/Mram_inst_cache
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        8.429ns (1.173ns logic, 7.256ns route)
                                                         (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack:                  1.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_15 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.267ns (Levels of Logic = 4)
  Clock Path Skew:      0.045ns (1.518 - 1.473)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_15 to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X73Y22.AQ        Tcko                  0.450   cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_18
                                                         cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_15
    SLICE_X51Y29.B6        net (fanout=20)       1.895   cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_15
    SLICE_X51Y29.B         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000244
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000244
    SLICE_X51Y29.A1        net (fanout=1)        1.004   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000244
    SLICE_X51Y29.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000244
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X44Y39.A1        net (fanout=1)        2.185   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X44Y39.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_30
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X44Y42.C1        net (fanout=63)       1.142   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X44Y42.C         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(6)1
    RAMB36_X1Y8.ADDRAL10   net (fanout=15)       0.868   cpus[0].u0/cpu_0/IF_to_cache_adr(6)
    RAMB36_X1Y8.CLKARDCLKL Trcck_ADDR            0.347   cpus[0].u0/cpu_0/cache/Mram_inst_cache
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        8.267ns (1.173ns logic, 7.094ns route)
                                                         (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack:                  1.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_15 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.237ns (Levels of Logic = 4)
  Clock Path Skew:      0.045ns (1.518 - 1.473)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_15 to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X73Y22.AQ        Tcko                  0.450   cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_18
                                                         cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_15
    SLICE_X51Y29.B6        net (fanout=20)       1.895   cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_15
    SLICE_X51Y29.B         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000244
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000244
    SLICE_X51Y29.A1        net (fanout=1)        1.004   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000244
    SLICE_X51Y29.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000244
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X44Y39.A1        net (fanout=1)        2.185   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X44Y39.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_30
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X42Y38.A2        net (fanout=63)       0.835   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X42Y38.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_1
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(2)1
    RAMB36_X1Y8.ADDRAL6    net (fanout=1)        1.145   cpus[0].u0/cpu_0/IF_to_cache_adr(2)
    RAMB36_X1Y8.CLKARDCLKL Trcck_ADDR            0.347   cpus[0].u0/cpu_0/cache/Mram_inst_cache
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        8.237ns (1.173ns logic, 7.064ns route)
                                                         (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack:                  1.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_15 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.206ns (Levels of Logic = 4)
  Clock Path Skew:      0.045ns (1.518 - 1.473)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_15 to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X73Y22.AQ        Tcko                  0.450   cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_18
                                                         cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_15
    SLICE_X51Y29.B6        net (fanout=20)       1.895   cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_15
    SLICE_X51Y29.B         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000244
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000244
    SLICE_X51Y29.A1        net (fanout=1)        1.004   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000244
    SLICE_X51Y29.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000244
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X44Y39.A1        net (fanout=1)        2.185   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X44Y39.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_30
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X42Y38.B2        net (fanout=63)       0.826   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X42Y38.B         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_1
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(3)1
    RAMB36_X1Y8.ADDRAL7    net (fanout=1)        1.123   cpus[0].u0/cpu_0/IF_to_cache_adr(3)
    RAMB36_X1Y8.CLKARDCLKL Trcck_ADDR            0.347   cpus[0].u0/cpu_0/cache/Mram_inst_cache
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        8.206ns (1.173ns logic, 7.033ns route)
                                                         (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack:                  1.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_22 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.267ns (Levels of Logic = 4)
  Clock Path Skew:      0.123ns (1.518 - 1.395)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_22 to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X63Y27.DQ        Tcko                  0.450   cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_22
                                                         cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_22
    SLICE_X49Y29.B1        net (fanout=20)       2.398   cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_22
    SLICE_X49Y29.B         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000164
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000164
    SLICE_X51Y29.A4        net (fanout=1)        0.501   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000164
    SLICE_X51Y29.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000244
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X44Y39.A1        net (fanout=1)        2.185   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X44Y39.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_30
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X44Y42.C1        net (fanout=63)       1.142   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X44Y42.C         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(6)1
    RAMB36_X1Y8.ADDRAL10   net (fanout=15)       0.868   cpus[0].u0/cpu_0/IF_to_cache_adr(6)
    RAMB36_X1Y8.CLKARDCLKL Trcck_ADDR            0.347   cpus[0].u0/cpu_0/cache/Mram_inst_cache
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        8.267ns (1.173ns logic, 7.094ns route)
                                                         (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack:                  1.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_5 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.187ns (Levels of Logic = 4)
  Clock Path Skew:      0.052ns (1.518 - 1.466)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_5 to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X45Y21.BQ        Tcko                  0.450   cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_7
                                                         cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_5
    SLICE_X49Y26.C3        net (fanout=19)       1.922   cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_5
    SLICE_X49Y26.C         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X51Y29.A3        net (fanout=1)        0.735   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X51Y29.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000244
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X44Y39.A1        net (fanout=1)        2.185   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X44Y39.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_30
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X44Y42.D1        net (fanout=63)       1.154   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X44Y42.D         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    RAMB36_X1Y8.ADDRAL11   net (fanout=15)       1.018   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    RAMB36_X1Y8.CLKARDCLKL Trcck_ADDR            0.347   cpus[0].u0/cpu_0/cache/Mram_inst_cache
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        8.187ns (1.173ns logic, 7.014ns route)
                                                         (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack:                  1.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_22 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.237ns (Levels of Logic = 4)
  Clock Path Skew:      0.123ns (1.518 - 1.395)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_22 to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X63Y27.DQ        Tcko                  0.450   cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_22
                                                         cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_22
    SLICE_X49Y29.B1        net (fanout=20)       2.398   cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_22
    SLICE_X49Y29.B         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000164
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000164
    SLICE_X51Y29.A4        net (fanout=1)        0.501   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000164
    SLICE_X51Y29.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000244
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X44Y39.A1        net (fanout=1)        2.185   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X44Y39.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_30
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X42Y38.A2        net (fanout=63)       0.835   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X42Y38.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_1
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(2)1
    RAMB36_X1Y8.ADDRAL6    net (fanout=1)        1.145   cpus[0].u0/cpu_0/IF_to_cache_adr(2)
    RAMB36_X1Y8.CLKARDCLKL Trcck_ADDR            0.347   cpus[0].u0/cpu_0/cache/Mram_inst_cache
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        8.237ns (1.173ns logic, 7.064ns route)
                                                         (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack:                  1.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_22 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.206ns (Levels of Logic = 4)
  Clock Path Skew:      0.123ns (1.518 - 1.395)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_22 to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X63Y27.DQ        Tcko                  0.450   cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_22
                                                         cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_22
    SLICE_X49Y29.B1        net (fanout=20)       2.398   cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_22
    SLICE_X49Y29.B         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000164
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000164
    SLICE_X51Y29.A4        net (fanout=1)        0.501   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000164
    SLICE_X51Y29.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000244
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X44Y39.A1        net (fanout=1)        2.185   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X44Y39.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_30
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X42Y38.B2        net (fanout=63)       0.826   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X42Y38.B         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_1
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(3)1
    RAMB36_X1Y8.ADDRAL7    net (fanout=1)        1.123   cpus[0].u0/cpu_0/IF_to_cache_adr(3)
    RAMB36_X1Y8.CLKARDCLKL Trcck_ADDR            0.347   cpus[0].u0/cpu_0/cache/Mram_inst_cache
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        8.206ns (1.173ns logic, 7.033ns route)
                                                         (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack:                  1.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_15 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.026ns (Levels of Logic = 4)
  Clock Path Skew:      0.045ns (1.518 - 1.473)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_15 to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X73Y22.AQ        Tcko                  0.450   cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_18
                                                         cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_15
    SLICE_X51Y29.B6        net (fanout=20)       1.895   cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_15
    SLICE_X51Y29.B         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000244
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000244
    SLICE_X51Y29.A1        net (fanout=1)        1.004   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000244
    SLICE_X51Y29.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000244
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X44Y39.A1        net (fanout=1)        2.185   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X44Y39.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_30
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X47Y43.B6        net (fanout=63)       0.725   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X47Y43.B         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_11
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(9)1
    RAMB36_X1Y8.ADDRAL13   net (fanout=15)       1.044   cpus[0].u0/cpu_0/IF_to_cache_adr(9)
    RAMB36_X1Y8.CLKARDCLKL Trcck_ADDR            0.347   cpus[0].u0/cpu_0/cache/Mram_inst_cache
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        8.026ns (1.173ns logic, 6.853ns route)
                                                         (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack:                  1.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_5 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.025ns (Levels of Logic = 4)
  Clock Path Skew:      0.052ns (1.518 - 1.466)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_5 to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X45Y21.BQ        Tcko                  0.450   cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_7
                                                         cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_5
    SLICE_X49Y26.C3        net (fanout=19)       1.922   cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_5
    SLICE_X49Y26.C         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X51Y29.A3        net (fanout=1)        0.735   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X51Y29.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000244
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X44Y39.A1        net (fanout=1)        2.185   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X44Y39.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_30
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X44Y42.C1        net (fanout=63)       1.142   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X44Y42.C         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(6)1
    RAMB36_X1Y8.ADDRAL10   net (fanout=15)       0.868   cpus[0].u0/cpu_0/IF_to_cache_adr(6)
    RAMB36_X1Y8.CLKARDCLKL Trcck_ADDR            0.347   cpus[0].u0/cpu_0/cache/Mram_inst_cache
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        8.025ns (1.173ns logic, 6.852ns route)
                                                         (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack:                  1.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_1 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.974ns (Levels of Logic = 4)
  Clock Path Skew:      0.006ns (1.518 - 1.512)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_1 to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X45Y17.BQ        Tcko                  0.450   cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_3
                                                         cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_1
    SLICE_X49Y26.C1        net (fanout=15)       1.709   cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_1
    SLICE_X49Y26.C         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X51Y29.A3        net (fanout=1)        0.735   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X51Y29.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000244
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X44Y39.A1        net (fanout=1)        2.185   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X44Y39.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_30
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X44Y42.D1        net (fanout=63)       1.154   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X44Y42.D         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    RAMB36_X1Y8.ADDRAL11   net (fanout=15)       1.018   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    RAMB36_X1Y8.CLKARDCLKL Trcck_ADDR            0.347   cpus[0].u0/cpu_0/cache/Mram_inst_cache
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        7.974ns (1.173ns logic, 6.801ns route)
                                                         (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack:                  1.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_3 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.971ns (Levels of Logic = 4)
  Clock Path Skew:      0.006ns (1.518 - 1.512)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_3 to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X45Y17.DQ        Tcko                  0.450   cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_3
                                                         cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_3
    SLICE_X49Y29.B3        net (fanout=17)       1.940   cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_3
    SLICE_X49Y29.B         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000164
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000164
    SLICE_X51Y29.A4        net (fanout=1)        0.501   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000164
    SLICE_X51Y29.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000244
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X44Y39.A1        net (fanout=1)        2.185   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X44Y39.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_30
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X44Y42.D1        net (fanout=63)       1.154   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X44Y42.D         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    RAMB36_X1Y8.ADDRAL11   net (fanout=15)       1.018   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    RAMB36_X1Y8.CLKARDCLKL Trcck_ADDR            0.347   cpus[0].u0/cpu_0/cache/Mram_inst_cache
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        7.971ns (1.173ns logic, 6.798ns route)
                                                         (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack:                  1.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_5 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.995ns (Levels of Logic = 4)
  Clock Path Skew:      0.052ns (1.518 - 1.466)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_5 to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X45Y21.BQ        Tcko                  0.450   cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_7
                                                         cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_5
    SLICE_X49Y26.C3        net (fanout=19)       1.922   cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_5
    SLICE_X49Y26.C         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X51Y29.A3        net (fanout=1)        0.735   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X51Y29.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000244
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X44Y39.A1        net (fanout=1)        2.185   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X44Y39.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_30
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X42Y38.A2        net (fanout=63)       0.835   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X42Y38.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_1
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(2)1
    RAMB36_X1Y8.ADDRAL6    net (fanout=1)        1.145   cpus[0].u0/cpu_0/IF_to_cache_adr(2)
    RAMB36_X1Y8.CLKARDCLKL Trcck_ADDR            0.347   cpus[0].u0/cpu_0/cache/Mram_inst_cache
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        7.995ns (1.173ns logic, 6.822ns route)
                                                         (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack:                  1.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_15 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.985ns (Levels of Logic = 4)
  Clock Path Skew:      0.045ns (1.518 - 1.473)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_15 to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X73Y22.AQ        Tcko                  0.450   cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_18
                                                         cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_15
    SLICE_X51Y29.B6        net (fanout=20)       1.895   cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_15
    SLICE_X51Y29.B         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000244
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000244
    SLICE_X51Y29.A1        net (fanout=1)        1.004   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000244
    SLICE_X51Y29.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000244
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X44Y39.A1        net (fanout=1)        2.185   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X44Y39.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_30
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X47Y43.A6        net (fanout=63)       0.722   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X47Y43.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_11
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(8)1
    RAMB36_X1Y8.ADDRAL12   net (fanout=15)       1.006   cpus[0].u0/cpu_0/IF_to_cache_adr(8)
    RAMB36_X1Y8.CLKARDCLKL Trcck_ADDR            0.347   cpus[0].u0/cpu_0/cache/Mram_inst_cache
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        7.985ns (1.173ns logic, 6.812ns route)
                                                         (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack:                  1.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_18 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.969ns (Levels of Logic = 4)
  Clock Path Skew:      0.045ns (1.518 - 1.473)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_18 to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X73Y22.DQ        Tcko                  0.450   cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_18
                                                         cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_18
    SLICE_X52Y29.C6        net (fanout=21)       2.065   cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_18
    SLICE_X52Y29.C         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(28)_bdd5
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000240
    SLICE_X51Y29.A5        net (fanout=1)        0.374   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000240
    SLICE_X51Y29.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000244
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X44Y39.A1        net (fanout=1)        2.185   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X44Y39.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_30
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X44Y42.D1        net (fanout=63)       1.154   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X44Y42.D         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    RAMB36_X1Y8.ADDRAL11   net (fanout=15)       1.018   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    RAMB36_X1Y8.CLKARDCLKL Trcck_ADDR            0.347   cpus[0].u0/cpu_0/cache/Mram_inst_cache
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        7.969ns (1.173ns logic, 6.796ns route)
                                                         (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack:                  1.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_5 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.964ns (Levels of Logic = 4)
  Clock Path Skew:      0.052ns (1.518 - 1.466)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_5 to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X45Y21.BQ        Tcko                  0.450   cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_7
                                                         cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_5
    SLICE_X49Y26.C3        net (fanout=19)       1.922   cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_5
    SLICE_X49Y26.C         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X51Y29.A3        net (fanout=1)        0.735   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X51Y29.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000244
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X44Y39.A1        net (fanout=1)        2.185   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X44Y39.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_30
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X42Y38.B2        net (fanout=63)       0.826   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X42Y38.B         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_1
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(3)1
    RAMB36_X1Y8.ADDRAL7    net (fanout=1)        1.123   cpus[0].u0/cpu_0/IF_to_cache_adr(3)
    RAMB36_X1Y8.CLKARDCLKL Trcck_ADDR            0.347   cpus[0].u0/cpu_0/cache/Mram_inst_cache
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        7.964ns (1.173ns logic, 6.791ns route)
                                                         (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack:                  1.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_22 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.026ns (Levels of Logic = 4)
  Clock Path Skew:      0.123ns (1.518 - 1.395)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_22 to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X63Y27.DQ        Tcko                  0.450   cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_22
                                                         cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_22
    SLICE_X49Y29.B1        net (fanout=20)       2.398   cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_22
    SLICE_X49Y29.B         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000164
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000164
    SLICE_X51Y29.A4        net (fanout=1)        0.501   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000164
    SLICE_X51Y29.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000244
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X44Y39.A1        net (fanout=1)        2.185   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X44Y39.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_30
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X47Y43.B6        net (fanout=63)       0.725   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X47Y43.B         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_11
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(9)1
    RAMB36_X1Y8.ADDRAL13   net (fanout=15)       1.044   cpus[0].u0/cpu_0/IF_to_cache_adr(9)
    RAMB36_X1Y8.CLKARDCLKL Trcck_ADDR            0.347   cpus[0].u0/cpu_0/cache/Mram_inst_cache
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        8.026ns (1.173ns logic, 6.853ns route)
                                                         (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack:                  1.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_2 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.886ns (Levels of Logic = 4)
  Clock Path Skew:      0.006ns (1.518 - 1.512)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_2 to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X45Y17.CQ        Tcko                  0.450   cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_3
                                                         cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_2
    SLICE_X49Y29.B4        net (fanout=16)       1.855   cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_2
    SLICE_X49Y29.B         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000164
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000164
    SLICE_X51Y29.A4        net (fanout=1)        0.501   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000164
    SLICE_X51Y29.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000244
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X44Y39.A1        net (fanout=1)        2.185   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X44Y39.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_30
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X44Y42.D1        net (fanout=63)       1.154   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X44Y42.D         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    RAMB36_X1Y8.ADDRAL11   net (fanout=15)       1.018   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    RAMB36_X1Y8.CLKARDCLKL Trcck_ADDR            0.347   cpus[0].u0/cpu_0/cache/Mram_inst_cache
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        7.886ns (1.173ns logic, 6.713ns route)
                                                         (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack:                  1.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_22 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.985ns (Levels of Logic = 4)
  Clock Path Skew:      0.123ns (1.518 - 1.395)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_22 to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X63Y27.DQ        Tcko                  0.450   cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_22
                                                         cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_22
    SLICE_X49Y29.B1        net (fanout=20)       2.398   cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_22
    SLICE_X49Y29.B         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000164
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000164
    SLICE_X51Y29.A4        net (fanout=1)        0.501   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000164
    SLICE_X51Y29.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000244
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X44Y39.A1        net (fanout=1)        2.185   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X44Y39.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_30
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X47Y43.A6        net (fanout=63)       0.722   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X47Y43.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_11
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(8)1
    RAMB36_X1Y8.ADDRAL12   net (fanout=15)       1.006   cpus[0].u0/cpu_0/IF_to_cache_adr(8)
    RAMB36_X1Y8.CLKARDCLKL Trcck_ADDR            0.347   cpus[0].u0/cpu_0/cache/Mram_inst_cache
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        7.985ns (1.173ns logic, 6.812ns route)
                                                         (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack:                  1.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_1 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.812ns (Levels of Logic = 4)
  Clock Path Skew:      0.006ns (1.518 - 1.512)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_1 to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X45Y17.BQ        Tcko                  0.450   cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_3
                                                         cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_1
    SLICE_X49Y26.C1        net (fanout=15)       1.709   cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_1
    SLICE_X49Y26.C         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X51Y29.A3        net (fanout=1)        0.735   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X51Y29.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000244
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X44Y39.A1        net (fanout=1)        2.185   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X44Y39.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_30
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X44Y42.C1        net (fanout=63)       1.142   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X44Y42.C         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(6)1
    RAMB36_X1Y8.ADDRAL10   net (fanout=15)       0.868   cpus[0].u0/cpu_0/IF_to_cache_adr(6)
    RAMB36_X1Y8.CLKARDCLKL Trcck_ADDR            0.347   cpus[0].u0/cpu_0/cache/Mram_inst_cache
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        7.812ns (1.173ns logic, 6.639ns route)
                                                         (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack:                  1.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_3 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.809ns (Levels of Logic = 4)
  Clock Path Skew:      0.006ns (1.518 - 1.512)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_3 to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X45Y17.DQ        Tcko                  0.450   cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_3
                                                         cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_3
    SLICE_X49Y29.B3        net (fanout=17)       1.940   cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_3
    SLICE_X49Y29.B         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000164
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000164
    SLICE_X51Y29.A4        net (fanout=1)        0.501   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000164
    SLICE_X51Y29.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000244
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X44Y39.A1        net (fanout=1)        2.185   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X44Y39.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_30
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X44Y42.C1        net (fanout=63)       1.142   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X44Y42.C         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(6)1
    RAMB36_X1Y8.ADDRAL10   net (fanout=15)       0.868   cpus[0].u0/cpu_0/IF_to_cache_adr(6)
    RAMB36_X1Y8.CLKARDCLKL Trcck_ADDR            0.347   cpus[0].u0/cpu_0/cache/Mram_inst_cache
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        7.809ns (1.173ns logic, 6.636ns route)
                                                         (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack:                  1.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_15 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.846ns (Levels of Logic = 4)
  Clock Path Skew:      0.045ns (1.518 - 1.473)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_15 to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X73Y22.AQ        Tcko                  0.450   cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_18
                                                         cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_15
    SLICE_X51Y29.B6        net (fanout=20)       1.895   cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_15
    SLICE_X51Y29.B         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000244
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000244
    SLICE_X51Y29.A1        net (fanout=1)        1.004   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000244
    SLICE_X51Y29.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000244
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X44Y39.A1        net (fanout=1)        2.185   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X44Y39.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_30
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X44Y42.B6        net (fanout=63)       0.567   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X44Y42.B         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(5)1
    RAMB36_X1Y8.ADDRAL9    net (fanout=1)        1.022   cpus[0].u0/cpu_0/IF_to_cache_adr(5)
    RAMB36_X1Y8.CLKARDCLKL Trcck_ADDR            0.347   cpus[0].u0/cpu_0/cache/Mram_inst_cache
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        7.846ns (1.173ns logic, 6.673ns route)
                                                         (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack:                  1.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_15 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.840ns (Levels of Logic = 4)
  Clock Path Skew:      0.045ns (1.518 - 1.473)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_15 to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X73Y22.AQ        Tcko                  0.450   cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_18
                                                         cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_15
    SLICE_X51Y29.B6        net (fanout=20)       1.895   cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_15
    SLICE_X51Y29.B         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000244
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000244
    SLICE_X51Y29.A1        net (fanout=1)        1.004   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000244
    SLICE_X51Y29.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000244
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X44Y39.A1        net (fanout=1)        2.185   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X44Y39.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_30
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X44Y42.A6        net (fanout=63)       0.560   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X44Y42.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(4)1
    RAMB36_X1Y8.ADDRAL8    net (fanout=1)        1.023   cpus[0].u0/cpu_0/IF_to_cache_adr(4)
    RAMB36_X1Y8.CLKARDCLKL Trcck_ADDR            0.347   cpus[0].u0/cpu_0/cache/Mram_inst_cache
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        7.840ns (1.173ns logic, 6.667ns route)
                                                         (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack:                  1.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_16 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.829ns (Levels of Logic = 4)
  Clock Path Skew:      0.045ns (1.518 - 1.473)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_16 to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X73Y22.BQ        Tcko                  0.450   cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_18
                                                         cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_16
    SLICE_X52Y29.C3        net (fanout=21)       1.925   cpus[0].u0/cpu_0/idunit/operands_to_EXE.a_16
    SLICE_X52Y29.C         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(28)_bdd5
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000240
    SLICE_X51Y29.A5        net (fanout=1)        0.374   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000240
    SLICE_X51Y29.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000244
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X44Y39.A1        net (fanout=1)        2.185   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X44Y39.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_30
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X44Y42.D1        net (fanout=63)       1.154   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X44Y42.D         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    RAMB36_X1Y8.ADDRAL11   net (fanout=15)       1.018   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    RAMB36_X1Y8.CLKARDCLKL Trcck_ADDR            0.347   cpus[0].u0/cpu_0/cache/Mram_inst_cache
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        7.829ns (1.173ns logic, 6.656ns route)
                                                         (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clkgen0/xc5l.v/clk0B" derived from
 NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
 multiplied by 2.00 to 20 nS and duty cycle corrected to HIGH 10 nS 

--------------------------------------------------------------------------------
Slack: 11.251ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpfx)
  Physical resource: clkgen0/xc5l.v/dll0/CLKFX
  Logical resource: clkgen0/xc5l.v/dll0/CLKFX
  Location pin: DCM_ADV_X0Y11.CLKFX
  Clock network: clkgen0/xc5l.v/clk0B
--------------------------------------------------------------------------------
Slack: 11.251ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 11.251ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Location pin: DCM_ADV_X0Y0.CLK0
  Clock network: clkgen0/xc5l.v/lsdclk
--------------------------------------------------------------------------------
Slack: 11.668ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 11.668ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Location pin: DCM_ADV_X0Y0.CLK0
  Clock network: clkgen0/xc5l.v/lsdclk
--------------------------------------------------------------------------------
Slack: 12.858ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/dll0/CLKFX
  Logical resource: clkgen0/xc5l.v/dll0/CLKFX
  Location pin: DCM_ADV_X0Y11.CLKFX
  Clock network: clkgen0/xc5l.v/clk0B
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[0].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[0].r/CLKAL
  Location pin: RAMB36_X0Y11.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[0].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[0].r/REGCLKAL
  Location pin: RAMB36_X0Y11.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[2].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[2].r/CLKAL
  Location pin: RAMB36_X2Y11.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[2].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[2].r/REGCLKAL
  Location pin: RAMB36_X2Y11.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[3].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[3].r/CLKAL
  Location pin: RAMB36_X1Y14.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[3].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[3].r/REGCLKAL
  Location pin: RAMB36_X1Y14.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[4].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[4].r/CLKAL
  Location pin: RAMB36_X1Y12.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[4].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[4].r/REGCLKAL
  Location pin: RAMB36_X1Y12.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[5].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[5].r/CLKAL
  Location pin: RAMB36_X1Y24.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[5].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[5].r/REGCLKAL
  Location pin: RAMB36_X1Y24.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[6].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[6].r/CLKAL
  Location pin: RAMB36_X0Y6.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[6].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[6].r/REGCLKAL
  Location pin: RAMB36_X0Y6.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[0].r/CLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[0].r/CLKAL
  Location pin: RAMB36_X1Y10.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[0].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[0].r/REGCLKAL
  Location pin: RAMB36_X1Y10.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[1].r/CLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[1].r/CLKAL
  Location pin: RAMB36_X0Y7.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[1].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[1].r/REGCLKAL
  Location pin: RAMB36_X0Y7.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[2].r/CLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[2].r/CLKAL
  Location pin: RAMB36_X1Y19.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "dvi.dvictrl0/clk_l" derived from  
NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;  duty cycle corrected to 10 
nS  HIGH 5 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.332ns.
--------------------------------------------------------------------------------
Slack:                  8.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi.dvictrl0/clkval_0 (FF)
  Destination:          dvi.dvictrl0/clkval_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.366ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.406 - 0.424)
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns
  Destination Clock:    dvi.dvictrl0/clk_m rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_0 to dvi.dvictrl0/clkval_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y70.DQ      Tcko                  0.471   dvi.dvictrl0/clkval(0)
                                                       dvi.dvictrl0/clkval_0
    SLICE_X53Y70.A1      net (fanout=2)        0.869   dvi.dvictrl0/clkval(0)
    SLICE_X53Y70.CLK     Tas                   0.026   clk25
                                                       dvi.dvictrl0/Mcount_clkval_xor(1)11
                                                       dvi.dvictrl0/clkval_1
    -------------------------------------------------  ---------------------------
    Total                                      1.366ns (0.497ns logic, 0.869ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  9.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi.dvictrl0/clkval_0 (FF)
  Destination:          dvi.dvictrl0/clkval_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.875ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns
  Destination Clock:    dvi.dvictrl0/clk_m rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_0 to dvi.dvictrl0/clkval_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y70.DQ      Tcko                  0.471   dvi.dvictrl0/clkval(0)
                                                       dvi.dvictrl0/clkval_0
    SLICE_X48Y70.D4      net (fanout=2)        0.394   dvi.dvictrl0/clkval(0)
    SLICE_X48Y70.CLK     Tas                   0.010   dvi.dvictrl0/clkval(0)
                                                       dvi.dvictrl0/Mcount_clkval_xor(0)11_INV_0
                                                       dvi.dvictrl0/clkval_0
    -------------------------------------------------  ---------------------------
    Total                                      0.875ns (0.481ns logic, 0.394ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack:                  9.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi.dvictrl0/clkval_1 (FF)
  Destination:          dvi.dvictrl0/clkval_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.835ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns
  Destination Clock:    dvi.dvictrl0/clk_m rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_1 to dvi.dvictrl0/clkval_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y70.AQ      Tcko                  0.450   clk25
                                                       dvi.dvictrl0/clkval_1
    SLICE_X53Y70.A4      net (fanout=2)        0.359   clk25
    SLICE_X53Y70.CLK     Tas                   0.026   clk25
                                                       dvi.dvictrl0/Mcount_clkval_xor(1)11
                                                       dvi.dvictrl0/clkval_1
    -------------------------------------------------  ---------------------------
    Total                                      0.835ns (0.476ns logic, 0.359ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "dvi.dvictrl0/clk_l" derived from
 NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
 duty cycle corrected to 10 nS  HIGH 5 nS 

--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll1/CLK0
  Logical resource: dvi.dvictrl0/dll1/CLK0
  Location pin: DCM_ADV_X0Y2.CLK0
  Clock network: dvi.dvictrl0/clk_l
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg03/I0
  Logical resource: dvi.dvictrl0/bufg03/I0
  Location pin: BUFGCTRL_X0Y5.I0
  Clock network: dvi.dvictrl0/clk_l
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: dvi.dvictrl0/clkval(0)/CLK
  Logical resource: dvi.dvictrl0/clkval_0/CK
  Location pin: SLICE_X48Y70.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.409ns (Tch)
  Physical resource: dvi.dvictrl0/clkval(0)/CLK
  Logical resource: dvi.dvictrl0/clkval_0/CK
  Location pin: SLICE_X48Y70.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: clk25/CLK
  Logical resource: dvi.dvictrl0/clkval_1/CK
  Location pin: SLICE_X53Y70.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.409ns (Tch)
  Physical resource: clk25/CLK
  Logical resource: dvi.dvictrl0/clkval_1/CK
  Location pin: SLICE_X53Y70.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll1/CLK0
  Logical resource: dvi.dvictrl0/dll1/CLK0
  Location pin: DCM_ADV_X0Y2.CLK0
  Clock network: dvi.dvictrl0/clk_l
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clkvga" PERIOD = 15.385 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.700ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clkvga" PERIOD = 15.385 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_c.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_c.s3_1/CLK
  Location pin: SLICE_X64Y71.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_c.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_c.s3_1/CLK
  Location pin: SLICE_X64Y71.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_w.s3_0/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_0/CLK
  Location pin: SLICE_X84Y73.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_w.s3_0/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_0/CLK
  Location pin: SLICE_X84Y73.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_w.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_1/CLK
  Location pin: SLICE_X88Y75.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_w.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_1/CLK
  Location pin: SLICE_X88Y75.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_w.s3_2/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_2/CLK
  Location pin: SLICE_X88Y76.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_w.s3_2/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_2/CLK
  Location pin: SLICE_X88Y76.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: clkvga_n/CLK
  Logical resource: dvi.dvictrl0/ddroreg_n/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y62.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: clkvga_n/CLK
  Logical resource: dvi.dvictrl0/ddroreg_n/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y62.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: clkvga_p/CLK
  Logical resource: dvi.dvictrl0/ddroreg_p/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y63.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: clkvga_p/CLK
  Logical resource: dvi.dvictrl0/ddroreg_p/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y63.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(0)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y68.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(0)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y68.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(1)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y69.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(1)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y69.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(2)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y70.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(2)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y70.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(3)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y71.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(3)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y71.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(4)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y72.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(4)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y72.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(5)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y73.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(5)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y73.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(6)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y74.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk65" PERIOD = 15.385 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk65" PERIOD = 15.385 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.719ns (period - min period limit)
  Period: 15.385ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg00/I0
  Logical resource: dvi.dvictrl0/bufg00/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: dvi.dvictrl0/lvgaclk
--------------------------------------------------------------------------------
Slack: 13.719ns (period - min period limit)
  Period: 15.385ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg02/I0
  Logical resource: dvi.dvictrl0/bufg02/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: clk65
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk40" PERIOD = 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk40" PERIOD = 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.334ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg00/I0
  Logical resource: dvi.dvictrl0/bufg00/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: dvi.dvictrl0/lvgaclk
--------------------------------------------------------------------------------
Slack: 23.334ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg01/I0
  Logical resource: dvi.dvictrl0/bufg01/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: clk40
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk25" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk25" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.334ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg00/I0
  Logical resource: dvi.dvictrl0/bufg00/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: dvi.dvictrl0/lvgaclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk_200" PERIOD = 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7355 paths analyzed, 1896 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.886ns.
--------------------------------------------------------------------------------
Slack:                  0.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.casn (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.358ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (1.495 - 1.489)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.casn to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y99.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.casn
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.casn
    OLOGIC_X0Y232.D1     net (fanout=4)        1.474   ddrsp0.ddrc0/ddr64.ddrc/r.casn
    OLOGIC_X0Y232.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_casnr
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen
    -------------------------------------------------  ---------------------------
    Total                                      2.358ns (0.884ns logic, 1.474ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  0.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.820ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.692 - 0.723)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y85.BQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_1
    SLICE_X6Y86.D5       net (fanout=11)       1.148   ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_1
    SLICE_X6Y86.D        Tilo                  0.094   mouse.ps2m/r.tshift_6
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_cmp_le00001
    SLICE_X7Y86.D4       net (fanout=1)        0.507   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_cmp_le00001
    SLICE_X7Y86.D        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
    SLICE_X7Y86.C6       net (fanout=6)        0.158   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
    SLICE_X7Y86.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062_SW0
    SLICE_X5Y84.A4       net (fanout=1)        0.782   N1098
    SLICE_X5Y84.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X5Y81.B6       net (fanout=4)        0.476   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X5Y81.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N90
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_10_mux00052
    SLICE_X5Y80.SR       net (fanout=2)        0.282   ddrsp0.ddrc0/ddr64.ddrc/N93
    SLICE_X5Y80.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_9
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_9
    -------------------------------------------------  ---------------------------
    Total                                      4.820ns (1.467ns logic, 3.353ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  0.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.820ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.692 - 0.723)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y85.BQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_1
    SLICE_X6Y86.D5       net (fanout=11)       1.148   ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_1
    SLICE_X6Y86.D        Tilo                  0.094   mouse.ps2m/r.tshift_6
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_cmp_le00001
    SLICE_X7Y86.D4       net (fanout=1)        0.507   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_cmp_le00001
    SLICE_X7Y86.D        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
    SLICE_X7Y86.C6       net (fanout=6)        0.158   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
    SLICE_X7Y86.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062_SW0
    SLICE_X5Y84.A4       net (fanout=1)        0.782   N1098
    SLICE_X5Y84.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X5Y81.B6       net (fanout=4)        0.476   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X5Y81.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N90
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_10_mux00052
    SLICE_X4Y80.SR       net (fanout=2)        0.282   ddrsp0.ddrc0/ddr64.ddrc/N93
    SLICE_X4Y80.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_11
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_11
    -------------------------------------------------  ---------------------------
    Total                                      4.820ns (1.467ns logic, 3.353ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  0.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.818ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.692 - 0.723)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y85.BQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_1
    SLICE_X6Y86.D5       net (fanout=11)       1.148   ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_1
    SLICE_X6Y86.D        Tilo                  0.094   mouse.ps2m/r.tshift_6
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_cmp_le00001
    SLICE_X7Y86.D4       net (fanout=1)        0.507   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_cmp_le00001
    SLICE_X7Y86.D        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
    SLICE_X7Y86.C6       net (fanout=6)        0.158   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
    SLICE_X7Y86.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062_SW0
    SLICE_X5Y84.A4       net (fanout=1)        0.782   N1098
    SLICE_X5Y84.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X5Y81.B6       net (fanout=4)        0.476   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X5Y81.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N90
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_10_mux00052
    SLICE_X5Y80.SR       net (fanout=2)        0.282   ddrsp0.ddrc0/ddr64.ddrc/N93
    SLICE_X5Y80.CLK      Tsrck                 0.545   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_9
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_8
    -------------------------------------------------  ---------------------------
    Total                                      4.818ns (1.465ns logic, 3.353ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  0.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.814ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.692 - 0.723)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y85.BQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_1
    SLICE_X6Y86.D5       net (fanout=11)       1.148   ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_1
    SLICE_X6Y86.D        Tilo                  0.094   mouse.ps2m/r.tshift_6
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_cmp_le00001
    SLICE_X7Y86.D4       net (fanout=1)        0.507   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_cmp_le00001
    SLICE_X7Y86.D        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
    SLICE_X7Y86.C6       net (fanout=6)        0.158   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
    SLICE_X7Y86.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062_SW0
    SLICE_X5Y84.A4       net (fanout=1)        0.782   N1098
    SLICE_X5Y84.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X5Y81.B6       net (fanout=4)        0.476   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X5Y81.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N90
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_10_mux00052
    SLICE_X4Y80.SR       net (fanout=2)        0.282   ddrsp0.ddrc0/ddr64.ddrc/N93
    SLICE_X4Y80.CLK      Tsrck                 0.541   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_11
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_10
    -------------------------------------------------  ---------------------------
    Total                                      4.814ns (1.461ns logic, 3.353ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  0.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].csn0gen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.326ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.718 - 0.725)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].csn0gen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y100.DQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
    OLOGIC_X0Y234.D2     net (fanout=10)       1.442   ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
    OLOGIC_X0Y234.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_csnr(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].csn0gen
    -------------------------------------------------  ---------------------------
    Total                                      2.326ns (0.884ns logic, 1.442ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  0.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.795ns (Levels of Logic = 5)
  Clock Path Skew:      -0.033ns (0.690 - 0.723)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y85.BQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_1
    SLICE_X6Y86.D5       net (fanout=11)       1.148   ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_1
    SLICE_X6Y86.D        Tilo                  0.094   mouse.ps2m/r.tshift_6
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_cmp_le00001
    SLICE_X7Y86.D4       net (fanout=1)        0.507   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_cmp_le00001
    SLICE_X7Y86.D        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
    SLICE_X7Y86.C6       net (fanout=6)        0.158   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
    SLICE_X7Y86.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062_SW0
    SLICE_X5Y84.A4       net (fanout=1)        0.782   N1098
    SLICE_X5Y84.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X5Y81.D6       net (fanout=4)        0.447   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X5Y81.D        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N90
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_0_mux00052110
    SLICE_X4Y81.SR       net (fanout=1)        0.286   ddrsp0.ddrc0/ddr64.ddrc/N90
    SLICE_X4Y81.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_2
    -------------------------------------------------  ---------------------------
    Total                                      4.795ns (1.467ns logic, 3.328ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  0.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.793ns (Levels of Logic = 5)
  Clock Path Skew:      -0.033ns (0.690 - 0.723)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y85.BQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_1
    SLICE_X6Y86.D5       net (fanout=11)       1.148   ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_1
    SLICE_X6Y86.D        Tilo                  0.094   mouse.ps2m/r.tshift_6
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_cmp_le00001
    SLICE_X7Y86.D4       net (fanout=1)        0.507   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_cmp_le00001
    SLICE_X7Y86.D        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
    SLICE_X7Y86.C6       net (fanout=6)        0.158   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
    SLICE_X7Y86.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062_SW0
    SLICE_X5Y84.A4       net (fanout=1)        0.782   N1098
    SLICE_X5Y84.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X5Y81.D6       net (fanout=4)        0.447   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X5Y81.D        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N90
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_0_mux00052110
    SLICE_X4Y81.SR       net (fanout=1)        0.286   ddrsp0.ddrc0/ddr64.ddrc/N90
    SLICE_X4Y81.CLK      Tsrck                 0.545   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
    -------------------------------------------------  ---------------------------
    Total                                      4.793ns (1.465ns logic, 3.328ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  0.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.792ns (Levels of Logic = 5)
  Clock Path Skew:      -0.033ns (0.690 - 0.723)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y85.BQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_1
    SLICE_X6Y86.D5       net (fanout=11)       1.148   ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_1
    SLICE_X6Y86.D        Tilo                  0.094   mouse.ps2m/r.tshift_6
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_cmp_le00001
    SLICE_X7Y86.D4       net (fanout=1)        0.507   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_cmp_le00001
    SLICE_X7Y86.D        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
    SLICE_X7Y86.C6       net (fanout=6)        0.158   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
    SLICE_X7Y86.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062_SW0
    SLICE_X5Y84.A4       net (fanout=1)        0.782   N1098
    SLICE_X5Y84.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X5Y81.D6       net (fanout=4)        0.447   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X5Y81.D        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N90
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_0_mux00052110
    SLICE_X4Y81.SR       net (fanout=1)        0.286   ddrsp0.ddrc0/ddr64.ddrc/N90
    SLICE_X4Y81.CLK      Tsrck                 0.544   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_1
    -------------------------------------------------  ---------------------------
    Total                                      4.792ns (1.464ns logic, 3.328ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  0.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[54].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[54].dinq1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.087ns (Levels of Logic = 0)
  Clock Path Skew:      -0.236ns (1.443 - 1.679)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[54].qi to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[54].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y266.Q1     Tickq                 0.517   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(54)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[54].qi
    SLICE_X0Y113.CX      net (fanout=1)        1.575   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(54)
    SLICE_X0Y113.CLK     Tdick                -0.005   ddrsp0.ddrc0/sdi_data(119)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[54].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      2.087ns (0.512ns logic, 1.575ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  0.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.789ns (Levels of Logic = 5)
  Clock Path Skew:      -0.033ns (0.690 - 0.723)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y85.BQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_1
    SLICE_X6Y86.D5       net (fanout=11)       1.148   ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_1
    SLICE_X6Y86.D        Tilo                  0.094   mouse.ps2m/r.tshift_6
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_cmp_le00001
    SLICE_X7Y86.D4       net (fanout=1)        0.507   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_cmp_le00001
    SLICE_X7Y86.D        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
    SLICE_X7Y86.C6       net (fanout=6)        0.158   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
    SLICE_X7Y86.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062_SW0
    SLICE_X5Y84.A4       net (fanout=1)        0.782   N1098
    SLICE_X5Y84.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X5Y81.D6       net (fanout=4)        0.447   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X5Y81.D        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N90
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_0_mux00052110
    SLICE_X4Y81.SR       net (fanout=1)        0.286   ddrsp0.ddrc0/ddr64.ddrc/N90
    SLICE_X4Y81.CLK      Tsrck                 0.541   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_0
    -------------------------------------------------  ---------------------------
    Total                                      4.789ns (1.461ns logic, 3.328ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  0.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].csn0gen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.311ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.718 - 0.725)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].csn0gen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y100.DQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
    OLOGIC_X0Y234.D1     net (fanout=10)       1.427   ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
    OLOGIC_X0Y234.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_csnr(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].csn0gen
    -------------------------------------------------  ---------------------------
    Total                                      2.311ns (0.884ns logic, 1.427ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  0.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.address_15 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen[13].da0 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.305ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.address_15 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen[13].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y105.CQ      Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.address_15
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.address_15
    OLOGIC_X0Y235.D1     net (fanout=4)        1.400   ddrsp0.ddrc0/ddr64.ddrc/r.address_15
    OLOGIC_X0Y235.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_adr(13)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen[13].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.305ns (0.905ns logic, 1.400ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  0.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.address_15 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen[13].da0 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.305ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.address_15 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen[13].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y105.CQ      Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.address_15
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.address_15
    OLOGIC_X0Y235.D2     net (fanout=4)        1.400   ddrsp0.ddrc0/ddr64.ddrc/r.address_15
    OLOGIC_X0Y235.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_adr(13)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen[13].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.305ns (0.905ns logic, 1.400ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  0.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].dinq1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.067ns (Levels of Logic = 0)
  Clock Path Skew:      -0.232ns (1.457 - 1.689)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].qi to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y278.Q1     Tickq                 0.517   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(63)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].qi
    SLICE_X0Y118.DX      net (fanout=1)        1.555   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(63)
    SLICE_X0Y118.CLK     Tdick                -0.005   ddrsp0.ddrc0/sdi_data(127)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      2.067ns (0.512ns logic, 1.555ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  0.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[46].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[46].dinq1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.049ns (Levels of Logic = 0)
  Clock Path Skew:      -0.239ns (1.446 - 1.685)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[46].qi to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[46].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y246.Q1     Tickq                 0.517   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(46)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[46].qi
    SLICE_X0Y105.CX      net (fanout=1)        1.537   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(46)
    SLICE_X0Y105.CLK     Tdick                -0.005   ddrsp0.ddrc0/sdi_data(111)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[46].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      2.049ns (0.512ns logic, 1.537ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  0.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.164ns (Levels of Logic = 1)
  Clock Path Skew:      -0.119ns (1.347 - 1.466)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y82.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X0Y81.D6       net (fanout=65)       0.318   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X0Y81.D        Tilo                  0.094   mouse.ps2m/r.txfifo_2_7
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe1_INV_0
    SLICE_X0Y67.CX       net (fanout=8)        1.304   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
    SLICE_X0Y67.CLK      Tdick                -0.002   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg
    -------------------------------------------------  ---------------------------
    Total                                      2.164ns (0.542ns logic, 1.622ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  0.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[3].dsqreg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.164ns (Levels of Logic = 1)
  Clock Path Skew:      -0.119ns (1.347 - 1.466)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[3].dsqreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y82.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X0Y81.D6       net (fanout=65)       0.318   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X0Y81.D        Tilo                  0.094   mouse.ps2m/r.txfifo_2_7
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe1_INV_0
    SLICE_X0Y67.DX       net (fanout=8)        1.304   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
    SLICE_X0Y67.CLK      Tdick                -0.002   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[3].dsqreg
    -------------------------------------------------  ---------------------------
    Total                                      2.164ns (0.542ns logic, 1.622ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  0.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.565ns (Levels of Logic = 1)
  Clock Path Skew:      -0.206ns (1.479 - 1.685)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].qi to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X0Y272.Q2        Tickq                 0.530   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(57)
                                                          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].qi
    SLICE_X5Y109.D5         net (fanout=1)        1.614   ddrsp0.ddrc0/sdi_data(57)
    SLICE_X5Y109.D          Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(57)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(57)1
    RAMB36_X0Y16.DIBDIL5    net (fanout=1)        1.985   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(57)
    RAMB36_X0Y16.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         4.565ns (0.966ns logic, 3.599ns route)
                                                          (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  0.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[47].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[47].dinq1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.029ns (Levels of Logic = 0)
  Clock Path Skew:      -0.237ns (1.446 - 1.683)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[47].qi to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[47].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y248.Q1     Tickq                 0.517   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(47)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[47].qi
    SLICE_X0Y105.DX      net (fanout=1)        1.517   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(47)
    SLICE_X0Y105.CLK     Tdick                -0.005   ddrsp0.ddrc0/sdi_data(111)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[47].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      2.029ns (0.512ns logic, 1.517ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  0.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].dinq1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.015ns (Levels of Logic = 0)
  Clock Path Skew:      -0.238ns (1.443 - 1.681)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].qi to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y268.Q1     Tickq                 0.517   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(55)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].qi
    SLICE_X0Y113.DX      net (fanout=1)        1.503   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(55)
    SLICE_X0Y113.CLK     Tdick                -0.005   ddrsp0.ddrc0/sdi_data(119)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      2.015ns (0.512ns logic, 1.503ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  0.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.785ns (Levels of Logic = 1)
  Clock Path Skew:      0.050ns (0.778 - 0.728)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X5Y85.CQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X7Y49.A5          net (fanout=131)      2.170   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X7Y49.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(12)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(12)1
    RAMB36_X0Y17.DIADIL12   net (fanout=1)        1.729   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(12)
    RAMB36_X0Y17.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         4.785ns (0.886ns logic, 3.899ns route)
                                                          (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  0.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.721ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (1.459 - 1.464)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X7Y85.BQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_3
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_1
    SLICE_X6Y86.D5          net (fanout=11)       1.148   ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_1
    SLICE_X6Y86.D           Tilo                  0.094   mouse.ps2m/r.tshift_6
                                                          ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_cmp_le00001
    SLICE_X7Y86.D4          net (fanout=1)        0.507   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_cmp_le00001
    SLICE_X7Y86.D           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
                                                          ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
    SLICE_X7Y80.A6          net (fanout=6)        0.802   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
    SLICE_X7Y80.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL3      net (fanout=32)       0.908   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         4.721ns (1.356ns logic, 3.365ns route)
                                                          (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  0.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.721ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (1.459 - 1.464)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X7Y85.BQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_3
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_1
    SLICE_X6Y86.D5          net (fanout=11)       1.148   ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_1
    SLICE_X6Y86.D           Tilo                  0.094   mouse.ps2m/r.tshift_6
                                                          ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_cmp_le00001
    SLICE_X7Y86.D4          net (fanout=1)        0.507   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_cmp_le00001
    SLICE_X7Y86.D           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
                                                          ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
    SLICE_X7Y80.A6          net (fanout=6)        0.802   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
    SLICE_X7Y80.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL2      net (fanout=32)       0.908   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         4.721ns (1.356ns logic, 3.365ns route)
                                                          (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  0.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.107ns (Levels of Logic = 1)
  Clock Path Skew:      -0.119ns (1.347 - 1.466)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y82.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X0Y81.D6       net (fanout=65)       0.318   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X0Y81.D        Tilo                  0.094   mouse.ps2m/r.txfifo_2_7
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe1_INV_0
    SLICE_X0Y67.AX       net (fanout=8)        1.254   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
    SLICE_X0Y67.CLK      Tdick                -0.009   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg
    -------------------------------------------------  ---------------------------
    Total                                      2.107ns (0.535ns logic, 1.572ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_200" PERIOD = 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[39].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[39].del_dq0/C
  Location pin: IODELAY_X0Y118.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[47].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[47].del_dq0/C
  Location pin: IODELAY_X0Y248.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].del_dq0/C
  Location pin: IODELAY_X0Y268.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].del_dq0/C
  Location pin: IODELAY_X0Y278.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[48].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[48].del_dq0/C
  Location pin: IODELAY_X0Y249.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[56].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[56].del_dq0/C
  Location pin: IODELAY_X0Y269.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[49].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[49].del_dq0/C
  Location pin: IODELAY_X0Y252.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].del_dq0/C
  Location pin: IODELAY_X0Y272.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[58].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[58].del_dq0/C
  Location pin: IODELAY_X0Y275.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[0].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[0].del_dq0/C
  Location pin: IODELAY_X0Y84.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[59].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[59].del_dq0/C
  Location pin: IODELAY_X0Y276.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[1].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[1].del_dq0/C
  Location pin: IODELAY_X0Y86.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[2].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[2].del_dq0/C
  Location pin: IODELAY_X0Y91.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[3].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[3].del_dq0/C
  Location pin: IODELAY_X0Y93.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[10].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[10].del_dq0/C
  Location pin: IODELAY_X0Y66.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[4].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[4].del_dq0/C
  Location pin: IODELAY_X0Y83.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[11].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[11].del_dq0/C
  Location pin: IODELAY_X0Y68.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[5].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[5].del_dq0/C
  Location pin: IODELAY_X0Y85.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[12].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[12].del_dq0/C
  Location pin: IODELAY_X0Y52.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[20].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[20].del_dq0/C
  Location pin: IODELAY_X0Y72.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[6].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[6].del_dq0/C
  Location pin: IODELAY_X0Y88.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[13].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[13].del_dq0/C
  Location pin: IODELAY_X0Y56.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[21].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[21].del_dq0/C
  Location pin: IODELAY_X0Y74.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[7].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[7].del_dq0/C
  Location pin: IODELAY_X0Y89.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[14].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[14].del_dq0/C
  Location pin: IODELAY_X0Y67.C
  Clock network: clkml
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro" derived from  NET 
"clk_200" PERIOD = 5 ns HIGH 50%;  duty cycle corrected to 5 nS  HIGH 2.500 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.350ns.
--------------------------------------------------------------------------------
Slack:                  0.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.190ns (Levels of Logic = 0)
  Clock Path Skew:      0.082ns (1.889 - 1.807)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg
    OLOGIC_X0Y257.D1     net (fanout=2)        2.289   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(5)
    OLOGIC_X0Y257.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(5)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0
    -------------------------------------------------  ---------------------------
    Total                                      3.190ns (0.901ns logic, 2.289ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  0.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.190ns (Levels of Logic = 0)
  Clock Path Skew:      0.082ns (1.889 - 1.807)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg
    OLOGIC_X0Y256.D1     net (fanout=2)        2.289   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(5)
    OLOGIC_X0Y256.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
    -------------------------------------------------  ---------------------------
    Total                                      3.190ns (0.901ns logic, 2.289ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  0.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.026ns (Levels of Logic = 0)
  Clock Path Skew:      0.082ns (1.889 - 1.807)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.DQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg
    OLOGIC_X0Y263.D1     net (fanout=2)        2.125   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
    OLOGIC_X0Y263.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0
    -------------------------------------------------  ---------------------------
    Total                                      3.026ns (0.901ns logic, 2.125ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  0.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.026ns (Levels of Logic = 0)
  Clock Path Skew:      0.082ns (1.889 - 1.807)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.DQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg
    OLOGIC_X0Y262.D1     net (fanout=2)        2.125   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
    OLOGIC_X0Y262.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
    -------------------------------------------------  ---------------------------
    Total                                      3.026ns (0.901ns logic, 2.125ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  0.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.008ns (Levels of Logic = 0)
  Clock Path Skew:      0.082ns (1.888 - 1.806)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y67.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg
    OLOGIC_X0Y63.D1      net (fanout=2)        2.107   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(2)
    OLOGIC_X0Y63.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(2)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0
    -------------------------------------------------  ---------------------------
    Total                                      3.008ns (0.901ns logic, 2.107ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  0.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.008ns (Levels of Logic = 0)
  Clock Path Skew:      0.082ns (1.888 - 1.806)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y67.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg
    OLOGIC_X0Y62.D1      net (fanout=2)        2.107   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(2)
    OLOGIC_X0Y62.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
    -------------------------------------------------  ---------------------------
    Total                                      3.008ns (0.901ns logic, 2.107ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  0.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.926ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (1.817 - 1.807)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.AQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg
    OLOGIC_X0Y103.D1     net (fanout=2)        2.025   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(4)
    OLOGIC_X0Y103.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(4)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.926ns (0.901ns logic, 2.025ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  0.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.926ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (1.817 - 1.807)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.AQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg
    OLOGIC_X0Y102.D1     net (fanout=2)        2.025   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(4)
    OLOGIC_X0Y102.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
    -------------------------------------------------  ---------------------------
    Total                                      2.926ns (0.901ns logic, 2.025ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  0.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.938ns (Levels of Logic = 0)
  Clock Path Skew:      0.079ns (1.886 - 1.807)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg
    OLOGIC_X0Y261.D1     net (fanout=2)        2.037   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(6)
    OLOGIC_X0Y261.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(6)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.938ns (0.901ns logic, 2.037ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  0.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.938ns (Levels of Logic = 0)
  Clock Path Skew:      0.079ns (1.886 - 1.807)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg
    OLOGIC_X0Y260.D1     net (fanout=2)        2.037   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(6)
    OLOGIC_X0Y260.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
    -------------------------------------------------  ---------------------------
    Total                                      2.938ns (0.901ns logic, 2.037ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  0.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.828ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (1.817 - 1.811)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y93.AQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg
    OLOGIC_X0Y103.T1     net (fanout=2)        1.951   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(4)
    OLOGIC_X0Y103.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(4)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.828ns (0.877ns logic, 1.951ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  0.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen/N4 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.828ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (1.817 - 1.811)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen/N4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y93.AQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg
    OLOGIC_X0Y102.T1     net (fanout=2)        1.951   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(4)
    OLOGIC_X0Y102.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen/N4
    -------------------------------------------------  ---------------------------
    Total                                      2.828ns (0.877ns logic, 1.951ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  0.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.893ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (1.889 - 1.811)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y93.DQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg
    OLOGIC_X0Y263.T1     net (fanout=2)        2.016   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
    OLOGIC_X0Y263.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.893ns (0.877ns logic, 2.016ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  0.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen/N7 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.893ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (1.889 - 1.811)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen/N7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y93.DQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg
    OLOGIC_X0Y262.T1     net (fanout=2)        2.016   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
    OLOGIC_X0Y262.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen/N7
    -------------------------------------------------  ---------------------------
    Total                                      2.893ns (0.877ns logic, 2.016ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  0.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.846ns (Levels of Logic = 0)
  Clock Path Skew:      0.079ns (1.885 - 1.806)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y67.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg
    OLOGIC_X0Y59.D1      net (fanout=2)        1.945   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(1)
    OLOGIC_X0Y59.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.846ns (0.901ns logic, 1.945ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  0.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.846ns (Levels of Logic = 0)
  Clock Path Skew:      0.079ns (1.885 - 1.806)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y67.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg
    OLOGIC_X0Y58.D1      net (fanout=2)        1.945   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(1)
    OLOGIC_X0Y58.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
    -------------------------------------------------  ---------------------------
    Total                                      2.846ns (0.901ns logic, 1.945ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  0.948ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.722ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (1.886 - 1.811)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y93.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg
    OLOGIC_X0Y261.T1     net (fanout=2)        1.845   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(6)
    OLOGIC_X0Y261.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(6)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.722ns (0.877ns logic, 1.845ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  0.948ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen/N6 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.722ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (1.886 - 1.811)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen/N6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y93.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg
    OLOGIC_X0Y260.T1     net (fanout=2)        1.845   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(6)
    OLOGIC_X0Y260.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen/N6
    -------------------------------------------------  ---------------------------
    Total                                      2.722ns (0.877ns logic, 1.845ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  0.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.675ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (1.889 - 1.811)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y93.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg
    OLOGIC_X0Y257.T1     net (fanout=2)        1.798   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(5)
    OLOGIC_X0Y257.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(5)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.675ns (0.877ns logic, 1.798ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  0.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen/N5 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.675ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (1.889 - 1.811)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen/N5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y93.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg
    OLOGIC_X0Y256.T1     net (fanout=2)        1.798   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(5)
    OLOGIC_X0Y256.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen/N5
    -------------------------------------------------  ---------------------------
    Total                                      2.675ns (0.877ns logic, 1.798ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  1.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.416ns (Levels of Logic = 0)
  Clock Path Skew:      -0.039ns (1.885 - 1.924)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y57.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg
    OLOGIC_X0Y59.T1      net (fanout=2)        1.539   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(1)
    OLOGIC_X0Y59.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.416ns (0.877ns logic, 1.539ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  1.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.416ns (Levels of Logic = 0)
  Clock Path Skew:      -0.039ns (1.885 - 1.924)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y57.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg
    OLOGIC_X0Y58.T1      net (fanout=2)        1.539   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(1)
    OLOGIC_X0Y58.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1
    -------------------------------------------------  ---------------------------
    Total                                      2.416ns (0.877ns logic, 1.539ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  1.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.413ns (Levels of Logic = 0)
  Clock Path Skew:      -0.036ns (1.888 - 1.924)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y57.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg
    OLOGIC_X0Y63.T1      net (fanout=2)        1.536   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(2)
    OLOGIC_X0Y63.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(2)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.413ns (0.877ns logic, 1.536ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  1.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen/N2 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.413ns (Levels of Logic = 0)
  Clock Path Skew:      -0.036ns (1.888 - 1.924)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen/N2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y57.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg
    OLOGIC_X0Y62.T1      net (fanout=2)        1.536   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(2)
    OLOGIC_X0Y62.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen/N2
    -------------------------------------------------  ---------------------------
    Total                                      2.413ns (0.877ns logic, 1.536ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  1.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.314ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (1.817 - 1.806)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y67.AQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg
    OLOGIC_X0Y97.D1      net (fanout=2)        1.413   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(0)
    OLOGIC_X0Y97.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(0)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.314ns (0.901ns logic, 1.413ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro" derived from
 NET "clk_200" PERIOD = 5 ns HIGH 50%;
 duty cycle corrected to 5 nS  HIGH 2.500 nS 

--------------------------------------------------------------------------------
Slack: 2.779ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.221ns (450.248MHz) (Tdcmpco)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Location pin: DCM_ADV_X0Y9.CLK0
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro
--------------------------------------------------------------------------------
Slack: 3.334ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 8.334ns (119.990MHz) (Tdcmpco)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Location pin: DCM_ADV_X0Y9.CLK0
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bufg2/I0
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bufg2/I0
  Location pin: BUFGCTRL_X0Y25.I0
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0r/CK
  Location pin: OLOGIC_X0Y61.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0r/CK
  Location pin: OLOGIC_X0Y61.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0r/CK
  Location pin: OLOGIC_X0Y61.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0r/CK
  Location pin: OLOGIC_X0Y259.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0r/CK
  Location pin: OLOGIC_X0Y259.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0r/CK
  Location pin: OLOGIC_X0Y259.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0rb/CK
  Location pin: OLOGIC_X0Y60.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0rb/CK
  Location pin: OLOGIC_X0Y60.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0rb/CK
  Location pin: OLOGIC_X0Y60.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0rb/CK
  Location pin: OLOGIC_X0Y258.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0rb/CK
  Location pin: OLOGIC_X0Y258.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0rb/CK
  Location pin: OLOGIC_X0Y258.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].doen/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].doen/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].doen/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clkm_clkml_path" TIG;

 1812 paths analyzed, 486 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  6.357ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_9 (FF)
  Data Path Delay:      6.201ns (Levels of Logic = 4)
  Clock Path Skew:      0.154ns (4.213 - 4.059)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y86.BQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X6Y88.A3       net (fanout=290)      2.751   rst0/rstoutl_1
    SLICE_X6Y88.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y86.C4       net (fanout=27)       0.537   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y86.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062_SW0
    SLICE_X5Y84.A4       net (fanout=1)        0.782   N1098
    SLICE_X5Y84.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X5Y81.B6       net (fanout=4)        0.476   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X5Y81.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N90
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_10_mux00052
    SLICE_X5Y80.SR       net (fanout=2)        0.282   ddrsp0.ddrc0/ddr64.ddrc/N93
    SLICE_X5Y80.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_9
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_9
    -------------------------------------------------  ---------------------------
    Total                                      6.201ns (1.373ns logic, 4.828ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Delay:                  6.357ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_11 (FF)
  Data Path Delay:      6.201ns (Levels of Logic = 4)
  Clock Path Skew:      0.154ns (4.213 - 4.059)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y86.BQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X6Y88.A3       net (fanout=290)      2.751   rst0/rstoutl_1
    SLICE_X6Y88.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y86.C4       net (fanout=27)       0.537   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y86.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062_SW0
    SLICE_X5Y84.A4       net (fanout=1)        0.782   N1098
    SLICE_X5Y84.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X5Y81.B6       net (fanout=4)        0.476   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X5Y81.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N90
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_10_mux00052
    SLICE_X4Y80.SR       net (fanout=2)        0.282   ddrsp0.ddrc0/ddr64.ddrc/N93
    SLICE_X4Y80.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_11
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_11
    -------------------------------------------------  ---------------------------
    Total                                      6.201ns (1.373ns logic, 4.828ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Delay:                  6.355ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_8 (FF)
  Data Path Delay:      6.199ns (Levels of Logic = 4)
  Clock Path Skew:      0.154ns (4.213 - 4.059)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y86.BQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X6Y88.A3       net (fanout=290)      2.751   rst0/rstoutl_1
    SLICE_X6Y88.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y86.C4       net (fanout=27)       0.537   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y86.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062_SW0
    SLICE_X5Y84.A4       net (fanout=1)        0.782   N1098
    SLICE_X5Y84.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X5Y81.B6       net (fanout=4)        0.476   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X5Y81.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N90
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_10_mux00052
    SLICE_X5Y80.SR       net (fanout=2)        0.282   ddrsp0.ddrc0/ddr64.ddrc/N93
    SLICE_X5Y80.CLK      Tsrck                 0.545   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_9
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_8
    -------------------------------------------------  ---------------------------
    Total                                      6.199ns (1.371ns logic, 4.828ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Delay:                  6.351ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_10 (FF)
  Data Path Delay:      6.195ns (Levels of Logic = 4)
  Clock Path Skew:      0.154ns (4.213 - 4.059)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y86.BQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X6Y88.A3       net (fanout=290)      2.751   rst0/rstoutl_1
    SLICE_X6Y88.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y86.C4       net (fanout=27)       0.537   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y86.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062_SW0
    SLICE_X5Y84.A4       net (fanout=1)        0.782   N1098
    SLICE_X5Y84.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X5Y81.B6       net (fanout=4)        0.476   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X5Y81.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N90
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_10_mux00052
    SLICE_X4Y80.SR       net (fanout=2)        0.282   ddrsp0.ddrc0/ddr64.ddrc/N93
    SLICE_X4Y80.CLK      Tsrck                 0.541   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_11
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_10
    -------------------------------------------------  ---------------------------
    Total                                      6.195ns (1.367ns logic, 4.828ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Delay:                  6.334ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_2 (FF)
  Data Path Delay:      6.176ns (Levels of Logic = 4)
  Clock Path Skew:      0.152ns (4.211 - 4.059)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y86.BQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X6Y88.A3       net (fanout=290)      2.751   rst0/rstoutl_1
    SLICE_X6Y88.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y86.C4       net (fanout=27)       0.537   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y86.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062_SW0
    SLICE_X5Y84.A4       net (fanout=1)        0.782   N1098
    SLICE_X5Y84.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X5Y81.D6       net (fanout=4)        0.447   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X5Y81.D        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N90
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_0_mux00052110
    SLICE_X4Y81.SR       net (fanout=1)        0.286   ddrsp0.ddrc0/ddr64.ddrc/N90
    SLICE_X4Y81.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_2
    -------------------------------------------------  ---------------------------
    Total                                      6.176ns (1.373ns logic, 4.803ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Delay:                  6.332ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3 (FF)
  Data Path Delay:      6.174ns (Levels of Logic = 4)
  Clock Path Skew:      0.152ns (4.211 - 4.059)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y86.BQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X6Y88.A3       net (fanout=290)      2.751   rst0/rstoutl_1
    SLICE_X6Y88.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y86.C4       net (fanout=27)       0.537   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y86.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062_SW0
    SLICE_X5Y84.A4       net (fanout=1)        0.782   N1098
    SLICE_X5Y84.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X5Y81.D6       net (fanout=4)        0.447   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X5Y81.D        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N90
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_0_mux00052110
    SLICE_X4Y81.SR       net (fanout=1)        0.286   ddrsp0.ddrc0/ddr64.ddrc/N90
    SLICE_X4Y81.CLK      Tsrck                 0.545   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
    -------------------------------------------------  ---------------------------
    Total                                      6.174ns (1.371ns logic, 4.803ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Delay:                  6.331ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_1 (FF)
  Data Path Delay:      6.173ns (Levels of Logic = 4)
  Clock Path Skew:      0.152ns (4.211 - 4.059)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y86.BQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X6Y88.A3       net (fanout=290)      2.751   rst0/rstoutl_1
    SLICE_X6Y88.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y86.C4       net (fanout=27)       0.537   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y86.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062_SW0
    SLICE_X5Y84.A4       net (fanout=1)        0.782   N1098
    SLICE_X5Y84.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X5Y81.D6       net (fanout=4)        0.447   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X5Y81.D        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N90
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_0_mux00052110
    SLICE_X4Y81.SR       net (fanout=1)        0.286   ddrsp0.ddrc0/ddr64.ddrc/N90
    SLICE_X4Y81.CLK      Tsrck                 0.544   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_1
    -------------------------------------------------  ---------------------------
    Total                                      6.173ns (1.370ns logic, 4.803ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Delay:                  6.328ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_0 (FF)
  Data Path Delay:      6.170ns (Levels of Logic = 4)
  Clock Path Skew:      0.152ns (4.211 - 4.059)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y86.BQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X6Y88.A3       net (fanout=290)      2.751   rst0/rstoutl_1
    SLICE_X6Y88.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y86.C4       net (fanout=27)       0.537   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y86.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062_SW0
    SLICE_X5Y84.A4       net (fanout=1)        0.782   N1098
    SLICE_X5Y84.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X5Y81.D6       net (fanout=4)        0.447   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X5Y81.D        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N90
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_0_mux00052110
    SLICE_X4Y81.SR       net (fanout=1)        0.286   ddrsp0.ddrc0/ddr64.ddrc/N90
    SLICE_X4Y81.CLK      Tsrck                 0.541   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_0
    -------------------------------------------------  ---------------------------
    Total                                      6.170ns (1.367ns logic, 4.803ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Delay:                  6.204ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_7 (FF)
  Data Path Delay:      6.041ns (Levels of Logic = 4)
  Clock Path Skew:      0.147ns (4.206 - 4.059)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y86.BQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X6Y88.A3       net (fanout=290)      2.751   rst0/rstoutl_1
    SLICE_X6Y88.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y86.C4       net (fanout=27)       0.537   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y86.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062_SW0
    SLICE_X5Y84.A4       net (fanout=1)        0.782   N1098
    SLICE_X5Y84.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X5Y83.B6       net (fanout=4)        0.307   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X5Y83.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_7
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00063111
    SLICE_X5Y83.SR       net (fanout=2)        0.291   ddrsp0.ddrc0/ddr64.ddrc/N88
    SLICE_X5Y83.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_7
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_7
    -------------------------------------------------  ---------------------------
    Total                                      6.041ns (1.373ns logic, 4.668ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Delay:                  6.204ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_5 (FF)
  Data Path Delay:      6.041ns (Levels of Logic = 4)
  Clock Path Skew:      0.147ns (4.206 - 4.059)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y86.BQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X6Y88.A3       net (fanout=290)      2.751   rst0/rstoutl_1
    SLICE_X6Y88.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y86.C4       net (fanout=27)       0.537   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y86.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062_SW0
    SLICE_X5Y84.A4       net (fanout=1)        0.782   N1098
    SLICE_X5Y84.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X5Y83.B6       net (fanout=4)        0.307   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X5Y83.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_7
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00063111
    SLICE_X4Y83.SR       net (fanout=2)        0.291   ddrsp0.ddrc0/ddr64.ddrc/N88
    SLICE_X4Y83.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_6
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_5
    -------------------------------------------------  ---------------------------
    Total                                      6.041ns (1.373ns logic, 4.668ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Delay:                  6.202ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_6 (FF)
  Data Path Delay:      6.039ns (Levels of Logic = 4)
  Clock Path Skew:      0.147ns (4.206 - 4.059)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y86.BQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X6Y88.A3       net (fanout=290)      2.751   rst0/rstoutl_1
    SLICE_X6Y88.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y86.C4       net (fanout=27)       0.537   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y86.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062_SW0
    SLICE_X5Y84.A4       net (fanout=1)        0.782   N1098
    SLICE_X5Y84.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X5Y83.B6       net (fanout=4)        0.307   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X5Y83.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_7
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00063111
    SLICE_X4Y83.SR       net (fanout=2)        0.291   ddrsp0.ddrc0/ddr64.ddrc/N88
    SLICE_X4Y83.CLK      Tsrck                 0.545   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_6
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_6
    -------------------------------------------------  ---------------------------
    Total                                      6.039ns (1.371ns logic, 4.668ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Delay:                  6.201ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_4 (FF)
  Data Path Delay:      6.038ns (Levels of Logic = 4)
  Clock Path Skew:      0.147ns (4.206 - 4.059)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y86.BQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X6Y88.A3       net (fanout=290)      2.751   rst0/rstoutl_1
    SLICE_X6Y88.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y86.C4       net (fanout=27)       0.537   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y86.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062_SW0
    SLICE_X5Y84.A4       net (fanout=1)        0.782   N1098
    SLICE_X5Y84.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X5Y83.B6       net (fanout=4)        0.307   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X5Y83.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_7
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00063111
    SLICE_X4Y83.SR       net (fanout=2)        0.291   ddrsp0.ddrc0/ddr64.ddrc/N88
    SLICE_X4Y83.CLK      Tsrck                 0.544   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_6
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_4
    -------------------------------------------------  ---------------------------
    Total                                      6.038ns (1.370ns logic, 4.668ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Delay:                  6.154ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Data Path Delay:      6.096ns (Levels of Logic = 2)
  Clock Path Skew:      0.252ns (4.311 - 4.059)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X66Y86.BQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X6Y88.A3          net (fanout=290)      2.751   rst0/rstoutl_1
    SLICE_X6Y88.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y80.A3          net (fanout=27)       1.125   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y80.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y16.WEBL1      net (fanout=32)       0.958   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y16.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         6.096ns (1.262ns logic, 4.834ns route)
                                                          (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Delay:                  6.154ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Data Path Delay:      6.096ns (Levels of Logic = 2)
  Clock Path Skew:      0.252ns (4.311 - 4.059)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X66Y86.BQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X6Y88.A3          net (fanout=290)      2.751   rst0/rstoutl_1
    SLICE_X6Y88.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y80.A3          net (fanout=27)       1.125   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y80.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y16.WEBL0      net (fanout=32)       0.958   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y16.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         6.096ns (1.262ns logic, 4.834ns route)
                                                          (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Delay:                  6.154ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Data Path Delay:      6.096ns (Levels of Logic = 2)
  Clock Path Skew:      0.252ns (4.311 - 4.059)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X66Y86.BQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X6Y88.A3          net (fanout=290)      2.751   rst0/rstoutl_1
    SLICE_X6Y88.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y80.A3          net (fanout=27)       1.125   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y80.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y16.WEBL2      net (fanout=32)       0.958   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y16.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         6.096ns (1.262ns logic, 4.834ns route)
                                                          (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Delay:                  6.154ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Data Path Delay:      6.096ns (Levels of Logic = 2)
  Clock Path Skew:      0.252ns (4.311 - 4.059)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X66Y86.BQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X6Y88.A3          net (fanout=290)      2.751   rst0/rstoutl_1
    SLICE_X6Y88.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y80.A3          net (fanout=27)       1.125   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y80.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y16.WEBL3      net (fanout=32)       0.958   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y16.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         6.096ns (1.262ns logic, 4.834ns route)
                                                          (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Delay:                  6.127ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.057ns (Levels of Logic = 2)
  Clock Path Skew:      0.240ns (4.299 - 4.059)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X66Y86.BQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X6Y88.A3          net (fanout=290)      2.751   rst0/rstoutl_1
    SLICE_X6Y88.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y80.A3          net (fanout=27)       1.125   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y80.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL7      net (fanout=32)       0.919   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.057ns (1.262ns logic, 4.795ns route)
                                                          (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Delay:                  6.127ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.057ns (Levels of Logic = 2)
  Clock Path Skew:      0.240ns (4.299 - 4.059)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X66Y86.BQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X6Y88.A3          net (fanout=290)      2.751   rst0/rstoutl_1
    SLICE_X6Y88.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y80.A3          net (fanout=27)       1.125   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y80.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL6      net (fanout=32)       0.919   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.057ns (1.262ns logic, 4.795ns route)
                                                          (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Delay:                  6.127ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.057ns (Levels of Logic = 2)
  Clock Path Skew:      0.240ns (4.299 - 4.059)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X66Y86.BQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X6Y88.A3          net (fanout=290)      2.751   rst0/rstoutl_1
    SLICE_X6Y88.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y80.A3          net (fanout=27)       1.125   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y80.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL5      net (fanout=32)       0.919   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.057ns (1.262ns logic, 4.795ns route)
                                                          (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Delay:                  6.127ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.057ns (Levels of Logic = 2)
  Clock Path Skew:      0.240ns (4.299 - 4.059)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X66Y86.BQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X6Y88.A3          net (fanout=290)      2.751   rst0/rstoutl_1
    SLICE_X6Y88.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y80.A3          net (fanout=27)       1.125   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y80.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL4      net (fanout=32)       0.919   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.057ns (1.262ns logic, 4.795ns route)
                                                          (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Delay:                  6.124ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.046ns (Levels of Logic = 2)
  Clock Path Skew:      0.232ns (4.291 - 4.059)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X66Y86.BQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X6Y88.A3          net (fanout=290)      2.751   rst0/rstoutl_1
    SLICE_X6Y88.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y80.A3          net (fanout=27)       1.125   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y80.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL1      net (fanout=32)       0.908   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.046ns (1.262ns logic, 4.784ns route)
                                                          (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Delay:                  6.124ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.046ns (Levels of Logic = 2)
  Clock Path Skew:      0.232ns (4.291 - 4.059)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X66Y86.BQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X6Y88.A3          net (fanout=290)      2.751   rst0/rstoutl_1
    SLICE_X6Y88.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y80.A3          net (fanout=27)       1.125   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y80.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL0      net (fanout=32)       0.908   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.046ns (1.262ns logic, 4.784ns route)
                                                          (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Delay:                  6.124ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.046ns (Levels of Logic = 2)
  Clock Path Skew:      0.232ns (4.291 - 4.059)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X66Y86.BQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X6Y88.A3          net (fanout=290)      2.751   rst0/rstoutl_1
    SLICE_X6Y88.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y80.A3          net (fanout=27)       1.125   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y80.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL2      net (fanout=32)       0.908   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.046ns (1.262ns logic, 4.784ns route)
                                                          (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Delay:                  6.124ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.046ns (Levels of Logic = 2)
  Clock Path Skew:      0.232ns (4.291 - 4.059)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X66Y86.BQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X6Y88.A3          net (fanout=290)      2.751   rst0/rstoutl_1
    SLICE_X6Y88.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y80.A3          net (fanout=27)       1.125   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y80.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL3      net (fanout=32)       0.908   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.046ns (1.262ns logic, 4.784ns route)
                                                          (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Delay:                  6.076ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_13 (FF)
  Data Path Delay:      5.905ns (Levels of Logic = 4)
  Clock Path Skew:      0.139ns (4.198 - 4.059)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y86.BQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X6Y88.A3       net (fanout=290)      2.751   rst0/rstoutl_1
    SLICE_X6Y88.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y86.C4       net (fanout=27)       0.537   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y86.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062_SW0
    SLICE_X5Y84.A4       net (fanout=1)        0.782   N1098
    SLICE_X5Y84.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X5Y84.B6       net (fanout=4)        0.158   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X5Y84.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_12_mux00064
    SLICE_X4Y85.SR       net (fanout=2)        0.304   ddrsp0.ddrc0/ddr64.ddrc/N117
    SLICE_X4Y85.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_13
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_13
    -------------------------------------------------  ---------------------------
    Total                                      5.905ns (1.373ns logic, 4.532ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clkml_clkm_path" TIG;

 514 paths analyzed, 514 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.980ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl (FF)
  Destination:          rst0/r_0 (FF)
  Data Path Delay:      2.976ns (Levels of Logic = 2)
  Clock Path Skew:      -0.694ns (3.850 - 4.544)
  Source Clock:         clkml rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl to rst0/r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y107.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
    SLICE_X32Y86.A2      net (fanout=2)        2.266   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
    SLICE_X32Y86.A       Tilo                  0.094   rst0/r(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/odtl_0_and000011
    SLICE_X32Y86.B6      net (fanout=3)        0.163   lock
    SLICE_X32Y86.CLK     Tas                   0.003   rst0/r(3)
                                                       clklock1
                                                       rst0/r_0
    -------------------------------------------------  ---------------------------
    Total                                      2.976ns (0.547ns logic, 2.429ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Delay:                  3.491ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMA_D1 (RAM)
  Data Path Delay:      3.491ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y74.AQ      Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y99.A1      net (fanout=68)       3.020   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.491ns (0.471ns logic, 3.020ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Delay:                  3.491ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMA (RAM)
  Data Path Delay:      3.491ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y74.AQ      Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y99.A1      net (fanout=68)       3.020   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.491ns (0.471ns logic, 3.020ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Delay:                  3.486ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMB_D1 (RAM)
  Data Path Delay:      3.486ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y74.AQ      Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y99.B1      net (fanout=68)       3.015   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.486ns (0.471ns logic, 3.015ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Delay:                  3.486ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMB (RAM)
  Data Path Delay:      3.486ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y74.AQ      Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y99.B1      net (fanout=68)       3.015   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.486ns (0.471ns logic, 3.015ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Delay:                  3.367ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd62/DP (RAM)
  Data Path Delay:      3.367ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd62/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y74.AQ      Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X16Y98.B2      net (fanout=68)       2.896   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.367ns (0.471ns logic, 2.896ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Delay:                  3.298ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMC_D1 (RAM)
  Data Path Delay:      3.298ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y74.AQ      Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y99.C1      net (fanout=68)       2.827   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.298ns (0.471ns logic, 2.827ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Delay:                  3.298ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMC (RAM)
  Data Path Delay:      3.298ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y74.AQ      Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y99.C1      net (fanout=68)       2.827   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.298ns (0.471ns logic, 2.827ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Delay:                  3.209ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd61/DP (RAM)
  Data Path Delay:      3.209ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd61/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y74.AQ      Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X16Y98.C2      net (fanout=68)       2.738   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.209ns (0.471ns logic, 2.738ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay:                  3.205ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd61/DP (RAM)
  Data Path Delay:      3.205ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd61/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y74.AQ      Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y98.C2      net (fanout=68)       2.734   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (0.471ns logic, 2.734ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay:                  3.169ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMA_D1 (RAM)
  Data Path Delay:      3.169ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y74.AQ      Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y97.A1      net (fanout=68)       2.698   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.169ns (0.471ns logic, 2.698ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Delay:                  3.169ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMA (RAM)
  Data Path Delay:      3.169ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y74.AQ      Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y97.A1      net (fanout=68)       2.698   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.169ns (0.471ns logic, 2.698ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Delay:                  3.164ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMB_D1 (RAM)
  Data Path Delay:      3.164ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y74.AQ      Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y97.B1      net (fanout=68)       2.693   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.164ns (0.471ns logic, 2.693ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Delay:                  3.164ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMB (RAM)
  Data Path Delay:      3.164ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y74.AQ      Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y97.B1      net (fanout=68)       2.693   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.164ns (0.471ns logic, 2.693ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Delay:                  3.154ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMA_D1 (RAM)
  Data Path Delay:      3.154ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y74.AQ      Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X16Y96.A1      net (fanout=68)       2.683   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.154ns (0.471ns logic, 2.683ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Delay:                  3.154ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMA (RAM)
  Data Path Delay:      3.154ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y74.AQ      Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X16Y96.A1      net (fanout=68)       2.683   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.154ns (0.471ns logic, 2.683ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Delay:                  3.149ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMB_D1 (RAM)
  Data Path Delay:      3.149ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y74.AQ      Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X16Y96.B1      net (fanout=68)       2.678   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.149ns (0.471ns logic, 2.678ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay:                  3.149ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMB (RAM)
  Data Path Delay:      3.149ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y74.AQ      Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X16Y96.B1      net (fanout=68)       2.678   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.149ns (0.471ns logic, 2.678ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay:                  3.145ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMC_D1 (RAM)
  Data Path Delay:      3.145ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y74.AQ      Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y97.C1      net (fanout=68)       2.674   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.145ns (0.471ns logic, 2.674ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay:                  3.145ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMC (RAM)
  Data Path Delay:      3.145ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y74.AQ      Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y97.C1      net (fanout=68)       2.674   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.145ns (0.471ns logic, 2.674ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay:                  3.138ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMC_D1 (RAM)
  Data Path Delay:      3.138ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y74.AQ      Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y96.C1      net (fanout=68)       2.667   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.138ns (0.471ns logic, 2.667ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay:                  3.138ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMC (RAM)
  Data Path Delay:      3.138ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y74.AQ      Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y96.C1      net (fanout=68)       2.667   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.138ns (0.471ns logic, 2.667ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay:                  3.115ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMC_D1 (RAM)
  Data Path Delay:      3.115ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y74.AQ      Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X16Y96.C1      net (fanout=68)       2.644   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.115ns (0.471ns logic, 2.644ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Delay:                  3.115ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMC (RAM)
  Data Path Delay:      3.115ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y74.AQ      Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X16Y96.C1      net (fanout=68)       2.644   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.115ns (0.471ns logic, 2.644ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Delay:                  3.049ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_3 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMC_D1 (RAM)
  Data Path Delay:      3.049ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_3 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y74.DQ      Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_3
    SLICE_X12Y97.C4      net (fanout=68)       2.578   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
    -------------------------------------------------  ---------------------------
    Total                                      3.049ns (0.471ns logic, 2.578ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSPLB_TFT25_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSPLB_TFT40_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSPLB_TFT65_path" TIG;

 49939 paths analyzed, 458 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  5.602ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[11].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.602ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[11].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y69.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.D2      net (fanout=2)        1.115   dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y79.CLK     net (fanout=81)       2.012   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.602ns (0.794ns logic, 4.808ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Delay:                  5.602ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[10].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.602ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[10].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y69.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.D2      net (fanout=2)        1.115   dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y78.CLK     net (fanout=81)       2.012   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.602ns (0.794ns logic, 4.808ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Delay:                  5.601ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[8].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.601ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[8].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y69.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.D2      net (fanout=2)        1.115   dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y76.CLK     net (fanout=81)       2.011   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.601ns (0.794ns logic, 4.807ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Delay:                  5.601ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[9].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.601ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[9].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y69.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.D2      net (fanout=2)        1.115   dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y77.CLK     net (fanout=81)       2.011   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.601ns (0.794ns logic, 4.807ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Delay:                  5.599ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[7].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.599ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[7].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y69.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.D2      net (fanout=2)        1.115   dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y75.CLK     net (fanout=81)       2.009   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.599ns (0.794ns logic, 4.805ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Delay:                  5.599ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.599ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y69.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.D2      net (fanout=2)        1.115   dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y74.CLK     net (fanout=81)       2.009   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.599ns (0.794ns logic, 4.805ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Delay:                  5.598ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.598ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y69.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.D2      net (fanout=2)        1.115   dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y72.CLK     net (fanout=81)       2.008   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.598ns (0.794ns logic, 4.804ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Delay:                  5.598ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.598ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y69.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.D2      net (fanout=2)        1.115   dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y73.CLK     net (fanout=81)       2.008   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.598ns (0.794ns logic, 4.804ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Delay:                  5.595ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.595ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y69.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.D2      net (fanout=2)        1.115   dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y70.CLK     net (fanout=81)       2.005   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.595ns (0.794ns logic, 4.801ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Delay:                  5.595ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.595ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y69.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.D2      net (fanout=2)        1.115   dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y71.CLK     net (fanout=81)       2.005   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.595ns (0.794ns logic, 4.801ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Delay:                  5.593ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.593ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y69.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.D2      net (fanout=2)        1.115   dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y69.CLK     net (fanout=81)       2.003   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.593ns (0.794ns logic, 4.799ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Delay:                  5.593ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.593ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y69.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.D2      net (fanout=2)        1.115   dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y68.CLK     net (fanout=81)       2.003   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.593ns (0.794ns logic, 4.799ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Delay:                  5.591ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/hsync (FF)
  Data Path Delay:      5.591ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/hsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y69.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.D2      net (fanout=2)        1.115   dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y67.CLK     net (fanout=81)       2.001   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.591ns (0.794ns logic, 4.797ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Delay:                  5.591ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/vsync (FF)
  Data Path Delay:      5.591ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/vsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y69.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.D2      net (fanout=2)        1.115   dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y66.CLK     net (fanout=81)       2.001   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.591ns (0.794ns logic, 4.797ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Delay:                  5.587ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/ddroreg_n/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.587ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/ddroreg_n/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y69.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.D2      net (fanout=2)        1.115   dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y62.CLK     net (fanout=81)       1.997   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.587ns (0.794ns logic, 4.793ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Delay:                  5.587ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/ddroreg_p/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.587ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/ddroreg_p/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y69.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.D2      net (fanout=2)        1.115   dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y63.CLK     net (fanout=81)       1.997   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.587ns (0.794ns logic, 4.793ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Delay:                  5.584ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/de (FF)
  Data Path Delay:      5.584ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/de
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y69.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.D2      net (fanout=2)        1.115   dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y61.CLK     net (fanout=81)       1.994   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.584ns (0.794ns logic, 4.790ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Delay:                  5.511ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/ddroreg_n/xil.xil0/preD2 (FF)
  Data Path Delay:      5.511ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/ddroreg_n/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y69.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.D2      net (fanout=2)        1.115   dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X99Y31.CLK     net (fanout=81)       1.921   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.511ns (0.794ns logic, 4.717ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Delay:                  5.446ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/preD2 (FF)
  Data Path Delay:      5.446ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y69.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.D2      net (fanout=2)        1.115   dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X94Y50.CLK     net (fanout=81)       1.856   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.446ns (0.794ns logic, 4.652ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Delay:                  5.444ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvi0/t.blank2 (FF)
  Data Path Delay:      5.444ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvi0/t.blank2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y69.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.D2      net (fanout=2)        1.115   dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X93Y56.CLK     net (fanout=81)       1.854   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.444ns (0.794ns logic, 4.650ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Delay:                  5.430ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[7].ddr_oreg0/xil.xil0/preD2 (FF)
  Data Path Delay:      5.430ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[7].ddr_oreg0/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y69.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.D2      net (fanout=2)        1.115   dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X93Y52.CLK     net (fanout=81)       1.840   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.430ns (0.794ns logic, 4.636ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Delay:                  5.430ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/preD2 (FF)
  Data Path Delay:      5.430ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y69.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.D2      net (fanout=2)        1.115   dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X92Y47.CLK     net (fanout=81)       1.840   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.430ns (0.794ns logic, 4.636ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Delay:                  5.430ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/preD2 (FF)
  Data Path Delay:      5.430ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y69.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.D2      net (fanout=2)        1.115   dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X92Y47.CLK     net (fanout=81)       1.840   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.430ns (0.794ns logic, 4.636ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Delay:                  5.425ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/preD2 (FF)
  Data Path Delay:      5.425ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y69.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.D2      net (fanout=2)        1.115   dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X93Y48.CLK     net (fanout=81)       1.835   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.425ns (0.794ns logic, 4.631ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Delay:                  5.425ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/preD2 (FF)
  Data Path Delay:      5.425ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y69.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.D2      net (fanout=2)        1.115   dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X93Y48.CLK     net (fanout=81)       1.835   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.425ns (0.794ns logic, 4.631ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT25_PLB_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT25_TFT40_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT25_TFT65_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.288ns (data path)
  Source:               dvi.dvictrl0/clkval_1 (FF)
  Destination:          dvi.dvictrl0/bufg00 (OTHER)
  Data Path Delay:      3.288ns (Levels of Logic = 1)
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_1 to dvi.dvictrl0/bufg00
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y70.AQ      Tcko                  0.450   clk25
                                                       dvi.dvictrl0/clkval_1
    SLICE_X51Y75.D1      net (fanout=2)        1.063   clk25
    SLICE_X51Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    -------------------------------------------------  ---------------------------
    Total                                      3.288ns (0.544ns logic, 2.744ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT40_PLB_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT40_TFT25_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT40_TFT65_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.751ns (data path)
  Source:               dvi.dvictrl0/bufg01 (OTHER)
  Destination:          dvi.dvictrl0/bufg00 (OTHER)
  Data Path Delay:      3.751ns (Levels of Logic = 1)

  Maximum Data Path: dvi.dvictrl0/bufg01 to dvi.dvictrl0/bufg00
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y75.D5      net (fanout=1)        1.976   dvi.dvictrl0/lclk40
    SLICE_X51Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    -------------------------------------------------  ---------------------------
    Total                                      3.751ns (0.094ns logic, 3.657ns route)
                                                       (2.5% logic, 97.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT65_PLB_path" TIG;

 132 paths analyzed, 120 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  10.163ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_en (FF)
  Destination:          apb0/r.prdata_3 (FF)
  Data Path Delay:      5.411ns (Levels of Logic = 4)
  Clock Path Skew:      -3.974ns (1.630 - 5.604)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/t.fifo_en to apb0/r.prdata_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y74.AQ      Tcko                  0.450   dvi.dvi0/t.fifo_en
                                                       dvi.dvi0/t.fifo_en
    SLICE_X59Y68.CX      net (fanout=12)       0.728   dvi.dvi0/t.fifo_en
    SLICE_X59Y68.CMUX    Taxc                  0.330   apb0/rin_prdata(3)1000
                                                       apb0/rin_prdata(3)1000_f7
    SLICE_X50Y74.A6      net (fanout=1)        0.690   apb0/rin_prdata(3)1000
    SLICE_X50Y74.A       Tilo                  0.094   N1359
                                                       apb0/rin_prdata(3)1085_SW0
    SLICE_X47Y83.A6      net (fanout=1)        1.071   N1359
    SLICE_X47Y83.A       Tilo                  0.094   apb0/rin_prdata(3)581
                                                       apb0/rin_prdata(3)1085
    SLICE_X25Y63.B4      net (fanout=1)        1.927   apb0/rin_prdata(3)1085
    SLICE_X25Y63.CLK     Tas                   0.027   apb0/r.prdata_3
                                                       apb0/rin_prdata(3)11011
                                                       apb0/r.prdata_3
    -------------------------------------------------  ---------------------------
    Total                                      5.411ns (0.995ns logic, 4.416ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Delay:                  9.621ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_22 (FF)
  Data Path Delay:      4.782ns (Levels of Logic = 2)
  Clock Path Skew:      -4.061ns (1.520 - 5.581)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y71.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X73Y78.B3      net (fanout=70)       1.452   dvi.dvi0/sync_c.s3_1
    SLICE_X73Y78.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X43Y81.A1      net (fanout=34)       2.739   dvi.dvi0/r.status_cst
    SLICE_X43Y81.CLK     Tas                   0.026   dvi.dvi0/r.adress_25
                                                       dvi.dvi0/Mmux_r.adress_mux0000321
                                                       dvi.dvi0/r.adress_22
    -------------------------------------------------  ---------------------------
    Total                                      4.782ns (0.591ns logic, 4.191ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Delay:                  9.620ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_23 (FF)
  Data Path Delay:      4.781ns (Levels of Logic = 2)
  Clock Path Skew:      -4.061ns (1.520 - 5.581)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y71.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X73Y78.B3      net (fanout=70)       1.452   dvi.dvi0/sync_c.s3_1
    SLICE_X73Y78.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X43Y81.B1      net (fanout=34)       2.737   dvi.dvi0/r.status_cst
    SLICE_X43Y81.CLK     Tas                   0.027   dvi.dvi0/r.adress_25
                                                       dvi.dvi0/Mmux_r.adress_mux0000341
                                                       dvi.dvi0/r.adress_23
    -------------------------------------------------  ---------------------------
    Total                                      4.781ns (0.592ns logic, 4.189ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Delay:                  9.464ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_11 (FF)
  Data Path Delay:      4.635ns (Levels of Logic = 2)
  Clock Path Skew:      -4.051ns (1.530 - 5.581)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y71.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X73Y78.B3      net (fanout=70)       1.452   dvi.dvi0/sync_c.s3_1
    SLICE_X73Y78.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X43Y74.A1      net (fanout=34)       2.592   dvi.dvi0/r.status_cst
    SLICE_X43Y74.CLK     Tas                   0.026   dvi.dvi0/r.adress_13
                                                       dvi.dvi0/Mmux_r.adress_mux000081
                                                       dvi.dvi0/r.adress_11
    -------------------------------------------------  ---------------------------
    Total                                      4.635ns (0.591ns logic, 4.044ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Delay:                  9.258ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_21 (FF)
  Data Path Delay:      4.465ns (Levels of Logic = 2)
  Clock Path Skew:      -4.015ns (1.566 - 5.581)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y71.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X73Y78.B3      net (fanout=70)       1.452   dvi.dvi0/sync_c.s3_1
    SLICE_X73Y78.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X42Y77.D1      net (fanout=34)       2.420   dvi.dvi0/r.status_cst
    SLICE_X42Y77.CLK     Tas                   0.028   dvi.dvi0/r.adress_21
                                                       dvi.dvi0/Mmux_r.adress_mux0000301
                                                       dvi.dvi0/r.adress_21
    -------------------------------------------------  ---------------------------
    Total                                      4.465ns (0.593ns logic, 3.872ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Delay:                  9.197ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_13 (FF)
  Data Path Delay:      4.368ns (Levels of Logic = 2)
  Clock Path Skew:      -4.051ns (1.530 - 5.581)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y71.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X73Y78.B3      net (fanout=70)       1.452   dvi.dvi0/sync_c.s3_1
    SLICE_X73Y78.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X43Y74.D2      net (fanout=34)       2.323   dvi.dvi0/r.status_cst
    SLICE_X43Y74.CLK     Tas                   0.028   dvi.dvi0/r.adress_13
                                                       dvi.dvi0/Mmux_r.adress_mux0000121
                                                       dvi.dvi0/r.adress_13
    -------------------------------------------------  ---------------------------
    Total                                      4.368ns (0.593ns logic, 3.775ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Delay:                  9.189ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_10 (FF)
  Data Path Delay:      4.355ns (Levels of Logic = 2)
  Clock Path Skew:      -4.056ns (1.525 - 5.581)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y71.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X73Y78.B3      net (fanout=70)       1.452   dvi.dvi0/sync_c.s3_1
    SLICE_X73Y78.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X43Y73.C2      net (fanout=34)       2.309   dvi.dvi0/r.status_cst
    SLICE_X43Y73.CLK     Tas                   0.029   dvi.dvi0/r.adress_10
                                                       dvi.dvi0/Mmux_r.adress_mux000061
                                                       dvi.dvi0/r.adress_10
    -------------------------------------------------  ---------------------------
    Total                                      4.355ns (0.594ns logic, 3.761ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Delay:                  9.186ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_26 (FF)
  Data Path Delay:      4.349ns (Levels of Logic = 2)
  Clock Path Skew:      -4.059ns (1.522 - 5.581)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y71.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X73Y78.B3      net (fanout=70)       1.452   dvi.dvi0/sync_c.s3_1
    SLICE_X73Y78.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X43Y80.A3      net (fanout=34)       2.306   dvi.dvi0/r.status_cst
    SLICE_X43Y80.CLK     Tas                   0.026   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/Mmux_r.adress_mux0000401
                                                       dvi.dvi0/r.adress_26
    -------------------------------------------------  ---------------------------
    Total                                      4.349ns (0.591ns logic, 3.758ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Delay:                  9.184ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_27 (FF)
  Data Path Delay:      4.347ns (Levels of Logic = 2)
  Clock Path Skew:      -4.059ns (1.522 - 5.581)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y71.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X73Y78.B3      net (fanout=70)       1.452   dvi.dvi0/sync_c.s3_1
    SLICE_X73Y78.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X43Y80.B3      net (fanout=34)       2.303   dvi.dvi0/r.status_cst
    SLICE_X43Y80.CLK     Tas                   0.027   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/Mmux_r.adress_mux0000421
                                                       dvi.dvi0/r.adress_27
    -------------------------------------------------  ---------------------------
    Total                                      4.347ns (0.592ns logic, 3.755ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Delay:                  9.060ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_24 (FF)
  Data Path Delay:      4.221ns (Levels of Logic = 2)
  Clock Path Skew:      -4.061ns (1.520 - 5.581)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y71.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X73Y78.B3      net (fanout=70)       1.452   dvi.dvi0/sync_c.s3_1
    SLICE_X73Y78.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X43Y81.C6      net (fanout=34)       2.175   dvi.dvi0/r.status_cst
    SLICE_X43Y81.CLK     Tas                   0.029   dvi.dvi0/r.adress_25
                                                       dvi.dvi0/Mmux_r.adress_mux0000361
                                                       dvi.dvi0/r.adress_24
    -------------------------------------------------  ---------------------------
    Total                                      4.221ns (0.594ns logic, 3.627ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Delay:                  9.054ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_25 (FF)
  Data Path Delay:      4.215ns (Levels of Logic = 2)
  Clock Path Skew:      -4.061ns (1.520 - 5.581)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y71.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X73Y78.B3      net (fanout=70)       1.452   dvi.dvi0/sync_c.s3_1
    SLICE_X73Y78.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X43Y81.D6      net (fanout=34)       2.170   dvi.dvi0/r.status_cst
    SLICE_X43Y81.CLK     Tas                   0.028   dvi.dvi0/r.adress_25
                                                       dvi.dvi0/Mmux_r.adress_mux0000381
                                                       dvi.dvi0/r.adress_25
    -------------------------------------------------  ---------------------------
    Total                                      4.215ns (0.593ns logic, 3.622ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Delay:                  9.029ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_0 (FF)
  Data Path Delay:      4.203ns (Levels of Logic = 1)
  Clock Path Skew:      -4.048ns (1.533 - 5.581)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y71.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X45Y79.C5      net (fanout=70)       2.386   dvi.dvi0/sync_c.s3_1
    SLICE_X45Y79.C       Tilo                  0.094   dvi.dvi0/r_adress_not0002
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X46Y72.CE      net (fanout=10)       1.023   dvi.dvi0/r_adress_not0002
    SLICE_X46Y72.CLK     Tceck                 0.229   dvi.dvi0/r.adress_3
                                                       dvi.dvi0/r.adress_0
    -------------------------------------------------  ---------------------------
    Total                                      4.203ns (0.794ns logic, 3.409ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Delay:                  9.029ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_1 (FF)
  Data Path Delay:      4.203ns (Levels of Logic = 1)
  Clock Path Skew:      -4.048ns (1.533 - 5.581)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y71.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X45Y79.C5      net (fanout=70)       2.386   dvi.dvi0/sync_c.s3_1
    SLICE_X45Y79.C       Tilo                  0.094   dvi.dvi0/r_adress_not0002
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X46Y72.CE      net (fanout=10)       1.023   dvi.dvi0/r_adress_not0002
    SLICE_X46Y72.CLK     Tceck                 0.229   dvi.dvi0/r.adress_3
                                                       dvi.dvi0/r.adress_1
    -------------------------------------------------  ---------------------------
    Total                                      4.203ns (0.794ns logic, 3.409ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Delay:                  9.029ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_2 (FF)
  Data Path Delay:      4.203ns (Levels of Logic = 1)
  Clock Path Skew:      -4.048ns (1.533 - 5.581)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y71.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X45Y79.C5      net (fanout=70)       2.386   dvi.dvi0/sync_c.s3_1
    SLICE_X45Y79.C       Tilo                  0.094   dvi.dvi0/r_adress_not0002
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X46Y72.CE      net (fanout=10)       1.023   dvi.dvi0/r_adress_not0002
    SLICE_X46Y72.CLK     Tceck                 0.229   dvi.dvi0/r.adress_3
                                                       dvi.dvi0/r.adress_2
    -------------------------------------------------  ---------------------------
    Total                                      4.203ns (0.794ns logic, 3.409ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Delay:                  9.029ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_3 (FF)
  Data Path Delay:      4.203ns (Levels of Logic = 1)
  Clock Path Skew:      -4.048ns (1.533 - 5.581)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y71.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X45Y79.C5      net (fanout=70)       2.386   dvi.dvi0/sync_c.s3_1
    SLICE_X45Y79.C       Tilo                  0.094   dvi.dvi0/r_adress_not0002
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X46Y72.CE      net (fanout=10)       1.023   dvi.dvi0/r_adress_not0002
    SLICE_X46Y72.CLK     Tceck                 0.229   dvi.dvi0/r.adress_3
                                                       dvi.dvi0/r.adress_3
    -------------------------------------------------  ---------------------------
    Total                                      4.203ns (0.794ns logic, 3.409ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Delay:                  9.001ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_30 (FF)
  Data Path Delay:      4.187ns (Levels of Logic = 2)
  Clock Path Skew:      -4.036ns (1.545 - 5.581)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y71.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X73Y78.B3      net (fanout=70)       1.452   dvi.dvi0/sync_c.s3_1
    SLICE_X73Y78.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X43Y79.A3      net (fanout=34)       2.144   dvi.dvi0/r.status_cst
    SLICE_X43Y79.CLK     Tas                   0.026   dvi.dvi0/r.adress_31
                                                       dvi.dvi0/Mmux_r.adress_mux0000501
                                                       dvi.dvi0/r.adress_30
    -------------------------------------------------  ---------------------------
    Total                                      4.187ns (0.591ns logic, 3.596ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Delay:                  8.999ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_31 (FF)
  Data Path Delay:      4.185ns (Levels of Logic = 2)
  Clock Path Skew:      -4.036ns (1.545 - 5.581)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y71.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X73Y78.B3      net (fanout=70)       1.452   dvi.dvi0/sync_c.s3_1
    SLICE_X73Y78.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X43Y79.B3      net (fanout=34)       2.141   dvi.dvi0/r.status_cst
    SLICE_X43Y79.CLK     Tas                   0.027   dvi.dvi0/r.adress_31
                                                       dvi.dvi0/Mmux_r.adress_mux0000521
                                                       dvi.dvi0/r.adress_31
    -------------------------------------------------  ---------------------------
    Total                                      4.185ns (0.592ns logic, 3.593ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Delay:                  8.992ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_14 (FF)
  Data Path Delay:      4.201ns (Levels of Logic = 2)
  Clock Path Skew:      -4.013ns (1.568 - 5.581)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y71.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X73Y78.B3      net (fanout=70)       1.452   dvi.dvi0/sync_c.s3_1
    SLICE_X73Y78.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X42Y78.A3      net (fanout=34)       2.158   dvi.dvi0/r.status_cst
    SLICE_X42Y78.CLK     Tas                   0.026   dvi.dvi0/r.adress_17
                                                       dvi.dvi0/Mmux_r.adress_mux0000141
                                                       dvi.dvi0/r.adress_14
    -------------------------------------------------  ---------------------------
    Total                                      4.201ns (0.591ns logic, 3.610ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Delay:                  8.987ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_20 (FF)
  Data Path Delay:      4.194ns (Levels of Logic = 2)
  Clock Path Skew:      -4.015ns (1.566 - 5.581)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y71.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X73Y78.B3      net (fanout=70)       1.452   dvi.dvi0/sync_c.s3_1
    SLICE_X73Y78.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X42Y77.C3      net (fanout=34)       2.148   dvi.dvi0/r.status_cst
    SLICE_X42Y77.CLK     Tas                   0.029   dvi.dvi0/r.adress_21
                                                       dvi.dvi0/Mmux_r.adress_mux0000281
                                                       dvi.dvi0/r.adress_20
    -------------------------------------------------  ---------------------------
    Total                                      4.194ns (0.594ns logic, 3.600ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Delay:                  8.987ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_19 (FF)
  Data Path Delay:      4.194ns (Levels of Logic = 2)
  Clock Path Skew:      -4.015ns (1.566 - 5.581)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y71.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X73Y78.B3      net (fanout=70)       1.452   dvi.dvi0/sync_c.s3_1
    SLICE_X73Y78.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X42Y77.B3      net (fanout=34)       2.150   dvi.dvi0/r.status_cst
    SLICE_X42Y77.CLK     Tas                   0.027   dvi.dvi0/r.adress_21
                                                       dvi.dvi0/Mmux_r.adress_mux0000241
                                                       dvi.dvi0/r.adress_19
    -------------------------------------------------  ---------------------------
    Total                                      4.194ns (0.592ns logic, 3.602ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Delay:                  8.986ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_15 (FF)
  Data Path Delay:      4.195ns (Levels of Logic = 2)
  Clock Path Skew:      -4.013ns (1.568 - 5.581)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y71.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X73Y78.B3      net (fanout=70)       1.452   dvi.dvi0/sync_c.s3_1
    SLICE_X73Y78.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X42Y78.B3      net (fanout=34)       2.151   dvi.dvi0/r.status_cst
    SLICE_X42Y78.CLK     Tas                   0.027   dvi.dvi0/r.adress_17
                                                       dvi.dvi0/Mmux_r.adress_mux0000161
                                                       dvi.dvi0/r.adress_15
    -------------------------------------------------  ---------------------------
    Total                                      4.195ns (0.592ns logic, 3.603ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Delay:                  8.979ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_29 (FF)
  Data Path Delay:      4.142ns (Levels of Logic = 2)
  Clock Path Skew:      -4.059ns (1.522 - 5.581)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y71.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X73Y78.B3      net (fanout=70)       1.452   dvi.dvi0/sync_c.s3_1
    SLICE_X73Y78.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X43Y80.D5      net (fanout=34)       2.097   dvi.dvi0/r.status_cst
    SLICE_X43Y80.CLK     Tas                   0.028   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/Mmux_r.adress_mux0000461
                                                       dvi.dvi0/r.adress_29
    -------------------------------------------------  ---------------------------
    Total                                      4.142ns (0.593ns logic, 3.549ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Delay:                  8.976ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_28 (FF)
  Data Path Delay:      4.139ns (Levels of Logic = 2)
  Clock Path Skew:      -4.059ns (1.522 - 5.581)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y71.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X73Y78.B3      net (fanout=70)       1.452   dvi.dvi0/sync_c.s3_1
    SLICE_X73Y78.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X43Y80.C5      net (fanout=34)       2.093   dvi.dvi0/r.status_cst
    SLICE_X43Y80.CLK     Tas                   0.029   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/Mmux_r.adress_mux0000441
                                                       dvi.dvi0/r.adress_28
    -------------------------------------------------  ---------------------------
    Total                                      4.139ns (0.594ns logic, 3.545ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Delay:                  8.903ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_12 (FF)
  Data Path Delay:      4.074ns (Levels of Logic = 2)
  Clock Path Skew:      -4.051ns (1.530 - 5.581)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y71.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X73Y78.B3      net (fanout=70)       1.452   dvi.dvi0/sync_c.s3_1
    SLICE_X73Y78.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X43Y74.C6      net (fanout=34)       2.028   dvi.dvi0/r.status_cst
    SLICE_X43Y74.CLK     Tas                   0.029   dvi.dvi0/r.adress_13
                                                       dvi.dvi0/Mmux_r.adress_mux0000101
                                                       dvi.dvi0/r.adress_12
    -------------------------------------------------  ---------------------------
    Total                                      4.074ns (0.594ns logic, 3.480ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Delay:                  8.879ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_7 (FF)
  Data Path Delay:      4.059ns (Levels of Logic = 1)
  Clock Path Skew:      -4.042ns (1.539 - 5.581)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y71.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X45Y79.C5      net (fanout=70)       2.386   dvi.dvi0/sync_c.s3_1
    SLICE_X45Y79.C       Tilo                  0.094   dvi.dvi0/r_adress_not0002
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X46Y73.CE      net (fanout=10)       0.879   dvi.dvi0/r_adress_not0002
    SLICE_X46Y73.CLK     Tceck                 0.229   dvi.dvi0/r.adress_7
                                                       dvi.dvi0/r.adress_7
    -------------------------------------------------  ---------------------------
    Total                                      4.059ns (0.794ns logic, 3.265ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT65_TFT25_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT65_TFT40_path" TIG;

 7268 paths analyzed, 890 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  7.163ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_1 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.963ns (Levels of Logic = 5)
  Clock Path Skew:      0.107ns (0.708 - 0.601)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_1 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X82Y70.BQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_1
    SLICE_X83Y70.D1         net (fanout=2)        0.852   dvi.dvi0/t.read_pointer_out_1
    SLICE_X83Y70.D          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X84Y70.A2         net (fanout=1)        0.790   N1107
    SLICE_X84Y70.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X91Y71.D2         net (fanout=3)        0.918   dvi.dvi0/v1_lock_and0000
    SLICE_X91Y71.CMUX       Topdc                 0.389   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y68.A2         net (fanout=15)       0.771   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y68.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X85Y68.A1         net (fanout=48)       1.490   dvi.dvi0/N47
    SLICE_X85Y68.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(1)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(7)1
    RAMB36_X3Y13.ADDRAL13   net (fanout=1)        0.580   dvi.dvi0/read_pointer_clut(7)
    RAMB36_X3Y13.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.963ns (1.562ns logic, 5.401ns route)
                                                          (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Delay:                  7.152ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_1 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.952ns (Levels of Logic = 5)
  Clock Path Skew:      0.107ns (0.708 - 0.601)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_1 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X82Y70.BQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_1
    SLICE_X83Y70.D1         net (fanout=2)        0.852   dvi.dvi0/t.read_pointer_out_1
    SLICE_X83Y70.D          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X84Y70.A2         net (fanout=1)        0.790   N1107
    SLICE_X84Y70.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X91Y71.D2         net (fanout=3)        0.918   dvi.dvi0/v1_lock_and0000
    SLICE_X91Y71.CMUX       Topdc                 0.389   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y68.A2         net (fanout=15)       0.771   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y68.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X83Y68.A2         net (fanout=48)       1.218   dvi.dvi0/N47
    SLICE_X83Y68.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(4)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)1
    RAMB36_X3Y13.ADDRAL6    net (fanout=1)        0.841   dvi.dvi0/read_pointer_clut(0)
    RAMB36_X3Y13.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.952ns (1.562ns logic, 5.390ns route)
                                                          (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Delay:                  6.988ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.833ns (Levels of Logic = 5)
  Clock Path Skew:      0.152ns (0.708 - 0.556)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X75Y74.DQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X83Y70.D6         net (fanout=20)       0.722   dvi.dvi0/t.fifo_ren
    SLICE_X83Y70.D          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X84Y70.A2         net (fanout=1)        0.790   N1107
    SLICE_X84Y70.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X91Y71.D2         net (fanout=3)        0.918   dvi.dvi0/v1_lock_and0000
    SLICE_X91Y71.CMUX       Topdc                 0.389   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y68.A2         net (fanout=15)       0.771   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y68.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X85Y68.A1         net (fanout=48)       1.490   dvi.dvi0/N47
    SLICE_X85Y68.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(1)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(7)1
    RAMB36_X3Y13.ADDRAL13   net (fanout=1)        0.580   dvi.dvi0/read_pointer_clut(7)
    RAMB36_X3Y13.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.833ns (1.562ns logic, 5.271ns route)
                                                          (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Delay:                  6.986ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_1 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.786ns (Levels of Logic = 5)
  Clock Path Skew:      0.107ns (0.708 - 0.601)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_1 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X82Y70.BQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_1
    SLICE_X83Y70.D1         net (fanout=2)        0.852   dvi.dvi0/t.read_pointer_out_1
    SLICE_X83Y70.D          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X84Y70.A2         net (fanout=1)        0.790   N1107
    SLICE_X84Y70.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X91Y71.D2         net (fanout=3)        0.918   dvi.dvi0/v1_lock_and0000
    SLICE_X91Y71.CMUX       Topdc                 0.389   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X82Y70.C1         net (fanout=15)       1.152   dvi.dvi0/v1_lock_mux0002
    SLICE_X82Y70.C          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X85Y68.D4         net (fanout=8)        0.880   dvi.dvi0/N77
    SLICE_X85Y68.D          Tilo                  0.094   dvi.dvi0/read_pointer_clut(1)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(1)1
    RAMB36_X3Y13.ADDRAL7    net (fanout=1)        0.632   dvi.dvi0/read_pointer_clut(1)
    RAMB36_X3Y13.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.786ns (1.562ns logic, 5.224ns route)
                                                          (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Delay:                  6.977ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.822ns (Levels of Logic = 5)
  Clock Path Skew:      0.152ns (0.708 - 0.556)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X75Y74.DQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X83Y70.D6         net (fanout=20)       0.722   dvi.dvi0/t.fifo_ren
    SLICE_X83Y70.D          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X84Y70.A2         net (fanout=1)        0.790   N1107
    SLICE_X84Y70.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X91Y71.D2         net (fanout=3)        0.918   dvi.dvi0/v1_lock_and0000
    SLICE_X91Y71.CMUX       Topdc                 0.389   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y68.A2         net (fanout=15)       0.771   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y68.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X83Y68.A2         net (fanout=48)       1.218   dvi.dvi0/N47
    SLICE_X83Y68.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(4)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)1
    RAMB36_X3Y13.ADDRAL6    net (fanout=1)        0.841   dvi.dvi0/read_pointer_clut(0)
    RAMB36_X3Y13.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.822ns (1.562ns logic, 5.260ns route)
                                                          (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Delay:                  6.945ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_1 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.745ns (Levels of Logic = 5)
  Clock Path Skew:      0.107ns (0.708 - 0.601)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_1 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X82Y70.BQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_1
    SLICE_X83Y70.D1         net (fanout=2)        0.852   dvi.dvi0/t.read_pointer_out_1
    SLICE_X83Y70.D          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X84Y70.A2         net (fanout=1)        0.790   N1107
    SLICE_X84Y70.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X91Y71.C5         net (fanout=3)        0.697   dvi.dvi0/v1_lock_and0000
    SLICE_X91Y71.CMUX       Tilo                  0.392   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y68.A2         net (fanout=15)       0.771   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y68.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X85Y68.A1         net (fanout=48)       1.490   dvi.dvi0/N47
    SLICE_X85Y68.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(1)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(7)1
    RAMB36_X3Y13.ADDRAL13   net (fanout=1)        0.580   dvi.dvi0/read_pointer_clut(7)
    RAMB36_X3Y13.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.745ns (1.565ns logic, 5.180ns route)
                                                          (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Delay:                  6.934ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_1 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.734ns (Levels of Logic = 5)
  Clock Path Skew:      0.107ns (0.708 - 0.601)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_1 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X82Y70.BQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_1
    SLICE_X83Y70.D1         net (fanout=2)        0.852   dvi.dvi0/t.read_pointer_out_1
    SLICE_X83Y70.D          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X84Y70.A2         net (fanout=1)        0.790   N1107
    SLICE_X84Y70.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X91Y71.C5         net (fanout=3)        0.697   dvi.dvi0/v1_lock_and0000
    SLICE_X91Y71.CMUX       Tilo                  0.392   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y68.A2         net (fanout=15)       0.771   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y68.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X83Y68.A2         net (fanout=48)       1.218   dvi.dvi0/N47
    SLICE_X83Y68.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(4)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)1
    RAMB36_X3Y13.ADDRAL6    net (fanout=1)        0.841   dvi.dvi0/read_pointer_clut(0)
    RAMB36_X3Y13.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.734ns (1.565ns logic, 5.169ns route)
                                                          (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Delay:                  6.925ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_0 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.725ns (Levels of Logic = 5)
  Clock Path Skew:      0.107ns (0.708 - 0.601)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_0 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X82Y70.AQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_0
    SLICE_X83Y70.D2         net (fanout=2)        0.614   dvi.dvi0/t.read_pointer_out_0
    SLICE_X83Y70.D          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X84Y70.A2         net (fanout=1)        0.790   N1107
    SLICE_X84Y70.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X91Y71.D2         net (fanout=3)        0.918   dvi.dvi0/v1_lock_and0000
    SLICE_X91Y71.CMUX       Topdc                 0.389   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y68.A2         net (fanout=15)       0.771   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y68.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X85Y68.A1         net (fanout=48)       1.490   dvi.dvi0/N47
    SLICE_X85Y68.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(1)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(7)1
    RAMB36_X3Y13.ADDRAL13   net (fanout=1)        0.580   dvi.dvi0/read_pointer_clut(7)
    RAMB36_X3Y13.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.725ns (1.562ns logic, 5.163ns route)
                                                          (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Delay:                  6.923ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_1 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.723ns (Levels of Logic = 5)
  Clock Path Skew:      0.107ns (0.708 - 0.601)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_1 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X82Y70.BQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_1
    SLICE_X83Y70.D1         net (fanout=2)        0.852   dvi.dvi0/t.read_pointer_out_1
    SLICE_X83Y70.D          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X84Y70.A2         net (fanout=1)        0.790   N1107
    SLICE_X84Y70.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X91Y71.D2         net (fanout=3)        0.918   dvi.dvi0/v1_lock_and0000
    SLICE_X91Y71.CMUX       Topdc                 0.389   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y68.A2         net (fanout=15)       0.771   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y68.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X85Y69.C1         net (fanout=48)       1.086   dvi.dvi0/N47
    SLICE_X85Y69.C          Tilo                  0.094   dvi.dvi0/read_pointer_clut(6)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(6)1
    RAMB36_X3Y13.ADDRAL12   net (fanout=1)        0.744   dvi.dvi0/read_pointer_clut(6)
    RAMB36_X3Y13.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.723ns (1.562ns logic, 5.161ns route)
                                                          (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Delay:                  6.914ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_0 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.714ns (Levels of Logic = 5)
  Clock Path Skew:      0.107ns (0.708 - 0.601)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_0 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X82Y70.AQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_0
    SLICE_X83Y70.D2         net (fanout=2)        0.614   dvi.dvi0/t.read_pointer_out_0
    SLICE_X83Y70.D          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X84Y70.A2         net (fanout=1)        0.790   N1107
    SLICE_X84Y70.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X91Y71.D2         net (fanout=3)        0.918   dvi.dvi0/v1_lock_and0000
    SLICE_X91Y71.CMUX       Topdc                 0.389   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y68.A2         net (fanout=15)       0.771   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y68.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X83Y68.A2         net (fanout=48)       1.218   dvi.dvi0/N47
    SLICE_X83Y68.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(4)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)1
    RAMB36_X3Y13.ADDRAL6    net (fanout=1)        0.841   dvi.dvi0/read_pointer_clut(0)
    RAMB36_X3Y13.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.714ns (1.562ns logic, 5.152ns route)
                                                          (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Delay:                  6.893ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_1 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.693ns (Levels of Logic = 5)
  Clock Path Skew:      0.107ns (0.708 - 0.601)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_1 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X82Y70.BQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_1
    SLICE_X83Y70.D1         net (fanout=2)        0.852   dvi.dvi0/t.read_pointer_out_1
    SLICE_X83Y70.D          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X84Y70.A2         net (fanout=1)        0.790   N1107
    SLICE_X84Y70.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X91Y71.D2         net (fanout=3)        0.918   dvi.dvi0/v1_lock_and0000
    SLICE_X91Y71.CMUX       Topdc                 0.389   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X82Y70.C1         net (fanout=15)       1.152   dvi.dvi0/v1_lock_mux0002
    SLICE_X82Y70.C          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X83Y68.D1         net (fanout=8)        0.887   dvi.dvi0/N77
    SLICE_X83Y68.D          Tilo                  0.094   dvi.dvi0/read_pointer_clut(4)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(4)1
    RAMB36_X3Y13.ADDRAL10   net (fanout=1)        0.532   dvi.dvi0/read_pointer_clut(4)
    RAMB36_X3Y13.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.693ns (1.562ns logic, 5.131ns route)
                                                          (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Delay:                  6.872ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_5 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.699ns (Levels of Logic = 5)
  Clock Path Skew:      0.134ns (0.708 - 0.574)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_5 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X83Y70.CQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t.read_pointer_out_5
    SLICE_X83Y70.D3         net (fanout=2)        0.588   dvi.dvi0/t.read_pointer_out_5
    SLICE_X83Y70.D          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X84Y70.A2         net (fanout=1)        0.790   N1107
    SLICE_X84Y70.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X91Y71.D2         net (fanout=3)        0.918   dvi.dvi0/v1_lock_and0000
    SLICE_X91Y71.CMUX       Topdc                 0.389   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y68.A2         net (fanout=15)       0.771   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y68.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X85Y68.A1         net (fanout=48)       1.490   dvi.dvi0/N47
    SLICE_X85Y68.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(1)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(7)1
    RAMB36_X3Y13.ADDRAL13   net (fanout=1)        0.580   dvi.dvi0/read_pointer_clut(7)
    RAMB36_X3Y13.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.699ns (1.562ns logic, 5.137ns route)
                                                          (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Delay:                  6.861ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_5 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.688ns (Levels of Logic = 5)
  Clock Path Skew:      0.134ns (0.708 - 0.574)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_5 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X83Y70.CQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t.read_pointer_out_5
    SLICE_X83Y70.D3         net (fanout=2)        0.588   dvi.dvi0/t.read_pointer_out_5
    SLICE_X83Y70.D          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X84Y70.A2         net (fanout=1)        0.790   N1107
    SLICE_X84Y70.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X91Y71.D2         net (fanout=3)        0.918   dvi.dvi0/v1_lock_and0000
    SLICE_X91Y71.CMUX       Topdc                 0.389   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y68.A2         net (fanout=15)       0.771   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y68.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X83Y68.A2         net (fanout=48)       1.218   dvi.dvi0/N47
    SLICE_X83Y68.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(4)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)1
    RAMB36_X3Y13.ADDRAL6    net (fanout=1)        0.841   dvi.dvi0/read_pointer_clut(0)
    RAMB36_X3Y13.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.688ns (1.562ns logic, 5.126ns route)
                                                          (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Delay:                  6.811ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.656ns (Levels of Logic = 5)
  Clock Path Skew:      0.152ns (0.708 - 0.556)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X75Y74.DQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X83Y70.D6         net (fanout=20)       0.722   dvi.dvi0/t.fifo_ren
    SLICE_X83Y70.D          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X84Y70.A2         net (fanout=1)        0.790   N1107
    SLICE_X84Y70.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X91Y71.D2         net (fanout=3)        0.918   dvi.dvi0/v1_lock_and0000
    SLICE_X91Y71.CMUX       Topdc                 0.389   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X82Y70.C1         net (fanout=15)       1.152   dvi.dvi0/v1_lock_mux0002
    SLICE_X82Y70.C          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X85Y68.D4         net (fanout=8)        0.880   dvi.dvi0/N77
    SLICE_X85Y68.D          Tilo                  0.094   dvi.dvi0/read_pointer_clut(1)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(1)1
    RAMB36_X3Y13.ADDRAL7    net (fanout=1)        0.632   dvi.dvi0/read_pointer_clut(1)
    RAMB36_X3Y13.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.656ns (1.562ns logic, 5.094ns route)
                                                          (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Delay:                  6.770ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.615ns (Levels of Logic = 5)
  Clock Path Skew:      0.152ns (0.708 - 0.556)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X75Y74.DQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X83Y70.D6         net (fanout=20)       0.722   dvi.dvi0/t.fifo_ren
    SLICE_X83Y70.D          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X84Y70.A2         net (fanout=1)        0.790   N1107
    SLICE_X84Y70.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X91Y71.C5         net (fanout=3)        0.697   dvi.dvi0/v1_lock_and0000
    SLICE_X91Y71.CMUX       Tilo                  0.392   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y68.A2         net (fanout=15)       0.771   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y68.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X85Y68.A1         net (fanout=48)       1.490   dvi.dvi0/N47
    SLICE_X85Y68.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(1)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(7)1
    RAMB36_X3Y13.ADDRAL13   net (fanout=1)        0.580   dvi.dvi0/read_pointer_clut(7)
    RAMB36_X3Y13.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.615ns (1.565ns logic, 5.050ns route)
                                                          (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Delay:                  6.768ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_1 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.568ns (Levels of Logic = 5)
  Clock Path Skew:      0.107ns (0.708 - 0.601)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_1 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X82Y70.BQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_1
    SLICE_X83Y70.D1         net (fanout=2)        0.852   dvi.dvi0/t.read_pointer_out_1
    SLICE_X83Y70.D          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X84Y70.A2         net (fanout=1)        0.790   N1107
    SLICE_X84Y70.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X91Y71.C5         net (fanout=3)        0.697   dvi.dvi0/v1_lock_and0000
    SLICE_X91Y71.CMUX       Tilo                  0.392   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X82Y70.C1         net (fanout=15)       1.152   dvi.dvi0/v1_lock_mux0002
    SLICE_X82Y70.C          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X85Y68.D4         net (fanout=8)        0.880   dvi.dvi0/N77
    SLICE_X85Y68.D          Tilo                  0.094   dvi.dvi0/read_pointer_clut(1)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(1)1
    RAMB36_X3Y13.ADDRAL7    net (fanout=1)        0.632   dvi.dvi0/read_pointer_clut(1)
    RAMB36_X3Y13.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.568ns (1.565ns logic, 5.003ns route)
                                                          (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Delay:                  6.759ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.604ns (Levels of Logic = 5)
  Clock Path Skew:      0.152ns (0.708 - 0.556)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X75Y74.DQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X83Y70.D6         net (fanout=20)       0.722   dvi.dvi0/t.fifo_ren
    SLICE_X83Y70.D          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X84Y70.A2         net (fanout=1)        0.790   N1107
    SLICE_X84Y70.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X91Y71.C5         net (fanout=3)        0.697   dvi.dvi0/v1_lock_and0000
    SLICE_X91Y71.CMUX       Tilo                  0.392   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y68.A2         net (fanout=15)       0.771   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y68.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X83Y68.A2         net (fanout=48)       1.218   dvi.dvi0/N47
    SLICE_X83Y68.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(4)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)1
    RAMB36_X3Y13.ADDRAL6    net (fanout=1)        0.841   dvi.dvi0/read_pointer_clut(0)
    RAMB36_X3Y13.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.604ns (1.565ns logic, 5.039ns route)
                                                          (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Delay:                  6.748ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.593ns (Levels of Logic = 5)
  Clock Path Skew:      0.152ns (0.708 - 0.556)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X75Y74.DQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X83Y70.D6         net (fanout=20)       0.722   dvi.dvi0/t.fifo_ren
    SLICE_X83Y70.D          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X84Y70.A2         net (fanout=1)        0.790   N1107
    SLICE_X84Y70.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X91Y71.D2         net (fanout=3)        0.918   dvi.dvi0/v1_lock_and0000
    SLICE_X91Y71.CMUX       Topdc                 0.389   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y68.A2         net (fanout=15)       0.771   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y68.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X85Y69.C1         net (fanout=48)       1.086   dvi.dvi0/N47
    SLICE_X85Y69.C          Tilo                  0.094   dvi.dvi0/read_pointer_clut(6)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(6)1
    RAMB36_X3Y13.ADDRAL12   net (fanout=1)        0.744   dvi.dvi0/read_pointer_clut(6)
    RAMB36_X3Y13.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.593ns (1.562ns logic, 5.031ns route)
                                                          (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Delay:                  6.748ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_0 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.548ns (Levels of Logic = 5)
  Clock Path Skew:      0.107ns (0.708 - 0.601)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_0 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X82Y70.AQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_0
    SLICE_X83Y70.D2         net (fanout=2)        0.614   dvi.dvi0/t.read_pointer_out_0
    SLICE_X83Y70.D          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X84Y70.A2         net (fanout=1)        0.790   N1107
    SLICE_X84Y70.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X91Y71.D2         net (fanout=3)        0.918   dvi.dvi0/v1_lock_and0000
    SLICE_X91Y71.CMUX       Topdc                 0.389   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X82Y70.C1         net (fanout=15)       1.152   dvi.dvi0/v1_lock_mux0002
    SLICE_X82Y70.C          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X85Y68.D4         net (fanout=8)        0.880   dvi.dvi0/N77
    SLICE_X85Y68.D          Tilo                  0.094   dvi.dvi0/read_pointer_clut(1)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(1)1
    RAMB36_X3Y13.ADDRAL7    net (fanout=1)        0.632   dvi.dvi0/read_pointer_clut(1)
    RAMB36_X3Y13.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.548ns (1.562ns logic, 4.986ns route)
                                                          (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Delay:                  6.747ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_1 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.547ns (Levels of Logic = 5)
  Clock Path Skew:      0.107ns (0.708 - 0.601)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_1 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X82Y70.BQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_1
    SLICE_X83Y70.D1         net (fanout=2)        0.852   dvi.dvi0/t.read_pointer_out_1
    SLICE_X83Y70.D          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X84Y70.A2         net (fanout=1)        0.790   N1107
    SLICE_X84Y70.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X91Y71.D2         net (fanout=3)        0.918   dvi.dvi0/v1_lock_and0000
    SLICE_X91Y71.CMUX       Topdc                 0.389   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X82Y70.C1         net (fanout=15)       1.152   dvi.dvi0/v1_lock_mux0002
    SLICE_X82Y70.C          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X88Y69.A6         net (fanout=8)        0.660   dvi.dvi0/N77
    SLICE_X88Y69.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(2)1
    RAMB36_X3Y13.ADDRAL8    net (fanout=1)        0.613   dvi.dvi0/read_pointer_clut(2)
    RAMB36_X3Y13.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.547ns (1.562ns logic, 4.985ns route)
                                                          (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Delay:                  6.743ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_1 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.543ns (Levels of Logic = 5)
  Clock Path Skew:      0.107ns (0.708 - 0.601)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_1 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X82Y70.BQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_1
    SLICE_X83Y70.D1         net (fanout=2)        0.852   dvi.dvi0/t.read_pointer_out_1
    SLICE_X83Y70.D          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X84Y70.A2         net (fanout=1)        0.790   N1107
    SLICE_X84Y70.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X91Y71.D2         net (fanout=3)        0.918   dvi.dvi0/v1_lock_and0000
    SLICE_X91Y71.CMUX       Topdc                 0.389   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X82Y70.C1         net (fanout=15)       1.152   dvi.dvi0/v1_lock_mux0002
    SLICE_X82Y70.C          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X85Y68.A4         net (fanout=8)        0.689   dvi.dvi0/N77
    SLICE_X85Y68.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(1)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(7)1
    RAMB36_X3Y13.ADDRAL13   net (fanout=1)        0.580   dvi.dvi0/read_pointer_clut(7)
    RAMB36_X3Y13.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.543ns (1.562ns logic, 4.981ns route)
                                                          (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Delay:                  6.739ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_1 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.539ns (Levels of Logic = 5)
  Clock Path Skew:      0.107ns (0.708 - 0.601)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_1 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X82Y70.BQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_1
    SLICE_X83Y70.D1         net (fanout=2)        0.852   dvi.dvi0/t.read_pointer_out_1
    SLICE_X83Y70.D          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X84Y70.A2         net (fanout=1)        0.790   N1107
    SLICE_X84Y70.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X91Y71.D2         net (fanout=3)        0.918   dvi.dvi0/v1_lock_and0000
    SLICE_X91Y71.CMUX       Topdc                 0.389   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X82Y70.C1         net (fanout=15)       1.152   dvi.dvi0/v1_lock_mux0002
    SLICE_X82Y70.C          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X89Y69.A6         net (fanout=8)        0.645   dvi.dvi0/N77
    SLICE_X89Y69.A          Tilo                  0.094   dvi.dvi0/r.write_pointer_clut_7
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(3)1
    RAMB36_X3Y13.ADDRAL9    net (fanout=1)        0.620   dvi.dvi0/read_pointer_clut(3)
    RAMB36_X3Y13.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.539ns (1.562ns logic, 4.977ns route)
                                                          (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Delay:                  6.718ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.563ns (Levels of Logic = 5)
  Clock Path Skew:      0.152ns (0.708 - 0.556)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X75Y74.DQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X83Y70.D6         net (fanout=20)       0.722   dvi.dvi0/t.fifo_ren
    SLICE_X83Y70.D          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X84Y70.A2         net (fanout=1)        0.790   N1107
    SLICE_X84Y70.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X91Y71.D2         net (fanout=3)        0.918   dvi.dvi0/v1_lock_and0000
    SLICE_X91Y71.CMUX       Topdc                 0.389   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X82Y70.C1         net (fanout=15)       1.152   dvi.dvi0/v1_lock_mux0002
    SLICE_X82Y70.C          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X83Y68.D1         net (fanout=8)        0.887   dvi.dvi0/N77
    SLICE_X83Y68.D          Tilo                  0.094   dvi.dvi0/read_pointer_clut(4)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(4)1
    RAMB36_X3Y13.ADDRAL10   net (fanout=1)        0.532   dvi.dvi0/read_pointer_clut(4)
    RAMB36_X3Y13.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.563ns (1.562ns logic, 5.001ns route)
                                                          (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Delay:                  6.708ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.407ns (Levels of Logic = 5)
  Clock Path Skew:      0.006ns (0.607 - 0.601)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X82Y70.BQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_1
    SLICE_X83Y70.D1         net (fanout=2)        0.852   dvi.dvi0/t.read_pointer_out_1
    SLICE_X83Y70.D          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X84Y70.A2         net (fanout=1)        0.790   N1107
    SLICE_X84Y70.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X91Y71.D2         net (fanout=3)        0.918   dvi.dvi0/v1_lock_and0000
    SLICE_X91Y71.CMUX       Topdc                 0.389   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X80Y69.A2         net (fanout=15)       1.076   dvi.dvi0/v1_lock_mux0002
    SLICE_X80Y69.A          Tilo                  0.094   ua1.uart1/r.brate_7
                                                          dvi.dvi0/inc_pointer_mux00041
    SLICE_X82Y69.C6         net (fanout=2)        0.306   dvi.dvi0/inc_pointer_mux0004
    SLICE_X82Y69.C          Tilo                  0.094   dvi.dvi0/t.read_pointer_clut_2
                                                          dvi.dvi0/v1_read_pointer_out_mux0003(7)1
    RAMB36_X2Y13.ADDRAL13   net (fanout=1)        0.903   dvi.dvi0/read_pointer_fifo(7)
    RAMB36_X2Y13.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.407ns (1.562ns logic, 4.845ns route)
                                                          (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Delay:                  6.707ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_0 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.507ns (Levels of Logic = 5)
  Clock Path Skew:      0.107ns (0.708 - 0.601)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_0 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X82Y70.AQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_0
    SLICE_X83Y70.D2         net (fanout=2)        0.614   dvi.dvi0/t.read_pointer_out_0
    SLICE_X83Y70.D          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X84Y70.A2         net (fanout=1)        0.790   N1107
    SLICE_X84Y70.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X91Y71.C5         net (fanout=3)        0.697   dvi.dvi0/v1_lock_and0000
    SLICE_X91Y71.CMUX       Tilo                  0.392   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y68.A2         net (fanout=15)       0.771   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y68.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X85Y68.A1         net (fanout=48)       1.490   dvi.dvi0/N47
    SLICE_X85Y68.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(1)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(7)1
    RAMB36_X3Y13.ADDRAL13   net (fanout=1)        0.580   dvi.dvi0/read_pointer_clut(7)
    RAMB36_X3Y13.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.507ns (1.565ns logic, 4.942ns route)
                                                          (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clk_pad/xcv2.u0/ol
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_pad/xcv2.u0/ol             |     10.000ns|      7.142ns|      8.926ns|            0|            0|            0|     14664223|
| clkgen0/xc5l.v/clk0B          |     20.000ns|     17.852ns|          N/A|            0|            0|     14664220|            0|
| dvi.dvictrl0/clk_l            |     10.000ns|      8.332ns|          N/A|            0|            0|            3|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for clk_200
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_200                        |      5.000ns|      4.886ns|      4.350ns|            0|            0|         7355|           32|
| ddrsp0.ddrc0/ddr_phy0/ddr_phy0|      5.000ns|      4.350ns|          N/A|            0|            0|           32|            0|
| /xc4v.ddr_phy0/clk_90ro       |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |   17.852|    4.174|    8.634|         |
clk_200_n      |    3.980|         |         |         |
clk_200_p      |    3.980|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_200_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |    6.357|         |         |         |
clk_200_n      |    4.886|    3.263|    2.387|         |
clk_200_p      |    4.886|    3.263|    2.387|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_200_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |    6.357|         |         |         |
clk_200_n      |    4.886|    3.263|    2.387|         |
clk_200_p      |    4.886|    3.263|    2.387|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 14731277 paths, 0 nets, and 37450 connections

Design statistics:
   Minimum period:  17.852ns{1}   (Maximum frequency:  56.016MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 28 01:29:49 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 743 MB



