void\r\ngf117_grctx_generate_attrib(struct gf100_grctx *info)\r\n{\r\nstruct gf100_gr_priv *priv = info->priv;\r\nconst struct gf100_grctx_oclass *impl = gf100_grctx_impl(priv);\r\nconst u32 alpha = impl->alpha_nr;\r\nconst u32 beta = impl->attrib_nr;\r\nconst u32 size = 0x20 * (impl->attrib_nr_max + impl->alpha_nr_max);\r\nconst u32 access = NV_MEM_ACCESS_RW;\r\nconst int s = 12;\r\nconst int b = mmio_vram(info, size * priv->tpc_total, (1 << s), access);\r\nconst int timeslice_mode = 1;\r\nconst int max_batches = 0xffff;\r\nu32 bo = 0;\r\nu32 ao = bo + impl->attrib_nr_max * priv->tpc_total;\r\nint gpc, ppc;\r\nmmio_refn(info, 0x418810, 0x80000000, s, b);\r\nmmio_refn(info, 0x419848, 0x10000000, s, b);\r\nmmio_wr32(info, 0x405830, (beta << 16) | alpha);\r\nmmio_wr32(info, 0x4064c4, ((alpha / 4) << 16) | max_batches);\r\nfor (gpc = 0; gpc < priv->gpc_nr; gpc++) {\r\nfor (ppc = 0; ppc < priv->ppc_nr[gpc]; ppc++) {\r\nconst u32 a = alpha * priv->ppc_tpc_nr[gpc][ppc];\r\nconst u32 b = beta * priv->ppc_tpc_nr[gpc][ppc];\r\nconst u32 t = timeslice_mode;\r\nconst u32 o = PPC_UNIT(gpc, ppc, 0);\r\nmmio_skip(info, o + 0xc0, (t << 28) | (b << 16) | ++bo);\r\nmmio_wr32(info, o + 0xc0, (t << 28) | (b << 16) | --bo);\r\nbo += impl->attrib_nr_max * priv->ppc_tpc_nr[gpc][ppc];\r\nmmio_wr32(info, o + 0xe4, (a << 16) | ao);\r\nao += impl->alpha_nr_max * priv->ppc_tpc_nr[gpc][ppc];\r\n}\r\n}\r\n}\r\nvoid\r\ngf117_grctx_generate_main(struct gf100_gr_priv *priv, struct gf100_grctx *info)\r\n{\r\nstruct gf100_grctx_oclass *oclass = (void *)nv_engine(priv)->cclass;\r\nint i;\r\nnvkm_mc(priv)->unk260(nvkm_mc(priv), 0);\r\ngf100_gr_mmio(priv, oclass->hub);\r\ngf100_gr_mmio(priv, oclass->gpc);\r\ngf100_gr_mmio(priv, oclass->zcull);\r\ngf100_gr_mmio(priv, oclass->tpc);\r\ngf100_gr_mmio(priv, oclass->ppc);\r\nnv_wr32(priv, 0x404154, 0x00000000);\r\noclass->bundle(info);\r\noclass->pagepool(info);\r\noclass->attrib(info);\r\noclass->unkn(priv);\r\ngf100_grctx_generate_tpcid(priv);\r\ngf100_grctx_generate_r406028(priv);\r\ngf100_grctx_generate_r4060a8(priv);\r\ngk104_grctx_generate_r418bb8(priv);\r\ngf100_grctx_generate_r406800(priv);\r\nfor (i = 0; i < 8; i++)\r\nnv_wr32(priv, 0x4064d0 + (i * 0x04), 0x00000000);\r\ngf100_gr_icmd(priv, oclass->icmd);\r\nnv_wr32(priv, 0x404154, 0x00000400);\r\ngf100_gr_mthd(priv, oclass->mthd);\r\nnvkm_mc(priv)->unk260(nvkm_mc(priv), 1);\r\n}
