   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 6
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"example_project.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.__NVIC_SetPriority,"ax",%progbits
  17              		.align	1
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu fpv4-sp-d16
  23              	__NVIC_SetPriority:
  24              	.LFB111:
  25              		.file 1 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h"
   1:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * @version  V5.0.1
   5:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * @date     30. January 2017
   6:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*
   8:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
   9:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  *
  10:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  *
  12:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  *
  16:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  *
  18:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * limitations under the License.
  23:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
  24:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  25:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  27:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  28:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif
  30:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  31:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  34:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  35:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  36:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  37:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  extern "C" {
  38:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif
  39:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  40:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
  41:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  44:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  47:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  50:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
  53:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  54:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  55:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  56:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  57:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  58:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
  59:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
  61:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
  62:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  63:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*  CMSIS CM4 definitions */
  64:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  ( 5U)                                  /*!< [31:16] CMSIS HAL mai
  65:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   ( 0U)                                  /*!< [15:0]  CMSIS HAL sub
  66:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  67:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< CMSIS HAL version num
  68:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  69:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  70:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  71:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  72:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  73:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** */
  74:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
  75:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  76:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  77:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  78:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #else
  79:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  80:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  81:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #endif
  82:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #else
  83:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  84:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
  85:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  86:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  87:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  88:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  89:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  90:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #else
  91:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  92:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  93:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #endif
  94:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #else
  95:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  96:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
  97:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  98:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
  99:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #else
 103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #endif
 106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #else
 107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #else
 115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #endif
 118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #else
 119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #else
 127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #endif
 130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #else
 131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #else
 139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #endif
 142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #else
 143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #else
 151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #endif
 154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #else
 155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif
 159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
 165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif
 166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  extern "C" {
 176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif
 177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif
 205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** */
 214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #else
 217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif
 219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   Core Register contain:
 234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core Register
 235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 236:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 237:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 238:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 239:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 241:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 243:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 244:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 245:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** */
 246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 249:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 250:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 251:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
 252:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 253:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 254:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 255:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 256:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef union
 258:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 259:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   struct
 260:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
 261:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 262:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 263:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 264:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 265:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 267:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 268:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 269:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 270:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 271:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } APSR_Type;
 272:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 273:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 274:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 276:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 277:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 278:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 279:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 280:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 281:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 282:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 283:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 284:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 285:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 286:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 287:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 288:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 289:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 290:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 291:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 292:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 293:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 294:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 296:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef union
 297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 298:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   struct
 299:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
 300:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 301:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 302:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 303:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 304:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 305:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 306:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 307:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 309:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 311:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 313:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef union
 315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 316:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   struct
 317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
 318:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 319:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 320:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 321:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 322:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 325:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 326:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 329:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 331:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 332:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 333:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 334:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 336:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 338:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 339:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 340:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 342:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 343:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 344:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 345:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 346:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 347:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 348:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 349:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 350:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 352:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 353:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 354:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 355:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 356:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 357:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 358:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 359:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 360:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 361:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 362:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 363:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 364:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 365:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 366:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 367:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 369:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef union
 370:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 371:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   struct
 372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
 373:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 374:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 375:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 376:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 377:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 379:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 380:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 381:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 383:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 384:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 385:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 386:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 387:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 389:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 390:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 391:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 392:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 393:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 394:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 395:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 396:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 397:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 398:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
 399:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 400:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 401:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 402:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 403:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 404:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
 405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 406:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 407:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 408:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 409:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 410:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 411:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 412:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 413:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 414:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 415:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 416:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 417:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 418:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 419:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 420:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 421:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 422:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 423:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 424:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 425:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 426:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 427:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 428:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 429:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 430:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 431:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 432:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
 433:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 434:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 435:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 436:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 437:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 438:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
 439:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 441:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 442:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 443:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 444:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 445:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 446:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 447:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 449:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 450:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 451:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 452:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 453:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 454:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 455:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 456:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 457:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 458:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 459:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 460:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 461:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } SCB_Type;
 462:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 463:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 464:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 465:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 466:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 467:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 468:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 469:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 470:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 472:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 473:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 474:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 475:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 476:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 477:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 478:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 479:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 480:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 481:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 482:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 483:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 484:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 487:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 488:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 489:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 490:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 491:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 492:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 493:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 494:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 495:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 496:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 497:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 498:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 499:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 500:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 501:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 502:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 503:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 504:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 505:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 506:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 507:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 508:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 509:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 510:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 511:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 512:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 513:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 514:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 515:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 516:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 517:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 518:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 519:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 520:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 521:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 522:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 523:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 524:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 525:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 526:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 527:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 528:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 529:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 531:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 532:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 533:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 534:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 535:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 536:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 537:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 538:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 539:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 540:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 541:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 542:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 543:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 544:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 545:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 546:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 547:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 548:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 549:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 550:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 551:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 552:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 553:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 554:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 555:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 556:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 557:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 558:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 559:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 560:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 561:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 562:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 563:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 564:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 565:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 566:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 567:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 568:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 569:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 570:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 571:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 572:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 573:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 574:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 575:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 576:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 577:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 578:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 579:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 580:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 581:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 582:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 583:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 584:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 585:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 586:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 587:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 588:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 589:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 590:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 591:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 592:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 593:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 594:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 595:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 596:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 597:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 598:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 599:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 600:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 601:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 602:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 603:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 604:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 605:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 606:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 607:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 608:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 609:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 610:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 611:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 612:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 613:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 614:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 615:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 616:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 618:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 619:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 620:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 621:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 622:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 623:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 624:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 625:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 626:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 627:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 628:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 629:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 630:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 631:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 632:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 633:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 634:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 635:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 636:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 637:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 638:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 639:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 640:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 641:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 642:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 643:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 644:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 645:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 646:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 647:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 648:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 649:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 650:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 651:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 652:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 653:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 654:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 655:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 656:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 657:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 658:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 659:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 660:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 661:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 662:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 663:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 664:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 665:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 666:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 667:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 668:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 669:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 670:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 671:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 672:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 673:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 674:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 675:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 676:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 677:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 678:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 679:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 680:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 681:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 682:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 683:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 684:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 685:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 686:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 687:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 688:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 689:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 690:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 691:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 692:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 693:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 694:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 695:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 697:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 698:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 699:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 700:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 701:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 702:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 703:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 704:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 705:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 706:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 707:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 708:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 709:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 710:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 711:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
 712:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 713:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 714:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 715:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 716:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 717:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
 718:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 719:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 720:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 721:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 722:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 723:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 724:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 725:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 726:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 727:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 728:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 729:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 730:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 731:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 732:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 733:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 734:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 735:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 736:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 737:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 739:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 740:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 741:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 742:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 743:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 744:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 745:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 746:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 747:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 748:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 749:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 750:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 751:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
 752:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 753:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 754:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 755:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 756:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 757:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
 758:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 759:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 761:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 762:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 763:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 764:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 765:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 766:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 767:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 768:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 769:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 770:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 771:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 772:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 773:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 774:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 775:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 776:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 777:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 778:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 779:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 780:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 781:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 782:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 783:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 784:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 785:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 786:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 787:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 788:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 789:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 790:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 791:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 792:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 793:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 794:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 795:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 796:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 797:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 798:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 799:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 800:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 801:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 802:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 803:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
 804:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 805:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 806:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 807:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 808:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 809:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
 810:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 811:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __OM  union
 812:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
 813:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 814:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 815:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 816:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 817:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 818:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 819:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 820:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 821:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 822:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 823:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 824:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 825:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 826:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 827:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 828:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 829:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 830:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 831:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 832:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 833:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 834:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 835:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 836:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 837:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 838:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 839:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 840:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 841:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 842:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 843:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } ITM_Type;
 844:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 845:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 846:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 847:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 848:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 849:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 850:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 851:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 852:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 853:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 854:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 855:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 856:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 857:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 858:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 859:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 860:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 861:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 862:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 863:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 864:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 865:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 866:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 867:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 868:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 869:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 870:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 871:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 872:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 873:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 874:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 875:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 876:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 877:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 878:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 879:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 880:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 881:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 882:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 883:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 884:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 885:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 886:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 887:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 888:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 889:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 890:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 891:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 892:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 893:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 894:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 895:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 896:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 897:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 898:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 899:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 900:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 901:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 902:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 903:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 904:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 905:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 906:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
 907:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 908:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 909:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 910:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 911:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 912:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
 913:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 914:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 915:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 916:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 917:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 918:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 919:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 920:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 921:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 922:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 923:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 924:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 925:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 926:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 927:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 928:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 929:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 930:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 931:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 932:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 933:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 934:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 935:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 936:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 937:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } DWT_Type;
 938:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 939:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 940:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 941:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 942:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 943:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 944:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 945:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 946:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 947:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 948:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 949:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 950:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 951:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 952:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 953:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 954:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 955:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 956:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 957:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 958:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 959:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 960:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 961:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 962:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 963:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 964:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 965:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 966:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 967:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 968:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 969:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 970:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 971:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 972:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 973:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 974:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 975:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 976:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 977:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 978:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 979:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 980:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 981:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 982:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 983:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 984:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 985:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 986:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 987:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 988:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 989:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 990:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 991:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 992:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 993:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 994:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 995:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 996:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 997:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 998:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 999:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1000:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1001:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1002:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1003:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1004:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1005:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1006:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1007:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1008:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1009:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1010:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1011:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1012:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1013:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1014:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1015:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1016:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1017:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1018:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1019:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1020:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1021:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1022:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1023:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1024:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1025:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1026:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1027:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1028:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1029:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1030:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1031:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1032:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1033:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1034:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1035:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1036:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1037:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1038:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1039:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1040:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1041:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1042:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1043:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1044:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1045:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1046:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1047:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1048:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1049:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1050:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1051:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1052:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1053:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
1054:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1055:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1056:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1057:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1058:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1059:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
1060:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1061:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1062:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1063:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1064:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1065:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1066:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1067:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1068:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1069:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1070:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1071:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1072:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1073:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1074:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1075:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1076:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1077:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1078:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1079:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1080:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1081:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1082:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1083:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1084:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1085:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } TPI_Type;
1086:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1087:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1088:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1089:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1090:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1091:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1092:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1093:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1094:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1095:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1096:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1097:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1098:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1099:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
1210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
1216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } MPU_Type;
1229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1236:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1237:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1241:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1244:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1250:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1251:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1254:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1255:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1258:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1261:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1264:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1267:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1268:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1271:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1272:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1274:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1276:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1277:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1278:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1280:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1282:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1283:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1285:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1286:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1289:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1292:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1293:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1294:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1298:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1299:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1300:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1301:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
1304:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1305:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1306:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1307:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1309:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
1310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1311:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } FPU_Type;
1318:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1319:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1320:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1321:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1322:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1325:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1326:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1329:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1331:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1332:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1333:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1334:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1336:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1338:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1339:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1340:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1342:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1343:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1344:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1345:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1346:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1347:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1348:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1349:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1350:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1352:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1353:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1354:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1355:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1356:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1357:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1358:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1359:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1360:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1361:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1362:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1363:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1364:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1365:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1366:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1367:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1369:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1370:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1371:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1373:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1374:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1375:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1376:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1377:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1379:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1380:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1381:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1383:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1384:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1385:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1386:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1387:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1389:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1390:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1391:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1392:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1393:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1394:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1395:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1396:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1397:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1398:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1399:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1400:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1401:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1402:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1403:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1404:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1406:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1407:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1408:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1409:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
1410:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1411:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1412:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1413:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1414:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1415:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
1416:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1417:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1418:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1419:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1420:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1421:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1422:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1423:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1424:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1425:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1426:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1427:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1428:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1429:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1430:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1431:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1432:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1433:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1434:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1435:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1436:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1437:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1438:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1439:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1441:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1442:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1443:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1444:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1445:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1446:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1447:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1449:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1450:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1451:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1452:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1453:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1454:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1455:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1456:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1457:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1458:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1459:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1460:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1461:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1462:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1463:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1464:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1465:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1466:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1467:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1468:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1469:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1470:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1472:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1473:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1474:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1475:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1476:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1477:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1478:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1479:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1480:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1481:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1482:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1483:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1484:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1487:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1488:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1489:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1490:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1491:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1492:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1493:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1494:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1495:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1496:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1497:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1498:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1499:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1500:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1501:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1502:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1503:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1504:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1505:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1506:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1507:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1508:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1509:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1510:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1511:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1512:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1513:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1514:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
1515:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1516:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1517:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1518:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1519:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1520:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1521:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1522:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** */
1523:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1524:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1525:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1526:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1527:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1528:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1529:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** */
1531:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1532:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1533:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1534:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1535:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1536:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1537:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1538:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1539:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1540:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
1541:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1542:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1543:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1544:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1545:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1546:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1547:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1548:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1549:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1550:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1551:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1552:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1553:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1554:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1555:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1556:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1557:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1558:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1559:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1560:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1561:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1562:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1563:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1564:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1565:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif
1566:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1567:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1568:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1569:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1570:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} */
1571:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1572:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1573:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1574:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1575:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1576:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1577:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1578:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1579:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1580:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1581:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1582:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1583:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1584:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** */
1585:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1586:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1587:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1588:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1589:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1590:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1591:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1592:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1593:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
1594:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1595:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1596:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1597:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1598:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1599:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
1600:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1601:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #else
1602:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1603:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1604:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1605:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1606:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1607:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1608:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1609:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1610:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1611:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1612:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1613:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1614:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1615:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1616:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1618:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1619:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
1620:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1621:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #else
1622:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1623:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1624:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1625:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1626:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1627:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1628:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1629:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1630:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1631:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1632:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1633:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1634:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1635:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1636:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1637:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1638:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1639:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1640:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1641:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1642:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1643:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1644:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1645:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1646:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1647:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1648:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1649:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1650:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1651:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1652:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1653:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1654:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1655:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1656:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1657:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1658:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1659:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1660:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1661:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1662:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1663:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1664:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1665:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Enable Interrupt
1666:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1667:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1668:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1669:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1670:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1671:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1672:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1673:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1674:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1675:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1676:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1677:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1678:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1679:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1680:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1681:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1682:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1683:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1684:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1685:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1686:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1687:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1688:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1689:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1690:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1691:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1692:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1693:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   else
1694:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1695:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return(0U);
1696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1697:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1698:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1699:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1700:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1701:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Disable Interrupt
1702:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1703:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1704:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1705:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1706:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1707:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1708:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1709:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1710:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1711:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     __DSB();
1712:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     __ISB();
1713:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1714:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1715:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1716:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1717:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1718:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Get Pending Interrupt
1719:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1720:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1721:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1722:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1723:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1724:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1725:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1726:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1727:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1728:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1729:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1730:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1731:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   else
1732:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1733:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return(0U);
1734:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1735:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1736:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1737:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1739:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Set Pending Interrupt
1740:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1741:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1742:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1743:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1744:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1745:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1746:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1747:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1748:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1749:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1750:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1751:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1752:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1753:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1754:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1755:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1756:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1757:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1758:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1759:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1761:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1762:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1763:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1764:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1765:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1766:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1767:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1768:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1769:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Get Active Interrupt
1770:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1771:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1772:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not active.
1773:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is active.
1774:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1775:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1776:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1777:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1778:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1779:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1780:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1781:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1782:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   else
1783:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1784:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return(0U);
1785:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1786:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1787:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1788:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1789:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1790:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Priority
1791:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1792:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1793:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1794:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1795:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]  priority  Priority to set.
1796:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1797:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1798:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1799:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
  26              		.loc 1 1799 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 8
  29              		@ frame_needed = 1, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31 0000 80B4     		push	{r7}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 7, -4
  35 0002 83B0     		sub	sp, sp, #12
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 16
  38 0004 00AF     		add	r7, sp, #0
  39              	.LCFI2:
  40              		.cfi_def_cfa_register 7
  41 0006 0346     		mov	r3, r0
  42 0008 3960     		str	r1, [r7]
  43 000a FB71     		strb	r3, [r7, #7]
1800:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
  44              		.loc 1 1800 0
  45 000c 97F90730 		ldrsb	r3, [r7, #7]
  46 0010 002B     		cmp	r3, #0
  47 0012 0ADB     		blt	.L2
1801:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1802:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
  48              		.loc 1 1802 0
  49 0014 3B68     		ldr	r3, [r7]
  50 0016 DAB2     		uxtb	r2, r3
  51 0018 0C49     		ldr	r1, .L5
  52 001a 97F90730 		ldrsb	r3, [r7, #7]
  53 001e 9200     		lsls	r2, r2, #2
  54 0020 D2B2     		uxtb	r2, r2
  55 0022 0B44     		add	r3, r3, r1
  56 0024 83F80023 		strb	r2, [r3, #768]
1803:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1804:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   else
1805:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1806:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1807:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1808:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
  57              		.loc 1 1808 0
  58 0028 0AE0     		b	.L4
  59              	.L2:
1806:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
  60              		.loc 1 1806 0
  61 002a 3B68     		ldr	r3, [r7]
  62 002c DAB2     		uxtb	r2, r3
  63 002e 0849     		ldr	r1, .L5+4
  64 0030 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
  65 0032 03F00F03 		and	r3, r3, #15
  66 0036 043B     		subs	r3, r3, #4
  67 0038 9200     		lsls	r2, r2, #2
  68 003a D2B2     		uxtb	r2, r2
  69 003c 0B44     		add	r3, r3, r1
  70 003e 1A76     		strb	r2, [r3, #24]
  71              	.L4:
  72              		.loc 1 1808 0
  73 0040 00BF     		nop
  74 0042 0C37     		adds	r7, r7, #12
  75              	.LCFI3:
  76              		.cfi_def_cfa_offset 4
  77 0044 BD46     		mov	sp, r7
  78              	.LCFI4:
  79              		.cfi_def_cfa_register 13
  80              		@ sp needed
  81 0046 5DF8047B 		ldr	r7, [sp], #4
  82              	.LCFI5:
  83              		.cfi_restore 7
  84              		.cfi_def_cfa_offset 0
  85 004a 7047     		bx	lr
  86              	.L6:
  87              		.align	2
  88              	.L5:
  89 004c 00E100E0 		.word	-536813312
  90 0050 00ED00E0 		.word	-536810240
  91              		.cfi_endproc
  92              	.LFE111:
  94              		.section	.text.SysTick_Config,"ax",%progbits
  95              		.align	1
  96              		.syntax unified
  97              		.thumb
  98              		.thumb_func
  99              		.fpu fpv4-sp-d16
 101              	SysTick_Config:
 102              	.LFB119:
1809:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1810:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1811:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1812:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Priority
1813:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1814:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1815:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1816:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1817:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return             Interrupt Priority.
1818:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1819:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1820:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1821:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1822:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1823:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1824:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1825:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS))
1826:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1827:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   else
1828:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1829:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))
1830:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1831:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1832:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1833:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1834:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1835:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Encode Priority
1836:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1837:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            preemptive priority value, and subpriority value.
1838:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1839:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1840:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1841:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1842:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1843:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1844:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1845:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1846:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1847:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1848:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1849:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1850:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1851:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1852:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1853:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1854:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   return (
1855:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1856:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1857:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****          );
1858:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1859:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1860:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1861:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1862:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Decode Priority
1863:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Decodes an interrupt priority value with a given priority group to
1864:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            preemptive priority value and subpriority value.
1865:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1866:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1867:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1868:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1869:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1870:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1871:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1872:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1873:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1874:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1875:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1876:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1877:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1878:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1879:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1880:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1881:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1882:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1883:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1884:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1885:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1886:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1887:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Vector
1888:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1889:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1890:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1891:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            VTOR must been relocated to SRAM before.
1892:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn      Interrupt number
1893:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]   vector    Address of interrupt handler function
1894:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1895:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1896:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1897:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1898:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1899:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1900:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1901:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1902:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1903:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Vector
1904:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Reads an interrupt vector from interrupt vector table.
1905:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1906:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1907:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn      Interrupt number.
1908:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return                 Address of interrupt handler function
1909:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1910:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1911:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1912:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1913:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1914:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1915:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1916:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1917:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1918:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   System Reset
1919:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Initiates a system reset request to reset the MCU.
1920:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1921:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SystemReset(void)
1922:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1923:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __DSB();                                                          /* Ensure all outstanding memor
1924:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****                                                                        buffered write are completed
1925:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1926:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1927:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1928:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __DSB();                                                          /* Ensure completion of memory 
1929:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1930:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   for(;;)                                                           /* wait until reset */
1931:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1932:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     __NOP();
1933:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1934:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1935:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1936:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of CMSIS_Core_NVICFunctions */
1937:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1938:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1939:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* ##########################  FPU functions  #################################### */
1940:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1941:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1942:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
1943:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Function that provides FPU type.
1944:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
1945:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1946:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1947:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1948:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   get FPU type
1949:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details returns the FPU type
1950:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \returns
1951:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****    - \b  0: No FPU
1952:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****    - \b  1: Single precision FPU
1953:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****    - \b  2: Double + Single precision FPU
1954:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1955:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
1956:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1957:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t mvfr0;
1958:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1959:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   mvfr0 = FPU->MVFR0;
1960:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1961:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1962:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return 1U;           /* Single precision FPU */
1963:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1964:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   else
1965:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1966:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return 0U;           /* No FPU */
1967:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1968:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1969:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1970:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1971:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of CMSIS_Core_FpuFunctions */
1972:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1973:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1974:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1975:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* ##################################    SysTick function  ########################################
1976:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1977:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1978:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1979:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Functions that configure the System.
1980:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
1981:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1982:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1983:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
1984:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1985:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1986:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   System Tick Configuration
1987:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
1988:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            Counter is in free running mode to generate periodic interrupts.
1989:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]  ticks  Number of ticks between two interrupts.
1990:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return          0  Function succeeded.
1991:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return          1  Function failed.
1992:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
1993:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
1994:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            must contain a vendor-specific implementation of this function.
1995:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1996:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
1997:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 103              		.loc 1 1997 0
 104              		.cfi_startproc
 105              		@ args = 0, pretend = 0, frame = 8
 106              		@ frame_needed = 1, uses_anonymous_args = 0
 107 0000 80B5     		push	{r7, lr}
 108              	.LCFI6:
 109              		.cfi_def_cfa_offset 8
 110              		.cfi_offset 7, -8
 111              		.cfi_offset 14, -4
 112 0002 82B0     		sub	sp, sp, #8
 113              	.LCFI7:
 114              		.cfi_def_cfa_offset 16
 115 0004 00AF     		add	r7, sp, #0
 116              	.LCFI8:
 117              		.cfi_def_cfa_register 7
 118 0006 7860     		str	r0, [r7, #4]
1998:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 119              		.loc 1 1998 0
 120 0008 7B68     		ldr	r3, [r7, #4]
 121 000a 013B     		subs	r3, r3, #1
 122 000c B3F1807F 		cmp	r3, #16777216
 123 0010 01D3     		bcc	.L8
1999:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
2000:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return (1UL);                                                   /* Reload value impossible */
 124              		.loc 1 2000 0
 125 0012 0123     		movs	r3, #1
 126 0014 0FE0     		b	.L9
 127              	.L8:
2001:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
2002:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
2003:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 128              		.loc 1 2003 0
 129 0016 0A4A     		ldr	r2, .L10
 130 0018 7B68     		ldr	r3, [r7, #4]
 131 001a 013B     		subs	r3, r3, #1
 132 001c 5360     		str	r3, [r2, #4]
2004:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
 133              		.loc 1 2004 0
 134 001e 3F21     		movs	r1, #63
 135 0020 4FF0FF30 		mov	r0, #-1
 136 0024 FFF7FEFF 		bl	__NVIC_SetPriority
2005:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 137              		.loc 1 2005 0
 138 0028 054B     		ldr	r3, .L10
 139 002a 0022     		movs	r2, #0
 140 002c 9A60     		str	r2, [r3, #8]
2006:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 141              		.loc 1 2006 0
 142 002e 044B     		ldr	r3, .L10
 143 0030 0722     		movs	r2, #7
 144 0032 1A60     		str	r2, [r3]
2007:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****                    SysTick_CTRL_TICKINT_Msk   |
2008:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****                    SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTi
2009:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   return (0UL);                                                     /* Function successful */
 145              		.loc 1 2009 0
 146 0034 0023     		movs	r3, #0
 147              	.L9:
2010:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
 148              		.loc 1 2010 0
 149 0036 1846     		mov	r0, r3
 150 0038 0837     		adds	r7, r7, #8
 151              	.LCFI9:
 152              		.cfi_def_cfa_offset 8
 153 003a BD46     		mov	sp, r7
 154              	.LCFI10:
 155              		.cfi_def_cfa_register 13
 156              		@ sp needed
 157 003c 80BD     		pop	{r7, pc}
 158              	.L11:
 159 003e 00BF     		.align	2
 160              	.L10:
 161 0040 10E000E0 		.word	-536813552
 162              		.cfi_endproc
 163              	.LFE119:
 165              		.section	.text.XMC_GPIO_SetOutputHigh,"ax",%progbits
 166              		.align	1
 167              		.syntax unified
 168              		.thumb
 169              		.thumb_func
 170              		.fpu fpv4-sp-d16
 172              	XMC_GPIO_SetOutputHigh:
 173              	.LFB130:
 174              		.file 2 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h"
   1:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
   2:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @file xmc_gpio.h
   3:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @date 2015-06-20
   4:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
   5:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @cond
   6:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  **************************************************************************************************
   7:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * XMClib v2.1.16 - XMC Peripheral Driver Library 
   8:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
   9:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Copyright (c) 2015-2017, Infineon Technologies AG
  10:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * All rights reserved.                        
  11:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *                                             
  12:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * following conditions are met:   
  14:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *                                                                              
  15:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * disclaimer.                        
  17:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * 
  18:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * 
  21:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * products derived from this software without specific prior written permission.                  
  23:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *                                                                              
  24:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *                                                                              
  32:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  **************************************************************************************************
  35:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
  36:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Change History
  37:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * --------------
  38:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
  39:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * 2015-02-20:
  40:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *     - Initial draft<br>
  41:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *     - Documentation improved <br>
  42:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *      
  43:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * 2015-06-20:
  44:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *     - Removed version macros and declaration of GetDriverVersion API
  45:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
  46:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @endcond
  47:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
  48:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
  49:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
  50:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #ifndef XMC_GPIO_H
  51:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #define XMC_GPIO_H
  52:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
  53:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**************************************************************************************************
  54:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * HEADER FILES
  55:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  **************************************************************************************************
  56:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
  57:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #include "xmc_common.h"
  58:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
  59:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
  60:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @addtogroup XMClib XMC Peripheral Library
  61:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @{
  62:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
  63:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
  64:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
  65:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @addtogroup GPIO
  66:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @brief General Purpose Input Output (GPIO) driver for the XMC microcontroller family.
  67:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
  68:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * GPIO driver provide a generic and very flexible software interface for all standard digital I/O 
  69:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Each port slice has individual interfaces for the operation as General Purpose I/O and it furthe
  70:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * connectivity to the on-chip periphery and the control for the pad characteristics. 
  71:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
  72:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * The driver is divided into Input and Output mode.
  73:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
  74:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Input mode features:
  75:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * -# Configuration structure XMC_GPIO_CONFIG_t and initialization function XMC_GPIO_Init()
  76:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * -# Allows the selection of weak pull-up or pull-down device. Configuration structure XMC_GPIO_MO
  77:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \if XMC1
  78:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * -# Allows the selection of input hysteresis. XMC_GPIO_SetInputHysteresis()
  79:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \endif
  80:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
  81:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * 
  82:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Output mode features:
  83:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * -# Allows the selection of push pull/open drain and Alternate output. Configuration structure XM
  84:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \if XMC4
  85:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * -# Allows the selection of pad driver strength. Configuration structure XMC_GPIO_OUTPUT_STRENGTH
  86:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \endif
  87:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
  88:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * -# Allows the selection of initial output level. Configuration structure XMC_GPIO_OUTPUT_LEVEL_t
  89:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
  90:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *@{
  91:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
  92:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  
  93:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**************************************************************************************************
  94:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * MACROS
  95:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  **************************************************************************************************
  96:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
  97:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #define PORT_IOCR_PC_Pos PORT0_IOCR0_PC0_Pos
  98:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #define PORT_IOCR_PC_Msk PORT0_IOCR0_PC0_Msk
  99:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #define PORT_IOCR_PC_Size 				(8U)
 101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 											
 102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #define XMC_GPIO_CHECK_OUTPUT_LEVEL(level) ((level == XMC_GPIO_OUTPUT_LEVEL_LOW) || \
 104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****                                             (level == XMC_GPIO_OUTPUT_LEVEL_HIGH))
 105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****                                             
 106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #define XMC_GPIO_CHECK_HWCTRL(hwctrl) ((hwctrl == XMC_GPIO_HWCTRL_DISABLED) || \
 107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****                                        (hwctrl == XMC_GPIO_HWCTRL_PERIPHERAL1) || \
 108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****                                        (hwctrl == XMC_GPIO_HWCTRL_PERIPHERAL2))                    
 109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****                                             
 110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**************************************************************************************************
 111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * ENUMS
 112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  **************************************************************************************************
 113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
 116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Defines output level of a pin. Use type \a XMC_GPIO_OUTPUT_LEVEL_t for this enum.
 117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
 118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** typedef enum XMC_GPIO_OUTPUT_LEVEL
 119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** {
 120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   XMC_GPIO_OUTPUT_LEVEL_LOW  = 0x10000U, /**<  Reset bit */
 121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   XMC_GPIO_OUTPUT_LEVEL_HIGH = 0x1U, 	/**< Set bit  */
 122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** } XMC_GPIO_OUTPUT_LEVEL_t;
 123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
 125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Defines direct hardware control characteristics of the pin . Use type \a XMC_GPIO_HWCTRL_t for t
 126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
 127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** typedef enum XMC_GPIO_HWCTRL
 128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** {
 129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   XMC_GPIO_HWCTRL_DISABLED     = 0x0U, /**<  Software control only */
 130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   XMC_GPIO_HWCTRL_PERIPHERAL1  = 0x1U, /**<  HWI0/HWO0 control path can override the software confi
 131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   XMC_GPIO_HWCTRL_PERIPHERAL2  = 0x2U  /**<  HWI1/HWO1 control path can override the software confi
 132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** } XMC_GPIO_HWCTRL_t;
 133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**************************************************************************************************
 135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * DEVICE FAMILY EXTENSIONS
 136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  **************************************************************************************************
 137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  #if UC_FAMILY == XMC1
 139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #include "xmc1_gpio.h"
 140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #elif UC_FAMILY == XMC4
 141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #include "xmc4_gpio.h"
 142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #else
 143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #error "xmc_gpio.h: family device not supported"
 144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #endif
 145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**************************************************************************************************
 147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * API PROTOTYPES
 148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  **************************************************************************************************
 149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #ifdef __cplusplus
 151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** extern "C" {
 152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #endif
 153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
 156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  port	  Constant pointer pointing to GPIO port, to access port registers like Pn_OUT,Pn_O
 157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  pin	  Port pin number.
 158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  config GPIO configuration data structure. Refer data structure @ref XMC_GPIO_CONFIG_t fo
 159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @return None
 161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Description:</b><br>
 163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \if XMC1
 164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Initializes input / output mode settings like, pull up / pull down devices,hysteresis, push pull
 165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Also configures alternate function outputs and clears hardware port control for a selected \a po
 166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \a config provides selected I/O settings. It configures hardware registers Pn_IOCR,Pn_OUT, Pn_OM
 167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \endif
 168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \if XMC4
 169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Initializes input / output mode settings like, pull up / pull down devices,push pull /open drain
 170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Also configures alternate function outputs and clears hardware port control for selected \a port
 171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * It configures hardware registers Pn_IOCR,Pn_OUT,Pn_OMR,Pn_PDISC and Pn_PDR.\n
 172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \endif
 173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Related APIs:</b><BR>
 175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *  None
 176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Note:</b><br>
 178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * This API is called in definition of DAVE_init by code generation and therefore should not be exp
 179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * for the normal operation. Use other APIs only after DAVE_init is called successfully (returns DA
 180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
 183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  
 185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** void XMC_GPIO_Init(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_CONFIG_t *const c
 186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  
 187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
 188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  port	Constant pointer pointing to GPIO port, to access hardware register Pn_IOCR.
 190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  pin	Port pin number.
 191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  mode input / output functionality selection. Refer @ref XMC_GPIO_MODE_t for valid values
 192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @return None
 194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Description:</b><br>
 196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Sets digital input and output driver functionality and characteristics of a GPIO port pin. It co
 197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * registers Pn_IOCR. \a mode is initially configured during initialization in XMC_GPIO_Init(). Cal
 198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * the port direction functionality as needed later in the program.
 199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Related APIs:</b><BR>
 201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *  None
 202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
 204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** void XMC_GPIO_SetMode(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_MODE_t mode);
 206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
 209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  port	 Constant pointer pointing to GPIO port, to access hardware register Pn_OMR.
 211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  pin	 Port pin number.
 212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  level output level selection. Refer @ref XMC_GPIO_OUTPUT_LEVEL_t for valid values.
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @return None
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Description:</b><br>
 217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Set port pin output level to high or low.It configures hardware registers Pn_OMR.\a level is ini
 218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * configured during initialization in XMC_GPIO_Init(). Call this API to alter output level as need
 219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Related APIs:</b><BR>
 221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *  XMC_GPIO_SetOutputHigh(), XMC_GPIO_SetOutputLow().
 222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Note:</b><br>
 224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Prior to this api, user has to configure port pin to output mode using XMC_GPIO_SetMode().
 225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
 227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** __STATIC_INLINE void XMC_GPIO_SetOutputLevel(XMC_GPIO_PORT_t *const port, const uint8_t pin, const 
 230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** {
 231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   XMC_ASSERT("XMC_GPIO_SetOutputLevel: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));
 232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   XMC_ASSERT("XMC_GPIO_SetOutputLevel: Invalid output level", XMC_GPIO_CHECK_OUTPUT_LEVEL(level));
 233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   
 234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   port->OMR = (uint32_t)level << pin;
 235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** }
 236:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 237:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 238:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
 239:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  port constant pointer pointing to GPIO port, to access hardware register Pn_OMR.
 240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  pin	Port pin number.
 241:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @return None
 243:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 244:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Description:</b><br>
 245:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *  Sets port pin output to high. It configures hardware registers Pn_OMR.
 246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *  \par<b>Related APIs:</b><BR>
 248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *  XMC_GPIO_SetOutputLow()
 249:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 250:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Note:</b><br>
 251:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Prior to this api, user has to configure port pin to output mode using XMC_GPIO_SetMode().\n
 252:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value 
 253:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 254:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
 255:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 256:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** __STATIC_INLINE void XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT_t *const port, const uint8_t pin)
 257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** {
 175              		.loc 2 257 0
 176              		.cfi_startproc
 177              		@ args = 0, pretend = 0, frame = 8
 178              		@ frame_needed = 1, uses_anonymous_args = 0
 179              		@ link register save eliminated.
 180 0000 80B4     		push	{r7}
 181              	.LCFI11:
 182              		.cfi_def_cfa_offset 4
 183              		.cfi_offset 7, -4
 184 0002 83B0     		sub	sp, sp, #12
 185              	.LCFI12:
 186              		.cfi_def_cfa_offset 16
 187 0004 00AF     		add	r7, sp, #0
 188              	.LCFI13:
 189              		.cfi_def_cfa_register 7
 190 0006 7860     		str	r0, [r7, #4]
 191 0008 0B46     		mov	r3, r1
 192 000a FB70     		strb	r3, [r7, #3]
 258:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   XMC_ASSERT("XMC_GPIO_SetOutputHigh: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));
 259:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 260:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   port->OMR = (uint32_t)0x1U << pin;
 193              		.loc 2 260 0
 194 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 195 000e 0122     		movs	r2, #1
 196 0010 9A40     		lsls	r2, r2, r3
 197 0012 7B68     		ldr	r3, [r7, #4]
 198 0014 5A60     		str	r2, [r3, #4]
 261:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** }
 199              		.loc 2 261 0
 200 0016 00BF     		nop
 201 0018 0C37     		adds	r7, r7, #12
 202              	.LCFI14:
 203              		.cfi_def_cfa_offset 4
 204 001a BD46     		mov	sp, r7
 205              	.LCFI15:
 206              		.cfi_def_cfa_register 13
 207              		@ sp needed
 208 001c 5DF8047B 		ldr	r7, [sp], #4
 209              	.LCFI16:
 210              		.cfi_restore 7
 211              		.cfi_def_cfa_offset 0
 212 0020 7047     		bx	lr
 213              		.cfi_endproc
 214              	.LFE130:
 216              		.section	.text.XMC_GPIO_SetOutputLow,"ax",%progbits
 217              		.align	1
 218              		.syntax unified
 219              		.thumb
 220              		.thumb_func
 221              		.fpu fpv4-sp-d16
 223              	XMC_GPIO_SetOutputLow:
 224              	.LFB131:
 262:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 263:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
 264:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 265:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  port	constant pointer pointing to GPIO port, to access hardware register Pn_OMR.
 266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  pin	port pin number.
 267:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 268:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @return  None
 269:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 270:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *\par<b>Description:</b><br>
 271:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Sets port pin output to low. It configures hardware registers Pn_OMR.\n
 272:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 273:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Related APIs:</b><BR>>
 274:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * XMC_GPIO_SetOutputHigh()
 275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 276:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *\par<b>Note:</b><br>
 277:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Prior to this api, user has to configure port pin to output mode using XMC_GPIO_SetMode().
 278:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value 
 279:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 280:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
 281:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 282:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** __STATIC_INLINE void XMC_GPIO_SetOutputLow(XMC_GPIO_PORT_t *const port, const uint8_t pin)
 283:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** {
 225              		.loc 2 283 0
 226              		.cfi_startproc
 227              		@ args = 0, pretend = 0, frame = 8
 228              		@ frame_needed = 1, uses_anonymous_args = 0
 229              		@ link register save eliminated.
 230 0000 80B4     		push	{r7}
 231              	.LCFI17:
 232              		.cfi_def_cfa_offset 4
 233              		.cfi_offset 7, -4
 234 0002 83B0     		sub	sp, sp, #12
 235              	.LCFI18:
 236              		.cfi_def_cfa_offset 16
 237 0004 00AF     		add	r7, sp, #0
 238              	.LCFI19:
 239              		.cfi_def_cfa_register 7
 240 0006 7860     		str	r0, [r7, #4]
 241 0008 0B46     		mov	r3, r1
 242 000a FB70     		strb	r3, [r7, #3]
 284:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   XMC_ASSERT("XMC_GPIO_SetOutputLow: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));
 285:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 286:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   port->OMR = 0x10000U << pin;
 243              		.loc 2 286 0
 244 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 245 000e 4FF48032 		mov	r2, #65536
 246 0012 9A40     		lsls	r2, r2, r3
 247 0014 7B68     		ldr	r3, [r7, #4]
 248 0016 5A60     		str	r2, [r3, #4]
 287:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** }
 249              		.loc 2 287 0
 250 0018 00BF     		nop
 251 001a 0C37     		adds	r7, r7, #12
 252              	.LCFI20:
 253              		.cfi_def_cfa_offset 4
 254 001c BD46     		mov	sp, r7
 255              	.LCFI21:
 256              		.cfi_def_cfa_register 13
 257              		@ sp needed
 258 001e 5DF8047B 		ldr	r7, [sp], #4
 259              	.LCFI22:
 260              		.cfi_restore 7
 261              		.cfi_def_cfa_offset 0
 262 0022 7047     		bx	lr
 263              		.cfi_endproc
 264              	.LFE131:
 266              		.global	str
 267              		.data
 268              		.align	2
 271              	str:
 272 0000 49204341 		.ascii	"I CAN MORSE\000"
 272      4E204D4F 
 272      52534500 
 273              		.comm	MC,512,4
 274              		.global	count
 275              		.bss
 276              		.align	1
 279              	count:
 280 0000 0000     		.space	2
 281              		.global	i
 282              		.align	1
 285              	i:
 286 0002 0000     		.space	2
 287              		.global	j
 288              		.align	1
 291              	j:
 292 0004 0000     		.space	2
 293              		.comm	d,4,4
 294              		.section	.rodata
 295              		.align	2
 296              	.LC0:
 297 0000 80       		.byte	-128
 298 0001 000000   		.space	3
 299 0004 00000100 		.word	65536
 300 0008 00       		.byte	0
 301 0009 000000   		.space	3
 302              		.section	.text.main,"ax",%progbits
 303              		.align	1
 304              		.global	main
 305              		.syntax unified
 306              		.thumb
 307              		.thumb_func
 308              		.fpu fpv4-sp-d16
 310              	main:
 311              	.LFB138:
 312              		.file 3 "example_project.c"
   1:example_project.c **** #include <xmc_gpio.h>
   2:example_project.c **** 
   3:example_project.c **** char str[]="I CAN MORSE";
   4:example_project.c **** 
   5:example_project.c **** unsigned short MC[256],count=0,i=0,j=0;
   6:example_project.c **** 
   7:example_project.c **** unsigned long d;
   8:example_project.c **** 
   9:example_project.c **** int main(void)
  10:example_project.c **** {
 313              		.loc 3 10 0
 314              		.cfi_startproc
 315              		@ args = 0, pretend = 0, frame = 16
 316              		@ frame_needed = 1, uses_anonymous_args = 0
 317 0000 80B5     		push	{r7, lr}
 318              	.LCFI23:
 319              		.cfi_def_cfa_offset 8
 320              		.cfi_offset 7, -8
 321              		.cfi_offset 14, -4
 322 0002 84B0     		sub	sp, sp, #16
 323              	.LCFI24:
 324              		.cfi_def_cfa_offset 24
 325 0004 00AF     		add	r7, sp, #0
 326              	.LCFI25:
 327              		.cfi_def_cfa_register 7
  11:example_project.c ****   const XMC_GPIO_CONFIG_t LED_config = \
 328              		.loc 3 11 0
 329 0006 A64A     		ldr	r2, .L59
 330 0008 3B1D     		adds	r3, r7, #4
 331 000a 07CA     		ldm	r2, {r0, r1, r2}
 332 000c 83E80700 		stm	r3, {r0, r1, r2}
  12:example_project.c ****         {.mode=XMC_GPIO_MODE_OUTPUT_PUSH_PULL,\
  13:example_project.c ****          .output_level=XMC_GPIO_OUTPUT_LEVEL_LOW,\
  14:example_project.c ****          .output_strength=XMC_GPIO_OUTPUT_STRENGTH_STRONG_SHARP_EDGE};
  15:example_project.c **** 
  16:example_project.c ****   XMC_GPIO_Init(P1_1, &LED_config);
 333              		.loc 3 16 0
 334 0010 3B1D     		adds	r3, r7, #4
 335 0012 1A46     		mov	r2, r3
 336 0014 0121     		movs	r1, #1
 337 0016 A348     		ldr	r0, .L59+4
 338 0018 FFF7FEFF 		bl	XMC_GPIO_Init
  17:example_project.c **** 
  18:example_project.c ****   strcpy(str,strlwr(str));
 339              		.loc 3 18 0
 340 001c A248     		ldr	r0, .L59+8
 341 001e FFF7FEFF 		bl	strlwr
 342 0022 0346     		mov	r3, r0
 343 0024 1946     		mov	r1, r3
 344 0026 A048     		ldr	r0, .L59+8
 345 0028 FFF7FEFF 		bl	strcpy
  19:example_project.c **** 
  20:example_project.c ****   for(i=0;str[i]!='\0';++i)
 346              		.loc 3 20 0
 347 002c 9F4B     		ldr	r3, .L59+12
 348 002e 0022     		movs	r2, #0
 349 0030 1A80     		strh	r2, [r3]	@ movhi
 350 0032 01F030BB 		b	.L15
 351              	.L55:
  21:example_project.c ****   {
  22:example_project.c ****     switch(str[i])
 352              		.loc 3 22 0
 353 0036 9D4B     		ldr	r3, .L59+12
 354 0038 1B88     		ldrh	r3, [r3]
 355 003a 1A46     		mov	r2, r3
 356 003c 9A4B     		ldr	r3, .L59+8
 357 003e 9B5C     		ldrb	r3, [r3, r2]	@ zero_extendqisi2
 358 0040 203B     		subs	r3, r3, #32
 359 0042 5A2B     		cmp	r3, #90
 360 0044 01F20083 		bhi	.L16
 361 0048 01A2     		adr	r2, .L18
 362 004a 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 363 004e 00BF     		.p2align 2
 364              	.L18:
 365 0050 31160000 		.word	.L17+1
 366 0054 49160000 		.word	.L16+1
 367 0058 49160000 		.word	.L16+1
 368 005c 49160000 		.word	.L16+1
 369 0060 49160000 		.word	.L16+1
 370 0064 49160000 		.word	.L16+1
 371 0068 49160000 		.word	.L16+1
 372 006c 49160000 		.word	.L16+1
 373 0070 49160000 		.word	.L16+1
 374 0074 49160000 		.word	.L16+1
 375 0078 49160000 		.word	.L16+1
 376 007c 49160000 		.word	.L16+1
 377 0080 49160000 		.word	.L16+1
 378 0084 49160000 		.word	.L16+1
 379 0088 49160000 		.word	.L16+1
 380 008c 49160000 		.word	.L16+1
 381 0090 490E0000 		.word	.L19+1
 382 0094 110F0000 		.word	.L20+1
 383 0098 D90F0000 		.word	.L21+1
 384 009c A9100000 		.word	.L22+1
 385 00a0 71110000 		.word	.L23+1
 386 00a4 39120000 		.word	.L24+1
 387 00a8 09130000 		.word	.L25+1
 388 00ac D1130000 		.word	.L26+1
 389 00b0 99140000 		.word	.L27+1
 390 00b4 69150000 		.word	.L28+1
 391 00b8 49160000 		.word	.L16+1
 392 00bc 49160000 		.word	.L16+1
 393 00c0 49160000 		.word	.L16+1
 394 00c4 49160000 		.word	.L16+1
 395 00c8 49160000 		.word	.L16+1
 396 00cc 49160000 		.word	.L16+1
 397 00d0 49160000 		.word	.L16+1
 398 00d4 49160000 		.word	.L16+1
 399 00d8 49160000 		.word	.L16+1
 400 00dc 49160000 		.word	.L16+1
 401 00e0 49160000 		.word	.L16+1
 402 00e4 49160000 		.word	.L16+1
 403 00e8 49160000 		.word	.L16+1
 404 00ec 49160000 		.word	.L16+1
 405 00f0 49160000 		.word	.L16+1
 406 00f4 49160000 		.word	.L16+1
 407 00f8 49160000 		.word	.L16+1
 408 00fc 49160000 		.word	.L16+1
 409 0100 49160000 		.word	.L16+1
 410 0104 49160000 		.word	.L16+1
 411 0108 49160000 		.word	.L16+1
 412 010c 49160000 		.word	.L16+1
 413 0110 49160000 		.word	.L16+1
 414 0114 49160000 		.word	.L16+1
 415 0118 49160000 		.word	.L16+1
 416 011c 49160000 		.word	.L16+1
 417 0120 49160000 		.word	.L16+1
 418 0124 49160000 		.word	.L16+1
 419 0128 49160000 		.word	.L16+1
 420 012c 49160000 		.word	.L16+1
 421 0130 49160000 		.word	.L16+1
 422 0134 49160000 		.word	.L16+1
 423 0138 49160000 		.word	.L16+1
 424 013c 49160000 		.word	.L16+1
 425 0140 49160000 		.word	.L16+1
 426 0144 49160000 		.word	.L16+1
 427 0148 49160000 		.word	.L16+1
 428 014c 49160000 		.word	.L16+1
 429 0150 49160000 		.word	.L16+1
 430 0154 BD010000 		.word	.L29+1
 431 0158 03020000 		.word	.L30+1
 432 015c B9020000 		.word	.L31+1
 433 0160 57030000 		.word	.L32+1
 434 0164 C9030000 		.word	.L33+1
 435 0168 E3030000 		.word	.L34+1
 436 016c 81040000 		.word	.L35+1
 437 0170 FD040000 		.word	.L36+1
 438 0174 9B050000 		.word	.L37+1
 439 0178 E1050000 		.word	.L38+1
 440 017c 7F060000 		.word	.L39+1
 441 0180 F1060000 		.word	.L40+1
 442 0184 99070000 		.word	.L41+1
 443 0188 DF070000 		.word	.L42+1
 444 018c 25080000 		.word	.L43+1
 445 0190 97080000 		.word	.L44+1
 446 0194 35090000 		.word	.L45+1
 447 0198 DD090000 		.word	.L46+1
 448 019c 4F0A0000 		.word	.L47+1
 449 01a0 C10A0000 		.word	.L48+1
 450 01a4 DB0A0000 		.word	.L49+1
 451 01a8 4D0B0000 		.word	.L50+1
 452 01ac EB0B0000 		.word	.L51+1
 453 01b0 650C0000 		.word	.L52+1
 454 01b4 030D0000 		.word	.L53+1
 455 01b8 A10D0000 		.word	.L54+1
 456              		.p2align 1
 457              	.L29:
  23:example_project.c ****     {
  24:example_project.c ****       case 'a': MC[j++]=1; MC[j++]=0; MC[j++]=3;
 458              		.loc 3 24 0
 459 01bc 3C4B     		ldr	r3, .L59+16
 460 01be 1B88     		ldrh	r3, [r3]
 461 01c0 5A1C     		adds	r2, r3, #1
 462 01c2 91B2     		uxth	r1, r2
 463 01c4 3A4A     		ldr	r2, .L59+16
 464 01c6 1180     		strh	r1, [r2]	@ movhi
 465 01c8 1A46     		mov	r2, r3
 466 01ca 3A4B     		ldr	r3, .L59+20
 467 01cc 0121     		movs	r1, #1
 468 01ce 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 469 01d2 374B     		ldr	r3, .L59+16
 470 01d4 1B88     		ldrh	r3, [r3]
 471 01d6 5A1C     		adds	r2, r3, #1
 472 01d8 91B2     		uxth	r1, r2
 473 01da 354A     		ldr	r2, .L59+16
 474 01dc 1180     		strh	r1, [r2]	@ movhi
 475 01de 1A46     		mov	r2, r3
 476 01e0 344B     		ldr	r3, .L59+20
 477 01e2 0021     		movs	r1, #0
 478 01e4 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 479 01e8 314B     		ldr	r3, .L59+16
 480 01ea 1B88     		ldrh	r3, [r3]
 481 01ec 5A1C     		adds	r2, r3, #1
 482 01ee 91B2     		uxth	r1, r2
 483 01f0 2F4A     		ldr	r2, .L59+16
 484 01f2 1180     		strh	r1, [r2]	@ movhi
 485 01f4 1A46     		mov	r2, r3
 486 01f6 2F4B     		ldr	r3, .L59+20
 487 01f8 0321     		movs	r1, #3
 488 01fa 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  25:example_project.c ****               break;
 489              		.loc 3 25 0
 490 01fe 01F023BA 		b	.L16
 491              	.L30:
  26:example_project.c ****       case 'b': MC[j++]=3; MC[j++]=0; MC[j++]=1; MC[j++]=0; MC[j++]=1; MC[j++]=0; MC[j++]=1;
 492              		.loc 3 26 0
 493 0202 2B4B     		ldr	r3, .L59+16
 494 0204 1B88     		ldrh	r3, [r3]
 495 0206 5A1C     		adds	r2, r3, #1
 496 0208 91B2     		uxth	r1, r2
 497 020a 294A     		ldr	r2, .L59+16
 498 020c 1180     		strh	r1, [r2]	@ movhi
 499 020e 1A46     		mov	r2, r3
 500 0210 284B     		ldr	r3, .L59+20
 501 0212 0321     		movs	r1, #3
 502 0214 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 503 0218 254B     		ldr	r3, .L59+16
 504 021a 1B88     		ldrh	r3, [r3]
 505 021c 5A1C     		adds	r2, r3, #1
 506 021e 91B2     		uxth	r1, r2
 507 0220 234A     		ldr	r2, .L59+16
 508 0222 1180     		strh	r1, [r2]	@ movhi
 509 0224 1A46     		mov	r2, r3
 510 0226 234B     		ldr	r3, .L59+20
 511 0228 0021     		movs	r1, #0
 512 022a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 513 022e 204B     		ldr	r3, .L59+16
 514 0230 1B88     		ldrh	r3, [r3]
 515 0232 5A1C     		adds	r2, r3, #1
 516 0234 91B2     		uxth	r1, r2
 517 0236 1E4A     		ldr	r2, .L59+16
 518 0238 1180     		strh	r1, [r2]	@ movhi
 519 023a 1A46     		mov	r2, r3
 520 023c 1D4B     		ldr	r3, .L59+20
 521 023e 0121     		movs	r1, #1
 522 0240 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 523 0244 1A4B     		ldr	r3, .L59+16
 524 0246 1B88     		ldrh	r3, [r3]
 525 0248 5A1C     		adds	r2, r3, #1
 526 024a 91B2     		uxth	r1, r2
 527 024c 184A     		ldr	r2, .L59+16
 528 024e 1180     		strh	r1, [r2]	@ movhi
 529 0250 1A46     		mov	r2, r3
 530 0252 184B     		ldr	r3, .L59+20
 531 0254 0021     		movs	r1, #0
 532 0256 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 533 025a 154B     		ldr	r3, .L59+16
 534 025c 1B88     		ldrh	r3, [r3]
 535 025e 5A1C     		adds	r2, r3, #1
 536 0260 91B2     		uxth	r1, r2
 537 0262 134A     		ldr	r2, .L59+16
 538 0264 1180     		strh	r1, [r2]	@ movhi
 539 0266 1A46     		mov	r2, r3
 540 0268 124B     		ldr	r3, .L59+20
 541 026a 0121     		movs	r1, #1
 542 026c 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 543 0270 0F4B     		ldr	r3, .L59+16
 544 0272 1B88     		ldrh	r3, [r3]
 545 0274 5A1C     		adds	r2, r3, #1
 546 0276 91B2     		uxth	r1, r2
 547 0278 0D4A     		ldr	r2, .L59+16
 548 027a 1180     		strh	r1, [r2]	@ movhi
 549 027c 1A46     		mov	r2, r3
 550 027e 0D4B     		ldr	r3, .L59+20
 551 0280 0021     		movs	r1, #0
 552 0282 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 553 0286 0A4B     		ldr	r3, .L59+16
 554 0288 1B88     		ldrh	r3, [r3]
 555 028a 5A1C     		adds	r2, r3, #1
 556 028c 91B2     		uxth	r1, r2
 557 028e 084A     		ldr	r2, .L59+16
 558 0290 1180     		strh	r1, [r2]	@ movhi
 559 0292 1A46     		mov	r2, r3
 560 0294 074B     		ldr	r3, .L59+20
 561 0296 0121     		movs	r1, #1
 562 0298 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  27:example_project.c ****               break;
 563              		.loc 3 27 0
 564 029c 01F0D4B9 		b	.L16
 565              	.L60:
 566              		.align	2
 567              	.L59:
 568 02a0 00000000 		.word	.LC0
 569 02a4 00810248 		.word	1208123648
 570 02a8 00000000 		.word	str
 571 02ac 00000000 		.word	i
 572 02b0 00000000 		.word	j
 573 02b4 00000000 		.word	MC
 574              	.L31:
  28:example_project.c ****       case 'c': MC[j++]=3; MC[j++]=0; MC[j++]=1; MC[j++]=0; MC[j++]=3; MC[j++]=0; MC[j++]=1;
 575              		.loc 3 28 0
 576 02b8 8E4B     		ldr	r3, .L61
 577 02ba 1B88     		ldrh	r3, [r3]
 578 02bc 5A1C     		adds	r2, r3, #1
 579 02be 91B2     		uxth	r1, r2
 580 02c0 8C4A     		ldr	r2, .L61
 581 02c2 1180     		strh	r1, [r2]	@ movhi
 582 02c4 1A46     		mov	r2, r3
 583 02c6 8C4B     		ldr	r3, .L61+4
 584 02c8 0321     		movs	r1, #3
 585 02ca 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 586 02ce 894B     		ldr	r3, .L61
 587 02d0 1B88     		ldrh	r3, [r3]
 588 02d2 5A1C     		adds	r2, r3, #1
 589 02d4 91B2     		uxth	r1, r2
 590 02d6 874A     		ldr	r2, .L61
 591 02d8 1180     		strh	r1, [r2]	@ movhi
 592 02da 1A46     		mov	r2, r3
 593 02dc 864B     		ldr	r3, .L61+4
 594 02de 0021     		movs	r1, #0
 595 02e0 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 596 02e4 834B     		ldr	r3, .L61
 597 02e6 1B88     		ldrh	r3, [r3]
 598 02e8 5A1C     		adds	r2, r3, #1
 599 02ea 91B2     		uxth	r1, r2
 600 02ec 814A     		ldr	r2, .L61
 601 02ee 1180     		strh	r1, [r2]	@ movhi
 602 02f0 1A46     		mov	r2, r3
 603 02f2 814B     		ldr	r3, .L61+4
 604 02f4 0121     		movs	r1, #1
 605 02f6 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 606 02fa 7E4B     		ldr	r3, .L61
 607 02fc 1B88     		ldrh	r3, [r3]
 608 02fe 5A1C     		adds	r2, r3, #1
 609 0300 91B2     		uxth	r1, r2
 610 0302 7C4A     		ldr	r2, .L61
 611 0304 1180     		strh	r1, [r2]	@ movhi
 612 0306 1A46     		mov	r2, r3
 613 0308 7B4B     		ldr	r3, .L61+4
 614 030a 0021     		movs	r1, #0
 615 030c 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 616 0310 784B     		ldr	r3, .L61
 617 0312 1B88     		ldrh	r3, [r3]
 618 0314 5A1C     		adds	r2, r3, #1
 619 0316 91B2     		uxth	r1, r2
 620 0318 764A     		ldr	r2, .L61
 621 031a 1180     		strh	r1, [r2]	@ movhi
 622 031c 1A46     		mov	r2, r3
 623 031e 764B     		ldr	r3, .L61+4
 624 0320 0321     		movs	r1, #3
 625 0322 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 626 0326 734B     		ldr	r3, .L61
 627 0328 1B88     		ldrh	r3, [r3]
 628 032a 5A1C     		adds	r2, r3, #1
 629 032c 91B2     		uxth	r1, r2
 630 032e 714A     		ldr	r2, .L61
 631 0330 1180     		strh	r1, [r2]	@ movhi
 632 0332 1A46     		mov	r2, r3
 633 0334 704B     		ldr	r3, .L61+4
 634 0336 0021     		movs	r1, #0
 635 0338 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 636 033c 6D4B     		ldr	r3, .L61
 637 033e 1B88     		ldrh	r3, [r3]
 638 0340 5A1C     		adds	r2, r3, #1
 639 0342 91B2     		uxth	r1, r2
 640 0344 6B4A     		ldr	r2, .L61
 641 0346 1180     		strh	r1, [r2]	@ movhi
 642 0348 1A46     		mov	r2, r3
 643 034a 6B4B     		ldr	r3, .L61+4
 644 034c 0121     		movs	r1, #1
 645 034e 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  29:example_project.c ****               break;
 646              		.loc 3 29 0
 647 0352 01F079B9 		b	.L16
 648              	.L32:
  30:example_project.c ****       case 'd': MC[j++]=3; MC[j++]=0; MC[j++]=1; MC[j++]=0; MC[j++]=1;
 649              		.loc 3 30 0
 650 0356 674B     		ldr	r3, .L61
 651 0358 1B88     		ldrh	r3, [r3]
 652 035a 5A1C     		adds	r2, r3, #1
 653 035c 91B2     		uxth	r1, r2
 654 035e 654A     		ldr	r2, .L61
 655 0360 1180     		strh	r1, [r2]	@ movhi
 656 0362 1A46     		mov	r2, r3
 657 0364 644B     		ldr	r3, .L61+4
 658 0366 0321     		movs	r1, #3
 659 0368 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 660 036c 614B     		ldr	r3, .L61
 661 036e 1B88     		ldrh	r3, [r3]
 662 0370 5A1C     		adds	r2, r3, #1
 663 0372 91B2     		uxth	r1, r2
 664 0374 5F4A     		ldr	r2, .L61
 665 0376 1180     		strh	r1, [r2]	@ movhi
 666 0378 1A46     		mov	r2, r3
 667 037a 5F4B     		ldr	r3, .L61+4
 668 037c 0021     		movs	r1, #0
 669 037e 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 670 0382 5C4B     		ldr	r3, .L61
 671 0384 1B88     		ldrh	r3, [r3]
 672 0386 5A1C     		adds	r2, r3, #1
 673 0388 91B2     		uxth	r1, r2
 674 038a 5A4A     		ldr	r2, .L61
 675 038c 1180     		strh	r1, [r2]	@ movhi
 676 038e 1A46     		mov	r2, r3
 677 0390 594B     		ldr	r3, .L61+4
 678 0392 0121     		movs	r1, #1
 679 0394 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 680 0398 564B     		ldr	r3, .L61
 681 039a 1B88     		ldrh	r3, [r3]
 682 039c 5A1C     		adds	r2, r3, #1
 683 039e 91B2     		uxth	r1, r2
 684 03a0 544A     		ldr	r2, .L61
 685 03a2 1180     		strh	r1, [r2]	@ movhi
 686 03a4 1A46     		mov	r2, r3
 687 03a6 544B     		ldr	r3, .L61+4
 688 03a8 0021     		movs	r1, #0
 689 03aa 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 690 03ae 514B     		ldr	r3, .L61
 691 03b0 1B88     		ldrh	r3, [r3]
 692 03b2 5A1C     		adds	r2, r3, #1
 693 03b4 91B2     		uxth	r1, r2
 694 03b6 4F4A     		ldr	r2, .L61
 695 03b8 1180     		strh	r1, [r2]	@ movhi
 696 03ba 1A46     		mov	r2, r3
 697 03bc 4E4B     		ldr	r3, .L61+4
 698 03be 0121     		movs	r1, #1
 699 03c0 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  31:example_project.c ****               break;
 700              		.loc 3 31 0
 701 03c4 01F040B9 		b	.L16
 702              	.L33:
  32:example_project.c ****       case 'e': MC[j++]=1;
 703              		.loc 3 32 0
 704 03c8 4A4B     		ldr	r3, .L61
 705 03ca 1B88     		ldrh	r3, [r3]
 706 03cc 5A1C     		adds	r2, r3, #1
 707 03ce 91B2     		uxth	r1, r2
 708 03d0 484A     		ldr	r2, .L61
 709 03d2 1180     		strh	r1, [r2]	@ movhi
 710 03d4 1A46     		mov	r2, r3
 711 03d6 484B     		ldr	r3, .L61+4
 712 03d8 0121     		movs	r1, #1
 713 03da 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  33:example_project.c ****               break;
 714              		.loc 3 33 0
 715 03de 01F033B9 		b	.L16
 716              	.L34:
  34:example_project.c ****       case 'f': MC[j++]=1; MC[j++]=0; MC[j++]=1; MC[j++]=0; MC[j++]=3; MC[j++]=0; MC[j++]=1;
 717              		.loc 3 34 0
 718 03e2 444B     		ldr	r3, .L61
 719 03e4 1B88     		ldrh	r3, [r3]
 720 03e6 5A1C     		adds	r2, r3, #1
 721 03e8 91B2     		uxth	r1, r2
 722 03ea 424A     		ldr	r2, .L61
 723 03ec 1180     		strh	r1, [r2]	@ movhi
 724 03ee 1A46     		mov	r2, r3
 725 03f0 414B     		ldr	r3, .L61+4
 726 03f2 0121     		movs	r1, #1
 727 03f4 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 728 03f8 3E4B     		ldr	r3, .L61
 729 03fa 1B88     		ldrh	r3, [r3]
 730 03fc 5A1C     		adds	r2, r3, #1
 731 03fe 91B2     		uxth	r1, r2
 732 0400 3C4A     		ldr	r2, .L61
 733 0402 1180     		strh	r1, [r2]	@ movhi
 734 0404 1A46     		mov	r2, r3
 735 0406 3C4B     		ldr	r3, .L61+4
 736 0408 0021     		movs	r1, #0
 737 040a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 738 040e 394B     		ldr	r3, .L61
 739 0410 1B88     		ldrh	r3, [r3]
 740 0412 5A1C     		adds	r2, r3, #1
 741 0414 91B2     		uxth	r1, r2
 742 0416 374A     		ldr	r2, .L61
 743 0418 1180     		strh	r1, [r2]	@ movhi
 744 041a 1A46     		mov	r2, r3
 745 041c 364B     		ldr	r3, .L61+4
 746 041e 0121     		movs	r1, #1
 747 0420 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 748 0424 334B     		ldr	r3, .L61
 749 0426 1B88     		ldrh	r3, [r3]
 750 0428 5A1C     		adds	r2, r3, #1
 751 042a 91B2     		uxth	r1, r2
 752 042c 314A     		ldr	r2, .L61
 753 042e 1180     		strh	r1, [r2]	@ movhi
 754 0430 1A46     		mov	r2, r3
 755 0432 314B     		ldr	r3, .L61+4
 756 0434 0021     		movs	r1, #0
 757 0436 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 758 043a 2E4B     		ldr	r3, .L61
 759 043c 1B88     		ldrh	r3, [r3]
 760 043e 5A1C     		adds	r2, r3, #1
 761 0440 91B2     		uxth	r1, r2
 762 0442 2C4A     		ldr	r2, .L61
 763 0444 1180     		strh	r1, [r2]	@ movhi
 764 0446 1A46     		mov	r2, r3
 765 0448 2B4B     		ldr	r3, .L61+4
 766 044a 0321     		movs	r1, #3
 767 044c 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 768 0450 284B     		ldr	r3, .L61
 769 0452 1B88     		ldrh	r3, [r3]
 770 0454 5A1C     		adds	r2, r3, #1
 771 0456 91B2     		uxth	r1, r2
 772 0458 264A     		ldr	r2, .L61
 773 045a 1180     		strh	r1, [r2]	@ movhi
 774 045c 1A46     		mov	r2, r3
 775 045e 264B     		ldr	r3, .L61+4
 776 0460 0021     		movs	r1, #0
 777 0462 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 778 0466 234B     		ldr	r3, .L61
 779 0468 1B88     		ldrh	r3, [r3]
 780 046a 5A1C     		adds	r2, r3, #1
 781 046c 91B2     		uxth	r1, r2
 782 046e 214A     		ldr	r2, .L61
 783 0470 1180     		strh	r1, [r2]	@ movhi
 784 0472 1A46     		mov	r2, r3
 785 0474 204B     		ldr	r3, .L61+4
 786 0476 0121     		movs	r1, #1
 787 0478 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  35:example_project.c ****               break;
 788              		.loc 3 35 0
 789 047c 01F0E4B8 		b	.L16
 790              	.L35:
  36:example_project.c ****       case 'g': MC[j++]=3; MC[j++]=0; MC[j++]=3; MC[j++]=0; MC[j++]=1;
 791              		.loc 3 36 0
 792 0480 1C4B     		ldr	r3, .L61
 793 0482 1B88     		ldrh	r3, [r3]
 794 0484 5A1C     		adds	r2, r3, #1
 795 0486 91B2     		uxth	r1, r2
 796 0488 1A4A     		ldr	r2, .L61
 797 048a 1180     		strh	r1, [r2]	@ movhi
 798 048c 1A46     		mov	r2, r3
 799 048e 1A4B     		ldr	r3, .L61+4
 800 0490 0321     		movs	r1, #3
 801 0492 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 802 0496 174B     		ldr	r3, .L61
 803 0498 1B88     		ldrh	r3, [r3]
 804 049a 5A1C     		adds	r2, r3, #1
 805 049c 91B2     		uxth	r1, r2
 806 049e 154A     		ldr	r2, .L61
 807 04a0 1180     		strh	r1, [r2]	@ movhi
 808 04a2 1A46     		mov	r2, r3
 809 04a4 144B     		ldr	r3, .L61+4
 810 04a6 0021     		movs	r1, #0
 811 04a8 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 812 04ac 114B     		ldr	r3, .L61
 813 04ae 1B88     		ldrh	r3, [r3]
 814 04b0 5A1C     		adds	r2, r3, #1
 815 04b2 91B2     		uxth	r1, r2
 816 04b4 0F4A     		ldr	r2, .L61
 817 04b6 1180     		strh	r1, [r2]	@ movhi
 818 04b8 1A46     		mov	r2, r3
 819 04ba 0F4B     		ldr	r3, .L61+4
 820 04bc 0321     		movs	r1, #3
 821 04be 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 822 04c2 0C4B     		ldr	r3, .L61
 823 04c4 1B88     		ldrh	r3, [r3]
 824 04c6 5A1C     		adds	r2, r3, #1
 825 04c8 91B2     		uxth	r1, r2
 826 04ca 0A4A     		ldr	r2, .L61
 827 04cc 1180     		strh	r1, [r2]	@ movhi
 828 04ce 1A46     		mov	r2, r3
 829 04d0 094B     		ldr	r3, .L61+4
 830 04d2 0021     		movs	r1, #0
 831 04d4 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 832 04d8 064B     		ldr	r3, .L61
 833 04da 1B88     		ldrh	r3, [r3]
 834 04dc 5A1C     		adds	r2, r3, #1
 835 04de 91B2     		uxth	r1, r2
 836 04e0 044A     		ldr	r2, .L61
 837 04e2 1180     		strh	r1, [r2]	@ movhi
 838 04e4 1A46     		mov	r2, r3
 839 04e6 044B     		ldr	r3, .L61+4
 840 04e8 0121     		movs	r1, #1
 841 04ea 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  37:example_project.c ****               break;
 842              		.loc 3 37 0
 843 04ee 01F0ABB8 		b	.L16
 844              	.L62:
 845 04f2 00BF     		.align	2
 846              	.L61:
 847 04f4 00000000 		.word	j
 848 04f8 00000000 		.word	MC
 849              	.L36:
  38:example_project.c ****       case 'h': MC[j++]=1; MC[j++]=0; MC[j++]=1; MC[j++]=0; MC[j++]=1; MC[j++]=0; MC[j++]=1;
 850              		.loc 3 38 0
 851 04fc A44B     		ldr	r3, .L63
 852 04fe 1B88     		ldrh	r3, [r3]
 853 0500 5A1C     		adds	r2, r3, #1
 854 0502 91B2     		uxth	r1, r2
 855 0504 A24A     		ldr	r2, .L63
 856 0506 1180     		strh	r1, [r2]	@ movhi
 857 0508 1A46     		mov	r2, r3
 858 050a A24B     		ldr	r3, .L63+4
 859 050c 0121     		movs	r1, #1
 860 050e 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 861 0512 9F4B     		ldr	r3, .L63
 862 0514 1B88     		ldrh	r3, [r3]
 863 0516 5A1C     		adds	r2, r3, #1
 864 0518 91B2     		uxth	r1, r2
 865 051a 9D4A     		ldr	r2, .L63
 866 051c 1180     		strh	r1, [r2]	@ movhi
 867 051e 1A46     		mov	r2, r3
 868 0520 9C4B     		ldr	r3, .L63+4
 869 0522 0021     		movs	r1, #0
 870 0524 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 871 0528 994B     		ldr	r3, .L63
 872 052a 1B88     		ldrh	r3, [r3]
 873 052c 5A1C     		adds	r2, r3, #1
 874 052e 91B2     		uxth	r1, r2
 875 0530 974A     		ldr	r2, .L63
 876 0532 1180     		strh	r1, [r2]	@ movhi
 877 0534 1A46     		mov	r2, r3
 878 0536 974B     		ldr	r3, .L63+4
 879 0538 0121     		movs	r1, #1
 880 053a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 881 053e 944B     		ldr	r3, .L63
 882 0540 1B88     		ldrh	r3, [r3]
 883 0542 5A1C     		adds	r2, r3, #1
 884 0544 91B2     		uxth	r1, r2
 885 0546 924A     		ldr	r2, .L63
 886 0548 1180     		strh	r1, [r2]	@ movhi
 887 054a 1A46     		mov	r2, r3
 888 054c 914B     		ldr	r3, .L63+4
 889 054e 0021     		movs	r1, #0
 890 0550 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 891 0554 8E4B     		ldr	r3, .L63
 892 0556 1B88     		ldrh	r3, [r3]
 893 0558 5A1C     		adds	r2, r3, #1
 894 055a 91B2     		uxth	r1, r2
 895 055c 8C4A     		ldr	r2, .L63
 896 055e 1180     		strh	r1, [r2]	@ movhi
 897 0560 1A46     		mov	r2, r3
 898 0562 8C4B     		ldr	r3, .L63+4
 899 0564 0121     		movs	r1, #1
 900 0566 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 901 056a 894B     		ldr	r3, .L63
 902 056c 1B88     		ldrh	r3, [r3]
 903 056e 5A1C     		adds	r2, r3, #1
 904 0570 91B2     		uxth	r1, r2
 905 0572 874A     		ldr	r2, .L63
 906 0574 1180     		strh	r1, [r2]	@ movhi
 907 0576 1A46     		mov	r2, r3
 908 0578 864B     		ldr	r3, .L63+4
 909 057a 0021     		movs	r1, #0
 910 057c 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 911 0580 834B     		ldr	r3, .L63
 912 0582 1B88     		ldrh	r3, [r3]
 913 0584 5A1C     		adds	r2, r3, #1
 914 0586 91B2     		uxth	r1, r2
 915 0588 814A     		ldr	r2, .L63
 916 058a 1180     		strh	r1, [r2]	@ movhi
 917 058c 1A46     		mov	r2, r3
 918 058e 814B     		ldr	r3, .L63+4
 919 0590 0121     		movs	r1, #1
 920 0592 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  39:example_project.c ****               break;
 921              		.loc 3 39 0
 922 0596 01F057B8 		b	.L16
 923              	.L37:
  40:example_project.c ****       case 'i': MC[j++]=1; MC[j++]=0; MC[j++]=1;
 924              		.loc 3 40 0
 925 059a 7D4B     		ldr	r3, .L63
 926 059c 1B88     		ldrh	r3, [r3]
 927 059e 5A1C     		adds	r2, r3, #1
 928 05a0 91B2     		uxth	r1, r2
 929 05a2 7B4A     		ldr	r2, .L63
 930 05a4 1180     		strh	r1, [r2]	@ movhi
 931 05a6 1A46     		mov	r2, r3
 932 05a8 7A4B     		ldr	r3, .L63+4
 933 05aa 0121     		movs	r1, #1
 934 05ac 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 935 05b0 774B     		ldr	r3, .L63
 936 05b2 1B88     		ldrh	r3, [r3]
 937 05b4 5A1C     		adds	r2, r3, #1
 938 05b6 91B2     		uxth	r1, r2
 939 05b8 754A     		ldr	r2, .L63
 940 05ba 1180     		strh	r1, [r2]	@ movhi
 941 05bc 1A46     		mov	r2, r3
 942 05be 754B     		ldr	r3, .L63+4
 943 05c0 0021     		movs	r1, #0
 944 05c2 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 945 05c6 724B     		ldr	r3, .L63
 946 05c8 1B88     		ldrh	r3, [r3]
 947 05ca 5A1C     		adds	r2, r3, #1
 948 05cc 91B2     		uxth	r1, r2
 949 05ce 704A     		ldr	r2, .L63
 950 05d0 1180     		strh	r1, [r2]	@ movhi
 951 05d2 1A46     		mov	r2, r3
 952 05d4 6F4B     		ldr	r3, .L63+4
 953 05d6 0121     		movs	r1, #1
 954 05d8 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  41:example_project.c ****               break;
 955              		.loc 3 41 0
 956 05dc 01F034B8 		b	.L16
 957              	.L38:
  42:example_project.c ****       case 'j': MC[j++]=1; MC[j++]=0; MC[j++]=3; MC[j++]=0; MC[j++]=3; MC[j++]=0; MC[j++]=3;
 958              		.loc 3 42 0
 959 05e0 6B4B     		ldr	r3, .L63
 960 05e2 1B88     		ldrh	r3, [r3]
 961 05e4 5A1C     		adds	r2, r3, #1
 962 05e6 91B2     		uxth	r1, r2
 963 05e8 694A     		ldr	r2, .L63
 964 05ea 1180     		strh	r1, [r2]	@ movhi
 965 05ec 1A46     		mov	r2, r3
 966 05ee 694B     		ldr	r3, .L63+4
 967 05f0 0121     		movs	r1, #1
 968 05f2 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 969 05f6 664B     		ldr	r3, .L63
 970 05f8 1B88     		ldrh	r3, [r3]
 971 05fa 5A1C     		adds	r2, r3, #1
 972 05fc 91B2     		uxth	r1, r2
 973 05fe 644A     		ldr	r2, .L63
 974 0600 1180     		strh	r1, [r2]	@ movhi
 975 0602 1A46     		mov	r2, r3
 976 0604 634B     		ldr	r3, .L63+4
 977 0606 0021     		movs	r1, #0
 978 0608 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 979 060c 604B     		ldr	r3, .L63
 980 060e 1B88     		ldrh	r3, [r3]
 981 0610 5A1C     		adds	r2, r3, #1
 982 0612 91B2     		uxth	r1, r2
 983 0614 5E4A     		ldr	r2, .L63
 984 0616 1180     		strh	r1, [r2]	@ movhi
 985 0618 1A46     		mov	r2, r3
 986 061a 5E4B     		ldr	r3, .L63+4
 987 061c 0321     		movs	r1, #3
 988 061e 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 989 0622 5B4B     		ldr	r3, .L63
 990 0624 1B88     		ldrh	r3, [r3]
 991 0626 5A1C     		adds	r2, r3, #1
 992 0628 91B2     		uxth	r1, r2
 993 062a 594A     		ldr	r2, .L63
 994 062c 1180     		strh	r1, [r2]	@ movhi
 995 062e 1A46     		mov	r2, r3
 996 0630 584B     		ldr	r3, .L63+4
 997 0632 0021     		movs	r1, #0
 998 0634 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 999 0638 554B     		ldr	r3, .L63
 1000 063a 1B88     		ldrh	r3, [r3]
 1001 063c 5A1C     		adds	r2, r3, #1
 1002 063e 91B2     		uxth	r1, r2
 1003 0640 534A     		ldr	r2, .L63
 1004 0642 1180     		strh	r1, [r2]	@ movhi
 1005 0644 1A46     		mov	r2, r3
 1006 0646 534B     		ldr	r3, .L63+4
 1007 0648 0321     		movs	r1, #3
 1008 064a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1009 064e 504B     		ldr	r3, .L63
 1010 0650 1B88     		ldrh	r3, [r3]
 1011 0652 5A1C     		adds	r2, r3, #1
 1012 0654 91B2     		uxth	r1, r2
 1013 0656 4E4A     		ldr	r2, .L63
 1014 0658 1180     		strh	r1, [r2]	@ movhi
 1015 065a 1A46     		mov	r2, r3
 1016 065c 4D4B     		ldr	r3, .L63+4
 1017 065e 0021     		movs	r1, #0
 1018 0660 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1019 0664 4A4B     		ldr	r3, .L63
 1020 0666 1B88     		ldrh	r3, [r3]
 1021 0668 5A1C     		adds	r2, r3, #1
 1022 066a 91B2     		uxth	r1, r2
 1023 066c 484A     		ldr	r2, .L63
 1024 066e 1180     		strh	r1, [r2]	@ movhi
 1025 0670 1A46     		mov	r2, r3
 1026 0672 484B     		ldr	r3, .L63+4
 1027 0674 0321     		movs	r1, #3
 1028 0676 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  43:example_project.c ****               break;
 1029              		.loc 3 43 0
 1030 067a 00F0E5BF 		b	.L16
 1031              	.L39:
  44:example_project.c ****       case 'k': MC[j++]=3; MC[j++]=0; MC[j++]=1; MC[j++]=0; MC[j++]=3;
 1032              		.loc 3 44 0
 1033 067e 444B     		ldr	r3, .L63
 1034 0680 1B88     		ldrh	r3, [r3]
 1035 0682 5A1C     		adds	r2, r3, #1
 1036 0684 91B2     		uxth	r1, r2
 1037 0686 424A     		ldr	r2, .L63
 1038 0688 1180     		strh	r1, [r2]	@ movhi
 1039 068a 1A46     		mov	r2, r3
 1040 068c 414B     		ldr	r3, .L63+4
 1041 068e 0321     		movs	r1, #3
 1042 0690 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1043 0694 3E4B     		ldr	r3, .L63
 1044 0696 1B88     		ldrh	r3, [r3]
 1045 0698 5A1C     		adds	r2, r3, #1
 1046 069a 91B2     		uxth	r1, r2
 1047 069c 3C4A     		ldr	r2, .L63
 1048 069e 1180     		strh	r1, [r2]	@ movhi
 1049 06a0 1A46     		mov	r2, r3
 1050 06a2 3C4B     		ldr	r3, .L63+4
 1051 06a4 0021     		movs	r1, #0
 1052 06a6 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1053 06aa 394B     		ldr	r3, .L63
 1054 06ac 1B88     		ldrh	r3, [r3]
 1055 06ae 5A1C     		adds	r2, r3, #1
 1056 06b0 91B2     		uxth	r1, r2
 1057 06b2 374A     		ldr	r2, .L63
 1058 06b4 1180     		strh	r1, [r2]	@ movhi
 1059 06b6 1A46     		mov	r2, r3
 1060 06b8 364B     		ldr	r3, .L63+4
 1061 06ba 0121     		movs	r1, #1
 1062 06bc 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1063 06c0 334B     		ldr	r3, .L63
 1064 06c2 1B88     		ldrh	r3, [r3]
 1065 06c4 5A1C     		adds	r2, r3, #1
 1066 06c6 91B2     		uxth	r1, r2
 1067 06c8 314A     		ldr	r2, .L63
 1068 06ca 1180     		strh	r1, [r2]	@ movhi
 1069 06cc 1A46     		mov	r2, r3
 1070 06ce 314B     		ldr	r3, .L63+4
 1071 06d0 0021     		movs	r1, #0
 1072 06d2 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1073 06d6 2E4B     		ldr	r3, .L63
 1074 06d8 1B88     		ldrh	r3, [r3]
 1075 06da 5A1C     		adds	r2, r3, #1
 1076 06dc 91B2     		uxth	r1, r2
 1077 06de 2C4A     		ldr	r2, .L63
 1078 06e0 1180     		strh	r1, [r2]	@ movhi
 1079 06e2 1A46     		mov	r2, r3
 1080 06e4 2B4B     		ldr	r3, .L63+4
 1081 06e6 0321     		movs	r1, #3
 1082 06e8 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  45:example_project.c ****               break;
 1083              		.loc 3 45 0
 1084 06ec 00F0ACBF 		b	.L16
 1085              	.L40:
  46:example_project.c ****       case 'l': MC[j++]=1; MC[j++]=0; MC[j++]=3; MC[j++]=0; MC[j++]=1; MC[j++]=0; MC[j++]=1;
 1086              		.loc 3 46 0
 1087 06f0 274B     		ldr	r3, .L63
 1088 06f2 1B88     		ldrh	r3, [r3]
 1089 06f4 5A1C     		adds	r2, r3, #1
 1090 06f6 91B2     		uxth	r1, r2
 1091 06f8 254A     		ldr	r2, .L63
 1092 06fa 1180     		strh	r1, [r2]	@ movhi
 1093 06fc 1A46     		mov	r2, r3
 1094 06fe 254B     		ldr	r3, .L63+4
 1095 0700 0121     		movs	r1, #1
 1096 0702 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1097 0706 224B     		ldr	r3, .L63
 1098 0708 1B88     		ldrh	r3, [r3]
 1099 070a 5A1C     		adds	r2, r3, #1
 1100 070c 91B2     		uxth	r1, r2
 1101 070e 204A     		ldr	r2, .L63
 1102 0710 1180     		strh	r1, [r2]	@ movhi
 1103 0712 1A46     		mov	r2, r3
 1104 0714 1F4B     		ldr	r3, .L63+4
 1105 0716 0021     		movs	r1, #0
 1106 0718 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1107 071c 1C4B     		ldr	r3, .L63
 1108 071e 1B88     		ldrh	r3, [r3]
 1109 0720 5A1C     		adds	r2, r3, #1
 1110 0722 91B2     		uxth	r1, r2
 1111 0724 1A4A     		ldr	r2, .L63
 1112 0726 1180     		strh	r1, [r2]	@ movhi
 1113 0728 1A46     		mov	r2, r3
 1114 072a 1A4B     		ldr	r3, .L63+4
 1115 072c 0321     		movs	r1, #3
 1116 072e 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1117 0732 174B     		ldr	r3, .L63
 1118 0734 1B88     		ldrh	r3, [r3]
 1119 0736 5A1C     		adds	r2, r3, #1
 1120 0738 91B2     		uxth	r1, r2
 1121 073a 154A     		ldr	r2, .L63
 1122 073c 1180     		strh	r1, [r2]	@ movhi
 1123 073e 1A46     		mov	r2, r3
 1124 0740 144B     		ldr	r3, .L63+4
 1125 0742 0021     		movs	r1, #0
 1126 0744 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1127 0748 114B     		ldr	r3, .L63
 1128 074a 1B88     		ldrh	r3, [r3]
 1129 074c 5A1C     		adds	r2, r3, #1
 1130 074e 91B2     		uxth	r1, r2
 1131 0750 0F4A     		ldr	r2, .L63
 1132 0752 1180     		strh	r1, [r2]	@ movhi
 1133 0754 1A46     		mov	r2, r3
 1134 0756 0F4B     		ldr	r3, .L63+4
 1135 0758 0121     		movs	r1, #1
 1136 075a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1137 075e 0C4B     		ldr	r3, .L63
 1138 0760 1B88     		ldrh	r3, [r3]
 1139 0762 5A1C     		adds	r2, r3, #1
 1140 0764 91B2     		uxth	r1, r2
 1141 0766 0A4A     		ldr	r2, .L63
 1142 0768 1180     		strh	r1, [r2]	@ movhi
 1143 076a 1A46     		mov	r2, r3
 1144 076c 094B     		ldr	r3, .L63+4
 1145 076e 0021     		movs	r1, #0
 1146 0770 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1147 0774 064B     		ldr	r3, .L63
 1148 0776 1B88     		ldrh	r3, [r3]
 1149 0778 5A1C     		adds	r2, r3, #1
 1150 077a 91B2     		uxth	r1, r2
 1151 077c 044A     		ldr	r2, .L63
 1152 077e 1180     		strh	r1, [r2]	@ movhi
 1153 0780 1A46     		mov	r2, r3
 1154 0782 044B     		ldr	r3, .L63+4
 1155 0784 0121     		movs	r1, #1
 1156 0786 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  47:example_project.c ****               break;
 1157              		.loc 3 47 0
 1158 078a 00F05DBF 		b	.L16
 1159              	.L64:
 1160 078e 00BF     		.align	2
 1161              	.L63:
 1162 0790 00000000 		.word	j
 1163 0794 00000000 		.word	MC
 1164              	.L41:
  48:example_project.c ****       case 'm': MC[j++]=3; MC[j++]=0; MC[j++]=3;
 1165              		.loc 3 48 0
 1166 0798 8E4B     		ldr	r3, .L65
 1167 079a 1B88     		ldrh	r3, [r3]
 1168 079c 5A1C     		adds	r2, r3, #1
 1169 079e 91B2     		uxth	r1, r2
 1170 07a0 8C4A     		ldr	r2, .L65
 1171 07a2 1180     		strh	r1, [r2]	@ movhi
 1172 07a4 1A46     		mov	r2, r3
 1173 07a6 8C4B     		ldr	r3, .L65+4
 1174 07a8 0321     		movs	r1, #3
 1175 07aa 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1176 07ae 894B     		ldr	r3, .L65
 1177 07b0 1B88     		ldrh	r3, [r3]
 1178 07b2 5A1C     		adds	r2, r3, #1
 1179 07b4 91B2     		uxth	r1, r2
 1180 07b6 874A     		ldr	r2, .L65
 1181 07b8 1180     		strh	r1, [r2]	@ movhi
 1182 07ba 1A46     		mov	r2, r3
 1183 07bc 864B     		ldr	r3, .L65+4
 1184 07be 0021     		movs	r1, #0
 1185 07c0 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1186 07c4 834B     		ldr	r3, .L65
 1187 07c6 1B88     		ldrh	r3, [r3]
 1188 07c8 5A1C     		adds	r2, r3, #1
 1189 07ca 91B2     		uxth	r1, r2
 1190 07cc 814A     		ldr	r2, .L65
 1191 07ce 1180     		strh	r1, [r2]	@ movhi
 1192 07d0 1A46     		mov	r2, r3
 1193 07d2 814B     		ldr	r3, .L65+4
 1194 07d4 0321     		movs	r1, #3
 1195 07d6 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  49:example_project.c ****               break;
 1196              		.loc 3 49 0
 1197 07da 00F035BF 		b	.L16
 1198              	.L42:
  50:example_project.c ****       case 'n': MC[j++]=3; MC[j++]=0; MC[j++]=1;
 1199              		.loc 3 50 0
 1200 07de 7D4B     		ldr	r3, .L65
 1201 07e0 1B88     		ldrh	r3, [r3]
 1202 07e2 5A1C     		adds	r2, r3, #1
 1203 07e4 91B2     		uxth	r1, r2
 1204 07e6 7B4A     		ldr	r2, .L65
 1205 07e8 1180     		strh	r1, [r2]	@ movhi
 1206 07ea 1A46     		mov	r2, r3
 1207 07ec 7A4B     		ldr	r3, .L65+4
 1208 07ee 0321     		movs	r1, #3
 1209 07f0 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1210 07f4 774B     		ldr	r3, .L65
 1211 07f6 1B88     		ldrh	r3, [r3]
 1212 07f8 5A1C     		adds	r2, r3, #1
 1213 07fa 91B2     		uxth	r1, r2
 1214 07fc 754A     		ldr	r2, .L65
 1215 07fe 1180     		strh	r1, [r2]	@ movhi
 1216 0800 1A46     		mov	r2, r3
 1217 0802 754B     		ldr	r3, .L65+4
 1218 0804 0021     		movs	r1, #0
 1219 0806 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1220 080a 724B     		ldr	r3, .L65
 1221 080c 1B88     		ldrh	r3, [r3]
 1222 080e 5A1C     		adds	r2, r3, #1
 1223 0810 91B2     		uxth	r1, r2
 1224 0812 704A     		ldr	r2, .L65
 1225 0814 1180     		strh	r1, [r2]	@ movhi
 1226 0816 1A46     		mov	r2, r3
 1227 0818 6F4B     		ldr	r3, .L65+4
 1228 081a 0121     		movs	r1, #1
 1229 081c 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  51:example_project.c ****               break;
 1230              		.loc 3 51 0
 1231 0820 00F012BF 		b	.L16
 1232              	.L43:
  52:example_project.c ****       case 'o': MC[j++]=3; MC[j++]=0; MC[j++]=3; MC[j++]=0; MC[j++]=3;
 1233              		.loc 3 52 0
 1234 0824 6B4B     		ldr	r3, .L65
 1235 0826 1B88     		ldrh	r3, [r3]
 1236 0828 5A1C     		adds	r2, r3, #1
 1237 082a 91B2     		uxth	r1, r2
 1238 082c 694A     		ldr	r2, .L65
 1239 082e 1180     		strh	r1, [r2]	@ movhi
 1240 0830 1A46     		mov	r2, r3
 1241 0832 694B     		ldr	r3, .L65+4
 1242 0834 0321     		movs	r1, #3
 1243 0836 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1244 083a 664B     		ldr	r3, .L65
 1245 083c 1B88     		ldrh	r3, [r3]
 1246 083e 5A1C     		adds	r2, r3, #1
 1247 0840 91B2     		uxth	r1, r2
 1248 0842 644A     		ldr	r2, .L65
 1249 0844 1180     		strh	r1, [r2]	@ movhi
 1250 0846 1A46     		mov	r2, r3
 1251 0848 634B     		ldr	r3, .L65+4
 1252 084a 0021     		movs	r1, #0
 1253 084c 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1254 0850 604B     		ldr	r3, .L65
 1255 0852 1B88     		ldrh	r3, [r3]
 1256 0854 5A1C     		adds	r2, r3, #1
 1257 0856 91B2     		uxth	r1, r2
 1258 0858 5E4A     		ldr	r2, .L65
 1259 085a 1180     		strh	r1, [r2]	@ movhi
 1260 085c 1A46     		mov	r2, r3
 1261 085e 5E4B     		ldr	r3, .L65+4
 1262 0860 0321     		movs	r1, #3
 1263 0862 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1264 0866 5B4B     		ldr	r3, .L65
 1265 0868 1B88     		ldrh	r3, [r3]
 1266 086a 5A1C     		adds	r2, r3, #1
 1267 086c 91B2     		uxth	r1, r2
 1268 086e 594A     		ldr	r2, .L65
 1269 0870 1180     		strh	r1, [r2]	@ movhi
 1270 0872 1A46     		mov	r2, r3
 1271 0874 584B     		ldr	r3, .L65+4
 1272 0876 0021     		movs	r1, #0
 1273 0878 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1274 087c 554B     		ldr	r3, .L65
 1275 087e 1B88     		ldrh	r3, [r3]
 1276 0880 5A1C     		adds	r2, r3, #1
 1277 0882 91B2     		uxth	r1, r2
 1278 0884 534A     		ldr	r2, .L65
 1279 0886 1180     		strh	r1, [r2]	@ movhi
 1280 0888 1A46     		mov	r2, r3
 1281 088a 534B     		ldr	r3, .L65+4
 1282 088c 0321     		movs	r1, #3
 1283 088e 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  53:example_project.c ****               break;
 1284              		.loc 3 53 0
 1285 0892 00F0D9BE 		b	.L16
 1286              	.L44:
  54:example_project.c ****       case 'p': MC[j++]=1; MC[j++]=0; MC[j++]=3; MC[j++]=0; MC[j++]=3; MC[j++]=0; MC[j++]=1;
 1287              		.loc 3 54 0
 1288 0896 4F4B     		ldr	r3, .L65
 1289 0898 1B88     		ldrh	r3, [r3]
 1290 089a 5A1C     		adds	r2, r3, #1
 1291 089c 91B2     		uxth	r1, r2
 1292 089e 4D4A     		ldr	r2, .L65
 1293 08a0 1180     		strh	r1, [r2]	@ movhi
 1294 08a2 1A46     		mov	r2, r3
 1295 08a4 4C4B     		ldr	r3, .L65+4
 1296 08a6 0121     		movs	r1, #1
 1297 08a8 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1298 08ac 494B     		ldr	r3, .L65
 1299 08ae 1B88     		ldrh	r3, [r3]
 1300 08b0 5A1C     		adds	r2, r3, #1
 1301 08b2 91B2     		uxth	r1, r2
 1302 08b4 474A     		ldr	r2, .L65
 1303 08b6 1180     		strh	r1, [r2]	@ movhi
 1304 08b8 1A46     		mov	r2, r3
 1305 08ba 474B     		ldr	r3, .L65+4
 1306 08bc 0021     		movs	r1, #0
 1307 08be 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1308 08c2 444B     		ldr	r3, .L65
 1309 08c4 1B88     		ldrh	r3, [r3]
 1310 08c6 5A1C     		adds	r2, r3, #1
 1311 08c8 91B2     		uxth	r1, r2
 1312 08ca 424A     		ldr	r2, .L65
 1313 08cc 1180     		strh	r1, [r2]	@ movhi
 1314 08ce 1A46     		mov	r2, r3
 1315 08d0 414B     		ldr	r3, .L65+4
 1316 08d2 0321     		movs	r1, #3
 1317 08d4 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1318 08d8 3E4B     		ldr	r3, .L65
 1319 08da 1B88     		ldrh	r3, [r3]
 1320 08dc 5A1C     		adds	r2, r3, #1
 1321 08de 91B2     		uxth	r1, r2
 1322 08e0 3C4A     		ldr	r2, .L65
 1323 08e2 1180     		strh	r1, [r2]	@ movhi
 1324 08e4 1A46     		mov	r2, r3
 1325 08e6 3C4B     		ldr	r3, .L65+4
 1326 08e8 0021     		movs	r1, #0
 1327 08ea 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1328 08ee 394B     		ldr	r3, .L65
 1329 08f0 1B88     		ldrh	r3, [r3]
 1330 08f2 5A1C     		adds	r2, r3, #1
 1331 08f4 91B2     		uxth	r1, r2
 1332 08f6 374A     		ldr	r2, .L65
 1333 08f8 1180     		strh	r1, [r2]	@ movhi
 1334 08fa 1A46     		mov	r2, r3
 1335 08fc 364B     		ldr	r3, .L65+4
 1336 08fe 0321     		movs	r1, #3
 1337 0900 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1338 0904 334B     		ldr	r3, .L65
 1339 0906 1B88     		ldrh	r3, [r3]
 1340 0908 5A1C     		adds	r2, r3, #1
 1341 090a 91B2     		uxth	r1, r2
 1342 090c 314A     		ldr	r2, .L65
 1343 090e 1180     		strh	r1, [r2]	@ movhi
 1344 0910 1A46     		mov	r2, r3
 1345 0912 314B     		ldr	r3, .L65+4
 1346 0914 0021     		movs	r1, #0
 1347 0916 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1348 091a 2E4B     		ldr	r3, .L65
 1349 091c 1B88     		ldrh	r3, [r3]
 1350 091e 5A1C     		adds	r2, r3, #1
 1351 0920 91B2     		uxth	r1, r2
 1352 0922 2C4A     		ldr	r2, .L65
 1353 0924 1180     		strh	r1, [r2]	@ movhi
 1354 0926 1A46     		mov	r2, r3
 1355 0928 2B4B     		ldr	r3, .L65+4
 1356 092a 0121     		movs	r1, #1
 1357 092c 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  55:example_project.c ****               break;
 1358              		.loc 3 55 0
 1359 0930 00F08ABE 		b	.L16
 1360              	.L45:
  56:example_project.c ****       case 'q': MC[j++]=3; MC[j++]=0; MC[j++]=3; MC[j++]=0; MC[j++]=1; MC[j++]=0; MC[j++]=3;
 1361              		.loc 3 56 0
 1362 0934 274B     		ldr	r3, .L65
 1363 0936 1B88     		ldrh	r3, [r3]
 1364 0938 5A1C     		adds	r2, r3, #1
 1365 093a 91B2     		uxth	r1, r2
 1366 093c 254A     		ldr	r2, .L65
 1367 093e 1180     		strh	r1, [r2]	@ movhi
 1368 0940 1A46     		mov	r2, r3
 1369 0942 254B     		ldr	r3, .L65+4
 1370 0944 0321     		movs	r1, #3
 1371 0946 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1372 094a 224B     		ldr	r3, .L65
 1373 094c 1B88     		ldrh	r3, [r3]
 1374 094e 5A1C     		adds	r2, r3, #1
 1375 0950 91B2     		uxth	r1, r2
 1376 0952 204A     		ldr	r2, .L65
 1377 0954 1180     		strh	r1, [r2]	@ movhi
 1378 0956 1A46     		mov	r2, r3
 1379 0958 1F4B     		ldr	r3, .L65+4
 1380 095a 0021     		movs	r1, #0
 1381 095c 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1382 0960 1C4B     		ldr	r3, .L65
 1383 0962 1B88     		ldrh	r3, [r3]
 1384 0964 5A1C     		adds	r2, r3, #1
 1385 0966 91B2     		uxth	r1, r2
 1386 0968 1A4A     		ldr	r2, .L65
 1387 096a 1180     		strh	r1, [r2]	@ movhi
 1388 096c 1A46     		mov	r2, r3
 1389 096e 1A4B     		ldr	r3, .L65+4
 1390 0970 0321     		movs	r1, #3
 1391 0972 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1392 0976 174B     		ldr	r3, .L65
 1393 0978 1B88     		ldrh	r3, [r3]
 1394 097a 5A1C     		adds	r2, r3, #1
 1395 097c 91B2     		uxth	r1, r2
 1396 097e 154A     		ldr	r2, .L65
 1397 0980 1180     		strh	r1, [r2]	@ movhi
 1398 0982 1A46     		mov	r2, r3
 1399 0984 144B     		ldr	r3, .L65+4
 1400 0986 0021     		movs	r1, #0
 1401 0988 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1402 098c 114B     		ldr	r3, .L65
 1403 098e 1B88     		ldrh	r3, [r3]
 1404 0990 5A1C     		adds	r2, r3, #1
 1405 0992 91B2     		uxth	r1, r2
 1406 0994 0F4A     		ldr	r2, .L65
 1407 0996 1180     		strh	r1, [r2]	@ movhi
 1408 0998 1A46     		mov	r2, r3
 1409 099a 0F4B     		ldr	r3, .L65+4
 1410 099c 0121     		movs	r1, #1
 1411 099e 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1412 09a2 0C4B     		ldr	r3, .L65
 1413 09a4 1B88     		ldrh	r3, [r3]
 1414 09a6 5A1C     		adds	r2, r3, #1
 1415 09a8 91B2     		uxth	r1, r2
 1416 09aa 0A4A     		ldr	r2, .L65
 1417 09ac 1180     		strh	r1, [r2]	@ movhi
 1418 09ae 1A46     		mov	r2, r3
 1419 09b0 094B     		ldr	r3, .L65+4
 1420 09b2 0021     		movs	r1, #0
 1421 09b4 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1422 09b8 064B     		ldr	r3, .L65
 1423 09ba 1B88     		ldrh	r3, [r3]
 1424 09bc 5A1C     		adds	r2, r3, #1
 1425 09be 91B2     		uxth	r1, r2
 1426 09c0 044A     		ldr	r2, .L65
 1427 09c2 1180     		strh	r1, [r2]	@ movhi
 1428 09c4 1A46     		mov	r2, r3
 1429 09c6 044B     		ldr	r3, .L65+4
 1430 09c8 0321     		movs	r1, #3
 1431 09ca 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  57:example_project.c ****               break;
 1432              		.loc 3 57 0
 1433 09ce 00F03BBE 		b	.L16
 1434              	.L66:
 1435 09d2 00BF     		.align	2
 1436              	.L65:
 1437 09d4 00000000 		.word	j
 1438 09d8 00000000 		.word	MC
 1439              	.L46:
  58:example_project.c ****       case 'r': MC[j++]=1; MC[j++]=0; MC[j++]=3; MC[j++]=0; MC[j++]=1;
 1440              		.loc 3 58 0
 1441 09dc 9F4B     		ldr	r3, .L67
 1442 09de 1B88     		ldrh	r3, [r3]
 1443 09e0 5A1C     		adds	r2, r3, #1
 1444 09e2 91B2     		uxth	r1, r2
 1445 09e4 9D4A     		ldr	r2, .L67
 1446 09e6 1180     		strh	r1, [r2]	@ movhi
 1447 09e8 1A46     		mov	r2, r3
 1448 09ea 9D4B     		ldr	r3, .L67+4
 1449 09ec 0121     		movs	r1, #1
 1450 09ee 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1451 09f2 9A4B     		ldr	r3, .L67
 1452 09f4 1B88     		ldrh	r3, [r3]
 1453 09f6 5A1C     		adds	r2, r3, #1
 1454 09f8 91B2     		uxth	r1, r2
 1455 09fa 984A     		ldr	r2, .L67
 1456 09fc 1180     		strh	r1, [r2]	@ movhi
 1457 09fe 1A46     		mov	r2, r3
 1458 0a00 974B     		ldr	r3, .L67+4
 1459 0a02 0021     		movs	r1, #0
 1460 0a04 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1461 0a08 944B     		ldr	r3, .L67
 1462 0a0a 1B88     		ldrh	r3, [r3]
 1463 0a0c 5A1C     		adds	r2, r3, #1
 1464 0a0e 91B2     		uxth	r1, r2
 1465 0a10 924A     		ldr	r2, .L67
 1466 0a12 1180     		strh	r1, [r2]	@ movhi
 1467 0a14 1A46     		mov	r2, r3
 1468 0a16 924B     		ldr	r3, .L67+4
 1469 0a18 0321     		movs	r1, #3
 1470 0a1a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1471 0a1e 8F4B     		ldr	r3, .L67
 1472 0a20 1B88     		ldrh	r3, [r3]
 1473 0a22 5A1C     		adds	r2, r3, #1
 1474 0a24 91B2     		uxth	r1, r2
 1475 0a26 8D4A     		ldr	r2, .L67
 1476 0a28 1180     		strh	r1, [r2]	@ movhi
 1477 0a2a 1A46     		mov	r2, r3
 1478 0a2c 8C4B     		ldr	r3, .L67+4
 1479 0a2e 0021     		movs	r1, #0
 1480 0a30 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1481 0a34 894B     		ldr	r3, .L67
 1482 0a36 1B88     		ldrh	r3, [r3]
 1483 0a38 5A1C     		adds	r2, r3, #1
 1484 0a3a 91B2     		uxth	r1, r2
 1485 0a3c 874A     		ldr	r2, .L67
 1486 0a3e 1180     		strh	r1, [r2]	@ movhi
 1487 0a40 1A46     		mov	r2, r3
 1488 0a42 874B     		ldr	r3, .L67+4
 1489 0a44 0121     		movs	r1, #1
 1490 0a46 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  59:example_project.c ****               break;
 1491              		.loc 3 59 0
 1492 0a4a 00F0FDBD 		b	.L16
 1493              	.L47:
  60:example_project.c ****       case 's': MC[j++]=1; MC[j++]=0; MC[j++]=1; MC[j++]=0; MC[j++]=1;
 1494              		.loc 3 60 0
 1495 0a4e 834B     		ldr	r3, .L67
 1496 0a50 1B88     		ldrh	r3, [r3]
 1497 0a52 5A1C     		adds	r2, r3, #1
 1498 0a54 91B2     		uxth	r1, r2
 1499 0a56 814A     		ldr	r2, .L67
 1500 0a58 1180     		strh	r1, [r2]	@ movhi
 1501 0a5a 1A46     		mov	r2, r3
 1502 0a5c 804B     		ldr	r3, .L67+4
 1503 0a5e 0121     		movs	r1, #1
 1504 0a60 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1505 0a64 7D4B     		ldr	r3, .L67
 1506 0a66 1B88     		ldrh	r3, [r3]
 1507 0a68 5A1C     		adds	r2, r3, #1
 1508 0a6a 91B2     		uxth	r1, r2
 1509 0a6c 7B4A     		ldr	r2, .L67
 1510 0a6e 1180     		strh	r1, [r2]	@ movhi
 1511 0a70 1A46     		mov	r2, r3
 1512 0a72 7B4B     		ldr	r3, .L67+4
 1513 0a74 0021     		movs	r1, #0
 1514 0a76 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1515 0a7a 784B     		ldr	r3, .L67
 1516 0a7c 1B88     		ldrh	r3, [r3]
 1517 0a7e 5A1C     		adds	r2, r3, #1
 1518 0a80 91B2     		uxth	r1, r2
 1519 0a82 764A     		ldr	r2, .L67
 1520 0a84 1180     		strh	r1, [r2]	@ movhi
 1521 0a86 1A46     		mov	r2, r3
 1522 0a88 754B     		ldr	r3, .L67+4
 1523 0a8a 0121     		movs	r1, #1
 1524 0a8c 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1525 0a90 724B     		ldr	r3, .L67
 1526 0a92 1B88     		ldrh	r3, [r3]
 1527 0a94 5A1C     		adds	r2, r3, #1
 1528 0a96 91B2     		uxth	r1, r2
 1529 0a98 704A     		ldr	r2, .L67
 1530 0a9a 1180     		strh	r1, [r2]	@ movhi
 1531 0a9c 1A46     		mov	r2, r3
 1532 0a9e 704B     		ldr	r3, .L67+4
 1533 0aa0 0021     		movs	r1, #0
 1534 0aa2 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1535 0aa6 6D4B     		ldr	r3, .L67
 1536 0aa8 1B88     		ldrh	r3, [r3]
 1537 0aaa 5A1C     		adds	r2, r3, #1
 1538 0aac 91B2     		uxth	r1, r2
 1539 0aae 6B4A     		ldr	r2, .L67
 1540 0ab0 1180     		strh	r1, [r2]	@ movhi
 1541 0ab2 1A46     		mov	r2, r3
 1542 0ab4 6A4B     		ldr	r3, .L67+4
 1543 0ab6 0121     		movs	r1, #1
 1544 0ab8 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  61:example_project.c ****               break;
 1545              		.loc 3 61 0
 1546 0abc 00F0C4BD 		b	.L16
 1547              	.L48:
  62:example_project.c ****       case 't': MC[j++]=3;
 1548              		.loc 3 62 0
 1549 0ac0 664B     		ldr	r3, .L67
 1550 0ac2 1B88     		ldrh	r3, [r3]
 1551 0ac4 5A1C     		adds	r2, r3, #1
 1552 0ac6 91B2     		uxth	r1, r2
 1553 0ac8 644A     		ldr	r2, .L67
 1554 0aca 1180     		strh	r1, [r2]	@ movhi
 1555 0acc 1A46     		mov	r2, r3
 1556 0ace 644B     		ldr	r3, .L67+4
 1557 0ad0 0321     		movs	r1, #3
 1558 0ad2 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  63:example_project.c ****               break;
 1559              		.loc 3 63 0
 1560 0ad6 00F0B7BD 		b	.L16
 1561              	.L49:
  64:example_project.c ****       case 'u': MC[j++]=1; MC[j++]=0; MC[j++]=1; MC[j++]=0; MC[j++]=3;
 1562              		.loc 3 64 0
 1563 0ada 604B     		ldr	r3, .L67
 1564 0adc 1B88     		ldrh	r3, [r3]
 1565 0ade 5A1C     		adds	r2, r3, #1
 1566 0ae0 91B2     		uxth	r1, r2
 1567 0ae2 5E4A     		ldr	r2, .L67
 1568 0ae4 1180     		strh	r1, [r2]	@ movhi
 1569 0ae6 1A46     		mov	r2, r3
 1570 0ae8 5D4B     		ldr	r3, .L67+4
 1571 0aea 0121     		movs	r1, #1
 1572 0aec 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1573 0af0 5A4B     		ldr	r3, .L67
 1574 0af2 1B88     		ldrh	r3, [r3]
 1575 0af4 5A1C     		adds	r2, r3, #1
 1576 0af6 91B2     		uxth	r1, r2
 1577 0af8 584A     		ldr	r2, .L67
 1578 0afa 1180     		strh	r1, [r2]	@ movhi
 1579 0afc 1A46     		mov	r2, r3
 1580 0afe 584B     		ldr	r3, .L67+4
 1581 0b00 0021     		movs	r1, #0
 1582 0b02 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1583 0b06 554B     		ldr	r3, .L67
 1584 0b08 1B88     		ldrh	r3, [r3]
 1585 0b0a 5A1C     		adds	r2, r3, #1
 1586 0b0c 91B2     		uxth	r1, r2
 1587 0b0e 534A     		ldr	r2, .L67
 1588 0b10 1180     		strh	r1, [r2]	@ movhi
 1589 0b12 1A46     		mov	r2, r3
 1590 0b14 524B     		ldr	r3, .L67+4
 1591 0b16 0121     		movs	r1, #1
 1592 0b18 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1593 0b1c 4F4B     		ldr	r3, .L67
 1594 0b1e 1B88     		ldrh	r3, [r3]
 1595 0b20 5A1C     		adds	r2, r3, #1
 1596 0b22 91B2     		uxth	r1, r2
 1597 0b24 4D4A     		ldr	r2, .L67
 1598 0b26 1180     		strh	r1, [r2]	@ movhi
 1599 0b28 1A46     		mov	r2, r3
 1600 0b2a 4D4B     		ldr	r3, .L67+4
 1601 0b2c 0021     		movs	r1, #0
 1602 0b2e 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1603 0b32 4A4B     		ldr	r3, .L67
 1604 0b34 1B88     		ldrh	r3, [r3]
 1605 0b36 5A1C     		adds	r2, r3, #1
 1606 0b38 91B2     		uxth	r1, r2
 1607 0b3a 484A     		ldr	r2, .L67
 1608 0b3c 1180     		strh	r1, [r2]	@ movhi
 1609 0b3e 1A46     		mov	r2, r3
 1610 0b40 474B     		ldr	r3, .L67+4
 1611 0b42 0321     		movs	r1, #3
 1612 0b44 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  65:example_project.c ****               break;
 1613              		.loc 3 65 0
 1614 0b48 00F07EBD 		b	.L16
 1615              	.L50:
  66:example_project.c ****       case 'v': MC[j++]=1; MC[j++]=0; MC[j++]=1; MC[j++]=0; MC[j++]=1; MC[j++]=0; MC[j++]=3;
 1616              		.loc 3 66 0
 1617 0b4c 434B     		ldr	r3, .L67
 1618 0b4e 1B88     		ldrh	r3, [r3]
 1619 0b50 5A1C     		adds	r2, r3, #1
 1620 0b52 91B2     		uxth	r1, r2
 1621 0b54 414A     		ldr	r2, .L67
 1622 0b56 1180     		strh	r1, [r2]	@ movhi
 1623 0b58 1A46     		mov	r2, r3
 1624 0b5a 414B     		ldr	r3, .L67+4
 1625 0b5c 0121     		movs	r1, #1
 1626 0b5e 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1627 0b62 3E4B     		ldr	r3, .L67
 1628 0b64 1B88     		ldrh	r3, [r3]
 1629 0b66 5A1C     		adds	r2, r3, #1
 1630 0b68 91B2     		uxth	r1, r2
 1631 0b6a 3C4A     		ldr	r2, .L67
 1632 0b6c 1180     		strh	r1, [r2]	@ movhi
 1633 0b6e 1A46     		mov	r2, r3
 1634 0b70 3B4B     		ldr	r3, .L67+4
 1635 0b72 0021     		movs	r1, #0
 1636 0b74 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1637 0b78 384B     		ldr	r3, .L67
 1638 0b7a 1B88     		ldrh	r3, [r3]
 1639 0b7c 5A1C     		adds	r2, r3, #1
 1640 0b7e 91B2     		uxth	r1, r2
 1641 0b80 364A     		ldr	r2, .L67
 1642 0b82 1180     		strh	r1, [r2]	@ movhi
 1643 0b84 1A46     		mov	r2, r3
 1644 0b86 364B     		ldr	r3, .L67+4
 1645 0b88 0121     		movs	r1, #1
 1646 0b8a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1647 0b8e 334B     		ldr	r3, .L67
 1648 0b90 1B88     		ldrh	r3, [r3]
 1649 0b92 5A1C     		adds	r2, r3, #1
 1650 0b94 91B2     		uxth	r1, r2
 1651 0b96 314A     		ldr	r2, .L67
 1652 0b98 1180     		strh	r1, [r2]	@ movhi
 1653 0b9a 1A46     		mov	r2, r3
 1654 0b9c 304B     		ldr	r3, .L67+4
 1655 0b9e 0021     		movs	r1, #0
 1656 0ba0 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1657 0ba4 2D4B     		ldr	r3, .L67
 1658 0ba6 1B88     		ldrh	r3, [r3]
 1659 0ba8 5A1C     		adds	r2, r3, #1
 1660 0baa 91B2     		uxth	r1, r2
 1661 0bac 2B4A     		ldr	r2, .L67
 1662 0bae 1180     		strh	r1, [r2]	@ movhi
 1663 0bb0 1A46     		mov	r2, r3
 1664 0bb2 2B4B     		ldr	r3, .L67+4
 1665 0bb4 0121     		movs	r1, #1
 1666 0bb6 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1667 0bba 284B     		ldr	r3, .L67
 1668 0bbc 1B88     		ldrh	r3, [r3]
 1669 0bbe 5A1C     		adds	r2, r3, #1
 1670 0bc0 91B2     		uxth	r1, r2
 1671 0bc2 264A     		ldr	r2, .L67
 1672 0bc4 1180     		strh	r1, [r2]	@ movhi
 1673 0bc6 1A46     		mov	r2, r3
 1674 0bc8 254B     		ldr	r3, .L67+4
 1675 0bca 0021     		movs	r1, #0
 1676 0bcc 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1677 0bd0 224B     		ldr	r3, .L67
 1678 0bd2 1B88     		ldrh	r3, [r3]
 1679 0bd4 5A1C     		adds	r2, r3, #1
 1680 0bd6 91B2     		uxth	r1, r2
 1681 0bd8 204A     		ldr	r2, .L67
 1682 0bda 1180     		strh	r1, [r2]	@ movhi
 1683 0bdc 1A46     		mov	r2, r3
 1684 0bde 204B     		ldr	r3, .L67+4
 1685 0be0 0321     		movs	r1, #3
 1686 0be2 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  67:example_project.c ****               break;
 1687              		.loc 3 67 0
 1688 0be6 00F02FBD 		b	.L16
 1689              	.L51:
  68:example_project.c ****       case 'w': MC[j++]=1; MC[j++]=0; MC[j++]=3; MC[j++]=0; MC[j++]=3;
 1690              		.loc 3 68 0
 1691 0bea 1C4B     		ldr	r3, .L67
 1692 0bec 1B88     		ldrh	r3, [r3]
 1693 0bee 5A1C     		adds	r2, r3, #1
 1694 0bf0 91B2     		uxth	r1, r2
 1695 0bf2 1A4A     		ldr	r2, .L67
 1696 0bf4 1180     		strh	r1, [r2]	@ movhi
 1697 0bf6 1A46     		mov	r2, r3
 1698 0bf8 194B     		ldr	r3, .L67+4
 1699 0bfa 0121     		movs	r1, #1
 1700 0bfc 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1701 0c00 164B     		ldr	r3, .L67
 1702 0c02 1B88     		ldrh	r3, [r3]
 1703 0c04 5A1C     		adds	r2, r3, #1
 1704 0c06 91B2     		uxth	r1, r2
 1705 0c08 144A     		ldr	r2, .L67
 1706 0c0a 1180     		strh	r1, [r2]	@ movhi
 1707 0c0c 1A46     		mov	r2, r3
 1708 0c0e 144B     		ldr	r3, .L67+4
 1709 0c10 0021     		movs	r1, #0
 1710 0c12 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1711 0c16 114B     		ldr	r3, .L67
 1712 0c18 1B88     		ldrh	r3, [r3]
 1713 0c1a 5A1C     		adds	r2, r3, #1
 1714 0c1c 91B2     		uxth	r1, r2
 1715 0c1e 0F4A     		ldr	r2, .L67
 1716 0c20 1180     		strh	r1, [r2]	@ movhi
 1717 0c22 1A46     		mov	r2, r3
 1718 0c24 0E4B     		ldr	r3, .L67+4
 1719 0c26 0321     		movs	r1, #3
 1720 0c28 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1721 0c2c 0B4B     		ldr	r3, .L67
 1722 0c2e 1B88     		ldrh	r3, [r3]
 1723 0c30 5A1C     		adds	r2, r3, #1
 1724 0c32 91B2     		uxth	r1, r2
 1725 0c34 094A     		ldr	r2, .L67
 1726 0c36 1180     		strh	r1, [r2]	@ movhi
 1727 0c38 1A46     		mov	r2, r3
 1728 0c3a 094B     		ldr	r3, .L67+4
 1729 0c3c 0021     		movs	r1, #0
 1730 0c3e 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1731 0c42 064B     		ldr	r3, .L67
 1732 0c44 1B88     		ldrh	r3, [r3]
 1733 0c46 5A1C     		adds	r2, r3, #1
 1734 0c48 91B2     		uxth	r1, r2
 1735 0c4a 044A     		ldr	r2, .L67
 1736 0c4c 1180     		strh	r1, [r2]	@ movhi
 1737 0c4e 1A46     		mov	r2, r3
 1738 0c50 034B     		ldr	r3, .L67+4
 1739 0c52 0321     		movs	r1, #3
 1740 0c54 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  69:example_project.c ****               break;
 1741              		.loc 3 69 0
 1742 0c58 00F0F6BC 		b	.L16
 1743              	.L68:
 1744              		.align	2
 1745              	.L67:
 1746 0c5c 00000000 		.word	j
 1747 0c60 00000000 		.word	MC
 1748              	.L52:
  70:example_project.c ****       case 'x': MC[j++]=3; MC[j++]=0; MC[j++]=1; MC[j++]=0; MC[j++]=1; MC[j++]=0; MC[j++]=3;
 1749              		.loc 3 70 0
 1750 0c64 764B     		ldr	r3, .L69
 1751 0c66 1B88     		ldrh	r3, [r3]
 1752 0c68 5A1C     		adds	r2, r3, #1
 1753 0c6a 91B2     		uxth	r1, r2
 1754 0c6c 744A     		ldr	r2, .L69
 1755 0c6e 1180     		strh	r1, [r2]	@ movhi
 1756 0c70 1A46     		mov	r2, r3
 1757 0c72 744B     		ldr	r3, .L69+4
 1758 0c74 0321     		movs	r1, #3
 1759 0c76 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1760 0c7a 714B     		ldr	r3, .L69
 1761 0c7c 1B88     		ldrh	r3, [r3]
 1762 0c7e 5A1C     		adds	r2, r3, #1
 1763 0c80 91B2     		uxth	r1, r2
 1764 0c82 6F4A     		ldr	r2, .L69
 1765 0c84 1180     		strh	r1, [r2]	@ movhi
 1766 0c86 1A46     		mov	r2, r3
 1767 0c88 6E4B     		ldr	r3, .L69+4
 1768 0c8a 0021     		movs	r1, #0
 1769 0c8c 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1770 0c90 6B4B     		ldr	r3, .L69
 1771 0c92 1B88     		ldrh	r3, [r3]
 1772 0c94 5A1C     		adds	r2, r3, #1
 1773 0c96 91B2     		uxth	r1, r2
 1774 0c98 694A     		ldr	r2, .L69
 1775 0c9a 1180     		strh	r1, [r2]	@ movhi
 1776 0c9c 1A46     		mov	r2, r3
 1777 0c9e 694B     		ldr	r3, .L69+4
 1778 0ca0 0121     		movs	r1, #1
 1779 0ca2 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1780 0ca6 664B     		ldr	r3, .L69
 1781 0ca8 1B88     		ldrh	r3, [r3]
 1782 0caa 5A1C     		adds	r2, r3, #1
 1783 0cac 91B2     		uxth	r1, r2
 1784 0cae 644A     		ldr	r2, .L69
 1785 0cb0 1180     		strh	r1, [r2]	@ movhi
 1786 0cb2 1A46     		mov	r2, r3
 1787 0cb4 634B     		ldr	r3, .L69+4
 1788 0cb6 0021     		movs	r1, #0
 1789 0cb8 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1790 0cbc 604B     		ldr	r3, .L69
 1791 0cbe 1B88     		ldrh	r3, [r3]
 1792 0cc0 5A1C     		adds	r2, r3, #1
 1793 0cc2 91B2     		uxth	r1, r2
 1794 0cc4 5E4A     		ldr	r2, .L69
 1795 0cc6 1180     		strh	r1, [r2]	@ movhi
 1796 0cc8 1A46     		mov	r2, r3
 1797 0cca 5E4B     		ldr	r3, .L69+4
 1798 0ccc 0121     		movs	r1, #1
 1799 0cce 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1800 0cd2 5B4B     		ldr	r3, .L69
 1801 0cd4 1B88     		ldrh	r3, [r3]
 1802 0cd6 5A1C     		adds	r2, r3, #1
 1803 0cd8 91B2     		uxth	r1, r2
 1804 0cda 594A     		ldr	r2, .L69
 1805 0cdc 1180     		strh	r1, [r2]	@ movhi
 1806 0cde 1A46     		mov	r2, r3
 1807 0ce0 584B     		ldr	r3, .L69+4
 1808 0ce2 0021     		movs	r1, #0
 1809 0ce4 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1810 0ce8 554B     		ldr	r3, .L69
 1811 0cea 1B88     		ldrh	r3, [r3]
 1812 0cec 5A1C     		adds	r2, r3, #1
 1813 0cee 91B2     		uxth	r1, r2
 1814 0cf0 534A     		ldr	r2, .L69
 1815 0cf2 1180     		strh	r1, [r2]	@ movhi
 1816 0cf4 1A46     		mov	r2, r3
 1817 0cf6 534B     		ldr	r3, .L69+4
 1818 0cf8 0321     		movs	r1, #3
 1819 0cfa 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  71:example_project.c ****               break;
 1820              		.loc 3 71 0
 1821 0cfe 00F0A3BC 		b	.L16
 1822              	.L53:
  72:example_project.c ****       case 'y': MC[j++]=3; MC[j++]=0; MC[j++]=1; MC[j++]=0; MC[j++]=3; MC[j++]=0; MC[j++]=3;
 1823              		.loc 3 72 0
 1824 0d02 4F4B     		ldr	r3, .L69
 1825 0d04 1B88     		ldrh	r3, [r3]
 1826 0d06 5A1C     		adds	r2, r3, #1
 1827 0d08 91B2     		uxth	r1, r2
 1828 0d0a 4D4A     		ldr	r2, .L69
 1829 0d0c 1180     		strh	r1, [r2]	@ movhi
 1830 0d0e 1A46     		mov	r2, r3
 1831 0d10 4C4B     		ldr	r3, .L69+4
 1832 0d12 0321     		movs	r1, #3
 1833 0d14 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1834 0d18 494B     		ldr	r3, .L69
 1835 0d1a 1B88     		ldrh	r3, [r3]
 1836 0d1c 5A1C     		adds	r2, r3, #1
 1837 0d1e 91B2     		uxth	r1, r2
 1838 0d20 474A     		ldr	r2, .L69
 1839 0d22 1180     		strh	r1, [r2]	@ movhi
 1840 0d24 1A46     		mov	r2, r3
 1841 0d26 474B     		ldr	r3, .L69+4
 1842 0d28 0021     		movs	r1, #0
 1843 0d2a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1844 0d2e 444B     		ldr	r3, .L69
 1845 0d30 1B88     		ldrh	r3, [r3]
 1846 0d32 5A1C     		adds	r2, r3, #1
 1847 0d34 91B2     		uxth	r1, r2
 1848 0d36 424A     		ldr	r2, .L69
 1849 0d38 1180     		strh	r1, [r2]	@ movhi
 1850 0d3a 1A46     		mov	r2, r3
 1851 0d3c 414B     		ldr	r3, .L69+4
 1852 0d3e 0121     		movs	r1, #1
 1853 0d40 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1854 0d44 3E4B     		ldr	r3, .L69
 1855 0d46 1B88     		ldrh	r3, [r3]
 1856 0d48 5A1C     		adds	r2, r3, #1
 1857 0d4a 91B2     		uxth	r1, r2
 1858 0d4c 3C4A     		ldr	r2, .L69
 1859 0d4e 1180     		strh	r1, [r2]	@ movhi
 1860 0d50 1A46     		mov	r2, r3
 1861 0d52 3C4B     		ldr	r3, .L69+4
 1862 0d54 0021     		movs	r1, #0
 1863 0d56 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1864 0d5a 394B     		ldr	r3, .L69
 1865 0d5c 1B88     		ldrh	r3, [r3]
 1866 0d5e 5A1C     		adds	r2, r3, #1
 1867 0d60 91B2     		uxth	r1, r2
 1868 0d62 374A     		ldr	r2, .L69
 1869 0d64 1180     		strh	r1, [r2]	@ movhi
 1870 0d66 1A46     		mov	r2, r3
 1871 0d68 364B     		ldr	r3, .L69+4
 1872 0d6a 0321     		movs	r1, #3
 1873 0d6c 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1874 0d70 334B     		ldr	r3, .L69
 1875 0d72 1B88     		ldrh	r3, [r3]
 1876 0d74 5A1C     		adds	r2, r3, #1
 1877 0d76 91B2     		uxth	r1, r2
 1878 0d78 314A     		ldr	r2, .L69
 1879 0d7a 1180     		strh	r1, [r2]	@ movhi
 1880 0d7c 1A46     		mov	r2, r3
 1881 0d7e 314B     		ldr	r3, .L69+4
 1882 0d80 0021     		movs	r1, #0
 1883 0d82 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1884 0d86 2E4B     		ldr	r3, .L69
 1885 0d88 1B88     		ldrh	r3, [r3]
 1886 0d8a 5A1C     		adds	r2, r3, #1
 1887 0d8c 91B2     		uxth	r1, r2
 1888 0d8e 2C4A     		ldr	r2, .L69
 1889 0d90 1180     		strh	r1, [r2]	@ movhi
 1890 0d92 1A46     		mov	r2, r3
 1891 0d94 2B4B     		ldr	r3, .L69+4
 1892 0d96 0321     		movs	r1, #3
 1893 0d98 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  73:example_project.c ****               break;
 1894              		.loc 3 73 0
 1895 0d9c 00F054BC 		b	.L16
 1896              	.L54:
  74:example_project.c ****       case 'z': MC[j++]=3; MC[j++]=0; MC[j++]=3; MC[j++]=0; MC[j++]=1; MC[j++]=0; MC[j++]=1;
 1897              		.loc 3 74 0
 1898 0da0 274B     		ldr	r3, .L69
 1899 0da2 1B88     		ldrh	r3, [r3]
 1900 0da4 5A1C     		adds	r2, r3, #1
 1901 0da6 91B2     		uxth	r1, r2
 1902 0da8 254A     		ldr	r2, .L69
 1903 0daa 1180     		strh	r1, [r2]	@ movhi
 1904 0dac 1A46     		mov	r2, r3
 1905 0dae 254B     		ldr	r3, .L69+4
 1906 0db0 0321     		movs	r1, #3
 1907 0db2 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1908 0db6 224B     		ldr	r3, .L69
 1909 0db8 1B88     		ldrh	r3, [r3]
 1910 0dba 5A1C     		adds	r2, r3, #1
 1911 0dbc 91B2     		uxth	r1, r2
 1912 0dbe 204A     		ldr	r2, .L69
 1913 0dc0 1180     		strh	r1, [r2]	@ movhi
 1914 0dc2 1A46     		mov	r2, r3
 1915 0dc4 1F4B     		ldr	r3, .L69+4
 1916 0dc6 0021     		movs	r1, #0
 1917 0dc8 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1918 0dcc 1C4B     		ldr	r3, .L69
 1919 0dce 1B88     		ldrh	r3, [r3]
 1920 0dd0 5A1C     		adds	r2, r3, #1
 1921 0dd2 91B2     		uxth	r1, r2
 1922 0dd4 1A4A     		ldr	r2, .L69
 1923 0dd6 1180     		strh	r1, [r2]	@ movhi
 1924 0dd8 1A46     		mov	r2, r3
 1925 0dda 1A4B     		ldr	r3, .L69+4
 1926 0ddc 0321     		movs	r1, #3
 1927 0dde 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1928 0de2 174B     		ldr	r3, .L69
 1929 0de4 1B88     		ldrh	r3, [r3]
 1930 0de6 5A1C     		adds	r2, r3, #1
 1931 0de8 91B2     		uxth	r1, r2
 1932 0dea 154A     		ldr	r2, .L69
 1933 0dec 1180     		strh	r1, [r2]	@ movhi
 1934 0dee 1A46     		mov	r2, r3
 1935 0df0 144B     		ldr	r3, .L69+4
 1936 0df2 0021     		movs	r1, #0
 1937 0df4 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1938 0df8 114B     		ldr	r3, .L69
 1939 0dfa 1B88     		ldrh	r3, [r3]
 1940 0dfc 5A1C     		adds	r2, r3, #1
 1941 0dfe 91B2     		uxth	r1, r2
 1942 0e00 0F4A     		ldr	r2, .L69
 1943 0e02 1180     		strh	r1, [r2]	@ movhi
 1944 0e04 1A46     		mov	r2, r3
 1945 0e06 0F4B     		ldr	r3, .L69+4
 1946 0e08 0121     		movs	r1, #1
 1947 0e0a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1948 0e0e 0C4B     		ldr	r3, .L69
 1949 0e10 1B88     		ldrh	r3, [r3]
 1950 0e12 5A1C     		adds	r2, r3, #1
 1951 0e14 91B2     		uxth	r1, r2
 1952 0e16 0A4A     		ldr	r2, .L69
 1953 0e18 1180     		strh	r1, [r2]	@ movhi
 1954 0e1a 1A46     		mov	r2, r3
 1955 0e1c 094B     		ldr	r3, .L69+4
 1956 0e1e 0021     		movs	r1, #0
 1957 0e20 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1958 0e24 064B     		ldr	r3, .L69
 1959 0e26 1B88     		ldrh	r3, [r3]
 1960 0e28 5A1C     		adds	r2, r3, #1
 1961 0e2a 91B2     		uxth	r1, r2
 1962 0e2c 044A     		ldr	r2, .L69
 1963 0e2e 1180     		strh	r1, [r2]	@ movhi
 1964 0e30 1A46     		mov	r2, r3
 1965 0e32 044B     		ldr	r3, .L69+4
 1966 0e34 0121     		movs	r1, #1
 1967 0e36 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  75:example_project.c ****               break;
 1968              		.loc 3 75 0
 1969 0e3a 00F005BC 		b	.L16
 1970              	.L70:
 1971 0e3e 00BF     		.align	2
 1972              	.L69:
 1973 0e40 00000000 		.word	j
 1974 0e44 00000000 		.word	MC
 1975              	.L19:
  76:example_project.c ****       case '0': MC[j++]=3; MC[j++]=0; MC[j++]=3; MC[j++]=0; MC[j++]=3; MC[j++]=0; MC[j++]=3; MC[j++
 1976              		.loc 3 76 0
 1977 0e48 954B     		ldr	r3, .L71
 1978 0e4a 1B88     		ldrh	r3, [r3]
 1979 0e4c 5A1C     		adds	r2, r3, #1
 1980 0e4e 91B2     		uxth	r1, r2
 1981 0e50 934A     		ldr	r2, .L71
 1982 0e52 1180     		strh	r1, [r2]	@ movhi
 1983 0e54 1A46     		mov	r2, r3
 1984 0e56 934B     		ldr	r3, .L71+4
 1985 0e58 0321     		movs	r1, #3
 1986 0e5a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1987 0e5e 904B     		ldr	r3, .L71
 1988 0e60 1B88     		ldrh	r3, [r3]
 1989 0e62 5A1C     		adds	r2, r3, #1
 1990 0e64 91B2     		uxth	r1, r2
 1991 0e66 8E4A     		ldr	r2, .L71
 1992 0e68 1180     		strh	r1, [r2]	@ movhi
 1993 0e6a 1A46     		mov	r2, r3
 1994 0e6c 8D4B     		ldr	r3, .L71+4
 1995 0e6e 0021     		movs	r1, #0
 1996 0e70 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1997 0e74 8A4B     		ldr	r3, .L71
 1998 0e76 1B88     		ldrh	r3, [r3]
 1999 0e78 5A1C     		adds	r2, r3, #1
 2000 0e7a 91B2     		uxth	r1, r2
 2001 0e7c 884A     		ldr	r2, .L71
 2002 0e7e 1180     		strh	r1, [r2]	@ movhi
 2003 0e80 1A46     		mov	r2, r3
 2004 0e82 884B     		ldr	r3, .L71+4
 2005 0e84 0321     		movs	r1, #3
 2006 0e86 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2007 0e8a 854B     		ldr	r3, .L71
 2008 0e8c 1B88     		ldrh	r3, [r3]
 2009 0e8e 5A1C     		adds	r2, r3, #1
 2010 0e90 91B2     		uxth	r1, r2
 2011 0e92 834A     		ldr	r2, .L71
 2012 0e94 1180     		strh	r1, [r2]	@ movhi
 2013 0e96 1A46     		mov	r2, r3
 2014 0e98 824B     		ldr	r3, .L71+4
 2015 0e9a 0021     		movs	r1, #0
 2016 0e9c 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2017 0ea0 7F4B     		ldr	r3, .L71
 2018 0ea2 1B88     		ldrh	r3, [r3]
 2019 0ea4 5A1C     		adds	r2, r3, #1
 2020 0ea6 91B2     		uxth	r1, r2
 2021 0ea8 7D4A     		ldr	r2, .L71
 2022 0eaa 1180     		strh	r1, [r2]	@ movhi
 2023 0eac 1A46     		mov	r2, r3
 2024 0eae 7D4B     		ldr	r3, .L71+4
 2025 0eb0 0321     		movs	r1, #3
 2026 0eb2 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2027 0eb6 7A4B     		ldr	r3, .L71
 2028 0eb8 1B88     		ldrh	r3, [r3]
 2029 0eba 5A1C     		adds	r2, r3, #1
 2030 0ebc 91B2     		uxth	r1, r2
 2031 0ebe 784A     		ldr	r2, .L71
 2032 0ec0 1180     		strh	r1, [r2]	@ movhi
 2033 0ec2 1A46     		mov	r2, r3
 2034 0ec4 774B     		ldr	r3, .L71+4
 2035 0ec6 0021     		movs	r1, #0
 2036 0ec8 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2037 0ecc 744B     		ldr	r3, .L71
 2038 0ece 1B88     		ldrh	r3, [r3]
 2039 0ed0 5A1C     		adds	r2, r3, #1
 2040 0ed2 91B2     		uxth	r1, r2
 2041 0ed4 724A     		ldr	r2, .L71
 2042 0ed6 1180     		strh	r1, [r2]	@ movhi
 2043 0ed8 1A46     		mov	r2, r3
 2044 0eda 724B     		ldr	r3, .L71+4
 2045 0edc 0321     		movs	r1, #3
 2046 0ede 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2047 0ee2 6F4B     		ldr	r3, .L71
 2048 0ee4 1B88     		ldrh	r3, [r3]
 2049 0ee6 5A1C     		adds	r2, r3, #1
 2050 0ee8 91B2     		uxth	r1, r2
 2051 0eea 6D4A     		ldr	r2, .L71
 2052 0eec 1180     		strh	r1, [r2]	@ movhi
 2053 0eee 1A46     		mov	r2, r3
 2054 0ef0 6C4B     		ldr	r3, .L71+4
 2055 0ef2 0021     		movs	r1, #0
 2056 0ef4 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2057 0ef8 694B     		ldr	r3, .L71
 2058 0efa 1B88     		ldrh	r3, [r3]
 2059 0efc 5A1C     		adds	r2, r3, #1
 2060 0efe 91B2     		uxth	r1, r2
 2061 0f00 674A     		ldr	r2, .L71
 2062 0f02 1180     		strh	r1, [r2]	@ movhi
 2063 0f04 1A46     		mov	r2, r3
 2064 0f06 674B     		ldr	r3, .L71+4
 2065 0f08 0321     		movs	r1, #3
 2066 0f0a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  77:example_project.c ****               break;
 2067              		.loc 3 77 0
 2068 0f0e 9BE3     		b	.L16
 2069              	.L20:
  78:example_project.c ****       case '1': MC[j++]=1; MC[j++]=0; MC[j++]=3; MC[j++]=0; MC[j++]=3; MC[j++]=0; MC[j++]=3; MC[j++
 2070              		.loc 3 78 0
 2071 0f10 634B     		ldr	r3, .L71
 2072 0f12 1B88     		ldrh	r3, [r3]
 2073 0f14 5A1C     		adds	r2, r3, #1
 2074 0f16 91B2     		uxth	r1, r2
 2075 0f18 614A     		ldr	r2, .L71
 2076 0f1a 1180     		strh	r1, [r2]	@ movhi
 2077 0f1c 1A46     		mov	r2, r3
 2078 0f1e 614B     		ldr	r3, .L71+4
 2079 0f20 0121     		movs	r1, #1
 2080 0f22 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2081 0f26 5E4B     		ldr	r3, .L71
 2082 0f28 1B88     		ldrh	r3, [r3]
 2083 0f2a 5A1C     		adds	r2, r3, #1
 2084 0f2c 91B2     		uxth	r1, r2
 2085 0f2e 5C4A     		ldr	r2, .L71
 2086 0f30 1180     		strh	r1, [r2]	@ movhi
 2087 0f32 1A46     		mov	r2, r3
 2088 0f34 5B4B     		ldr	r3, .L71+4
 2089 0f36 0021     		movs	r1, #0
 2090 0f38 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2091 0f3c 584B     		ldr	r3, .L71
 2092 0f3e 1B88     		ldrh	r3, [r3]
 2093 0f40 5A1C     		adds	r2, r3, #1
 2094 0f42 91B2     		uxth	r1, r2
 2095 0f44 564A     		ldr	r2, .L71
 2096 0f46 1180     		strh	r1, [r2]	@ movhi
 2097 0f48 1A46     		mov	r2, r3
 2098 0f4a 564B     		ldr	r3, .L71+4
 2099 0f4c 0321     		movs	r1, #3
 2100 0f4e 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2101 0f52 534B     		ldr	r3, .L71
 2102 0f54 1B88     		ldrh	r3, [r3]
 2103 0f56 5A1C     		adds	r2, r3, #1
 2104 0f58 91B2     		uxth	r1, r2
 2105 0f5a 514A     		ldr	r2, .L71
 2106 0f5c 1180     		strh	r1, [r2]	@ movhi
 2107 0f5e 1A46     		mov	r2, r3
 2108 0f60 504B     		ldr	r3, .L71+4
 2109 0f62 0021     		movs	r1, #0
 2110 0f64 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2111 0f68 4D4B     		ldr	r3, .L71
 2112 0f6a 1B88     		ldrh	r3, [r3]
 2113 0f6c 5A1C     		adds	r2, r3, #1
 2114 0f6e 91B2     		uxth	r1, r2
 2115 0f70 4B4A     		ldr	r2, .L71
 2116 0f72 1180     		strh	r1, [r2]	@ movhi
 2117 0f74 1A46     		mov	r2, r3
 2118 0f76 4B4B     		ldr	r3, .L71+4
 2119 0f78 0321     		movs	r1, #3
 2120 0f7a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2121 0f7e 484B     		ldr	r3, .L71
 2122 0f80 1B88     		ldrh	r3, [r3]
 2123 0f82 5A1C     		adds	r2, r3, #1
 2124 0f84 91B2     		uxth	r1, r2
 2125 0f86 464A     		ldr	r2, .L71
 2126 0f88 1180     		strh	r1, [r2]	@ movhi
 2127 0f8a 1A46     		mov	r2, r3
 2128 0f8c 454B     		ldr	r3, .L71+4
 2129 0f8e 0021     		movs	r1, #0
 2130 0f90 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2131 0f94 424B     		ldr	r3, .L71
 2132 0f96 1B88     		ldrh	r3, [r3]
 2133 0f98 5A1C     		adds	r2, r3, #1
 2134 0f9a 91B2     		uxth	r1, r2
 2135 0f9c 404A     		ldr	r2, .L71
 2136 0f9e 1180     		strh	r1, [r2]	@ movhi
 2137 0fa0 1A46     		mov	r2, r3
 2138 0fa2 404B     		ldr	r3, .L71+4
 2139 0fa4 0321     		movs	r1, #3
 2140 0fa6 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2141 0faa 3D4B     		ldr	r3, .L71
 2142 0fac 1B88     		ldrh	r3, [r3]
 2143 0fae 5A1C     		adds	r2, r3, #1
 2144 0fb0 91B2     		uxth	r1, r2
 2145 0fb2 3B4A     		ldr	r2, .L71
 2146 0fb4 1180     		strh	r1, [r2]	@ movhi
 2147 0fb6 1A46     		mov	r2, r3
 2148 0fb8 3A4B     		ldr	r3, .L71+4
 2149 0fba 0021     		movs	r1, #0
 2150 0fbc 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2151 0fc0 374B     		ldr	r3, .L71
 2152 0fc2 1B88     		ldrh	r3, [r3]
 2153 0fc4 5A1C     		adds	r2, r3, #1
 2154 0fc6 91B2     		uxth	r1, r2
 2155 0fc8 354A     		ldr	r2, .L71
 2156 0fca 1180     		strh	r1, [r2]	@ movhi
 2157 0fcc 1A46     		mov	r2, r3
 2158 0fce 354B     		ldr	r3, .L71+4
 2159 0fd0 0321     		movs	r1, #3
 2160 0fd2 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  79:example_project.c ****               break;
 2161              		.loc 3 79 0
 2162 0fd6 37E3     		b	.L16
 2163              	.L21:
  80:example_project.c ****       case '2': MC[j++]=1; MC[j++]=0; MC[j++]=1; MC[j++]=0; MC[j++]=3; MC[j++]=0; MC[j++]=3; MC[j++
 2164              		.loc 3 80 0
 2165 0fd8 314B     		ldr	r3, .L71
 2166 0fda 1B88     		ldrh	r3, [r3]
 2167 0fdc 5A1C     		adds	r2, r3, #1
 2168 0fde 91B2     		uxth	r1, r2
 2169 0fe0 2F4A     		ldr	r2, .L71
 2170 0fe2 1180     		strh	r1, [r2]	@ movhi
 2171 0fe4 1A46     		mov	r2, r3
 2172 0fe6 2F4B     		ldr	r3, .L71+4
 2173 0fe8 0121     		movs	r1, #1
 2174 0fea 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2175 0fee 2C4B     		ldr	r3, .L71
 2176 0ff0 1B88     		ldrh	r3, [r3]
 2177 0ff2 5A1C     		adds	r2, r3, #1
 2178 0ff4 91B2     		uxth	r1, r2
 2179 0ff6 2A4A     		ldr	r2, .L71
 2180 0ff8 1180     		strh	r1, [r2]	@ movhi
 2181 0ffa 1A46     		mov	r2, r3
 2182 0ffc 294B     		ldr	r3, .L71+4
 2183 0ffe 0021     		movs	r1, #0
 2184 1000 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2185 1004 264B     		ldr	r3, .L71
 2186 1006 1B88     		ldrh	r3, [r3]
 2187 1008 5A1C     		adds	r2, r3, #1
 2188 100a 91B2     		uxth	r1, r2
 2189 100c 244A     		ldr	r2, .L71
 2190 100e 1180     		strh	r1, [r2]	@ movhi
 2191 1010 1A46     		mov	r2, r3
 2192 1012 244B     		ldr	r3, .L71+4
 2193 1014 0121     		movs	r1, #1
 2194 1016 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2195 101a 214B     		ldr	r3, .L71
 2196 101c 1B88     		ldrh	r3, [r3]
 2197 101e 5A1C     		adds	r2, r3, #1
 2198 1020 91B2     		uxth	r1, r2
 2199 1022 1F4A     		ldr	r2, .L71
 2200 1024 1180     		strh	r1, [r2]	@ movhi
 2201 1026 1A46     		mov	r2, r3
 2202 1028 1E4B     		ldr	r3, .L71+4
 2203 102a 0021     		movs	r1, #0
 2204 102c 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2205 1030 1B4B     		ldr	r3, .L71
 2206 1032 1B88     		ldrh	r3, [r3]
 2207 1034 5A1C     		adds	r2, r3, #1
 2208 1036 91B2     		uxth	r1, r2
 2209 1038 194A     		ldr	r2, .L71
 2210 103a 1180     		strh	r1, [r2]	@ movhi
 2211 103c 1A46     		mov	r2, r3
 2212 103e 194B     		ldr	r3, .L71+4
 2213 1040 0321     		movs	r1, #3
 2214 1042 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2215 1046 164B     		ldr	r3, .L71
 2216 1048 1B88     		ldrh	r3, [r3]
 2217 104a 5A1C     		adds	r2, r3, #1
 2218 104c 91B2     		uxth	r1, r2
 2219 104e 144A     		ldr	r2, .L71
 2220 1050 1180     		strh	r1, [r2]	@ movhi
 2221 1052 1A46     		mov	r2, r3
 2222 1054 134B     		ldr	r3, .L71+4
 2223 1056 0021     		movs	r1, #0
 2224 1058 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2225 105c 104B     		ldr	r3, .L71
 2226 105e 1B88     		ldrh	r3, [r3]
 2227 1060 5A1C     		adds	r2, r3, #1
 2228 1062 91B2     		uxth	r1, r2
 2229 1064 0E4A     		ldr	r2, .L71
 2230 1066 1180     		strh	r1, [r2]	@ movhi
 2231 1068 1A46     		mov	r2, r3
 2232 106a 0E4B     		ldr	r3, .L71+4
 2233 106c 0321     		movs	r1, #3
 2234 106e 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2235 1072 0B4B     		ldr	r3, .L71
 2236 1074 1B88     		ldrh	r3, [r3]
 2237 1076 5A1C     		adds	r2, r3, #1
 2238 1078 91B2     		uxth	r1, r2
 2239 107a 094A     		ldr	r2, .L71
 2240 107c 1180     		strh	r1, [r2]	@ movhi
 2241 107e 1A46     		mov	r2, r3
 2242 1080 084B     		ldr	r3, .L71+4
 2243 1082 0021     		movs	r1, #0
 2244 1084 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2245 1088 054B     		ldr	r3, .L71
 2246 108a 1B88     		ldrh	r3, [r3]
 2247 108c 5A1C     		adds	r2, r3, #1
 2248 108e 91B2     		uxth	r1, r2
 2249 1090 034A     		ldr	r2, .L71
 2250 1092 1180     		strh	r1, [r2]	@ movhi
 2251 1094 1A46     		mov	r2, r3
 2252 1096 034B     		ldr	r3, .L71+4
 2253 1098 0321     		movs	r1, #3
 2254 109a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  81:example_project.c ****               break;
 2255              		.loc 3 81 0
 2256 109e D3E2     		b	.L16
 2257              	.L72:
 2258              		.align	2
 2259              	.L71:
 2260 10a0 00000000 		.word	j
 2261 10a4 00000000 		.word	MC
 2262              	.L22:
  82:example_project.c ****       case '3': MC[j++]=1; MC[j++]=0; MC[j++]=1; MC[j++]=0; MC[j++]=1; MC[j++]=0; MC[j++]=3; MC[j++
 2263              		.loc 3 82 0
 2264 10a8 954B     		ldr	r3, .L73
 2265 10aa 1B88     		ldrh	r3, [r3]
 2266 10ac 5A1C     		adds	r2, r3, #1
 2267 10ae 91B2     		uxth	r1, r2
 2268 10b0 934A     		ldr	r2, .L73
 2269 10b2 1180     		strh	r1, [r2]	@ movhi
 2270 10b4 1A46     		mov	r2, r3
 2271 10b6 934B     		ldr	r3, .L73+4
 2272 10b8 0121     		movs	r1, #1
 2273 10ba 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2274 10be 904B     		ldr	r3, .L73
 2275 10c0 1B88     		ldrh	r3, [r3]
 2276 10c2 5A1C     		adds	r2, r3, #1
 2277 10c4 91B2     		uxth	r1, r2
 2278 10c6 8E4A     		ldr	r2, .L73
 2279 10c8 1180     		strh	r1, [r2]	@ movhi
 2280 10ca 1A46     		mov	r2, r3
 2281 10cc 8D4B     		ldr	r3, .L73+4
 2282 10ce 0021     		movs	r1, #0
 2283 10d0 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2284 10d4 8A4B     		ldr	r3, .L73
 2285 10d6 1B88     		ldrh	r3, [r3]
 2286 10d8 5A1C     		adds	r2, r3, #1
 2287 10da 91B2     		uxth	r1, r2
 2288 10dc 884A     		ldr	r2, .L73
 2289 10de 1180     		strh	r1, [r2]	@ movhi
 2290 10e0 1A46     		mov	r2, r3
 2291 10e2 884B     		ldr	r3, .L73+4
 2292 10e4 0121     		movs	r1, #1
 2293 10e6 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2294 10ea 854B     		ldr	r3, .L73
 2295 10ec 1B88     		ldrh	r3, [r3]
 2296 10ee 5A1C     		adds	r2, r3, #1
 2297 10f0 91B2     		uxth	r1, r2
 2298 10f2 834A     		ldr	r2, .L73
 2299 10f4 1180     		strh	r1, [r2]	@ movhi
 2300 10f6 1A46     		mov	r2, r3
 2301 10f8 824B     		ldr	r3, .L73+4
 2302 10fa 0021     		movs	r1, #0
 2303 10fc 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2304 1100 7F4B     		ldr	r3, .L73
 2305 1102 1B88     		ldrh	r3, [r3]
 2306 1104 5A1C     		adds	r2, r3, #1
 2307 1106 91B2     		uxth	r1, r2
 2308 1108 7D4A     		ldr	r2, .L73
 2309 110a 1180     		strh	r1, [r2]	@ movhi
 2310 110c 1A46     		mov	r2, r3
 2311 110e 7D4B     		ldr	r3, .L73+4
 2312 1110 0121     		movs	r1, #1
 2313 1112 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2314 1116 7A4B     		ldr	r3, .L73
 2315 1118 1B88     		ldrh	r3, [r3]
 2316 111a 5A1C     		adds	r2, r3, #1
 2317 111c 91B2     		uxth	r1, r2
 2318 111e 784A     		ldr	r2, .L73
 2319 1120 1180     		strh	r1, [r2]	@ movhi
 2320 1122 1A46     		mov	r2, r3
 2321 1124 774B     		ldr	r3, .L73+4
 2322 1126 0021     		movs	r1, #0
 2323 1128 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2324 112c 744B     		ldr	r3, .L73
 2325 112e 1B88     		ldrh	r3, [r3]
 2326 1130 5A1C     		adds	r2, r3, #1
 2327 1132 91B2     		uxth	r1, r2
 2328 1134 724A     		ldr	r2, .L73
 2329 1136 1180     		strh	r1, [r2]	@ movhi
 2330 1138 1A46     		mov	r2, r3
 2331 113a 724B     		ldr	r3, .L73+4
 2332 113c 0321     		movs	r1, #3
 2333 113e 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2334 1142 6F4B     		ldr	r3, .L73
 2335 1144 1B88     		ldrh	r3, [r3]
 2336 1146 5A1C     		adds	r2, r3, #1
 2337 1148 91B2     		uxth	r1, r2
 2338 114a 6D4A     		ldr	r2, .L73
 2339 114c 1180     		strh	r1, [r2]	@ movhi
 2340 114e 1A46     		mov	r2, r3
 2341 1150 6C4B     		ldr	r3, .L73+4
 2342 1152 0021     		movs	r1, #0
 2343 1154 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2344 1158 694B     		ldr	r3, .L73
 2345 115a 1B88     		ldrh	r3, [r3]
 2346 115c 5A1C     		adds	r2, r3, #1
 2347 115e 91B2     		uxth	r1, r2
 2348 1160 674A     		ldr	r2, .L73
 2349 1162 1180     		strh	r1, [r2]	@ movhi
 2350 1164 1A46     		mov	r2, r3
 2351 1166 674B     		ldr	r3, .L73+4
 2352 1168 0321     		movs	r1, #3
 2353 116a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  83:example_project.c ****               break;
 2354              		.loc 3 83 0
 2355 116e 6BE2     		b	.L16
 2356              	.L23:
  84:example_project.c ****       case '4': MC[j++]=1; MC[j++]=0; MC[j++]=1; MC[j++]=0; MC[j++]=1; MC[j++]=0; MC[j++]=1; MC[j++
 2357              		.loc 3 84 0
 2358 1170 634B     		ldr	r3, .L73
 2359 1172 1B88     		ldrh	r3, [r3]
 2360 1174 5A1C     		adds	r2, r3, #1
 2361 1176 91B2     		uxth	r1, r2
 2362 1178 614A     		ldr	r2, .L73
 2363 117a 1180     		strh	r1, [r2]	@ movhi
 2364 117c 1A46     		mov	r2, r3
 2365 117e 614B     		ldr	r3, .L73+4
 2366 1180 0121     		movs	r1, #1
 2367 1182 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2368 1186 5E4B     		ldr	r3, .L73
 2369 1188 1B88     		ldrh	r3, [r3]
 2370 118a 5A1C     		adds	r2, r3, #1
 2371 118c 91B2     		uxth	r1, r2
 2372 118e 5C4A     		ldr	r2, .L73
 2373 1190 1180     		strh	r1, [r2]	@ movhi
 2374 1192 1A46     		mov	r2, r3
 2375 1194 5B4B     		ldr	r3, .L73+4
 2376 1196 0021     		movs	r1, #0
 2377 1198 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2378 119c 584B     		ldr	r3, .L73
 2379 119e 1B88     		ldrh	r3, [r3]
 2380 11a0 5A1C     		adds	r2, r3, #1
 2381 11a2 91B2     		uxth	r1, r2
 2382 11a4 564A     		ldr	r2, .L73
 2383 11a6 1180     		strh	r1, [r2]	@ movhi
 2384 11a8 1A46     		mov	r2, r3
 2385 11aa 564B     		ldr	r3, .L73+4
 2386 11ac 0121     		movs	r1, #1
 2387 11ae 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2388 11b2 534B     		ldr	r3, .L73
 2389 11b4 1B88     		ldrh	r3, [r3]
 2390 11b6 5A1C     		adds	r2, r3, #1
 2391 11b8 91B2     		uxth	r1, r2
 2392 11ba 514A     		ldr	r2, .L73
 2393 11bc 1180     		strh	r1, [r2]	@ movhi
 2394 11be 1A46     		mov	r2, r3
 2395 11c0 504B     		ldr	r3, .L73+4
 2396 11c2 0021     		movs	r1, #0
 2397 11c4 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2398 11c8 4D4B     		ldr	r3, .L73
 2399 11ca 1B88     		ldrh	r3, [r3]
 2400 11cc 5A1C     		adds	r2, r3, #1
 2401 11ce 91B2     		uxth	r1, r2
 2402 11d0 4B4A     		ldr	r2, .L73
 2403 11d2 1180     		strh	r1, [r2]	@ movhi
 2404 11d4 1A46     		mov	r2, r3
 2405 11d6 4B4B     		ldr	r3, .L73+4
 2406 11d8 0121     		movs	r1, #1
 2407 11da 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2408 11de 484B     		ldr	r3, .L73
 2409 11e0 1B88     		ldrh	r3, [r3]
 2410 11e2 5A1C     		adds	r2, r3, #1
 2411 11e4 91B2     		uxth	r1, r2
 2412 11e6 464A     		ldr	r2, .L73
 2413 11e8 1180     		strh	r1, [r2]	@ movhi
 2414 11ea 1A46     		mov	r2, r3
 2415 11ec 454B     		ldr	r3, .L73+4
 2416 11ee 0021     		movs	r1, #0
 2417 11f0 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2418 11f4 424B     		ldr	r3, .L73
 2419 11f6 1B88     		ldrh	r3, [r3]
 2420 11f8 5A1C     		adds	r2, r3, #1
 2421 11fa 91B2     		uxth	r1, r2
 2422 11fc 404A     		ldr	r2, .L73
 2423 11fe 1180     		strh	r1, [r2]	@ movhi
 2424 1200 1A46     		mov	r2, r3
 2425 1202 404B     		ldr	r3, .L73+4
 2426 1204 0121     		movs	r1, #1
 2427 1206 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2428 120a 3D4B     		ldr	r3, .L73
 2429 120c 1B88     		ldrh	r3, [r3]
 2430 120e 5A1C     		adds	r2, r3, #1
 2431 1210 91B2     		uxth	r1, r2
 2432 1212 3B4A     		ldr	r2, .L73
 2433 1214 1180     		strh	r1, [r2]	@ movhi
 2434 1216 1A46     		mov	r2, r3
 2435 1218 3A4B     		ldr	r3, .L73+4
 2436 121a 0021     		movs	r1, #0
 2437 121c 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2438 1220 374B     		ldr	r3, .L73
 2439 1222 1B88     		ldrh	r3, [r3]
 2440 1224 5A1C     		adds	r2, r3, #1
 2441 1226 91B2     		uxth	r1, r2
 2442 1228 354A     		ldr	r2, .L73
 2443 122a 1180     		strh	r1, [r2]	@ movhi
 2444 122c 1A46     		mov	r2, r3
 2445 122e 354B     		ldr	r3, .L73+4
 2446 1230 0321     		movs	r1, #3
 2447 1232 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  85:example_project.c ****               break;
 2448              		.loc 3 85 0
 2449 1236 07E2     		b	.L16
 2450              	.L24:
  86:example_project.c ****       case '5': MC[j++]=1; MC[j++]=0; MC[j++]=1; MC[j++]=0; MC[j++]=1; MC[j++]=0; MC[j++]=1; MC[j++
 2451              		.loc 3 86 0
 2452 1238 314B     		ldr	r3, .L73
 2453 123a 1B88     		ldrh	r3, [r3]
 2454 123c 5A1C     		adds	r2, r3, #1
 2455 123e 91B2     		uxth	r1, r2
 2456 1240 2F4A     		ldr	r2, .L73
 2457 1242 1180     		strh	r1, [r2]	@ movhi
 2458 1244 1A46     		mov	r2, r3
 2459 1246 2F4B     		ldr	r3, .L73+4
 2460 1248 0121     		movs	r1, #1
 2461 124a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2462 124e 2C4B     		ldr	r3, .L73
 2463 1250 1B88     		ldrh	r3, [r3]
 2464 1252 5A1C     		adds	r2, r3, #1
 2465 1254 91B2     		uxth	r1, r2
 2466 1256 2A4A     		ldr	r2, .L73
 2467 1258 1180     		strh	r1, [r2]	@ movhi
 2468 125a 1A46     		mov	r2, r3
 2469 125c 294B     		ldr	r3, .L73+4
 2470 125e 0021     		movs	r1, #0
 2471 1260 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2472 1264 264B     		ldr	r3, .L73
 2473 1266 1B88     		ldrh	r3, [r3]
 2474 1268 5A1C     		adds	r2, r3, #1
 2475 126a 91B2     		uxth	r1, r2
 2476 126c 244A     		ldr	r2, .L73
 2477 126e 1180     		strh	r1, [r2]	@ movhi
 2478 1270 1A46     		mov	r2, r3
 2479 1272 244B     		ldr	r3, .L73+4
 2480 1274 0121     		movs	r1, #1
 2481 1276 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2482 127a 214B     		ldr	r3, .L73
 2483 127c 1B88     		ldrh	r3, [r3]
 2484 127e 5A1C     		adds	r2, r3, #1
 2485 1280 91B2     		uxth	r1, r2
 2486 1282 1F4A     		ldr	r2, .L73
 2487 1284 1180     		strh	r1, [r2]	@ movhi
 2488 1286 1A46     		mov	r2, r3
 2489 1288 1E4B     		ldr	r3, .L73+4
 2490 128a 0021     		movs	r1, #0
 2491 128c 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2492 1290 1B4B     		ldr	r3, .L73
 2493 1292 1B88     		ldrh	r3, [r3]
 2494 1294 5A1C     		adds	r2, r3, #1
 2495 1296 91B2     		uxth	r1, r2
 2496 1298 194A     		ldr	r2, .L73
 2497 129a 1180     		strh	r1, [r2]	@ movhi
 2498 129c 1A46     		mov	r2, r3
 2499 129e 194B     		ldr	r3, .L73+4
 2500 12a0 0121     		movs	r1, #1
 2501 12a2 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2502 12a6 164B     		ldr	r3, .L73
 2503 12a8 1B88     		ldrh	r3, [r3]
 2504 12aa 5A1C     		adds	r2, r3, #1
 2505 12ac 91B2     		uxth	r1, r2
 2506 12ae 144A     		ldr	r2, .L73
 2507 12b0 1180     		strh	r1, [r2]	@ movhi
 2508 12b2 1A46     		mov	r2, r3
 2509 12b4 134B     		ldr	r3, .L73+4
 2510 12b6 0021     		movs	r1, #0
 2511 12b8 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2512 12bc 104B     		ldr	r3, .L73
 2513 12be 1B88     		ldrh	r3, [r3]
 2514 12c0 5A1C     		adds	r2, r3, #1
 2515 12c2 91B2     		uxth	r1, r2
 2516 12c4 0E4A     		ldr	r2, .L73
 2517 12c6 1180     		strh	r1, [r2]	@ movhi
 2518 12c8 1A46     		mov	r2, r3
 2519 12ca 0E4B     		ldr	r3, .L73+4
 2520 12cc 0121     		movs	r1, #1
 2521 12ce 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2522 12d2 0B4B     		ldr	r3, .L73
 2523 12d4 1B88     		ldrh	r3, [r3]
 2524 12d6 5A1C     		adds	r2, r3, #1
 2525 12d8 91B2     		uxth	r1, r2
 2526 12da 094A     		ldr	r2, .L73
 2527 12dc 1180     		strh	r1, [r2]	@ movhi
 2528 12de 1A46     		mov	r2, r3
 2529 12e0 084B     		ldr	r3, .L73+4
 2530 12e2 0021     		movs	r1, #0
 2531 12e4 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2532 12e8 054B     		ldr	r3, .L73
 2533 12ea 1B88     		ldrh	r3, [r3]
 2534 12ec 5A1C     		adds	r2, r3, #1
 2535 12ee 91B2     		uxth	r1, r2
 2536 12f0 034A     		ldr	r2, .L73
 2537 12f2 1180     		strh	r1, [r2]	@ movhi
 2538 12f4 1A46     		mov	r2, r3
 2539 12f6 034B     		ldr	r3, .L73+4
 2540 12f8 0121     		movs	r1, #1
 2541 12fa 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  87:example_project.c ****               break;
 2542              		.loc 3 87 0
 2543 12fe A3E1     		b	.L16
 2544              	.L74:
 2545              		.align	2
 2546              	.L73:
 2547 1300 00000000 		.word	j
 2548 1304 00000000 		.word	MC
 2549              	.L25:
  88:example_project.c ****       case '6': MC[j++]=3; MC[j++]=0; MC[j++]=1; MC[j++]=0; MC[j++]=1; MC[j++]=0; MC[j++]=1; MC[j++
 2550              		.loc 3 88 0
 2551 1308 954B     		ldr	r3, .L75
 2552 130a 1B88     		ldrh	r3, [r3]
 2553 130c 5A1C     		adds	r2, r3, #1
 2554 130e 91B2     		uxth	r1, r2
 2555 1310 934A     		ldr	r2, .L75
 2556 1312 1180     		strh	r1, [r2]	@ movhi
 2557 1314 1A46     		mov	r2, r3
 2558 1316 934B     		ldr	r3, .L75+4
 2559 1318 0321     		movs	r1, #3
 2560 131a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2561 131e 904B     		ldr	r3, .L75
 2562 1320 1B88     		ldrh	r3, [r3]
 2563 1322 5A1C     		adds	r2, r3, #1
 2564 1324 91B2     		uxth	r1, r2
 2565 1326 8E4A     		ldr	r2, .L75
 2566 1328 1180     		strh	r1, [r2]	@ movhi
 2567 132a 1A46     		mov	r2, r3
 2568 132c 8D4B     		ldr	r3, .L75+4
 2569 132e 0021     		movs	r1, #0
 2570 1330 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2571 1334 8A4B     		ldr	r3, .L75
 2572 1336 1B88     		ldrh	r3, [r3]
 2573 1338 5A1C     		adds	r2, r3, #1
 2574 133a 91B2     		uxth	r1, r2
 2575 133c 884A     		ldr	r2, .L75
 2576 133e 1180     		strh	r1, [r2]	@ movhi
 2577 1340 1A46     		mov	r2, r3
 2578 1342 884B     		ldr	r3, .L75+4
 2579 1344 0121     		movs	r1, #1
 2580 1346 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2581 134a 854B     		ldr	r3, .L75
 2582 134c 1B88     		ldrh	r3, [r3]
 2583 134e 5A1C     		adds	r2, r3, #1
 2584 1350 91B2     		uxth	r1, r2
 2585 1352 834A     		ldr	r2, .L75
 2586 1354 1180     		strh	r1, [r2]	@ movhi
 2587 1356 1A46     		mov	r2, r3
 2588 1358 824B     		ldr	r3, .L75+4
 2589 135a 0021     		movs	r1, #0
 2590 135c 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2591 1360 7F4B     		ldr	r3, .L75
 2592 1362 1B88     		ldrh	r3, [r3]
 2593 1364 5A1C     		adds	r2, r3, #1
 2594 1366 91B2     		uxth	r1, r2
 2595 1368 7D4A     		ldr	r2, .L75
 2596 136a 1180     		strh	r1, [r2]	@ movhi
 2597 136c 1A46     		mov	r2, r3
 2598 136e 7D4B     		ldr	r3, .L75+4
 2599 1370 0121     		movs	r1, #1
 2600 1372 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2601 1376 7A4B     		ldr	r3, .L75
 2602 1378 1B88     		ldrh	r3, [r3]
 2603 137a 5A1C     		adds	r2, r3, #1
 2604 137c 91B2     		uxth	r1, r2
 2605 137e 784A     		ldr	r2, .L75
 2606 1380 1180     		strh	r1, [r2]	@ movhi
 2607 1382 1A46     		mov	r2, r3
 2608 1384 774B     		ldr	r3, .L75+4
 2609 1386 0021     		movs	r1, #0
 2610 1388 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2611 138c 744B     		ldr	r3, .L75
 2612 138e 1B88     		ldrh	r3, [r3]
 2613 1390 5A1C     		adds	r2, r3, #1
 2614 1392 91B2     		uxth	r1, r2
 2615 1394 724A     		ldr	r2, .L75
 2616 1396 1180     		strh	r1, [r2]	@ movhi
 2617 1398 1A46     		mov	r2, r3
 2618 139a 724B     		ldr	r3, .L75+4
 2619 139c 0121     		movs	r1, #1
 2620 139e 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2621 13a2 6F4B     		ldr	r3, .L75
 2622 13a4 1B88     		ldrh	r3, [r3]
 2623 13a6 5A1C     		adds	r2, r3, #1
 2624 13a8 91B2     		uxth	r1, r2
 2625 13aa 6D4A     		ldr	r2, .L75
 2626 13ac 1180     		strh	r1, [r2]	@ movhi
 2627 13ae 1A46     		mov	r2, r3
 2628 13b0 6C4B     		ldr	r3, .L75+4
 2629 13b2 0021     		movs	r1, #0
 2630 13b4 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2631 13b8 694B     		ldr	r3, .L75
 2632 13ba 1B88     		ldrh	r3, [r3]
 2633 13bc 5A1C     		adds	r2, r3, #1
 2634 13be 91B2     		uxth	r1, r2
 2635 13c0 674A     		ldr	r2, .L75
 2636 13c2 1180     		strh	r1, [r2]	@ movhi
 2637 13c4 1A46     		mov	r2, r3
 2638 13c6 674B     		ldr	r3, .L75+4
 2639 13c8 0121     		movs	r1, #1
 2640 13ca 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  89:example_project.c ****               break;
 2641              		.loc 3 89 0
 2642 13ce 3BE1     		b	.L16
 2643              	.L26:
  90:example_project.c ****       case '7': MC[j++]=3; MC[j++]=0; MC[j++]=3; MC[j++]=0; MC[j++]=1; MC[j++]=0; MC[j++]=1; MC[j++
 2644              		.loc 3 90 0
 2645 13d0 634B     		ldr	r3, .L75
 2646 13d2 1B88     		ldrh	r3, [r3]
 2647 13d4 5A1C     		adds	r2, r3, #1
 2648 13d6 91B2     		uxth	r1, r2
 2649 13d8 614A     		ldr	r2, .L75
 2650 13da 1180     		strh	r1, [r2]	@ movhi
 2651 13dc 1A46     		mov	r2, r3
 2652 13de 614B     		ldr	r3, .L75+4
 2653 13e0 0321     		movs	r1, #3
 2654 13e2 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2655 13e6 5E4B     		ldr	r3, .L75
 2656 13e8 1B88     		ldrh	r3, [r3]
 2657 13ea 5A1C     		adds	r2, r3, #1
 2658 13ec 91B2     		uxth	r1, r2
 2659 13ee 5C4A     		ldr	r2, .L75
 2660 13f0 1180     		strh	r1, [r2]	@ movhi
 2661 13f2 1A46     		mov	r2, r3
 2662 13f4 5B4B     		ldr	r3, .L75+4
 2663 13f6 0021     		movs	r1, #0
 2664 13f8 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2665 13fc 584B     		ldr	r3, .L75
 2666 13fe 1B88     		ldrh	r3, [r3]
 2667 1400 5A1C     		adds	r2, r3, #1
 2668 1402 91B2     		uxth	r1, r2
 2669 1404 564A     		ldr	r2, .L75
 2670 1406 1180     		strh	r1, [r2]	@ movhi
 2671 1408 1A46     		mov	r2, r3
 2672 140a 564B     		ldr	r3, .L75+4
 2673 140c 0321     		movs	r1, #3
 2674 140e 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2675 1412 534B     		ldr	r3, .L75
 2676 1414 1B88     		ldrh	r3, [r3]
 2677 1416 5A1C     		adds	r2, r3, #1
 2678 1418 91B2     		uxth	r1, r2
 2679 141a 514A     		ldr	r2, .L75
 2680 141c 1180     		strh	r1, [r2]	@ movhi
 2681 141e 1A46     		mov	r2, r3
 2682 1420 504B     		ldr	r3, .L75+4
 2683 1422 0021     		movs	r1, #0
 2684 1424 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2685 1428 4D4B     		ldr	r3, .L75
 2686 142a 1B88     		ldrh	r3, [r3]
 2687 142c 5A1C     		adds	r2, r3, #1
 2688 142e 91B2     		uxth	r1, r2
 2689 1430 4B4A     		ldr	r2, .L75
 2690 1432 1180     		strh	r1, [r2]	@ movhi
 2691 1434 1A46     		mov	r2, r3
 2692 1436 4B4B     		ldr	r3, .L75+4
 2693 1438 0121     		movs	r1, #1
 2694 143a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2695 143e 484B     		ldr	r3, .L75
 2696 1440 1B88     		ldrh	r3, [r3]
 2697 1442 5A1C     		adds	r2, r3, #1
 2698 1444 91B2     		uxth	r1, r2
 2699 1446 464A     		ldr	r2, .L75
 2700 1448 1180     		strh	r1, [r2]	@ movhi
 2701 144a 1A46     		mov	r2, r3
 2702 144c 454B     		ldr	r3, .L75+4
 2703 144e 0021     		movs	r1, #0
 2704 1450 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2705 1454 424B     		ldr	r3, .L75
 2706 1456 1B88     		ldrh	r3, [r3]
 2707 1458 5A1C     		adds	r2, r3, #1
 2708 145a 91B2     		uxth	r1, r2
 2709 145c 404A     		ldr	r2, .L75
 2710 145e 1180     		strh	r1, [r2]	@ movhi
 2711 1460 1A46     		mov	r2, r3
 2712 1462 404B     		ldr	r3, .L75+4
 2713 1464 0121     		movs	r1, #1
 2714 1466 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2715 146a 3D4B     		ldr	r3, .L75
 2716 146c 1B88     		ldrh	r3, [r3]
 2717 146e 5A1C     		adds	r2, r3, #1
 2718 1470 91B2     		uxth	r1, r2
 2719 1472 3B4A     		ldr	r2, .L75
 2720 1474 1180     		strh	r1, [r2]	@ movhi
 2721 1476 1A46     		mov	r2, r3
 2722 1478 3A4B     		ldr	r3, .L75+4
 2723 147a 0021     		movs	r1, #0
 2724 147c 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2725 1480 374B     		ldr	r3, .L75
 2726 1482 1B88     		ldrh	r3, [r3]
 2727 1484 5A1C     		adds	r2, r3, #1
 2728 1486 91B2     		uxth	r1, r2
 2729 1488 354A     		ldr	r2, .L75
 2730 148a 1180     		strh	r1, [r2]	@ movhi
 2731 148c 1A46     		mov	r2, r3
 2732 148e 354B     		ldr	r3, .L75+4
 2733 1490 0121     		movs	r1, #1
 2734 1492 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  91:example_project.c ****               break;
 2735              		.loc 3 91 0
 2736 1496 D7E0     		b	.L16
 2737              	.L27:
  92:example_project.c ****       case '8': MC[j++]=3; MC[j++]=0; MC[j++]=3; MC[j++]=0; MC[j++]=3; MC[j++]=0; MC[j++]=1; MC[j++
 2738              		.loc 3 92 0
 2739 1498 314B     		ldr	r3, .L75
 2740 149a 1B88     		ldrh	r3, [r3]
 2741 149c 5A1C     		adds	r2, r3, #1
 2742 149e 91B2     		uxth	r1, r2
 2743 14a0 2F4A     		ldr	r2, .L75
 2744 14a2 1180     		strh	r1, [r2]	@ movhi
 2745 14a4 1A46     		mov	r2, r3
 2746 14a6 2F4B     		ldr	r3, .L75+4
 2747 14a8 0321     		movs	r1, #3
 2748 14aa 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2749 14ae 2C4B     		ldr	r3, .L75
 2750 14b0 1B88     		ldrh	r3, [r3]
 2751 14b2 5A1C     		adds	r2, r3, #1
 2752 14b4 91B2     		uxth	r1, r2
 2753 14b6 2A4A     		ldr	r2, .L75
 2754 14b8 1180     		strh	r1, [r2]	@ movhi
 2755 14ba 1A46     		mov	r2, r3
 2756 14bc 294B     		ldr	r3, .L75+4
 2757 14be 0021     		movs	r1, #0
 2758 14c0 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2759 14c4 264B     		ldr	r3, .L75
 2760 14c6 1B88     		ldrh	r3, [r3]
 2761 14c8 5A1C     		adds	r2, r3, #1
 2762 14ca 91B2     		uxth	r1, r2
 2763 14cc 244A     		ldr	r2, .L75
 2764 14ce 1180     		strh	r1, [r2]	@ movhi
 2765 14d0 1A46     		mov	r2, r3
 2766 14d2 244B     		ldr	r3, .L75+4
 2767 14d4 0321     		movs	r1, #3
 2768 14d6 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2769 14da 214B     		ldr	r3, .L75
 2770 14dc 1B88     		ldrh	r3, [r3]
 2771 14de 5A1C     		adds	r2, r3, #1
 2772 14e0 91B2     		uxth	r1, r2
 2773 14e2 1F4A     		ldr	r2, .L75
 2774 14e4 1180     		strh	r1, [r2]	@ movhi
 2775 14e6 1A46     		mov	r2, r3
 2776 14e8 1E4B     		ldr	r3, .L75+4
 2777 14ea 0021     		movs	r1, #0
 2778 14ec 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2779 14f0 1B4B     		ldr	r3, .L75
 2780 14f2 1B88     		ldrh	r3, [r3]
 2781 14f4 5A1C     		adds	r2, r3, #1
 2782 14f6 91B2     		uxth	r1, r2
 2783 14f8 194A     		ldr	r2, .L75
 2784 14fa 1180     		strh	r1, [r2]	@ movhi
 2785 14fc 1A46     		mov	r2, r3
 2786 14fe 194B     		ldr	r3, .L75+4
 2787 1500 0321     		movs	r1, #3
 2788 1502 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2789 1506 164B     		ldr	r3, .L75
 2790 1508 1B88     		ldrh	r3, [r3]
 2791 150a 5A1C     		adds	r2, r3, #1
 2792 150c 91B2     		uxth	r1, r2
 2793 150e 144A     		ldr	r2, .L75
 2794 1510 1180     		strh	r1, [r2]	@ movhi
 2795 1512 1A46     		mov	r2, r3
 2796 1514 134B     		ldr	r3, .L75+4
 2797 1516 0021     		movs	r1, #0
 2798 1518 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2799 151c 104B     		ldr	r3, .L75
 2800 151e 1B88     		ldrh	r3, [r3]
 2801 1520 5A1C     		adds	r2, r3, #1
 2802 1522 91B2     		uxth	r1, r2
 2803 1524 0E4A     		ldr	r2, .L75
 2804 1526 1180     		strh	r1, [r2]	@ movhi
 2805 1528 1A46     		mov	r2, r3
 2806 152a 0E4B     		ldr	r3, .L75+4
 2807 152c 0121     		movs	r1, #1
 2808 152e 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2809 1532 0B4B     		ldr	r3, .L75
 2810 1534 1B88     		ldrh	r3, [r3]
 2811 1536 5A1C     		adds	r2, r3, #1
 2812 1538 91B2     		uxth	r1, r2
 2813 153a 094A     		ldr	r2, .L75
 2814 153c 1180     		strh	r1, [r2]	@ movhi
 2815 153e 1A46     		mov	r2, r3
 2816 1540 084B     		ldr	r3, .L75+4
 2817 1542 0021     		movs	r1, #0
 2818 1544 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2819 1548 054B     		ldr	r3, .L75
 2820 154a 1B88     		ldrh	r3, [r3]
 2821 154c 5A1C     		adds	r2, r3, #1
 2822 154e 91B2     		uxth	r1, r2
 2823 1550 034A     		ldr	r2, .L75
 2824 1552 1180     		strh	r1, [r2]	@ movhi
 2825 1554 1A46     		mov	r2, r3
 2826 1556 034B     		ldr	r3, .L75+4
 2827 1558 0121     		movs	r1, #1
 2828 155a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  93:example_project.c ****               break;
 2829              		.loc 3 93 0
 2830 155e 73E0     		b	.L16
 2831              	.L76:
 2832              		.align	2
 2833              	.L75:
 2834 1560 00000000 		.word	j
 2835 1564 00000000 		.word	MC
 2836              	.L28:
  94:example_project.c ****       case '9': MC[j++]=3; MC[j++]=0; MC[j++]=3; MC[j++]=0; MC[j++]=3; MC[j++]=0; MC[j++]=3; MC[j++
 2837              		.loc 3 94 0
 2838 1568 5E4B     		ldr	r3, .L77
 2839 156a 1B88     		ldrh	r3, [r3]
 2840 156c 5A1C     		adds	r2, r3, #1
 2841 156e 91B2     		uxth	r1, r2
 2842 1570 5C4A     		ldr	r2, .L77
 2843 1572 1180     		strh	r1, [r2]	@ movhi
 2844 1574 1A46     		mov	r2, r3
 2845 1576 5C4B     		ldr	r3, .L77+4
 2846 1578 0321     		movs	r1, #3
 2847 157a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2848 157e 594B     		ldr	r3, .L77
 2849 1580 1B88     		ldrh	r3, [r3]
 2850 1582 5A1C     		adds	r2, r3, #1
 2851 1584 91B2     		uxth	r1, r2
 2852 1586 574A     		ldr	r2, .L77
 2853 1588 1180     		strh	r1, [r2]	@ movhi
 2854 158a 1A46     		mov	r2, r3
 2855 158c 564B     		ldr	r3, .L77+4
 2856 158e 0021     		movs	r1, #0
 2857 1590 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2858 1594 534B     		ldr	r3, .L77
 2859 1596 1B88     		ldrh	r3, [r3]
 2860 1598 5A1C     		adds	r2, r3, #1
 2861 159a 91B2     		uxth	r1, r2
 2862 159c 514A     		ldr	r2, .L77
 2863 159e 1180     		strh	r1, [r2]	@ movhi
 2864 15a0 1A46     		mov	r2, r3
 2865 15a2 514B     		ldr	r3, .L77+4
 2866 15a4 0321     		movs	r1, #3
 2867 15a6 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2868 15aa 4E4B     		ldr	r3, .L77
 2869 15ac 1B88     		ldrh	r3, [r3]
 2870 15ae 5A1C     		adds	r2, r3, #1
 2871 15b0 91B2     		uxth	r1, r2
 2872 15b2 4C4A     		ldr	r2, .L77
 2873 15b4 1180     		strh	r1, [r2]	@ movhi
 2874 15b6 1A46     		mov	r2, r3
 2875 15b8 4B4B     		ldr	r3, .L77+4
 2876 15ba 0021     		movs	r1, #0
 2877 15bc 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2878 15c0 484B     		ldr	r3, .L77
 2879 15c2 1B88     		ldrh	r3, [r3]
 2880 15c4 5A1C     		adds	r2, r3, #1
 2881 15c6 91B2     		uxth	r1, r2
 2882 15c8 464A     		ldr	r2, .L77
 2883 15ca 1180     		strh	r1, [r2]	@ movhi
 2884 15cc 1A46     		mov	r2, r3
 2885 15ce 464B     		ldr	r3, .L77+4
 2886 15d0 0321     		movs	r1, #3
 2887 15d2 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2888 15d6 434B     		ldr	r3, .L77
 2889 15d8 1B88     		ldrh	r3, [r3]
 2890 15da 5A1C     		adds	r2, r3, #1
 2891 15dc 91B2     		uxth	r1, r2
 2892 15de 414A     		ldr	r2, .L77
 2893 15e0 1180     		strh	r1, [r2]	@ movhi
 2894 15e2 1A46     		mov	r2, r3
 2895 15e4 404B     		ldr	r3, .L77+4
 2896 15e6 0021     		movs	r1, #0
 2897 15e8 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2898 15ec 3D4B     		ldr	r3, .L77
 2899 15ee 1B88     		ldrh	r3, [r3]
 2900 15f0 5A1C     		adds	r2, r3, #1
 2901 15f2 91B2     		uxth	r1, r2
 2902 15f4 3B4A     		ldr	r2, .L77
 2903 15f6 1180     		strh	r1, [r2]	@ movhi
 2904 15f8 1A46     		mov	r2, r3
 2905 15fa 3B4B     		ldr	r3, .L77+4
 2906 15fc 0321     		movs	r1, #3
 2907 15fe 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2908 1602 384B     		ldr	r3, .L77
 2909 1604 1B88     		ldrh	r3, [r3]
 2910 1606 5A1C     		adds	r2, r3, #1
 2911 1608 91B2     		uxth	r1, r2
 2912 160a 364A     		ldr	r2, .L77
 2913 160c 1180     		strh	r1, [r2]	@ movhi
 2914 160e 1A46     		mov	r2, r3
 2915 1610 354B     		ldr	r3, .L77+4
 2916 1612 0021     		movs	r1, #0
 2917 1614 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2918 1618 324B     		ldr	r3, .L77
 2919 161a 1B88     		ldrh	r3, [r3]
 2920 161c 5A1C     		adds	r2, r3, #1
 2921 161e 91B2     		uxth	r1, r2
 2922 1620 304A     		ldr	r2, .L77
 2923 1622 1180     		strh	r1, [r2]	@ movhi
 2924 1624 1A46     		mov	r2, r3
 2925 1626 304B     		ldr	r3, .L77+4
 2926 1628 0121     		movs	r1, #1
 2927 162a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  95:example_project.c ****               break;
 2928              		.loc 3 95 0
 2929 162e 0BE0     		b	.L16
 2930              	.L17:
  96:example_project.c ****       case ' ': MC[j++]=0;
 2931              		.loc 3 96 0
 2932 1630 2C4B     		ldr	r3, .L77
 2933 1632 1B88     		ldrh	r3, [r3]
 2934 1634 5A1C     		adds	r2, r3, #1
 2935 1636 91B2     		uxth	r1, r2
 2936 1638 2A4A     		ldr	r2, .L77
 2937 163a 1180     		strh	r1, [r2]	@ movhi
 2938 163c 1A46     		mov	r2, r3
 2939 163e 2A4B     		ldr	r3, .L77+4
 2940 1640 0021     		movs	r1, #0
 2941 1642 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  97:example_project.c ****               break;
 2942              		.loc 3 97 0
 2943 1646 00BF     		nop
 2944              	.L16:
  98:example_project.c ****     }
  99:example_project.c ****     MC[j++]=0; MC[j++]=0; MC[j++]=0;
 2945              		.loc 3 99 0 discriminator 2
 2946 1648 264B     		ldr	r3, .L77
 2947 164a 1B88     		ldrh	r3, [r3]
 2948 164c 5A1C     		adds	r2, r3, #1
 2949 164e 91B2     		uxth	r1, r2
 2950 1650 244A     		ldr	r2, .L77
 2951 1652 1180     		strh	r1, [r2]	@ movhi
 2952 1654 1A46     		mov	r2, r3
 2953 1656 244B     		ldr	r3, .L77+4
 2954 1658 0021     		movs	r1, #0
 2955 165a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2956 165e 214B     		ldr	r3, .L77
 2957 1660 1B88     		ldrh	r3, [r3]
 2958 1662 5A1C     		adds	r2, r3, #1
 2959 1664 91B2     		uxth	r1, r2
 2960 1666 1F4A     		ldr	r2, .L77
 2961 1668 1180     		strh	r1, [r2]	@ movhi
 2962 166a 1A46     		mov	r2, r3
 2963 166c 1E4B     		ldr	r3, .L77+4
 2964 166e 0021     		movs	r1, #0
 2965 1670 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2966 1674 1B4B     		ldr	r3, .L77
 2967 1676 1B88     		ldrh	r3, [r3]
 2968 1678 5A1C     		adds	r2, r3, #1
 2969 167a 91B2     		uxth	r1, r2
 2970 167c 194A     		ldr	r2, .L77
 2971 167e 1180     		strh	r1, [r2]	@ movhi
 2972 1680 1A46     		mov	r2, r3
 2973 1682 194B     		ldr	r3, .L77+4
 2974 1684 0021     		movs	r1, #0
 2975 1686 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  20:example_project.c ****   {
 2976              		.loc 3 20 0 discriminator 2
 2977 168a 184B     		ldr	r3, .L77+8
 2978 168c 1B88     		ldrh	r3, [r3]
 2979 168e 0133     		adds	r3, r3, #1
 2980 1690 9AB2     		uxth	r2, r3
 2981 1692 164B     		ldr	r3, .L77+8
 2982 1694 1A80     		strh	r2, [r3]	@ movhi
 2983              	.L15:
  20:example_project.c ****   {
 2984              		.loc 3 20 0 is_stmt 0 discriminator 1
 2985 1696 154B     		ldr	r3, .L77+8
 2986 1698 1B88     		ldrh	r3, [r3]
 2987 169a 1A46     		mov	r2, r3
 2988 169c 144B     		ldr	r3, .L77+12
 2989 169e 9B5C     		ldrb	r3, [r3, r2]	@ zero_extendqisi2
 2990 16a0 002B     		cmp	r3, #0
 2991 16a2 7EF4C8AC 		bne	.L55
 100:example_project.c ****   }  
 101:example_project.c ****   j-=2;
 2992              		.loc 3 101 0 is_stmt 1
 2993 16a6 0F4B     		ldr	r3, .L77
 2994 16a8 1B88     		ldrh	r3, [r3]
 2995 16aa 023B     		subs	r3, r3, #2
 2996 16ac 9AB2     		uxth	r2, r3
 2997 16ae 0D4B     		ldr	r3, .L77
 2998 16b0 1A80     		strh	r2, [r3]	@ movhi
 102:example_project.c **** 
 103:example_project.c ****   i=0;
 2999              		.loc 3 103 0
 3000 16b2 0E4B     		ldr	r3, .L77+8
 3001 16b4 0022     		movs	r2, #0
 3002 16b6 1A80     		strh	r2, [r3]	@ movhi
 104:example_project.c **** 
 105:example_project.c ****   for(d=0;d<3000000;++d);
 3003              		.loc 3 105 0
 3004 16b8 0E4B     		ldr	r3, .L77+16
 3005 16ba 0022     		movs	r2, #0
 3006 16bc 1A60     		str	r2, [r3]
 3007 16be 04E0     		b	.L56
 3008              	.L57:
 3009              		.loc 3 105 0 is_stmt 0 discriminator 3
 3010 16c0 0C4B     		ldr	r3, .L77+16
 3011 16c2 1B68     		ldr	r3, [r3]
 3012 16c4 0133     		adds	r3, r3, #1
 3013 16c6 0B4A     		ldr	r2, .L77+16
 3014 16c8 1360     		str	r3, [r2]
 3015              	.L56:
 3016              		.loc 3 105 0 discriminator 1
 3017 16ca 0A4B     		ldr	r3, .L77+16
 3018 16cc 1B68     		ldr	r3, [r3]
 3019 16ce 0A4A     		ldr	r2, .L77+20
 3020 16d0 9342     		cmp	r3, r2
 3021 16d2 F5D9     		bls	.L57
 106:example_project.c **** 
 107:example_project.c ****   SysTick_Config(12000000);
 3022              		.loc 3 107 0 is_stmt 1
 3023 16d4 0948     		ldr	r0, .L77+24
 3024 16d6 FFF7FEFF 		bl	SysTick_Config
 108:example_project.c ****   XMC_GPIO_SetOutputHigh(P1_1);
 3025              		.loc 3 108 0
 3026 16da 0121     		movs	r1, #1
 3027 16dc 0848     		ldr	r0, .L77+28
 3028 16de FFF7FEFF 		bl	XMC_GPIO_SetOutputHigh
 3029              	.L58:
 109:example_project.c **** 
 110:example_project.c ****   while(1);
 3030              		.loc 3 110 0 discriminator 1
 3031 16e2 FEE7     		b	.L58
 3032              	.L78:
 3033              		.align	2
 3034              	.L77:
 3035 16e4 00000000 		.word	j
 3036 16e8 00000000 		.word	MC
 3037 16ec 00000000 		.word	i
 3038 16f0 00000000 		.word	str
 3039 16f4 00000000 		.word	d
 3040 16f8 BFC62D00 		.word	2999999
 3041 16fc 001BB700 		.word	12000000
 3042 1700 00810248 		.word	1208123648
 3043              		.cfi_endproc
 3044              	.LFE138:
 3046              		.section	.text.SysTick_Handler,"ax",%progbits
 3047              		.align	1
 3048              		.global	SysTick_Handler
 3049              		.syntax unified
 3050              		.thumb
 3051              		.thumb_func
 3052              		.fpu fpv4-sp-d16
 3054              	SysTick_Handler:
 3055              	.LFB139:
 111:example_project.c **** 
 112:example_project.c ****   return(0);
 113:example_project.c **** }
 114:example_project.c **** 
 115:example_project.c **** void SysTick_Handler(void)
 116:example_project.c **** {
 3056              		.loc 3 116 0
 3057              		.cfi_startproc
 3058              		@ args = 0, pretend = 0, frame = 0
 3059              		@ frame_needed = 1, uses_anonymous_args = 0
 3060 0000 80B5     		push	{r7, lr}
 3061              	.LCFI26:
 3062              		.cfi_def_cfa_offset 8
 3063              		.cfi_offset 7, -8
 3064              		.cfi_offset 14, -4
 3065 0002 00AF     		add	r7, sp, #0
 3066              	.LCFI27:
 3067              		.cfi_def_cfa_register 7
 117:example_project.c ****   if(i<j)
 3068              		.loc 3 117 0
 3069 0004 3B4B     		ldr	r3, .L86
 3070 0006 1A88     		ldrh	r2, [r3]
 3071 0008 3B4B     		ldr	r3, .L86+4
 3072 000a 1B88     		ldrh	r3, [r3]
 3073 000c 9A42     		cmp	r2, r3
 3074 000e 59D2     		bcs	.L80
 118:example_project.c ****   {
 119:example_project.c ****     if(MC[i]==++count)
 3075              		.loc 3 119 0
 3076 0010 384B     		ldr	r3, .L86
 3077 0012 1B88     		ldrh	r3, [r3]
 3078 0014 1A46     		mov	r2, r3
 3079 0016 394B     		ldr	r3, .L86+8
 3080 0018 33F81220 		ldrh	r2, [r3, r2, lsl #1]
 3081 001c 384B     		ldr	r3, .L86+12
 3082 001e 1B88     		ldrh	r3, [r3]
 3083 0020 0133     		adds	r3, r3, #1
 3084 0022 99B2     		uxth	r1, r3
 3085 0024 364B     		ldr	r3, .L86+12
 3086 0026 1980     		strh	r1, [r3]	@ movhi
 3087 0028 354B     		ldr	r3, .L86+12
 3088 002a 1B88     		ldrh	r3, [r3]
 3089 002c 9A42     		cmp	r2, r3
 3090 002e 0DD1     		bne	.L81
 120:example_project.c ****     {
 121:example_project.c ****       count=0;
 3091              		.loc 3 121 0
 3092 0030 334B     		ldr	r3, .L86+12
 3093 0032 0022     		movs	r2, #0
 3094 0034 1A80     		strh	r2, [r3]	@ movhi
 122:example_project.c ****       ++i;
 3095              		.loc 3 122 0
 3096 0036 2F4B     		ldr	r3, .L86
 3097 0038 1B88     		ldrh	r3, [r3]
 3098 003a 0133     		adds	r3, r3, #1
 3099 003c 9AB2     		uxth	r2, r3
 3100 003e 2D4B     		ldr	r3, .L86
 3101 0040 1A80     		strh	r2, [r3]	@ movhi
 123:example_project.c ****       XMC_GPIO_SetOutputLow(P1_1);
 3102              		.loc 3 123 0
 3103 0042 0121     		movs	r1, #1
 3104 0044 2F48     		ldr	r0, .L86+16
 3105 0046 FFF7FEFF 		bl	XMC_GPIO_SetOutputLow
 124:example_project.c ****     }
 125:example_project.c ****     else if(MC[i]==0&&MC[i+1]!=0)
 126:example_project.c ****     {
 127:example_project.c ****       count=0;
 128:example_project.c ****       ++i;
 129:example_project.c ****       XMC_GPIO_SetOutputHigh(P1_1);
 130:example_project.c ****     }
 131:example_project.c ****     else if(MC[i]==0&&MC[i+1]==0)
 132:example_project.c ****     {
 133:example_project.c ****       count=0;
 134:example_project.c ****       ++i;
 135:example_project.c ****       XMC_GPIO_SetOutputLow(P1_1);
 136:example_project.c ****     }
 137:example_project.c ****   }
 138:example_project.c ****   else if(++count==49)
 139:example_project.c ****   {
 140:example_project.c ****     count=i=0;
 141:example_project.c ****     XMC_GPIO_SetOutputHigh(P1_1);
 142:example_project.c ****   }
 143:example_project.c **** }...
 3106              		.loc 3 143 0
 3107 004a 50E0     		b	.L85
 3108              	.L81:
 125:example_project.c ****     else if(MC[i]==0&&MC[i+1]!=0)
 3109              		.loc 3 125 0
 3110 004c 294B     		ldr	r3, .L86
 3111 004e 1B88     		ldrh	r3, [r3]
 3112 0050 1A46     		mov	r2, r3
 3113 0052 2A4B     		ldr	r3, .L86+8
 3114 0054 33F81230 		ldrh	r3, [r3, r2, lsl #1]
 3115 0058 002B     		cmp	r3, #0
 3116 005a 15D1     		bne	.L83
 125:example_project.c ****     else if(MC[i]==0&&MC[i+1]!=0)
 3117              		.loc 3 125 0 is_stmt 0 discriminator 1
 3118 005c 254B     		ldr	r3, .L86
 3119 005e 1B88     		ldrh	r3, [r3]
 3120 0060 0133     		adds	r3, r3, #1
 3121 0062 264A     		ldr	r2, .L86+8
 3122 0064 32F81330 		ldrh	r3, [r2, r3, lsl #1]
 3123 0068 002B     		cmp	r3, #0
 3124 006a 0DD0     		beq	.L83
 127:example_project.c ****       count=0;
 3125              		.loc 3 127 0 is_stmt 1
 3126 006c 244B     		ldr	r3, .L86+12
 3127 006e 0022     		movs	r2, #0
 3128 0070 1A80     		strh	r2, [r3]	@ movhi
 128:example_project.c ****       ++i;
 3129              		.loc 3 128 0
 3130 0072 204B     		ldr	r3, .L86
 3131 0074 1B88     		ldrh	r3, [r3]
 3132 0076 0133     		adds	r3, r3, #1
 3133 0078 9AB2     		uxth	r2, r3
 3134 007a 1E4B     		ldr	r3, .L86
 3135 007c 1A80     		strh	r2, [r3]	@ movhi
 129:example_project.c ****       XMC_GPIO_SetOutputHigh(P1_1);
 3136              		.loc 3 129 0
 3137 007e 0121     		movs	r1, #1
 3138 0080 2048     		ldr	r0, .L86+16
 3139 0082 FFF7FEFF 		bl	XMC_GPIO_SetOutputHigh
 3140              		.loc 3 143 0
 3141 0086 32E0     		b	.L85
 3142              	.L83:
 131:example_project.c ****     else if(MC[i]==0&&MC[i+1]==0)
 3143              		.loc 3 131 0
 3144 0088 1A4B     		ldr	r3, .L86
 3145 008a 1B88     		ldrh	r3, [r3]
 3146 008c 1A46     		mov	r2, r3
 3147 008e 1B4B     		ldr	r3, .L86+8
 3148 0090 33F81230 		ldrh	r3, [r3, r2, lsl #1]
 3149 0094 002B     		cmp	r3, #0
 3150 0096 2AD1     		bne	.L85
 131:example_project.c ****     else if(MC[i]==0&&MC[i+1]==0)
 3151              		.loc 3 131 0 is_stmt 0 discriminator 1
 3152 0098 164B     		ldr	r3, .L86
 3153 009a 1B88     		ldrh	r3, [r3]
 3154 009c 0133     		adds	r3, r3, #1
 3155 009e 174A     		ldr	r2, .L86+8
 3156 00a0 32F81330 		ldrh	r3, [r2, r3, lsl #1]
 3157 00a4 002B     		cmp	r3, #0
 3158 00a6 22D1     		bne	.L85
 133:example_project.c ****       count=0;
 3159              		.loc 3 133 0 is_stmt 1
 3160 00a8 154B     		ldr	r3, .L86+12
 3161 00aa 0022     		movs	r2, #0
 3162 00ac 1A80     		strh	r2, [r3]	@ movhi
 134:example_project.c ****       ++i;
 3163              		.loc 3 134 0
 3164 00ae 114B     		ldr	r3, .L86
 3165 00b0 1B88     		ldrh	r3, [r3]
 3166 00b2 0133     		adds	r3, r3, #1
 3167 00b4 9AB2     		uxth	r2, r3
 3168 00b6 0F4B     		ldr	r3, .L86
 3169 00b8 1A80     		strh	r2, [r3]	@ movhi
 135:example_project.c ****       XMC_GPIO_SetOutputLow(P1_1);
 3170              		.loc 3 135 0
 3171 00ba 0121     		movs	r1, #1
 3172 00bc 1148     		ldr	r0, .L86+16
 3173 00be FFF7FEFF 		bl	XMC_GPIO_SetOutputLow
 3174              		.loc 3 143 0
 3175 00c2 14E0     		b	.L85
 3176              	.L80:
 138:example_project.c ****   else if(++count==49)
 3177              		.loc 3 138 0
 3178 00c4 0E4B     		ldr	r3, .L86+12
 3179 00c6 1B88     		ldrh	r3, [r3]
 3180 00c8 0133     		adds	r3, r3, #1
 3181 00ca 9AB2     		uxth	r2, r3
 3182 00cc 0C4B     		ldr	r3, .L86+12
 3183 00ce 1A80     		strh	r2, [r3]	@ movhi
 3184 00d0 0B4B     		ldr	r3, .L86+12
 3185 00d2 1B88     		ldrh	r3, [r3]
 3186 00d4 312B     		cmp	r3, #49
 3187 00d6 0AD1     		bne	.L85
 140:example_project.c ****     count=i=0;
 3188              		.loc 3 140 0
 3189 00d8 064B     		ldr	r3, .L86
 3190 00da 0022     		movs	r2, #0
 3191 00dc 1A80     		strh	r2, [r3]	@ movhi
 3192 00de 054B     		ldr	r3, .L86
 3193 00e0 1A88     		ldrh	r2, [r3]
 3194 00e2 074B     		ldr	r3, .L86+12
 3195 00e4 1A80     		strh	r2, [r3]	@ movhi
 141:example_project.c ****     XMC_GPIO_SetOutputHigh(P1_1);
 3196              		.loc 3 141 0
 3197 00e6 0121     		movs	r1, #1
 3198 00e8 0648     		ldr	r0, .L86+16
 3199 00ea FFF7FEFF 		bl	XMC_GPIO_SetOutputHigh
 3200              	.L85:
 3201              		.loc 3 143 0
 3202 00ee 00BF     		nop
 3203 00f0 80BD     		pop	{r7, pc}
 3204              	.L87:
 3205 00f2 00BF     		.align	2
 3206              	.L86:
 3207 00f4 00000000 		.word	i
 3208 00f8 00000000 		.word	j
 3209 00fc 00000000 		.word	MC
 3210 0100 00000000 		.word	count
 3211 0104 00810248 		.word	1208123648
 3212              		.cfi_endproc
 3213              	.LFE139:
 3215              		.text
 3216              	.Letext0:
 3217              		.file 4 "/usr/arm-none-eabi/include/machine/_default_types.h"
 3218              		.file 5 "/usr/arm-none-eabi/include/sys/_stdint.h"
 3219              		.file 6 "/usr/arm-none-eabi/include/sys/lock.h"
 3220              		.file 7 "/usr/arm-none-eabi/include/sys/_types.h"
 3221              		.file 8 "/usr/lib/gcc/arm-none-eabi/7.3.1/include/stddef.h"
 3222              		.file 9 "/usr/arm-none-eabi/include/sys/reent.h"
 3223              		.file 10 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Include/XMC4500
 3224              		.file 11 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Include/system_
 3225              		.file 12 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_gpio.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 example_project.c
     /tmp/ccSsVnas.s:17     .text.__NVIC_SetPriority:0000000000000000 $t
     /tmp/ccSsVnas.s:23     .text.__NVIC_SetPriority:0000000000000000 __NVIC_SetPriority
     /tmp/ccSsVnas.s:89     .text.__NVIC_SetPriority:000000000000004c $d
     /tmp/ccSsVnas.s:95     .text.SysTick_Config:0000000000000000 $t
     /tmp/ccSsVnas.s:101    .text.SysTick_Config:0000000000000000 SysTick_Config
     /tmp/ccSsVnas.s:161    .text.SysTick_Config:0000000000000040 $d
     /tmp/ccSsVnas.s:166    .text.XMC_GPIO_SetOutputHigh:0000000000000000 $t
     /tmp/ccSsVnas.s:172    .text.XMC_GPIO_SetOutputHigh:0000000000000000 XMC_GPIO_SetOutputHigh
     /tmp/ccSsVnas.s:217    .text.XMC_GPIO_SetOutputLow:0000000000000000 $t
     /tmp/ccSsVnas.s:223    .text.XMC_GPIO_SetOutputLow:0000000000000000 XMC_GPIO_SetOutputLow
     /tmp/ccSsVnas.s:271    .data:0000000000000000 str
     /tmp/ccSsVnas.s:268    .data:0000000000000000 $d
                            *COM*:0000000000000200 MC
     /tmp/ccSsVnas.s:279    .bss:0000000000000000 count
     /tmp/ccSsVnas.s:276    .bss:0000000000000000 $d
     /tmp/ccSsVnas.s:285    .bss:0000000000000002 i
     /tmp/ccSsVnas.s:291    .bss:0000000000000004 j
                            *COM*:0000000000000004 d
     /tmp/ccSsVnas.s:295    .rodata:0000000000000000 $d
     /tmp/ccSsVnas.s:303    .text.main:0000000000000000 $t
     /tmp/ccSsVnas.s:310    .text.main:0000000000000000 main
     /tmp/ccSsVnas.s:365    .text.main:0000000000000050 $d
     /tmp/ccSsVnas.s:456    .text.main:00000000000001bc $t
     /tmp/ccSsVnas.s:568    .text.main:00000000000002a0 $d
     /tmp/ccSsVnas.s:576    .text.main:00000000000002b8 $t
     /tmp/ccSsVnas.s:847    .text.main:00000000000004f4 $d
     /tmp/ccSsVnas.s:851    .text.main:00000000000004fc $t
     /tmp/ccSsVnas.s:1162   .text.main:0000000000000790 $d
     /tmp/ccSsVnas.s:1166   .text.main:0000000000000798 $t
     /tmp/ccSsVnas.s:1437   .text.main:00000000000009d4 $d
     /tmp/ccSsVnas.s:1441   .text.main:00000000000009dc $t
     /tmp/ccSsVnas.s:1746   .text.main:0000000000000c5c $d
     /tmp/ccSsVnas.s:1750   .text.main:0000000000000c64 $t
     /tmp/ccSsVnas.s:1973   .text.main:0000000000000e40 $d
     /tmp/ccSsVnas.s:1977   .text.main:0000000000000e48 $t
     /tmp/ccSsVnas.s:2260   .text.main:00000000000010a0 $d
     /tmp/ccSsVnas.s:2264   .text.main:00000000000010a8 $t
     /tmp/ccSsVnas.s:2547   .text.main:0000000000001300 $d
     /tmp/ccSsVnas.s:2551   .text.main:0000000000001308 $t
     /tmp/ccSsVnas.s:2834   .text.main:0000000000001560 $d
     /tmp/ccSsVnas.s:2838   .text.main:0000000000001568 $t
     /tmp/ccSsVnas.s:3035   .text.main:00000000000016e4 $d
     /tmp/ccSsVnas.s:3047   .text.SysTick_Handler:0000000000000000 $t
     /tmp/ccSsVnas.s:3054   .text.SysTick_Handler:0000000000000000 SysTick_Handler
     /tmp/ccSsVnas.s:3207   .text.SysTick_Handler:00000000000000f4 $d
                           .group:0000000000000000 wm4.0.7a9f4dea188ccacb7d502cdcabb040c1
                           .group:0000000000000000 wm4.stddef.h.39.99b5021e28f91cdb161c889e07266673
                           .group:0000000000000000 wm4._newlib_version.h.4.875b979a44719054cd750d0952ad3fd6
                           .group:0000000000000000 wm4.features.h.33.5bd1eea2d80518b50f7af0b5ce6750e0
                           .group:0000000000000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:0000000000000000 wm4._intsup.h.10.cce27fed8484c08a33f522034c30d2b5
                           .group:0000000000000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:0000000000000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:0000000000000000 wm4.stdbool.h.29.07dce69c3b78884144b7f7bd19483461
                           .group:0000000000000000 wm4.newlib.h.8.f6e543eac3f2f65163ba2ffe3b04987b
                           .group:0000000000000000 wm4.ieeefp.h.77.220d9cccac42cd58761758bee2df4ce6
                           .group:0000000000000000 wm4.config.h.220.6cac6a9685cfce5e83c17784171638d9
                           .group:0000000000000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:0000000000000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:0000000000000000 wm4._types.h.125.5cf8a495f1f7ef36777ad868a1e32068
                           .group:0000000000000000 wm4.stddef.h.161.5349cb105733e8777bfb0cf53c4e3f34
                           .group:0000000000000000 wm4._types.h.184.03611d4f6b5bec9997bcf4279eceba07
                           .group:0000000000000000 wm4.reent.h.17.90c2574d4acdcfce933db5cb09ff35fe
                           .group:0000000000000000 wm4.cdefs.h.47.14fad0b327eb9dcf106599b738d85132
                           .group:0000000000000000 wm4.string.h.15.dab3980bf35408a4c507182805e2de3a
                           .group:0000000000000000 wm4.stddef.h.161.19e15733342b50ead2919490b095303e
                           .group:0000000000000000 wm4.xmc_device.h.61.ba2d082e12f51240746cffdd60d42b81
                           .group:0000000000000000 wm4.XMC4500.h.55.9aa45b9b5790506b2dcb963e4e7adeaf
                           .group:0000000000000000 wm4.core_cm4.h.32.6c6eb1c8daeca23ce7ba79c8e8120d52
                           .group:0000000000000000 wm4.cmsis_gcc.h.26.91b63349961c35637933e4fba51b867b
                           .group:0000000000000000 wm4.core_cm4.h.172.fdd5a388a160bb6ff767b7d7ee212268
                           .group:0000000000000000 wm4.system_XMC4500.h.42.99124977c10ca8844a71949adbeabd70
                           .group:0000000000000000 wm4.XMC4500.h.208.b340195df97f067735c4c769ba59985a
                           .group:0000000000000000 wm4.xmc_device.h.1460.8860499b404961ffcfbb8d1fefcb2146
                           .group:0000000000000000 wm4.xmc_common.h.92.3f4336a80569affab05a81145b87c2fc
                           .group:0000000000000000 wm4.xmc_gpio.h.97.fa6a2e1be6030a75d960293cc3bbbd6b
                           .group:0000000000000000 wm4.xmc4_gpio_map.h.74.66e9110cf801b78826ef5354da51c32f
                           .group:0000000000000000 wm4.xmc4_gpio.h.79.ce6c49508b5a7769c66e7e3c21dcdfe4

UNDEFINED SYMBOLS
XMC_GPIO_Init
strlwr
strcpy
