ARM GAS  /tmp/cc7tE5sv.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"main.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text._Error_Handler,"ax",%progbits
  17              		.align	1
  18              		.global	_Error_Handler
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	_Error_Handler:
  26              	.LFB139:
  27              		.file 1 "Src/main.c"
   1:Src/main.c    **** 
   2:Src/main.c    **** /**
   3:Src/main.c    ****   ******************************************************************************
   4:Src/main.c    ****   * @file           : main.c
   5:Src/main.c    ****   * @brief          : Main program body
   6:Src/main.c    ****   ******************************************************************************
   7:Src/main.c    ****   ** This notice applies to any and all portions of this file
   8:Src/main.c    ****   * that are not between comment pairs USER CODE BEGIN and
   9:Src/main.c    ****   * USER CODE END. Other portions of this file, whether 
  10:Src/main.c    ****   * inserted by the user or by software development tools
  11:Src/main.c    ****   * are owned by their respective copyright owners.
  12:Src/main.c    ****   *
  13:Src/main.c    ****   * COPYRIGHT(c) 2018 STMicroelectronics
  14:Src/main.c    ****   *
  15:Src/main.c    ****   * Redistribution and use in source and binary forms, with or without modification,
  16:Src/main.c    ****   * are permitted provided that the following conditions are met:
  17:Src/main.c    ****   *   1. Redistributions of source code must retain the above copyright notice,
  18:Src/main.c    ****   *      this list of conditions and the following disclaimer.
  19:Src/main.c    ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  20:Src/main.c    ****   *      this list of conditions and the following disclaimer in the documentation
  21:Src/main.c    ****   *      and/or other materials provided with the distribution.
  22:Src/main.c    ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  23:Src/main.c    ****   *      may be used to endorse or promote products derived from this software
  24:Src/main.c    ****   *      without specific prior written permission.
  25:Src/main.c    ****   *
  26:Src/main.c    ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:Src/main.c    ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  28:Src/main.c    ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  29:Src/main.c    ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  30:Src/main.c    ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  31:Src/main.c    ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
ARM GAS  /tmp/cc7tE5sv.s 			page 2


  32:Src/main.c    ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  33:Src/main.c    ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  34:Src/main.c    ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  35:Src/main.c    ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  36:Src/main.c    ****   *
  37:Src/main.c    ****   ******************************************************************************
  38:Src/main.c    ****   */
  39:Src/main.c    **** /* Includes ------------------------------------------------------------------*/
  40:Src/main.c    **** #include "main.h"
  41:Src/main.c    **** #include "stm32h7xx_hal.h"
  42:Src/main.c    **** #include "adc.h"
  43:Src/main.c    **** #include "dac.h"
  44:Src/main.c    **** #include "gpio.h"
  45:Src/main.c    **** 
  46:Src/main.c    **** /* USER CODE BEGIN Includes */
  47:Src/main.c    **** 
  48:Src/main.c    **** /* USER CODE END Includes */
  49:Src/main.c    **** 
  50:Src/main.c    **** /* Private variables ---------------------------------------------------------*/
  51:Src/main.c    **** 
  52:Src/main.c    **** /* USER CODE BEGIN PV */
  53:Src/main.c    **** /* Private variables ---------------------------------------------------------*/
  54:Src/main.c    **** 
  55:Src/main.c    **** /* USER CODE END PV */
  56:Src/main.c    **** 
  57:Src/main.c    **** /* Private function prototypes -----------------------------------------------*/
  58:Src/main.c    **** void SystemClock_Config(void);
  59:Src/main.c    **** 
  60:Src/main.c    **** /* USER CODE BEGIN PFP */
  61:Src/main.c    **** /* Private function prototypes -----------------------------------------------*/
  62:Src/main.c    **** 
  63:Src/main.c    **** /* USER CODE END PFP */
  64:Src/main.c    **** 
  65:Src/main.c    **** /* USER CODE BEGIN 0 */
  66:Src/main.c    **** 
  67:Src/main.c    **** /* USER CODE END 0 */
  68:Src/main.c    **** 
  69:Src/main.c    **** /**
  70:Src/main.c    ****   * @brief  The application entry point.
  71:Src/main.c    ****   *
  72:Src/main.c    ****   * @retval None
  73:Src/main.c    ****   */
  74:Src/main.c    **** int main(void)
  75:Src/main.c    **** {
  76:Src/main.c    ****   /* USER CODE BEGIN 1 */
  77:Src/main.c    **** 
  78:Src/main.c    ****   /* USER CODE END 1 */
  79:Src/main.c    **** 
  80:Src/main.c    ****   /* MCU Configuration----------------------------------------------------------*/
  81:Src/main.c    **** 
  82:Src/main.c    ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  83:Src/main.c    ****   HAL_Init();
  84:Src/main.c    **** 
  85:Src/main.c    ****   /* USER CODE BEGIN Init */
  86:Src/main.c    **** 
  87:Src/main.c    ****   /* USER CODE END Init */
  88:Src/main.c    **** 
ARM GAS  /tmp/cc7tE5sv.s 			page 3


  89:Src/main.c    ****   /* Configure the system clock */
  90:Src/main.c    ****   SystemClock_Config();
  91:Src/main.c    **** 
  92:Src/main.c    ****   /* USER CODE BEGIN SysInit */
  93:Src/main.c    **** 
  94:Src/main.c    ****   /* USER CODE END SysInit */
  95:Src/main.c    **** 
  96:Src/main.c    ****   /* Initialize all configured peripherals */
  97:Src/main.c    ****   MX_GPIO_Init();
  98:Src/main.c    ****   MX_ADC1_Init();
  99:Src/main.c    ****   MX_DAC1_Init();
 100:Src/main.c    ****   /* USER CODE BEGIN 2 */
 101:Src/main.c    **** 
 102:Src/main.c    ****   /* USER CODE END 2 */
 103:Src/main.c    **** 
 104:Src/main.c    ****   /* Infinite loop */
 105:Src/main.c    ****   /* USER CODE BEGIN WHILE */
 106:Src/main.c    ****   while (1)
 107:Src/main.c    ****   {
 108:Src/main.c    ****     HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 109:Src/main.c    ****     HAL_Delay(500);
 110:Src/main.c    ****   /* USER CODE END WHILE */
 111:Src/main.c    **** 
 112:Src/main.c    ****   /* USER CODE BEGIN 3 */
 113:Src/main.c    **** 
 114:Src/main.c    ****   }
 115:Src/main.c    ****   /* USER CODE END 3 */
 116:Src/main.c    **** 
 117:Src/main.c    **** }
 118:Src/main.c    **** 
 119:Src/main.c    **** /**
 120:Src/main.c    ****   * @brief System Clock Configuration
 121:Src/main.c    ****   * @retval None
 122:Src/main.c    ****   */
 123:Src/main.c    **** void SystemClock_Config(void)
 124:Src/main.c    **** {
 125:Src/main.c    **** 
 126:Src/main.c    ****   RCC_OscInitTypeDef RCC_OscInitStruct;
 127:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct;
 128:Src/main.c    ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;
 129:Src/main.c    **** 
 130:Src/main.c    ****     /**Supply configuration update enable 
 131:Src/main.c    ****     */
 132:Src/main.c    ****   MODIFY_REG(PWR->CR3, PWR_CR3_SCUEN, 0);
 133:Src/main.c    **** 
 134:Src/main.c    ****     /**Configure the main internal regulator output voltage 
 135:Src/main.c    ****     */
 136:Src/main.c    ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 137:Src/main.c    **** 
 138:Src/main.c    ****   while ((PWR->D3CR & (PWR_D3CR_VOSRDY)) != PWR_D3CR_VOSRDY) 
 139:Src/main.c    ****   {
 140:Src/main.c    ****     
 141:Src/main.c    ****   }
 142:Src/main.c    ****     /**Macro to configure the PLL clock source 
 143:Src/main.c    ****     */
 144:Src/main.c    ****   __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSI);
 145:Src/main.c    **** 
ARM GAS  /tmp/cc7tE5sv.s 			page 4


 146:Src/main.c    ****     /**Initializes the CPU, AHB and APB busses clocks 
 147:Src/main.c    ****     */
 148:Src/main.c    ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 149:Src/main.c    ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 150:Src/main.c    ****   RCC_OscInitStruct.HSICalibrationValue = 16;
 151:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 152:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 153:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLM = 4;
 154:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLN = 24;
 155:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLP = 4;
 156:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 157:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLR = 2;
 158:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 159:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 160:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 161:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 162:Src/main.c    ****   {
 163:Src/main.c    ****     _Error_Handler(__FILE__, __LINE__);
 164:Src/main.c    ****   }
 165:Src/main.c    **** 
 166:Src/main.c    ****     /**Initializes the CPU, AHB and APB busses clocks 
 167:Src/main.c    ****     */
 168:Src/main.c    ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 169:Src/main.c    ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 170:Src/main.c    ****                               |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
 171:Src/main.c    ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 172:Src/main.c    ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 173:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 174:Src/main.c    ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 175:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 176:Src/main.c    ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 177:Src/main.c    ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 178:Src/main.c    **** 
 179:Src/main.c    ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 180:Src/main.c    ****   {
 181:Src/main.c    ****     _Error_Handler(__FILE__, __LINE__);
 182:Src/main.c    ****   }
 183:Src/main.c    **** 
 184:Src/main.c    ****   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 185:Src/main.c    ****   PeriphClkInitStruct.PLL2.PLL2M = 4;
 186:Src/main.c    ****   PeriphClkInitStruct.PLL2.PLL2N = 10;
 187:Src/main.c    ****   PeriphClkInitStruct.PLL2.PLL2P = 3;
 188:Src/main.c    ****   PeriphClkInitStruct.PLL2.PLL2Q = 2;
 189:Src/main.c    ****   PeriphClkInitStruct.PLL2.PLL2R = 2;
 190:Src/main.c    ****   PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 191:Src/main.c    ****   PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 192:Src/main.c    ****   PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 193:Src/main.c    ****   PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 194:Src/main.c    ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 195:Src/main.c    ****   {
 196:Src/main.c    ****     _Error_Handler(__FILE__, __LINE__);
 197:Src/main.c    ****   }
 198:Src/main.c    **** 
 199:Src/main.c    ****     /**Configure the Systick interrupt time 
 200:Src/main.c    ****     */
 201:Src/main.c    ****   HAL_SYSTICK_Config(SystemCoreClock/1000);
 202:Src/main.c    **** 
ARM GAS  /tmp/cc7tE5sv.s 			page 5


 203:Src/main.c    ****     /**Configure the Systick 
 204:Src/main.c    ****     */
 205:Src/main.c    ****   HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 206:Src/main.c    **** 
 207:Src/main.c    ****   /* SysTick_IRQn interrupt configuration */
 208:Src/main.c    ****   HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 209:Src/main.c    **** }
 210:Src/main.c    **** 
 211:Src/main.c    **** /* USER CODE BEGIN 4 */
 212:Src/main.c    **** 
 213:Src/main.c    **** /* USER CODE END 4 */
 214:Src/main.c    **** 
 215:Src/main.c    **** /**
 216:Src/main.c    ****   * @brief  This function is executed in case of error occurrence.
 217:Src/main.c    ****   * @param  file: The file name as string.
 218:Src/main.c    ****   * @param  line: The line in file as a number.
 219:Src/main.c    ****   * @retval None
 220:Src/main.c    ****   */
 221:Src/main.c    **** void _Error_Handler(char *file, int line)
 222:Src/main.c    **** {
  28              		.loc 1 222 1 view -0
  29              		.cfi_startproc
  30              		@ Volatile: function does not return.
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34              	.LVL0:
  35              	.L2:
 223:Src/main.c    ****   /* USER CODE BEGIN Error_Handler_Debug */
 224:Src/main.c    ****   /* User can add his own implementation to report the HAL error return state */
 225:Src/main.c    ****   while(1)
  36              		.loc 1 225 3 discriminator 1 view .LVU1
 226:Src/main.c    ****   {
 227:Src/main.c    ****   }
  37              		.loc 1 227 3 discriminator 1 view .LVU2
  38 0000 FEE7     		b	.L2
  39              		.cfi_endproc
  40              	.LFE139:
  42              		.section	.text.SystemClock_Config,"ax",%progbits
  43              		.align	1
  44              		.global	SystemClock_Config
  45              		.syntax unified
  46              		.thumb
  47              		.thumb_func
  48              		.fpu fpv5-d16
  50              	SystemClock_Config:
  51              	.LFB138:
 124:Src/main.c    **** 
  52              		.loc 1 124 1 view -0
  53              		.cfi_startproc
  54              		@ args = 0, pretend = 0, frame = 304
  55              		@ frame_needed = 0, uses_anonymous_args = 0
  56 0000 00B5     		push	{lr}
  57              	.LCFI0:
  58              		.cfi_def_cfa_offset 4
  59              		.cfi_offset 14, -4
  60 0002 CDB0     		sub	sp, sp, #308
ARM GAS  /tmp/cc7tE5sv.s 			page 6


  61              	.LCFI1:
  62              		.cfi_def_cfa_offset 312
 126:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct;
  63              		.loc 1 126 3 view .LVU4
 127:Src/main.c    ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;
  64              		.loc 1 127 3 view .LVU5
 128:Src/main.c    **** 
  65              		.loc 1 128 3 view .LVU6
 132:Src/main.c    **** 
  66              		.loc 1 132 3 view .LVU7
  67 0004 3D4B     		ldr	r3, .L12
  68 0006 DA68     		ldr	r2, [r3, #12]
  69 0008 22F00402 		bic	r2, r2, #4
  70 000c DA60     		str	r2, [r3, #12]
 136:Src/main.c    **** 
  71              		.loc 1 136 3 view .LVU8
  72              	.LBB2:
 136:Src/main.c    **** 
  73              		.loc 1 136 3 view .LVU9
  74 000e 0022     		movs	r2, #0
  75 0010 0192     		str	r2, [sp, #4]
 136:Src/main.c    **** 
  76              		.loc 1 136 3 view .LVU10
  77 0012 9A69     		ldr	r2, [r3, #24]
  78 0014 22F44042 		bic	r2, r2, #49152
  79 0018 42F48042 		orr	r2, r2, #16384
  80 001c 9A61     		str	r2, [r3, #24]
 136:Src/main.c    **** 
  81              		.loc 1 136 3 view .LVU11
  82 001e 9B69     		ldr	r3, [r3, #24]
  83 0020 03F44043 		and	r3, r3, #49152
  84 0024 0193     		str	r3, [sp, #4]
 136:Src/main.c    **** 
  85              		.loc 1 136 3 view .LVU12
  86 0026 019B     		ldr	r3, [sp, #4]
  87              	.LBE2:
 138:Src/main.c    ****   {
  88              		.loc 1 138 3 view .LVU13
  89              	.L4:
 141:Src/main.c    ****     /**Macro to configure the PLL clock source 
  90              		.loc 1 141 3 discriminator 1 view .LVU14
 138:Src/main.c    ****   {
  91              		.loc 1 138 14 is_stmt 0 discriminator 1 view .LVU15
  92 0028 344B     		ldr	r3, .L12
  93 002a 9B69     		ldr	r3, [r3, #24]
 138:Src/main.c    ****   {
  94              		.loc 1 138 9 discriminator 1 view .LVU16
  95 002c 13F4005F 		tst	r3, #8192
  96 0030 FAD0     		beq	.L4
 144:Src/main.c    **** 
  97              		.loc 1 144 3 is_stmt 1 view .LVU17
  98 0032 334A     		ldr	r2, .L12+4
  99 0034 936A     		ldr	r3, [r2, #40]
 100 0036 23F00303 		bic	r3, r3, #3
 101 003a 9362     		str	r3, [r2, #40]
 148:Src/main.c    ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 102              		.loc 1 148 3 view .LVU18
ARM GAS  /tmp/cc7tE5sv.s 			page 7


 148:Src/main.c    ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 103              		.loc 1 148 36 is_stmt 0 view .LVU19
 104 003c 0222     		movs	r2, #2
 105 003e 3992     		str	r2, [sp, #228]
 149:Src/main.c    ****   RCC_OscInitStruct.HSICalibrationValue = 16;
 106              		.loc 1 149 3 is_stmt 1 view .LVU20
 149:Src/main.c    ****   RCC_OscInitStruct.HSICalibrationValue = 16;
 107              		.loc 1 149 30 is_stmt 0 view .LVU21
 108 0040 0123     		movs	r3, #1
 109 0042 3C93     		str	r3, [sp, #240]
 150:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 110              		.loc 1 150 3 is_stmt 1 view .LVU22
 150:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 111              		.loc 1 150 41 is_stmt 0 view .LVU23
 112 0044 1023     		movs	r3, #16
 113 0046 3D93     		str	r3, [sp, #244]
 151:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 114              		.loc 1 151 3 is_stmt 1 view .LVU24
 151:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 115              		.loc 1 151 34 is_stmt 0 view .LVU25
 116 0048 4292     		str	r2, [sp, #264]
 152:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLM = 4;
 117              		.loc 1 152 3 is_stmt 1 view .LVU26
 152:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLM = 4;
 118              		.loc 1 152 35 is_stmt 0 view .LVU27
 119 004a 0023     		movs	r3, #0
 120 004c 4393     		str	r3, [sp, #268]
 153:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLN = 24;
 121              		.loc 1 153 3 is_stmt 1 view .LVU28
 153:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLN = 24;
 122              		.loc 1 153 30 is_stmt 0 view .LVU29
 123 004e 0421     		movs	r1, #4
 124 0050 4491     		str	r1, [sp, #272]
 154:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLP = 4;
 125              		.loc 1 154 3 is_stmt 1 view .LVU30
 154:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLP = 4;
 126              		.loc 1 154 30 is_stmt 0 view .LVU31
 127 0052 1820     		movs	r0, #24
 128 0054 4590     		str	r0, [sp, #276]
 155:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 129              		.loc 1 155 3 is_stmt 1 view .LVU32
 155:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 130              		.loc 1 155 30 is_stmt 0 view .LVU33
 131 0056 4691     		str	r1, [sp, #280]
 156:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLR = 2;
 132              		.loc 1 156 3 is_stmt 1 view .LVU34
 156:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLR = 2;
 133              		.loc 1 156 30 is_stmt 0 view .LVU35
 134 0058 4791     		str	r1, [sp, #284]
 157:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 135              		.loc 1 157 3 is_stmt 1 view .LVU36
 157:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 136              		.loc 1 157 30 is_stmt 0 view .LVU37
 137 005a 4892     		str	r2, [sp, #288]
 158:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 138              		.loc 1 158 3 is_stmt 1 view .LVU38
 158:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
ARM GAS  /tmp/cc7tE5sv.s 			page 8


 139              		.loc 1 158 32 is_stmt 0 view .LVU39
 140 005c 0C22     		movs	r2, #12
 141 005e 4992     		str	r2, [sp, #292]
 159:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 142              		.loc 1 159 3 is_stmt 1 view .LVU40
 159:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 143              		.loc 1 159 35 is_stmt 0 view .LVU41
 144 0060 4A93     		str	r3, [sp, #296]
 160:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 145              		.loc 1 160 3 is_stmt 1 view .LVU42
 160:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 146              		.loc 1 160 34 is_stmt 0 view .LVU43
 147 0062 4B93     		str	r3, [sp, #300]
 161:Src/main.c    ****   {
 148              		.loc 1 161 3 is_stmt 1 view .LVU44
 161:Src/main.c    ****   {
 149              		.loc 1 161 7 is_stmt 0 view .LVU45
 150 0064 39A8     		add	r0, sp, #228
 151 0066 FFF7FEFF 		bl	HAL_RCC_OscConfig
 152              	.LVL1:
 161:Src/main.c    ****   {
 153              		.loc 1 161 6 view .LVU46
 154 006a 0028     		cmp	r0, #0
 155 006c 3AD1     		bne	.L9
 168:Src/main.c    ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 156              		.loc 1 168 3 is_stmt 1 view .LVU47
 168:Src/main.c    ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 157              		.loc 1 168 31 is_stmt 0 view .LVU48
 158 006e 3F23     		movs	r3, #63
 159 0070 3193     		str	r3, [sp, #196]
 171:Src/main.c    ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 160              		.loc 1 171 3 is_stmt 1 view .LVU49
 171:Src/main.c    ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 161              		.loc 1 171 34 is_stmt 0 view .LVU50
 162 0072 0323     		movs	r3, #3
 163 0074 3293     		str	r3, [sp, #200]
 172:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 164              		.loc 1 172 3 is_stmt 1 view .LVU51
 172:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 165              		.loc 1 172 35 is_stmt 0 view .LVU52
 166 0076 0023     		movs	r3, #0
 167 0078 3393     		str	r3, [sp, #204]
 173:Src/main.c    ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 168              		.loc 1 173 3 is_stmt 1 view .LVU53
 173:Src/main.c    ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 169              		.loc 1 173 35 is_stmt 0 view .LVU54
 170 007a 3493     		str	r3, [sp, #208]
 174:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 171              		.loc 1 174 3 is_stmt 1 view .LVU55
 174:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 172              		.loc 1 174 36 is_stmt 0 view .LVU56
 173 007c 3593     		str	r3, [sp, #212]
 175:Src/main.c    ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 174              		.loc 1 175 3 is_stmt 1 view .LVU57
 175:Src/main.c    ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 175              		.loc 1 175 36 is_stmt 0 view .LVU58
 176 007e 3693     		str	r3, [sp, #216]
ARM GAS  /tmp/cc7tE5sv.s 			page 9


 176:Src/main.c    ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 177              		.loc 1 176 3 is_stmt 1 view .LVU59
 176:Src/main.c    ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 178              		.loc 1 176 36 is_stmt 0 view .LVU60
 179 0080 3793     		str	r3, [sp, #220]
 177:Src/main.c    **** 
 180              		.loc 1 177 3 is_stmt 1 view .LVU61
 177:Src/main.c    **** 
 181              		.loc 1 177 36 is_stmt 0 view .LVU62
 182 0082 3893     		str	r3, [sp, #224]
 179:Src/main.c    ****   {
 183              		.loc 1 179 3 is_stmt 1 view .LVU63
 179:Src/main.c    ****   {
 184              		.loc 1 179 7 is_stmt 0 view .LVU64
 185 0084 0121     		movs	r1, #1
 186 0086 31A8     		add	r0, sp, #196
 187 0088 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 188              	.LVL2:
 179:Src/main.c    ****   {
 189              		.loc 1 179 6 view .LVU65
 190 008c 70BB     		cbnz	r0, .L10
 184:Src/main.c    ****   PeriphClkInitStruct.PLL2.PLL2M = 4;
 191              		.loc 1 184 3 is_stmt 1 view .LVU66
 184:Src/main.c    ****   PeriphClkInitStruct.PLL2.PLL2M = 4;
 192              		.loc 1 184 44 is_stmt 0 view .LVU67
 193 008e 4FF40023 		mov	r3, #524288
 194 0092 0293     		str	r3, [sp, #8]
 185:Src/main.c    ****   PeriphClkInitStruct.PLL2.PLL2N = 10;
 195              		.loc 1 185 3 is_stmt 1 view .LVU68
 185:Src/main.c    ****   PeriphClkInitStruct.PLL2.PLL2N = 10;
 196              		.loc 1 185 34 is_stmt 0 view .LVU69
 197 0094 0423     		movs	r3, #4
 198 0096 0393     		str	r3, [sp, #12]
 186:Src/main.c    ****   PeriphClkInitStruct.PLL2.PLL2P = 3;
 199              		.loc 1 186 3 is_stmt 1 view .LVU70
 186:Src/main.c    ****   PeriphClkInitStruct.PLL2.PLL2P = 3;
 200              		.loc 1 186 34 is_stmt 0 view .LVU71
 201 0098 0A23     		movs	r3, #10
 202 009a 0493     		str	r3, [sp, #16]
 187:Src/main.c    ****   PeriphClkInitStruct.PLL2.PLL2Q = 2;
 203              		.loc 1 187 3 is_stmt 1 view .LVU72
 187:Src/main.c    ****   PeriphClkInitStruct.PLL2.PLL2Q = 2;
 204              		.loc 1 187 34 is_stmt 0 view .LVU73
 205 009c 0323     		movs	r3, #3
 206 009e 0593     		str	r3, [sp, #20]
 188:Src/main.c    ****   PeriphClkInitStruct.PLL2.PLL2R = 2;
 207              		.loc 1 188 3 is_stmt 1 view .LVU74
 188:Src/main.c    ****   PeriphClkInitStruct.PLL2.PLL2R = 2;
 208              		.loc 1 188 34 is_stmt 0 view .LVU75
 209 00a0 0223     		movs	r3, #2
 210 00a2 0693     		str	r3, [sp, #24]
 189:Src/main.c    ****   PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 211              		.loc 1 189 3 is_stmt 1 view .LVU76
 189:Src/main.c    ****   PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 212              		.loc 1 189 34 is_stmt 0 view .LVU77
 213 00a4 0793     		str	r3, [sp, #28]
 190:Src/main.c    ****   PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
ARM GAS  /tmp/cc7tE5sv.s 			page 10


 214              		.loc 1 190 3 is_stmt 1 view .LVU78
 190:Src/main.c    ****   PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 215              		.loc 1 190 36 is_stmt 0 view .LVU79
 216 00a6 C023     		movs	r3, #192
 217 00a8 0893     		str	r3, [sp, #32]
 191:Src/main.c    ****   PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 218              		.loc 1 191 3 is_stmt 1 view .LVU80
 191:Src/main.c    ****   PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 219              		.loc 1 191 39 is_stmt 0 view .LVU81
 220 00aa 2023     		movs	r3, #32
 221 00ac 0993     		str	r3, [sp, #36]
 192:Src/main.c    ****   PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 222              		.loc 1 192 3 is_stmt 1 view .LVU82
 192:Src/main.c    ****   PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 223              		.loc 1 192 38 is_stmt 0 view .LVU83
 224 00ae 0023     		movs	r3, #0
 225 00b0 0A93     		str	r3, [sp, #40]
 193:Src/main.c    ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 226              		.loc 1 193 3 is_stmt 1 view .LVU84
 193:Src/main.c    ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 227              		.loc 1 193 41 is_stmt 0 view .LVU85
 228 00b2 2A93     		str	r3, [sp, #168]
 194:Src/main.c    ****   {
 229              		.loc 1 194 3 is_stmt 1 view .LVU86
 194:Src/main.c    ****   {
 230              		.loc 1 194 7 is_stmt 0 view .LVU87
 231 00b4 02A8     		add	r0, sp, #8
 232 00b6 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 233              	.LVL3:
 194:Src/main.c    ****   {
 234              		.loc 1 194 6 view .LVU88
 235 00ba D8B9     		cbnz	r0, .L11
 201:Src/main.c    **** 
 236              		.loc 1 201 3 is_stmt 1 view .LVU89
 237 00bc 114B     		ldr	r3, .L12+8
 238 00be 1868     		ldr	r0, [r3]
 239 00c0 114B     		ldr	r3, .L12+12
 240 00c2 A3FB0030 		umull	r3, r0, r3, r0
 241 00c6 8009     		lsrs	r0, r0, #6
 242 00c8 FFF7FEFF 		bl	HAL_SYSTICK_Config
 243              	.LVL4:
 205:Src/main.c    **** 
 244              		.loc 1 205 3 view .LVU90
 245 00cc 0420     		movs	r0, #4
 246 00ce FFF7FEFF 		bl	HAL_SYSTICK_CLKSourceConfig
 247              	.LVL5:
 208:Src/main.c    **** }
 248              		.loc 1 208 3 view .LVU91
 249 00d2 0022     		movs	r2, #0
 250 00d4 1146     		mov	r1, r2
 251 00d6 4FF0FF30 		mov	r0, #-1
 252 00da FFF7FEFF 		bl	HAL_NVIC_SetPriority
 253              	.LVL6:
 209:Src/main.c    **** 
 254              		.loc 1 209 1 is_stmt 0 view .LVU92
 255 00de 4DB0     		add	sp, sp, #308
 256              	.LCFI2:
ARM GAS  /tmp/cc7tE5sv.s 			page 11


 257              		.cfi_remember_state
 258              		.cfi_def_cfa_offset 4
 259              		@ sp needed
 260 00e0 5DF804FB 		ldr	pc, [sp], #4
 261              	.L9:
 262              	.LCFI3:
 263              		.cfi_restore_state
 163:Src/main.c    ****   }
 264              		.loc 1 163 5 is_stmt 1 view .LVU93
 265 00e4 A321     		movs	r1, #163
 266 00e6 0948     		ldr	r0, .L12+16
 267 00e8 FFF7FEFF 		bl	_Error_Handler
 268              	.LVL7:
 269              	.L10:
 181:Src/main.c    ****   }
 270              		.loc 1 181 5 view .LVU94
 271 00ec B521     		movs	r1, #181
 272 00ee 0748     		ldr	r0, .L12+16
 273 00f0 FFF7FEFF 		bl	_Error_Handler
 274              	.LVL8:
 275              	.L11:
 196:Src/main.c    ****   }
 276              		.loc 1 196 5 view .LVU95
 277 00f4 C421     		movs	r1, #196
 278 00f6 0548     		ldr	r0, .L12+16
 279 00f8 FFF7FEFF 		bl	_Error_Handler
 280              	.LVL9:
 281              	.L13:
 282              		.align	2
 283              	.L12:
 284 00fc 00480258 		.word	1476544512
 285 0100 00440258 		.word	1476543488
 286 0104 00000000 		.word	SystemCoreClock
 287 0108 D34D6210 		.word	274877907
 288 010c 00000000 		.word	.LC0
 289              		.cfi_endproc
 290              	.LFE138:
 292              		.section	.text.main,"ax",%progbits
 293              		.align	1
 294              		.global	main
 295              		.syntax unified
 296              		.thumb
 297              		.thumb_func
 298              		.fpu fpv5-d16
 300              	main:
 301              	.LFB137:
  75:Src/main.c    ****   /* USER CODE BEGIN 1 */
 302              		.loc 1 75 1 view -0
 303              		.cfi_startproc
 304              		@ Volatile: function does not return.
 305              		@ args = 0, pretend = 0, frame = 0
 306              		@ frame_needed = 0, uses_anonymous_args = 0
 307 0000 08B5     		push	{r3, lr}
 308              	.LCFI4:
 309              		.cfi_def_cfa_offset 8
 310              		.cfi_offset 3, -8
 311              		.cfi_offset 14, -4
ARM GAS  /tmp/cc7tE5sv.s 			page 12


  83:Src/main.c    **** 
 312              		.loc 1 83 3 view .LVU97
 313 0002 FFF7FEFF 		bl	HAL_Init
 314              	.LVL10:
  90:Src/main.c    **** 
 315              		.loc 1 90 3 view .LVU98
 316 0006 FFF7FEFF 		bl	SystemClock_Config
 317              	.LVL11:
  97:Src/main.c    ****   MX_ADC1_Init();
 318              		.loc 1 97 3 view .LVU99
 319 000a FFF7FEFF 		bl	MX_GPIO_Init
 320              	.LVL12:
  98:Src/main.c    ****   MX_DAC1_Init();
 321              		.loc 1 98 3 view .LVU100
 322 000e FFF7FEFF 		bl	MX_ADC1_Init
 323              	.LVL13:
  99:Src/main.c    ****   /* USER CODE BEGIN 2 */
 324              		.loc 1 99 3 view .LVU101
 325 0012 FFF7FEFF 		bl	MX_DAC1_Init
 326              	.LVL14:
 327              	.L15:
 106:Src/main.c    ****   {
 328              		.loc 1 106 3 discriminator 1 view .LVU102
 108:Src/main.c    ****     HAL_Delay(500);
 329              		.loc 1 108 5 discriminator 1 view .LVU103
 330 0016 8021     		movs	r1, #128
 331 0018 0348     		ldr	r0, .L17
 332 001a FFF7FEFF 		bl	HAL_GPIO_TogglePin
 333              	.LVL15:
 109:Src/main.c    ****   /* USER CODE END WHILE */
 334              		.loc 1 109 5 discriminator 1 view .LVU104
 335 001e 4FF4FA70 		mov	r0, #500
 336 0022 FFF7FEFF 		bl	HAL_Delay
 337              	.LVL16:
 338 0026 F6E7     		b	.L15
 339              	.L18:
 340              		.align	2
 341              	.L17:
 342 0028 00040258 		.word	1476527104
 343              		.cfi_endproc
 344              	.LFE137:
 346              		.section	.rodata.SystemClock_Config.str1.4,"aMS",%progbits,1
 347              		.align	2
 348              	.LC0:
 349 0000 5372632F 		.ascii	"Src/main.c\000"
 349      6D61696E 
 349      2E6300
 350              		.text
 351              	.Letext0:
 352              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 353              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 354              		.file 4 "Drivers/CMSIS/Include/core_cm7.h"
 355              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 356              		.file 6 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 357              		.file 7 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h"
 358              		.file 8 "/usr/arm-none-eabi/include/sys/lock.h"
 359              		.file 9 "/usr/arm-none-eabi/include/sys/_types.h"
ARM GAS  /tmp/cc7tE5sv.s 			page 13


 360              		.file 10 "/usr/lib/gcc/arm-none-eabi/8.2.0/include/stddef.h"
 361              		.file 11 "/usr/arm-none-eabi/include/sys/reent.h"
 362              		.file 12 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 363              		.file 13 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
 364              		.file 14 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 365              		.file 15 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 366              		.file 16 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_adc.h"
 367              		.file 17 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_adc_ex.h"
 368              		.file 18 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dac.h"
 369              		.file 19 "Inc/adc.h"
 370              		.file 20 "Inc/dac.h"
 371              		.file 21 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
 372              		.file 22 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 373              		.file 23 "Inc/gpio.h"
 374              		.file 24 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
ARM GAS  /tmp/cc7tE5sv.s 			page 14


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/cc7tE5sv.s:17     .text._Error_Handler:0000000000000000 $t
     /tmp/cc7tE5sv.s:25     .text._Error_Handler:0000000000000000 _Error_Handler
     /tmp/cc7tE5sv.s:43     .text.SystemClock_Config:0000000000000000 $t
     /tmp/cc7tE5sv.s:50     .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/cc7tE5sv.s:284    .text.SystemClock_Config:00000000000000fc $d
     /tmp/cc7tE5sv.s:293    .text.main:0000000000000000 $t
     /tmp/cc7tE5sv.s:300    .text.main:0000000000000000 main
     /tmp/cc7tE5sv.s:342    .text.main:0000000000000028 $d
     /tmp/cc7tE5sv.s:347    .rodata.SystemClock_Config.str1.4:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_SYSTICK_Config
HAL_SYSTICK_CLKSourceConfig
HAL_NVIC_SetPriority
SystemCoreClock
HAL_Init
MX_GPIO_Init
MX_ADC1_Init
MX_DAC1_Init
HAL_GPIO_TogglePin
HAL_Delay
