/dts-v1/;

/ {
	#address-cells = <0x02>;
	#size-cells = <0x02>;
	model = "Qualcomm Technologies, Inc. SA6155 SoC";
	compatible = "qcom,sa6155";
	qcom,msm-name = "SA6155";
	qcom,msm-id = <0x180 0x10000>;
	interrupt-parent = <0x01>;
	qcom,board-id = <0x00 0x00>;

	cpus {
		#address-cells = <0x02>;
		#size-cells = <0x00>;

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x00>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			sched-energy-costs = <0x02 0x03>;
			cache-size = <0x8000>;
			next-level-cache = <0x04>;
			qcom,lmh-dcvs = <0x05>;
			#cooling-cells = <0x02>;
			phandle = <0x11>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-size = <0x10000>;
				cache-level = <0x02>;
				next-level-cache = <0x06>;
				phandle = <0x04>;

				l3-cache {
					compatible = "arm,arch-cache";
					cache-size = <0x100000>;
					cache-level = <0x03>;
					phandle = <0x06>;
				};
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x8800>;
				phandle = <0x38>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9000>;
				phandle = <0x40>;
			};

			l2-tlb {
				qcom,dump-size = <0x5000>;
				phandle = <0x4c>;
			};
		};

		cpu@100 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x100>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			sched-energy-costs = <0x02 0x03>;
			cache-size = <0x8000>;
			next-level-cache = <0x07>;
			qcom,lmh-dcvs = <0x05>;
			#cooling-cells = <0x02>;
			phandle = <0x12>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-size = <0x10000>;
				cache-level = <0x02>;
				next-level-cache = <0x06>;
				phandle = <0x07>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x8800>;
				phandle = <0x39>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9000>;
				phandle = <0x41>;
			};

			l1-tlb {
				qcom,dump-size = <0x5000>;
				phandle = <0x4d>;
			};
		};

		cpu@200 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x200>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			sched-energy-costs = <0x02 0x03>;
			cache-size = <0x8000>;
			next-level-cache = <0x08>;
			qcom,lmh-dcvs = <0x05>;
			#cooling-cells = <0x02>;
			phandle = <0x13>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-size = <0x10000>;
				cache-level = <0x02>;
				next-level-cache = <0x06>;
				phandle = <0x08>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x8800>;
				phandle = <0x3a>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9000>;
				phandle = <0x42>;
			};

			l1-tlb {
				qcom,dump-size = <0x5000>;
				phandle = <0x4e>;
			};
		};

		cpu@300 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x300>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			sched-energy-costs = <0x02 0x03>;
			cache-size = <0x8000>;
			next-level-cache = <0x09>;
			qcom,lmh-dcvs = <0x05>;
			#cooling-cells = <0x02>;
			phandle = <0x14>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-size = <0x10000>;
				cache-level = <0x02>;
				next-level-cache = <0x06>;
				phandle = <0x09>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x8800>;
				phandle = <0x3b>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9000>;
				phandle = <0x43>;
			};

			l1-tlb {
				qcom,dump-size = <0x5000>;
				phandle = <0x4f>;
			};
		};

		cpu@400 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x400>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			sched-energy-costs = <0x02 0x03>;
			cache-size = <0x8000>;
			next-level-cache = <0x0a>;
			qcom,lmh-dcvs = <0x05>;
			#cooling-cells = <0x02>;
			phandle = <0x15>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-size = <0x10000>;
				cache-level = <0x02>;
				next-level-cache = <0x06>;
				phandle = <0x0a>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x8800>;
				phandle = <0x3c>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9000>;
				phandle = <0x44>;
			};

			l1-tlb {
				qcom,dump-size = <0x5000>;
				phandle = <0x50>;
			};
		};

		cpu@500 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x500>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			sched-energy-costs = <0x02 0x03>;
			cache-size = <0x8000>;
			next-level-cache = <0x0b>;
			qcom,lmh-dcvs = <0x05>;
			#cooling-cells = <0x02>;
			phandle = <0x16>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-size = <0x10000>;
				cache-level = <0x02>;
				next-level-cache = <0x06>;
				phandle = <0x0b>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x8800>;
				phandle = <0x3d>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9000>;
				phandle = <0x45>;
			};

			l1-tlb {
				qcom,dump-size = <0x5000>;
				phandle = <0x51>;
			};
		};

		cpu@600 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x600>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x6cc>;
			sched-energy-costs = <0x0c 0x0d>;
			cache-size = <0x10000>;
			next-level-cache = <0x0e>;
			qcom,lmh-dcvs = <0x0f>;
			#cooling-cells = <0x02>;
			phandle = <0x17>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-size = <0x40000>;
				cache-level = <0x02>;
				next-level-cache = <0x06>;
				qcom,dump-size = <0x48000>;
				phandle = <0x0e>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x11000>;
				phandle = <0x3e>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x12000>;
				phandle = <0x46>;
			};

			l1-itlb {
				qcom,dump-size = <0x300>;
				phandle = <0x48>;
			};

			l1-dtlb {
				qcom,dump-size = <0x480>;
				phandle = <0x4a>;
			};

			l2-tlb {
				qcom,dump-size = <0x7800>;
				phandle = <0x52>;
			};
		};

		cpu@700 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x700>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x6cc>;
			sched-energy-costs = <0x0c 0x0d>;
			cache-size = <0x10000>;
			next-level-cache = <0x10>;
			qcom,lmh-dcvs = <0x0f>;
			#cooling-cells = <0x02>;
			phandle = <0x18>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-size = <0x40000>;
				cache-level = <0x02>;
				next-level-cache = <0x06>;
				qcom,dump-size = <0x48000>;
				phandle = <0x10>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x11000>;
				phandle = <0x3f>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x12000>;
				phandle = <0x47>;
			};

			l1-itlb {
				qcom,dump-size = <0x300>;
				phandle = <0x49>;
			};

			l1-dtlb {
				qcom,dump-size = <0x480>;
				phandle = <0x4b>;
			};

			l2-tlb {
				qcom,dump-size = <0x7800>;
				phandle = <0x53>;
			};
		};

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x11>;
				};

				core1 {
					cpu = <0x12>;
				};

				core2 {
					cpu = <0x13>;
				};

				core3 {
					cpu = <0x14>;
				};

				core4 {
					cpu = <0x15>;
				};

				core5 {
					cpu = <0x16>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x17>;
				};

				core1 {
					cpu = <0x18>;
				};
			};
		};
	};

	soc {
		#address-cells = <0x01>;
		#size-cells = <0x01>;
		ranges = <0x00 0x00 0x00 0xffffffff>;
		compatible = "simple-bus";
		phandle = <0x26d>;

		interrupt-controller@17a00000 {
			compatible = "arm,gic-v3";
			#interrupt-cells = <0x03>;
			interrupt-controller;
			#redistributor-regions = <0x01>;
			redistributor-stride = <0x00 0x20000>;
			reg = <0x17a00000 0x10000 0x17a60000 0x100000>;
			interrupts = <0x01 0x09 0x04>;
			interrupt-parent = <0x19>;
			phandle = <0x19>;
		};

		interrupt-controller@b220000 {
			compatible = "qcom,pdc-sm6150";
			reg = <0xb220000 0x400>;
			#interrupt-cells = <0x03>;
			interrupt-parent = <0x19>;
			interrupt-controller;
			phandle = <0x01>;
		};

		qcom,memshare {
			compatible = "qcom,memshare";

			qcom,client_1 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x00>;
				qcom,client-id = <0x00>;
				qcom,allocate-boot-time;
				label = "modem";
			};

			qcom,client_2 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x00>;
				qcom,client-id = <0x02>;
				label = "modem";
			};

			qcom,client_3 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x500000>;
				qcom,client-id = <0x01>;
				qcom,allocate-on-request;
				label = "modem";
				phandle = <0x26e>;
			};
		};

		timer {
			compatible = "arm,armv8-timer";
			interrupts = <0x01 0x01 0xf08 0x01 0x02 0xf08 0x01 0x03 0xf08 0x01 0x00 0xf08>;
			clock-frequency = <0x124f800>;
		};

		timer@0x17c20000 {
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			compatible = "arm,armv7-timer-mem";
			reg = <0x17c20000 0x1000>;
			clock-frequency = <0x124f800>;

			frame@0x17c21000 {
				frame-number = <0x00>;
				interrupts = <0x00 0x08 0x04 0x00 0x06 0x04>;
				reg = <0x17c21000 0x1000 0x17c22000 0x1000>;
			};

			frame@17c23000 {
				frame-number = <0x01>;
				interrupts = <0x00 0x09 0x04>;
				reg = <0x17c23000 0x1000>;
				status = "disabled";
			};

			frame@17c25000 {
				frame-number = <0x02>;
				interrupts = <0x00 0x0a 0x04>;
				reg = <0x17c25000 0x1000>;
				status = "disabled";
			};

			frame@17c27000 {
				frame-number = <0x03>;
				interrupts = <0x00 0x0b 0x04>;
				reg = <0x17c27000 0x1000>;
				status = "disabled";
			};

			frame@17c29000 {
				frame-number = <0x04>;
				interrupts = <0x00 0x0c 0x04>;
				reg = <0x17c29000 0x1000>;
				status = "disabled";
			};

			frame@17c2b000 {
				frame-number = <0x05>;
				interrupts = <0x00 0x0d 0x04>;
				reg = <0x17c2b000 0x1000>;
				status = "disabled";
			};

			frame@17c2d000 {
				frame-number = <0x06>;
				interrupts = <0x00 0x0e 0x04>;
				reg = <0x17c2d000 0x1000>;
				status = "disabled";
			};
		};

		clocks {

			sleep-clk {
				compatible = "fixed-clock";
				clock-frequency = <0x7d00>;
				clock-output-names = "chip_sleep_clk";
				#clock-cells = <0x01>;
				phandle = <0x26f>;
			};
		};

		qcom,rpmhclk {
			compatible = "qcom,rpmh-clk-sm6150";
			mboxes = <0x1a 0x00>;
			mbox-names = "apps";
			#clock-cells = <0x01>;
			phandle = <0x36>;
		};

		qcom,aopclk {
			compatible = "qcom,aop-qmp-clk";
			#clock-cells = <0x01>;
			mboxes = <0x1b 0x00>;
			mbox-names = "qdss_clk";
			phandle = <0x56>;
		};

		qcom,gcc@100000 {
			compatible = "qcom,gcc-sa6155\0syscon";
			reg = <0x100000 0x1f0000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x1c>;
			vdd_cx_ao-supply = <0x1d>;
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x2f>;
		};

		qcom,videocc@ab00000 {
			compatible = "qcom,videocc-sa6155\0syscon";
			reg = <0xab00000 0x10000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x1c>;
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x30>;
		};

		qcom,camcc@ad00000 {
			compatible = "qcom,camcc-sa6155\0syscon";
			reg = <0xad00000 0x10000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x1c>;
			vdd_mx-supply = <0x1c>;
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			qcom,cam_cc_csi0phytimer_clk_src-opp-handle = <0x1e>;
			qcom,cam_cc_csi1phytimer_clk_src-opp-handle = <0x1f>;
			qcom,cam_cc_csi2phytimer_clk_src-opp-handle = <0x20>;
			qcom,cam_cc_cci_clk_src-opp-handle = <0x21>;
			qcom,cam_cc_ife_0_csid_clk_src-opp-handle = <0x22>;
			qcom,cam_cc_ife_0_clk_src-opp-handle = <0x23>;
			qcom,cam_cc_ife_1_csid_clk_src-opp-handle = <0x24>;
			qcom,cam_cc_ife_1_clk_src-opp-handle = <0x25>;
			qcom,cam_cc_ife_lite_csid_clk_src-opp-handle = <0x26>;
			qcom,cam_cc_ife_lite_clk_src-opp-handle = <0x27>;
			qcom,cam_cc_icp_clk_src-opp-handle = <0x28>;
			qcom,cam_cc_ipe_0_clk_src-opp-handle = <0x29>;
			qcom,cam_cc_bps_clk_src-opp-handle = <0x2a>;
			phandle = <0x31>;
		};

		qcom,dispcc@af00000 {
			compatible = "qcom,dispcc-sa6155\0syscon";
			reg = <0xaf00000 0x20000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x1c>;
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x32>;
		};

		qcom,gpupcc@5090000 {
			compatible = "qcom,gpucc-sa6155\0syscon";
			reg = <0x5090000 0x9000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x1c>;
			vdd_mx-supply = <0x1c>;
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			qcom,gpu_cc_gx_gfx3d_clk_src-opp-handle = <0x2b>;
			phandle = <0x33>;
		};

		qcom,scc@62b10000 {
			compatible = "qcom,scc-sa6155\0syscon";
			reg = <0x62b10000 0x30000>;
			vdd_scc_cx-supply = <0x1c>;
			#clock-cells = <0x01>;
			status = "ok";
			phandle = <0xca>;
		};

		syscon@182a0018 {
			compatible = "syscon";
			reg = <0x182a0018 0x04>;
			phandle = <0x34>;
		};

		syscon@90b0000 {
			compatible = "syscon";
			reg = <0x90b0000 0x1000>;
			phandle = <0x35>;
		};

		qcom,cpucc@18321000 {
			compatible = "qcom,clk-cpu-osm-sm6150";
			reg = <0x18321000 0x1400 0x18323000 0x1400 0x18325800 0x1400>;
			reg-names = "osm_l3_base\0osm_pwrcl_base\0osm_perfcl_base";
			l3-devs = <0x2c 0x2d 0x2e 0x2b>;
			#clock-cells = <0x01>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			phandle = <0x96>;

			qcom,limits-dcvs@18358800 {
				compatible = "qcom,msm-hw-limits";
				interrupts = <0x00 0x20 0x04>;
				qcom,affinity = <0x00>;
				reg = <0x18358800 0x1000 0x18323000 0x1000>;
				#thermal-sensor-cells = <0x00>;
				phandle = <0x05>;
			};

			qcom,limits-dcvs@18350800 {
				compatible = "qcom,msm-hw-limits";
				interrupts = <0x00 0x21 0x04>;
				qcom,affinity = <0x01>;
				reg = <0x18350800 0x1000 0x18325800 0x1000>;
				#thermal-sensor-cells = <0x00>;
				phandle = <0x0f>;
			};
		};

		qcom,cc-debug {
			compatible = "qcom,debugcc-sm6150";
			qcom,gcc = <0x2f>;
			qcom,videocc = <0x30>;
			qcom,camcc = <0x31>;
			qcom,dispcc = <0x32>;
			qcom,gpucc = <0x33>;
			qcom,cpucc = <0x34>;
			qcom,mccc = <0x35>;
			clock-names = "cxo";
			clocks = <0x36 0x00>;
			#clock-cells = <0x01>;
			phandle = <0x270>;
		};

		cpu-pmu {
			compatible = "arm,armv8-pmuv3";
			qcom,irq-is-percpu;
			interrupts = <0x01 0x05 0x04>;
			phandle = <0x271>;
		};

		dsu_pmu@0 {
			compatible = "arm,dsu-pmu";
			interrupts = <0x00 0x32 0x04>;
			cpus = <0x11 0x12 0x13 0x14 0x15 0x16 0x17 0x18>;
		};

		qcom,msm-imem@146aa000 {
			compatible = "qcom,msm-imem";
			reg = <0x146aa000 0x1000>;
			ranges = <0x00 0x146aa000 0x1000>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;

			mem_dump_table@10 {
				compatible = "qcom,msm-imem-mem_dump_table";
				reg = <0x10 0x08>;
			};

			restart_reason@65c {
				compatible = "qcom,msm-imem-restart_reason";
				reg = <0x65c 0x04>;
			};

			dload_type@1c {
				compatible = "qcom,msm-imem-dload-type";
				reg = <0x1c 0x04>;
			};

			boot_stats@6b0 {
				compatible = "qcom,msm-imem-boot_stats";
				reg = <0x6b0 0x20>;
			};

			kaslr_offset@6d0 {
				compatible = "qcom,msm-imem-kaslr_offset";
				reg = <0x6d0 0x0c>;
			};

			pil@94c {
				compatible = "qcom,msm-imem-pil";
				reg = <0x94c 0xc8>;
			};

			diag_dload@c8 {
				compatible = "qcom,msm-imem-diag-dload";
				reg = <0xc8 0xc8>;
			};
		};

		restart@c264000 {
			compatible = "qcom,pshold";
			reg = <0xc264000 0x04 0x1fd3000 0x04>;
			reg-names = "pshold-base\0tcsr-boot-misc-detect";
		};

		qcom,mpm2-sleep-counter@0xc221000 {
			compatible = "qcom,mpm2-sleep-counter";
			reg = <0xc221000 0x1000>;
			clock-frequency = <0x8000>;
		};

		qcom,sps {
			compatible = "qcom,msm-sps-4k";
			qcom,pipe-attr-ee;
		};

		qcom,gpi-dma@0x800000 {
			#dma-cells = <0x05>;
			compatible = "qcom,gpi-dma";
			reg = <0x800000 0x60000>;
			reg-names = "gpi-top";
			interrupts = <0x00 0xf4 0x00 0x00 0xf5 0x00 0x00 0xf6 0x00 0x00 0xf7 0x00 0x00 0xf8 0x00 0x00 0xf9 0x00 0x00 0xfa 0x00 0x00 0xfb 0x00>;
			qcom,ev-factor = <0x02>;
			qcom,max-num-gpii = <0x08>;
			qcom,gpii-mask = <0x0f>;
			iommus = <0x37 0xd6 0x00>;
			qcom,smmu-cfg = <0x01>;
			qcom,iova-range = <0x00 0x100000 0x00 0x100000>;
			status = "ok";
			phandle = <0xa3>;
		};

		qcom,gpi-dma@0xa00000 {
			#dma-cells = <0x05>;
			compatible = "qcom,gpi-dma";
			reg = <0xa00000 0x60000>;
			reg-names = "gpi-top";
			interrupts = <0x00 0x117 0x00 0x00 0x118 0x00 0x00 0x119 0x00 0x00 0x11a 0x00 0x00 0x11b 0x00 0x00 0x11c 0x00 0x00 0x125 0x00 0x00 0x126 0x00>;
			qcom,ev-factor = <0x02>;
			qcom,max-num-gpii = <0x08>;
			qcom,gpii-mask = <0x0f>;
			qcom,smmu-cfg = <0x01>;
			qcom,iova-range = <0x00 0x100000 0x00 0x100000>;
			iommus = <0x37 0x376 0x00>;
			status = "ok";
			phandle = <0xb8>;
		};

		aop-msg-client {
			compatible = "qcom,debugfs-qmp-client";
			mboxes = <0x1b 0x00>;
			mbox-names = "aop";
		};

		qcom,msm-rtb {
			compatible = "qcom,msm-rtb";
			qcom,rtb-size = <0x100000>;
		};

		qcom,wdt@17c10000 {
			compatible = "qcom,msm-watchdog";
			reg = <0x17c10000 0x1000>;
			reg-names = "wdt-base";
			interrupts = <0x00 0x00 0x00 0x00 0x01 0x00>;
			qcom,bark-time = <0x2af8>;
			qcom,pet-time = <0x2490>;
			qcom,ipi-ping;
			qcom,wakeup-enable;
			qcom,scandump-sizes = <0x10100 0x10100 0x10100 0x10100 0x10100 0x10100 0x25900 0x25900>;
			phandle = <0x272>;
		};

		qcom,chd_sliver {
			compatible = "qcom,core-hang-detect";
			label = "silver";
			qcom,threshold-arr = <0x18000058 0x18010058 0x18020058 0x18030058 0x18040058 0x18050058>;
			qcom,config-arr = <0x18000060 0x18010060 0x18020060 0x18030060 0x18040060 0x18050060>;
		};

		qcom,chd_gold {
			compatible = "qcom,core-hang-detect";
			label = "gold";
			qcom,threshold-arr = <0x18060058 0x18070058>;
			qcom,config-arr = <0x18060060 0x18070060>;
		};

		kryo-erp {
			compatible = "arm,arm64-kryo-cpu-erp";
			interrupts = <0x01 0x06 0x04 0x00 0x23 0x04>;
			interrupt-names = "l1-l2-faultirq\0l3-scu-faultirq";
		};

		qcom,ghd {
			compatible = "qcom,gladiator-hang-detect-v3";
			qcom,threshold-arr = <0x17e0041c>;
			qcom,config-reg = <0x17e00434>;
		};

		cpuss_dump {
			compatible = "qcom,cpuss-dump";

			qcom,l1_i_cache0 {
				qcom,dump-node = <0x38>;
				qcom,dump-id = <0x60>;
			};

			qcom,l1_i_cache100 {
				qcom,dump-node = <0x39>;
				qcom,dump-id = <0x61>;
			};

			qcom,l1_i_cache200 {
				qcom,dump-node = <0x3a>;
				qcom,dump-id = <0x62>;
			};

			qcom,l1_i_cache300 {
				qcom,dump-node = <0x3b>;
				qcom,dump-id = <0x63>;
			};

			qcom,l1_i_cache400 {
				qcom,dump-node = <0x3c>;
				qcom,dump-id = <0x64>;
			};

			qcom,l1_i_cache500 {
				qcom,dump-node = <0x3d>;
				qcom,dump-id = <0x65>;
			};

			qcom,l1_i_cache600 {
				qcom,dump-node = <0x3e>;
				qcom,dump-id = <0x66>;
			};

			qcom,l1_i_cache700 {
				qcom,dump-node = <0x3f>;
				qcom,dump-id = <0x67>;
			};

			qcom,l1_d_cache0 {
				qcom,dump-node = <0x40>;
				qcom,dump-id = <0x80>;
			};

			qcom,l1_d_cache100 {
				qcom,dump-node = <0x41>;
				qcom,dump-id = <0x81>;
			};

			qcom,l1_d_cache200 {
				qcom,dump-node = <0x42>;
				qcom,dump-id = <0x82>;
			};

			qcom,l1_d_cache300 {
				qcom,dump-node = <0x43>;
				qcom,dump-id = <0x83>;
			};

			qcom,l1_d_cache400 {
				qcom,dump-node = <0x44>;
				qcom,dump-id = <0x84>;
			};

			qcom,l1_d_cache500 {
				qcom,dump-node = <0x45>;
				qcom,dump-id = <0x85>;
			};

			qcom,l1_d_cache600 {
				qcom,dump-node = <0x46>;
				qcom,dump-id = <0x86>;
			};

			qcom,l1_d_cache700 {
				qcom,dump-node = <0x47>;
				qcom,dump-id = <0x87>;
			};

			qcom,l1_i_tlb_dump600 {
				qcom,dump-node = <0x48>;
				qcom,dump-id = <0x26>;
			};

			qcom,l1_i_tlb_dump700 {
				qcom,dump-node = <0x49>;
				qcom,dump-id = <0x27>;
			};

			qcom,l1_d_tlb_dump600 {
				qcom,dump-node = <0x4a>;
				qcom,dump-id = <0x46>;
			};

			qcom,l1_d_tlb_dump700 {
				qcom,dump-node = <0x4b>;
				qcom,dump-id = <0x47>;
			};

			qcom,l2_cache_dump600 {
				qcom,dump-node = <0x0e>;
				qcom,dump-id = <0xc6>;
			};

			qcom,l2_cache_dump700 {
				qcom,dump-node = <0x10>;
				qcom,dump-id = <0xc7>;
			};

			qcom,l2_tlb_dump0 {
				qcom,dump-node = <0x4c>;
				qcom,dump-id = <0x120>;
			};

			qcom,l2_tlb_dump100 {
				qcom,dump-node = <0x4d>;
				qcom,dump-id = <0x121>;
			};

			qcom,l2_tlb_dump200 {
				qcom,dump-node = <0x4e>;
				qcom,dump-id = <0x122>;
			};

			qcom,l2_tlb_dump300 {
				qcom,dump-node = <0x4f>;
				qcom,dump-id = <0x123>;
			};

			qcom,l2_tlb_dump400 {
				qcom,dump-node = <0x50>;
				qcom,dump-id = <0x124>;
			};

			qcom,l2_tlb_dump500 {
				qcom,dump-node = <0x51>;
				qcom,dump-id = <0x125>;
			};

			qcom,l2_tlb_dump600 {
				qcom,dump-node = <0x52>;
				qcom,dump-id = <0x126>;
			};

			qcom,l2_tlb_dump700 {
				qcom,dump-node = <0x53>;
				qcom,dump-id = <0x127>;
			};

			qcom,llcc1_d_cache {
				qcom,dump-node = <0x54>;
				qcom,dump-id = <0x140>;
			};
		};

		mem_dump {
			compatible = "qcom,mem-dump";
			memory-region = <0x55>;

			rpmh {
				qcom,dump-size = <0x2000000>;
				qcom,dump-id = <0xec>;
			};

			rpm_sw {
				qcom,dump-size = <0x28000>;
				qcom,dump-id = <0xea>;
			};

			pmic {
				qcom,dump-size = <0x10000>;
				qcom,dump-id = <0xe4>;
			};

			fcm {
				qcom,dump-size = <0x8400>;
				qcom,dump-id = <0xee>;
			};

			tmc_etf {
				qcom,dump-size = <0x8000>;
				qcom,dump-id = <0xf0>;
			};

			etf_swao {
				qcom,dump-size = <0x8000>;
				qcom,dump-id = <0xf1>;
			};

			etr_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x100>;
			};

			etf_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x101>;
			};

			etfswao_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x102>;
			};

			misc_data {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0xe8>;
			};
		};

		mailbox@18220000 {
			compatible = "qcom,tcs-drv";
			label = "apps_rsc";
			reg = <0x18220000 0x100 0x18220d00 0x3000>;
			interrupts = <0x00 0x05 0x00>;
			#mbox-cells = <0x01>;
			qcom,drv-id = <0x02>;
			qcom,tcs-config = <0x02 0x02 0x00 0x03 0x01 0x03 0x03 0x01>;
			phandle = <0x1a>;
		};

		mailbox@af20000 {
			compatible = "qcom,tcs-drv";
			label = "display_rsc";
			reg = <0xaf20000 0x100 0xaf21c00 0x3000>;
			interrupts = <0x00 0x81 0x00>;
			#mbox-cells = <0x01>;
			qcom,drv-id = <0x00>;
			qcom,tcs-config = <0x00 0x01 0x01 0x01 0x02 0x02 0x03 0x00>;
			phandle = <0x174>;
		};

		system_pm {
			compatible = "qcom,system-pm";
			mboxes = <0x1a 0x00>;
		};

		qcom,cmd-db@c3f000c {
			compatible = "qcom,cmd-db";
			reg = <0xc3f000c 0x08>;
			phandle = <0x273>;
		};

		dcc_v2@10a2000 {
			compatible = "qcom,dcc-v2";
			reg = <0x10a2000 0x1000 0x10ae000 0x2000>;
			reg-names = "dcc-base\0dcc-ram-base";
			dcc-ram-offset = <0x6000>;
			phandle = <0x274>;
		};

		qcom,llcc@9200000 {
			compatible = "qcom,llcc-core\0syscon\0simple-mfd";
			reg = <0x9200000 0x450000>;
			reg-names = "llcc_base";
			qcom,llcc-banks-off = <0x00>;
			qcom,llcc-broadcast-off = <0x400000>;

			qcom,sm6150-llcc {
				compatible = "qcom,sm6150-llcc";
				#cache-cells = <0x01>;
				max-slices = <0x20>;
				cap-based-alloc-and-pwr-collapse;
				phandle = <0xe1>;
			};

			qcom,llcc-perfmon {
				compatible = "qcom,llcc-perfmon";
				clocks = <0x56 0x00>;
				clock-names = "qdss_clk";
			};

			qcom,llcc-erp {
				compatible = "qcom,llcc-erp";
			};

			qcom,llcc-amon {
				compatible = "qcom,llcc-amon";
			};

			llcc_1_dcache {
				qcom,dump-size = <0x6c000>;
				phandle = <0x54>;
			};
		};

		sdcc1ice@7C8000 {
			compatible = "qcom,ice";
			reg = <0x7c8000 0x8000>;
			qcom,enable-ice-clk;
			clock-names = "ice_core_clk_src\0ice_core_clk\0bus_clk\0iface_clk";
			clocks = <0x2f 0x74 0x2f 0x73 0x2f 0x70 0x2f 0x71>;
			qcom,op-freq-hz = <0x11e1a300 0x00 0x00 0x00>;
			qcom,msm-bus,name = "sdcc_ice_noc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x2f5 0x00 0x00 0x01 0x2f5 0x3e8 0x00>;
			qcom,bus-vector-names = "MIN\0MAX";
			qcom,instance-type = "sdcc";
			phandle = <0x57>;
		};

		sdhci@7c4000 {
			compatible = "qcom,sdhci-msm-v5";
			reg = <0x7c4000 0x1000 0x7c5000 0x1000>;
			reg-names = "hc_mem\0cmdq_mem";
			interrupts = <0x00 0x281 0x00 0x00 0x284 0x00>;
			interrupt-names = "hc_irq\0pwr_irq";
			sdhc-msm-crypto = <0x57>;
			qcom,bus-width = <0x08>;
			qcom,large-address-bus;
			qcom,clk-rates = <0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xb71b000 0x16e36000>;
			qcom,bus-speed-mode = "HS400_1p8v\0HS200_1p8v\0DDR_1p8v";
			qcom,devfreq,freq-table = <0x2faf080 0xbebc200>;
			qcom,msm-bus,name = "sdhc1";
			qcom,msm-bus,num-cases = <0x09>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-KBps = <0x4e 0x200 0x00 0x00 0x01 0x25e 0x00 0x00 0x4e 0x200 0x416 0x640 0x01 0x25e 0x640 0x640 0x4e 0x200 0xcc3e 0x13880 0x01 0x25e 0x13880 0x13880 0x4e 0x200 0xff50 0x186a0 0x01 0x25e 0x186a0 0x186a0 0x4e 0x200 0x1fe9e 0x30d40 0x01 0x25e 0x208c8 0x208c8 0x4e 0x200 0x1fe9e 0x30d40 0x01 0x25e 0x249f0 0x249f0 0x4e 0x200 0x3fd3e 0x61a80 0x01 0x25e 0x493e0 0x493e0 0x4e 0x200 0x3fd3e 0x297c66 0x01 0x25e 0x493e0 0x14be33 0x4e 0x200 0x146cc2 0x3e8000 0x01 0x25e 0x146cc2 0x3e8000>;
			qcom,bus-bw-vectors-bps = <0x00 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x60152b0 0xbebc200 0x17d78400 0xffffffff>;
			qcom,pm-qos-irq-type = "affine_irq";
			qcom,pm-qos-irq-latency = <0x43 0x43>;
			qcom,pm-qos-cpu-groups = <0x3f 0xc0>;
			qcom,pm-qos-cmdq-latency-us = <0x43 0x43 0x43 0x43>;
			qcom,pm-qos-legacy-latency-us = <0x43 0x43 0x43 0x43>;
			clocks = <0x2f 0x70 0x2f 0x71 0x2f 0x73>;
			clock-names = "iface_clk\0core_clk\0ice_core_clk";
			qcom,ice-clk-rates = <0x11e1a300 0x47868c0>;
			qcom,dll-hsr-list = <0xf642c 0x00 0x00 0x10800 0x80040868>;
			qcom,nonremovable;
			status = "disabled";
			phandle = <0x275>;
		};

		sdhci@8804000 {
			compatible = "qcom,sdhci-msm-v5";
			reg = <0x8804000 0x1000>;
			reg-names = "hc_mem";
			interrupts = <0x00 0xcc 0x00 0x00 0xde 0x00>;
			interrupt-names = "hc_irq\0pwr_irq";
			qcom,bus-width = <0x04>;
			qcom,large-address-bus;
			qcom,clk-rates = <0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xc0a4680>;
			qcom,bus-speed-mode = "SDR12\0SDR25\0SDR50\0DDR50\0SDR104";
			qcom,devfreq,freq-table = <0x2faf080 0xc0a4680>;
			qcom,msm-bus,name = "sdhc2";
			qcom,msm-bus,num-cases = <0x08>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-KBps = <0x51 0x200 0x00 0x00 0x01 0x260 0x00 0x00 0x51 0x200 0x416 0x640 0x01 0x260 0x640 0x640 0x51 0x200 0xcc3e 0x13880 0x01 0x260 0x13880 0x13880 0x51 0x200 0xff50 0x186a0 0x01 0x260 0x186a0 0x186a0 0x51 0x200 0x1fe9e 0x30d40 0x01 0x260 0x208c8 0x208c8 0x51 0x200 0x3fd3e 0x30d40 0x01 0x260 0x249f0 0x249f0 0x51 0x200 0x3fd3e 0x61a80 0x01 0x260 0x493e0 0x493e0 0x51 0x200 0x146cc2 0x3e8000 0x01 0x260 0x146cc2 0x3e8000>;
			qcom,bus-bw-vectors-bps = <0x00 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x60152b0 0xbebc200 0xffffffff>;
			qcom,pm-qos-irq-type = "affine_irq";
			qcom,pm-qos-irq-latency = <0x43 0x43>;
			qcom,pm-qos-cpu-groups = <0x3f 0xc0>;
			qcom,pm-qos-legacy-latency-us = <0x43 0x43 0x43 0x43>;
			clocks = <0x2f 0x75 0x2f 0x76>;
			clock-names = "iface_clk\0core_clk";
			qcom,dll-hsr-list = <0x7642c 0x00 0x00 0x10800 0x80040868>;
			status = "disabled";
			phandle = <0x276>;
		};

		qseecom@86d00000 {
			compatible = "qcom,qseecom";
			reg = <0x86d00000 0xe00000>;
			reg-names = "secapp-region";
			memory-region = <0x58>;
			qcom,hlos-num-ce-hw-instances = <0x01>;
			qcom,hlos-ce-hw-instance = <0x00>;
			qcom,qsee-ce-hw-instance = <0x00>;
			qcom,disk-encrypt-pipe-pair = <0x02>;
			qcom,support-fde;
			qcom,no-clock-support;
			qcom,fde-key-size;
			qcom,appsbl-qseecom-support;
			qcom,commonlib64-loaded-by-uefi;
			qcom,qsee-reentrancy-support = <0x02>;
			phandle = <0x277>;
		};

		smcinvoke@86d00000 {
			compatible = "qcom,smcinvoke";
			reg = <0x86d00000 0xe00000>;
			reg-names = "secapp-region";
			phandle = <0x278>;
		};

		qrng@793000 {
			compatible = "qcom,msm-rng";
			reg = <0x793000 0x1000>;
			qcom,msm-rng-iface-clk;
			qcom,no-qrng-config;
			qcom,msm-bus,name = "msm-rng-noc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x26a 0x00 0x00 0x01 0x26a 0x00 0x493e0>;
			clocks = <0x2f 0x48>;
			clock-names = "iface_clk";
			phandle = <0x279>;
		};

		ufsice@1d90000 {
			compatible = "qcom,ice";
			reg = <0x1d90000 0x8000>;
			qcom,enable-ice-clk;
			clock-names = "ufs_core_clk\0bus_clk\0iface_clk\0ice_core_clk";
			clocks = <0x2f 0x7c 0x2f 0x7a 0x2f 0x7b 0x2f 0x7f>;
			qcom,op-freq-hz = <0x00 0x00 0x00 0x11e1a300>;
			vdd-hba-supply = <0x59>;
			qcom,msm-bus,name = "ufs_ice_noc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x28a 0x00 0x00 0x01 0x28a 0x3e8 0x00>;
			qcom,bus-vector-names = "MIN\0MAX";
			qcom,instance-type = "ufs";
			phandle = <0x5b>;
		};

		ufsphy_mem@1d87000 {
			reg = <0x1d87000 0xdb8>;
			reg-names = "phy_mem";
			#phy-cells = <0x00>;
			lanes-per-direction = <0x01>;
			clock-names = "ref_clk_src\0ref_clk\0ref_aux_clk";
			clocks = <0x36 0x00 0x2f 0x7a 0x2f 0x82>;
			status = "disabled";
			phandle = <0x5a>;
		};

		ufshc@1d84000 {
			compatible = "qcom,ufshc";
			reg = <0x1d84000 0x3000>;
			interrupts = <0x00 0x109 0x00>;
			phys = <0x5a>;
			phy-names = "ufsphy";
			ufs-qcom-crypto = <0x5b>;
			lanes-per-direction = <0x01>;
			dev-ref-clk-freq = <0x00>;
			spm-level = <0x05>;
			clock-names = "core_clk\0bus_aggr_clk\0iface_clk\0core_clk_unipro\0core_clk_ice\0ref_clk\0tx_lane0_sync_clk\0rx_lane0_sync_clk";
			clocks = <0x2f 0x7c 0x2f 0x0b 0x2f 0x7b 0x2f 0x87 0x2f 0x7f 0x36 0x00 0x2f 0x86 0x2f 0x85>;
			freq-table-hz = <0x2faf080 0xbebc200 0x00 0x00 0x00 0x00 0x23c3460 0x8f0d180 0x47868c0 0x11e1a300 0x00 0x00 0x00 0x00 0x00 0x00>;
			qcom,msm-bus,name = "ufshc_mem";
			qcom,msm-bus,num-cases = <0x0c>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-KBps = <0x7b 0x200 0x00 0x00 0x01 0x2f5 0x00 0x00 0x7b 0x200 0x39a 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x734 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0xe68 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x1cd0 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x1f334 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x3e667 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x200000 0x00 0x01 0x2f5 0x19000 0x00 0x7b 0x200 0x247ae 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x48ccd 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x200000 0x00 0x01 0x2f5 0x19000 0x00 0x7b 0x200 0x74a000 0x00 0x01 0x2f5 0x4b000 0x00>;
			qcom,bus-vector-names = "MIN\0PWM_G1_L1\0PWM_G2_L1\0PWM_G3_L1\0PWM_G4_L1\0HS_RA_G1_L1\0HS_RA_G2_L1\0HS_RA_G3_L1\0HS_RB_G1_L1\0HS_RB_G2_L1\0HS_RB_G3_L1\0MAX";
			qcom,pm-qos-cpu-groups = <0x3f 0xc0>;
			qcom,pm-qos-cpu-group-latency-us = <0x43 0x43>;
			qcom,pm-qos-default-cpu = <0x00>;
			pinctrl-names = "dev-reset-assert\0dev-reset-deassert";
			pinctrl-0 = <0x5c>;
			pinctrl-1 = <0x5d>;
			resets = <0x2f 0x0a>;
			reset-names = "core_reset";
			non-removable;
			status = "disabled";
			phandle = <0x27a>;
		};

		qcedev@1de0000 {
			compatible = "qcom,qcedev";
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base\0crypto-bam-base";
			interrupts = <0x00 0x110 0x00>;
			qcom,bam-pipe-pair = <0x03>;
			qcom,ce-hw-instance = <0x00>;
			qcom,ce-device = <0x00>;
			qcom,ce-hw-shared;
			qcom,bam-ee = <0x00>;
			qcom,msm-bus,name = "qcedev-noc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x7d 0x200 0x00 0x00 0x7d 0x200 0x60180 0x60180>;
			qcom,smmu-s1-enable;
			qcom,no-clock-support;
			iommus = <0x37 0x106 0x11 0x37 0x116 0x11>;
			phandle = <0x27b>;
		};

		qcom,msm_hdcp {
			compatible = "qcom,msm-hdcp";
			phandle = <0x27c>;
		};

		qcrypto@1de0000 {
			compatible = "qcom,qcrypto";
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base\0crypto-bam-base";
			interrupts = <0x00 0x110 0x00>;
			qcom,bam-pipe-pair = <0x02>;
			qcom,ce-hw-instance = <0x00>;
			qcom,ce-device = <0x00>;
			qcom,bam-ee = <0x00>;
			qcom,ce-hw-shared;
			qcom,clk-mgmt-sus-res;
			qcom,msm-bus,name = "qcrypto-noc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x7d 0x200 0x00 0x00 0x7d 0x200 0x60180 0x60180>;
			qcom,use-sw-aes-cbc-ecb-ctr-algo;
			qcom,use-sw-aes-xts-algo;
			qcom,use-sw-aes-ccm-algo;
			qcom,use-sw-ahash-algo;
			qcom,use-sw-aead-algo;
			qcom,use-sw-hmac-algo;
			qcom,smmu-s1-enable;
			qcom,no-clock-support;
			iommus = <0x37 0x104 0x11 0x37 0x114 0x11>;
			phandle = <0x27d>;
		};

		tz-log@146aa720 {
			compatible = "qcom,tz-log";
			reg = <0x146aa720 0x3000>;
			qcom,hyplog-enabled;
			hyplog-address-offset = <0x410>;
			hyplog-size-offset = <0x414>;
			phandle = <0x27e>;
		};

		qcom,spmi@c440000 {
			compatible = "qcom,spmi-pmic-arb";
			reg = <0xc440000 0x1100 0xc600000 0x2000000 0xe600000 0x100000 0xe700000 0xa0000 0xc40a000 0x26000>;
			reg-names = "core\0chnls\0obsrvr\0intr\0cnfg";
			interrupt-names = "periph_irq";
			interrupts = <0x00 0x1e1 0x00>;
			qcom,ee = <0x00>;
			qcom,channel = <0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			interrupt-controller;
			#interrupt-cells = <0x04>;
			cell-index = <0x00>;
			phandle = <0x27f>;

			qcom,pm6155@0 {
				compatible = "qcom,spmi-pmic";
				reg = <0x00 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;

				qcom,temp-alarm@2400 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0x2400 0x100>;
					interrupts = <0x00 0x24 0x00 0x01>;
					#thermal-sensor-cells = <0x00>;
					qcom,temperature-threshold-set = <0x01>;
					phandle = <0x280>;
				};

				qcom,power-on@800 {
					compatible = "qcom,qpnp-power-on";
					reg = <0x800 0x100>;
					interrupts = <0x00 0x08 0x00 0x00 0x00 0x08 0x01 0x00>;
					interrupt-names = "kpdpwr\0resin";
					qcom,pon-dbc-delay = <0x3d09>;
					qcom,kpdpwr-sw-debounce;
					qcom,system-reset;
					qcom,store-hard-reset-reason;

					qcom,pon_1 {
						qcom,pon-type = <0x00>;
						qcom,pull-up = <0x01>;
						linux,code = <0x74>;
					};

					qcom,pon_2 {
						qcom,pon-type = <0x01>;
						qcom,pull-up;
						linux,code = <0x72>;
					};
				};

				clock-controller@5b00 {
					compatible = "qcom,spmi-clkdiv";
					reg = <0x5b00 0x200>;
					#clock-cells = <0x01>;
					qcom,num-clkdivs = <0x02>;
					clock-output-names = "pm6155_1_div_clk1\0pm6155_1_div_clk2";
					clocks = <0x36 0x00>;
					clock-names = "xo";
					phandle = <0x281>;
				};

				qcom,pm6155_1_rtc {
					compatible = "qcom,qpnp-rtc";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					qcom,qpnp-rtc-write = <0x00>;
					qcom,qpnp-rtc-alarm-pwrup = <0x00>;
					phandle = <0x282>;

					qcom,pm6155_1_rtc_rw@6000 {
						reg = <0x6000 0x100>;
					};

					qcom,pm6155_1_rtc_alarm@6100 {
						reg = <0x6100 0x100>;
						interrupts = <0x00 0x61 0x01 0x00>;
					};
				};

				pinctrl@c000 {
					compatible = "qcom,spmi-gpio";
					reg = <0xc000 0xa00>;
					interrupts = <0x00 0xc0 0x00 0x00 0x00 0xc1 0x00 0x00 0x00 0xc2 0x00 0x00 0x00 0xc3 0x00 0x00 0x00 0xc4 0x00 0x00 0x00 0xc5 0x00 0x00 0x00 0xc6 0x00 0x00 0x00 0xc7 0x00 0x00 0x00 0xc8 0x00 0x00 0x00 0xc9 0x00 0x00>;
					interrupt-names = "pm6155_1_gpio1\0pm6155_1_gpio2\0pm6155_1_gpio3\0pm6155_1_gpio4\0pm6155_1_gpio5\0pm6155_1_gpio6\0pm6155_1_gpio7\0pm6155_1_gpio8\0pm6155_1_gpio9\0pm6155_1_gpio10";
					gpio-controller;
					#gpio-cells = <0x02>;
					phandle = <0x263>;
				};

				sdam@b100 {
					compatible = "qcom,spmi-sdam";
					reg = <0xb100 0x100>;
					phandle = <0x283>;
				};

				vadc@3100 {
					compatible = "qcom,spmi-adc5";
					reg = <0x3100 0x100>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					interrupts = <0x00 0x31 0x00 0x01>;
					interrupt-names = "eoc-int-en-set";
					qcom,adc-vdd-reference = <0x753>;
					#io-channel-cells = <0x01>;
					io-channel-ranges;
					phandle = <0x5e>;

					ref_gnd {
						reg = <0x00>;
						label = "ref_gnd";
						qcom,pre-scaling = <0x01 0x01>;
					};

					vref_1p25 {
						reg = <0x01>;
						label = "vref_1p25";
						qcom,pre-scaling = <0x01 0x01>;
					};

					die_temp {
						reg = <0x06>;
						label = "die_temp";
						qcom,pre-scaling = <0x01 0x01>;
					};

					vph_pwr {
						reg = <0x83>;
						label = "vph_pwr";
						qcom,pre-scaling = <0x01 0x03>;
					};

					vcoin {
						reg = <0x85>;
						label = "vcoin";
						qcom,pre-scaling = <0x01 0x03>;
					};

					xo_therm {
						reg = <0x4c>;
						label = "xo_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					pa_therm1 {
						reg = <0x4d>;
						label = "pa_therm1";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					pa_therm2 {
						reg = <0x4e>;
						label = "pa_therm2";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};
				};

				adc_tm@3500 {
					compatible = "qcom,adc-tm5";
					reg = <0x3500 0x100>;
					interrupts = <0x00 0x35 0x00 0x01>;
					interrupt-names = "thr-int-en";
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					#thermal-sensor-cells = <0x01>;
					io-channels = <0x5e 0x4c 0x5e 0x4d 0x5e 0x4e>;
					phandle = <0x80>;

					xo_therm {
						reg = <0x4c>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};

					pa_therm1 {
						reg = <0x4d>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};

					pa_therm2 {
						reg = <0x4e>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};
				};
			};

			qcom,pm6155@1 {
				compatible = "qcom,spmi-pmic";
				reg = <0x01 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
			};

			qcom,pm6155@4 {
				compatible = "qcom,spmi-pmic";
				reg = <0x04 0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x01>;

				qcom,power-on@800 {
					compatible = "qcom,qpnp-power-on";
					reg = <0x800 0x100>;
				};

				clock-controller@5b00 {
					compatible = "qcom,spmi-clkdiv";
					reg = <0x5b00 0x200>;
					#clock-cells = <0x01>;
					qcom,num-clkdivs = <0x02>;
					clock-output-names = "pm6155_2_div_clk1\0pm6155_2_div_clk2";
					clocks = <0x36 0x00>;
					clock-names = "xo";
					phandle = <0x284>;
				};

				pinctrl@c000 {
					compatible = "qcom,spmi-gpio";
					reg = <0xc000 0xa00>;
					interrupts = <0x04 0xc0 0x00 0x00 0x04 0xc1 0x00 0x00 0x04 0xc2 0x00 0x00 0x04 0xc3 0x00 0x00 0x04 0xc4 0x00 0x00 0x04 0xc5 0x00 0x00 0x04 0xc6 0x00 0x00 0x04 0xc7 0x00 0x00 0x04 0xc8 0x00 0x00 0x04 0xc9 0x00 0x00>;
					interrupt-names = "pm6155_2_gpio1\0pm6155_2_gpio2\0pm6155_2_gpio3\0pm6155_2_gpio4\0pm6155_2_gpio5\0pm6155_2_gpio6\0pm6155_2_gpio7\0pm6155_2_gpio8\0pm6155_2_gpio9\0pm6155_2_gpio10";
					gpio-controller;
					#gpio-cells = <0x02>;
					phandle = <0x285>;
				};
			};

			qcom,pm6155@5 {
				compatible = "qcom,spmi-pmic";
				reg = <0x05 0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x01>;
			};
		};

		bt_wcn3990 {
			compatible = "qca,wcn3990";
			qca,bt-vdd-core-voltage-level = <0x1b7740 0x1cfde0>;
			qca,bt-vdd-pa-voltage-level = <0x13e5c0 0x14e790>;
			qca,bt-vdd-ldo-voltage-level = <0x328980 0x33e140>;
			qca,bt-vdd-core-current-level = <0x01>;
			qca,bt-vdd-pa-current-level = <0x01>;
			qca,bt-vdd-ldo-current-level = <0x01>;
			phandle = <0x286>;
		};

		qcom,msm-eud@88e0000 {
			compatible = "qcom,msm-eud";
			interrupt-names = "eud_irq";
			interrupts = <0x00 0x1ec 0x04>;
			reg = <0x88e0000 0x2000 0x88e4000 0x1000>;
			reg-names = "eud_base\0eud_mode_mgr2";
			qcom,secure-eud-en;
			qcom,eud-clock-vote-req;
			clocks = <0x2f 0x10>;
			clock-names = "eud_ahb2phy_clk";
			status = "ok";
			phandle = <0x287>;
		};

		slim@62dc0000 {
			cell-index = <0x01>;
			compatible = "qcom,slim-ngd";
			reg = <0x62dc0000 0x2c000 0x62d84000 0x2a000>;
			reg-names = "slimbus_physical\0slimbus_bam_physical";
			interrupts = <0x00 0xa3 0x00 0x00 0xa4 0x00>;
			interrupt-names = "slimbus_irq\0slimbus_bam_irq";
			qcom,apps-ch-pipes = <0x7c0000>;
			qcom,ea-pc = <0x2f0>;
			status = "disabled";
			qcom,iommu-s1-bypass;
			phandle = <0x288>;

			qcom,iommu_slim_ctrl_cb {
				compatible = "qcom,iommu-slim-ctrl-cb";
				iommus = <0x37 0x17e6 0x00 0x37 0x17ed 0x00 0x37 0x17ee 0x01 0x37 0x17f0 0x01>;
				phandle = <0x289>;
			};

			msm_dai_slim {
				status = "disabled";
				compatible = "qcom,msm-dai-slim";
				elemental-addr = [ff ff ff fe 17 02];
				phandle = <0x28a>;
			};
		};

		slim@62e40000 {
			cell-index = <0x03>;
			compatible = "qcom,slim-ngd";
			reg = <0x62e40000 0x2c000 0x62e04000 0x20000>;
			reg-names = "slimbus_physical\0slimbus_bam_physical";
			interrupts = <0x00 0x123 0x00 0x00 0x124 0x00>;
			interrupt-names = "slimbus_irq\0slimbus_bam_irq";
			status = "ok";
			qcom,iommu-s1-bypass;
			phandle = <0x28b>;

			qcom,iommu_slim_ctrl_cb {
				compatible = "qcom,iommu-slim-ctrl-cb";
				iommus = <0x37 0x17f3 0x00>;
				phandle = <0x28c>;
			};

			wcn3990 {
				compatible = "qcom,btfmslim_slave";
				elemental-addr = [00 01 20 02 17 02];
				qcom,btfm-slim-ifd = "btfmslim_slave_ifd";
				qcom,btfm-slim-ifd-elemental-addr = [00 00 20 02 17 02];
				phandle = <0x28d>;
			};
		};

		syscon@1f40000 {
			compatible = "syscon";
			reg = <0x1f40000 0x20000>;
			phandle = <0x5f>;
		};

		hwlock {
			compatible = "qcom,tcsr-mutex";
			syscon = <0x5f 0x00 0x1000>;
			#hwlock-cells = <0x01>;
			phandle = <0x61>;
		};

		qcom,smem {
			compatible = "qcom,smem";
			memory-region = <0x60>;
			hwlocks = <0x61 0x03>;
			phandle = <0x28e>;
		};

		syscon@17c0000c {
			compatible = "syscon";
			reg = <0x17c0000c 0x04>;
			phandle = <0x69>;
		};

		mailbox@17c00000 {
			compatible = "qcom,sm8150-apcs-hmss-global";
			reg = <0x17c00000 0x1000>;
			#mbox-cells = <0x01>;
			phandle = <0x63>;
		};

		qcom,msm-cdsp-loader {
			compatible = "qcom,cdsp-loader";
			qcom,proc-img-to-load = "cdsp";
		};

		qcom,msm-adsprpc-mem {
			compatible = "qcom,msm-adsprpc-mem-region";
			memory-region = <0x62>;
			restrict-access;
		};

		qcom,msm_fastrpc {
			compatible = "qcom,msm-fastrpc-compute";
			qcom,rpc-latency-us = <0x263>;
			qcom,adsp-remoteheap-vmid = <0x16 0x25>;
			qcom,fastrpc-adsp-audio-pdr;
			qcom,fastrpc-adsp-sensors-pdr;

			qcom,msm_fastrpc_compute_cb1 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x37 0x1081 0x00>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb2 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x37 0x1082 0x00>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb3 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x37 0x1083 0x00>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb4 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x37 0x1084 0x00>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb5 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x37 0x1085 0x00>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb6 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x37 0x1086 0x00>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb9 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				qcom,secure-context-bank;
				iommus = <0x37 0x1089 0x00>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb10 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x37 0x1723 0x00>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb11 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x37 0x1724 0x00>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb12 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x37 0x1725 0x00>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb13 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x37 0x1726 0x00>;
				shared-cb = <0x05>;
				dma-coherent;
			};
		};

		qcom,glink {
			compatible = "qcom,glink";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;

			modem {
				qcom,remote-pid = <0x01>;
				transport = "smem";
				mboxes = <0x63 0x0c>;
				mbox-names = "mpss_smem";
				interrupts = <0x00 0x1c1 0x01>;
				label = "modem";
				qcom,glink-label = "mpss";
				phandle = <0x66>;

				qcom,modem_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,modem_ds {
					qcom,glink-channels = "DS";
					qcom,intents = <0x4000 0x02>;
				};

				qcom,modem_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x64 0x65>;
				};
			};

			adsp {
				qcom,remote-pid = <0x02>;
				transport = "smem";
				mboxes = <0x63 0x18>;
				mbox-names = "adsp_smem";
				interrupts = <0x00 0xaa 0x01>;
				label = "adsp";
				qcom,glink-label = "lpass";
				phandle = <0x64>;

				qcom,adsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
				};

				qcom,apr_tal_rpmsg {
					qcom,glink-channels = "apr_audio_svc";
					qcom,intents = <0x200 0x14>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,adsp_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x66 0x65>;
				};
			};

			cdsp {
				qcom,remote-pid = <0x05>;
				transport = "smem";
				mboxes = <0x63 0x04>;
				mbox-names = "cdsp_smem";
				interrupts = <0x00 0x23e 0x01>;
				label = "cdsp";
				qcom,glink-label = "cdsp";
				phandle = <0x65>;

				qcom,cdsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,msm_cdsprm_rpmsg {
					compatible = "qcom,msm-cdsprm-rpmsg";
					qcom,glink-channels = "cdsprmglink-apps-dsp";
					qcom,intents = <0x20 0x0c>;

					qcom,cdsp-cdsp-l3-gov {
						compatible = "qcom,cdsp-l3";
						qcom,target-dev = <0x2e>;
					};

					qcom,msm_cdsp_rm {
						compatible = "qcom,msm-cdsp-rm";
						qcom,qos-latency-us = <0x2c>;
						qcom,qos-maxhold-ms = <0x14>;
						#cooling-cells = <0x02>;
						phandle = <0x6f>;
					};

					qcom,msm_hvx_rm {
						compatible = "qcom,msm-hvx-rm";
						#cooling-cells = <0x02>;
						phandle = <0x28f>;
					};
				};

				qcom,cdsp_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x66 0x64>;
				};
			};

			wdsp {
				qcom,remote-pid = <0x0a>;
				transport = "spi";
				tx-descriptors = <0x12000 0x12004>;
				rx-descriptors = <0x1200c 0x12010>;
				label = "wdsp";
				qcom,glink-label = "wdsp";
				phandle = <0x290>;

				qcom,wdsp_ctrl {
					qcom,glink-channels = "g_glink_ctrl";
					qcom,intents = <0x400 0x01>;
				};

				qcom,wdsp_ild {
					qcom,glink-channels = "g_glink_persistent_data_ild";
				};

				qcom,wdsp_nild {
					qcom,glink-channels = "g_glink_persistent_data_nild";
				};

				qcom,wdsp_data {
					qcom,glink-channels = "g_glink_audio_data";
					qcom,intents = <0x1000 0x02>;
				};

				qcom,diag_data {
					qcom,glink-channels = "DIAG_DATA";
					qcom,intents = <0x4000 0x02>;
				};

				qcom,diag_ctrl {
					qcom,glink-channels = "DIAG_CTRL";
					qcom,intents = <0x4000 0x01>;
				};

				qcom,diag_cmd {
					qcom,glink-channels = "DIAG_CMD";
					qcom,intents = <0x4000 0x01>;
				};
			};
		};

		qcom,glinkpkt {
			compatible = "qcom,glinkpkt";

			qcom,glinkpkt-at-mdm0 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DS";
				qcom,glinkpkt-dev-name = "at_mdm0";
			};

			qcom,glinkpkt-apr-apps2 {
				qcom,glinkpkt-edge = "adsp";
				qcom,glinkpkt-ch-name = "apr_apps2";
				qcom,glinkpkt-dev-name = "apr_apps2";
			};

			qcom,glinkpkt-data40-cntl {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA40_CNTL";
				qcom,glinkpkt-dev-name = "smdcntl8";
			};

			qcom,glinkpkt-data1 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA1";
				qcom,glinkpkt-dev-name = "smd7";
			};

			qcom,glinkpkt-data4 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA4";
				qcom,glinkpkt-dev-name = "smd8";
			};

			qcom,glinkpkt-data11 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA11";
				qcom,glinkpkt-dev-name = "smd11";
			};
		};

		qcom,qmp-aop@c300000 {
			compatible = "qcom,qmp-mbox";
			reg = <0xc300000 0x1000 0x17c0000c 0x04>;
			reg-names = "msgram\0irq-reg-base";
			qcom,irq-mask = <0x01>;
			interrupts = <0x00 0x185 0x01>;
			label = "aop";
			qcom,early-boot;
			priority = <0x00>;
			mbox-desc-offset = <0x00>;
			#mbox-cells = <0x01>;
			phandle = <0x1b>;
		};

		qcom,smp2p_sleepstate {
			compatible = "qcom,smp2p-sleepstate";
			qcom,smem-states = <0x67 0x00>;
			interrupt-parent = <0x68>;
			interrupts = <0x00 0x00>;
			interrupt-names = "smp2p-sleepstate-in";
		};

		qcom,smp2p-modem {
			compatible = "qcom,smp2p";
			qcom,smem = <0x1b3 0x1ac>;
			interrupts = <0x00 0x1c3 0x01>;
			qcom,ipc = <0x69 0x00 0x0e>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x01>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x87>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x86>;
			};

			qcom,smp2p-ipa-1-out {
				qcom,entry-name = "ipa";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x8d>;
			};

			qcom,smp2p-ipa-1-in {
				qcom,entry-name = "ipa";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x8e>;
			};

			qcom,smp2p-wlan-1-in {
				qcom,entry-name = "wlan";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x91>;
			};
		};

		qcom,smp2p-adsp {
			compatible = "qcom,smp2p";
			qcom,smem = <0x1bb 0x1ad>;
			interrupts = <0x00 0xac 0x01>;
			qcom,ipc = <0x69 0x00 0x1a>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x02>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x83>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x82>;
			};

			sleepstate-out {
				qcom,entry-name = "sleepstate";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x67>;
			};

			qcom,sleepstate-in {
				qcom,entry-name = "sleepstate_see";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x68>;
			};

			qcom,smp2p-rdbg2-out {
				qcom,entry-name = "rdbg";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x252>;
			};

			qcom,smp2p-rdbg2-in {
				qcom,entry-name = "rdbg";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x253>;
			};
		};

		qcom,smp2p-cdsp {
			compatible = "qcom,smp2p";
			qcom,smem = <0x5e 0x1b0>;
			interrupts = <0x00 0x240 0x01>;
			qcom,ipc = <0x69 0x00 0x06>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x05>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x8a>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x89>;
			};

			qcom,smp2p-rdbg5-out {
				qcom,entry-name = "rdbg";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x254>;
			};

			qcom,smp2p-rdbg5-in {
				qcom,entry-name = "rdbg";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x255>;
			};
		};

		thermal-zones {
			phandle = <0x291>;

			soc {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "low_limits_cap";
				wake-capable-sensor;
				tracks-low;

				trips {

					soc-trip {
						temperature = <0x0a>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x292>;
					};
				};
			};

			aoss-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x6a 0x00>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-1-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					reset-mon-2-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpuss-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x6a 0x01>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-1-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					reset-mon-2-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpuss-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x6a 0x02>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-1-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					reset-mon-2-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpuss-2-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x6a 0x03>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-1-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					reset-mon-2-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpuss-3-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x6a 0x04>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-1-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					reset-mon-2-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x6a 0x05>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-1-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					reset-mon-2-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x6a 0x06>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-1-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					reset-mon-2-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-2-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x6a 0x07>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-1-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					reset-mon-2-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-3-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x6a 0x08>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-1-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					reset-mon-2-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			gpu-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x6a 0x09>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-1-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					reset-mon-2-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			q6-hvx-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x6a 0x0a>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-1-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					reset-mon-2-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			mdm-core-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x6a 0x0b>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-1-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					reset-mon-2-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			camera-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x6a 0x0c>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-1-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					reset-mon-2-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			wlan-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x6a 0x0d>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-1-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					reset-mon-2-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			display-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x6a 0x0e>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-1-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					reset-mon-2-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			video-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x6a 0x0f>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-1-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					reset-mon-2-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			lmh-dcvs-00 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x05>;
				wake-capable-sensor;

				trips {

					active-config {
						temperature = <0x19a28>;
						hysteresis = <0x9c40>;
						type = "passive";
					};
				};
			};

			lmh-dcvs-01 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x0f>;
				wake-capable-sensor;

				trips {

					active-config {
						temperature = <0x19a28>;
						hysteresis = <0x9c40>;
						type = "passive";
					};
				};
			};

			gpu-step {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x6a 0x09>;
				wake-capable-sensor;

				trips {

					gpu-trip {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x6b>;
					};

					gpu-cx-mon {
						temperature = <0x186a0>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x6c>;
					};
				};

				cooling-maps {

					gpu_cdev {
						trip = <0x6b>;
						cooling-device = <0x2b 0xffffffff 0xffffffff>;
					};

					gpu-cx-cdev0 {
						trip = <0x6c>;
						cooling-device = <0x2b 0xfffffffe 0xfffffffe>;
					};

					gpu-cx-cdev1 {
						trip = <0x6c>;
						cooling-device = <0x6d 0x03 0x03>;
					};

					gpu-cx-cdev2 {
						trip = <0x6c>;
						cooling-device = <0x6e 0x03 0x03>;
					};

					gpu-cx-cdev3 {
						trip = <0x6c>;
						cooling-device = <0x6f 0x05 0x05>;
					};
				};
			};

			cpuss0-max-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					silver-trip {
						temperature = <0x1d4c0>;
						hysteresis = <0x00>;
						type = "passive";
					};
				};
			};

			apc1-max-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					gold-trip {
						temperature = <0x1d4c0>;
						hysteresis = <0x00>;
						type = "passive";
					};
				};
			};

			cpuss-0-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x6a 0x01>;
				wake-capable-sensor;

				trips {

					cpu45-config {
						temperature = <0x1c138>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x70>;
					};
				};

				cooling-maps {

					cpu4_cdev {
						trip = <0x70>;
						cooling-device = <0x15 0xfffffffe 0xfffffffe>;
					};

					cpu5_cdev {
						trip = <0x70>;
						cooling-device = <0x16 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpuss-1-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x6a 0x02>;
				wake-capable-sensor;

				trips {

					cpu23-config {
						temperature = <0x1c138>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x71>;
					};
				};

				cooling-maps {

					cpu2_cdev {
						trip = <0x71>;
						cooling-device = <0x13 0xfffffffe 0xfffffffe>;
					};

					cpu3_cdev {
						trip = <0x71>;
						cooling-device = <0x14 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpuss-2-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x6a 0x03>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					cpu01-config {
						temperature = <0x1c138>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x72>;
					};
				};

				cooling-maps {

					cpu0_cdev {
						trip = <0x72>;
						cooling-device = <0x11 0xfffffffe 0xfffffffe>;
					};

					cpu1_cdev {
						trip = <0x72>;
						cooling-device = <0x12 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-1-0-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x6a 0x05>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					cpu6-0-config {
						temperature = <0x1c138>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x73>;
					};
				};

				cooling-maps {

					cpu6_cdev {
						trip = <0x73>;
						cooling-device = <0x17 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-1-1-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x6a 0x06>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					cpu6-1-config {
						temperature = <0x1c138>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x74>;
					};
				};

				cooling-maps {

					cpu6_cdev {
						trip = <0x74>;
						cooling-device = <0x17 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-1-2-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x6a 0x07>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					cpu7-0-config {
						temperature = <0x1c138>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x75>;
					};
				};

				cooling-maps {

					cpu7_cdev {
						trip = <0x75>;
						cooling-device = <0x18 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-1-3-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x6a 0x08>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					cpu7-1-config {
						temperature = <0x1c138>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x76>;
					};
				};

				cooling-maps {

					cpu7_cdev {
						trip = <0x76>;
						cooling-device = <0x18 0xfffffffe 0xfffffffe>;
					};
				};
			};

			q6-hvx-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x6a 0x0a>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					q6-hvx-config {
						temperature = <0x17318>;
						hysteresis = <0x4e20>;
						type = "passive";
						phandle = <0x77>;
					};

					q6-hvx-trip1 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x79>;
					};

					q6-hvx-cx-mon {
						temperature = <0x186a0>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x7a>;
					};
				};

				cooling-maps {

					cxip-cdev {
						trip = <0x77>;
						cooling-device = <0x78 0x01 0x01>;
					};

					cdsp-cdev {
						trip = <0x79>;
						cooling-device = <0x6f 0xffffffff 0x05>;
					};

					hvx-cx-cdev0 {
						trip = <0x7a>;
						cooling-device = <0x2b 0xfffffffe 0xfffffffe>;
					};

					hvx-cx-cdev1 {
						trip = <0x7a>;
						cooling-device = <0x6d 0x03 0x03>;
					};

					hvx-cx-cdev2 {
						trip = <0x7a>;
						cooling-device = <0x6e 0x03 0x03>;
					};

					hvx-cx-cdev3 {
						trip = <0x7a>;
						cooling-device = <0x6f 0x05 0x05>;
					};
				};
			};

			mdm-core-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x6a 0x0b>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					mdm-core-cx-mon {
						temperature = <0x186a0>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x7b>;
					};
				};

				cooling-maps {

					mdm-cx-cdev0 {
						trip = <0x7b>;
						cooling-device = <0x2b 0xfffffffe 0xfffffffe>;
					};

					mdm-cx-cdev1 {
						trip = <0x7b>;
						cooling-device = <0x6d 0x03 0x03>;
					};

					mdm-cx-cdev2 {
						trip = <0x7b>;
						cooling-device = <0x6e 0x03 0x03>;
					};

					mdm-cx-cdev3 {
						trip = <0x7b>;
						cooling-device = <0x6f 0x05 0x05>;
					};
				};
			};

			camera-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x6a 0x0c>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					camera-cx-mon {
						temperature = <0x186a0>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x7c>;
					};
				};

				cooling-maps {

					camera-cx-cdev0 {
						trip = <0x7c>;
						cooling-device = <0x2b 0xfffffffe 0xfffffffe>;
					};

					camera-cx-cdev1 {
						trip = <0x7c>;
						cooling-device = <0x6d 0x03 0x03>;
					};

					camera-cx-cdev2 {
						trip = <0x7c>;
						cooling-device = <0x6e 0x03 0x03>;
					};

					camera-cx-cdev3 {
						trip = <0x7c>;
						cooling-device = <0x6f 0x05 0x05>;
					};
				};
			};

			wlan-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x6a 0x0d>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					wlan-cx-mon {
						temperature = <0x186a0>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x7d>;
					};
				};

				cooling-maps {

					wlan-cx-cdev0 {
						trip = <0x7d>;
						cooling-device = <0x2b 0xfffffffe 0xfffffffe>;
					};

					wlan-cx-cdev1 {
						trip = <0x7d>;
						cooling-device = <0x6d 0x03 0x03>;
					};

					wlan-cx-cdev2 {
						trip = <0x7d>;
						cooling-device = <0x6e 0x03 0x03>;
					};

					wlan-cx-cdev3 {
						trip = <0x7d>;
						cooling-device = <0x6f 0x05 0x05>;
					};
				};
			};

			display-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x6a 0x0e>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					display-cx-mon {
						temperature = <0x186a0>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x7e>;
					};
				};

				cooling-maps {

					display-cx-cdev0 {
						trip = <0x7e>;
						cooling-device = <0x2b 0xfffffffe 0xfffffffe>;
					};

					display-cx-cdev1 {
						trip = <0x7e>;
						cooling-device = <0x6d 0x03 0x03>;
					};

					display-cx-cdev2 {
						trip = <0x7e>;
						cooling-device = <0x6e 0x03 0x03>;
					};

					display-cx-cdev3 {
						trip = <0x7e>;
						cooling-device = <0x6f 0x05 0x05>;
					};
				};
			};

			video-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x6a 0x0f>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					video-cx-mon {
						temperature = <0x186a0>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x7f>;
					};
				};

				cooling-maps {

					video-cx-cdev0 {
						trip = <0x7f>;
						cooling-device = <0x2b 0xfffffffe 0xfffffffe>;
					};

					video-cx-cdev1 {
						trip = <0x7f>;
						cooling-device = <0x6d 0x03 0x03>;
					};

					video-cx-cdev2 {
						trip = <0x7f>;
						cooling-device = <0x6e 0x03 0x03>;
					};

					video-cx-cdev3 {
						trip = <0x7f>;
						cooling-device = <0x6f 0x05 0x05>;
					};
				};
			};

			xo-therm-adc {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x80 0x4c>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			pa-therm1-adc {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x80 0x4d>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			pa-therm2-adc {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x80 0x4e>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};
		};

		tsens@c222000 {
			compatible = "qcom,sm6150-tsens";
			reg = <0xc222000 0x08 0xc263000 0x1ff>;
			reg-names = "tsens_srot_physical\0tsens_tm_physical";
			interrupts = <0x00 0x1fa 0x00 0x00 0x1fc 0x00>;
			interrupt-names = "tsens-upper-lower\0tsens-critical";
			#thermal-sensor-cells = <0x01>;
			phandle = <0x6a>;
		};

		qcom,lpass@62400000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x62400000 0x100>;
			vdd_cx-supply = <0x1c>;
			qcom,vdd_cx-uV-uA = <0x181 0x00>;
			qcom,proxy-reg-names = "vdd_cx";
			clocks = <0x36 0x00>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			qcom,pas-id = <0x01>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x1a7>;
			qcom,sysmon-id = <0x01>;
			qcom,ssctl-instance-id = <0x14>;
			qcom,firmware-name = "adsp";
			memory-region = <0x81>;
			qcom,signal-aop;
			qcom,complete-ramdump;
			interrupts-extended = <0x01 0x00 0xa2 0x01 0x82 0x00 0x00 0x82 0x02 0x00 0x82 0x01 0x00 0x82 0x03 0x00>;
			interrupt-names = "qcom,wdog\0qcom,err-fatal\0qcom,proxy-unvote\0qcom,err-ready\0qcom,stop-ack";
			qcom,smem-states = <0x83 0x00>;
			qcom,smem-state-names = "qcom,force-stop";
			mboxes = <0x1b 0x00>;
			mbox-names = "adsp-pil";
		};

		qcom,mss@4080000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x4080000 0x100>;
			clocks = <0x36 0x00>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			vdd_cx-supply = <0x1c>;
			qcom,vdd_cx-uV-uA = <0x181 0x186a0>;
			vdd_mss-supply = <0x84>;
			qcom,vdd_mss-uV-uA = <0x181 0x186a0>;
			qcom,proxy-reg-names = "vdd_cx\0vdd_mss";
			qcom,firmware-name = "modem";
			memory-region = <0x85>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,sysmon-id = <0x00>;
			qcom,ssctl-instance-id = <0x12>;
			qcom,pas-id = <0x04>;
			qcom,smem-id = <0x1a5>;
			qcom,signal-aop;
			qcom,minidump-id = <0x03>;
			qcom,aux-minidump-ids = <0x04>;
			qcom,complete-ramdump;
			interrupts-extended = <0x01 0x00 0x10a 0x01 0x86 0x00 0x00 0x86 0x02 0x00 0x86 0x01 0x00 0x86 0x03 0x00 0x86 0x07 0x00>;
			interrupt-names = "qcom,wdog\0qcom,err-fatal\0qcom,proxy-unvote\0qcom,err-ready\0qcom,stop-ack\0qcom,shutdown-ack";
			qcom,smem-states = <0x87 0x00>;
			qcom,smem-state-names = "qcom,force-stop";
			mboxes = <0x1b 0x00>;
			mbox-names = "mss-pil";
			phandle = <0x293>;
		};

		qcom,turing@8300000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x8300000 0x100000>;
			vdd_cx-supply = <0x1c>;
			qcom,proxy-reg-names = "vdd_cx";
			qcom,vdd_cx-uV-uA = <0x181 0x186a0>;
			clocks = <0x36 0x00>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			qcom,pas-id = <0x12>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x259>;
			qcom,sysmon-id = <0x07>;
			qcom,ssctl-instance-id = <0x17>;
			qcom,firmware-name = "cdsp";
			memory-region = <0x88>;
			qcom,signal-aop;
			qcom,complete-ramdump;
			interrupts-extended = <0x01 0x00 0x242 0x01 0x89 0x00 0x00 0x89 0x02 0x00 0x89 0x01 0x00 0x89 0x03 0x00>;
			interrupt-names = "qcom,wdog\0qcom,err-fatal\0qcom,proxy-unvote\0qcom,err-ready\0qcom,stop-ack";
			qcom,smem-states = <0x8a 0x00>;
			qcom,smem-state-names = "qcom,force-stop";
			mboxes = <0x1b 0x00>;
			mbox-names = "cdsp-pil";
		};

		qcom,venus@aae0000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0xaae0000 0x4000>;
			vdd-supply = <0x8b>;
			qcom,proxy-reg-names = "vdd";
			clocks = <0x30 0x09 0x30 0x06 0x30 0x08>;
			clock-names = "core_clk\0iface_clk\0bus_clk";
			qcom,proxy-clock-names = "core_clk\0iface_clk\0bus_clk";
			qcom,pas-id = <0x09>;
			qcom,msm-bus,name = "pil-venus";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x3f 0x200 0x00 0x00 0x3f 0x200 0x00 0x4a380>;
			qcom,proxy-timeout-ms = <0x64>;
			qcom,firmware-name = "venus";
			memory-region = <0x8c>;
		};

		qcom,msm_gsi {
			compatible = "qcom,msm_gsi";
		};

		qcom,rmnet-ipa {
			compatible = "qcom,rmnet-ipa3";
			qcom,rmnet-ipa-ssr;
			qcom,ipa-platform-type-msm;
			qcom,ipa-advertise-sg-support;
			qcom,ipa-napi-enable;
			status = "disabled";
		};

		qcom,ipa@1e00000 {
			compatible = "qcom,ipa";
			reg = <0x1e00000 0x34000 0x1e04000 0x2c000>;
			reg-names = "ipa-base\0gsi-base";
			interrupts = <0x00 0x137 0x00 0x00 0x1b0 0x00>;
			interrupt-names = "ipa-irq\0gsi-irq";
			qcom,ipa-hw-ver = <0x10>;
			qcom,ipa-hw-mode = <0x00>;
			qcom,ee = <0x00>;
			qcom,use-ipa-tethering-bridge;
			qcom,modem-cfg-emb-pipe-flt;
			qcom,ipa-wdi2;
			qcom,ipa-wdi2_over_gsi;
			qcom,ipa-fltrt-not-hashable;
			qcom,use-64-bit-dma-mask;
			qcom,arm-smmu;
			qcom,smmu-fast-map;
			qcom,use-ipa-pm;
			qcom,bandwidth-vote-for-ipa;
			qcom,ipa-endp-delay-wa;
			qcom,msm-bus,name = "ipa";
			qcom,msm-bus,num-cases = <0x05>;
			qcom,msm-bus,num-paths = <0x04>;
			qcom,msm-bus,vectors-KBps = <0x5a 0x200 0x00 0x00 0x5a 0x249 0x00 0x00 0x01 0x2a4 0x00 0x00 0x8f 0x309 0x00 0x00 0x5a 0x200 0x13880 0x71868 0x5a 0x249 0x13880 0x10bda 0x01 0x2a4 0x13880 0x1e 0x8f 0x309 0x00 0x1e 0x5a 0x200 0x13880 0x1e8480 0x5a 0x249 0x13880 0x414c5 0x01 0x2a4 0x13880 0x1ad42 0x8f 0x309 0x00 0x6d 0x5a 0x200 0x324b0 0x3d0900 0x5a 0x249 0x324b0 0xae101 0x01 0x2a4 0x324b0 0x78000 0x8f 0x309 0x00 0x1eb 0x5a 0x200 0x324b0 0x556eb4 0x5a 0x249 0x324b0 0x15eb41 0x01 0x2a4 0x324b0 0x78000 0x8f 0x309 0x00 0x1eb>;
			qcom,bus-vector-names = "MIN\0SVS2\0SVS\0NOMINAL\0TURBO";
			qcom,throughput-threshold = <0x136 0x258 0x3e8>;
			qcom,scaling-exceptions;
			status = "disabled";
			phandle = <0x294>;

			qcom,smp2p_map_ipa_1_out {
				compatible = "qcom,smp2p-map-ipa-1-out";
				qcom,smem-states = <0x8d 0x00>;
				qcom,smem-state-names = "ipa-smp2p-out";
			};

			qcom,smp2p_map_ipa_1_in {
				compatible = "qcom,smp2p-map-ipa-1-in";
				interrupts-extended = <0x8e 0x00 0x00>;
				interrupt-names = "ipa-smp2p-in";
			};
		};

		ipa_smmu_ap {
			compatible = "qcom,ipa-smmu-ap-cb";
			qcom,smmu-s1-bypass;
			iommus = <0x37 0x1520 0x00>;
			qcom,iova-mapping = <0x20000000 0x40000000>;
			qcom,additional-mapping = <0x146a8000 0x146a8000 0x2000>;
			phandle = <0x295>;
		};

		ipa_smmu_wlan {
			compatible = "qcom,ipa-smmu-wlan-cb";
			qcom,smmu-s1-bypass;
			iommus = <0x37 0x1521 0x00>;
			qcom,additional-mapping = <0x1e60000 0x1e60000 0x80000>;
			phandle = <0x296>;
		};

		ipa_smmu_uc {
			compatible = "qcom,ipa-smmu-uc-cb";
			qcom,smmu-s1-bypass;
			iommus = <0x37 0x1522 0x00>;
			qcom,iova-mapping = <0x40400000 0x1fc00000>;
			phandle = <0x297>;
		};

		qcom,ipa_fws {
			compatible = "qcom,pil-tz-generic";
			qcom,pas-id = <0x0f>;
			qcom,firmware-name = "ipa_fws";
			qcom,pil-force-shutdown;
			memory-region = <0x8f>;
		};

		qcom,icnss@18800000 {
			compatible = "qcom,icnss";
			reg = <0x18800000 0x800000 0xa0000000 0x10000000 0xb0000000 0x10000>;
			reg-names = "membase\0smmu_iova_base\0smmu_iova_ipa";
			iommus = <0x37 0x1640 0x01>;
			interrupts = <0x00 0x19e 0x00 0x00 0x19f 0x00 0x00 0x1a0 0x00 0x00 0x1a1 0x00 0x00 0x1a2 0x00 0x00 0x1a3 0x00 0x00 0x1a4 0x00 0x00 0x1a5 0x00 0x00 0x1a6 0x00 0x00 0x1a7 0x00 0x00 0x1a8 0x00 0x00 0x1a9 0x00>;
			qcom,smmu-s1-bypass;
			qcom,wlan-msa-memory = <0x100000>;
			qcom,wlan-msa-fixed-region = <0x90>;
			qcom,vdd-cx-mx-config = <0x9c400 0x9c400>;
			phandle = <0x298>;

			qcom,smp2p_map_wlan_1_in {
				interrupts-extended = <0x91 0x00 0x00 0x91 0x01 0x00>;
				interrupt-names = "qcom,smp2p-force-fatal-error\0qcom,smp2p-early-crash-ind";
			};
		};

		qcom,rmtfs_sharedmem@0 {
			compatible = "qcom,sharedmem-uio";
			reg = <0x00 0x200000>;
			reg-names = "rmtfs";
			qcom,client-id = <0x01>;
			qcom,guard-memory;
		};

		llcc-pmu@90cc000 {
			compatible = "qcom,qcom-llcc-pmu";
			reg = <0x90cc000 0x300>;
			reg-names = "lagg-base";
			phandle = <0x299>;
		};

		llcc-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x92>;

			opp-150 {
				opp-hz = <0x00 0x8f0>;
			};

			opp-300 {
				opp-hz = <0x00 0x11e1>;
			};

			opp-466 {
				opp-hz = <0x00 0x1bc6>;
			};

			opp-600 {
				opp-hz = <0x00 0x23c3>;
			};

			opp-806 {
				opp-hz = <0x00 0x300a>;
			};

			opp-933 {
				opp-hz = <0x00 0x379c>;
			};
		};

		qcom,cpu-cpu-llcc-bw {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x01 0x302>;
			qcom,active-only;
			operating-points-v2 = <0x92>;
			phandle = <0x93>;
		};

		qcom,cpu-cpu-llcc-bwmon@90b6400 {
			compatible = "qcom,bimc-bwmon4";
			reg = <0x90b6300 0x300 0x90b6200 0x200>;
			reg-names = "base\0global_base";
			interrupts = <0x00 0x245 0x04>;
			qcom,mport = <0x00>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0x93>;
			qcom,count-unit = <0x10000>;
			phandle = <0x29a>;
		};

		ddr-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x94>;

			opp-200 {
				opp-hz = <0x00 0x2fa>;
			};

			opp-300 {
				opp-hz = <0x00 0x478>;
			};

			opp-451 {
				opp-hz = <0x00 0x6b8>;
			};

			opp-547 {
				opp-hz = <0x00 0x826>;
			};

			opp-681 {
				opp-hz = <0x00 0xa25>;
			};

			opp-768 {
				opp-hz = <0x00 0xb71>;
			};

			opp-1017 {
				opp-hz = <0x00 0xf27>;
			};

			opp-1353 {
				opp-hz = <0x00 0x1429>;
			};

			opp-1555 {
				opp-hz = <0x00 0x172b>;
			};

			opp-1804 {
				opp-hz = <0x00 0x1ae1>;
			};
		};

		qcom,cpu-llcc-ddr-bw {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x81 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x94>;
			phandle = <0x95>;
		};

		qcom,cpu-llcc-ddr-bwmon@90cd000 {
			compatible = "qcom,bimc-bwmon5";
			reg = <0x90cd000 0x1000>;
			reg-names = "base";
			interrupts = <0x00 0x51 0x04>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0x95>;
			qcom,count-unit = <0x10000>;
			phandle = <0x29b>;
		};

		suspendable-ddr-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0xdc>;

			opp-0 {
				opp-hz = <0x00 0x00>;
			};

			opp-200 {
				opp-hz = <0x00 0x2fa>;
			};

			opp-300 {
				opp-hz = <0x00 0x478>;
			};

			opp-451 {
				opp-hz = <0x00 0x6b8>;
			};

			opp-547 {
				opp-hz = <0x00 0x826>;
			};

			opp-681 {
				opp-hz = <0x00 0xa25>;
			};

			opp-768 {
				opp-hz = <0x00 0xb71>;
			};

			opp-1017 {
				opp-hz = <0x00 0xf27>;
			};

			opp-1353 {
				opp-hz = <0x00 0x1429>;
			};

			opp-1555 {
				opp-hz = <0x00 0x172b>;
			};

			opp-1804 {
				opp-hz = <0x00 0x1ae1>;
			};
		};

		qcom,cdsp-cdsp-l3-lat {
			compatible = "devfreq-simple-dev";
			clock-names = "devfreq_clk";
			clocks = <0x96 0x03>;
			governor = "powersave";
			phandle = <0x2e>;
		};

		qcom,cpu0-cpu-l3-lat {
			compatible = "devfreq-simple-dev";
			clock-names = "devfreq_clk";
			clocks = <0x96 0x00>;
			governor = "performance";
			phandle = <0x2c>;
		};

		qcom,cpu0-cpu-l3-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x11 0x12 0x13 0x14 0x15 0x16>;
			qcom,target-dev = <0x2c>;
			qcom,cachemiss-ev = <0x17>;
			qcom,stall-cycle-ev = <0xe7>;
			qcom,core-dev-table = <0x8ca00 0x11e1a300 0xf8700 0x21301800 0x12753c 0x3010b000 0x172500 0x38137800 0x1b8a00 0x5140c800>;
			phandle = <0x29c>;
		};

		qcom,cpu6-cpu-l3-lat {
			compatible = "devfreq-simple-dev";
			clock-names = "devfreq_clk";
			clocks = <0x96 0x01>;
			governor = "performance";
			phandle = <0x2d>;
		};

		qcom,cpu6-cpu-l3-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x17 0x18>;
			qcom,target-dev = <0x2d>;
			qcom,cachemiss-ev = <0x17>;
			qcom,stall-cycle-ev = <0x15e>;
			qcom,core-dev-table = <0xf8700 0x21301800 0x127500 0x3010b000 0x172500 0x38137800 0x1a1300 0x48190800 0x21b100 0x5140c800>;
			phandle = <0x29d>;
		};

		qcom,cpu0-cpu-llcc-lat {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x01 0x302>;
			qcom,active-only;
			operating-points-v2 = <0x92>;
			phandle = <0x97>;
		};

		qcom,cpu0-cpu-llcc-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x11 0x12 0x13 0x14 0x15 0x16>;
			qcom,target-dev = <0x97>;
			qcom,cachemiss-ev = <0x2a>;
			qcom,stall-cycle-ev = <0xe7>;
			qcom,core-dev-table = <0xb69e0 0x8f0 0x127500 0x11e1 0x172500 0x1bc6 0x1b8a00 0x23c3>;
			phandle = <0x29e>;
		};

		qcom,cpu6-cpu-llcc-lat {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x01 0x302>;
			qcom,active-only;
			operating-points-v2 = <0x92>;
			phandle = <0x98>;
		};

		qcom,cpu6-cpu-llcc-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x17 0x18>;
			qcom,target-dev = <0x98>;
			qcom,cachemiss-ev = <0x2a>;
			qcom,stall-cycle-ev = <0x15e>;
			qcom,core-dev-table = <0xbb800 0x11e1 0xf8700 0x1bc6 0x127500 0x23c3 0x1a1300 0x300a 0x21b100 0x379c>;
			phandle = <0x29f>;
		};

		qcom,cpu0-llcc-ddr-lat {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x81 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x94>;
			phandle = <0x99>;
		};

		qcom,cpu0-llcc-ddr-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x11 0x12 0x13 0x14 0x15 0x16>;
			qcom,target-dev = <0x99>;
			qcom,cachemiss-ev = <0x1000>;
			qcom,stall-cycle-ev = <0xe7>;
			qcom,core-dev-table = <0xb69e0 0x478 0xf8700 0x6b8 0x127500 0x826 0x172500 0xb71 0x1b8a00 0xf27>;
			phandle = <0x2a0>;
		};

		qcom,cpu6-llcc-ddr-lat {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x81 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x94>;
			phandle = <0x9a>;
		};

		qcom,cpu6-llcc-ddr-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x17 0x18>;
			qcom,target-dev = <0x9a>;
			qcom,cachemiss-ev = <0x1000>;
			qcom,stall-cycle-ev = <0x15e>;
			qcom,core-dev-table = <0xbb800 0x6b8 0xf8700 0x826 0x127500 0xf27 0x1a1300 0x172b 0x21b100 0x1ae1>;
			phandle = <0x2a1>;
		};

		qcom,cpu0-cpu-ddr-latfloor {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x81 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x94>;
			phandle = <0x9b>;
		};

		qcom,cpu0-computemon {
			compatible = "qcom,arm-cpu-mon";
			qcom,cpulist = <0x11 0x12 0x13 0x14 0x15 0x16>;
			qcom,target-dev = <0x9b>;
			qcom,core-dev-table = <0xb6d00 0x478 0x127500 0x6b8 0x185100 0x826 0x1b8a00 0xb71>;
			phandle = <0x2a2>;
		};

		qcom,cpu6-cpu-ddr-latfloor {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x81 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x94>;
			phandle = <0x9c>;
		};

		qcom,cpu6-computemon {
			compatible = "qcom,arm-cpu-mon";
			qcom,cpulist = <0x17 0x18>;
			qcom,target-dev = <0x9c>;
			qcom,core-dev-table = <0xf8700 0x478 0x127500 0x826 0x172500 0xb71 0x1a1300 0xf27 0x21b100 0x1ae1>;
			phandle = <0x2a3>;
		};

		qcom,bus_proxy_client {
			compatible = "qcom,bus-proxy-client";
			qcom,msm-bus,name = "bus-proxy-client";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x16 0x200 0x00 0x00 0x16 0x200 0x00 0x4c4b40>;
			qcom,msm-bus,active-only;
			status = "ok";
			phandle = <0x2a4>;
		};

		keepalive-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x9d>;

			opp-1 {
				opp-hz = <0x00 0x01>;
			};
		};

		qcom,snoc_cnoc_keepalive {
			compatible = "qcom,devbw";
			governor = "powersave";
			qcom,src-dst-ports = <0x01 0x273>;
			qcom,active-only;
			status = "ok";
			operating-points-v2 = <0x9d>;
			phandle = <0x2a5>;
		};

		cx_ipeak@01fed000 {
			compatible = "qcom,cx-ipeak-v1";
			reg = <0x1fed000 0x28>;
			phandle = <0xe0>;
		};

		demux {
			compatible = "qcom,demux";
		};

		pinctrl@03000000 {
			compatible = "qcom,sm6150-pinctrl";
			reg = <0x3000000 0xdc2000 0x17c000f0 0x60>;
			reg-names = "pinctrl\0spi_cfg";
			interrupts = <0x00 0xd0 0x00>;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			phandle = <0xaa>;

			ufs_dev_reset_assert {
				phandle = <0x5c>;

				config {
					pins = "ufs_reset";
					bias-pull-down;
					drive-strength = <0x08>;
					output-low;
				};
			};

			ufs_dev_reset_deassert {
				phandle = <0x5d>;

				config {
					pins = "ufs_reset";
					bias-pull-down;
					drive-strength = <0x08>;
					output-high;
				};
			};

			ter_mi2s_sck_active {
				phandle = <0x2a6>;

				mux {
					pins = "gpio53";
					function = "ter_mi2s";
				};

				config {
					pins = "gpio53";
					drive-strength = <0x08>;
					bias-disable;
					output-high;
				};
			};

			ter_mi2s_sck_sleep {
				phandle = <0x2a7>;

				mux {
					pins = "gpio53";
					function = "ter_mi2s";
				};

				config {
					pins = "gpio53";
					drive-strength = <0x02>;
					bias-pull-down;
					input-enable;
				};
			};

			ter_mi2s_ws_active {
				phandle = <0x2a8>;

				mux {
					pins = "gpio54";
					function = "ter_mi2s";
				};

				config {
					pins = "gpio54";
					drive-strength = <0x08>;
					bias-disable;
					output-high;
				};
			};

			ter_mi2s_ws_sleep {
				phandle = <0x2a9>;

				mux {
					pins = "gpio54";
					function = "ter_mi2s";
				};

				config {
					pins = "gpio54";
					drive-strength = <0x02>;
					bias-pull-down;
					input-enable;
				};
			};

			ter_mi2s_sd0_active {
				phandle = <0x2aa>;

				mux {
					pins = "gpio55";
					function = "ter_mi2s";
				};

				config {
					pins = "gpio55";
					drive-strength = <0x08>;
					bias-disable;
					output-high;
				};
			};

			ter_mi2s_sd0_sleep {
				phandle = <0x2ab>;

				mux {
					pins = "gpio55";
					function = "ter_mi2s";
				};

				config {
					pins = "gpio55";
					drive-strength = <0x02>;
					bias-pull-down;
					input-enable;
				};
			};

			ter_mi2s_sd1_active {
				phandle = <0x2ac>;

				mux {
					pins = "gpio56";
					function = "ter_mi2s";
				};

				config {
					pins = "gpio56";
					drive-strength = <0x08>;
					bias-disable;
					output-high;
				};
			};

			ter_mi2s_sd1_sleep {
				phandle = <0x2ad>;

				mux {
					pins = "gpio56";
					function = "ter_mi2s";
				};

				config {
					pins = "gpio56";
					drive-strength = <0x02>;
					bias-pull-down;
					input-enable;
				};
			};

			qupv3_se0_2uart_pins {
				phandle = <0x2ae>;

				qupv3_se0_2uart_active {
					phandle = <0xa0>;

					mux {
						pins = "gpio16\0gpio17";
						function = "qup00";
					};

					config {
						pins = "gpio16\0gpio17";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se0_2uart_sleep {
					phandle = <0xa1>;

					mux {
						pins = "gpio16\0gpio17";
						function = "gpio";
					};

					config {
						pins = "gpio16\0gpio17";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se1_i2c_pins {
				phandle = <0x2af>;

				qupv3_se1_i2c_active {
					phandle = <0xa4>;

					mux {
						pins = "gpio4\0gpio5";
						function = "qup01";
					};

					config {
						pins = "gpio4\0gpio5";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se1_i2c_sleep {
					phandle = <0xa5>;

					mux {
						pins = "gpio4\0gpio5";
						function = "gpio";
					};

					config {
						pins = "gpio4\0gpio5";
						drive-strength = <0x02>;
						bias-no-pull;
					};
				};
			};

			qupv3_se2_i2c_pins {
				phandle = <0x2b0>;

				qupv3_se2_i2c_active {
					phandle = <0xa6>;

					mux {
						pins = "gpio0\0gpio1";
						function = "qup02";
					};

					config {
						pins = "gpio0\0gpio1";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se2_i2c_sleep {
					phandle = <0xa9>;

					mux {
						pins = "gpio0\0gpio1";
						function = "gpio";
					};

					config {
						pins = "gpio0\0gpio1";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se2_spi_pins {
				phandle = <0x2b1>;

				qupv3_se2_spi_active {
					phandle = <0xb3>;

					mux {
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
						function = "qup02";
					};

					config {
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se2_spi_sleep {
					phandle = <0xb4>;

					mux {
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
						function = "gpio";
					};

					config {
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			fpc_reset_int {

				reset_low {
					phandle = <0x2b2>;

					mux {
						pins = "gpio101";
						function = "gpio";
					};

					config {
						pins = "gpio101";
						drive-strength = <0x02>;
						bias-disable;
						output-low;
					};
				};

				reset_high {
					phandle = <0x2b3>;

					mux {
						pins = "gpio101";
						function = "gpio";
					};

					config {
						pins = "gpio101";
						drive-strength = <0x02>;
						bias-disable;
						output-high;
					};
				};

				int_low {
					phandle = <0x2b4>;

					mux {
						pins = "gpio93";
						function = "gpio";
					};

					config {
						pins = "gpio93";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};
			};

			qupv3_se3_i2c_pins {
				phandle = <0x2b5>;

				qupv3_se3_i2c_active {
					phandle = <0xb0>;

					mux {
						pins = "gpio18\0gpio19";
						function = "qup03";
					};

					config {
						pins = "gpio18\0gpio19";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se3_i2c_sleep {
					phandle = <0xb1>;

					mux {
						pins = "gpio18\0gpio19";
						function = "gpio";
					};

					config {
						pins = "gpio18\0gpio19";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			ss5_pwr_ctrl_pins {
				phandle = <0x2b6>;

				ss5_pwr_ctrl_rst_on {
					phandle = <0x2b7>;

					mux {
						pins = "gpio87\0gpio18";
						function = "gpio";
					};

					config {
						pins = "gpio87\0gpio18";
						drive-strength = <0x10>;
						bias-pull-up;
						output-high;
					};
				};

				ss5_pwr_ctrl_off {
					phandle = <0x2b8>;

					mux {
						pins = "gpio87\0gpio18";
						function = "gpio";
					};

					config {
						pins = "gpio87\0gpio18";
						drive-strength = <0x10>;
						bias-pull-up;
						output-high;
					};
				};
			};

			qupv3_se4_i2c_pins {
				phandle = <0x2b9>;

				qupv3_se4_i2c_active {
					phandle = <0xb9>;

					mux {
						pins = "gpio20\0gpio21";
						function = "qup10";
					};

					config {
						pins = "gpio20\0gpio21";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se4_i2c_sleep {
					phandle = <0xba>;

					mux {
						pins = "gpio20\0gpio21";
						function = "gpio";
					};

					config {
						pins = "gpio20\0gpio21";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se4_spi_pins {
				phandle = <0x2ba>;

				qupv3_se4_spi_active {
					phandle = <0xc1>;

					mux {
						pins = "gpio20\0gpio21\0gpio22\0gpio23";
						function = "qup10";
					};

					config {
						pins = "gpio20\0gpio21\0gpio22\0gpio23";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se4_spi_sleep {
					phandle = <0xc2>;

					mux {
						pins = "gpio20\0gpio21\0gpio22\0gpio23";
						function = "gpio";
					};

					config {
						pins = "gpio20\0gpio21\0gpio22\0gpio23";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se4_2uart_pins {
				phandle = <0x2bb>;

				qupv3_se4_2uart_active {
					phandle = <0xb5>;

					mux {
						pins = "gpio22\0gpio23";
						function = "qup10";
					};

					config {
						pins = "gpio22\0gpio23";
						drive-strength = <0x10>;
						bias-disable;
					};
				};

				qupv3_se4_2uart_sleep {
					phandle = <0xb6>;

					mux {
						pins = "gpio22\0gpio23";
						function = "gpio";
					};

					config {
						pins = "gpio22\0gpio23";
						drive-strength = <0x10>;
						bias-disable;
					};
				};
			};

			qupv3_se5_i2c_pins {
				phandle = <0x2bc>;

				qupv3_se5_i2c_active {
					phandle = <0xbb>;

					mux {
						pins = "gpio14\0gpio15";
						function = "qup11";
					};

					config {
						pins = "gpio14\0gpio15";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se5_i2c_sleep {
					phandle = <0xbc>;

					mux {
						pins = "gpio14\0gpio15";
						function = "gpio";
					};

					config {
						pins = "gpio14\0gpio15";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			nfc {

				nfc_int_active {
					phandle = <0x2bd>;

					mux {
						pins = "gpio86";
						function = "gpio";
					};

					config {
						pins = "gpio86";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				nfc_int_suspend {
					phandle = <0x2be>;

					mux {
						pins = "gpio86";
						function = "gpio";
					};

					config {
						pins = "gpio86";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				nfc_enable_active {
					phandle = <0x2bf>;

					mux {
						pins = "gpio84\0gpio85";
						function = "gpio";
					};

					config {
						pins = "gpio84\0gpio85";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				nfc_enable_suspend {
					phandle = <0x2c0>;

					mux {
						pins = "gpio84\0gpio85";
						function = "gpio";
					};

					config {
						pins = "gpio84\0gpio85";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				nfc_clk_req_active {
					phandle = <0x2c1>;

					mux {
						pins = "gpio50";
						function = "gpio";
					};

					config {
						pins = "gpio50";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				nfc_clk_req_suspend {
					phandle = <0x2c2>;

					mux {
						pins = "gpio50";
						function = "gpio";
					};

					config {
						pins = "gpio50";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se6_i2c_pins {
				phandle = <0x2c3>;

				qupv3_se6_i2c_active {
					phandle = <0xbd>;

					mux {
						pins = "gpio6\0gpio7";
						function = "qup12";
					};

					config {
						pins = "gpio6\0gpio7";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se6_i2c_sleep {
					phandle = <0xbe>;

					mux {
						pins = "gpio6\0gpio7";
						function = "gpio";
					};

					config {
						pins = "gpio6\0gpio7";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se6_spi_pins {
				phandle = <0x2c4>;

				qupv3_se6_spi_active {
					phandle = <0xc3>;

					mux {
						pins = "gpio6\0gpio7\0gpio8\0gpio9";
						function = "qup12";
					};

					config {
						pins = "gpio6\0gpio7\0gpio8\0gpio9";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se6_spi_sleep {
					phandle = <0xc4>;

					mux {
						pins = "gpio6\0gpio7\0gpio8\0gpio9";
						function = "gpio";
					};

					config {
						pins = "gpio6\0gpio7\0gpio8\0gpio9";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se7_i2c_pins {
				phandle = <0x2c5>;

				qupv3_se7_i2c_active {
					phandle = <0xbf>;

					mux {
						pins = "gpio10\0gpio11";
						function = "qup13";
					};

					config {
						pins = "gpio10\0gpio11";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se7_i2c_sleep {
					phandle = <0xc0>;

					mux {
						pins = "gpio10\0gpio11";
						function = "gpio";
					};

					config {
						pins = "gpio10\0gpio11";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se7_spi_pins {
				phandle = <0x2c6>;

				qupv3_se7_spi_active {
					phandle = <0xc5>;

					mux {
						pins = "gpio10\0gpio11\0gpio12\0gpio13";
						function = "qup13";
					};

					config {
						pins = "gpio10\0gpio11\0gpio12\0gpio13";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se7_spi_sleep {
					phandle = <0xc6>;

					mux {
						pins = "gpio10\0gpio11\0gpio12\0gpio13";
						function = "gpio";
					};

					config {
						pins = "gpio10\0gpio11\0gpio12\0gpio13";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se7_4uart_pins {
				phandle = <0x2c7>;

				qupv3_se7_ctsrx {
					phandle = <0xc7>;

					mux {
						pins = "gpio10\0gpio13";
						function = "qup13";
					};

					config {
						pins = "gpio10\0gpio13";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se7_rts {
					phandle = <0xc8>;

					mux {
						pins = "gpio11";
						function = "qup13";
					};

					config {
						pins = "gpio11";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				qupv3_se7_tx {
					phandle = <0xc9>;

					mux {
						pins = "gpio12";
						function = "qup13";
					};

					config {
						pins = "gpio12";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			lt9611_pins {
				phandle = <0x2c8>;

				mux {
					pins = "gpio26\0gpio20\0gpio79";
					function = "gpio";
				};

				config {
					pins = "gpio26\0gpio20\0gpio79";
					drive-strength = <0x08>;
					bias-disable = <0x00>;
				};
			};

			pmx_sde {
				phandle = <0x2c9>;

				sde_dsi_active {
					phandle = <0x2ca>;

					mux {
						pins = "gpio91";
						function = "gpio";
					};

					config {
						pins = "gpio91";
						drive-strength = <0x08>;
						bias-disable = <0x00>;
					};
				};

				sde_dsi_suspend {
					phandle = <0x2cb>;

					mux {
						pins = "gpio91";
						function = "gpio";
					};

					config {
						pins = "gpio91";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			fsa_usbc_ana_en_n@114 {

				fsa_usbc_ana_en {
					phandle = <0xb2>;

					mux {
						pins = "gpio114";
						function = "gpio";
					};

					config {
						pins = "gpio114";
						drive-strength = <0x02>;
						bias-disable;
						output-low;
					};
				};
			};

			pmx_sde_te {

				sde_te_active {
					phandle = <0x2cc>;

					mux {
						pins = "gpio90";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio90";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				sde_te_suspend {
					phandle = <0x2cd>;

					mux {
						pins = "gpio90";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio90";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			sde_dp_usbplug_cc_active {
				phandle = <0x2ce>;

				mux {
					pins = "gpio104";
					function = "gpio";
				};

				config {
					pins = "gpio104";
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			sde_dp_usbplug_cc_suspend {
				phandle = <0x2cf>;

				mux {
					pins = "gpio104";
					function = "gpio";
				};

				config {
					pins = "gpio104";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			sde_dp_switch_active {
				phandle = <0x2d0>;

				mux {
					pins = "gpio49";
					function = "gpio";
				};

				config {
					pins = "gpio49";
					bias-pull-up;
					output-high;
					drive-strength = <0x02>;
				};
			};

			sde_dp_switch_suspend {
				phandle = <0x24e>;

				mux {
					pins = "gpio49";
					function = "gpio";
				};

				config {
					pins = "gpio49";
					bias-pull-down;
					output-low;
					drive-strength = <0x02>;
				};
			};

			sde_dp_connector_enable {
				phandle = <0x24d>;

				mux {
					pins = "gpio44";
					function = "gpio";
				};

				config {
					pins = "gpio44";
					bias-pull-up;
					output-high;
					drive-strength = <0x02>;
				};
			};

			sde_dp_hotplug_ctrl {
				phandle = <0x250>;

				mux {
					pins = "gpio103";
					function = "debug_hot";
				};

				config {
					pins = "gpio103";
					bias-disable;
					input-enable;
					drive-strength = <0x02>;
				};
			};

			sde_dp_hotplug_tlmm {
				phandle = <0x24f>;

				mux {
					pins = "gpio103";
					function = "gpio";
				};

				config {
					pins = "gpio103";
					bias-disable;
					input-enable;
					drive-strength = <0x02>;
				};
			};

			sdc1_clk_on {
				phandle = <0x2d1>;

				config {
					pins = "sdc1_clk";
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			sdc1_clk_off {
				phandle = <0x2d2>;

				config {
					pins = "sdc1_clk";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			sdc1_cmd_on {
				phandle = <0x2d3>;

				config {
					pins = "sdc1_cmd";
					bias-pull-up;
					drive-strength = <0x0a>;
				};
			};

			sdc1_cmd_off {
				phandle = <0x2d4>;

				config {
					pins = "sdc1_cmd";
					num-grp-pins = <0x01>;
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			sdc1_data_on {
				phandle = <0x2d5>;

				config {
					pins = "sdc1_data";
					bias-pull-up;
					drive-strength = <0x0a>;
				};
			};

			sdc1_data_off {
				phandle = <0x2d6>;

				config {
					pins = "sdc1_data";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			sdc1_rclk_on {
				phandle = <0x2d7>;

				config {
					pins = "sdc1_rclk";
					bias-pull-down;
				};
			};

			sdc1_rclk_off {
				phandle = <0x2d8>;

				config {
					pins = "sdc1_rclk";
					bias-pull-down;
				};
			};

			sdc2_clk_on {
				phandle = <0x2d9>;

				config {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			sdc2_clk_off {
				phandle = <0x2da>;

				config {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			sdc2_cmd_on {
				phandle = <0x2db>;

				config {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0x0a>;
				};
			};

			sdc2_cmd_off {
				phandle = <0x2dc>;

				config {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			sdc2_data_on {
				phandle = <0x2dd>;

				config {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0x0a>;
				};
			};

			sdc2_data_off {
				phandle = <0x2de>;

				config {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			cd_on {
				phandle = <0x2df>;

				mux {
					pins = "gpio99";
					function = "gpio";
				};

				config {
					pins = "gpio99";
					drive-strength = <0x02>;
					bias-pull-up;
				};
			};

			cd_off {
				phandle = <0x2e0>;

				mux {
					pins = "gpio99";
					function = "gpio";
				};

				config {
					pins = "gpio99";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			cnss_pins {

				cnss_wlan_en_active {
					phandle = <0x26b>;

					mux {
						pins = "gpio98";
						function = "gpio";
					};

					config {
						pins = "gpio98";
						drive-strength = <0x10>;
						output-high;
						bias-pull-up;
					};
				};

				cnss_wlan_en_sleep {
					phandle = <0x26c>;

					mux {
						pins = "gpio98";
						function = "gpio";
					};

					config {
						pins = "gpio98";
						drive-strength = <0x02>;
						output-low;
						bias-pull-down;
					};
				};
			};

			wsa_swr_clk_pin {

				wsa_swr_clk_sleep {
					phandle = <0x2e1>;

					mux {
						pins = "gpio111";
						function = "WSA_CLK";
					};

					config {
						pins = "gpio111";
						drive-strength = <0x02>;
						bias-bus-hold;
					};
				};

				wsa_swr_clk_active {
					phandle = <0x2e2>;

					mux {
						pins = "gpio111";
						function = "WSA_CLK";
					};

					config {
						pins = "gpio111";
						drive-strength = <0x02>;
						bias-bus-hold;
					};
				};
			};

			wsa_swr_data_pin {

				wsa_swr_data_sleep {
					phandle = <0x2e3>;

					mux {
						pins = "gpio110";
						function = "WSA_DATA";
					};

					config {
						pins = "gpio110";
						drive-strength = <0x04>;
						bias-bus-hold;
					};
				};

				wsa_swr_data_active {
					phandle = <0x2e4>;

					mux {
						pins = "gpio110";
						function = "WSA_DATA";
					};

					config {
						pins = "gpio110";
						drive-strength = <0x04>;
						bias-bus-hold;
					};
				};
			};

			spkr_1_sd_n {

				spkr_1_sd_n_sleep {
					phandle = <0x2e5>;

					mux {
						pins = "gpio108";
						function = "gpio";
					};

					config {
						pins = "gpio108";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				spkr_1_sd_n_active {
					phandle = <0x2e6>;

					mux {
						pins = "gpio108";
						function = "gpio";
					};

					config {
						pins = "gpio108";
						drive-strength = <0x10>;
						bias-disable;
						output-high;
					};
				};
			};

			spkr_2_sd_n {

				spkr_2_sd_n_sleep {
					phandle = <0x2e7>;

					mux {
						pins = "gpio109";
						function = "gpio";
					};

					config {
						pins = "gpio109";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				spkr_2_sd_n_active {
					phandle = <0x2e8>;

					mux {
						pins = "gpio109";
						function = "gpio";
					};

					config {
						pins = "gpio109";
						drive-strength = <0x10>;
						bias-disable;
						output-high;
					};
				};
			};

			wcd9xxx_intr {

				wcd_intr_default {
					phandle = <0x2e9>;

					mux {
						pins = "gpio122";
						function = "gpio";
					};

					config {
						pins = "gpio122";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};
			};

			ter_i2s_sck_ws {

				ter_i2s_sck_sleep {
					phandle = <0x2ea>;

					mux {
						pins = "gpio115\0gpio116";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio115\0gpio116";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				ter_i2s_sck_active {
					phandle = <0x2eb>;

					mux {
						pins = "gpio115\0gpio116";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio115\0gpio116";
						drive-strength = <0x08>;
						input-enable;
						bias-disable;
					};
				};
			};

			ter_i2s_data0 {

				ter_i2s_data0_sleep {
					phandle = <0x2ec>;

					mux {
						pins = "gpio117";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio117";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				ter_i2s_data0_active {
					phandle = <0x2ed>;

					mux {
						pins = "gpio117";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio117";
						drive-strength = <0x02>;
						input-enable;
						bias-disable;
					};
				};
			};

			ter_i2s_data1 {

				ter_i2s_data1_sleep {
					phandle = <0x2ee>;

					mux {
						pins = "gpio118";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio118";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				ter_i2s_data1_active {
					phandle = <0x2ef>;

					mux {
						pins = "gpio118";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio118";
						drive-strength = <0x08>;
						output-high;
						bias-disable;
					};
				};
			};

			pcie0 {

				pcie0_clkreq_default {
					phandle = <0x25e>;

					mux {
						pins = "gpio90";
						function = "pcie_clk";
					};

					config {
						pins = "gpio90";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				pcie0_perst_default {
					phandle = <0x25f>;

					mux {
						pins = "gpio101";
						function = "gpio";
					};

					config {
						pins = "gpio101";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				pcie0_wake_default {
					phandle = <0x260>;

					mux {
						pins = "gpio100";
						function = "gpio";
					};

					config {
						pins = "gpio100";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			pri_aux_pcm_sck {

				pri_aux_pcm_sck_sleep {
					phandle = <0x2f0>;

					mux {
						pins = "gpio108";
						function = "mi2s_1";
					};

					config {
						pins = "gpio108";
						drive-strength = <0x02>;
					};
				};

				pri_aux_pcm_sck_active {
					phandle = <0x2f1>;

					mux {
						pins = "gpio108";
						function = "mi2s_1";
					};

					config {
						pins = "gpio108";
						drive-strength = <0x08>;
						input-enable;
					};
				};
			};

			pri_aux_pcm_ws {

				pri_aux_pcm_ws_sleep {
					phandle = <0x2f2>;

					mux {
						pins = "gpio109";
						function = "mi2s_1";
					};

					config {
						pins = "gpio109";
						drive-strength = <0x02>;
					};
				};

				pri_aux_pcm_ws_active {
					phandle = <0x2f3>;

					mux {
						pins = "gpio109";
						function = "mi2s_1";
					};

					config {
						pins = "gpio109";
						drive-strength = <0x08>;
						input-enable;
					};
				};
			};

			pri_aux_pcm_data0 {

				pri_aux_pcm_data0_sleep {
					phandle = <0x2f4>;

					mux {
						pins = "gpio110";
						function = "mi2s_1";
					};

					config {
						pins = "gpio110";
						drive-strength = <0x02>;
					};
				};

				pri_aux_pcm_data0_active {
					phandle = <0x2f5>;

					mux {
						pins = "gpio110";
						function = "mi2s_1";
					};

					config {
						pins = "gpio110";
						drive-strength = <0x08>;
						input-enable;
					};
				};
			};

			pri_aux_pcm_data1 {

				pri_aux_pcm_data1_sleep {
					phandle = <0x2f6>;

					mux {
						pins = "gpio111";
						function = "mi2s_1";
					};

					config {
						pins = "gpio111";
						drive-strength = <0x02>;
					};
				};

				pri_aux_pcm_data1_active {
					phandle = <0x2f7>;

					mux {
						pins = "gpio111";
						function = "mi2s_1";
					};

					config {
						pins = "gpio111";
						drive-strength = <0x08>;
						output-high;
					};
				};
			};

			pmx_ts_int_active {

				ts_int_active {
					phandle = <0x2f8>;

					mux {
						pins = "gpio89";
						function = "gpio";
					};

					config {
						pins = "gpio89";
						drive-strength = <0x08>;
						bias-pull-up;
					};
				};
			};

			pmx_ts_int_suspend {

				ts_int_suspend {
					phandle = <0x2f9>;

					mux {
						pins = "gpio89";
						function = "gpio";
					};

					config {
						pins = "gpio89";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			pmx_ts_reset_active {

				ts_reset_active {
					phandle = <0x2fa>;

					mux {
						pins = "gpio88";
						function = "gpio";
					};

					config {
						pins = "gpio88";
						drive-strength = <0x08>;
						bias-pull-up;
					};
				};
			};

			pmx_ts_reset_suspend {

				ts_reset_suspend {
					phandle = <0x2fb>;

					mux {
						pins = "gpio88";
						function = "gpio";
					};

					config {
						pins = "gpio88";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			pmx_ts_release {

				ts_release {
					phandle = <0x2fc>;

					mux {
						pins = "gpio89\0gpio88";
						function = "gpio";
					};

					config {
						pins = "gpio89\0gpio88";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			cci0_active {
				phandle = <0xed>;

				mux {
					pins = "gpio32\0gpio33";
					function = "cci_i2c";
				};

				config {
					pins = "gpio32\0gpio33";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			cci0_suspend {
				phandle = <0xef>;

				mux {
					pins = "gpio32\0gpio33";
					function = "cci_i2c";
				};

				config {
					pins = "gpio32\0gpio33";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cci1_active {
				phandle = <0xee>;

				mux {
					pins = "gpio34\0gpio35";
					function = "cci_i2c";
				};

				config {
					pins = "gpio34\0gpio35";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			cci1_suspend {
				phandle = <0xf0>;

				mux {
					pins = "gpio34\0gpio35";
					function = "cci_i2c";
				};

				config {
					pins = "gpio34\0gpio35";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk0_active {
				phandle = <0x2fd>;

				mux {
					pins = "gpio28";
					function = "cam_mclk";
				};

				config {
					pins = "gpio28";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk0_suspend {
				phandle = <0x2fe>;

				mux {
					pins = "gpio28";
					function = "cam_mclk";
				};

				config {
					pins = "gpio28";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_rear_active {
				phandle = <0x2ff>;

				mux {
					pins = "gpio47";
					function = "gpio";
				};

				config {
					pins = "gpio47";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_rear_suspend {
				phandle = <0x300>;

				mux {
					pins = "gpio47";
					function = "gpio";
				};

				config {
					pins = "gpio47";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_front_active {
				phandle = <0x301>;

				mux {
					pins = "gpio37";
					function = "gpio";
				};

				config {
					pins = "gpio37";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_front_suspend {
				phandle = <0x302>;

				mux {
					pins = "gpio37";
					function = "gpio";
				};

				config {
					pins = "gpio37";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_rear2_active {
				phandle = <0x303>;

				mux {
					pins = "gpio45";
					function = "gpio";
				};

				config {
					pins = "gpio45";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_rear2_suspend {
				phandle = <0x304>;

				mux {
					pins = "gpio45";
					function = "gpio";
				};

				config {
					pins = "gpio45";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_mclk1_active {
				phandle = <0x305>;

				mux {
					pins = "gpio29";
					function = "cam_mclk";
				};

				config {
					pins = "gpio29";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk1_suspend {
				phandle = <0x306>;

				mux {
					pins = "gpio29";
					function = "cam_mclk";
				};

				config {
					pins = "gpio29";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk2_active {
				phandle = <0x307>;

				mux {
					pins = "gpio30";
					function = "cam_mclk";
				};

				config {
					pins = "gpio30";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk2_suspend {
				phandle = <0x308>;

				mux {
					pins = "gpio30";
					function = "cam_mclk";
				};

				config {
					pins = "gpio30";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk3_active {
				phandle = <0x309>;

				mux {
					pins = "gpio31";
					function = "cam_mclk";
				};

				config {
					pins = "gpio31";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk3_suspend {
				phandle = <0x30a>;

				mux {
					pins = "gpio31";
					function = "cam_mclk";
				};

				config {
					pins = "gpio31";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			flash_led3_front {

				flash_led3_front_en {
					phandle = <0x30b>;

					mux {
						pins = "gpio38";
						function = "gpio";
					};

					config {
						pins = "gpio38";
						drive_strength = <0x02>;
						output-high;
						bias-disable;
					};
				};

				flash_led3_front_dis {
					phandle = <0x30c>;

					mux {
						pins = "gpio38";
						function = "gpio";
					};

					config {
						pins = "gpio38";
						drive_strength = <0x02>;
						output-low;
						bias-disable;
					};
				};
			};

			cam_sensor_ir_led_on {
				phandle = <0x30d>;

				mux {
					pins = "gpio73\0gpio74";
					function = "gpio";
				};

				config {
					pins = "gpio73\0gpio74";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_ir_led_off {
				phandle = <0x30e>;

				mux {
					pins = "gpio73\0gpio74";
					function = "gpio";
				};

				config {
					pins = "gpio73\0gpio74";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			hs0_i2s_sck_ws {

				hs0_i2s_sck_sleep {
					phandle = <0x30f>;

					mux {
						pins = "gpio36\0gpio37";
						function = "hs0_mi2s";
					};

					config {
						pins = "gpio36\0gpio37";
						drive-strength = <0x02>;
					};
				};

				hs0_i2s_sck_active {
					phandle = <0x310>;

					mux {
						pins = "gpio36\0gpio37";
						function = "hs0_mi2s";
					};

					config {
						pins = "gpio36\0gpio37";
						drive-strength = <0x04>;
						bias-no-pull;
						input-enable;
					};
				};
			};

			hs0_i2s_data0 {

				hs0_i2s_data0_sleep {
					phandle = <0x311>;

					mux {
						pins = "gpio38";
						function = "hs0_mi2s";
					};

					config {
						pins = "gpio38";
						drive-strength = <0x02>;
					};
				};

				hs0_i2s_data0_active {
					phandle = <0x312>;

					mux {
						pins = "gpio38";
						function = "hs0_mi2s";
					};

					config {
						pins = "gpio38";
						drive-strength = <0x04>;
						bias-no-pull;
						output-high;
					};
				};
			};

			hs0_i2s_data1 {

				hs0_i2s_data1_sleep {
					phandle = <0x313>;

					mux {
						pins = "gpio39";
						function = "hs0_mi2s";
					};

					config {
						pins = "gpio39";
						drive-strength = <0x02>;
					};
				};

				hs0_i2s_data1_active {
					phandle = <0x314>;

					mux {
						pins = "gpio39";
						function = "hs0_mi2s";
					};

					config {
						pins = "gpio39";
						drive-strength = <0x04>;
						bias-no-pull;
						input-enable;
					};
				};
			};

			hs1_i2s_sck_ws {

				hs1_i2s_sck_sleep {
					phandle = <0x315>;

					mux {
						pins = "gpio24\0gpio25";
						function = "hs1_mi2s";
					};

					config {
						pins = "gpio24\0gpio25";
						drive-strength = <0x02>;
					};
				};

				hs1_i2s_sck_active {
					phandle = <0x316>;

					mux {
						pins = "gpio24\0gpio25";
						function = "hs1_mi2s";
					};

					config {
						pins = "gpio24\0gpio25";
						drive-strength = <0x04>;
						bias-no-pull;
						input-enable;
					};
				};
			};

			hs1_i2s_data0 {

				hs1_i2s_data0_sleep {
					phandle = <0x317>;

					mux {
						pins = "gpio26";
						function = "hs1_mi2s";
					};

					config {
						pins = "gpio26";
						drive-strength = <0x02>;
					};
				};

				hs1_i2s_data0_active {
					phandle = <0x318>;

					mux {
						pins = "gpio26";
						function = "hs1_mi2s";
					};

					config {
						pins = "gpio26";
						drive-strength = <0x04>;
						bias-no-pull;
						output-high;
					};
				};
			};

			hs1_i2s_data1 {

				hs1_i2s_data1_sleep {
					phandle = <0x319>;

					mux {
						pins = "gpio27";
						function = "hs1_mi2s";
					};

					config {
						pins = "gpio27";
						drive-strength = <0x02>;
					};
				};

				hs1_i2s_data1_active {
					phandle = <0x31a>;

					mux {
						pins = "gpio27";
						function = "hs1_mi2s";
					};

					config {
						pins = "gpio27";
						drive-strength = <0x04>;
						bias-no-pull;
						input-enable;
					};
				};
			};

			emac {

				emac_mdc {
					phandle = <0x31b>;

					mux {
						pins = "gpio113";
						function = "rgmii_mdc";
					};

					config {
						pins = "gpio113";
						bias-pull-up;
					};
				};

				emac_mdio {
					phandle = <0x31c>;

					mux {
						pins = "gpio114";
						function = "rgmii_mdio";
					};

					config {
						pins = "gpio114";
						bias-pull-up;
					};
				};

				emac_rgmii_txd0 {
					phandle = <0x31d>;

					mux {
						pins = "gpio96";
						function = "rgmii_txd0";
					};

					config {
						pins = "gpio96";
						bias-pull-up;
						drive-strength = <0x10>;
					};
				};

				emac_rgmii_txd1 {
					phandle = <0x31e>;

					mux {
						pins = "gpio95";
						function = "rgmii_txd1";
					};

					config {
						pins = "gpio95";
						bias-pull-up;
						drive-strength = <0x10>;
					};
				};

				emac_rgmii_txd2 {
					phandle = <0x31f>;

					mux {
						pins = "gpio94";
						function = "rgmii_txd2";
					};

					config {
						pins = "gpio94";
						bias-pull-up;
						drive-strength = <0x10>;
					};
				};

				emac_rgmii_txd3 {
					phandle = <0x320>;

					mux {
						pins = "gpio93";
						function = "rgmii_txd3";
					};

					config {
						pins = "gpio93";
						bias-pull-up;
						drive-strength = <0x10>;
					};
				};

				emac_rgmii_txc {
					phandle = <0x321>;

					mux {
						pins = "gpio92";
						function = "rgmii_txc";
					};

					config {
						pins = "gpio92";
						bias-pull-up;
						drive-strength = <0x10>;
					};
				};

				emac_rgmii_tx_ctl {
					phandle = <0x322>;

					mux {
						pins = "gpio97";
						function = "rgmii_tx";
					};

					config {
						pins = "gpio97";
						bias-pull-up;
						drive-strength = <0x10>;
					};
				};

				emac_rgmii_rxd0 {
					phandle = <0x323>;

					mux {
						pins = "gpio83";
						function = "rgmii_rxd0";
					};

					config {
						pins = "gpio83";
						bias-disable;
						drive-strength = <0x02>;
					};
				};

				emac_rgmii_rxd1 {
					phandle = <0x324>;

					mux {
						pins = "gpio82";
						function = "rgmii_rxd1";
					};

					config {
						pins = "gpio82";
						bias-disable;
						drive-strength = <0x02>;
					};
				};

				emac_rgmii_rxd2 {
					phandle = <0x325>;

					mux {
						pins = "gpio81";
						function = "rgmii_rxd2";
					};

					config {
						pins = "gpio81";
						bias-disable;
						drive-strength = <0x02>;
					};
				};

				emac_rgmii_rxd3 {
					phandle = <0x326>;

					mux {
						pins = "gpio103";
						function = "rgmii_rxd3";
					};

					config {
						pins = "gpio103";
						bias-disable;
						drive-strength = <0x02>;
					};
				};

				emac_rgmii_rxc {
					phandle = <0x327>;

					mux {
						pins = "gpio102";
						function = "rgmii_rxc";
					};

					config {
						pins = "gpio102";
						bias-disable;
						drive-strength = <0x02>;
					};
				};

				emac_rgmii_rxc_suspend {
					phandle = <0x328>;

					mux {
						pins = "gpio102";
						function = "rgmii_rxc";
					};

					config {
						pins = "gpio102";
						input-disable;
					};
				};

				emac_rgmii_rxc_resume {
					phandle = <0x329>;

					mux {
						pins = "gpio102";
						function = "rgmii_rxc";
					};

					config {
						pins = "gpio102";
						input-enable;
						bias-disable;
					};
				};

				emac_rgmii_rx_ctl {
					phandle = <0x32a>;

					mux {
						pins = "gpio112";
						function = "rgmii_rx";
					};

					config {
						pins = "gpio112";
						bias-disable;
						drive-strength = <0x02>;
					};
				};

				emac_phy_intr {
					phandle = <0x32b>;

					mux {
						pins = "gpio121";
						function = "emac_phy";
					};

					config {
						pins = "gpio121";
						bias-disable;
						drive-strength = <0x02>;
					};
				};

				emac_phy_reset_state {
					phandle = <0x32c>;

					mux {
						pins = "gpio104";
						function = "gpio";
					};

					config {
						pins = "gpio104";
						bias-pull-up;
						drive-strength = <0x10>;
					};
				};

				emac_pin_pps_0 {
					phandle = <0x32d>;

					mux {
						pins = "gpio91";
						function = "rgmii_sync";
					};

					config {
						pins = "gpio91";
						bias-pull-up;
						drive-strength = <0x10>;
					};
				};
			};

			bt_en_active {
				phandle = <0x264>;

				mux {
					pins = "gpio85";
					function = "gpio";
				};

				config {
					pins = "gpio85";
					drive-strength = <0x02>;
					bias-pull-down;
				};
			};

			usb0_hs_ac_en_default {
				phandle = <0x32e>;

				mux {
					pins = "gpio88";
					function = "usb0_hs_ac";
				};

				config {
					pins = "gpio88";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			usb1_hs_ac_en_default {
				phandle = <0x32f>;

				mux {
					pins = "gpio89";
					function = "usb1_hs_ac";
				};

				config {
					pins = "gpio89";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			ioexp_intr_active {
				phandle = <0xa7>;

				mux {
					pins = "gpio58";
					function = "gpio";
				};

				config {
					pins = "gpio58";
					drive-strength = <0x02>;
					bias-pull-up;
				};
			};

			ioexp_reset_active {
				phandle = <0xa8>;

				mux {
					pins = "gpio3";
					function = "gpio";
				};

				config {
					pins = "gpio3";
					drive-strength = <0x02>;
					bias-disable;
					output-high;
				};
			};
		};

		slpi_pinctrl@62B40000 {
			compatible = "qcom,slpi-pinctrl";
			reg = <0x62b40000 0x20000>;
			qcom,num-pins = <0x20>;
			status = "ok";
			phandle = <0x330>;

			qupv3_se8_i2c_pins {
				phandle = <0x331>;

				qupv3_se8_i2c_active {
					phandle = <0xcb>;

					mux {
						pins = "gpio0\0gpio1";
						function = "func1";
					};

					config {
						pins = "gpio0\0gpio1";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se8_i2c_sleep {
					phandle = <0xcc>;

					mux {
						pins = "gpio0\0gpio1";
						function = "gpio";
					};

					config {
						pins = "gpio0\0gpio1";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se9_i2c_pins {
				phandle = <0x332>;

				qupv3_se9_i2c_active {
					phandle = <0xce>;

					mux {
						pins = "gpio2\0gpio3";
						function = "func1";
					};

					config {
						pins = "gpio2\0gpio3";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se9_i2c_sleep {
					phandle = <0xcf>;

					mux {
						pins = "gpio2\0gpio3";
						function = "gpio";
					};

					config {
						pins = "gpio2\0gpio3";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se10_i2c_pins {
				phandle = <0x333>;

				qupv3_se10_i2c_active {
					phandle = <0xd0>;

					mux {
						pins = "gpio8\0gpio9";
						function = "func1";
					};

					config {
						pins = "gpio8\0gpio9";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se10_i2c_sleep {
					phandle = <0xd1>;

					mux {
						pins = "gpio8\0gpio9";
						function = "gpio";
					};

					config {
						pins = "gpio8\0gpio9";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se11_i2c_pins {
				phandle = <0x334>;

				qupv3_se11_i2c_active {
					phandle = <0xd2>;

					mux {
						pins = "gpio16\0gpio17";
						function = "func3";
					};

					config {
						pins = "gpio16\0gpio17";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se11_i2c_sleep {
					phandle = <0xd3>;

					mux {
						pins = "gpio16\0gpio17";
						function = "gpio";
					};

					config {
						pins = "gpio16\0gpio17";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se12_i2c_pins {
				phandle = <0x335>;

				qupv3_se12_i2c_active {
					phandle = <0xd4>;

					mux {
						pins = "gpio16\0gpio17";
						function = "func2";
					};

					config {
						pins = "gpio16\0gpio17";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se12_i2c_sleep {
					phandle = <0xd5>;

					mux {
						pins = "gpio16\0gpio17";
						function = "gpio";
					};

					config {
						pins = "gpio16\0gpio17";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se13_i2c_pins {
				phandle = <0x336>;

				qupv3_se13_i2c_active {
					phandle = <0xd6>;

					mux {
						pins = "gpio14\0gpio15";
						function = "func2";
					};

					config {
						pins = "gpio14\0gpio15";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se13_i2c_sleep {
					phandle = <0xd7>;

					mux {
						pins = "gpio14\0gpio15";
						function = "gpio";
					};

					config {
						pins = "gpio14\0gpio15";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se9_spi_pins {
				phandle = <0x337>;

				qupv3_se9_spi_active {
					phandle = <0xd8>;

					mux {
						pins = "gpio2\0gpio3\0gpio4\0gpio5";
						function = "func1";
					};

					config {
						pins = "gpio2\0gpio3\0gpio4\0gpio5";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se9_spi_sleep {
					phandle = <0xd9>;

					mux {
						pins = "gpio2\0gpio3\0gpio4\0gpio5";
						function = "gpio";
					};

					config {
						pins = "gpio2\0gpio3\0gpio4\0gpio5";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se10_spi_pins {
				phandle = <0x338>;

				qupv3_se10_spi_active {
					phandle = <0xda>;

					mux {
						pins = "gpio8\0gpio9\0gpio10\0gpio11";
						function = "func1";
					};

					config {
						pins = "gpio8\0gpio9\0gpio10\0gpio11";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se10_spi_sleep {
					phandle = <0xdb>;

					mux {
						pins = "gpio8\0gpio9\0gpio10\0gpio11";
						function = "gpio";
					};

					config {
						pins = "gpio8\0gpio9\0gpio10\0gpio11";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			quat_tdm_sclk_active {
				phandle = <0x339>;

				mux {
					pins = "gpio23";
					function = "func3";
				};

				config {
					pins = "gpio23";
					drive-strength = <0x08>;
					bias-disable;
				};
			};

			quat_tdm_sclk_sleep {
				phandle = <0x33a>;

				mux {
					pins = "gpio23";
					function = "func3";
				};

				config {
					pins = "gpio23";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			quat_tdm_ws_active {
				phandle = <0x33b>;

				mux {
					pins = "gpio24";
					function = "func1";
				};

				config {
					pins = "gpio24";
					drive-strength = <0x08>;
					bias-disable;
				};
			};

			quat_tdm_ws_sleep {
				phandle = <0x33c>;

				mux {
					pins = "gpio24";
					function = "func1";
				};

				config {
					pins = "gpio24";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			quat_tdm_data1_active {
				phandle = <0x33d>;

				mux {
					pins = "gpio26";
					function = "func2";
				};

				config {
					pins = "gpio26";
					drive-strength = <0x08>;
					bias-disable;
				};
			};

			quat_tdm_data1_sleep {
				phandle = <0x33e>;

				mux {
					pins = "gpio26";
					function = "func2";
				};

				config {
					pins = "gpio26";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			quat_tdm_data0_active {
				phandle = <0x33f>;

				mux {
					pins = "gpio25";
					function = "func1";
				};

				config {
					pins = "gpio25";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			quat_tdm_data0_sleep {
				phandle = <0x340>;

				mux {
					pins = "gpio25";
					function = "func1";
				};

				config {
					pins = "gpio25";
					drive-strength = <0x02>;
					bias-pull-up;
				};
			};

			quin_tdm_sclk_active {
				phandle = <0x341>;

				mux {
					pins = "gpio18";
					function = "func3";
				};

				config {
					pins = "gpio18";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			quin_tdm_sclk_sleep {
				phandle = <0x342>;

				mux {
					pins = "gpio18";
					function = "func3";
				};

				config {
					pins = "gpio18";
					drive-strength = <0x02>;
					bias-pull-down;
				};
			};

			quin_tdm_data0_active {
				phandle = <0x343>;

				mux {
					pins = "gpio20";
					function = "func3";
				};

				config {
					pins = "gpio20";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			quin_tdm_data0_sleep {
				phandle = <0x344>;

				mux {
					pins = "gpio20";
					function = "func3";
				};

				config {
					pins = "gpio20";
					drive-strength = <0x02>;
					bias-pull-up;
				};
			};

			quin_tdm_ws_active {
				phandle = <0x345>;

				mux {
					pins = "gpio21";
					function = "func3";
				};

				config {
					pins = "gpio21";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			quin_tdm_ws_sleep {
				phandle = <0x346>;

				mux {
					pins = "gpio21";
					function = "func3";
				};

				config {
					pins = "gpio21";
					drive-strength = <0x02>;
					bias-pull-down;
				};
			};

			quin_tdm_data1_active {
				phandle = <0x347>;

				mux {
					pins = "gpio22";
					function = "func3";
				};

				config {
					pins = "gpio22";
					drive-strength = <0x08>;
					bias-disable;
				};
			};

			quin_tdm_data1_sleep {
				phandle = <0x348>;

				mux {
					pins = "gpio22";
					function = "func3";
				};

				config {
					pins = "gpio22";
					drive-strength = <0x02>;
					bias-disable;
				};
			};
		};

		rpmh-regulator-modemlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x1a 0x00>;
			qcom,resource-name = "mss.lvl";

			regulator-pm6155-2-s1-level {
				regulator-name = "pm6155_2_s1_level";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				phandle = <0x84>;
			};
		};

		rpmh-regulator-ldoa1 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1a 0x00>;
			qcom,resource-name = "ldoa1";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6155-1-l1 {
				regulator-name = "pm6155_1_l1";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x77240>;
				regulator-max-microvolt = <0xd0020>;
				qcom,init-voltage = <0x77240>;
				qcom,init-mode = <0x02>;
				phandle = <0x349>;
			};
		};

		rpmh-regulator-ldoa2 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1a 0x00>;
			qcom,resource-name = "ldoa2";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6155-1-l2 {
				regulator-name = "pm6155_1_l2";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x192d50>;
				regulator-max-microvolt = <0x2f4d60>;
				qcom,init-voltage = <0x192d50>;
				qcom,init-mode = <0x02>;
				phandle = <0x34a>;
			};
		};

		rpmh-regulator-ldoa3 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1a 0x00>;
			qcom,resource-name = "ldoa3";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6155-1-l3 {
				regulator-name = "pm6155_1_l3";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0xf4240>;
				regulator-max-microvolt = <0x130b00>;
				qcom,init-voltage = <0xf4240>;
				qcom,init-mode = <0x02>;
				phandle = <0x34b>;
			};
		};

		rpmh-regulator-ldoa5 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1a 0x00>;
			qcom,resource-name = "ldoa5";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6155-1-l5 {
				regulator-name = "pm6155_1_l5";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0xd59f8>;
				regulator-max-microvolt = <0xee098>;
				qcom,init-voltage = <0xd59f8>;
				qcom,init-mode = <0x02>;
				phandle = <0xe6>;
			};
		};

		rpmh-regulator-ldoa9 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1a 0x00>;
			qcom,resource-name = "ldoa9";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6155-1-l9 {
				regulator-name = "pm6155_1_l9";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x12cc80>;
				regulator-max-microvolt = <0x12cc80>;
				qcom,init-voltage = <0x12cc80>;
				qcom,init-mode = <0x02>;
				phandle = <0x34c>;
			};
		};

		rpmh-regulator-ldoa10 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1a 0x00>;
			qcom,resource-name = "ldoa10";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6155-1-l10 {
				regulator-name = "pm6155_1_l10";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x2d0370>;
				regulator-max-microvolt = <0x328980>;
				qcom,init-voltage = <0x2d0370>;
				qcom,init-mode = <0x02>;
				phandle = <0x34d>;
			};
		};

		rpmh-regulator-ldoa11 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1a 0x00>;
			qcom,resource-name = "ldoa11";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6155-1-l11 {
				regulator-name = "pm6155_1_l11";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x12cc80>;
				regulator-max-microvolt = <0x1339e0>;
				qcom,init-voltage = <0x12cc80>;
				qcom,init-mode = <0x02>;
				phandle = <0x24a>;
			};
		};

		rpmh-regulator-ldoa12 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1a 0x00>;
			qcom,resource-name = "ldoa12";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6155-1-l12 {
				regulator-name = "pm6155_1_l12";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1cd6d0>;
				qcom,init-voltage = <0x1b7740>;
				qcom,init-mode = <0x02>;
				phandle = <0xe7>;
			};
		};

		rpmh-regulator-ldoa13 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1a 0x00>;
			qcom,resource-name = "ldoa13";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6155-1-l13 {
				regulator-name = "pm6155_1_l13";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x2dc6c0>;
				regulator-max-microvolt = <0x314930>;
				qcom,init-voltage = <0x2dc6c0>;
				qcom,init-mode = <0x02>;
				phandle = <0xe8>;
			};
		};

		rpmh-regulator-ldoa15 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1a 0x00>;
			qcom,resource-name = "ldoa15";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6155-1-l15 {
				regulator-name = "pm6155_1_l15";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x1d0d80>;
				regulator-max-microvolt = <0x1d0d80>;
				qcom,init-voltage = <0x1d0d80>;
				qcom,init-mode = <0x02>;
				phandle = <0x269>;
			};
		};

		rpmh-regulator-ldoa16 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1a 0x00>;
			qcom,resource-name = "ldoa16";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6155-1-l16 {
				regulator-name = "pm6155_1_l16";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x2dc6c0>;
				regulator-max-microvolt = <0x328980>;
				qcom,init-voltage = <0x2dc6c0>;
				qcom,init-mode = <0x02>;
				phandle = <0x34e>;
			};
		};

		rpmh-regulator-ldoa17 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1a 0x00>;
			qcom,resource-name = "ldoa17";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6155-1-l17 {
				regulator-name = "pm6155_1_l17";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x2d0370>;
				regulator-max-microvolt = <0x328980>;
				qcom,init-voltage = <0x2dc6c0>;
				qcom,init-mode = <0x02>;
				phandle = <0x34f>;
			};
		};

		rpmh-regulator-ldoc2 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1a 0x00>;
			qcom,resource-name = "ldoc2";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6155-2-l2 {
				regulator-name = "pm6155_2_l2";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x251430>;
				regulator-max-microvolt = <0x2d5190>;
				qcom,init-voltage = <0x251430>;
				qcom,init-mode = <0x02>;
				phandle = <0x350>;
			};
		};

		rpmh-regulator-ldoc3 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1a 0x00>;
			qcom,resource-name = "ldoc3";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6155-2-l3 {
				regulator-name = "pm6155_2_l3";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x124f80>;
				regulator-max-microvolt = <0x131aa0>;
				qcom,init-voltage = <0x124f80>;
				qcom,init-mode = <0x02>;
				phandle = <0x351>;
			};
		};

		rpmh-regulator-ldoc4 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1a 0x00>;
			qcom,resource-name = "ldoc4";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6155-2-l4 {
				regulator-name = "pm6155_2_l4";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x124f80>;
				regulator-max-microvolt = <0x131aa0>;
				qcom,init-voltage = <0x124f80>;
				qcom,init-mode = <0x02>;
				phandle = <0x352>;
			};
		};

		qcom,lpm-levels {
			compatible = "qcom,lpm-levels";
			#address-cells = <0x01>;
			#size-cells = <0x00>;

			qcom,pm-cluster@0 {
				reg = <0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				label = "L3";
				qcom,psci-mode-shift = <0x04>;
				qcom,psci-mode-mask = <0xfff>;

				qcom,pm-cluster-level@0 {
					reg = <0x00>;
					label = "l3-wfi";
					qcom,psci-mode = <0x01>;
					qcom,entry-latency-us = <0x294>;
					qcom,exit-latency-us = <0x258>;
					qcom,min-residency-us = <0x4ec>;
				};

				qcom,pm-cluster-level@1 {
					reg = <0x01>;
					label = "l3-pc";
					qcom,psci-mode = <0x04>;
					qcom,entry-latency-us = <0xac0>;
					qcom,exit-latency-us = <0xbe8>;
					qcom,min-residency-us = <0x17e6>;
					qcom,min-child-idx = <0x02>;
					qcom,is-reset;
				};

				qcom,pm-cluster-level@2 {
					reg = <0x02>;
					label = "cx-ret";
					qcom,psci-mode = <0x124>;
					qcom,entry-latency-us = <0xe36>;
					qcom,exit-latency-us = <0x11d2>;
					qcom,min-residency-us = <0x2113>;
					qcom,min-child-idx = <0x02>;
					qcom,is-reset;
					qcom,notify-rpm;
				};

				qcom,pm-cluster-level@3 {
					reg = <0x03>;
					label = "llcc-off";
					qcom,psci-mode = <0xb24>;
					qcom,entry-latency-us = <0xcbf>;
					qcom,exit-latency-us = <0x19a2>;
					qcom,min-residency-us = <0x2662>;
					qcom,min-child-idx = <0x02>;
					qcom,is-reset;
					qcom,notify-rpm;
				};

				qcom,pm-cpu@0 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,psci-mode-shift = <0x00>;
					qcom,psci-mode-mask = <0x0f>;
					qcom,cpu = <0x11 0x12 0x13 0x14 0x15 0x16>;

					qcom,pm-cpu-level@0 {
						reg = <0x00>;
						label = "wfi";
						qcom,psci-cpu-mode = <0x01>;
						qcom,entry-latency-us = <0x3d>;
						qcom,exit-latency-us = <0x3c>;
						qcom,min-residency-us = <0x79>;
					};

					qcom,pm-cpu-level@1 {
						reg = <0x01>;
						label = "pc";
						qcom,psci-cpu-mode = <0x03>;
						qcom,entry-latency-us = <0x225>;
						qcom,exit-latency-us = <0x385>;
						qcom,min-residency-us = <0x6ee>;
						qcom,is-reset;
						qcom,use-broadcast-timer;
					};

					qcom,pm-cpu-level@2 {
						reg = <0x02>;
						label = "rail-pc";
						qcom,psci-cpu-mode = <0x04>;
						qcom,entry-latency-us = <0x2be>;
						qcom,exit-latency-us = <0x393>;
						qcom,min-residency-us = <0xfa1>;
						qcom,is-reset;
						qcom,use-broadcast-timer;
					};
				};

				qcom,pm-cpu@1 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,psci-mode-shift = <0x00>;
					qcom,psci-mode-mask = <0x0f>;
					qcom,cpu = <0x17 0x18>;

					qcom,pm-cpu-level@0 {
						reg = <0x00>;
						label = "wfi";
						qcom,psci-cpu-mode = <0x01>;
						qcom,entry-latency-us = <0x37>;
						qcom,exit-latency-us = <0x42>;
						qcom,min-residency-us = <0x79>;
					};

					qcom,pm-cpu-level@1 {
						reg = <0x01>;
						label = "pc";
						qcom,psci-cpu-mode = <0x03>;
						qcom,entry-latency-us = <0x20b>;
						qcom,exit-latency-us = <0x4dc>;
						qcom,min-residency-us = <0x89f>;
						qcom,is-reset;
						qcom,use-broadcast-timer;
					};

					qcom,pm-cpu-level@2 {
						reg = <0x02>;
						label = "rail-pc";
						qcom,psci-cpu-mode = <0x04>;
						qcom,entry-latency-us = <0x20e>;
						qcom,exit-latency-us = <0x73e>;
						qcom,min-residency-us = <0x15b3>;
						qcom,is-reset;
						qcom,use-broadcast-timer;
					};
				};
			};
		};

		qcom,rpm-stats@c300000 {
			compatible = "qcom,rpm-stats";
			reg = <0xc300000 0x1000 0xc3f0004 0x04>;
			reg-names = "phys_addr_base\0offset_addr";
			qcom,num-records = <0x03>;
		};

		qcom,rpmh-master-stats@b221200 {
			compatible = "qcom,rpmh-master-stats-v1";
			reg = <0xb221200 0x60>;
		};

		qcom,gdsc@106004 {
			compatible = "qcom,gdsc";
			regulator-name = "emac_gdsc";
			reg = <0x106004 0x04>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			phandle = <0x353>;
		};

		qcom,gdsc@16b004 {
			compatible = "qcom,gdsc";
			regulator-name = "pcie_0_gdsc";
			reg = <0x16b004 0x04>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			phandle = <0x261>;
		};

		qcom,gdsc@177004 {
			compatible = "qcom,gdsc";
			regulator-name = "ufs_phy_gdsc";
			reg = <0x177004 0x04>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			phandle = <0x59>;
		};

		qcom,gdsc@1a6004 {
			compatible = "qcom,gdsc";
			regulator-name = "usb20_sec_gdsc";
			reg = <0x1a6004 0x04>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			phandle = <0xe9>;
		};

		qcom,gdsc@10f004 {
			compatible = "qcom,gdsc";
			regulator-name = "usb30_prim_gdsc";
			reg = <0x10f004 0x04>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			phandle = <0xe3>;
		};

		qcom,gdsc@17d040 {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_aggre_noc_mmu_audio_tbu_gdsc";
			reg = <0x17d040 0x04>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0xff>;
		};

		qcom,gdsc@17d044 {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_aggre_noc_mmu_tbu1_gdsc";
			reg = <0x17d044 0x04>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0xfb>;
		};

		qcom,gdsc@17d048 {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_aggre_noc_mmu_tbu2_gdsc";
			reg = <0x17d048 0x04>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0xfc>;
		};

		qcom,gdsc@17d04c {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_aggre_noc_mmu_pcie_tbu_gdsc";
			reg = <0x17d04c 0x04>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x354>;
		};

		qcom,gdsc@17d050 {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc";
			reg = <0x17d050 0x04>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0xfd>;
		};

		qcom,gdsc@17d054 {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_sf_gdsc";
			reg = <0x17d054 0x04>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0xfe>;
		};

		qcom,gdsc@17d058 {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc";
			reg = <0x17d058 0x04>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x355>;
		};

		qcom,gdsc@ad06004 {
			compatible = "qcom,gdsc";
			regulator-name = "bps_gdsc";
			reg = <0xad06004 0x04>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			qcom,support-hw-trigger;
			phandle = <0xf5>;
		};

		qcom,gdsc@ad09004 {
			compatible = "qcom,gdsc";
			regulator-name = "ife_0_gdsc";
			reg = <0xad09004 0x04>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			phandle = <0xf2>;
		};

		qcom,gdsc@ad0a004 {
			compatible = "qcom,gdsc";
			regulator-name = "ife_1_gdsc";
			reg = <0xad0a004 0x04>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			phandle = <0xf3>;
		};

		qcom,gdsc@ad07004 {
			compatible = "qcom,gdsc";
			regulator-name = "ipe_0_gdsc";
			reg = <0xad07004 0x04>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			qcom,support-hw-trigger;
			phandle = <0xf4>;
		};

		qcom,gdsc@ad0b134 {
			compatible = "qcom,gdsc";
			regulator-name = "titan_top_gdsc";
			reg = <0xad0b134 0x04>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			phandle = <0xec>;
		};

		qcom,gdsc@af03000 {
			compatible = "qcom,gdsc";
			regulator-name = "mdss_core_gdsc";
			reg = <0xaf03000 0x04>;
			qcom,poll-cfg-gdscr;
			qcom,support-hw-trigger;
			status = "ok";
			proxy-supply = <0x9e>;
			qcom,proxy-consumer-enable;
			phandle = <0x9e>;
		};

		syscon@5091540 {
			compatible = "syscon";
			reg = <0x5091540 0x04>;
			phandle = <0x9f>;
		};

		qcom,gdsc@509106c {
			compatible = "qcom,gdsc";
			regulator-name = "gpu_cx_gdsc";
			reg = <0x509106c 0x04>;
			hw-ctrl-addr = <0x9f>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			qcom,clk-dis-wait-val = <0x08>;
			status = "ok";
			parent-supply = <0x1c>;
			phandle = <0xde>;
		};

		qcom,gdsc@509100c {
			compatible = "qcom,gdsc";
			regulator-name = "gpu_gx_gdsc";
			reg = <0x509100c 0x04>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			clock-names = "core_root_clk";
			clocks = <0x33 0x11>;
			qcom,force-enable-root-clk;
			parent-supply = <0x1c>;
			phandle = <0xdf>;
		};

		qcom,gdsc@ab00874 {
			compatible = "qcom,gdsc";
			regulator-name = "vcodec0_gdsc";
			reg = <0xab00874 0x04>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			qcom,support-hw-trigger;
			phandle = <0x1fe>;
		};

		qcom,gdsc@ab00814 {
			compatible = "qcom,gdsc";
			regulator-name = "venus_gdsc";
			reg = <0xab00814 0x04>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			phandle = <0x8b>;
		};

		qcom,qupv3_0_geni_se@8c0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0x8c0000 0x6000>;
			qcom,bus-mas-id = <0x97>;
			qcom,bus-slv-id = <0x200>;
			qcom,iommu-s1-bypass;
			phandle = <0xa2>;

			qcom,iommu_qupv3_0_geni_se_cb {
				compatible = "qcom,qupv3-geni-se-cb";
				iommus = <0x37 0xc3 0x00>;
				phandle = <0x356>;
			};
		};

		qcom,qup_uart@0x880000 {
			compatible = "qcom,msm-geni-console";
			reg = <0x880000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x2f 0x52 0x2f 0x6c 0x2f 0x6d>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xa0>;
			pinctrl-1 = <0xa1>;
			interrupts = <0x00 0x259 0x00>;
			qcom,wrapper-core = <0xa2>;
			status = "disabled";
			phandle = <0x357>;
		};

		i2c@884000 {
			compatible = "qcom,i2c-geni";
			reg = <0x884000 0x4000>;
			interrupts = <0x00 0x25a 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x2f 0x54 0x2f 0x6c 0x2f 0x6d>;
			dmas = <0xa3 0x00 0x01 0x03 0x40 0x00 0xa3 0x01 0x01 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xa4>;
			pinctrl-1 = <0xa5>;
			qcom,wrapper-core = <0xa2>;
			status = "disabled";
			phandle = <0x358>;
		};

		i2c@888000 {
			compatible = "qcom,i2c-geni";
			reg = <0x888000 0x4000>;
			interrupts = <0x00 0x25b 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x2f 0x56 0x2f 0x6c 0x2f 0x6d>;
			dmas = <0xa3 0x00 0x02 0x03 0x40 0x00 0xa3 0x01 0x02 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xa6 0xa7 0xa8>;
			pinctrl-1 = <0xa9>;
			qcom,wrapper-core = <0xa2>;
			status = "ok";
			phandle = <0x359>;

			gpio@3e {
				#gpio-cells = <0x02>;
				#interrupt-cells = <0x02>;
				compatible = "semtech,sx1509q";
				reg = <0x3e>;
				interrupt-parent = <0xaa>;
				interrupts = <0x3a 0x00>;
				gpio-controller;
				interrupt-controller;
				semtech,probe-reset;
				pinctrl-names = "default";
				pinctrl-0 = <0xab 0xac 0xad>;
				phandle = <0xae>;

				gpio0-cfg {
					pins = "gpio0";
					bias-pull-up;
					phandle = <0xab>;
				};

				gpio1-cfg {
					pins = "gpio1";
					bias-pull-down;
					phandle = <0xac>;
				};

				gpio8-cfg {
					pins = "gpio8";
					bias-pull-down;
					phandle = <0xad>;
				};
			};

			i2c-mux@77 {
				compatible = "nxp,pca9542";
				reg = <0x77>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				i2c@0 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					reg = <0x00>;

					anx7625@2c {
						compatible = "analogix,anx7625";
						reg = <0x2c>;
						interrupt-parent = <0xae>;
						interrupts = <0x00 0x00>;
						cbl_det-gpio = <0xae 0x01 0x00>;
						power_en-gpio = <0xaa 0x04 0x00>;
						reset_n-gpio = <0xaa 0x05 0x00>;
						phandle = <0x35a>;

						ports {
							#address-cells = <0x01>;
							#size-cells = <0x00>;

							port@0 {
								reg = <0x00>;

								endpoint {
									remote-endpoint = <0xaf>;
									phandle = <0x25b>;
								};
							};
						};
					};
				};
			};
		};

		i2c@88c000 {
			compatible = "qcom,i2c-geni";
			reg = <0x88c000 0x4000>;
			interrupts = <0x00 0x25c 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x2f 0x58 0x2f 0x6c 0x2f 0x6d>;
			dmas = <0xa3 0x00 0x03 0x03 0x40 0x00 0xa3 0x01 0x03 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xb0>;
			pinctrl-1 = <0xb1>;
			qcom,wrapper-core = <0xa2>;
			status = "disabled";
			phandle = <0x35b>;

			fsa4480@43 {
				compatible = "qcom,fsa4480-i2c";
				reg = <0x43>;
				pinctrl-names = "default";
				pinctrl-0 = <0xb2>;
				phandle = <0x243>;
			};
		};

		spi@888000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x888000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x2f 0x56 0x2f 0x6c 0x2f 0x6d>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xb3>;
			pinctrl-1 = <0xb4>;
			interrupts = <0x00 0x25b 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xa2>;
			dmas = <0xa3 0x00 0x02 0x01 0x40 0x00 0xa3 0x01 0x02 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x35c>;
		};

		qcom,qupv3_1_geni_se@ac0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0xac0000 0x6000>;
			qcom,bus-mas-id = <0x98>;
			qcom,bus-slv-id = <0x200>;
			qcom,iommu-s1-bypass;
			phandle = <0xb7>;

			qcom,iommu_qupv3_1_geni_se_cb {
				compatible = "qcom,qupv3-geni-se-cb";
				iommus = <0x37 0x363 0x00>;
				phandle = <0x35d>;
			};
		};

		qcom,qup_uart@0xa80000 {
			compatible = "qcom,msm-geni-serial-hs";
			reg = <0xa80000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x2f 0x60 0x2f 0x6e 0x2f 0x6f>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xb5>;
			pinctrl-1 = <0xb6>;
			interrupts = <0x00 0x161 0x00>;
			qcom,wrapper-core = <0xb7>;
			status = "disabled";
			phandle = <0x35e>;
		};

		i2c@a80000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa80000 0x4000>;
			interrupts = <0x00 0x161 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x2f 0x60 0x2f 0x6e 0x2f 0x6f>;
			dmas = <0xb8 0x00 0x00 0x03 0x40 0x00 0xb8 0x01 0x00 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xb9>;
			pinctrl-1 = <0xba>;
			qcom,wrapper-core = <0xb7>;
			status = "disabled";
			phandle = <0x35f>;
		};

		i2c@a84000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa84000 0x4000>;
			interrupts = <0x00 0x162 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x2f 0x62 0x2f 0x6e 0x2f 0x6f>;
			dmas = <0xb8 0x00 0x01 0x03 0x40 0x00 0xb8 0x01 0x01 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xbb>;
			pinctrl-1 = <0xbc>;
			qcom,wrapper-core = <0xb7>;
			status = "disabled";
			phandle = <0x360>;
		};

		i2c@a88000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa88000 0x4000>;
			interrupts = <0x00 0x163 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x2f 0x64 0x2f 0x6e 0x2f 0x6f>;
			dmas = <0xb8 0x00 0x02 0x03 0x40 0x00 0xb8 0x01 0x02 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xbd>;
			pinctrl-1 = <0xbe>;
			qcom,wrapper-core = <0xb7>;
			status = "disabled";
			phandle = <0x361>;
		};

		i2c@a8c000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa8c000 0x4000>;
			interrupts = <0x00 0x164 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x2f 0x66 0x2f 0x6e 0x2f 0x6f>;
			dmas = <0xb8 0x00 0x03 0x03 0x40 0x00 0xb8 0x01 0x03 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xbf>;
			pinctrl-1 = <0xc0>;
			qcom,wrapper-core = <0xb7>;
			status = "disabled";
			phandle = <0x362>;
		};

		spi@a80000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xa80000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x2f 0x60 0x2f 0x6e 0x2f 0x6f>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xc1>;
			pinctrl-1 = <0xc2>;
			interrupts = <0x00 0x161 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xb7>;
			dmas = <0xb8 0x00 0x00 0x01 0x40 0x00 0xb8 0x01 0x00 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x363>;
		};

		spi@a88000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xa88000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x2f 0x64 0x2f 0x6e 0x2f 0x6f>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xc3>;
			pinctrl-1 = <0xc4>;
			interrupts = <0x00 0x163 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xb7>;
			dmas = <0xb8 0x00 0x02 0x01 0x40 0x00 0xb8 0x01 0x02 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x364>;
		};

		spi@a8c000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xa8c000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x2f 0x66 0x2f 0x6e 0x2f 0x6f>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xc5>;
			pinctrl-1 = <0xc6>;
			interrupts = <0x00 0x164 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xb7>;
			dmas = <0xb8 0x00 0x03 0x01 0x40 0x00 0xb8 0x01 0x03 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x365>;
		};

		qcom,qup_uart@0xa8c000 {
			compatible = "qcom,msm-geni-serial-hs";
			reg = <0xa8c000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x2f 0x66 0x2f 0x6e 0x2f 0x6f>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xc7 0xc8 0xc9>;
			pinctrl-1 = <0xc7 0xc8 0xc9>;
			interrupts-extended = <0x01 0x00 0x164 0x00 0xaa 0x0d 0x00>;
			status = "disabled";
			qcom,wakeup-byte = <0xfd>;
			qcom,wrapper-core = <0xb7>;
			phandle = <0x366>;
		};

		qcom,qupv3_2_geni_se@626c0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0x626c0000 0x6000>;
			qcom,bus-mas-id = <0xa8>;
			qcom,bus-slv-id = <0x200>;
			qcom,iommu-s1-bypass;
			phandle = <0xcd>;

			qcom,iommu_qupv3_2_geni_se_cb {
				compatible = "qcom,qupv3-geni-se-cb";
				iommus = <0x37 0x1783 0x00>;
				phandle = <0x367>;
			};
		};

		i2c@62680000 {
			compatible = "qcom,i2c-geni";
			reg = <0x62680000 0x4000>;
			interrupts = <0x00 0x1ba 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0xca 0x07 0xca 0x05 0xca 0x06>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xcb>;
			pinctrl-1 = <0xcc>;
			qcom,wrapper-core = <0xcd>;
			status = "disabled";
			phandle = <0x368>;
		};

		i2c@62684000 {
			compatible = "qcom,i2c-geni";
			reg = <0x62684000 0x4000>;
			interrupts = <0x00 0x1bb 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0xca 0x09 0xca 0x05 0xca 0x06>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xce>;
			pinctrl-1 = <0xcf>;
			qcom,wrapper-core = <0xcd>;
			status = "disabled";
			phandle = <0x369>;
		};

		i2c@62688000 {
			compatible = "qcom,i2c-geni";
			reg = <0x62688000 0x4000>;
			interrupts = <0x00 0x1bc 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0xca 0x0b 0xca 0x05 0xca 0x06>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xd0>;
			pinctrl-1 = <0xd1>;
			qcom,wrapper-core = <0xcd>;
			status = "disabled";
			phandle = <0x36a>;
		};

		i2c@6268c000 {
			compatible = "qcom,i2c-geni";
			reg = <0x6268c000 0x4000>;
			interrupts = <0x00 0x1bd 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0xca 0x0d 0xca 0x05 0xca 0x06>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xd2>;
			pinctrl-1 = <0xd3>;
			qcom,wrapper-core = <0xcd>;
			status = "disabled";
			phandle = <0x36b>;
		};

		i2c@62690000 {
			compatible = "qcom,i2c-geni";
			reg = <0x62690000 0x4000>;
			interrupts = <0x00 0x1be 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0xca 0x0f 0xca 0x05 0xca 0x06>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xd4>;
			pinctrl-1 = <0xd5>;
			qcom,wrapper-core = <0xcd>;
			status = "disabled";
			phandle = <0x36c>;
		};

		i2c@62694000 {
			compatible = "qcom,i2c-geni";
			reg = <0x62694000 0x4000>;
			interrupts = <0x00 0x1bf 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0xca 0x11 0xca 0x05 0xca 0x06>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xd6>;
			pinctrl-1 = <0xd7>;
			qcom,wrapper-core = <0xcd>;
			status = "disabled";
			phandle = <0x36d>;
		};

		spi@62684000 {
			compatible = "qcom,spi-geni";
			reg = <0x62684000 0x4000>;
			reg-names = "se_phys";
			interrupts = <0x00 0x1bb 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0xca 0x09 0xca 0x05 0xca 0x06>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xd8>;
			pinctrl-1 = <0xd9>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xcd>;
			qcom,disable-dma;
			status = "disabled";
			phandle = <0x36e>;
		};

		spi@62688000 {
			compatible = "qcom,spi-geni";
			reg = <0x62688000 0x4000>;
			reg-names = "se_phys";
			interrupts = <0x00 0x1bc 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0xca 0x0b 0xca 0x05 0xca 0x06>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xda>;
			pinctrl-1 = <0xdb>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xcd>;
			qcom,disable-dma;
			status = "disabled";
			phandle = <0x36f>;
		};

		qmi-tmd-devices {
			compatible = "qcom,qmi-cooling-devices";

			modem {
				qcom,instance-id = <0x00>;

				modem_pa {
					qcom,qmi-dev-name = "pa";
					#cooling-cells = <0x02>;
					phandle = <0x6e>;
				};

				modem_proc {
					qcom,qmi-dev-name = "modem";
					#cooling-cells = <0x02>;
					phandle = <0x6d>;
				};

				modem_current {
					qcom,qmi-dev-name = "modem_current";
					#cooling-cells = <0x02>;
					phandle = <0x370>;
				};

				modem_skin {
					qcom,qmi-dev-name = "modem_skin";
					#cooling-cells = <0x02>;
					phandle = <0x371>;
				};

				modem_vdd {
					qcom,qmi-dev-name = "cpuv_restriction_cold";
					#cooling-cells = <0x02>;
					phandle = <0x372>;
				};
			};

			adsp {
				qcom,instance-id = <0x01>;

				adsp_vdd {
					qcom,qmi-dev-name = "cpuv_restriction_cold";
					#cooling-cells = <0x02>;
					phandle = <0x373>;
				};
			};

			cdsp {
				qcom,instance-id = <0x43>;

				cdsp_vdd {
					qcom,qmi-dev-name = "cpuv_restriction_cold";
					#cooling-cells = <0x02>;
					phandle = <0x374>;
				};
			};
		};

		cxip-cdev@1fed000 {
			compatible = "qcom,cxip-lm-cooling-device";
			reg = <0x1fed000 0x24>;
			#cooling-cells = <0x02>;
			phandle = <0x78>;
		};

		qcom,kgsl-hyp {
			compatible = "qcom,pil-tz-generic";
			qcom,pas-id = <0x0d>;
			qcom,firmware-name = "a612_zap";
			phandle = <0x375>;
		};

		qcom,kgsl-busmon {
			label = "kgsl-busmon";
			compatible = "qcom,kgsl-busmon";
			phandle = <0x376>;
		};

		qcom,gpubw {
			compatible = "qcom,devbw";
			governor = "bw_vbif";
			qcom,src-dst-ports = <0x1a 0x200>;
			operating-points-v2 = <0xdc>;
			phandle = <0xdd>;
		};

		qcom,kgsl-3d0@5000000 {
			label = "kgsl-3d0";
			compatible = "qcom,kgsl-3d0\0qcom,kgsl-3d";
			status = "ok";
			reg = <0x5000000 0x90000 0x780000 0x6fff>;
			reg-names = "kgsl_3d0_reg_memory\0qfprom_memory";
			interrupts = <0x00 0x12c 0x00>;
			interrupt-names = "kgsl_3d0_irq";
			qcom,id = <0x00>;
			qcom,chipid = <0x6010200>;
			qcom,initial-pwrlevel = <0x05>;
			qcom,idle-timeout = <0x50>;
			qcom,no-nap;
			qcom,highest-bank-bit = <0x0e>;
			qcom,ubwc-mode = <0x02>;
			qcom,min-access-length = <0x20>;
			qcom,snapshot-size = <0x100000>;
			qcom,gpu-qdss-stm = <0x161c0000 0x40000>;
			#cooling-cells = <0x02>;
			clocks = <0x33 0x10 0x33 0x0b 0x2f 0x1c 0x33 0x12 0x2f 0x30 0x33 0x13 0x33 0x08>;
			clock-names = "core_clk\0rbbmtimer_clk\0mem_clk\0iface_clk\0mem_iface_clk\0smmu_vote\0gmu_clk";
			qcom,gpubw-dev = <0xdd>;
			qcom,bus-control;
			qcom,msm-bus,name = "grp3d";
			qcom,bus-width = <0x20>;
			qcom,msm-bus,num-cases = <0x0c>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x1a 0x200 0x00 0x00 0x1a 0x200 0x00 0x61a80 0x1a 0x200 0x00 0xc3500 0x1a 0x200 0x00 0x124f80 0x1a 0x200 0x00 0x1b86e0 0x1a 0x200 0x00 0x2162e0 0x1a 0x200 0x00 0x299870 0x1a 0x200 0x00 0x2ee000 0x1a 0x200 0x00 0x3e1a70 0x1a 0x200 0x00 0x529c70 0x1a 0x200 0x00 0x5ee8e0 0x1a 0x200 0x00 0x6e2738>;
			regulator-names = "vddcx\0vdd";
			vddcx-supply = <0xde>;
			vdd-supply = <0xdf>;
			qcom,gpu-cx-ipeak = <0xe0 0x01>;
			cache-slice-names = "gpu\0gpuhtw";
			cache-slices = <0xe1 0x0c 0xe1 0x0b>;
			qcom,pm-qos-active-latency = <0x43>;
			qcom,pm-qos-wakeup-latency = <0x43>;
			qcom,enable-ca-jump;
			qcom,ca-busy-penalty = <0x2ee0>;
			qcom,ca-target-pwrlevel = <0x03>;
			qcom,gpu-speed-bin = <0x6004 0x1fe00000 0x15>;
			phandle = <0x2b>;

			qcom,gpu-mempools {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,gpu-mempools";

				qcom,gpu-mempool@0 {
					reg = <0x00>;
					qcom,mempool-page-size = <0x1000>;
					qcom,mempool-allocate;
				};

				qcom,gpu-mempool@1 {
					reg = <0x01>;
					qcom,mempool-page-size = <0x2000>;
					qcom,mempool-allocate;
				};

				qcom,gpu-mempool@2 {
					reg = <0x02>;
					qcom,mempool-page-size = <0x10000>;
					qcom,mempool-reserved = <0x100>;
				};

				qcom,gpu-mempool@3 {
					reg = <0x03>;
					qcom,mempool-page-size = <0x100000>;
					qcom,mempool-reserved = <0x20>;
				};
			};

			qcom,gpu-pwrlevel-bins {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,gpu-pwrlevel-bins";

				qcom,gpu-pwrlevels-0 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x00>;
					qcom,initial-pwrlevel = <0x05>;
					qcom,ca-target-pwrlevel = <0x03>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x325dad40>;
						qcom,bus-freq = <0x0b>;
						qcom,bus-min = <0x0a>;
						qcom,bus-max = <0x0b>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x2c67cc40>;
						qcom,bus-freq = <0x0a>;
						qcom,bus-min = <0x09>;
						qcom,bus-max = <0x0b>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = <0x26be3680>;
						qcom,bus-freq = <0x09>;
						qcom,bus-min = <0x08>;
						qcom,bus-max = <0x0a>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = <0x1dcd6500>;
						qcom,bus-freq = <0x08>;
						qcom,bus-min = <0x07>;
						qcom,bus-max = <0x09>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x04>;
						qcom,gpu-freq = <0x19ed92c0>;
						qcom,bus-freq = <0x07>;
						qcom,bus-min = <0x05>;
						qcom,bus-max = <0x08>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x05>;
						qcom,gpu-freq = <0x11490c80>;
						qcom,bus-freq = <0x04>;
						qcom,bus-min = <0x04>;
						qcom,bus-max = <0x05>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x06>;
						qcom,gpu-freq = <0x00>;
						qcom,bus-freq = <0x00>;
						qcom,bus-min = <0x00>;
						qcom,bus-max = <0x00>;
					};
				};

				qcom,gpu-pwrlevels-1 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0xb1>;
					qcom,initial-pwrlevel = <0x05>;
					qcom,ca-target-pwrlevel = <0x03>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x325dad40>;
						qcom,bus-freq = <0x0b>;
						qcom,bus-min = <0x0a>;
						qcom,bus-max = <0x0b>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x2c67cc40>;
						qcom,bus-freq = <0x0a>;
						qcom,bus-min = <0x09>;
						qcom,bus-max = <0x0b>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = <0x26be3680>;
						qcom,bus-freq = <0x09>;
						qcom,bus-min = <0x08>;
						qcom,bus-max = <0x0a>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = <0x1dcd6500>;
						qcom,bus-freq = <0x08>;
						qcom,bus-min = <0x07>;
						qcom,bus-max = <0x09>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x04>;
						qcom,gpu-freq = <0x19ed92c0>;
						qcom,bus-freq = <0x07>;
						qcom,bus-min = <0x05>;
						qcom,bus-max = <0x08>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x05>;
						qcom,gpu-freq = <0x11490c80>;
						qcom,bus-freq = <0x04>;
						qcom,bus-min = <0x04>;
						qcom,bus-max = <0x05>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x06>;
						qcom,gpu-freq = <0x00>;
						qcom,bus-freq = <0x00>;
						qcom,bus-min = <0x00>;
						qcom,bus-max = <0x00>;
					};
				};

				qcom,gpu-pwrlevels-2 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x9c>;
					qcom,initial-pwrlevel = <0x04>;
					qcom,ca-target-pwrlevel = <0x02>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x2c67cc40>;
						qcom,bus-freq = <0x0b>;
						qcom,bus-min = <0x0a>;
						qcom,bus-max = <0x0b>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x26be3680>;
						qcom,bus-freq = <0x09>;
						qcom,bus-min = <0x08>;
						qcom,bus-max = <0x0a>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = <0x1dcd6500>;
						qcom,bus-freq = <0x08>;
						qcom,bus-min = <0x07>;
						qcom,bus-max = <0x09>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = <0x19ed92c0>;
						qcom,bus-freq = <0x07>;
						qcom,bus-min = <0x05>;
						qcom,bus-max = <0x08>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x04>;
						qcom,gpu-freq = <0x11490c80>;
						qcom,bus-freq = <0x04>;
						qcom,bus-min = <0x04>;
						qcom,bus-max = <0x05>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x05>;
						qcom,gpu-freq = <0x00>;
						qcom,bus-freq = <0x00>;
						qcom,bus-min = <0x00>;
						qcom,bus-max = <0x00>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x06>;
						qcom,gpu-freq = <0x11490c80>;
						qcom,bus-freq = <0x04>;
						qcom,bus-min = <0x04>;
						qcom,bus-max = <0x05>;
					};

					qcom,gpu-pwrlevel@7 {
						reg = <0x07>;
						qcom,gpu-freq = <0x00>;
						qcom,bus-freq = <0x00>;
						qcom,bus-min = <0x00>;
						qcom,bus-max = <0x00>;
					};
				};

				qcom,gpu-pwrlevels-3 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x88>;
					qcom,initial-pwrlevel = <0x03>;
					qcom,ca-target-pwrlevel = <0x01>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x26be3680>;
						qcom,bus-freq = <0x09>;
						qcom,bus-min = <0x08>;
						qcom,bus-max = <0x0a>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x1dcd6500>;
						qcom,bus-freq = <0x08>;
						qcom,bus-min = <0x07>;
						qcom,bus-max = <0x09>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = <0x19ed92c0>;
						qcom,bus-freq = <0x07>;
						qcom,bus-min = <0x05>;
						qcom,bus-max = <0x08>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = <0x11490c80>;
						qcom,bus-freq = <0x04>;
						qcom,bus-min = <0x04>;
						qcom,bus-max = <0x05>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x04>;
						qcom,gpu-freq = <0x00>;
						qcom,bus-freq = <0x00>;
						qcom,bus-min = <0x00>;
						qcom,bus-max = <0x00>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x05>;
						qcom,gpu-freq = <0x00>;
						qcom,bus-freq = <0x00>;
						qcom,bus-min = <0x00>;
						qcom,bus-max = <0x00>;
					};
				};

				qcom,gpu-pwrlevels-4 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x69>;
					qcom,initial-pwrlevel = <0x01>;
					qcom,ca-target-pwrlevel = <0x02>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x1dcd6500>;
						qcom,bus-freq = <0x08>;
						qcom,bus-min = <0x07>;
						qcom,bus-max = <0x09>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x19ed92c0>;
						qcom,bus-freq = <0x07>;
						qcom,bus-min = <0x05>;
						qcom,bus-max = <0x08>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = <0x11490c80>;
						qcom,bus-freq = <0x04>;
						qcom,bus-min = <0x04>;
						qcom,bus-max = <0x05>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = <0x00>;
						qcom,bus-freq = <0x00>;
						qcom,bus-min = <0x00>;
						qcom,bus-max = <0x00>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x04>;
						qcom,gpu-freq = <0x00>;
						qcom,bus-freq = <0x00>;
						qcom,bus-min = <0x00>;
						qcom,bus-max = <0x00>;
					};
				};

				qcom,gpu-pwrlevels-5 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x49>;
					qcom,initial-pwrlevel = <0x01>;
					qcom,ca-target-pwrlevel = <0x00>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x14dc9380>;
						qcom,bus-freq = <0x07>;
						qcom,bus-min = <0x05>;
						qcom,bus-max = <0x08>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x11490c80>;
						qcom,bus-freq = <0x04>;
						qcom,bus-min = <0x04>;
						qcom,bus-max = <0x05>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = <0x00>;
						qcom,bus-freq = <0x00>;
						qcom,bus-min = <0x00>;
						qcom,bus-max = <0x00>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = <0x00>;
						qcom,bus-freq = <0x00>;
						qcom,bus-min = <0x00>;
						qcom,bus-max = <0x00>;
					};
				};

				qcom,gpu-pwrlevels-6 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x49>;
					qcom,initial-pwrlevel = <0x01>;
					qcom,ca-target-pwrlevel = <0x00>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x14dc9380>;
						qcom,bus-freq = <0x07>;
						qcom,bus-min = <0x05>;
						qcom,bus-max = <0x08>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x11490c80>;
						qcom,bus-freq = <0x04>;
						qcom,bus-min = <0x04>;
						qcom,bus-max = <0x05>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = <0x00>;
						qcom,bus-freq = <0x00>;
						qcom,bus-min = <0x00>;
						qcom,bus-max = <0x00>;
					};
				};
			};
		};

		qcom,kgsl-iommu@0x050a0000 {
			compatible = "qcom,kgsl-smmu-v2";
			reg = <0x50a0000 0x10000>;
			qcom,protect = <0xa0000 0x10000>;
			clocks = <0x2f 0x1c 0x2f 0x30 0x33 0x13>;
			clock-names = "mem_clk\0mem_iface_clk\0smmu_vote";
			qcom,secure_align_mask = <0xfff>;
			qcom,retention;
			qcom,hyp_secure_alloc;
			phandle = <0x377>;

			gfx3d_user {
				compatible = "qcom,smmu-kgsl-cb";
				label = "gfx3d_user";
				iommus = <0xe2 0x00 0x401>;
				qcom,gpu-offset = <0xa8000>;
				phandle = <0x378>;
			};

			gfx3d_secure {
				compatible = "qcom,smmu-kgsl-cb";
				label = "gfx3d_secure";
				iommus = <0xe2 0x02 0x400>;
				phandle = <0x379>;
			};
		};

		qcom,rgmu@0x0506d000 {
			label = "kgsl-rgmu";
			compatible = "qcom,gpu-rgmu";
			reg = <0x506d000 0x31000>;
			reg-names = "kgsl_rgmu";
			interrupts = <0x00 0x130 0x00 0x00 0x131 0x00>;
			interrupt-names = "kgsl_oob\0kgsl_rgmu";
			regulator-names = "vddcx\0vdd";
			vddcx-supply = <0xde>;
			vdd-supply = <0xdf>;
			clocks = <0x33 0x08 0x33 0x0b 0x2f 0x1c 0x33 0x12 0x2f 0x30 0x33 0x13 0x33 0x10>;
			clock-names = "gmu\0rbbmtimer\0mem\0iface\0mem_iface\0smmu_vote\0core";
			phandle = <0x37a>;
		};

		ssusb@a600000 {
			compatible = "qcom,dwc-usb3-msm";
			reg = <0xa600000 0x100000>;
			reg-names = "core_base";
			iommus = <0x37 0x140 0x00>;
			qcom,smmu-s1-bypass;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			interrupts = <0x00 0x1e9 0x00 0x00 0x82 0x00 0x00 0x1e6 0x00 0x00 0x1e8 0x00>;
			interrupt-names = "dp_hs_phy_irq\0pwr_event_irq\0ss_phy_irq\0dm_hs_phy_irq";
			qcom,use-pdc-interrupts;
			USB3_GDSC-supply = <0xe3>;
			dpdm-supply = <0xe4>;
			clocks = <0x2f 0x93 0x2f 0x19 0x2f 0x0e 0x2f 0x98 0x2f 0x97 0x2f 0x95>;
			clock-names = "core_clk\0iface_clk\0bus_aggr_clk\0xo\0sleep_clk\0utmi_clk";
			resets = <0x2f 0x02>;
			reset-names = "core_reset";
			qcom,core-clk-rate = <0xbebc200>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			qcom,num-gsi-evt-buffs = <0x03>;
			qcom,gsi-reg-offset = <0xfc 0x110 0x120 0x130 0x144 0x1a4>;
			qcom,gsi-disable-io-coherency;
			qcom,dwc-usb3-msm-tx-fifo-size = <0x5328>;
			qcom,pm-qos-latency = <0x3d>;
			qcom,msm-bus,name = "usb0";
			qcom,msm-bus,num-cases = <0x04>;
			qcom,msm-bus,num-paths = <0x03>;
			qcom,msm-bus,vectors-KBps = <0x3d 0x200 0x00 0x00 0x3d 0x2a4 0x00 0x00 0x01 0x247 0x00 0x00 0x3d 0x200 0xf4240 0x2625a0 0x3d 0x2a4 0x00 0x960 0x01 0x247 0x00 0x9c40 0x3d 0x200 0x3a980 0xaae60 0x3d 0x2a4 0x00 0x960 0x01 0x247 0x00 0x9c40 0x3d 0x200 0x01 0x01 0x3d 0x2a4 0x01 0x01 0x01 0x247 0x01 0x01>;
			phandle = <0x37b>;

			dwc3@a600000 {
				compatible = "snps,dwc3";
				reg = <0xa600000 0xcd00>;
				interrupt-parent = <0x19>;
				interrupts = <0x00 0x85 0x00>;
				usb-phy = <0xe4 0xe5>;
				tx-fifo-resize;
				linux,sysdev_is_parent;
				snps,disable-clk-gating;
				snps,dis_u2_susphy_quirk;
				snps,dis_enblslpm_quirk;
				snps,has-lpm-erratum;
				snps,hird-threshold = [10];
				snps,usb3_lpm_capable;
				usb-core-id = <0x00>;
				maximum-speed = "super-speed";
				dr_mode = "otg";
			};

			qcom,usbbam@a704000 {
				compatible = "qcom,usb-bam-msm";
				reg = <0xa704000 0x17000>;
				interrupts = <0x00 0x84 0x00>;
				qcom,usb-bam-fifo-baseaddr = <0x146a6000>;
				qcom,usb-bam-num-pipes = <0x04>;
				qcom,disable-clk-gating;
				qcom,usb-bam-override-threshold = <0x4001>;
				qcom,usb-bam-max-mbps-highspeed = <0x190>;
				qcom,usb-bam-max-mbps-superspeed = <0xe10>;
				qcom,reset-bam-on-connect;

				qcom,pipe0 {
					label = "ssusb-qdss-in-0";
					qcom,usb-bam-mem-type = <0x02>;
					qcom,dir = <0x01>;
					qcom,pipe-num = <0x00>;
					qcom,peer-bam = <0x00>;
					qcom,peer-bam-physical-address = <0x6064000>;
					qcom,src-bam-pipe-index = <0x00>;
					qcom,dst-bam-pipe-index = <0x00>;
					qcom,data-fifo-offset = <0x00>;
					qcom,data-fifo-size = <0x1800>;
					qcom,descriptor-fifo-offset = <0x1800>;
					qcom,descriptor-fifo-size = <0x800>;
				};
			};
		};

		qusb@88e2000 {
			compatible = "qcom,qusb2phy";
			reg = <0x88e2000 0x180 0x1fcb250 0x04 0x7801f8 0x04 0x1fcb3e4 0x04>;
			reg-names = "qusb_phy_base\0tcsr_clamp_dig_n_1p8\0tune2_efuse_addr\0tcsr_conn_box_spare_0";
			vdd-supply = <0xe6>;
			vdda18-supply = <0xe7>;
			vdda33-supply = <0xe8>;
			qcom,vdd-voltage-level = <0x00 0xe1d48 0xee098>;
			qcom,tune2-efuse-bit-pos = <0x19>;
			qcom,tune2-efuse-num-bits = <0x04>;
			qcom,qusb-phy-init-seq = <0xc8 0x80 0xb3 0x84 0x83 0x88 0xc0 0x8c 0x30 0x08 0x79 0x0c 0x21 0x10 0x14 0x9c 0x9f 0x1c 0x00 0x18>;
			phy_type = "utmi";
			qcom,phy-clk-scheme = "cml";
			qcom,major-rev = <0x01>;
			clocks = <0x36 0x00 0x2f 0x10>;
			clock-names = "ref_clk_src\0cfg_ahb_clk";
			resets = <0x2f 0x00>;
			reset-names = "phy_reset";
			phandle = <0xe4>;
		};

		ssphy@88e6000 {
			compatible = "qcom,usb-ssphy-qmp-usb3-or-dp";
			reg = <0x88e6000 0x1000 0x1fcb244 0x04>;
			reg-names = "qmp_phy_base\0vls_clamp_reg";
			vdd-supply = <0xe6>;
			core-supply = <0xe7>;
			qcom,vdd-voltage-level = <0x00 0xe1d48 0xee098>;
			qcom,core-voltage-level = <0x00 0x1b7740 0x1b7740>;
			qcom,qmp-phy-init-seq = <0xac 0x14 0x00 0x34 0x08 0x00 0x174 0x30 0x00 0x3c 0x06 0x00 0xb4 0x00 0x00 0xb8 0x08 0x00 0x70 0x0f 0x00 0x19c 0x01 0x00 0x178 0x00 0x00 0xd0 0x82 0x00 0xdc 0x55 0x00 0xe0 0x55 0x00 0xe4 0x03 0x00 0x78 0x0b 0x00 0x84 0x16 0x00 0x90 0x28 0x00 0x108 0x80 0x00 0x10c 0x00 0x00 0x184 0x0a 0x00 0x4c 0x15 0x00 0x50 0x34 0x00 0x54 0x00 0x00 0xc8 0x00 0x00 0x18c 0x00 0x00 0xcc 0x00 0x00 0x128 0x00 0x00 0x0c 0x0a 0x00 0x10 0x01 0x00 0x1c 0x31 0x00 0x20 0x01 0x00 0x14 0x00 0x00 0x18 0x00 0x00 0x24 0xde 0x00 0x28 0x07 0x00 0x48 0x0f 0x00 0x194 0x06 0x00 0x100 0x80 0x00 0xa8 0x01 0x00 0x430 0x0b 0x00 0x830 0x0b 0x00 0x444 0x00 0x00 0x844 0x00 0x00 0x43c 0x00 0x00 0x83c 0x00 0x00 0x440 0x00 0x00 0x840 0x00 0x00 0x408 0x0a 0x00 0x808 0x0a 0x00 0x414 0x06 0x00 0x814 0x06 0x00 0x434 0x75 0x00 0x834 0x75 0x00 0x4d4 0x02 0x00 0x8d4 0x02 0x00 0x4d8 0x4e 0x00 0x8d8 0x4e 0x00 0x4dc 0x18 0x00 0x8dc 0x18 0x00 0x4f8 0x77 0x00 0x8f8 0x77 0x00 0x4fc 0x80 0x00 0x8fc 0x80 0x00 0x4c0 0x0a 0x00 0x8c0 0x0a 0x00 0x504 0x03 0x00 0x904 0x03 0x00 0x50c 0x16 0x00 0x90c 0x16 0x00 0x500 0x00 0x00 0x900 0x00 0x00 0x564 0x00 0x00 0x964 0x00 0x00 0x260 0x10 0x00 0x660 0x10 0x00 0x2a4 0x12 0x00 0x6a4 0x12 0x00 0x28c 0xc6 0x00 0x68c 0xc6 0x00 0x244 0x00 0x00 0x644 0x00 0x00 0x248 0x00 0x00 0x648 0x00 0x00 0xc0c 0x9f 0x00 0xc24 0x17 0x00 0xc28 0x0f 0x00 0xcc8 0x83 0x00 0xcc4 0x02 0x00 0xccc 0x09 0x00 0xcd0 0xa2 0x00 0xcd4 0x85 0x00 0xc80 0xd1 0x00 0xc84 0x1f 0x00 0xc88 0x47 0x00 0xcb8 0x75 0x00 0xcbc 0x13 0x00 0xcb0 0x86 0x00 0xca0 0x04 0x00 0xc8c 0x44 0x00 0xc70 0xe7 0x00 0xc74 0x03 0x00 0xc78 0x40 0x00 0xc7c 0x00 0x00 0xdd8 0x88 0x00 0xffffffff 0xffffffff 0x00>;
			qcom,qmp-phy-reg-offset = <0xd74 0xcd8 0xcdc 0xc04 0xc00 0xc08 0xa00>;
			clocks = <0x2f 0x99 0x2f 0x9c 0x36 0x00 0x2f 0x98 0x2f 0x9b 0x2f 0x10>;
			clock-names = "aux_clk\0pipe_clk\0ref_clk_src\0ref_clk\0com_aux_clk\0cfg_ahb_clk";
			resets = <0x2f 0x0c 0x2f 0x0d>;
			reset-names = "phy_reset\0phy_phy_reset";
			phandle = <0xe5>;
		};

		usb_audio_qmi_dev {
			compatible = "qcom,usb-audio-qmi-dev";
			iommus = <0x37 0x172f 0x00>;
			qcom,usb-audio-stream-id = <0x0f>;
			qcom,usb-audio-intr-num = <0x02>;
		};

		usb_nop_phy {
			compatible = "usb-nop-xceiv";
			phandle = <0xeb>;
		};

		hsusb@a800000 {
			compatible = "qcom,dwc-usb3-msm";
			reg = <0xa800000 0x100000>;
			reg-names = "core_base";
			iommus = <0x37 0xe0 0x00>;
			qcom,smmu-s1-bypass;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			interrupts = <0x00 0x1eb 0x00 0x00 0x297 0x00 0x00 0x1ea 0x00>;
			interrupt-names = "dp_hs_phy_irq\0pwr_event_irq\0dm_hs_phy_irq";
			qcom,use-pdc-interrupts;
			USB3_GDSC-supply = <0xe9>;
			clocks = <0x2f 0x8a 0x2f 0x18 0x2f 0x0d 0x2f 0x9d 0x2f 0x8e 0x2f 0x8c>;
			clock-names = "core_clk\0iface_clk\0bus_aggr_clk\0xo\0sleep_clk\0utmi_clk";
			resets = <0x2f 0x0b>;
			reset-names = "core_reset";
			qcom,core-clk-rate = <0x7270e00>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			qcom,dwc-usb3-msm-tx-fifo-size = <0x5328>;
			qcom,charging-disabled;
			qcom,msm-bus,name = "usb1";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x57 0x200 0x00 0x00 0x57 0x200 0xea60 0xc3500>;
			status = "disabled";
			phandle = <0x37c>;

			dwc3@a800000 {
				compatible = "snps,dwc3";
				reg = <0xa800000 0xcd00>;
				interrupt-parent = <0x19>;
				interrupts = <0x00 0x298 0x00>;
				usb-phy = <0xea 0xeb>;
				linux,sysdev_is_parent;
				snps,disable-clk-gating;
				snps,dis_u2_susphy_quirk;
				snps,dis_enblslpm_quirk;
				snps,has-lpm-erratum;
				snps,hird-threshold = [10];
				snps,usb3_lpm_capable;
				usb-core-id = <0x01>;
				maximum-speed = "high-speed";
				dr_mode = "otg";
			};
		};

		qusb@88e3000 {
			compatible = "qcom,qusb2phy";
			reg = <0x88e3000 0x180 0x1fcb3e4 0x04>;
			reg-names = "qusb_phy_base\0tcsr_conn_box_spare_0";
			vdd-supply = <0xe6>;
			vdda18-supply = <0xe7>;
			vdda33-supply = <0xe8>;
			qcom,vdd-voltage-level = <0x00 0xe1d48 0xee098>;
			qcom,qusb-phy-init-seq = <0xc8 0x80 0xb3 0x84 0x83 0x88 0xc0 0x8c 0x30 0x08 0x79 0x0c 0x21 0x10 0x14 0x9c 0x9f 0x1c 0x00 0x18>;
			phy_type = "utmi";
			qcom,phy-clk-scheme = "cml";
			qcom,major-rev = <0x01>;
			qcom,hold-reset;
			clocks = <0x36 0x00 0x2f 0x10>;
			clock-names = "ref_clk_src\0cfg_ahb_clk";
			resets = <0x2f 0x01>;
			reset-names = "phy_reset";
			phandle = <0xea>;
		};

		qcom,cam-req-mgr {
			compatible = "qcom,cam-req-mgr";
			status = "ok";
		};

		qcom,csiphy@ac65000 {
			cell-index = <0x00>;
			compatible = "qcom,csiphy-v2.0\0qcom,csiphy";
			reg = <0xac65000 0x1000>;
			reg-names = "csiphy";
			reg-cam-base = <0x65000>;
			interrupts = <0x00 0x1dd 0x00>;
			interrupt-names = "csiphy";
			regulator-names = "gdscr";
			gdscr-supply = <0xec>;
			csi-vdd-voltage = <0x124f80>;
			clocks = <0x31 0x0b 0x31 0x46 0x31 0x45 0x31 0x0f 0x31 0x10 0x31 0x17 0x31 0x12 0x31 0x11>;
			clock-names = "camnoc_axi_clk\0soc_ahb_clk\0slow_ahb_src_clk\0cpas_ahb_clk\0cphy_rx_clk_src\0csiphy0_clk\0csi0phytimer_clk_src\0csi0phytimer_clk";
			src-clock-name = "csi0phytimer_clk_src";
			clock-cntl-level = "svs_l1\0turbo";
			clock-rates = <0x00 0x00 0x00 0x00 0x100db355 0x00 0x100db355 0x00 0x00 0x00 0x00 0x00 0x16e36000 0x00 0x100db355 0x00>;
			status = "ok";
			phandle = <0x1e>;
		};

		qcom,csiphy@ac66000 {
			cell-index = <0x01>;
			compatible = "qcom,csiphy-v2.0\0qcom,csiphy";
			reg = <0xac66000 0x1000>;
			reg-names = "csiphy";
			reg-cam-base = <0x66000>;
			interrupts = <0x00 0x1de 0x00>;
			interrupt-names = "csiphy";
			regulator-names = "gdscr";
			gdscr-supply = <0xec>;
			csi-vdd-voltage = <0x124f80>;
			clocks = <0x31 0x0b 0x31 0x46 0x31 0x45 0x31 0x0f 0x31 0x10 0x31 0x18 0x31 0x14 0x31 0x13>;
			clock-names = "camnoc_axi_clk\0soc_ahb_clk\0slow_ahb_src_clk\0cpas_ahb_clk\0cphy_rx_clk_src\0csiphy1_clk\0csi1phytimer_clk_src\0csi1phytimer_clk";
			src-clock-name = "csi1phytimer_clk_src";
			clock-cntl-level = "svs_l1\0turbo";
			clock-rates = <0x00 0x00 0x00 0x00 0x100db355 0x00 0x100db355 0x00 0x00 0x00 0x00 0x00 0x16e36000 0x00 0x100db355 0x00>;
			status = "ok";
			phandle = <0x1f>;
		};

		qcom,csiphy@ac67000 {
			cell-index = <0x02>;
			compatible = "qcom,csiphy-v2.0\0qcom,csiphy";
			reg = <0xac67000 0x1000>;
			reg-names = "csiphy";
			reg-cam-base = <0x67000>;
			interrupts = <0x00 0x1df 0x00>;
			interrupt-names = "csiphy";
			regulator-names = "gdscr";
			gdscr-supply = <0xec>;
			csi-vdd-voltage = <0x124f80>;
			clocks = <0x31 0x0b 0x31 0x46 0x31 0x45 0x31 0x0f 0x31 0x10 0x31 0x19 0x31 0x16 0x31 0x15>;
			clock-names = "camnoc_axi_clk\0soc_ahb_clk\0slow_ahb_src_clk\0cpas_ahb_clk\0cphy_rx_clk_src\0csiphy2_clk\0csi2phytimer_clk_src\0csi2phytimer_clk";
			src-clock-name = "csi2phytimer_clk_src";
			clock-cntl-level = "svs_l1\0turbo";
			clock-rates = <0x00 0x00 0x00 0x00 0x100db355 0x00 0x100db355 0x00 0x00 0x00 0x00 0x00 0x16e36000 0x00 0x100db355 0x00>;
			status = "ok";
			phandle = <0x20>;
		};

		qcom,cci@ac4a000 {
			cell-index = <0x00>;
			compatible = "qcom,cci";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xac4a000 0x4000>;
			reg-names = "cci";
			reg-cam-base = <0x4a000>;
			interrupt-names = "cci";
			interrupts = <0x00 0x1cc 0x00>;
			status = "ok";
			gdscr-supply = <0xec>;
			regulator-names = "gdscr";
			clocks = <0x31 0x0b 0x31 0x46 0x31 0x45 0x31 0x0f 0x31 0x0c 0x31 0x0d>;
			clock-names = "camnoc_axi_clk\0soc_ahb_clk\0slow_ahb_src_clk\0cpas_ahb_clk\0cci_clk\0cci_clk_src";
			src-clock-name = "cci_clk_src";
			clock-cntl-level = "lowsvs";
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x23c3460>;
			pinctrl-names = "cam_default\0cam_suspend";
			pinctrl-0 = <0xed 0xee>;
			pinctrl-1 = <0xef 0xf0>;
			gpios = <0xaa 0x20 0x00 0xaa 0x21 0x00 0xaa 0x22 0x00 0xaa 0x23 0x00>;
			gpio-req-tbl-num = <0x00 0x01 0x02 0x03>;
			gpio-req-tbl-flags = <0x01 0x01 0x01 0x01>;
			gpio-req-tbl-label = "CCI_I2C_DATA0\0CCI_I2C_CLK0\0CCI_I2C_DATA1\0CCI_I2C_CLK1";
			phandle = <0x21>;

			qcom,i2c_standard_mode {
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				hw-tsu-sto = <0xcc>;
				hw-tsu-sta = <0xe7>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0xa2>;
				hw-tbuf = <0xe3>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x37d>;
			};

			qcom,i2c_fast_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x37e>;
			};

			qcom,i2c_custom_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x01>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x37f>;
			};

			qcom,i2c_fast_plus_mode {
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-tsu-sto = <0x11>;
				hw-tsu-sta = <0x12>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0x0f>;
				hw-tbuf = <0x18>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x03>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x380>;
			};
		};

		qcom,cam_smmu {
			compatible = "qcom,msm-cam-smmu";
			status = "ok";

			msm_cam_smmu_ife {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x37 0x820 0x00 0x37 0x840 0x00 0x37 0x860 0x00>;
				label = "ife";

				iova-mem-map {
					phandle = <0x381>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						iova-region-len = <0xd8c00000>;
						iova-region-id = <0x03>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_lrme {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x37 0xcc0 0x00 0x37 0xd40 0x00>;
				label = "lrme";

				iova-mem-map {
					phandle = <0x382>;

					iova-mem-region-shared {
						iova-region-name = "shared";
						iova-region-start = <0x7400000>;
						iova-region-len = <0x6400000>;
						iova-region-id = <0x01>;
						status = "ok";
					};

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0xd800000>;
						iova-region-len = <0xd2800000>;
						iova-region-id = <0x03>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_jpeg {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x37 0xd80 0x20 0x37 0xda0 0x20>;
				label = "jpeg";

				iova-mem-map {
					phandle = <0x383>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						iova-region-len = <0xd8c00000>;
						iova-region-id = <0x03>;
						status = "ok";
					};
				};
			};

			msm_cam_icp_fw {
				compatible = "qcom,msm-cam-smmu-fw-dev";
				label = "icp";
				memory-region = <0xf1>;
			};

			msm_cam_smmu_icp {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x37 0xde2 0x00 0x37 0xc80 0x00 0x37 0xca0 0x00 0x37 0xd00 0x00 0x37 0xd20 0x00>;
				label = "icp";

				iova-mem-map {
					phandle = <0x384>;

					iova-mem-region-firmware {
						iova-region-name = "firmware";
						iova-region-start = <0x00>;
						iova-region-len = <0x500000>;
						iova-region-id = <0x00>;
						status = "ok";
					};

					iova-mem-region-shared {
						iova-region-name = "shared";
						iova-region-start = <0x7400000>;
						iova-region-len = <0x9600000>;
						iova-region-id = <0x01>;
						iova-granularity = <0x15>;
						status = "ok";
					};

					iova-mem-region-secondary-heap {
						iova-region-name = "secheap";
						iova-region-start = <0x10a00000>;
						iova-region-len = <0x100000>;
						iova-region-id = <0x04>;
						status = "ok";
					};

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x10c00000>;
						iova-region-len = <0xcf300000>;
						iova-region-id = <0x03>;
						status = "ok";
					};

					iova-mem-qdss-region {
						iova-region-name = "qdss";
						iova-region-start = <0x10b00000>;
						iova-region-len = <0x100000>;
						iova-region-id = <0x05>;
						qdss-phy-addr = <0x16790000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_cpas_cdm {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x37 0xc00 0x00 0x37 0xc01 0x00>;
				label = "cpas-cdm0";

				iova-mem-map {
					phandle = <0x385>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						iova-region-len = <0xd8c00000>;
						iova-region-id = <0x03>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_secure {
				compatible = "qcom,msm-cam-smmu-cb";
				label = "cam-secure";
				qcom,secure-cb;
			};
		};

		qcom,cam-cpas@ac40000 {
			cell-index = <0x00>;
			compatible = "qcom,cam-cpas";
			label = "cpas";
			arch-compat = "cpas_top";
			status = "ok";
			reg-names = "cam_cpas_top\0cam_camnoc";
			reg = <0xac40000 0x1000 0xac42000 0x5000>;
			reg-cam-base = <0x40000 0x42000>;
			interrupt-names = "cpas_camnoc";
			interrupts = <0x00 0x1cb 0x00>;
			qcom,cpas-hw-ver = <0x150100>;
			camnoc-axi-min-ib-bw = <0xb2d05e00>;
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0xec>;
			clock-names = "gcc_ahb_clk\0gcc_axi_clk\0soc_ahb_clk\0slow_ahb_clk_src\0cpas_ahb_clk\0camnoc_axi_clk";
			clocks = <0x2f 0x13 0x2f 0x14 0x31 0x46 0x31 0x45 0x31 0x0f 0x31 0x0b>;
			src-clock-name = "slow_ahb_clk_src";
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x00>;
			clock-cntl-level = "suspend\0minsvs\0lowsvs\0svs\0svs_l1\0nominal\0turbo";
			qcom,cam-cx-ipeak = <0xe0 0x02>;
			qcom,msm-bus,name = "cam_ahb";
			qcom,msm-bus,num-cases = <0x07>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x24d 0x00 0x00 0x01 0x24d 0x00 0x12ad4 0x01 0x24d 0x00 0x12ad4 0x01 0x24d 0x00 0x249f0 0x01 0x24d 0x00 0x249f0 0x01 0x24d 0x00 0x493e0 0x01 0x24d 0x00 0x493e0>;
			vdd-corners = <0x01 0x11 0x31 0x41 0x81 0xc1 0x101 0x141 0x151 0x181 0x1a1>;
			vdd-corner-ahb-mapping = "suspend\0suspend\0minsvs\0lowsvs\0svs\0svs_l1\0nominal\0nominal\0nominal\0turbo\0turbo";
			client-id-based;
			client-names = "csiphy0\0csiphy1\0csiphy2\0cci0\0csid0\0csid1\0csid2\0ife0\0ife1\0ife2\0ipe0\0ipe1\0cam-cdm-intf0\0cpas-cdm0\0bps0\0icp0\0jpeg-dma0\0jpeg-enc0\0lrmecpas0";
			client-axi-port-names = "cam_hf_1\0cam_hf_2\0cam_hf_2\0cam_sf_1\0cam_hf_1\0cam_hf_2\0cam_hf_2\0cam_hf_1\0cam_hf_2\0cam_hf_2\0cam_sf_1\0cam_sf_1\0cam_sf_1\0cam_sf_1\0cam_sf_1\0cam_sf_1\0cam_sf_1\0cam_sf_1\0cam_sf_1";
			client-bus-camnoc-based;

			qcom,axi-port-list {

				qcom,axi-port1 {
					qcom,axi-port-name = "cam_hf_1";

					qcom,axi-port-mnoc {
						qcom,msm-bus,name = "cam_hf_1_mnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x02>;
						qcom,msm-bus,num-paths = <0x01>;
						qcom,msm-bus,vectors-KBps = <0x88 0x200 0x00 0x00 0x88 0x200 0x00 0x00>;
					};

					qcom,axi-port-camnoc {
						qcom,msm-bus,name = "cam_hf_1_camnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x02>;
						qcom,msm-bus,num-paths = <0x01>;
						qcom,msm-bus,vectors-KBps = <0x92 0x30a 0x00 0x00 0x92 0x30a 0x00 0x00>;
					};
				};

				qcom,axi-port2 {
					qcom,axi-port-name = "cam_hf_2";

					qcom,axi-port-mnoc {
						qcom,msm-bus,name = "cam_hf_2_mnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x02>;
						qcom,msm-bus,num-paths = <0x01>;
						qcom,msm-bus,vectors-KBps = <0x91 0x200 0x00 0x00 0x91 0x200 0x00 0x00>;
					};

					qcom,axi-port-camnoc {
						qcom,msm-bus,name = "cam_hf_2_camnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x02>;
						qcom,msm-bus,num-paths = <0x01>;
						qcom,msm-bus,vectors-KBps = <0x93 0x30a 0x00 0x00 0x93 0x30a 0x00 0x00>;
					};
				};

				qcom,axi-port3 {
					qcom,axi-port-name = "cam_sf_1";

					qcom,axi-port-mnoc {
						qcom,msm-bus,name = "cam_sf_1_mnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x02>;
						qcom,msm-bus,num-paths = <0x01>;
						qcom,msm-bus,vectors-KBps = <0x89 0x200 0x00 0x00 0x89 0x200 0x00 0x00>;
					};

					qcom,axi-port-camnoc {
						qcom,msm-bus,name = "cam_sf_1_camnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x02>;
						qcom,msm-bus,num-paths = <0x01>;
						qcom,msm-bus,vectors-KBps = <0x94 0x30a 0x00 0x00 0x94 0x30a 0x00 0x00>;
					};
				};
			};
		};

		qcom,cam-cdm-intf {
			compatible = "qcom,cam-cdm-intf";
			cell-index = <0x00>;
			label = "cam-cdm-intf";
			num-hw-cdm = <0x01>;
			cdm-client-names = "vfe\0jpegdma\0jpegenc\0lrmecdm";
			status = "ok";
		};

		qcom,cpas-cdm0@ac48000 {
			cell-index = <0x00>;
			compatible = "qcom,cam170-cpas-cdm0";
			label = "cpas-cdm";
			reg = <0xac48000 0x1000>;
			reg-names = "cpas-cdm";
			reg-cam-base = <0x48000>;
			interrupts = <0x00 0x1cd 0x00>;
			interrupt-names = "cpas-cdm";
			regulator-names = "camss";
			camss-supply = <0xec>;
			clock-names = "gcc_camera_ahb\0gcc_camera_axi\0cam_cc_soc_ahb_clk\0cam_cc_cpas_ahb_clk\0cam_cc_camnoc_axi_clk";
			clocks = <0x2f 0x13 0x2f 0x14 0x31 0x46 0x31 0x0f 0x31 0x0b>;
			clock-rates = <0x00 0x00 0x00 0x00 0x00>;
			clock-cntl-level = "svs";
			cdm-client-names = "ife";
			status = "ok";
		};

		qcom,cam-isp {
			compatible = "qcom,cam-isp";
			arch-compat = "ife";
			status = "ok";
		};

		qcom,csid0@acb3000 {
			cell-index = <0x00>;
			compatible = "qcom,csid170";
			reg-names = "csid";
			reg = <0xacb3000 0x1000>;
			reg-cam-base = <0xb3000>;
			interrupt-names = "csid";
			interrupts = <0x00 0x1d0 0x00>;
			regulator-names = "camss\0ife0";
			camss-supply = <0xec>;
			ife0-supply = <0xf2>;
			clock-names = "camera_ahb\0camera_axi\0soc_ahb_clk\0cpas_ahb_clk\0slow_ahb_clk_src\0ife_csid_clk\0ife_csid_clk_src\0ife_cphy_rx_clk\0cphy_rx_clk_src\0ife_clk\0ife_clk_src\0camnoc_axi_clk\0ife_axi_clk";
			clocks = <0x2f 0x13 0x2f 0x14 0x31 0x46 0x31 0x0f 0x31 0x45 0x31 0x25 0x31 0x26 0x31 0x24 0x31 0x10 0x31 0x22 0x31 0x23 0x31 0x0b 0x31 0x21>;
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x1312d000 0x00 0x00 0x00 0x19bfcc00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x202fbf00 0x00 0x00 0x00 0x23c34600 0x00 0x00>;
			clock-cntl-level = "svs_l1\0turbo";
			src-clock-name = "ife_csid_clk_src";
			status = "ok";
			phandle = <0x22>;
		};

		qcom,vfe0@acaf000 {
			cell-index = <0x00>;
			compatible = "qcom,vfe170";
			reg-names = "ife\0cam_camnoc";
			reg = <0xacaf000 0x4000 0xac42000 0x5000>;
			reg-cam-base = <0xaf000 0x42000>;
			interrupt-names = "ife";
			interrupts = <0x00 0x1d1 0x00>;
			regulator-names = "camss\0ife0";
			camss-supply = <0xec>;
			ife0-supply = <0xf2>;
			clock-names = "camera_ahb\0camera_axi\0soc_ahb_clk\0cpas_ahb_clk\0slow_ahb_clk_src\0ife_clk\0ife_clk_src\0camnoc_axi_clk\0ife_axi_clk";
			clocks = <0x2f 0x13 0x2f 0x14 0x31 0x46 0x31 0x0f 0x31 0x45 0x31 0x22 0x31 0x23 0x31 0x0b 0x31 0x21>;
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x15752a00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x19bfcc00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x202fbf00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x23c34600 0x00 0x00>;
			clock-cntl-level = "svs\0svs_l1\0nominal\0turbo";
			src-clock-name = "ife_clk_src";
			clock-names-option = "ife_dsp_clk";
			clocks-option = <0x31 0x27>;
			clock-rates-option = <0x23c34600>;
			qcom,cam-cx-ipeak = <0xe0 0x02>;
			status = "ok";
			phandle = <0x23>;
		};

		qcom,csid1@acba000 {
			cell-index = <0x01>;
			compatible = "qcom,csid170";
			reg-names = "csid";
			reg = <0xacba000 0x1000>;
			reg-cam-base = <0xba000>;
			interrupt-names = "csid";
			interrupts = <0x00 0x1d2 0x00>;
			regulator-names = "camss\0ife1";
			camss-supply = <0xec>;
			ife1-supply = <0xf3>;
			clock-names = "camera_ahb\0camera_axi\0soc_ahb_clk\0cpas_ahb_clk\0slow_ahb_clk_src\0ife_csid_clk\0ife_csid_clk_src\0ife_cphy_rx_clk\0cphy_rx_clk_src\0ife_clk\0ife_clk_src\0camnoc_axi_clk\0ife_axi_clk";
			clocks = <0x2f 0x13 0x2f 0x14 0x31 0x46 0x31 0x0f 0x31 0x45 0x31 0x2c 0x31 0x2d 0x31 0x2b 0x31 0x10 0x31 0x29 0x31 0x2a 0x31 0x0b 0x31 0x28>;
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x1312d000 0x00 0x00 0x00 0x19bfcc00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x202fbf00 0x00 0x00 0x00 0x23c34600 0x00 0x00>;
			clock-cntl-level = "svs_l1\0turbo";
			src-clock-name = "ife_csid_clk_src";
			status = "ok";
			phandle = <0x24>;
		};

		qcom,vfe1@acb6000 {
			cell-index = <0x01>;
			compatible = "qcom,vfe170";
			reg-names = "ife\0cam_camnoc";
			reg = <0xacb6000 0x4000 0xac42000 0x5000>;
			reg-cam-base = <0xb6000 0x42000>;
			interrupt-names = "ife";
			interrupts = <0x00 0x1d3 0x00>;
			regulator-names = "camss\0ife1";
			camss-supply = <0xec>;
			ife1-supply = <0xf3>;
			clock-names = "camera_ahb\0camera_axi\0soc_ahb_clk\0cpas_ahb_clk\0slow_ahb_clk_src\0ife_clk\0ife_clk_src\0camnoc_axi_clk\0ife_axi_clk";
			clocks = <0x2f 0x13 0x2f 0x14 0x31 0x46 0x31 0x0f 0x31 0x45 0x31 0x29 0x31 0x2a 0x31 0x0b 0x31 0x28>;
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x15752a00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x19bfcc00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x202fbf00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x23c34600 0x00 0x00>;
			clock-cntl-level = "svs\0svs_l1\0nominal\0turbo";
			src-clock-name = "ife_clk_src";
			clock-names-option = "ife_dsp_clk";
			clocks-option = <0x31 0x2e>;
			clock-rates-option = <0x23c34600>;
			qcom,cam-cx-ipeak = <0xe0 0x02>;
			status = "ok";
			phandle = <0x25>;
		};

		qcom,csid-lite@acc8000 {
			cell-index = <0x02>;
			compatible = "qcom,csid-lite170";
			reg-names = "csid-lite";
			reg = <0xacc8000 0x1000>;
			reg-cam-base = <0xc8000>;
			interrupt-names = "csid-lite";
			interrupts = <0x00 0x1d4 0x00>;
			regulator-names = "camss";
			camss-supply = <0xec>;
			clock-names = "camera_ahb\0camera_axi\0soc_ahb_clk\0cpas_ahb_clk\0slow_ahb_clk_src\0ife_csid_clk\0ife_csid_clk_src\0ife_cphy_rx_clk\0cphy_rx_clk_src\0ife_clk\0ife_clk_src\0camnoc_axi_clk";
			clocks = <0x2f 0x13 0x2f 0x14 0x31 0x46 0x31 0x0f 0x31 0x45 0x31 0x32 0x31 0x33 0x31 0x31 0x31 0x10 0x31 0x2f 0x31 0x30 0x31 0x0b>;
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x1312d000 0x00 0x00 0x00 0x19bfcc00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x202fbf00 0x00 0x00 0x00 0x23c34600 0x00>;
			clock-cntl-level = "svs_l1\0turbo";
			src-clock-name = "ife_csid_clk_src";
			status = "ok";
			phandle = <0x26>;
		};

		qcom,vfe-lite@acc4000 {
			cell-index = <0x02>;
			compatible = "qcom,vfe-lite170";
			reg-names = "ife-lite";
			reg = <0xacc4000 0x4000>;
			reg-cam-base = <0xc4000>;
			interrupt-names = "ife-lite";
			interrupts = <0x00 0x1d5 0x00>;
			regulator-names = "camss";
			camss-supply = <0xec>;
			clock-names = "camera_ahb\0camera_axi\0soc_ahb_clk\0cpas_ahb_clk\0slow_ahb_clk_src\0ife_clk\0ife_clk_src\0camnoc_axi_clk";
			clocks = <0x2f 0x13 0x2f 0x14 0x31 0x46 0x31 0x0f 0x31 0x45 0x31 0x2f 0x31 0x30 0x31 0x0b>;
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x15752a00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x19bfcc00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x202fbf00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x23c34600 0x00>;
			clock-cntl-level = "svs\0svs_l1\0nominal\0turbo";
			src-clock-name = "ife_clk_src";
			status = "ok";
			phandle = <0x27>;
		};

		qcom,cam-icp {
			compatible = "qcom,cam-icp";
			compat-hw-name = "qcom,a5\0qcom,ipe0\0qcom,bps";
			num-a5 = <0x01>;
			num-ipe = <0x01>;
			num-bps = <0x01>;
			icp_pc_en;
			status = "ok";
		};

		qcom,a5@ac00000 {
			cell-index = <0x00>;
			compatible = "qcom,cam-a5";
			reg = <0xac00000 0x6000 0xac10000 0x8000 0xac18000 0x3000>;
			reg-names = "a5_qgic\0a5_sierra\0a5_csr";
			reg-cam-base = <0x00 0x10000 0x18000>;
			interrupts = <0x00 0x1cf 0x00>;
			interrupt-names = "a5";
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0xec>;
			clock-names = "gcc_cam_ahb_clk\0gcc_cam_axi_clk\0soc_fast_ahb\0soc_ahb_clk\0cpas_ahb_clk\0camnoc_axi_clk\0icp_clk\0icp_clk_src";
			clocks = <0x2f 0x13 0x2f 0x14 0x31 0x1a 0x31 0x46 0x31 0x0f 0x31 0x0b 0x31 0x1d 0x31 0x1e>;
			clock-rates = <0x00 0x00 0xbebc200 0x00 0x00 0x00 0x00 0x15752a00 0x00 0x00 0xbebc200 0x00 0x00 0x00 0x00 0x23c34600>;
			clock-cntl-level = "svs\0turbo";
			fw_name = "CAMERA_ICP.elf";
			ubwc-cfg = <0x73 0x1cf>;
			status = "ok";
			phandle = <0x28>;
		};

		qcom,ipe0 {
			cell-index = <0x00>;
			compatible = "qcom,cam-ipe";
			reg = <0xac87000 0x3000>;
			reg-names = "ipe0_top";
			reg-cam-base = <0x87000>;
			regulator-names = "ipe0-vdd";
			ipe0-vdd-supply = <0xf4>;
			clock-names = "ipe_0_ahb_clk\0ipe_0_areg_clk\0ipe_0_axi_clk\0ipe_0_clk\0ipe_0_clk_src";
			src-clock-name = "ipe_0_clk_src";
			clocks = <0x31 0x34 0x31 0x35 0x31 0x36 0x31 0x37 0x31 0x38>;
			clock-rates = <0x00 0x00 0x00 0x00 0x15752a00 0x00 0x00 0x00 0x00 0x19bfcc00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x202fbf00 0x00 0x00 0x00 0x00 0x23c34600>;
			clock-cntl-level = "svs\0svs_l1\0nominal\0nominal_l1\0turbo";
			qcom,cam-cx-ipeak = <0xe0 0x02>;
			status = "ok";
			phandle = <0x29>;
		};

		qcom,bps {
			cell-index = <0x00>;
			compatible = "qcom,cam-bps";
			reg = <0xac6f000 0x3000>;
			reg-names = "bps_top";
			reg-cam-base = <0x6f000>;
			regulator-names = "bps-vdd";
			bps-vdd-supply = <0xf5>;
			clock-names = "bps_ahb_clk\0bps_areg_clk\0bps_axi_clk\0bps_clk\0bps_clk_src";
			src-clock-name = "bps_clk_src";
			clocks = <0x31 0x05 0x31 0x06 0x31 0x07 0x31 0x08 0x31 0x09>;
			clock-rates = <0x00 0x00 0x00 0x00 0x15752a00 0x00 0x00 0x00 0x00 0x19bfcc00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x202fbf00 0x00 0x00 0x00 0x00 0x23c34600>;
			clock-cntl-level = "svs\0svs_l1\0nominal\0nominal_l1\0turbo";
			qcom,cam-cx-ipeak = <0xe0 0x02>;
			status = "ok";
			phandle = <0x2a>;
		};

		qcom,cam-jpeg {
			compatible = "qcom,cam-jpeg";
			compat-hw-name = "qcom,jpegenc\0qcom,jpegdma";
			num-jpeg-enc = <0x01>;
			num-jpeg-dma = <0x01>;
			status = "ok";
		};

		qcom,jpegenc@ac4e000 {
			cell-index = <0x00>;
			compatible = "qcom,cam_jpeg_enc";
			reg-names = "jpege_hw";
			reg = <0xac4e000 0x4000>;
			reg-cam-base = <0x4e000>;
			interrupt-names = "jpeg";
			interrupts = <0x00 0x1da 0x00>;
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0xec>;
			clock-names = "camera_ahb\0camera_axi\0soc_ahb_clk\0cpas_ahb_clk\0camnoc_axi_clk\0jpegenc_clk_src\0jpegenc_clk";
			clocks = <0x2f 0x13 0x2f 0x14 0x31 0x46 0x31 0x0f 0x31 0x0b 0x31 0x3a 0x31 0x39>;
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x23c34600 0x00>;
			src-clock-name = "jpegenc_clk_src";
			clock-cntl-level = "turbo";
			status = "ok";
			phandle = <0x386>;
		};

		qcom,jpegdma@ac52000 {
			cell-index = <0x00>;
			compatible = "qcom,cam_jpeg_dma";
			reg-names = "jpegdma_hw";
			reg = <0xac52000 0x4000>;
			reg-cam-base = <0x52000>;
			interrupt-names = "jpegdma";
			interrupts = <0x00 0x1db 0x00>;
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0xec>;
			clock-names = "camera_ahb\0camera_axi\0soc_ahb_clk\0cpas_ahb_clk\0camnoc_axi_clk\0jpegdma_clk_src\0jpegdma_clk";
			clocks = <0x2f 0x13 0x2f 0x14 0x31 0x46 0x31 0x0f 0x31 0x0b 0x31 0x3a 0x31 0x39>;
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x23c34600 0x00>;
			src-clock-name = "jpegdma_clk_src";
			clock-cntl-level = "turbo";
			status = "ok";
			phandle = <0x387>;
		};

		qcom,cam-lrme {
			compatible = "qcom,cam-lrme";
			arch-compat = "lrme";
			status = "ok";
		};

		qcom,lrme@ac6b000 {
			cell-index = <0x00>;
			compatible = "qcom,lrme";
			reg-names = "lrme";
			reg = <0xac6b000 0xa00>;
			reg-cam-base = <0x6b000>;
			interrupt-names = "lrme";
			interrupts = <0x00 0x1dc 0x00>;
			regulator-names = "camss";
			camss-supply = <0xec>;
			clock-names = "camera_ahb\0camera_axi\0soc_ahb_clk\0cpas_ahb_clk\0camnoc_axi_clk\0lrme_clk_src\0lrme_clk";
			clocks = <0x2f 0x13 0x2f 0x14 0x31 0x46 0x31 0x0f 0x31 0x0b 0x31 0x3c 0x31 0x3b>;
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0xbebc200 0xbebc200 0x00 0x00 0x00 0x00 0x00 0xcdfe600 0xcdfe600 0x00 0x00 0x00 0x00 0x00 0x11e1a300 0x11e1a300 0x00 0x00 0x00 0x00 0x00 0x18148d00 0x18148d00 0x00 0x00 0x00 0x00 0x00 0x18148d00 0x18148d00 0x00 0x00 0x00 0x00 0x00 0x18148d00 0x18148d00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0nominal_l1\0turbo";
			src-clock-name = "lrme_clk_src";
			status = "ok";
			phandle = <0x388>;
		};

		qcom,ion {
			compatible = "qcom,msm-ion";
			#address-cells = <0x01>;
			#size-cells = <0x00>;

			qcom,ion-heap@25 {
				reg = <0x19>;
				qcom,ion-heap-type = "SYSTEM";
				phandle = <0x389>;
			};

			qcom,ion-heap@27 {
				reg = <0x1b>;
				memory-region = <0x58>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@19 {
				reg = <0x13>;
				memory-region = <0xf6>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@13 {
				reg = <0x0d>;
				memory-region = <0xf7>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@10 {
				reg = <0x0a>;
				memory-region = <0xf8>;
				qcom,ion-heap-type = "HYP_CMA";
			};

			qcom,ion-heap@14 {
				reg = <0x0e>;
				qcom,ion-heap-type = "SECURE_CARVEOUT";

				cdsp {
					memory-region = <0xf9>;
					token = <0x20000000>;
				};
			};

			qcom,ion-heap@9 {
				reg = <0x09>;
				qcom,ion-heap-type = "SYSTEM_SECURE";
			};

			qcom,ion-heap@22 {
				reg = <0x16>;
				memory-region = <0xfa>;
				qcom,ion-heap-type = "DMA";
			};
		};

		kgsl-smmu@0x50a0000 {
			compatible = "qcom,qsmmu-v500";
			reg = <0x50a0000 0x10000 0x50c2000 0x20>;
			reg-names = "base\0tcu-base";
			#iommu-cells = <0x02>;
			qcom,dynamic;
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			qcom,disable-atos;
			#global-interrupts = <0x01>;
			qcom,regulator-names = "vdd";
			vdd-supply = <0xde>;
			clocks = <0x2f 0x30 0x2f 0x31 0x33 0x12 0x33 0x13>;
			clock-names = "gcc_gpu_memnoc_gfx_clk\0gcc_gpu_snoc_dvm_gfx_clk\0gpu_cc_ahb_clk\0gpu_cc_hlos1_vote_gpu_smmu_clk";
			#size-cells = <0x01>;
			#address-cells = <0x01>;
			ranges;
			interrupts = <0x00 0x249 0x04 0x00 0x24e 0x04 0x00 0x24f 0x04 0x00 0x250 0x04 0x00 0x251 0x04 0x00 0x252 0x04 0x00 0x253 0x04 0x00 0x254 0x04 0x00 0x255 0x04>;
			qcom,actlr = <0x00 0x7ff 0x303>;
			phandle = <0xe2>;

			gfx_0_tbu@0x50c5000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x50c5000 0x1000 0x50c2200 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x00 0x400>;
				phandle = <0x38a>;
			};

			gfx_1_tbu@0x50c9000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x50c9000 0x1000 0x50c2208 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x400 0x400>;
				phandle = <0x38b>;
			};
		};

		apps-smmu@0x15000000 {
			compatible = "qcom,qsmmu-v500";
			reg = <0x15000000 0x80000 0x150c2000 0x20>;
			reg-names = "base\0tcu-base";
			#iommu-cells = <0x02>;
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			qcom,disable-atos;
			#global-interrupts = <0x01>;
			#size-cells = <0x01>;
			#address-cells = <0x01>;
			ranges;
			interrupts = <0x00 0x41 0x04 0x00 0x5e 0x04 0x00 0x5f 0x04 0x00 0x60 0x04 0x00 0x61 0x04 0x00 0x62 0x04 0x00 0x63 0x04 0x00 0x64 0x04 0x00 0x65 0x04 0x00 0x66 0x04 0x00 0x67 0x04 0x00 0x68 0x04 0x00 0x69 0x04 0x00 0x6a 0x04 0x00 0x6b 0x04 0x00 0x6c 0x04 0x00 0x6d 0x04 0x00 0x6e 0x04 0x00 0x6f 0x04 0x00 0x70 0x04 0x00 0x71 0x04 0x00 0x72 0x04 0x00 0x73 0x04 0x00 0x74 0x04 0x00 0x75 0x04 0x00 0x76 0x04 0x00 0xb5 0x04 0x00 0xb6 0x04 0x00 0xb7 0x04 0x00 0xb8 0x04 0x00 0xb9 0x04 0x00 0xba 0x04 0x00 0xbb 0x04 0x00 0xbc 0x04 0x00 0xbd 0x04 0x00 0xbe 0x04 0x00 0xbf 0x04 0x00 0xc0 0x04 0x00 0x13b 0x04 0x00 0x13c 0x04 0x00 0x13d 0x04 0x00 0x13e 0x04 0x00 0x13f 0x04 0x00 0x140 0x04 0x00 0x141 0x04 0x00 0x142 0x04 0x00 0x143 0x04 0x00 0x144 0x04 0x00 0x145 0x04 0x00 0x146 0x04 0x00 0x147 0x04 0x00 0x148 0x04 0x00 0x149 0x04 0x00 0x14a 0x04 0x00 0x14b 0x04 0x00 0x14c 0x04 0x00 0x14d 0x04 0x00 0x14e 0x04 0x00 0x14f 0x04 0x00 0x150 0x04 0x00 0x151 0x04 0x00 0x152 0x04 0x00 0x153 0x04 0x00 0x154 0x04 0x00 0x155 0x04>;
			qcom,msm-bus,name = "apps_smmu";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,active-only;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x00 0x00 0xa1 0x273 0x00 0x3e8>;
			qcom,actlr = <0x800 0x7ff 0x103>;
			phandle = <0x37>;

			anoc_1_tbu@0x150c5000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x150c5000 0x1000 0x150c2200 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x00 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0xfb>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x00 0x00 0xa1 0x273 0x00 0x3e8>;
				phandle = <0x38c>;
			};

			anoc_2_tbu@0x150c9000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x150c9000 0x1000 0x150c2208 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x400 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0xfc>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x00 0x00 0xa1 0x273 0x00 0x3e8>;
				phandle = <0x38d>;
			};

			mnoc_hf_0_tbu@0x150cd000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x150cd000 0x1000 0x150c2210 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x800 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0xfd>;
				qcom,msm-bus,name = "mnoc_hf_0_tbu";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x16 0x305 0x00 0x00 0x16 0x305 0x00 0x3e8>;
				phandle = <0x38e>;
			};

			mnoc_sf_0_tbu@0x150d1000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x150d1000 0x1000 0x150c2218 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0xc00 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0xfe>;
				qcom,msm-bus,name = "mnoc_sf_0_tbu";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x89 0x304 0x00 0x00 0x89 0x304 0x00 0x3e8>;
				phandle = <0x38f>;
			};

			compute_dsp_tbu@0x150d5000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x150d5000 0x1000 0x150c2220 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x1000 0x400>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x00 0x00 0xa1 0x273 0x00 0x3e8>;
				phandle = <0x390>;
			};

			adsp_tbu@0x150d9000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x150d9000 0x1000 0x150c2228 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x1400 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0xff>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x00 0x00 0xa1 0x273 0x00 0x3e8>;
				phandle = <0x391>;
			};
		};

		kgsl_iommu_test_device {
			compatible = "iommu-debug-test";
			iommus = <0xe2 0x07 0x00>;
		};

		kgsl_iommu_coherent_test_device {
			compatible = "iommu-debug-test";
			iommus = <0xe2 0x09 0x00>;
			dma-coherent;
		};

		apps_iommu_test_device {
			compatible = "iommu-debug-test";
			iommus = <0x37 0x21 0x00>;
		};

		apps_iommu_coherent_test_device {
			compatible = "iommu-debug-test";
			iommus = <0x37 0x23 0x00>;
			dma-coherent;
		};

		csr@6001000 {
			compatible = "qcom,coresight-csr";
			reg = <0x6001000 0x1000>;
			reg-names = "csr-base";
			coresight-name = "coresight-csr";
			qcom,usb-bam-support;
			qcom,hwctrl-set-support;
			qcom,set-byte-cntr-support;
			qcom,blk-size = <0x01>;
			phandle = <0x106>;
		};

		replicator@6046000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b909>;
			reg = <0x6046000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator-qdss";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x392>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x100>;
						phandle = <0x107>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x101>;
						phandle = <0x104>;
					};
				};

				port@2 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x102>;
						phandle = <0x108>;
					};
				};
			};
		};

		replicator@604a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b909>;
			reg = <0x604a000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator-qdss1";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x393>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x103>;
						phandle = <0x149>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x104>;
						phandle = <0x101>;
					};
				};
			};
		};

		tmc@6048000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b961>;
			reg = <0x6048000 0x1000 0x6064000 0x15000>;
			reg-names = "tmc-base\0bam-base";
			qcom,smmu-s1-bypass;
			iommus = <0x37 0x1e0 0x00 0x37 0xa0 0x00>;
			arm,buffer-size = <0x400000>;
			coresight-name = "coresight-tmc-etr";
			coresight-ctis = <0x105>;
			coresight-csr = <0x106>;
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			interrupts = <0x00 0x10e 0x01>;
			interrupt-names = "byte-cntr-irq";
			phandle = <0x394>;

			port {

				endpoint {
					slave-mode;
					remote-endpoint = <0x107>;
					phandle = <0x100>;
				};
			};
		};

		tmc@6047000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b961>;
			reg = <0x6047000 0x1000>;
			reg-names = "tmc-base";
			coresight-name = "coresight-tmc-etf";
			coresight-ctis = <0x105>;
			coresight-csr = <0x106>;
			arm,default-sink;
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x395>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x108>;
						phandle = <0x102>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x109>;
						phandle = <0x10a>;
					};
				};
			};
		};

		funnel@6045000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6045000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-merg";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x396>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x10a>;
						phandle = <0x109>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x10b>;
						phandle = <0x10d>;
					};
				};

				port@2 {
					reg = <0x01>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x10c>;
						phandle = <0x13f>;
					};
				};
			};
		};

		funnel@6041000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6041000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in0";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x397>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x10d>;
						phandle = <0x10b>;
					};
				};

				port@1 {
					reg = <0x06>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x10e>;
						phandle = <0x110>;
					};
				};

				port@2 {
					reg = <0x07>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x10f>;
						phandle = <0x13e>;
					};
				};
			};
		};

		funnel@6005000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6005000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-qatb";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x398>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x110>;
						phandle = <0x10e>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x111>;
						phandle = <0x114>;
					};
				};

				port@2 {
					reg = <0x05>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x112>;
						phandle = <0x124>;
					};
				};

				port@3 {
					reg = <0x07>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x113>;
						phandle = <0x135>;
					};
				};
			};
		};

		tpda@6004000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x6004000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda";
			qcom,tpda-atid = <0x41>;
			qcom,bc-elem-size = <0x0a 0x20 0x0d 0x20>;
			qcom,tc-elem-size = <0x0d 0x20>;
			qcom,dsb-elem-size = <0x00 0x20 0x02 0x20 0x03 0x20 0x05 0x20 0x06 0x20 0x0a 0x20 0x0b 0x20 0x0d 0x20>;
			qcom,cmb-elem-size = <0x03 0x40 0x07 0x40 0x0d 0x40>;
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x399>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x114>;
						phandle = <0x111>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x115>;
						phandle = <0x121>;
					};
				};

				port@2 {
					reg = <0x04>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x116>;
						phandle = <0x122>;
					};
				};

				port@3 {
					reg = <0x05>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x117>;
						phandle = <0x130>;
					};
				};

				port@4 {
					reg = <0x06>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x118>;
						phandle = <0x133>;
					};
				};

				port@5 {
					reg = <0x07>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x119>;
						phandle = <0x139>;
					};
				};

				port@6 {
					reg = <0x08>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x11a>;
						phandle = <0x13a>;
					};
				};

				port@7 {
					reg = <0x09>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x11b>;
						phandle = <0x13b>;
					};
				};

				port@8 {
					reg = <0x0b>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x11c>;
						phandle = <0x13c>;
					};
				};

				port@9 {
					reg = <0x0e>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x11d>;
						phandle = <0x13d>;
					};
				};

				port@10 {
					reg = <0x0c>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x11e>;
						phandle = <0x120>;
					};
				};
			};
		};

		tpdm@699c000 {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-wcss";
			qcom,dummy-source;
			phandle = <0x39a>;

			port {

				endpoint {
					remote-endpoint = <0x11f>;
					phandle = <0x141>;
				};
			};
		};

		tpdm@6b48000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6b48000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-west";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			status = "disabled";
			phandle = <0x39b>;

			port {

				endpoint {
					remote-endpoint = <0x120>;
					phandle = <0x11e>;
				};
			};
		};

		tpdm@6c28000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6c28000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-center";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x39c>;

			port {

				endpoint {
					remote-endpoint = <0x121>;
					phandle = <0x115>;
				};
			};
		};

		funnel@69c3000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x69c3000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-monaq";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x39d>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x122>;
						phandle = <0x116>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x123>;
						phandle = <0x12f>;
					};
				};
			};
		};

		funnel_1@69c3000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x69c1000 0x01 0x69c3000 0x1000>;
			reg-names = "funnel-base-dummy\0funnel-base-real";
			coresight-name = "coresight-funnel-monaq1";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			qcom,duplicate-funnel;
			phandle = <0x39e>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x124>;
						phandle = <0x112>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x125>;
						phandle = <0x12e>;
					};
				};

				port@2 {
					reg = <0x07>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x126>;
						phandle = <0x128>;
					};
				};

				port@3 {
					reg = <0x06>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x127>;
						phandle = <0x12d>;
					};
				};
			};
		};

		funnel@6832000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6832000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-modem";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x39f>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x128>;
						phandle = <0x126>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x129>;
						phandle = <0x12a>;
					};
				};
			};
		};

		tpda@6831000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x6831000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-modem";
			qcom,tpda-atid = <0x43>;
			qcom,dsb-elem-size = <0x00 0x20>;
			qcom,cmb-elem-size = <0x00 0x40>;
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3a0>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x12a>;
						phandle = <0x129>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x12b>;
						phandle = <0x12c>;
					};
				};
			};
		};

		tpdm@6830000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6830000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-modem";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3a1>;

			port {

				endpoint {
					remote-endpoint = <0x12c>;
					phandle = <0x12b>;
				};
			};
		};

		modem_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem-etm0";
			qcom,inst-id = <0x02>;

			port {

				endpoint {
					remote-endpoint = <0x12d>;
					phandle = <0x127>;
				};
			};
		};

		audio_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-audio-etm0";
			qcom,inst-id = <0x05>;

			port {

				endpoint {
					remote-endpoint = <0x12e>;
					phandle = <0x125>;
				};
			};
		};

		tpdm@69c0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x69c0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-monaq";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3a2>;

			port {

				endpoint {
					remote-endpoint = <0x12f>;
					phandle = <0x123>;
				};
			};
		};

		funnel@6a05000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6a05000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-ddr-0";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3a3>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x130>;
						phandle = <0x117>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x131>;
						phandle = <0x132>;
					};
				};
			};
		};

		tpdm@6a00000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6a00000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ddr";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x3a4>;

			port {

				endpoint {
					remote-endpoint = <0x132>;
					phandle = <0x131>;
				};
			};
		};

		funnel@6861000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6861000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-turing";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3a5>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x133>;
						phandle = <0x118>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x134>;
						phandle = <0x138>;
					};
				};
			};
		};

		funnel_1@6861000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6867010 0x10 0x6861000 0x1000>;
			reg-names = "funnel-base-dummy\0funnel-base-real";
			coresight-name = "coresight-funnel-turing1";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			qcom,duplicate-funnel;
			phandle = <0x3a6>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x135>;
						phandle = <0x113>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x136>;
						phandle = <0x137>;
					};
				};
			};
		};

		turing_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-turing-etm0";
			qcom,inst-id = <0x0d>;

			port {

				endpoint {
					remote-endpoint = <0x137>;
					phandle = <0x136>;
				};
			};
		};

		tpdm@6860000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6860000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-turing";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x3a7>;

			port {

				endpoint {
					remote-endpoint = <0x138>;
					phandle = <0x134>;
				};
			};
		};

		tpdm@6840000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6840000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-vsense";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3a8>;

			port {

				endpoint {
					remote-endpoint = <0x139>;
					phandle = <0x119>;
				};
			};
		};

		tpdm@6870000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6870000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dcc";
			status = "disabled";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3a9>;

			port {

				endpoint {
					remote-endpoint = <0x13a>;
					phandle = <0x11a>;
				};
			};
		};

		tpdm@684c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x684c000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-prng";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3aa>;

			port {

				endpoint {
					remote-endpoint = <0x13b>;
					phandle = <0x11b>;
				};
			};
		};

		tpdm@69d0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x69d0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-qm";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3ab>;

			port {

				endpoint {
					remote-endpoint = <0x13c>;
					phandle = <0x11c>;
				};
			};
		};

		tpdm@6850000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6850000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-pimem";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3ac>;

			port {

				endpoint {
					remote-endpoint = <0x13d>;
					phandle = <0x11d>;
				};
			};
		};

		stm@6002000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b962>;
			reg = <0x6002000 0x1000 0x16280000 0x180000>;
			reg-names = "stm-base\0stm-stimulus-base";
			coresight-name = "coresight-stm";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3ad>;

			port {

				endpoint {
					remote-endpoint = <0x13e>;
					phandle = <0x10f>;
				};
			};
		};

		funnel@6042000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6042000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in1";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3ae>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x13f>;
						phandle = <0x10c>;
					};
				};

				port@1 {
					reg = <0x03>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x140>;
						phandle = <0x144>;
					};
				};

				port@2 {
					reg = <0x04>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x141>;
						phandle = <0x11f>;
					};
				};

				port@3 {
					reg = <0x07>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x142>;
						phandle = <0x159>;
					};
				};
			};
		};

		replicator@6b0a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b909>;
			reg = <0x6b0a000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator-swao";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3af>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x143>;
						phandle = <0x150>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x144>;
						phandle = <0x140>;
					};
				};

				port@2 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x145>;
						phandle = <0x146>;
					};
				};
			};
		};

		tmc@6b09000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b961>;
			reg = <0x6b09000 0x1000>;
			reg-names = "tmc-base";
			coresight-name = "coresight-tmc-etf-swao";
			coresight-csr = <0x106>;
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3b0>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x146>;
						phandle = <0x145>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x147>;
						phandle = <0x148>;
					};
				};
			};
		};

		csr@6b0e000 {
			compatible = "qcom,coresight-csr";
			reg = <0x6b0e000 0x1000>;
			reg-names = "csr-base";
			coresight-name = "coresight-swao-csr";
			qcom,timestamp-support;
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			qcom,blk-size = <0x01>;
			phandle = <0x3b1>;
		};

		funnel@6b08000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6b08000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-swao";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3b2>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x148>;
						phandle = <0x147>;
					};
				};

				port@1 {
					reg = <0x06>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x149>;
						phandle = <0x103>;
					};
				};

				port@2 {
					reg = <0x07>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x14a>;
						phandle = <0x14b>;
					};
				};
			};
		};

		tpda@6b01000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x6b01000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-swao";
			qcom,tpda-atid = <0x47>;
			qcom,dsb-elem-size = <0x01 0x20>;
			qcom,cmb-elem-size = <0x00 0x40>;
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3b3>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x14b>;
						phandle = <0x14a>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x14c>;
						phandle = <0x14e>;
					};
				};

				port@2 {
					reg = <0x01>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x14d>;
						phandle = <0x14f>;
					};
				};
			};
		};

		tpdm@6b02000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6b02000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-swao-0";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3b4>;

			port {

				endpoint {
					remote-endpoint = <0x14e>;
					phandle = <0x14c>;
				};
			};
		};

		tpdm@6b03000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6b03000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-swao-1";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x3b5>;

			port {

				endpoint {
					remote-endpoint = <0x14f>;
					phandle = <0x14d>;
				};
			};
		};

		dummy_sink {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-eud";
			qcom,dummy-sink;
			phandle = <0x3b6>;

			port {

				endpoint {
					slave-mode;
					remote-endpoint = <0x150>;
					phandle = <0x143>;
				};
			};
		};

		cti@6c29000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6c29000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlct_cti0";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3b7>;
		};

		cti@6c2a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6c2a000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlct_cti1";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3b8>;
		};

		cti@6a02000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6a02000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_0_cti0";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3b9>;
		};

		cti@6a03000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6a03000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_0_cti1";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3ba>;
		};

		cti@6a10000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6a10000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_1_cti0";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3bb>;
		};

		cti@6a11000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6a11000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_1_cti1";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3bc>;
		};

		cti@683b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x683b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-mss-q6";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3bd>;
		};

		cti@6867000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6867000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-turing";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3be>;
		};

		cti@6b10000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6b10000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ssc_sdc_cti2";
			status = "disabled";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3bf>;
		};

		cti@6b11000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6b11000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ssc_cti1";
			status = "disabled";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3c0>;
		};

		cti@6b1b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6b1b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ssc_q6_cti0";
			status = "disabled";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3c1>;
		};

		cti@6b1e000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6b1e000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ssc_noc";
			status = "disabled";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3c2>;
		};

		cti@6b1f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6b1f000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ssc_noc_cti6";
			status = "disabled";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3c3>;
		};

		cti@6b04000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6b04000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-swao_cti0";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3c4>;
		};

		cti@6b05000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6b05000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-swao_cti1";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3c5>;
		};

		cti@6b06000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6b06000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-swao_cti2";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3c6>;
		};

		cti@6b07000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6b07000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-swao_cti3";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3c7>;
		};

		cti@6b21000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6b21000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-aop-m3";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3c8>;
		};

		cti@6c13000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6c13000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-titan";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3c9>;
		};

		cti@6c20000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6c20000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-venus-arm9";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3ca>;
		};

		cti@78e0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x78e0000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-apss_cti0";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3cb>;
		};

		cti@78f0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x78f0000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-apss_cti1";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3cc>;
		};

		cti@7900000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7900000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-apss_cti2";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3cd>;
		};

		cti@6010000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6010000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti0";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x105>;
		};

		cti@6011000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6011000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti1";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3ce>;
		};

		cti@6012000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6012000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti2";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3cf>;
		};

		cti@6013000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6013000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti3";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3d0>;
		};

		cti@6014000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6014000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti4";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3d1>;
		};

		cti@6015000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6015000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti5";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3d2>;
		};

		cti@6016000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6016000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti6";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3d3>;
		};

		cti@6017000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6017000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti7";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3d4>;
		};

		cti@6018000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6018000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti8";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3d5>;
		};

		cti@6019000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6019000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti9";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3d6>;
		};

		cti@601a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601a000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti10";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3d7>;
		};

		cti@601b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti11";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3d8>;
		};

		cti@601c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601c000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti12";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3d9>;
		};

		cti@601d000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601d000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti13";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3da>;
		};

		cti@601e000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601e000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti14";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3db>;
		};

		cti@601f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601f000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti15";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3dc>;
		};

		cti@7020000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7020000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu0";
			cpu = <0x11>;
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3dd>;
		};

		cti@7120000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7120000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu1";
			cpu = <0x12>;
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3de>;
		};

		cti@7220000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7220000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu2";
			cpu = <0x13>;
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3df>;
		};

		cti@7320000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7320000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu3";
			cpu = <0x14>;
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3e0>;
		};

		cti@7420000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7420000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu4";
			cpu = <0x15>;
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3e1>;
		};

		cti@7520000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7520000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu5";
			cpu = <0x16>;
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3e2>;
		};

		cti@7620000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7620000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu6";
			cpu = <0x17>;
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3e3>;
		};

		cti@7720000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7720000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu7";
			cpu = <0x18>;
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3e4>;
		};

		etm@7040000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7040000 0x1000>;
			cpu = <0x11>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm0";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3e5>;

			port {

				endpoint {
					remote-endpoint = <0x151>;
					phandle = <0x16c>;
				};
			};
		};

		etm@7140000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7140000 0x1000>;
			cpu = <0x12>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm1";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3e6>;

			port {

				endpoint {
					remote-endpoint = <0x152>;
					phandle = <0x16d>;
				};
			};
		};

		etm@7240000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7240000 0x1000>;
			cpu = <0x13>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm2";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3e7>;

			port {

				endpoint {
					remote-endpoint = <0x153>;
					phandle = <0x16e>;
				};
			};
		};

		etm@7340000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7340000 0x1000>;
			cpu = <0x14>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm3";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3e8>;

			port {

				endpoint {
					remote-endpoint = <0x154>;
					phandle = <0x16f>;
				};
			};
		};

		etm@7440000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7440000 0x1000>;
			cpu = <0x15>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm4";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3e9>;

			port {

				endpoint {
					remote-endpoint = <0x155>;
					phandle = <0x170>;
				};
			};
		};

		etm@7540000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7540000 0x1000>;
			cpu = <0x16>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm5";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3ea>;

			port {

				endpoint {
					remote-endpoint = <0x156>;
					phandle = <0x171>;
				};
			};
		};

		etm@7640000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7640000 0x1000>;
			cpu = <0x17>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm6";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3eb>;

			port {

				endpoint {
					remote-endpoint = <0x157>;
					phandle = <0x172>;
				};
			};
		};

		etm@7740000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7740000 0x1000>;
			cpu = <0x18>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm7";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3ec>;

			port {

				endpoint {
					remote-endpoint = <0x158>;
					phandle = <0x173>;
				};
			};
		};

		funnel@7810000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x7810000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-apss-merg";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3ed>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x159>;
						phandle = <0x142>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x15a>;
						phandle = <0x16b>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x15b>;
						phandle = <0x15f>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x15c>;
						phandle = <0x165>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x15d>;
						phandle = <0x168>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x15e>;
						phandle = <0x162>;
					};
				};
			};
		};

		tpda@7832000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x7832000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-olc";
			qcom,tpda-atid = <0x45>;
			qcom,cmb-elem-size = <0x00 0x40>;
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3ee>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x15f>;
						phandle = <0x15b>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x160>;
						phandle = <0x161>;
					};
				};
			};
		};

		tpdm@7830000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x7830000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-olc";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3ef>;

			port {

				endpoint {
					remote-endpoint = <0x161>;
					phandle = <0x160>;
				};
			};
		};

		tpda@7862000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x7862000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-apss";
			qcom,tpda-atid = <0x42>;
			qcom,dsb-elem-size = <0x00 0x20>;
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3f0>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x162>;
						phandle = <0x15e>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x163>;
						phandle = <0x164>;
					};
				};
			};
		};

		tpdm@7860000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x7860000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-apss";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3f1>;

			port {

				endpoint {
					remote-endpoint = <0x164>;
					phandle = <0x163>;
				};
			};
		};

		tpda@78c0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x78c0000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-llm-silver";
			qcom,tpda-atid = <0x48>;
			qcom,cmb-elem-size = <0x00 0x20>;
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3f2>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x165>;
						phandle = <0x15c>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x166>;
						phandle = <0x167>;
					};
				};
			};
		};

		tpdm@78a0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x78a0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-llm-silver";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3f3>;

			port {

				endpoint {
					remote-endpoint = <0x167>;
					phandle = <0x166>;
				};
			};
		};

		tpda@78d0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x78d0000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-llm-gold";
			qcom,tpda-atid = <0x49>;
			qcom,cmb-elem-size = <0x00 0x20>;
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3f4>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x168>;
						phandle = <0x15d>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x169>;
						phandle = <0x16a>;
					};
				};
			};
		};

		tpdm@78b0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x78b0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-llm-gold";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3f5>;

			port {

				endpoint {
					remote-endpoint = <0x16a>;
					phandle = <0x169>;
				};
			};
		};

		funnel@7800000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x7800000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-apss";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3f6>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x16b>;
						phandle = <0x15a>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x16c>;
						phandle = <0x151>;
					};
				};

				port@2 {
					reg = <0x01>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x16d>;
						phandle = <0x152>;
					};
				};

				port@3 {
					reg = <0x02>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x16e>;
						phandle = <0x153>;
					};
				};

				port@4 {
					reg = <0x03>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x16f>;
						phandle = <0x154>;
					};
				};

				port@5 {
					reg = <0x04>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x170>;
						phandle = <0x155>;
					};
				};

				port@6 {
					reg = <0x05>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x171>;
						phandle = <0x156>;
					};
				};

				port@7 {
					reg = <0x06>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x172>;
						phandle = <0x157>;
					};
				};

				port@8 {
					reg = <0x07>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x173>;
						phandle = <0x158>;
					};
				};
			};
		};

		hwevent@91866f0 {
			compatible = "qcom,coresight-hwevent";
			reg = <0x91866f0 0x04 0x91966f0 0x04 0x9186038 0x04 0x9196038 0x04 0x17e00034 0x04 0x18200050 0x80 0x2c8d050 0x80 0xaf20050 0x80>;
			reg-names = "ddr-ch0-cfg\0ddr-ch23-cfg\0ddr-ch0-ctrl\0ddr-ch23-ctrl\0apss-testbus-mux-cfg\0apss-rsc-hwevent-mux0-select\0gpu-rsc-hwevent-mux0-select\0sde-rsc-hwevent-mux0-select";
			coresight-name = "coresight-hwevent";
			coresight-csr = <0x106>;
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3f7>;
		};

		tgu@6b0c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b999>;
			reg = <0x6b0c000 0x1000>;
			reg-names = "tgu-base";
			tgu-steps = <0x03>;
			tgu-conditions = <0x04>;
			tgu-regs = <0x04>;
			tgu-timer-counters = <0x08>;
			coresight-name = "coresight-tgu-ipcb";
			clocks = <0x56 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x3f8>;
		};

		ad-hoc-bus {
			compatible = "qcom,msm-bus-device";
			reg = <0x1700000 0x40000 0x1500000 0x40000 0x9160000 0x40000 0x9680000 0x60000 0x1380000 0x40000 0x1740000 0x40000 0x1620000 0x40000 0x1620000 0x40000 0x1620000 0x40000>;
			reg-names = "aggre1_noc-base\0config_noc-base\0dc_noc-base\0gem_noc-base\0mc_virt-base\0mmss_noc-base\0system_noc-base\0ipa_virt-base\0camnoc_virt-base";
			mbox-names = "apps_rsc\0disp_rsc";
			mboxes = <0x1a 0x00 0x174 0x00>;
			phandle = <0x3f9>;

			rsc-apps {
				cell-id = <0x1f40>;
				label = "apps_rsc";
				qcom,rsc-dev;
				qcom,req_state = <0x02>;
				phandle = <0x175>;
			};

			rsc-disp {
				cell-id = <0x1f41>;
				label = "disp_rsc";
				qcom,rsc-dev;
				qcom,req_state = <0x02>;
				phandle = <0x176>;
			};

			bcm-acv {
				cell-id = <0x1b7e>;
				label = "ACV";
				qcom,bcm-name = "ACV";
				qcom,rscs = <0x175>;
				qcom,bcm-dev;
				phandle = <0x1eb>;
			};

			bcm-alc {
				cell-id = <0x1b7f>;
				label = "ALC";
				qcom,bcm-name = "ALC";
				qcom,rscs = <0x175>;
				qcom,bcm-dev;
				phandle = <0x1d0>;
			};

			bcm-mc0 {
				cell-id = <0x1b58>;
				label = "MC0";
				qcom,bcm-name = "MC0";
				qcom,rscs = <0x175>;
				qcom,bcm-dev;
				phandle = <0x1ea>;
			};

			bcm-sh0 {
				cell-id = <0x1b5b>;
				label = "SH0";
				qcom,bcm-name = "SH0";
				qcom,rscs = <0x175>;
				qcom,bcm-dev;
				phandle = <0x1e7>;
			};

			bcm-mm0 {
				cell-id = <0x1b63>;
				label = "MM0";
				qcom,bcm-name = "MM0";
				qcom,rscs = <0x175>;
				qcom,bcm-dev;
				phandle = <0x1ee>;
			};

			bcm-mm1 {
				cell-id = <0x1b64>;
				label = "MM1";
				qcom,bcm-name = "MM1";
				qcom,rscs = <0x175>;
				qcom,bcm-dev;
				phandle = <0x181>;
			};

			bcm-sh2 {
				cell-id = <0x1b5d>;
				label = "SH2";
				qcom,bcm-name = "SH2";
				qcom,rscs = <0x175>;
				qcom,bcm-dev;
				phandle = <0x1b3>;
			};

			bcm-mm2 {
				cell-id = <0x1b65>;
				label = "MM2";
				qcom,bcm-name = "MM2";
				qcom,rscs = <0x175>;
				qcom,bcm-dev;
				phandle = <0x1be>;
			};

			bcm-sh3 {
				cell-id = <0x1b5e>;
				label = "SH3";
				qcom,bcm-name = "SH3";
				qcom,rscs = <0x175>;
				qcom,bcm-dev;
				phandle = <0x1e5>;
			};

			bcm-mm3 {
				cell-id = <0x1b66>;
				label = "MM3";
				qcom,bcm-name = "MM3";
				qcom,rscs = <0x175>;
				qcom,bcm-dev;
				phandle = <0x1bf>;
			};

			bcm-sn0 {
				cell-id = <0x1b6a>;
				label = "SN0";
				qcom,bcm-name = "SN0";
				qcom,rscs = <0x175>;
				qcom,bcm-dev;
				phandle = <0x1f1>;
			};

			bcm-ce0 {
				cell-id = <0x1b7a>;
				label = "CE0";
				qcom,bcm-name = "CE0";
				qcom,rscs = <0x175>;
				qcom,bcm-dev;
				phandle = <0x17c>;
			};

			bcm-ip0 {
				cell-id = <0x1b7b>;
				label = "IP0";
				qcom,bcm-name = "IP0";
				qcom,rscs = <0x175>;
				qcom,bcm-dev;
				phandle = <0x1e9>;
			};

			bcm-cn0 {
				cell-id = <0x1b7c>;
				label = "CN0";
				qcom,bcm-name = "CN0";
				qcom,rscs = <0x175>;
				qcom,bcm-dev;
				phandle = <0x184>;
			};

			bcm-qup0 {
				cell-id = <0x1b80>;
				label = "QUP0";
				qcom,bcm-name = "QUP0";
				qcom,rscs = <0x175>;
				qcom,bcm-dev;
				phandle = <0x17b>;
			};

			bcm-sn1 {
				cell-id = <0x1b6b>;
				label = "SN1";
				qcom,bcm-name = "SN1";
				qcom,rscs = <0x175>;
				qcom,bcm-dev;
				phandle = <0x1f4>;
			};

			bcm-cn1 {
				cell-id = <0x1b7d>;
				label = "CN1";
				qcom,bcm-name = "CN1";
				qcom,rscs = <0x175>;
				qcom,bcm-dev;
				phandle = <0x17a>;
			};

			bcm-sn2 {
				cell-id = <0x1b6c>;
				label = "SN2";
				qcom,bcm-name = "SN2";
				qcom,rscs = <0x175>;
				qcom,bcm-dev;
				phandle = <0x1f3>;
			};

			bcm-sn3 {
				cell-id = <0x1b6d>;
				label = "SN3";
				qcom,bcm-name = "SN3";
				qcom,rscs = <0x175>;
				qcom,bcm-dev;
				phandle = <0x1dd>;
			};

			bcm-sn4 {
				cell-id = <0x1b6e>;
				label = "SN4";
				qcom,bcm-name = "SN4";
				qcom,rscs = <0x175>;
				qcom,bcm-dev;
				phandle = <0x1f5>;
			};

			bcm-sn5 {
				cell-id = <0x1b6f>;
				label = "SN5";
				qcom,bcm-name = "SN5";
				qcom,rscs = <0x175>;
				qcom,bcm-dev;
				phandle = <0x1f6>;
			};

			bcm-sn8 {
				cell-id = <0x1b72>;
				label = "SN8";
				qcom,bcm-name = "SN8";
				qcom,rscs = <0x175>;
				qcom,bcm-dev;
				phandle = <0x1cc>;
			};

			bcm-sn9 {
				cell-id = <0x1b73>;
				label = "SN9";
				qcom,bcm-name = "SN9";
				qcom,rscs = <0x175>;
				qcom,bcm-dev;
				phandle = <0x1ca>;
			};

			bcm-sn12 {
				cell-id = <0x1b76>;
				label = "SN12";
				qcom,bcm-name = "SN12";
				qcom,rscs = <0x175>;
				qcom,bcm-dev;
				phandle = <0x1cf>;
			};

			bcm-sn13 {
				cell-id = <0x1b77>;
				label = "SN13";
				qcom,bcm-name = "SN13";
				qcom,rscs = <0x175>;
				qcom,bcm-dev;
				phandle = <0x1cd>;
			};

			bcm-sn14 {
				cell-id = <0x1b78>;
				label = "SN14";
				qcom,bcm-name = "SN14";
				qcom,rscs = <0x175>;
				qcom,bcm-dev;
				phandle = <0x1dc>;
			};

			bcm-sn15 {
				cell-id = <0x1b79>;
				label = "SN15";
				qcom,bcm-name = "SN15";
				qcom,rscs = <0x175>;
				qcom,bcm-dev;
				phandle = <0x1cb>;
			};

			bcm-mc0_display {
				cell-id = <0x6978>;
				label = "MC0_DISPLAY";
				qcom,bcm-name = "MC0";
				qcom,rscs = <0x176>;
				qcom,bcm-dev;
				phandle = <0x1f9>;
			};

			bcm-sh0_display {
				cell-id = <0x6979>;
				label = "SH0_DISPLAY";
				qcom,bcm-name = "SH0";
				qcom,rscs = <0x176>;
				qcom,bcm-dev;
				phandle = <0x1f8>;
			};

			bcm-mm0_display {
				cell-id = <0x697a>;
				label = "MM0_DISPLAY";
				qcom,bcm-name = "MM0";
				qcom,rscs = <0x176>;
				qcom,bcm-dev;
				phandle = <0x1fd>;
			};

			bcm-mm1_display {
				cell-id = <0x697b>;
				label = "MM1_DISPLAY";
				qcom,bcm-name = "MM1";
				qcom,rscs = <0x176>;
				qcom,bcm-dev;
				phandle = <0x1d7>;
			};

			bcm-mm2_display {
				cell-id = <0x697c>;
				label = "MM2_DISPLAY";
				qcom,bcm-name = "MM2";
				qcom,rscs = <0x176>;
				qcom,bcm-dev;
				phandle = <0x1fb>;
			};

			fab-aggre1_noc {
				cell-id = <0x1802>;
				label = "fab-aggre1_noc";
				qcom,fab-dev;
				qcom,base-name = "aggre1_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x4000>;
				qcom,sbm-offset = <0x00>;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x178>;
			};

			fab-camnoc_virt {
				cell-id = <0x180a>;
				label = "fab-camnoc_virt";
				qcom,fab-dev;
				qcom,base-name = "camnoc_virt-base";
				qcom,qos-off = <0x00>;
				qcom,base-offset = <0x00>;
				qcom,sbm-offset = <0x00>;
				qcom,bypass-qos-prg;
				clocks;
				phandle = <0x180>;
			};

			fab-config_noc {
				cell-id = <0x1400>;
				label = "fab-config_noc";
				qcom,fab-dev;
				qcom,base-name = "config_noc-base";
				qcom,qos-off = <0x00>;
				qcom,base-offset = <0x00>;
				qcom,sbm-offset = <0x00>;
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x183>;
			};

			fab-dc_noc {
				cell-id = <0x1806>;
				label = "fab-dc_noc";
				qcom,fab-dev;
				qcom,base-name = "dc_noc-base";
				qcom,qos-off = <0x00>;
				qcom,base-offset = <0x00>;
				qcom,sbm-offset = <0x00>;
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x1ae>;
			};

			fab-gem_noc {
				cell-id = <0x180c>;
				label = "fab-gem_noc";
				qcom,fab-dev;
				qcom,base-name = "gem_noc-base";
				qcom,qos-off = <0x80>;
				qcom,base-offset = <0x2b000>;
				qcom,sbm-offset = <0x00>;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x1b2>;
			};

			fab-ipa_virt {
				cell-id = <0x1809>;
				label = "fab-ipa_virt";
				qcom,fab-dev;
				qcom,base-name = "ipa_virt-base";
				qcom,qos-off = <0x00>;
				qcom,base-offset = <0x00>;
				qcom,sbm-offset = <0x00>;
				qcom,bypass-qos-prg;
				clocks;
				phandle = <0x1b7>;
			};

			fab-mc_virt {
				cell-id = <0x1807>;
				label = "fab-mc_virt";
				qcom,fab-dev;
				qcom,base-name = "mc_virt-base";
				qcom,qos-off = <0x00>;
				qcom,base-offset = <0x00>;
				qcom,sbm-offset = <0x00>;
				qcom,bypass-qos-prg;
				clocks;
				phandle = <0x1b9>;
			};

			fab-mmss_noc {
				cell-id = <0x800>;
				label = "fab-mmss_noc";
				qcom,fab-dev;
				qcom,base-name = "mmss_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x9000>;
				qcom,sbm-offset = <0x00>;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x1bb>;
			};

			fab-system_noc {
				cell-id = <0x400>;
				label = "fab-system_noc";
				qcom,fab-dev;
				qcom,base-name = "system_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0xb000>;
				qcom,sbm-offset = <0x00>;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x1c1>;
			};

			fab-gem_noc_display {
				cell-id = <0x6593>;
				label = "fab-gem_noc_display";
				qcom,fab-dev;
				qcom,base-name = "gem_noc-base";
				qcom,qos-off = <0x80>;
				qcom,base-offset = <0x2b000>;
				qcom,sbm-offset = <0x00>;
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x1d2>;
			};

			fab-mc_virt_display {
				cell-id = <0x6590>;
				label = "fab-mc_virt_display";
				qcom,fab-dev;
				qcom,base-name = "mc_virt-base";
				qcom,qos-off = <0x00>;
				qcom,base-offset = <0x00>;
				qcom,sbm-offset = <0x00>;
				qcom,bypass-qos-prg;
				clocks;
				phandle = <0x1d4>;
			};

			fab-mmss_noc_display {
				cell-id = <0x6592>;
				label = "fab-mmss_noc_display";
				qcom,fab-dev;
				qcom,base-name = "mmss_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x9000>;
				qcom,sbm-offset = <0x00>;
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x1d6>;
			};

			mas-qhm-a1noc-cfg {
				cell-id = <0x79>;
				label = "mas-qhm-a1noc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x177>;
				qcom,bus-dev = <0x178>;
				phandle = <0x1de>;
			};

			mas-qhm-qdss-bam {
				cell-id = <0x35>;
				label = "mas-qhm-qdss-bam";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x08>;
				qcom,connections = <0x179>;
				qcom,bus-dev = <0x178>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x3fa>;
			};

			mas-qhm-qspi {
				cell-id = <0xa2>;
				label = "mas-qhm-qspi";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x12>;
				qcom,connections = <0x179>;
				qcom,bus-dev = <0x178>;
				qcom,bcms = <0x17a>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x3fb>;
			};

			mas-qhm-qup0 {
				cell-id = <0x97>;
				label = "mas-qhm-qup0";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x0c>;
				qcom,connections = <0x179>;
				qcom,bus-dev = <0x178>;
				qcom,bcms = <0x17b>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x3fc>;
			};

			mas-qhm-qup1 {
				cell-id = <0x98>;
				label = "mas-qhm-qup1";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x0e>;
				qcom,connections = <0x179>;
				qcom,bus-dev = <0x178>;
				qcom,bcms = <0x17b>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x3fd>;
			};

			mas-qnm-cnoc {
				cell-id = <0x76>;
				label = "mas-qnm-cnoc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x00>;
				qcom,connections = <0x179>;
				qcom,bus-dev = <0x178>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				qcom,forwarding;
				phandle = <0x1e2>;
			};

			mas-qxm-crypto {
				cell-id = <0x7d>;
				label = "mas-qxm-crypto";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x01>;
				qcom,connections = <0x179>;
				qcom,bus-dev = <0x178>;
				qcom,bcms = <0x17c>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				qcom,forwarding;
				phandle = <0x3fe>;
			};

			mas-qxm-ipa {
				cell-id = <0x5a>;
				label = "mas-qxm-ipa";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x02>;
				qcom,connections = <0x17d>;
				qcom,bus-dev = <0x178>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				qcom,forwarding;
				qcom,defer-init-qos;
				qcom,node-qos-bcms = <0x1b7b 0x00 0x01>;
				phandle = <0x3ff>;
			};

			mas-xm-emac-avb {
				cell-id = <0x62>;
				label = "mas-xm-emac-avb";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x06>;
				qcom,connections = <0x179>;
				qcom,bus-dev = <0x178>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x400>;
			};

			mas-xm-pcie {
				cell-id = <0x2d>;
				label = "mas-xm-pcie";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x0f>;
				qcom,connections = <0x17e>;
				qcom,bus-dev = <0x178>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				phandle = <0x401>;
			};

			mas-xm-qdss-etr {
				cell-id = <0x3c>;
				label = "mas-xm-qdss-etr";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x07>;
				qcom,connections = <0x179>;
				qcom,bus-dev = <0x178>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x402>;
			};

			mas-xm-sdc1 {
				cell-id = <0x4e>;
				label = "mas-xm-sdc1";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x0a>;
				qcom,connections = <0x179>;
				qcom,bus-dev = <0x178>;
				qcom,bcms = <0x17a>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x403>;
			};

			mas-xm-sdc2 {
				cell-id = <0x51>;
				label = "mas-xm-sdc2";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x12>;
				qcom,connections = <0x179>;
				qcom,bus-dev = <0x178>;
				qcom,bcms = <0x17a>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x404>;
			};

			mas-xm-ufs-mem {
				cell-id = <0x7b>;
				label = "mas-xm-ufs-mem";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x0d>;
				qcom,connections = <0x179>;
				qcom,bus-dev = <0x178>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x405>;

				qcom,node-qos-clks {
					clocks = <0x2f 0x0b>;
					clock-names = "clk-aggre-ufs-phy-axi-no-rate";
				};
			};

			mas-xm-usb2 {
				cell-id = <0xa9>;
				label = "mas-xm-usb2";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x11>;
				qcom,connections = <0x179>;
				qcom,bus-dev = <0x178>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x406>;

				qcom,node-qos-clks {
					clocks = <0x2f 0x0d>;
					clock-names = "clk-aggre-usb2-sec-axi-no-rate";
				};
			};

			mas-xm-usb3-0 {
				cell-id = <0x3d>;
				label = "mas-xm-usb3-0";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x09>;
				qcom,connections = <0x179>;
				qcom,bus-dev = <0x178>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x407>;

				qcom,node-qos-clks {
					clocks = <0x2f 0x0e>;
					clock-names = "clk-aggre-usb3-prim-axi-no-rate";
				};
			};

			mas-qxm-camnoc-hf0-uncomp {
				cell-id = <0x92>;
				label = "mas-qxm-camnoc-hf0-uncomp";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x17f>;
				qcom,bus-dev = <0x180>;
				qcom,bcms = <0x181>;
				phandle = <0x408>;
			};

			mas-qxm-camnoc-hf1-uncomp {
				cell-id = <0x93>;
				label = "mas-qxm-camnoc-hf1-uncomp";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x17f>;
				qcom,bus-dev = <0x180>;
				qcom,bcms = <0x181>;
				phandle = <0x409>;
			};

			mas-qxm-camnoc-sf-uncomp {
				cell-id = <0x94>;
				label = "mas-qxm-camnoc-sf-uncomp";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x17f>;
				qcom,bus-dev = <0x180>;
				qcom,bcms = <0x181>;
				phandle = <0x40a>;
			};

			mas-qhm-spdm {
				cell-id = <0x24>;
				label = "mas-qhm-spdm";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x182>;
				qcom,bus-dev = <0x183>;
				qcom,bcms = <0x184>;
				phandle = <0x40b>;
			};

			mas-qnm-snoc {
				cell-id = <0x2733>;
				label = "mas-qnm-snoc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x185 0x186 0x187 0x188 0x189 0x18a 0x18b 0x18c 0x18d 0x18e 0x18f 0x190 0x191 0x192 0x193 0x194 0x195 0x196 0x197 0x198 0x199 0x19a 0x19b 0x19c 0x19d 0x19e 0x19f 0x1a0 0x1a1 0x1a2 0x1a3 0x1a4 0x1a5 0x1a6 0x1a7 0x1a8 0x1a9 0x1aa 0x1ab>;
				qcom,bus-dev = <0x183>;
				qcom,bcms = <0x184>;
				phandle = <0x1ef>;
			};

			mas-xm-qdss-dap {
				cell-id = <0x4c>;
				label = "mas-xm-qdss-dap";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x185 0x186 0x187 0x188 0x189 0x18a 0x18b 0x18c 0x18d 0x18e 0x18f 0x190 0x191 0x192 0x193 0x194 0x182 0x195 0x196 0x197 0x198 0x199 0x19a 0x19b 0x19c 0x19d 0x19e 0x19f 0x1a0 0x1a1 0x1a2 0x1a3 0x1a4 0x1a5 0x1a6 0x1a7 0x1a8 0x1a9 0x1aa 0x1ab>;
				qcom,bus-dev = <0x183>;
				phandle = <0x40c>;
			};

			mas-qhm-cnoc {
				cell-id = <0x7e>;
				label = "mas-qhm-cnoc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x1ac 0x1ad>;
				qcom,bus-dev = <0x1ae>;
				phandle = <0x1df>;
			};

			mas-acm-apps {
				cell-id = <0x01>;
				label = "mas-acm-apps";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x60 0x62>;
				qcom,connections = <0x1af 0x1b0 0x1b1>;
				qcom,bus-dev = <0x1b2>;
				qcom,bcms = <0x1b3>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				phandle = <0x40d>;
			};

			mas-acm-gpu-tcu {
				cell-id = <0x9b>;
				label = "mas-acm-gpu-tcu";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x160>;
				qcom,connections = <0x1af 0x1b0>;
				qcom,bus-dev = <0x1b2>;
				qcom,ap-owned;
				qcom,prio = <0x06>;
				phandle = <0x40e>;
			};

			mas-acm-sys-tcu {
				cell-id = <0x9c>;
				label = "mas-acm-sys-tcu";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x180>;
				qcom,connections = <0x1af 0x1b0>;
				qcom,bus-dev = <0x1b2>;
				qcom,ap-owned;
				qcom,prio = <0x06>;
				phandle = <0x40f>;
			};

			mas-qhm-gemnoc-cfg {
				cell-id = <0x9d>;
				label = "mas-qhm-gemnoc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x1b4 0x1b5>;
				qcom,bus-dev = <0x1b2>;
				phandle = <0x1e3>;
			};

			mas-qnm-gpu {
				cell-id = <0x1a>;
				label = "mas-qnm-gpu";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x02>;
				qcom,qport = <0x120 0x121>;
				qcom,connections = <0x1af 0x1b0>;
				qcom,bus-dev = <0x1b2>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				phandle = <0x410>;
			};

			mas-qnm-mnoc-hf {
				cell-id = <0x84>;
				label = "mas-qnm-mnoc-hf";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x80>;
				qcom,connections = <0x1af>;
				qcom,bus-dev = <0x1b2>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x1ed>;
			};

			mas-qnm-mnoc-sf {
				cell-id = <0x85>;
				label = "mas-qnm-mnoc-sf";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x140>;
				qcom,connections = <0x1af 0x1b0>;
				qcom,bus-dev = <0x1b2>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x1ec>;
			};

			mas-qnm-snoc-gc {
				cell-id = <0x86>;
				label = "mas-qnm-snoc-gc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0xc0>;
				qcom,connections = <0x1af>;
				qcom,bus-dev = <0x1b2>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				phandle = <0x1f2>;
			};

			mas-qnm-snoc-sf {
				cell-id = <0x87>;
				label = "mas-qnm-snoc-sf";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0xa0>;
				qcom,connections = <0x1af>;
				qcom,bus-dev = <0x1b2>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				phandle = <0x1f0>;
			};

			mas-ipa-core-master {
				cell-id = <0x8f>;
				label = "mas-ipa-core-master";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x1b6>;
				qcom,bus-dev = <0x1b7>;
				phandle = <0x411>;
			};

			mas-llcc-mc {
				cell-id = <0x81>;
				label = "mas-llcc-mc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x02>;
				qcom,connections = <0x1b8>;
				qcom,bus-dev = <0x1b9>;
				phandle = <0x1e6>;
			};

			mas-qhm-mnoc-cfg {
				cell-id = <0x67>;
				label = "mas-qhm-mnoc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x1ba>;
				qcom,bus-dev = <0x1bb>;
				phandle = <0x1e0>;
			};

			mas-qxm-camnoc-hf0 {
				cell-id = <0x88>;
				label = "mas-qxm-camnoc-hf0";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x01>;
				qcom,connections = <0x1bc>;
				qcom,bus-dev = <0x1bb>;
				qcom,bcms = <0x181>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x412>;
			};

			mas-qxm-camnoc-hf1 {
				cell-id = <0x91>;
				label = "mas-qxm-camnoc-hf1";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x02>;
				qcom,connections = <0x1bc>;
				qcom,bus-dev = <0x1bb>;
				qcom,bcms = <0x181>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x413>;
			};

			mas-qxm-camnoc-sf {
				cell-id = <0x89>;
				label = "mas-qxm-camnoc-sf";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x00>;
				qcom,connections = <0x1bd>;
				qcom,bus-dev = <0x1bb>;
				qcom,bcms = <0x1be>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x414>;
			};

			mas-qxm-mdp0 {
				cell-id = <0x16>;
				label = "mas-qxm-mdp0";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x03>;
				qcom,connections = <0x1bc>;
				qcom,bus-dev = <0x1bb>;
				qcom,bcms = <0x181>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x415>;
			};

			mas-qxm-rot {
				cell-id = <0x19>;
				label = "mas-qxm-rot";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x05>;
				qcom,connections = <0x1bd>;
				qcom,bus-dev = <0x1bb>;
				qcom,bcms = <0x181>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x416>;
			};

			mas-qxm-venus0 {
				cell-id = <0x3f>;
				label = "mas-qxm-venus0";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x06>;
				qcom,connections = <0x1bd>;
				qcom,bus-dev = <0x1bb>;
				qcom,bcms = <0x1bf>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x417>;
			};

			mas-qxm-venus-arm9 {
				cell-id = <0x8a>;
				label = "mas-qxm-venus-arm9";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x08>;
				qcom,connections = <0x1bd>;
				qcom,bus-dev = <0x1bb>;
				qcom,bcms = <0x1bf>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x418>;
			};

			mas-qhm-snoc-cfg {
				cell-id = <0x36>;
				label = "mas-qhm-snoc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x1c0>;
				qcom,bus-dev = <0x1c1>;
				phandle = <0x1e1>;
			};

			mas-qnm-aggre1-noc {
				cell-id = <0x274f>;
				label = "mas-qnm-aggre1-noc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x1c2 0x1c3 0x1c4 0x1c5 0x1c6 0x1c7 0x1c8 0x1c9>;
				qcom,bus-dev = <0x1c1>;
				qcom,bcms = <0x1ca>;
				phandle = <0x1d9>;
			};

			mas-qnm-gemnoc {
				cell-id = <0xa1>;
				label = "mas-qnm-gemnoc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x1c3 0x1c5 0x1c6 0x1c7 0x1c8 0x1c9>;
				qcom,bus-dev = <0x1c1>;
				qcom,bcms = <0x1cb>;
				phandle = <0x1e4>;
			};

			mas-qnm-gemnoc-pcie {
				cell-id = <0x9f>;
				label = "mas-qnm-gemnoc-pcie";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x1c4>;
				qcom,bus-dev = <0x1c1>;
				qcom,bcms = <0x1cc>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				phandle = <0x1e8>;
			};

			mas-qnm-lpass-anoc {
				cell-id = <0xa8>;
				label = "mas-qnm-lpass-anoc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x1c2 0x1c3 0x1c4 0x1c5 0x1c6 0x1c7 0x1c9>;
				qcom,bus-dev = <0x1c1>;
				qcom,bcms = <0x1cd>;
				phandle = <0x1da>;
			};

			mas-qnm-pcie-anoc {
				cell-id = <0x8c>;
				label = "mas-qnm-pcie-anoc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x1c2 0x1c5 0x1c6 0x1c7 0x1c9>;
				qcom,bus-dev = <0x1c1>;
				phandle = <0x1db>;
			};

			mas-qxm-pimem {
				cell-id = <0x8d>;
				label = "mas-qxm-pimem";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x01>;
				qcom,connections = <0x1c5 0x1ce>;
				qcom,bus-dev = <0x1c1>;
				qcom,bcms = <0x1cf>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				qcom,forwarding;
				phandle = <0x419>;
			};

			mas-xm-gic {
				cell-id = <0x95>;
				label = "mas-xm-gic";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x02>;
				qcom,connections = <0x1c5 0x1ce>;
				qcom,bus-dev = <0x1c1>;
				qcom,bcms = <0x1cf>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				qcom,forwarding;
				phandle = <0x41a>;
			};

			mas-alc {
				cell-id = <0x90>;
				label = "mas-alc";
				qcom,buswidth = <0x01>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x1b9>;
				qcom,bcms = <0x1d0>;
				phandle = <0x41b>;
			};

			mas-qnm-mnoc-hf_display {
				cell-id = <0x4e21>;
				label = "mas-qnm-mnoc-hf_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x80>;
				qcom,connections = <0x1d1>;
				qcom,bus-dev = <0x1d2>;
				phandle = <0x1fc>;
			};

			mas-qnm-mnoc-sf_display {
				cell-id = <0x4e22>;
				label = "mas-qnm-mnoc-sf_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x140>;
				qcom,connections = <0x1d1>;
				qcom,bus-dev = <0x1d2>;
				phandle = <0x1fa>;
			};

			mas-llcc-mc_display {
				cell-id = <0x4e20>;
				label = "mas-llcc-mc_display";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x02>;
				qcom,connections = <0x1d3>;
				qcom,bus-dev = <0x1d4>;
				phandle = <0x1f7>;
			};

			mas-qxm-mdp0_display {
				cell-id = <0x4e23>;
				label = "mas-qxm-mdp0_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x03>;
				qcom,connections = <0x1d5>;
				qcom,bus-dev = <0x1d6>;
				qcom,bcms = <0x1d7>;
				phandle = <0x41c>;
			};

			mas-qxm-rot_display {
				cell-id = <0x4e25>;
				label = "mas-qxm-rot_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x05>;
				qcom,connections = <0x1d8>;
				qcom,bus-dev = <0x1d6>;
				qcom,bcms = <0x1d7>;
				phandle = <0x41d>;
			};

			slv-qns-a1noc-snoc {
				cell-id = <0x274e>;
				label = "slv-qns-a1noc-snoc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x178>;
				qcom,connections = <0x1d9>;
				phandle = <0x179>;
			};

			slv-qns-lpass-snoc {
				cell-id = <0x322>;
				label = "slv-qns-lpass-snoc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x178>;
				qcom,connections = <0x1da>;
				phandle = <0x17d>;
			};

			slv-qns-pcie-snoc {
				cell-id = <0x2e9>;
				label = "slv-qns-pcie-snoc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x178>;
				qcom,connections = <0x1db>;
				qcom,bcms = <0x1dc>;
				phandle = <0x17e>;
			};

			slv-srvc-aggre2-noc {
				cell-id = <0x2ea>;
				label = "slv-srvc-aggre2-noc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x178>;
				qcom,bcms = <0x1dd>;
				phandle = <0x177>;
			};

			slv-qns-camnoc-uncomp {
				cell-id = <0x30a>;
				label = "slv-qns-camnoc-uncomp";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x180>;
				phandle = <0x17f>;
			};

			slv-qhs-a1-noc-cfg {
				cell-id = <0x2af>;
				label = "slv-qhs-a1-noc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x183>;
				qcom,connections = <0x1de>;
				qcom,bcms = <0x184>;
				phandle = <0x19f>;
			};

			slv-qhs-ahb2phy-east {
				cell-id = <0x318>;
				label = "slv-qhs-ahb2phy-east";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x183>;
				qcom,bcms = <0x17a>;
				phandle = <0x18f>;
			};

			slv-qhs-ahb2phy-west {
				cell-id = <0x319>;
				label = "slv-qhs-ahb2phy-west";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x183>;
				qcom,bcms = <0x17a>;
				phandle = <0x19d>;
			};

			slv-qhs-aop {
				cell-id = <0x2eb>;
				label = "slv-qhs-aop";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x183>;
				qcom,bcms = <0x184>;
				phandle = <0x19a>;
			};

			slv-qhs-aoss {
				cell-id = <0x2ec>;
				label = "slv-qhs-aoss";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x183>;
				qcom,bcms = <0x184>;
				phandle = <0x1a0>;
			};

			slv-qhs-camera-cfg {
				cell-id = <0x24d>;
				label = "slv-qhs-camera-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x183>;
				qcom,bcms = <0x184>;
				phandle = <0x186>;
			};

			slv-qhs-clk-ctl {
				cell-id = <0x26c>;
				label = "slv-qhs-clk-ctl";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x183>;
				qcom,bcms = <0x184>;
				phandle = <0x199>;
			};

			slv-qhs-cpr-cx {
				cell-id = <0x28b>;
				label = "slv-qhs-cpr-cx";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x183>;
				qcom,bcms = <0x184>;
				phandle = <0x19e>;
			};

			slv-qhs-cpr-mx {
				cell-id = <0x28c>;
				label = "slv-qhs-cpr-mx";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x183>;
				qcom,bcms = <0x184>;
				phandle = <0x1a7>;
			};

			slv-qhs-crypto0-cfg {
				cell-id = <0x271>;
				label = "slv-qhs-crypto0-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x183>;
				qcom,bcms = <0x184>;
				phandle = <0x1a5>;
			};

			slv-qhs-ddrss-cfg {
				cell-id = <0x2ee>;
				label = "slv-qhs-ddrss-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x183>;
				qcom,connections = <0x1df>;
				qcom,bcms = <0x184>;
				phandle = <0x194>;
			};

			slv-qhs-display-cfg {
				cell-id = <0x24e>;
				label = "slv-qhs-display-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x183>;
				qcom,bcms = <0x184>;
				phandle = <0x192>;
			};

			slv-qhs-emac-avb-cfg {
				cell-id = <0x30d>;
				label = "slv-qhs-emac-avb-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x183>;
				qcom,bcms = <0x184>;
				phandle = <0x18c>;
			};

			slv-qhs-glm {
				cell-id = <0x2d6>;
				label = "slv-qhs-glm";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x183>;
				qcom,bcms = <0x184>;
				phandle = <0x18e>;
			};

			slv-qhs-gpuss-cfg {
				cell-id = <0x256>;
				label = "slv-qhs-gpuss-cfg";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x183>;
				qcom,bcms = <0x184>;
				phandle = <0x196>;
			};

			slv-qhs-imem-cfg {
				cell-id = <0x273>;
				label = "slv-qhs-imem-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x183>;
				qcom,bcms = <0x184>;
				phandle = <0x1ab>;
			};

			slv-qhs-ipa {
				cell-id = <0x2a4>;
				label = "slv-qhs-ipa";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x183>;
				qcom,bcms = <0x184>;
				phandle = <0x198>;
			};

			slv-qhs-mnoc-cfg {
				cell-id = <0x280>;
				label = "slv-qhs-mnoc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x183>;
				qcom,connections = <0x1e0>;
				qcom,bcms = <0x184>;
				phandle = <0x188>;
			};

			slv-qhs-pcie-config {
				cell-id = <0x28d>;
				label = "slv-qhs-pcie-config";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x183>;
				qcom,bcms = <0x184>;
				phandle = <0x18d>;
			};

			slv-qhs-pimem-cfg {
				cell-id = <0x2a9>;
				label = "slv-qhs-pimem-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x183>;
				qcom,bcms = <0x184>;
				phandle = <0x1a6>;
			};

			slv-qhs-prng {
				cell-id = <0x26a>;
				label = "slv-qhs-prng";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x183>;
				qcom,bcms = <0x184>;
				phandle = <0x1a1>;
			};

			slv-qhs-qdss-cfg {
				cell-id = <0x27b>;
				label = "slv-qhs-qdss-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x183>;
				qcom,bcms = <0x184>;
				phandle = <0x191>;
			};

			slv-qhs-qspi {
				cell-id = <0x310>;
				label = "slv-qhs-qspi";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x183>;
				qcom,bcms = <0x17a>;
				phandle = <0x1a3>;
			};

			slv-qhs-qup0 {
				cell-id = <0x313>;
				label = "slv-qhs-qup0";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x183>;
				qcom,bcms = <0x184>;
				phandle = <0x1a8>;
			};

			slv-qhs-qup1 {
				cell-id = <0x312>;
				label = "slv-qhs-qup1";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x183>;
				qcom,bcms = <0x184>;
				phandle = <0x1a9>;
			};

			slv-qhs-sdc1 {
				cell-id = <0x25e>;
				label = "slv-qhs-sdc1";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x183>;
				qcom,bcms = <0x17a>;
				phandle = <0x189>;
			};

			slv-qhs-sdc2 {
				cell-id = <0x260>;
				label = "slv-qhs-sdc2";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x183>;
				qcom,bcms = <0x17a>;
				phandle = <0x187>;
			};

			slv-qhs-snoc-cfg {
				cell-id = <0x282>;
				label = "slv-qhs-snoc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x183>;
				qcom,connections = <0x1e1>;
				qcom,bcms = <0x184>;
				phandle = <0x195>;
			};

			slv-qhs-spdm {
				cell-id = <0x279>;
				label = "slv-qhs-spdm";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x183>;
				qcom,bcms = <0x184>;
				phandle = <0x1a4>;
			};

			slv-qhs-tcsr {
				cell-id = <0x26f>;
				label = "slv-qhs-tcsr";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x183>;
				qcom,bcms = <0x184>;
				phandle = <0x193>;
			};

			slv-qhs-tlmm-east {
				cell-id = <0x2da>;
				label = "slv-qhs-tlmm-east";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x183>;
				qcom,bcms = <0x184>;
				phandle = <0x18b>;
			};

			slv-qhs-tlmm-south {
				cell-id = <0x2f3>;
				label = "slv-qhs-tlmm-south";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x183>;
				qcom,bcms = <0x184>;
				phandle = <0x185>;
			};

			slv-qhs-tlmm-west {
				cell-id = <0x2dc>;
				label = "slv-qhs-tlmm-west";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x183>;
				qcom,bcms = <0x184>;
				phandle = <0x190>;
			};

			slv-qhs-ufs-mem-cfg {
				cell-id = <0x2f5>;
				label = "slv-qhs-ufs-mem-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x183>;
				qcom,bcms = <0x184>;
				phandle = <0x18a>;
			};

			slv-qhs-usb2 {
				cell-id = <0x325>;
				label = "slv-qhs-usb2";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x183>;
				qcom,bcms = <0x184>;
				phandle = <0x1aa>;
			};

			slv-qhs-usb3 {
				cell-id = <0x247>;
				label = "slv-qhs-usb3";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x183>;
				qcom,bcms = <0x184>;
				phandle = <0x19b>;
			};

			slv-qhs-venus-cfg {
				cell-id = <0x254>;
				label = "slv-qhs-venus-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x183>;
				qcom,bcms = <0x184>;
				phandle = <0x197>;
			};

			slv-qhs-vsense-ctrl-cfg {
				cell-id = <0x2f6>;
				label = "slv-qhs-vsense-ctrl-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x183>;
				qcom,bcms = <0x184>;
				phandle = <0x1a2>;
			};

			slv-qns-cnoc-a2noc {
				cell-id = <0x2d5>;
				label = "slv-qns-cnoc-a2noc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x183>;
				qcom,connections = <0x1e2>;
				qcom,bcms = <0x184>;
				phandle = <0x182>;
			};

			slv-srvc-cnoc {
				cell-id = <0x286>;
				label = "slv-srvc-cnoc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x183>;
				qcom,bcms = <0x184>;
				phandle = <0x19c>;
			};

			slv-qhs-dc-noc-gemnoc {
				cell-id = <0x323>;
				label = "slv-qhs-dc-noc-gemnoc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x1ae>;
				qcom,connections = <0x1e3>;
				phandle = <0x1ad>;
			};

			slv-qhs-llcc {
				cell-id = <0x2f8>;
				label = "slv-qhs-llcc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x1ae>;
				phandle = <0x1ac>;
			};

			slv-qhs-mdsp-ms-mpu-cfg {
				cell-id = <0x2fd>;
				label = "slv-qhs-mdsp-ms-mpu-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x1b2>;
				phandle = <0x1b5>;
			};

			slv-qns-gem-noc-snoc {
				cell-id = <0x2757>;
				label = "slv-qns-gem-noc-snoc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x1b2>;
				qcom,connections = <0x1e4>;
				qcom,bcms = <0x1e5>;
				phandle = <0x1b0>;
			};

			slv-qns-llcc {
				cell-id = <0x302>;
				label = "slv-qns-llcc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x1b2>;
				qcom,connections = <0x1e6>;
				qcom,bcms = <0x1e7>;
				phandle = <0x1af>;
			};

			slv-qns-sys-pcie {
				cell-id = <0x324>;
				label = "slv-qns-sys-pcie";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x1b2>;
				qcom,connections = <0x1e8>;
				phandle = <0x1b1>;
			};

			slv-srvc-gemnoc {
				cell-id = <0x316>;
				label = "slv-srvc-gemnoc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x1b2>;
				phandle = <0x1b4>;
			};

			slv-ipa-core-slave {
				cell-id = <0x309>;
				label = "slv-ipa-core-slave";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x1b7>;
				qcom,bcms = <0x1e9>;
				phandle = <0x1b6>;
			};

			slv-ebi {
				cell-id = <0x200>;
				label = "slv-ebi";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x02>;
				qcom,bus-dev = <0x1b9>;
				qcom,bcms = <0x1ea 0x1eb>;
				phandle = <0x1b8>;
			};

			slv-qns2-mem-noc {
				cell-id = <0x304>;
				label = "slv-qns2-mem-noc";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x1bb>;
				qcom,connections = <0x1ec>;
				qcom,bcms = <0x1be>;
				phandle = <0x1bd>;
			};

			slv-qns-mem-noc-hf {
				cell-id = <0x305>;
				label = "slv-qns-mem-noc-hf";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x1bb>;
				qcom,connections = <0x1ed>;
				qcom,bcms = <0x1ee>;
				phandle = <0x1bc>;
			};

			slv-srvc-mnoc {
				cell-id = <0x25b>;
				label = "slv-srvc-mnoc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x1bb>;
				phandle = <0x1ba>;
			};

			slv-qhs-apss {
				cell-id = <0x2a1>;
				label = "slv-qhs-apss";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x1c1>;
				phandle = <0x1c6>;
			};

			slv-qns-cnoc {
				cell-id = <0x2734>;
				label = "slv-qns-cnoc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x1c1>;
				qcom,connections = <0x1ef>;
				qcom,bcms = <0x1dd>;
				phandle = <0x1c7>;
			};

			slv-qns-gemnoc-sf {
				cell-id = <0x2759>;
				label = "slv-qns-gemnoc-sf";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x1c1>;
				qcom,connections = <0x1f0>;
				qcom,bcms = <0x1f1>;
				phandle = <0x1c2>;
			};

			slv-qns-memnoc-gc {
				cell-id = <0x306>;
				label = "slv-qns-memnoc-gc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x1c1>;
				qcom,connections = <0x1f2>;
				qcom,bcms = <0x1f3>;
				phandle = <0x1ce>;
			};

			slv-qxs-imem {
				cell-id = <0x249>;
				label = "slv-qxs-imem";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x1c1>;
				qcom,bcms = <0x1f4>;
				phandle = <0x1c5>;
			};

			slv-qxs-pimem {
				cell-id = <0x2c8>;
				label = "slv-qxs-pimem";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x1c1>;
				qcom,bcms = <0x1f5>;
				phandle = <0x1c3>;
			};

			slv-srvc-snoc {
				cell-id = <0x24b>;
				label = "slv-srvc-snoc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x1c1>;
				phandle = <0x1c0>;
			};

			slv-xs-pcie {
				cell-id = <0x299>;
				label = "slv-xs-pcie";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x1c1>;
				qcom,bcms = <0x1cc>;
				phandle = <0x1c4>;
			};

			slv-xs-qdss-stm {
				cell-id = <0x24c>;
				label = "slv-xs-qdss-stm";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x1c1>;
				qcom,bcms = <0x1f6>;
				phandle = <0x1c9>;
			};

			slv-xs-sys-tcu-cfg {
				cell-id = <0x2a0>;
				label = "slv-xs-sys-tcu-cfg";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x1c1>;
				phandle = <0x1c8>;
			};

			slv-qns-llcc_display {
				cell-id = <0x5021>;
				label = "slv-qns-llcc_display";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x1d2>;
				qcom,connections = <0x1f7>;
				qcom,bcms = <0x1f8>;
				phandle = <0x1d1>;
			};

			slv-ebi_display {
				cell-id = <0x5020>;
				label = "slv-ebi_display";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x02>;
				qcom,bus-dev = <0x1d4>;
				qcom,bcms = <0x1f9>;
				phandle = <0x1d3>;
			};

			slv-qns2-mem-noc_display {
				cell-id = <0x5022>;
				label = "slv-qns2-mem-noc_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x1d6>;
				qcom,connections = <0x1fa>;
				qcom,bcms = <0x1fb>;
				phandle = <0x1d8>;
			};

			slv-qns-mem-noc-hf_display {
				cell-id = <0x5023>;
				label = "slv-qns-mem-noc-hf_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x1d6>;
				qcom,connections = <0x1fc>;
				qcom,bcms = <0x1fd>;
				phandle = <0x1d5>;
			};
		};

		qcom,vidc@aa00000 {
			compatible = "qcom,msm-vidc\0qcom,sm6150-vidc";
			status = "ok";
			reg = <0xaa00000 0x200000>;
			interrupts = <0x00 0xae 0x04>;
			venus-supply = <0x8b>;
			venus-core0-supply = <0x1fe>;
			clock-names = "core_clk\0iface_clk\0bus_clk\0core0_clk\0core0_bus_clk";
			clocks = <0x30 0x09 0x30 0x06 0x30 0x08 0x30 0x05 0x30 0x04>;
			qcom,proxy-clock-names = "core_clk\0iface_clk\0bus_clk\0core0_clk\0core0_bus_clk";
			qcom,clock-configs = <0x01 0x00 0x00 0x01 0x00>;
			qcom,allowed-clock-rates = <0x7f27450 0xe4e1c00 0x11e1a300 0x16a65700 0x18701a80>;
			qcom,cx-ipeak-data = <0xe0 0x04>;
			qcom,clock-freq-threshold = <0x1b6b0b00>;
			phandle = <0x41e>;

			bus_cnoc {
				compatible = "qcom,msm-vidc,bus";
				label = "cnoc";
				qcom,bus-master = <0x01>;
				qcom,bus-slave = <0x254>;
				qcom,bus-governor = "performance";
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
			};

			venus_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-ddr";
				qcom,bus-master = <0x3f>;
				qcom,bus-slave = <0x200>;
				qcom,bus-governor = "vidc-ar50-ddr";
				qcom,bus-range-kbps = <0x3e8 0x207880>;
			};

			arm9_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-arm9-ddr";
				qcom,bus-master = <0x3f>;
				qcom,bus-slave = <0x200>;
				qcom,bus-governor = "performance";
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
			};

			non_secure_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_ns";
				iommus = <0x37 0xe40 0x20>;
				buffer-types = <0xfff>;
				virtual-addr-pool = <0x70800000 0x6f800000>;
			};

			secure_bitstream_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_bitstream";
				iommus = <0x37 0xe61 0x04>;
				buffer-types = <0x241>;
				virtual-addr-pool = <0x4b000000 0x25800000>;
				qcom,secure-context-bank;
			};

			secure_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_pixel";
				iommus = <0x37 0xe63 0x00>;
				buffer-types = <0x106>;
				virtual-addr-pool = <0x25800000 0x25800000>;
				qcom,secure-context-bank;
			};

			secure_non_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_non_pixel";
				iommus = <0x37 0xe44 0x20>;
				buffer-types = <0x480>;
				virtual-addr-pool = <0x1000000 0x24800000>;
				qcom,secure-context-bank;
			};
		};

		qcom,msm-pcm {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x00>;
			phandle = <0x1ff>;
		};

		qcom,msm-pcm-routing {
			compatible = "qcom,msm-pcm-routing";
			phandle = <0x209>;
		};

		qcom,msm-compr-dsp {
			compatible = "qcom,msm-compr-dsp";
			phandle = <0x20a>;
		};

		qcom,msm-pcm-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x01>;
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "regular";
			phandle = <0x200>;
		};

		qcom,msm-ultra-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x02>;
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "ultra";
			phandle = <0x201>;
		};

		qcom,msm-pcm-dsp-noirq {
			compatible = "qcom,msm-pcm-dsp-noirq";
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "ultra";
			phandle = <0x20b>;
		};

		qcom,msm-transcode-loopback {
			compatible = "qcom,msm-transcode-loopback";
			phandle = <0x41f>;
		};

		qcom,msm-compress-dsp {
			compatible = "qcom,msm-compress-dsp";
			phandle = <0x205>;
		};

		qcom,msm-voip-dsp {
			compatible = "qcom,msm-voip-dsp";
			phandle = <0x202>;
		};

		qcom,msm-pcm-voice {
			compatible = "qcom,msm-pcm-voice";
			qcom,destroy-cvd;
			phandle = <0x203>;
		};

		qcom,msm-stub-codec {
			compatible = "qcom,msm-stub-codec";
			phandle = <0x420>;
		};

		qcom,msm-dai-fe {
			compatible = "qcom,msm-dai-fe";
		};

		qcom,msm-pcm-afe {
			compatible = "qcom,msm-pcm-afe";
			phandle = <0x207>;
		};

		qcom,msm-dai-q6-hdmi {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x08>;
			phandle = <0x421>;
		};

		qcom,msm-dai-q6-hdmi_ms {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x6002>;
			phandle = <0x422>;
		};

		qcom,msm-dai-q6-dp {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x6020>;
			phandle = <0x423>;
		};

		qcom,msm-pcm-loopback {
			compatible = "qcom,msm-pcm-loopback";
			phandle = <0x204>;
		};

		qcom,msm-pcm-loopback-low-latency {
			compatible = "qcom,msm-pcm-loopback";
			qcom,msm-pcm-loopback-low-latency;
			phandle = <0x424>;
		};

		qcom,msm-pcm-dtmf {
			compatible = "qcom,msm-pcm-dtmf";
			phandle = <0x425>;
		};

		qcom,msm-dai-mi2s {
			compatible = "qcom,msm-dai-mi2s";
			phandle = <0x426>;

			qcom,msm-dai-q6-mi2s-prim {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x00>;
				qcom,msm-mi2s-rx-lines = <0x03>;
				qcom,msm-mi2s-tx-lines = <0x00>;
				phandle = <0x20c>;
			};

			qcom,msm-dai-q6-mi2s-sec {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x01>;
				qcom,msm-mi2s-rx-lines = <0x01>;
				qcom,msm-mi2s-tx-lines = <0x00>;
				phandle = <0x20d>;
			};

			qcom,msm-dai-q6-mi2s-tert {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x02>;
				qcom,msm-mi2s-rx-lines = <0x01>;
				qcom,msm-mi2s-tx-lines = <0x02>;
				phandle = <0x20e>;
			};

			qcom,msm-dai-q6-mi2s-quat {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x03>;
				qcom,msm-mi2s-rx-lines = <0x01>;
				qcom,msm-mi2s-tx-lines = <0x02>;
				phandle = <0x20f>;
			};

			qcom,msm-dai-q6-mi2s-quin {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x04>;
				qcom,msm-mi2s-rx-lines = <0x01>;
				qcom,msm-mi2s-tx-lines = <0x02>;
				phandle = <0x210>;
			};

			qcom,msm-dai-q6-mi2s-senary {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x06>;
				qcom,msm-mi2s-rx-lines = <0x00>;
				qcom,msm-mi2s-tx-lines = <0x03>;
				phandle = <0x427>;
			};
		};

		qcom,msm-dai-q6-meta-mi2s-prim {
			compatible = "qcom,msm-dai-q6-meta-mi2s";
			qcom,msm-dai-q6-meta-mi2s-dev-id = <0x1300>;
			qcom,msm-mi2s-num-members = <0x04>;
			qcom,msm-mi2s-member-id = <0x00 0x01 0x02 0x03>;
			qcom,msm-mi2s-rx-lines = <0xff 0x0f 0x03 0x03>;
			phandle = <0x428>;
		};

		qcom,msm-dai-q6-meta-mi2s-sec {
			compatible = "qcom,msm-dai-q6-meta-mi2s";
			qcom,msm-dai-q6-meta-mi2s-dev-id = <0x1302>;
			qcom,msm-mi2s-num-members = <0x04>;
			qcom,msm-mi2s-member-id = <0x00 0x01 0x02 0x03>;
			qcom,msm-mi2s-rx-lines = <0xff 0x0f 0x03 0x03>;
			phandle = <0x429>;
		};

		qcom,msm-dai-cdc-dma {
			compatible = "qcom,msm-dai-cdc-dma";
			phandle = <0x42a>;

			qcom,msm-dai-wsa-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb000>;
				phandle = <0x230>;
			};

			qcom,msm-dai-wsa-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb001>;
				phandle = <0x231>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb002>;
				phandle = <0x232>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb003>;
				phandle = <0x233>;
			};

			qcom,msm-dai-wsa-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb005>;
				phandle = <0x234>;
			};

			qcom,msm-dai-va-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb021>;
				phandle = <0x42b>;
			};

			qcom,msm-dai-va-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb023>;
				phandle = <0x42c>;
			};

			qcom,msm-dai-va-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb025>;
				phandle = <0x42d>;
			};

			qcom,msm-dai-rx-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb030>;
				phandle = <0x235>;
			};

			qcom,msm-dai-rx-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb032>;
				phandle = <0x237>;
			};

			qcom,msm-dai-rx-cdc-dma-2-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb034>;
				phandle = <0x239>;
			};

			qcom,msm-dai-rx-cdc-dma-3-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb036>;
				phandle = <0x23b>;
			};

			qcom,msm-dai-rx-cdc-dma-4-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb038>;
				phandle = <0x23d>;
			};

			qcom,msm-dai-rx-cdc-dma-5-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03a>;
				phandle = <0x23f>;
			};

			qcom,msm-dai-rx-cdc-dma-6-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03c>;
				phandle = <0x241>;
			};

			qcom,msm-dai-rx-cdc-dma-7-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03e>;
				phandle = <0x242>;
			};

			qcom,msm-dai-tx-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb031>;
				phandle = <0x236>;
			};

			qcom,msm-dai-tx-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb033>;
				phandle = <0x238>;
			};

			qcom,msm-dai-tx-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb035>;
				phandle = <0x23a>;
			};

			qcom,msm-dai-tx-cdc-dma-3-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb037>;
				phandle = <0x23c>;
			};

			qcom,msm-dai-tx-cdc-dma-4-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb039>;
				phandle = <0x23e>;
			};

			qcom,msm-dai-tx-cdc-dma-5-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03b>;
				phandle = <0x240>;
			};
		};

		qcom,msm-lsm-client {
			compatible = "qcom,msm-lsm-client";
			phandle = <0x208>;
		};

		qcom,msm-dai-q6 {
			compatible = "qcom,msm-dai-q6";

			qcom,msm-dai-q6-sb-0-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4000>;
				phandle = <0x42e>;
			};

			qcom,msm-dai-q6-sb-0-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4001>;
				phandle = <0x42f>;
			};

			qcom,msm-dai-q6-sb-1-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4002>;
				phandle = <0x430>;
			};

			qcom,msm-dai-q6-sb-1-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4003>;
				phandle = <0x431>;
			};

			qcom,msm-dai-q6-sb-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4004>;
				phandle = <0x432>;
			};

			qcom,msm-dai-q6-sb-2-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4005>;
				phandle = <0x433>;
			};

			qcom,msm-dai-q6-sb-3-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4006>;
				phandle = <0x434>;
			};

			qcom,msm-dai-q6-sb-3-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4007>;
				phandle = <0x435>;
			};

			qcom,msm-dai-q6-sb-4-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4008>;
				phandle = <0x436>;
			};

			qcom,msm-dai-q6-sb-4-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4009>;
				phandle = <0x437>;
			};

			qcom,msm-dai-q6-sb-5-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400b>;
				phandle = <0x438>;
			};

			qcom,msm-dai-q6-sb-5-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400a>;
				phandle = <0x439>;
			};

			qcom,msm-dai-q6-sb-6-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400c>;
				phandle = <0x43a>;
			};

			qcom,msm-dai-q6-sb-7-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400e>;
				phandle = <0x21e>;
			};

			qcom,msm-dai-q6-sb-7-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400f>;
				qcom,msm-dai-q6-slim-dev-id = <0x00>;
				phandle = <0x21f>;
			};

			qcom,msm-dai-q6-sb-8-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4010>;
				phandle = <0x221>;
			};

			qcom,msm-dai-q6-sb-8-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4011>;
				qcom,msm-dai-q6-slim-dev-id = <0x00>;
				phandle = <0x220>;
			};

			qcom,msm-dai-q6-sb-9-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4012>;
				phandle = <0x43b>;
			};

			qcom,msm-dai-q6-sb-9-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4013>;
				phandle = <0x43c>;
			};

			qcom,msm-dai-q6-bt-sco-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3000>;
				phandle = <0x43d>;
			};

			qcom,msm-dai-q6-bt-sco-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3001>;
				phandle = <0x43e>;
			};

			qcom,msm-dai-q6-int-fm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3004>;
				phandle = <0x43f>;
			};

			qcom,msm-dai-q6-int-fm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3005>;
				phandle = <0x440>;
			};

			qcom,msm-dai-q6-be-afe-pcm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xe0>;
				phandle = <0x216>;
			};

			qcom,msm-dai-q6-be-afe-pcm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xe1>;
				phandle = <0x217>;
			};

			qcom,msm-dai-q6-afe-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xf1>;
				phandle = <0x218>;
			};

			qcom,msm-dai-q6-afe-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xf0>;
				phandle = <0x219>;
			};

			qcom,msm-dai-q6-incall-record-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8003>;
				phandle = <0x21a>;
			};

			qcom,msm-dai-q6-incall-record-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8004>;
				phandle = <0x21b>;
			};

			qcom,msm-dai-q6-incall-music-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8005>;
				phandle = <0x21c>;
			};

			qcom,msm-dai-q6-incall-music-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8002>;
				phandle = <0x21d>;
			};

			qcom,msm-dai-q6-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x2002>;
				phandle = <0x222>;
			};

			qcom,msm-dai-q6-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x2003>;
				phandle = <0x223>;
			};

			qcom,msm-dai-q6-usb-audio-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x7000>;
				phandle = <0x224>;
			};

			qcom,msm-dai-q6-usb-audio-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x7001>;
				phandle = <0x225>;
			};
		};

		qcom,msm-pcm-hostless {
			compatible = "qcom,msm-pcm-hostless";
			phandle = <0x206>;
		};

		qcom,msm-audio-apr {
			compatible = "qcom,msm-audio-apr";
			qcom,subsys-name = "apr_adsp";
			phandle = <0x441>;

			qcom,msm-audio-ion {
				compatible = "qcom,msm-audio-ion";
				qcom,smmu-version = <0x02>;
				qcom,smmu-enabled;
				iommus = <0x37 0x1721 0x00>;
				qcom,smmu-sid-mask = <0x00 0x0f>;
				qcom,iova-start-addr = <0x20000000>;
				phandle = <0x442>;
			};

			qcom,q6core-audio {
				compatible = "qcom,q6core-audio";
				phandle = <0x443>;

				bolero-cdc {
					compatible = "qcom,bolero-codec";
					phandle = <0x444>;

					tx-macro@62ec0000 {
						phandle = <0x445>;

						tx_swr_master {
							phandle = <0x446>;
						};
					};

					rx-macro@62ee0000 {
						phandle = <0x447>;

						rx_swr_master {
							phandle = <0x448>;
						};
					};

					wsa-macro@62f00000 {
						phandle = <0x449>;

						wsa_swr_master {
							phandle = <0x44a>;
						};
					};
				};

				sound {
					compatible = "qcom,sm6150-asoc-snd";
					qcom,mi2s-audio-intf = <0x01>;
					qcom,auxpcm-audio-intf = <0x01>;
					qcom,wcn-btfm = <0x01>;
					asoc-platform = <0x1ff 0x200 0x201 0x202 0x203 0x204 0x205 0x206 0x207 0x208 0x209 0x20a 0x20b>;
					asoc-platform-names = "msm-pcm-dsp.0\0msm-pcm-dsp.1\0msm-pcm-dsp.2\0msm-voip-dsp\0msm-pcm-voice\0msm-pcm-loopback\0msm-compress-dsp\0msm-pcm-hostless\0msm-pcm-afe\0msm-lsm-client\0msm-pcm-routing\0msm-compr-dsp\0msm-pcm-dsp-noirq";
					asoc-cpu = <0x20c 0x20d 0x20e 0x20f 0x210 0x211 0x212 0x213 0x214 0x215 0x216 0x217 0x218 0x219 0x21a 0x21b 0x21c 0x21d 0x21e 0x21f 0x220 0x221 0x222 0x223 0x224 0x225 0x226 0x227 0x228 0x229 0x22a 0x22b 0x22c 0x22d 0x22e 0x22f 0x230 0x231 0x232 0x233 0x234 0x235 0x236 0x237 0x238 0x239 0x23a 0x23b 0x23c 0x23d 0x23e 0x23f 0x240 0x241 0x242>;
					asoc-cpu-names = "msm-dai-q6-mi2s.0\0msm-dai-q6-mi2s.1\0msm-dai-q6-mi2s.2\0msm-dai-q6-mi2s.3\0msm-dai-q6-mi2s.4\0msm-dai-q6-auxpcm.1\0msm-dai-q6-auxpcm.2\0msm-dai-q6-auxpcm.3\0msm-dai-q6-auxpcm.4\0msm-dai-q6-auxpcm.5\0msm-dai-q6-dev.224\0msm-dai-q6-dev.225\0msm-dai-q6-dev.241\0msm-dai-q6-dev.240\0msm-dai-q6-dev.32771\0msm-dai-q6-dev.32772\0msm-dai-q6-dev.32773\0msm-dai-q6-dev.32770\0msm-dai-q6-dev.16398\0msm-dai-q6-dev.16399\0msm-dai-q6-dev.16401\0msm-dai-q6-dev.16400\0msm-dai-q6-dev.8194\0msm-dai-q6-dev.8195\0msm-dai-q6-dev.28672\0msm-dai-q6-dev.28673\0msm-dai-q6-tdm.36864\0msm-dai-q6-tdm.36865\0msm-dai-q6-tdm.36880\0msm-dai-q6-tdm.36881\0msm-dai-q6-tdm.36896\0msm-dai-q6-tdm.36897\0msm-dai-q6-tdm.36912\0msm-dai-q6-tdm.36913\0msm-dai-q6-tdm.36928\0msm-dai-q6-tdm.36929\0msm-dai-cdc-dma-dev.45056\0msm-dai-cdc-dma-dev.45057\0msm-dai-cdc-dma-dev.45058\0msm-dai-cdc-dma-dev.45059\0msm-dai-cdc-dma-dev.45061\0msm-dai-cdc-dma-dev.45104\0msm-dai-cdc-dma-dev.45105\0msm-dai-cdc-dma-dev.45106\0msm-dai-cdc-dma-dev.45107\0msm-dai-cdc-dma-dev.45108\0msm-dai-cdc-dma-dev.45109\0msm-dai-cdc-dma-dev.45110\0msm-dai-cdc-dma-dev.45111\0msm-dai-cdc-dma-dev.45112\0msm-dai-cdc-dma-dev.45113\0msm-dai-cdc-dma-dev.45114\0msm-dai-cdc-dma-dev.45115\0msm-dai-cdc-dma-dev.45116\0msm-dai-cdc-dma-dev.45118";
					fsa4480-i2c-handle = <0x243>;
					phandle = <0x44b>;
				};
			};
		};

		qcom,msm-pri-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "primary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x211>;
		};

		qcom,msm-sec-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "secondary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x212>;
		};

		qcom,msm-tert-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "tertiary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x213>;
		};

		qcom,msm-quat-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "quaternary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x214>;
		};

		qcom,msm-quin-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "quinary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x215>;
		};

		qcom,msm-sen-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "senary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x44c>;
		};

		qcom,msm-hdmi-dba-codec-rx {
			compatible = "qcom,msm-hdmi-dba-codec-rx";
			qcom,dba-bridge-chip = "adv7533";
			phandle = <0x44d>;
		};

		qcom,msm-adsp-loader {
			status = "ok";
			compatible = "qcom,adsp-loader";
			qcom,adsp-state = <0x00>;
		};

		qcom,msm-dai-tdm-pri-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9100>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9000>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x44e>;

			qcom,msm-dai-q6-tdm-pri-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9000>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x226>;
			};
		};

		qcom,msm-dai-tdm-pri-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9101>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9001>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x44f>;

			qcom,msm-dai-q6-tdm-pri-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9001>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x227>;
			};
		};

		qcom,msm-dai-tdm-sec-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9110>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9010>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x450>;

			qcom,msm-dai-q6-tdm-sec-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9010>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x228>;
			};
		};

		qcom,msm-dai-tdm-sec-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9111>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9011>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x451>;

			qcom,msm-dai-q6-tdm-sec-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9011>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x229>;
			};
		};

		qcom,msm-dai-tdm-tert-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9120>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9020>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x452>;

			qcom,msm-dai-q6-tdm-tert-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9020>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x22a>;
			};
		};

		qcom,msm-dai-tdm-tert-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9121>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9021>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x453>;

			qcom,msm-dai-q6-tdm-tert-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9021>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x22b>;
			};
		};

		qcom,msm-dai-tdm-quat-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9130>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9030>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x454>;

			qcom,msm-dai-q6-tdm-quat-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9030>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x22c>;
			};
		};

		qcom,msm-dai-tdm-quat-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9131>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9031>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x455>;

			qcom,msm-dai-q6-tdm-quat-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9031>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x22d>;
			};
		};

		qcom,msm-dai-tdm-quin-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9140>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9040>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x456>;

			qcom,msm-dai-q6-tdm-quin-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9040>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x22e>;
			};
		};

		qcom,msm-dai-tdm-quin-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9141>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9041>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x457>;

			qcom,msm-dai-q6-tdm-quin-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9041>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x22f>;
			};
		};

		qcom,msm-dai-tdm-sen-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9150>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9050>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x458>;

			qcom,msm-dai-q6-tdm-sen-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9050>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x459>;
			};
		};

		qcom,msm-dai-tdm-sen-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9151>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9051>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x45a>;

			qcom,msm-dai-q6-tdm-sen-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9051>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x45b>;
			};
		};

		qcom,msm-dai-q6-spdif-pri-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5000>;
			phandle = <0x45c>;
		};

		qcom,msm-dai-q6-spdif-pri-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5001>;
			phandle = <0x45d>;
		};

		qcom,msm-dai-q6-spdif-sec-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5002>;
			phandle = <0x45e>;
		};

		qcom,msm-dai-q6-spdif-sec-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5003>;
			phandle = <0x45f>;
		};

		qcom,msm-dai-q6-afe-loopback-tx {
			compatible = "qcom,msm-dai-q6-dev";
			qcom,msm-dai-q6-dev-id = <0x6001>;
			phandle = <0x460>;
		};

		qcom,msm-pcm-pcie {
			compatible = "qcom,msm-pcm-pcie";
			phandle = <0x461>;
		};

		qcom,avtimer@62CF7000 {
			compatible = "qcom,avtimer";
			reg = <0x62cf700c 0x04 0x62cf7010 0x04>;
			reg-names = "avtimer_lsb_addr\0avtimer_msb_addr";
			qcom,clk-div = <0xc0>;
			qcom,clk-mult = <0x0a>;
		};

		lpass_core_hw_vote {
			compatible = "qcom,audio-ref-clk";
			qcom,codec-ext-clk-src = <0x09>;
			#clock-cells = <0x01>;
			phandle = <0x462>;
		};

		qcom,mdss_dsi_pll@ae94400 {
			compatible = "qcom,mdss_dsi_pll_14nm";
			label = "MDSS DSI 0 PLL";
			cell-index = <0x00>;
			#clock-cells = <0x01>;
			reg = <0xae94400 0x588 0xaf03000 0x08 0xae94200 0x100>;
			reg-names = "pll_base\0gdsc_base\0dynamic_pll_base";
			clocks = <0x32 0x01>;
			clock-names = "iface_clk";
			clock-rate = <0x00>;
			memory-region = <0x244>;
			gdsc-supply = <0x9e>;
			qcom,dsi-pll-ssc-mode = "down-spread";
			phandle = <0x259>;

			qcom,platform-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,platform-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "gdsc";
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,mdss_dp_pll@88e9000 {
			compatible = "qcom,mdss_dp_pll_14nm";
			label = "MDSS DP PLL";
			cell-index = <0x00>;
			#clock-cells = <0x01>;
			reg = <0x88e9c00 0x200 0x88e9000 0x200 0x88e9400 0x200 0x88e9800 0x200 0xaf03000 0x08>;
			reg-names = "pll_base\0phy_base\0ln_tx0_base\0ln_tx1_base\0gdsc_base";
			clocks = <0x32 0x01 0x36 0x00 0x2f 0x10 0x2f 0x1d 0x2f 0x9d>;
			clock-names = "iface_clk\0ref_clk_src\0cfg_ahb_clk\0gcc_iface\0ref_clk";
			clock-rate = <0x00>;
			gdsc-supply = <0x9e>;
			phandle = <0x24b>;

			qcom,platform-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,platform-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "gdsc";
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,mdss_mdp@ae00000 {
			compatible = "qcom,sde-kms";
			reg = <0xae00000 0x84208 0xaeb0000 0x2008 0xaeac000 0x214>;
			reg-names = "mdp_phys\0vbif_phys\0regdma_phys";
			clocks = <0x2f 0x1d 0x2f 0x1f 0x32 0x01 0x32 0x13 0x32 0x1d 0x32 0x15 0x32 0x19>;
			clock-names = "gcc_iface\0gcc_bus\0iface_clk\0core_clk\0vsync_clk\0lut_clk\0rot_clk";
			clock-rate = <0x00 0x00 0x00 0xf424000 0x124f800 0xb71b000>;
			clock-max-rate = <0x00 0x00 0x00 0x124c72c0 0x124f800 0x124c72c0>;
			qcom,dss-cx-ipeak = <0xe0 0x03>;
			interrupts = <0x00 0x53 0x00>;
			interrupt-controller;
			#interrupt-cells = <0x01>;
			iommus = <0x37 0x800 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			#power-domain-cells = <0x00>;
			qcom,sde-off = <0x1000>;
			qcom,sde-len = <0x45c>;
			qcom,sde-ctl-off = <0x2000 0x2200 0x2400 0x2600 0x2800 0x2a00>;
			qcom,sde-ctl-size = <0x1e0>;
			qcom,sde-ctl-display-pref = "primary\0none\0none\0none\0none";
			qcom,sde-mixer-off = <0x45000 0x46000 0x47000 0x00 0x00 0x00>;
			qcom,sde-mixer-size = <0x320>;
			qcom,sde-mixer-display-pref = "primary\0none\0none\0none\0none\0none";
			qcom,sde-mixer-cwb-pref = "none\0none\0cwb\0none\0none\0none";
			qcom,sde-dspp-top-off = <0x1300>;
			qcom,sde-dspp-top-size = <0x80>;
			qcom,sde-dspp-off = <0x55000>;
			qcom,sde-dspp-size = <0x1800>;
			qcom,sde-wb-off = <0x66000>;
			qcom,sde-wb-size = <0x2c8>;
			qcom,sde-wb-xin-id = <0x06>;
			qcom,sde-wb-id = <0x02>;
			qcom,sde-wb-clk-ctrl = <0x3b8 0x18>;
			qcom,sde-intf-off = <0x6b000 0x6b800 0x6c000 0x6c800>;
			qcom,sde-intf-size = <0x2b8>;
			qcom,sde-intf-type = "dp\0dsi\0none\0dp";
			qcom,sde-pp-off = <0x71000 0x71800 0x72000>;
			qcom,sde-pp-slave = <0x00 0x00 0x00>;
			qcom,sde-pp-size = <0xd4>;
			qcom,sde-te2-off = <0x2000 0x2000 0x00>;
			qcom,sde-cdm-off = <0x7a200>;
			qcom,sde-cdm-size = <0x224>;
			qcom,sde-dither-off = <0x30e0 0x30e0 0x30e0 0x30e0>;
			qcom,sde-dither-version = <0x10000>;
			qcom,sde-dither-size = <0x20>;
			qcom,sde-sspp-type = "vig\0dma\0dma\0dma\0dma";
			qcom,sde-sspp-off = <0x5000 0x25000 0x27000 0x29000 0x2b000>;
			qcom,sde-sspp-src-size = <0x1f0>;
			qcom,sde-sspp-xin-id = <0x00 0x01 0x05 0x09 0x0d>;
			qcom,sde-sspp-excl-rect = <0x01 0x01 0x01 0x01 0x01>;
			qcom,sde-sspp-smart-dma-priority = <0x05 0x01 0x02 0x03 0x04>;
			qcom,sde-smart-dma-rev = "smart_dma_v2p5";
			qcom,sde-mixer-pair-mask = <0x03 0x00 0x01 0x00 0x00 0x00>;
			qcom,sde-mixer-blend-op-off = <0x20 0x38 0x50 0x68 0x80 0x98 0xb0 0xc8 0xe0 0xf8 0x110>;
			qcom,sde-max-per-pipe-bw-kbps = <0x44aa20 0x44aa20 0x44aa20 0x44aa20 0x44aa20>;
			qcom,sde-sspp-clk-ctrl = <0x2ac 0x00 0x2ac 0x08 0x2b4 0x08 0x2bc 0x08 0x2c4 0x08>;
			qcom,sde-sspp-csc-off = <0x1a00>;
			qcom,sde-csc-type = "csc-10bit";
			qcom,sde-qseed-type = "qseedv3lite";
			qcom,sde-sspp-qseed-off = <0xa00>;
			qcom,sde-mixer-linewidth = <0xa00>;
			qcom,sde-sspp-linewidth = <0x870>;
			qcom,sde-wb-linewidth = <0x870>;
			qcom,sde-mixer-blendstages = <0x09>;
			qcom,sde-highest-bank-bit = <0x01>;
			qcom,sde-ubwc-version = <0x200>;
			qcom,sde-panic-per-pipe;
			qcom,sde-has-cdp;
			qcom,sde-has-dim-layer;
			qcom,sde-has-idle-pc;
			qcom,sde-max-bw-low-kbps = <0x493e00>;
			qcom,sde-max-bw-high-kbps = <0x493e00>;
			qcom,sde-min-core-ib-kbps = <0x249f00>;
			qcom,sde-min-llcc-ib-kbps = <0xc3500>;
			qcom,sde-min-dram-ib-kbps = <0xc3500>;
			qcom,sde-dram-channels = <0x02>;
			qcom,sde-num-nrt-paths = <0x00>;
			qcom,sde-vbif-off = <0x00>;
			qcom,sde-vbif-size = <0x1040>;
			qcom,sde-vbif-id = <0x00>;
			qcom,sde-vbif-memtype-0 = <0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,sde-vbif-memtype-1 = <0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,sde-vbif-qos-rt-remap = <0x03 0x03 0x04 0x04 0x05 0x05 0x06 0x06>;
			qcom,sde-vbif-qos-nrt-remap = <0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,sde-danger-lut = <0x0f 0xffff 0x00 0x00 0xffff>;
			qcom,sde-safe-lut-linear = <0x00 0xfff8>;
			qcom,sde-safe-lut-macrotile = <0x00 0xf000>;
			qcom,sde-safe-lut-macrotile-qseed = <0x00 0xf000>;
			qcom,sde-safe-lut-nrt = <0x00 0xffff>;
			qcom,sde-safe-lut-cwb = <0x00 0xffff>;
			qcom,sde-qos-lut-linear = <0x00 0x112222 0x22223357>;
			qcom,sde-qos-lut-macrotile = <0x00 0x112233 0x44556677>;
			qcom,sde-qos-lut-macrotile-qseed = <0x00 0x112233 0x66777777>;
			qcom,sde-qos-lut-nrt = <0x00 0x00 0x00>;
			qcom,sde-qos-lut-cwb = <0x00 0x75300000 0x00>;
			qcom,sde-cdp-setting = <0x01 0x01 0x01 0x00>;
			qcom,sde-qos-cpu-mask = <0x03>;
			qcom,sde-qos-cpu-dma-latency = <0x12c>;
			qcom,sde-reg-dma-off = <0x00>;
			qcom,sde-reg-dma-version = <0x00>;
			qcom,sde-reg-dma-trigger-off = <0x119c>;
			qcom,sde-secure-sid-mask = <0x801>;
			qcom,sde-crtc-num-pref = <0x05>;
			connectors = <0x245 0x246 0x247 0x248>;
			phandle = <0x249>;

			qcom,sde-sspp-vig-blocks {
				qcom,sde-vig-csc-off = <0x1a00>;
				qcom,sde-vig-qseed-off = <0xa00>;
				qcom,sde-vig-qseed-size = <0xa0>;
				qcom,sde-vig-inverse-pma;
			};

			qcom,sde-dspp-blocks {
				qcom,sde-dspp-igc = <0x00 0x30001>;
				qcom,sde-dspp-hsic = <0x800 0x10007>;
				qcom,sde-dspp-memcolor = <0x880 0x10007>;
				qcom,sde-dspp-hist = <0x800 0x10007>;
				qcom,sde-dspp-sixzone = <0x900 0x10007>;
				qcom,sde-dspp-vlut = <0xa00 0x10008>;
				qcom,sde-dspp-gamut = <0x1000 0x40001>;
				qcom,sde-dspp-pcc = <0x1700 0x40000>;
				qcom,sde-dspp-gc = <0x17c0 0x10008>;
				qcom,sde-dspp-dither = <0x82c 0x10007>;
			};

			qcom,smmu_sde_sec_cb {
				compatible = "qcom,smmu_sde_sec";
				iommus = <0x37 0x801 0x00>;
				phandle = <0x463>;
			};

			qcom,sde-data-bus {
				qcom,msm-bus,name = "mdss_sde";
				qcom,msm-bus,num-cases = <0x03>;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x16 0x200 0x00 0x00 0x16 0x200 0x00 0x493e00 0x16 0x200 0x00 0x493e00>;
			};

			qcom,sde-reg-bus {
				qcom,msm-bus,name = "mdss_reg";
				qcom,msm-bus,num-cases = <0x04>;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x01 0x24e 0x00 0x00 0x01 0x24e 0x00 0x12c00 0x01 0x24e 0x00 0x249f0 0x01 0x24e 0x00 0x493e0>;
			};

			qcom,mdss_dsi_ext_bridge_1080p {
				qcom,mdss-dsi-panel-name = "ext video mode dsi bridge";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_pulse";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-t-clk-post = <0x03>;
				qcom,mdss-dsi-t-clk-pre = <0x24>;
				qcom,mdss-dsi-force-clock-lane-hs;
				qcom,mdss-dsi-ext-bridge = <0x00>;
				phandle = <0x256>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x780>;
						qcom,mdss-dsi-panel-height = <0x438>;
						qcom,mdss-dsi-h-front-porch = <0x58>;
						qcom,mdss-dsi-h-back-porch = <0x94>;
						qcom,mdss-dsi-h-pulse-width = <0x2c>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x24>;
						qcom,mdss-dsi-v-front-porch = <0x04>;
						qcom,mdss-dsi-v-pulse-width = <0x05>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,display-topology = <0x01 0x00 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};
		};

		qcom,sde_rscc@af20000 {
			cell-index = <0x00>;
			compatible = "qcom,sde-rsc";
			reg = <0xaf20000 0x1c44 0xaf30000 0x3fd4>;
			reg-names = "drv\0wrapper";
			qcom,sde-rsc-version = <0x02>;
			vdd-supply = <0x9e>;
			clocks = <0x32 0x1c 0x32 0x16 0x32 0x1b>;
			clock-names = "vsync_clk\0gdsc_clk\0iface_clk";
			clock-rate = <0x00 0x00 0x00>;
			qcom,sde-dram-channels = <0x02>;
			mboxes = <0x174 0x00>;
			mbox-names = "disp_rsc";
			phandle = <0x245>;

			qcom,sde-data-bus {
				qcom,msm-bus,name = "disp_rsc_mnoc";
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-cases = <0x03>;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x4e23 0x5023 0x00 0x00 0x4e23 0x5023 0x00 0x493e00 0x4e23 0x5023 0x00 0x493e00>;
			};

			qcom,sde-llcc-bus {
				qcom,msm-bus,name = "disp_rsc_llcc";
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-cases = <0x03>;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x4e21 0x5021 0x00 0x00 0x4e21 0x5021 0x00 0x61a800 0x4e21 0x5021 0x00 0x61a800>;
			};

			qcom,sde-ebi-bus {
				qcom,msm-bus,name = "disp_rsc_ebi";
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-cases = <0x03>;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x4e20 0x5020 0x00 0x00 0x4e20 0x5020 0x00 0x61a800 0x4e20 0x5020 0x00 0x61a800>;
			};
		};

		qcom,mdss_rotator@ae00000 {
			compatible = "qcom,sde_rotator";
			reg = <0xae00000 0xac000 0xaeb8000 0x3000>;
			reg-names = "mdp_phys\0rot_vbif_phys";
			#list-cells = <0x01>;
			qcom,mdss-rot-mode = <0x01>;
			qcom,mdss-highest-bank-bit = <0x01>;
			qcom,msm-bus,name = "mdss_rotator";
			qcom,msm-bus,num-cases = <0x03>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x19 0x200 0x00 0x00 0x19 0x200 0x00 0x61a800 0x19 0x200 0x00 0x61a800>;
			rot-vdd-supply = <0x9e>;
			qcom,supply-names = "rot-vdd";
			clocks = <0x2f 0x1d 0x32 0x01 0x32 0x19>;
			clock-names = "gcc_iface\0iface_clk\0rot_clk";
			interrupt-parent = <0x249>;
			interrupts = <0x02 0x00>;
			power-domains = <0x249>;
			qcom,mdss-rot-vbif-qos-setting = <0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,mdss-rot-vbif-memtype = <0x03 0x03>;
			qcom,mdss-rot-cdp-setting = <0x01 0x01>;
			qcom,mdss-rot-qos-lut = <0x00 0x00 0x00 0x00>;
			qcom,mdss-rot-danger-lut = <0x00 0x00>;
			qcom,mdss-rot-safe-lut = <0xffff 0xffff>;
			qcom,mdss-rot-qos-cpu-mask = <0x0f>;
			qcom,mdss-rot-qos-cpu-dma-latency = <0x4b>;
			qcom,mdss-default-ot-rd-limit = <0x20>;
			qcom,mdss-default-ot-wr-limit = <0x20>;
			qcom,mdss-sbuf-headroom = <0x14>;
			cache-slice-names = "rotator";
			cache-slices = <0xe1 0x04>;
			status = "disabled";
			phandle = <0x464>;

			qcom,rot-reg-bus {
				qcom,msm-bus,name = "mdss_rot_reg";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x01 0x24e 0x00 0x00 0x01 0x24e 0x00 0x12c00>;
				phandle = <0x465>;
			};

			qcom,smmu_rot_unsec_cb {
				compatible = "qcom,smmu_sde_rot_unsec";
				iommus = <0x37 0xc40 0x00>;
				phandle = <0x466>;
			};

			qcom,smmu_rot_sec_cb {
				compatible = "qcom,smmu_sde_rot_sec";
				iommus = <0x37 0xc41 0x00>;
				phandle = <0x467>;
			};
		};

		qcom,mdss_dsi_ctrl0@ae94000 {
			compatible = "qcom,dsi-ctrl-hw-v2.3";
			label = "dsi-ctrl-0";
			cell-index = <0x00>;
			reg = <0xae94000 0x400 0xaf08000 0x04>;
			reg-names = "dsi_ctrl\0disp_cc_base";
			interrupt-parent = <0x249>;
			interrupts = <0x04 0x00>;
			vdda-1p2-supply = <0x24a>;
			clocks = <0x32 0x03 0x32 0x04 0x32 0x05 0x32 0x17 0x32 0x18 0x32 0x11>;
			clock-names = "byte_clk\0byte_clk_rcg\0byte_intf_clk\0pixel_clk\0pixel_clk_rcg\0esc_clk";
			qcom,split-link-supported;
			phandle = <0x257>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-min-voltage = <0x12cc80>;
					qcom,supply-max-voltage = <0x12cc80>;
					qcom,supply-enable-load = <0x5528>;
					qcom,supply-disable-load = <0x00>;
				};
			};

			qcom,core-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,core-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "refgen";
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,mdss_dsi_phy0@ae94400 {
			compatible = "qcom,dsi-phy-v2.0";
			label = "dsi-phy-0";
			cell-index = <0x00>;
			reg = <0xae94400 0x588 0xae01400 0x100 0xae94200 0x100>;
			reg-names = "dsi_phy\0phy_clamp_base\0dyn_refresh_base";
			vdda-0p9-supply = <0xe6>;
			qcom,platform-strength-ctrl = [ff 06 ff 06 ff 06 ff 06 ff 00];
			qcom,platform-lane-config = <0x100f 0x100f 0x100f 0x100f 0x108f>;
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			qcom,panel-force-clock-lane-hs;
			phandle = <0x258>;

			qcom,phy-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,phy-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-max-voltage = <0xee098>;
					qcom,supply-enable-load = <0x8ca0>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,msm-ext-disp {
			compatible = "qcom,msm-ext-disp";
			phandle = <0x24c>;

			qcom,msm-ext-disp-audio-codec-rx {
				compatible = "qcom,msm-ext-disp-audio-codec-rx";
				phandle = <0x468>;
			};
		};

		qcom,dp_display@0 {
			cell-index = <0x00>;
			compatible = "qcom,dp-display";
			vdda-1p2-supply = <0x24a>;
			vdda-0p9-supply = <0xe6>;
			reg = <0xae90000 0xf4 0xae90200 0xc0 0xae90400 0x5e0 0xae90a00 0x98 0x88e9000 0x17c 0x88e9400 0x10c 0x88e9800 0x10c 0xaf02130 0x08 0x780000 0x621c 0x88e9c30 0x10 0xaee1000 0x34 0x1fcb24c 0x04 0xae91000 0x98>;
			reg-names = "dp_ahb\0dp_aux\0dp_link\0dp_p0\0dp_phy\0dp_ln_tx0\0dp_ln_tx1\0dp_pixel_mn\0qfprom_physical\0dp_pll\0hdcp_physical\0dp_tcsr\0dp_p1";
			interrupt-parent = <0x249>;
			interrupts = <0x0c 0x00>;
			clocks = <0x32 0x06 0x36 0x00 0x2f 0x10 0x2f 0x9d 0x32 0x0a 0x32 0x0c 0x32 0x0f 0x32 0x0d 0x32 0x08 0x32 0x10 0x24b 0x04 0x32 0x0e 0x24b 0x04>;
			clock-names = "core_aux_clk\0core_usb_ref_clk_src\0core_usb_ahb_clk\0core_usb_sec_ref_clk\0link_clk\0link_iface_clk\0strm0_pixel_clk\0strm1_pixel_clk\0crypto_clk\0pixel_clk_rcg\0pixel_parent\0pixel1_clk_rcg\0pixel1_parent";
			qcom,phy-version = <0x200>;
			qcom,aux-cfg0-settings = [20 00];
			qcom,aux-cfg1-settings = <0x2413231d>;
			qcom,aux-cfg2-settings = [28 00];
			qcom,aux-cfg3-settings = [2c 00];
			qcom,aux-cfg4-settings = [30 0a];
			qcom,aux-cfg5-settings = [34 26];
			qcom,aux-cfg6-settings = [38 0a];
			qcom,aux-cfg7-settings = [3c 03];
			qcom,aux-cfg8-settings = [40 bb];
			qcom,aux-cfg9-settings = [44 03];
			qcom,logical2physical-lane-map = <0x3020001>;
			qcom,max-lclk-frequency-khz = <0x83d60>;
			qcom,max-pclk-frequency-khz = <0x2f9b8>;
			qcom,max-hdisplay = <0x780>;
			qcom,max-vdisplay = <0x4b0>;
			qcom,ext-disp = <0x24c>;
			qcom,mux-sel-gpio = <0xaa 0x31 0x00>;
			qcom,usbplug-cc-gpio = <0xaa 0x68 0x00>;
			pinctrl-names = "mdss_dp_active\0mdss_dp_sleep";
			pinctrl-0 = <0xad>;
			pinctrl-1 = <0xad>;
			pinctrl-2 = <0x24d 0x24e 0x24f>;
			pinctrl-3 = <0x24f>;
			pinctrl-4 = <0x250>;
			qcom,dp-hpd-gpio = <0xae 0x08 0x00>;
			qcom,mst-fixed-topology-ports = <0x01 0x02>;
			qcom,mst-enable;
			qcom,dp-aux-bridge-sim = <0x251>;
			phandle = <0x248>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-min-voltage = <0x12cc80>;
					qcom,supply-max-voltage = <0x12cc80>;
					qcom,supply-enable-load = <0x5528>;
					qcom,supply-disable-load = <0x00>;
				};
			};

			qcom,core-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,core-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "refgen";
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,smp2p_interrupt_rdbg_2_out {
			compatible = "qcom,smp2p-interrupt-rdbg-2-out";
			qcom,smem-states = <0x252 0x00>;
			qcom,smem-state-names = "rdbg-smp2p-out";
		};

		qcom,smp2p_interrupt_rdbg_2_in {
			compatible = "qcom,smp2p-interrupt-rdbg-2-in";
			interrupts-extended = <0x253 0x00 0x00>;
			interrupt-names = "rdbg-smp2p-in";
		};

		qcom,smp2p_interrupt_rdbg_5_out {
			compatible = "qcom,smp2p-interrupt-rdbg-5-out";
			qcom,smem-states = <0x254 0x00>;
			qcom,smem-state-names = "rdbg-smp2p-out";
		};

		qcom,smp2p_interrupt_rdbg_5_in {
			compatible = "qcom,smp2p-interrupt-rdbg-5-in";
			interrupts-extended = <0x255 0x00 0x00>;
			interrupt-names = "rdbg-smp2p-in";
		};

		rpmh-regulator-smpa2 {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x1a 0x00>;
			qcom,resource-name = "cx.lvl";

			regulator-pm6155-1-s2-level {
				regulator-name = "pm6155_1_s2_level";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				qcom,min-dropout-voltage-level = <0xffffffff>;
				phandle = <0x1c>;
			};

			regulator-pm6155-1-s2-level-ao {
				regulator-name = "pm6155_1_s2_level_ao";
				qcom,set = <0x01>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				qcom,min-dropout-voltage-level = <0xffffffff>;
				phandle = <0x1d>;
			};
		};

		rpmh-regulator-smpa3 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1a 0x00>;
			qcom,resource-name = "smpa3";

			regulator-pm6155-1-s3 {
				regulator-name = "pm6155_1_s3";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x927c0>;
				regulator-max-microvolt = <0x9eb10>;
				qcom,init-voltage = <0x927c0>;
				phandle = <0x469>;
			};
		};

		rpmh-regulator-smpa4 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1a 0x00>;
			qcom,resource-name = "smpa4";

			regulator-pm6155-1-s4 {
				regulator-name = "pm6155_1_s4";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1be888>;
				qcom,init-voltage = <0x1b7740>;
				phandle = <0x46a>;
			};
		};

		rpmh-regulator-smpa5 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1a 0x00>;
			qcom,resource-name = "smpa5";

			regulator-pm6155-1-s5 {
				regulator-name = "pm6155_1_s5";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x1cee40>;
				regulator-max-microvolt = <0x1f20c0>;
				qcom,init-voltage = <0x1cee40>;
				phandle = <0x268>;
			};
		};

		rpmh-regulator-smpa6 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1a 0x00>;
			qcom,resource-name = "smpa6";

			regulator-pm6155-1-s6 {
				regulator-name = "pm6155_1_s6";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0xe7338>;
				regulator-max-microvolt = <0x156c60>;
				qcom,init-voltage = <0xe7338>;
				phandle = <0x267>;
			};
		};

		rpmh-regulator-ldoa7 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1a 0x00>;
			qcom,resource-name = "ldoa7";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6155-1-l7 {
				regulator-name = "pm6155_1_l7";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1cfde0>;
				qcom,init-voltage = <0x1b7740>;
				qcom,init-mode = <0x02>;
				phandle = <0x46b>;
			};
		};

		rpmh-regulator-ldoa8 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1a 0x00>;
			qcom,resource-name = "ldoa8";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6155-1-l8 {
				regulator-name = "pm6155_1_l8";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x118c30>;
				regulator-max-microvolt = <0x149970>;
				qcom,init-voltage = <0x118c30>;
				qcom,init-mode = <0x02>;
				phandle = <0x46c>;
			};
		};

		rpmh-regulator-ldoc13 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1a 0x00>;
			qcom,resource-name = "ldoc13";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6155-2-l13 {
				regulator-name = "pm6155_2_l13";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x192d50>;
				regulator-max-microvolt = <0x2d0370>;
				qcom,init-voltage = <0x192d50>;
				qcom,init-mode = <0x02>;
				phandle = <0x46d>;
			};
		};

		rpmh-regulator-ldoc14 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1a 0x00>;
			qcom,resource-name = "ldoc14";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6155-2-l14 {
				regulator-name = "pm6155_2_l14";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1c3a90>;
				qcom,init-voltage = <0x1b7740>;
				qcom,init-mode = <0x02>;
				phandle = <0x46e>;
			};
		};

		rpmh-regulator-ldoc16 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1a 0x00>;
			qcom,resource-name = "ldoc16";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6155-2-l16 {
				regulator-name = "pm6155_2_l16";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x192d50>;
				regulator-max-microvolt = <0x2d0370>;
				qcom,init-voltage = <0x192d50>;
				qcom,init-mode = <0x02>;
				phandle = <0x46f>;
			};
		};

		rpmh-regulator-ldoc17 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1a 0x00>;
			qcom,resource-name = "ldoc17";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6155-2-l17 {
				regulator-name = "pm6155_2_l17";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x192d50>;
				regulator-max-microvolt = <0x2d0370>;
				qcom,init-voltage = <0x192d50>;
				qcom,init-mode = <0x02>;
				phandle = <0x470>;
			};
		};

		rpmh-regulator-ldoc18 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1a 0x00>;
			qcom,resource-name = "ldoc18";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6155-2-l18 {
				regulator-name = "pm6155_2_l18";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0xf4240>;
				regulator-max-microvolt = <0x100590>;
				qcom,init-voltage = <0xf4240>;
				qcom,init-mode = <0x02>;
				phandle = <0x471>;
			};
		};

		qcom,dsi-display@17 {
			label = "dsi_anx_7625_1";
			qcom,dsi-display-active;
			qcom,display-label = "primary";
			qcom,dsi-ctrl-num = <0x00>;
			qcom,dsi-phy-num = <0x00>;
			qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
			qcom,dsi-panel = <0x256>;
			phandle = <0x25a>;
		};

		qcom,dsi-display@1 {
			compatible = "qcom,dsi-display";
			label = "primary";
			qcom,dsi-ctrl = <0x257>;
			qcom,dsi-phy = <0x258>;
			clocks = <0x259 0x00 0x259 0x02 0x36 0x00>;
			clock-names = "mux_byte_clk0\0mux_pixel_clk0\0xo_clk";
			qcom,dsi-display-list = <0x25a>;
			phandle = <0x246>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x25b>;
						phandle = <0xaf>;
					};
				};
			};
		};

		qcom,wb-display@0 {
			compatible = "qcom,wb-display";
			cell-index = <0x00>;
			label = "wb_display";
			phandle = <0x247>;
		};

		qcom,dp-mst-sim {
			compatible = "qcom,dp-mst-sim";
			phandle = <0x251>;
		};

		qcom,shared-display-base@0 {
			qcom,shared-display-base-intf = <0x01>;
			phandle = <0x25c>;

			qcom,shared-display-base-mode {
				qcom,mode-h-active = <0x780>;
				qcom,mode-h-front-porch = <0x58>;
				qcom,mode-h-pulse-width = <0x2c>;
				qcom,mode-h-back-porch = <0x94>;
				qcom,mode-h-active-high;
				qcom,mode-v-active = <0x438>;
				qcom,mode-v-front-porch = <0x04>;
				qcom,mode-v-pulse-width = <0x05>;
				qcom,mode-v-back-porch = <0x24>;
				qcom,mode-v-active-high;
				qcom,mode-refresh-rate = <0x3c>;
				qcom,mode-clock-in-khz = <0x24414>;
			};
		};

		qcom,shared-display@0 {
			compatible = "qcom,shared-display";
			qcom,shared-display-base = <0x25c>;
			qcom,blend-stage-range = <0x00 0x07>;
			qcom,display-type = "primary";
			phandle = <0x472>;

			qcom,shared-display-src-mode {
				qcom,mode-h-active = <0x780>;
				qcom,mode-v-active = <0x438>;
			};

			qcom,shared-display-dst-mode {
				qcom,mode-x-offset = <0x00>;
				qcom,mode-y-offset = <0x00>;
				qcom,mode-width = <0x780>;
				qcom,mode-height = <0x438>;
			};
		};

		qcom,shared-display@1 {
			compatible = "qcom,shared-display";
			qcom,shared-display-base = <0x25c>;
			qcom,blend-stage-range = <0x07 0x01>;
			phandle = <0x473>;

			qcom,shared-display-src-mode {
				qcom,mode-h-active = <0x780>;
				qcom,mode-v-active = <0x438>;
			};

			qcom,shared-display-dst-mode {
				qcom,mode-x-offset = <0x00>;
				qcom,mode-y-offset = <0x00>;
				qcom,mode-width = <0x780>;
				qcom,mode-height = <0x438>;
			};
		};

		qcom,sde-shared-plane {
			compatible = "qcom,sde-shared-plane";

			qcom,add-planes {

				plane@0 {
					qcom,plane-name = "plane-4-splash";
					qcom,plane-parent = "plane-4";
					qcom,plane-init-active;
					qcom,plane-seamless-mode = "shared";
				};
			};
		};

		qcom,sde-kms-lease@0 {
			compatible = "qcom,sde-kms-lease";
			qcom,dev-name = "msm_drm";
			qcom,lease-connectors = "DSI-2\0DP-1\0DP-2\0DP-3";
			qcom,lease-planes = "plane-0\0plane-1\0plane-2\0plane-3\0plane-4\0plane-5\0plane-6\0plane-7\0plane-8\0plane-9";
			phandle = <0x474>;
		};

		qcom,sde-kms-lease@1 {
			compatible = "qcom,sde-kms-lease";
			qcom,dev-name = "msm_drm2";
			qcom,lease-connectors = "DSI-3";
			qcom,lease-planes = "plane-4-splash";
			phandle = <0x475>;
		};

		qcom,pcie@1c08000 {
			compatible = "qcom,pci-msm";
			cell-index = <0x00>;
			reg = <0x1c08000 0x4000 0x1c0e000 0x1000 0x40000000 0xf1d 0x40000f20 0xa8 0x40001000 0x1000 0x40100000 0x100000 0x40200000 0x100000 0x40300000 0x1fd00000>;
			reg-names = "parf\0phy\0dm_core\0elbi\0iatu\0conf\0io\0bars";
			#address-cells = <0x03>;
			#size-cells = <0x02>;
			ranges = <0x1000000 0x00 0x40200000 0x40200000 0x00 0x100000 0x2000000 0x00 0x40300000 0x40300000 0x00 0x1fd00000>;
			interrupt-parent = <0x25d>;
			interrupts = <0x00 0x01 0x02 0x03 0x04>;
			interrupt-names = "int_global_int\0int_a\0int_b\0int_c\0int_d";
			#interrupt-cells = <0x01>;
			interrupt-map-mask = <0x00 0x00 0x00 0xffffffff>;
			interrupt-map = <0x00 0x00 0x00 0x00 0x19 0x00 0x8c 0x00 0x00 0x00 0x00 0x01 0x19 0x00 0x95 0x00 0x00 0x00 0x00 0x02 0x19 0x00 0x96 0x00 0x00 0x00 0x00 0x03 0x19 0x00 0x97 0x00 0x00 0x00 0x00 0x04 0x19 0x00 0x98 0x00>;
			qcom,phy-sequence = <0x800 0x01 0x00 0x804 0x03 0x00 0x34 0x18 0x00 0x38 0x10 0x00 0x70 0x0f 0x00 0xc8 0x01 0x00 0x128 0x00 0x00 0x144 0xff 0x00 0x148 0x1f 0x00 0x194 0x06 0x00 0x48 0x0f 0x00 0x178 0x00 0x00 0x19c 0x01 0x00 0x18c 0x20 0x00 0x184 0x0a 0x00 0xb4 0x20 0x00 0x0c 0x09 0x00 0xac 0x04 0x00 0xd0 0x82 0x00 0xe4 0x03 0x00 0xe0 0x55 0x00 0xdc 0x55 0x00 0x54 0x00 0x00 0x50 0x0d 0x00 0x4c 0x04 0x00 0x174 0x35 0x00 0x3c 0x02 0x00 0x40 0x1f 0x00 0x78 0x04 0x00 0x84 0x16 0x00 0x90 0x30 0x00 0x10c 0x00 0x00 0x108 0x80 0x00 0xa8 0x01 0x00 0x0c 0x0a 0x00 0x10 0x01 0x00 0x1c 0x31 0x00 0x20 0x01 0x00 0x14 0x02 0x00 0x18 0x00 0x00 0x24 0x2f 0x00 0x28 0x19 0x00 0x268 0x45 0x00 0x194 0x06 0x00 0x24c 0x02 0x00 0x2ac 0x12 0x00 0x510 0x1c 0x00 0x51c 0x14 0x00 0x4d8 0x01 0x00 0x4dc 0x00 0x00 0x4e0 0xdb 0x00 0x448 0x4b 0x00 0x41c 0x04 0x00 0x410 0x04 0x00 0x74 0x19 0x00 0x854 0x04 0x00 0x9ac 0x00 0x00 0x8a0 0x40 0x00 0x9e0 0x00 0x00 0x9dc 0x40 0x00 0x9a8 0x00 0x00 0x8a4 0x40 0x00 0x8a8 0x73 0x00 0x9b0 0x07 0x00 0x9d8 0x99 0x00 0x824 0x15 0x00 0x828 0x0e 0x00 0x800 0x00 0x00 0x808 0x03 0x00>;
			pinctrl-names = "default";
			pinctrl-0 = <0x25e 0x25f 0x260>;
			perst-gpio = <0xaa 0x65 0x00>;
			wake-gpio = <0xaa 0x64 0x00>;
			gdsc-vdd-supply = <0x261>;
			vreg-1.8-supply = <0xe7>;
			vreg-0.9-supply = <0xe6>;
			vreg-cx-supply = <0x1c>;
			qcom,vreg-1.8-voltage-level = <0x1b7740 0x1b7740 0x5dc0>;
			qcom,vreg-0.9-voltage-level = <0xe1d48 0xe1d48 0x5dc0>;
			qcom,vreg-cx-voltage-level = <0x10000 0x101 0x00>;
			msi-parent = <0x262>;
			qcom,no-l0s-supported;
			qcom,no-l1-supported;
			qcom,no-l1ss-supported;
			qcom,no-aux-clk-sync;
			qcom,max-link-speed = <0x02>;
			qcom,ep-latency = <0x0a>;
			qcom,slv-addr-space-size = <0x20000000>;
			qcom,phy-status-offset = <0x974>;
			qcom,phy-status-bit = <0x06>;
			qcom,phy-power-down-offset = <0x804>;
			qcom,core-preset = <0x77777777>;
			qcom,boot-option = <0x01>;
			linux,pci-domain = <0x00>;
			qcom,pcie-phy-ver = <0xa31>;
			qcom,use-19p2mhz-aux-clk;
			qcom,smmu-sid-base = <0x400>;
			iommu-map = <0x00 0x37 0x400 0x01 0x100 0x37 0x401 0x01 0x200 0x37 0x402 0x01 0x300 0x37 0x403 0x01 0x400 0x37 0x404 0x01 0x500 0x37 0x405 0x01 0x600 0x37 0x406 0x01 0x700 0x37 0x407 0x01 0x800 0x37 0x408 0x01 0x900 0x37 0x409 0x01 0xa00 0x37 0x40a 0x01 0xb00 0x37 0x40b 0x01 0xc00 0x37 0x40c 0x01 0xd00 0x37 0x40d 0x01 0xe00 0x37 0x40e 0x01 0xf00 0x37 0x40f 0x01>;
			qcom,msm-bus,name = "pcie0";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x2d 0x200 0x00 0x00 0x2d 0x200 0x1f4 0x320>;
			clocks = <0x2f 0x3f 0x36 0x00 0x2f 0x3a 0x2f 0x3c 0x2f 0x3e 0x2f 0x40 0x2f 0x3d 0x2f 0x41 0x2f 0x39 0x2f 0x42>;
			clock-names = "pcie_0_pipe_clk\0pcie_0_ref_clk_src\0pcie_0_aux_clk\0pcie_0_cfg_ahb_clk\0pcie_0_mstr_axi_clk\0pcie_0_slv_axi_clk\0pcie_0_ldo\0pcie_0_slv_q2a_axi_clk\0pcie_phy_refgen_clk\0pcie_phy_aux_clk";
			max-clock-frequency-hz = <0x00 0x00 0x124f800 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x5f5e100 0x00>;
			resets = <0x2f 0x06 0x2f 0x07>;
			reset-names = "pcie_0_core_reset\0pcie_0_phy_reset";
			phandle = <0x25d>;
		};

		qcom,pcie0_msi@17a00040 {
			compatible = "qcom,pci-msi";
			msi-controller;
			reg = <0x17a00040 0x00>;
			interrupt-parent = <0x19>;
			interrupts = <0x00 0x2a0 0x01 0x00 0x2a1 0x01 0x00 0x2a2 0x01 0x00 0x2a3 0x01 0x00 0x2a4 0x01 0x00 0x2a5 0x01 0x00 0x2a6 0x01 0x00 0x2a7 0x01 0x00 0x2a8 0x01 0x00 0x2a9 0x01 0x00 0x2aa 0x01 0x00 0x2ab 0x01 0x00 0x2ac 0x01 0x00 0x2ad 0x01 0x00 0x2ae 0x01 0x00 0x2af 0x01 0x00 0x2b0 0x01 0x00 0x2b1 0x01 0x00 0x2b2 0x01 0x00 0x2b3 0x01 0x00 0x2b4 0x01 0x00 0x2b5 0x01 0x00 0x2b6 0x01 0x00 0x2b7 0x01 0x00 0x2b8 0x01 0x00 0x2b9 0x01 0x00 0x2ba 0x01 0x00 0x2bb 0x01 0x00 0x2bc 0x01 0x00 0x2bd 0x01 0x00 0x2be 0x01 0x00 0x2bf 0x01>;
			phandle = <0x262>;
		};

		qfprom@780130 {
			compatible = "qcom,qfprom";
			reg = <0x780130 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			read-only;
			ranges;
			phandle = <0x476>;
		};

		vreg_conn_1p8 {
			compatible = "regulator-fixed";
			regulator-name = "vreg_conn_1p8";
			startup-delay-us = <0xfa0>;
			enable-active-high;
			gpio = <0x263 0x01 0x00>;
			phandle = <0x266>;
		};

		vreg_conn_pa {
			compatible = "regulator-fixed";
			regulator-name = "vreg_conn_pa";
			startup-delay-us = <0xfa0>;
			enable-active-high;
			gpio = <0x263 0x06 0x00>;
			phandle = <0x265>;
		};

		vreg_wlan {
			compatible = "qcom,stub-regulator";
			regulator-name = "vreg_wlan";
			phandle = <0x26a>;
		};

		bt_qca6174 {
			compatible = "qca,qca6174";
			pinctrl-names = "default";
			pinctrl-0 = <0x264>;
			qca,bt-reset-gpio = <0xaa 0x55 0x00>;
			qca,bt-vdd-pa-supply = <0x265>;
			qca,bt-chip-pwd-supply = <0x266>;
			qca,bt-vdd-vm-supply = <0x267>;
			qca,bt-vdd-5a-supply = <0x268>;
			qca,bt-vdd-vh-supply = <0x269>;
			qca,bt-vdd-vm-voltage-level = <0x14e790 0x14e790>;
			qca,bt-vdd-5a-voltage-level = <0x1f20c0 0x1f20c0>;
			qca,bt-vdd-vh-voltage-level = <0x1d0d80 0x1d0d80>;
			qca,bt-vdd-vm-current-level = <0x00>;
			qca,bt-vdd-5a-current-level = <0x00>;
			qca,bt-vdd-vh-current-level = <0x6ddd0>;
			status = "disabled";
			phandle = <0x477>;
		};

		qcom,cnss-qca-converged {
			compatible = "qcom,cnss-qca-converged";
			qcom,converged-dt;
			qcom,wlan-rc-num = <0x00>;
			qcom,bus-type = <0x00>;
			qcom,notify-modem-status;
			qcom,msm-bus,name = "msm-cnss";
			qcom,msm-bus,num-cases = <0x04>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-KBps = <0x2d 0x200 0x00 0x00 0x01 0x200 0x00 0x00 0x2d 0x200 0xa1cd 0xa0000 0x01 0x200 0xa1cd 0xa0000 0x2d 0x200 0x1810c 0xa0000 0x01 0x200 0x1810c 0x186a00 0x2d 0x200 0x32904 0x118000 0x01 0x200 0x32904 0x2faf00>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges = <0x10000000 0x10000000 0x10000000 0x20000000 0x20000000 0x10000 0xa0000000 0xa0000000 0x10000000 0xb0000000 0xb0000000 0x10000>;
			vdd-wlan-ctrl1-supply = <0x265>;
			vdd-wlan-ctrl2-supply = <0x266>;
			vdd-wlan-supply = <0x26a>;
			vdd-wlan-rfa1-supply = <0x267>;
			vdd-wlan-rfa2-supply = <0x268>;
			vdd-wlan-rfa3-supply = <0x269>;
			wlan_vregs = "vdd-wlan-ctrl1\0vdd-wlan-ctrl2";
			qcom,vdd-wlan-ctrl1-info = <0x00 0x00 0x00 0x00>;
			qcom,vdd-wlan-ctrl2-info = <0x00 0x00 0x00 0x00>;
			wlan-en-gpio = <0xaa 0x62 0x00>;
			pinctrl-names = "wlan_en_active\0wlan_en_sleep";
			pinctrl-0 = <0x26b>;
			pinctrl-1 = <0x26c>;
			phandle = <0x478>;

			chip_cfg@0 {
				reg = <0x10000000 0x10000000 0x20000000 0x10000>;
				reg-names = "smmu_iova_base\0smmu_iova_ipa";
				supported-ids = <0x3e>;
				wlan_vregs = "vdd-wlan";
				qcom,vdd-wlan-info = <0x00 0x00 0x00 0x0a>;
				qcom,smmu-s1-enable;
				qcom,wlan-ramdump-dynamic = <0x200000>;
			};

			chip_cfg@1 {
				reg = <0xa0000000 0x10000000 0xb0000000 0x10000>;
				reg-names = "smmu_iova_base\0smmu_iova_ipa";
				supported-ids = <0x1101>;
				wlan_vregs = "vdd-wlan-rfa1\0vdd-wlan-rfa2\0vdd-wlan-rfa3";
				qcom,vdd-wlan-rfa1-info = <0x149970 0x149970 0x00 0x00>;
				qcom,vdd-wlan-rfa2-info = <0x1f20c0 0x1f20c0 0x00 0x00>;
				qcom,vdd-wlan-rfa3-info = <0x1d0d80 0x1d0d80 0x00 0x00>;
				qcom,wlan-ramdump-dynamic = <0x400000>;
				mhi,max-channels = <0x1e>;
				mhi,timeout = <0x2710>;

				mhi_channels {

					mhi_chan@0 {
						reg = <0x00>;
						label = "LOOPBACK";
						mhi,num-elements = <0x20>;
						mhi,event-ring = <0x01>;
						mhi,chan-dir = <0x01>;
						mhi,data-type = <0x00>;
						mhi,doorbell-mode = <0x02>;
						mhi,ee = <0x14>;
					};

					mhi_chan@1 {
						reg = <0x01>;
						label = "LOOPBACK";
						mhi,num-elements = <0x20>;
						mhi,event-ring = <0x01>;
						mhi,chan-dir = <0x02>;
						mhi,data-type = <0x00>;
						mhi,doorbell-mode = <0x02>;
						mhi,ee = <0x14>;
					};

					mhi_chan@4 {
						reg = <0x04>;
						label = "DIAG";
						mhi,num-elements = <0x20>;
						mhi,event-ring = <0x01>;
						mhi,chan-dir = <0x01>;
						mhi,data-type = <0x00>;
						mhi,doorbell-mode = <0x02>;
						mhi,ee = <0x14>;
					};

					mhi_chan@5 {
						reg = <0x05>;
						label = "DIAG";
						mhi,num-elements = <0x20>;
						mhi,event-ring = <0x01>;
						mhi,chan-dir = <0x02>;
						mhi,data-type = <0x00>;
						mhi,doorbell-mode = <0x02>;
						mhi,ee = <0x14>;
					};

					mhi_chan@20 {
						reg = <0x14>;
						label = "IPCR";
						mhi,num-elements = <0x20>;
						mhi,event-ring = <0x01>;
						mhi,chan-dir = <0x01>;
						mhi,data-type = <0x01>;
						mhi,doorbell-mode = <0x02>;
						mhi,ee = <0x14>;
						mhi,auto-start;
					};

					mhi_chan@21 {
						reg = <0x15>;
						label = "IPCR";
						mhi,num-elements = <0x20>;
						mhi,event-ring = <0x01>;
						mhi,chan-dir = <0x02>;
						mhi,data-type = <0x00>;
						mhi,doorbell-mode = <0x02>;
						mhi,ee = <0x14>;
						mhi,auto-queue;
						mhi,auto-start;
					};
				};

				mhi_events {

					mhi_event@0 {
						mhi,num-elements = <0x20>;
						mhi,intmod = <0x01>;
						mhi,msi = <0x01>;
						mhi,priority = <0x01>;
						mhi,brstmode = <0x02>;
						mhi,data-type = <0x01>;
					};

					mhi_event@1 {
						mhi,num-elements = <0x100>;
						mhi,intmod = <0x01>;
						mhi,msi = <0x02>;
						mhi,priority = <0x01>;
						mhi,brstmode = <0x02>;
					};
				};
			};
		};
	};

	chosen {
		bootargs = "rcupdate.rcu_expedited=1 rcu_nocbs=0-7";
	};

	aliases {
		ufshc1 = "/soc/ufshc@1d84000";
		serial0 = "/soc/qcom,qup_uart@0x880000";
		sdhc1 = "/soc/sdhci@7c4000";
		sdhc2 = "/soc/sdhci@8804000";
		spi0 = "/soc/spi@a80000";
		i2c0 = "/soc/i2c@a84000";
		i2c1 = "/soc/i2c@884000";
		i2c2 = "/soc/i2c@88c000";
		hsuart0 = "/soc/qcom,qup_uart@0xa8c000";
		hsuart1 = "/soc/qcom,qup_uart@0xa80000";
		swr0 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/wsa-macro@62f00000/wsa_swr_master";
		swr1 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@62ee0000/rx_swr_master";
		swr2 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/tx-macro@62ec0000/tx_swr_master";
		pci-domain0 = "/soc/qcom,pcie@1c08000";
	};

	memory {
		device_type = "memory";
		reg = <0x00 0x00 0x00 0x00>;
	};

	energy-costs {
		compatible = "sched-energy";
		phandle = <0x479>;

		core-cost0 {
			busy-cost-data = <0x493e0 0x18 0x8ca00 0x19 0xb6d00 0x1f 0xf8700 0x36 0x127500 0x4e 0x14cd00 0x69 0x172500 0x74 0x185100 0x8b 0x1a1300 0xa8 0x1b8a00 0xb2>;
			idle-cost-data = <0x10 0x0c 0x08 0x06>;
			phandle = <0x02>;
		};

		core-cost1 {
			busy-cost-data = <0x493e0 0xb4 0x9f600 0xec 0xbb800 0x111 0xef100 0x1be 0xf8700 0x1ce 0x127500 0x296 0x14cd00 0x37e 0x172500 0x3dd 0x1a1300 0x4fc 0x1d0100 0x674 0x1ec300 0x7f8 0x203a00 0x8c2 0x21b100 0xa99>;
			idle-cost-data = <0x64 0x50 0x3c 0x28>;
			phandle = <0x0c>;
		};

		cluster-cost0 {
			busy-cost-data = <0x493e0 0x08 0x8ca00 0x08 0xb6d00 0x09 0xf8700 0x0c 0x127500 0x0f 0x14cd00 0x12 0x172500 0x15 0x185100 0x16 0x1a1300 0x17 0x1b8a00 0x18>;
			idle-cost-data = <0x04 0x03 0x02 0x01>;
			phandle = <0x03>;
		};

		cluster-cost1 {
			busy-cost-data = <0x493e0 0x1c 0x9f600 0x23 0xbb800 0x24 0xef100 0x30 0xf8700 0x3b 0x127500 0x49 0x14cd00 0x56 0x172500 0x58 0x1a1300 0x60 0x1d0100 0x67 0x1ec300 0x6b 0x203a00 0x70 0x21b100 0x78>;
			idle-cost-data = <0x04 0x03 0x02 0x01>;
			phandle = <0x0d>;
		};
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	firmware {
		phandle = <0x47a>;

		android {
			compatible = "android,firmware";

			vbmeta {
				compatible = "android,vbmeta";
				parts = "vbmeta,boot,system,vendor,dtbo";
			};

			fstab {
				compatible = "android,fstab";

				vendor {
					compatible = "android,vendor";
					dev = "/dev/block/platform/soc/1d84000.ufshc/by-name/vendor";
					type = "ext4";
					mnt_flags = "ro,barrier=1,discard";
					fsmgr_flags = "wait,slotselect,avb";
					status = "ok";
				};
			};
		};
	};

	reserved-memory {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;
		phandle = <0x47b>;

		hyp_region@85700000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x85700000 0x00 0x600000>;
			phandle = <0x47c>;
		};

		xbl_aop_mem@85e00000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x85e00000 0x00 0x140000>;
			phandle = <0x47d>;
		};

		sec_apps_region@85fff000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x85fff000 0x00 0x1000>;
			phandle = <0x47e>;
		};

		smem@86000000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x86000000 0x00 0x200000>;
			phandle = <0x60>;
		};

		removed_region@86200000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x86200000 0x00 0x2d00000>;
			phandle = <0x47f>;
		};

		camera_region@8ab00000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x8ab00000 0x00 0x500000>;
			phandle = <0xf1>;
		};

		modem_region@8b000000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x8b000000 0x00 0x8400000>;
			phandle = <0x85>;
		};

		pil_video_region@93400000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x93400000 0x00 0x500000>;
			phandle = <0x8c>;
		};

		wlan_msa_region@93900000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x93900000 0x00 0x200000>;
			phandle = <0x90>;
		};

		cdsp_regions@93b00000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x93b00000 0x00 0x1e00000>;
			phandle = <0x88>;
		};

		pil_adsp_region@95900000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x95900000 0x00 0x1e00000>;
			phandle = <0x81>;
		};

		ips_fw_region@0x97700000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x97700000 0x00 0x10000>;
			phandle = <0x8f>;
		};

		ipa_gsi_region@0x97710000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x97710000 0x00 0x5000>;
			phandle = <0x480>;
		};

		gpu_region@0x97715000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x97715000 0x00 0x2000>;
			phandle = <0x481>;
		};

		qseecom_region@0x9e400000 {
			compatible = "shared-dma-pool";
			no-map;
			reg = <0x00 0x9e400000 0x00 0x1400000>;
			phandle = <0x58>;
		};

		cdsp_sec_regions@0x9f800000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x9f800000 0x00 0x1e00000>;
			phandle = <0xf9>;
		};

		adsp_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x800000>;
			phandle = <0x62>;
		};

		sdsp_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x400000>;
			phandle = <0xfa>;
		};

		qseecom_ta_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x1000000>;
			phandle = <0xf6>;
		};

		sp_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x800000>;
			phandle = <0xf7>;
		};

		secure_display_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x8c00000>;
			phandle = <0xf8>;
		};

		cont_splash_region@9c000000 {
			reg = <0x00 0x9c000000 0x00 0x1000000>;
			label = "cont_splash_region";
			phandle = <0x482>;
		};

		dfps_data_region@9e300000 {
			reg = <0x00 0x9cf00000 0x00 0x100000>;
			label = "dfps_data_region";
			phandle = <0x244>;
		};

		disp_rdump_region@9c000000 {
			reg = <0x00 0x9c000000 0x00 0x1000000>;
			label = "disp_rdump_region";
			phandle = <0x483>;
		};

		mem_dump_region {
			compatible = "shared-dma-pool";
			reusable;
			size = <0x00 0x2400000>;
			phandle = <0x55>;
		};

		linux,cma {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x2000000>;
			linux,cma-default;
		};
	};

	__symbols__ {
		CPU0 = "/cpus/cpu@0";
		L2_0 = "/cpus/cpu@0/l2-cache";
		L3_0 = "/cpus/cpu@0/l2-cache/l3-cache";
		L1_I_0 = "/cpus/cpu@0/l1-icache";
		L1_D_0 = "/cpus/cpu@0/l1-dcache";
		L2_TLB_0 = "/cpus/cpu@0/l2-tlb";
		CPU1 = "/cpus/cpu@100";
		L2_100 = "/cpus/cpu@100/l2-cache";
		L1_I_100 = "/cpus/cpu@100/l1-icache";
		L1_D_100 = "/cpus/cpu@100/l1-dcache";
		L2_TLB_100 = "/cpus/cpu@100/l1-tlb";
		CPU2 = "/cpus/cpu@200";
		L2_200 = "/cpus/cpu@200/l2-cache";
		L1_I_200 = "/cpus/cpu@200/l1-icache";
		L1_D_200 = "/cpus/cpu@200/l1-dcache";
		L2_TLB_200 = "/cpus/cpu@200/l1-tlb";
		CPU3 = "/cpus/cpu@300";
		L2_300 = "/cpus/cpu@300/l2-cache";
		L1_I_300 = "/cpus/cpu@300/l1-icache";
		L1_D_300 = "/cpus/cpu@300/l1-dcache";
		L2_TLB_300 = "/cpus/cpu@300/l1-tlb";
		CPU4 = "/cpus/cpu@400";
		L2_400 = "/cpus/cpu@400/l2-cache";
		L1_I_400 = "/cpus/cpu@400/l1-icache";
		L1_D_400 = "/cpus/cpu@400/l1-dcache";
		L2_TLB_400 = "/cpus/cpu@400/l1-tlb";
		CPU5 = "/cpus/cpu@500";
		L2_500 = "/cpus/cpu@500/l2-cache";
		L1_I_500 = "/cpus/cpu@500/l1-icache";
		L1_D_500 = "/cpus/cpu@500/l1-dcache";
		L2_TLB_500 = "/cpus/cpu@500/l1-tlb";
		CPU6 = "/cpus/cpu@600";
		L2_600 = "/cpus/cpu@600/l2-cache";
		L1_I_600 = "/cpus/cpu@600/l1-icache";
		L1_D_600 = "/cpus/cpu@600/l1-dcache";
		L1_ITLB_600 = "/cpus/cpu@600/l1-itlb";
		L1_DTLB_600 = "/cpus/cpu@600/l1-dtlb";
		L2_TLB_600 = "/cpus/cpu@600/l2-tlb";
		CPU7 = "/cpus/cpu@700";
		L2_700 = "/cpus/cpu@700/l2-cache";
		L1_I_700 = "/cpus/cpu@700/l1-icache";
		L1_D_700 = "/cpus/cpu@700/l1-dcache";
		L1_ITLB_700 = "/cpus/cpu@700/l1-itlb";
		L1_DTLB_700 = "/cpus/cpu@700/l1-dtlb";
		L2_TLB_700 = "/cpus/cpu@700/l2-tlb";
		soc = "/soc";
		intc = "/soc/interrupt-controller@17a00000";
		pdc = "/soc/interrupt-controller@b220000";
		mem_client_3_size = "/soc/qcom,memshare/qcom,client_3";
		sleep_clk = "/soc/clocks/sleep-clk";
		clock_rpmh = "/soc/qcom,rpmhclk";
		clock_aop = "/soc/qcom,aopclk";
		clock_gcc = "/soc/qcom,gcc@100000";
		clock_videocc = "/soc/qcom,videocc@ab00000";
		clock_camcc = "/soc/qcom,camcc@ad00000";
		clock_dispcc = "/soc/qcom,dispcc@af00000";
		clock_gpucc = "/soc/qcom,gpupcc@5090000";
		clock_scc = "/soc/qcom,scc@62b10000";
		cpucc_debug = "/soc/syscon@182a0018";
		mccc_debug = "/soc/syscon@90b0000";
		clock_cpucc = "/soc/qcom,cpucc@18321000";
		lmh_dcvs0 = "/soc/qcom,cpucc@18321000/qcom,limits-dcvs@18358800";
		lmh_dcvs1 = "/soc/qcom,cpucc@18321000/qcom,limits-dcvs@18350800";
		clock_debugcc = "/soc/qcom,cc-debug";
		cpu_pmu = "/soc/cpu-pmu";
		gpi_dma0 = "/soc/qcom,gpi-dma@0x800000";
		gpi_dma1 = "/soc/qcom,gpi-dma@0xa00000";
		wdog = "/soc/qcom,wdt@17c10000";
		apps_rsc = "/soc/mailbox@18220000";
		disp_rsc = "/soc/mailbox@af20000";
		cmd_db = "/soc/qcom,cmd-db@c3f000c";
		dcc = "/soc/dcc_v2@10a2000";
		llcc = "/soc/qcom,llcc@9200000/qcom,sm6150-llcc";
		LLCC_1 = "/soc/qcom,llcc@9200000/llcc_1_dcache";
		sdcc1_ice = "/soc/sdcc1ice@7C8000";
		sdhc_1 = "/soc/sdhci@7c4000";
		sdhc_2 = "/soc/sdhci@8804000";
		qcom_seecom = "/soc/qseecom@86d00000";
		qcom_smcinvoke = "/soc/smcinvoke@86d00000";
		qcom_rng = "/soc/qrng@793000";
		ufs_ice = "/soc/ufsice@1d90000";
		ufsphy_mem = "/soc/ufsphy_mem@1d87000";
		ufshc_mem = "/soc/ufshc@1d84000";
		qcom_cedev = "/soc/qcedev@1de0000";
		qcom_msmhdcp = "/soc/qcom,msm_hdcp";
		qcom_crypto = "/soc/qcrypto@1de0000";
		qcom_tzlog = "/soc/tz-log@146aa720";
		spmi_bus = "/soc/qcom,spmi@c440000";
		pm6155_1_tz = "/soc/qcom,spmi@c440000/qcom,pm6155@0/qcom,temp-alarm@2400";
		pm6155_1_clkdiv = "/soc/qcom,spmi@c440000/qcom,pm6155@0/clock-controller@5b00";
		pm6155_1_rtc = "/soc/qcom,spmi@c440000/qcom,pm6155@0/qcom,pm6155_1_rtc";
		pm6155_1_gpios = "/soc/qcom,spmi@c440000/qcom,pm6155@0/pinctrl@c000";
		pm6155_1_sdam_2 = "/soc/qcom,spmi@c440000/qcom,pm6155@0/sdam@b100";
		pm6155_vadc = "/soc/qcom,spmi@c440000/qcom,pm6155@0/vadc@3100";
		pm6155_adc_tm = "/soc/qcom,spmi@c440000/qcom,pm6155@0/adc_tm@3500";
		pm6155_2_clkdiv = "/soc/qcom,spmi@c440000/qcom,pm6155@4/clock-controller@5b00";
		pm6155_2_gpios = "/soc/qcom,spmi@c440000/qcom,pm6155@4/pinctrl@c000";
		bluetooth = "/soc/bt_wcn3990";
		eud = "/soc/qcom,msm-eud@88e0000";
		slim_aud = "/soc/slim@62dc0000";
		iommu_slim_aud_ctrl_cb = "/soc/slim@62dc0000/qcom,iommu_slim_ctrl_cb";
		dai_slim = "/soc/slim@62dc0000/msm_dai_slim";
		slim_qca = "/soc/slim@62e40000";
		iommu_slim_qca_ctrl_cb = "/soc/slim@62e40000/qcom,iommu_slim_ctrl_cb";
		btfmslim_codec = "/soc/slim@62e40000/wcn3990";
		tcsr_mutex_block = "/soc/syscon@1f40000";
		tcsr_mutex = "/soc/hwlock";
		smem = "/soc/qcom,smem";
		apcs = "/soc/syscon@17c0000c";
		apcs_glb = "/soc/mailbox@17c00000";
		glink_modem = "/soc/qcom,glink/modem";
		glink_adsp = "/soc/qcom,glink/adsp";
		glink_cdsp = "/soc/qcom,glink/cdsp";
		msm_cdsp_rm = "/soc/qcom,glink/cdsp/qcom,msm_cdsprm_rpmsg/qcom,msm_cdsp_rm";
		msm_hvx_rm = "/soc/qcom,glink/cdsp/qcom,msm_cdsprm_rpmsg/qcom,msm_hvx_rm";
		glink_spi_xprt_wdsp = "/soc/qcom,glink/wdsp";
		qmp_aop = "/soc/qcom,qmp-aop@c300000";
		modem_smp2p_out = "/soc/qcom,smp2p-modem/master-kernel";
		modem_smp2p_in = "/soc/qcom,smp2p-modem/slave-kernel";
		smp2p_ipa_1_out = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-out";
		smp2p_ipa_1_in = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-in";
		smp2p_wlan_1_in = "/soc/qcom,smp2p-modem/qcom,smp2p-wlan-1-in";
		adsp_smp2p_out = "/soc/qcom,smp2p-adsp/master-kernel";
		adsp_smp2p_in = "/soc/qcom,smp2p-adsp/slave-kernel";
		sleepstate_smp2p_out = "/soc/qcom,smp2p-adsp/sleepstate-out";
		sleepstate_smp2p_in = "/soc/qcom,smp2p-adsp/qcom,sleepstate-in";
		smp2p_rdbg2_out = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-out";
		smp2p_rdbg2_in = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-in";
		cdsp_smp2p_out = "/soc/qcom,smp2p-cdsp/master-kernel";
		cdsp_smp2p_in = "/soc/qcom,smp2p-cdsp/slave-kernel";
		smp2p_rdbg5_out = "/soc/qcom,smp2p-cdsp/qcom,smp2p-rdbg5-out";
		smp2p_rdbg5_in = "/soc/qcom,smp2p-cdsp/qcom,smp2p-rdbg5-in";
		thermal_zones = "/soc/thermal-zones";
		soc_trip = "/soc/thermal-zones/soc/trips/soc-trip";
		gpu_trip = "/soc/thermal-zones/gpu-step/trips/gpu-trip";
		gpu_cx_mon = "/soc/thermal-zones/gpu-step/trips/gpu-cx-mon";
		cpu45_config = "/soc/thermal-zones/cpuss-0-step/trips/cpu45-config";
		cpu23_config = "/soc/thermal-zones/cpuss-1-step/trips/cpu23-config";
		cpu01_config = "/soc/thermal-zones/cpuss-2-step/trips/cpu01-config";
		cpu6_0_config = "/soc/thermal-zones/cpu-1-0-step/trips/cpu6-0-config";
		cpu6_1_config = "/soc/thermal-zones/cpu-1-1-step/trips/cpu6-1-config";
		cpu7_0_config = "/soc/thermal-zones/cpu-1-2-step/trips/cpu7-0-config";
		cpu7_1_config = "/soc/thermal-zones/cpu-1-3-step/trips/cpu7-1-config";
		q6_hvx_cxip = "/soc/thermal-zones/q6-hvx-step/trips/q6-hvx-config";
		q6_hvx_therm = "/soc/thermal-zones/q6-hvx-step/trips/q6-hvx-trip1";
		q6_hvx_cx_mon = "/soc/thermal-zones/q6-hvx-step/trips/q6-hvx-cx-mon";
		mdm_core_cx_mon = "/soc/thermal-zones/mdm-core-step/trips/mdm-core-cx-mon";
		camera_cx_mon = "/soc/thermal-zones/camera-step/trips/camera-cx-mon";
		wlan_cx_mon = "/soc/thermal-zones/wlan-step/trips/wlan-cx-mon";
		dispaly_cx_mon = "/soc/thermal-zones/display-step/trips/display-cx-mon";
		video_cx_mon = "/soc/thermal-zones/video-step/trips/video-cx-mon";
		tsens0 = "/soc/tsens@c222000";
		pil_modem = "/soc/qcom,mss@4080000";
		ipa_hw = "/soc/qcom,ipa@1e00000";
		ipa_smmu_ap = "/soc/ipa_smmu_ap";
		ipa_smmu_wlan = "/soc/ipa_smmu_wlan";
		ipa_smmu_uc = "/soc/ipa_smmu_uc";
		icnss = "/soc/qcom,icnss@18800000";
		llcc_pmu = "/soc/llcc-pmu@90cc000";
		llcc_bw_opp_table = "/soc/llcc-bw-opp-table";
		cpu_cpu_llcc_bw = "/soc/qcom,cpu-cpu-llcc-bw";
		cpu_cpu_llcc_bwmon = "/soc/qcom,cpu-cpu-llcc-bwmon@90b6400";
		ddr_bw_opp_table = "/soc/ddr-bw-opp-table";
		cpu_llcc_ddr_bw = "/soc/qcom,cpu-llcc-ddr-bw";
		cpu_llcc_ddr_bwmon = "/soc/qcom,cpu-llcc-ddr-bwmon@90cd000";
		suspendable_ddr_bw_opp_table = "/soc/suspendable-ddr-bw-opp-table";
		cdsp_cdsp_l3_lat = "/soc/qcom,cdsp-cdsp-l3-lat";
		cpu0_cpu_l3_lat = "/soc/qcom,cpu0-cpu-l3-lat";
		cpu0_cpu_l3_latmon = "/soc/qcom,cpu0-cpu-l3-latmon";
		cpu6_cpu_l3_lat = "/soc/qcom,cpu6-cpu-l3-lat";
		cpu6_cpu_l3_latmon = "/soc/qcom,cpu6-cpu-l3-latmon";
		cpu0_cpu_llcc_lat = "/soc/qcom,cpu0-cpu-llcc-lat";
		cpu0_cpu_llcc_latmon = "/soc/qcom,cpu0-cpu-llcc-latmon";
		cpu6_cpu_llcc_lat = "/soc/qcom,cpu6-cpu-llcc-lat";
		cpu6_cpu_llcc_latmon = "/soc/qcom,cpu6-cpu-llcc-latmon";
		cpu0_llcc_ddr_lat = "/soc/qcom,cpu0-llcc-ddr-lat";
		cpu0_llcc_ddr_latmon = "/soc/qcom,cpu0-llcc-ddr-latmon";
		cpu6_llcc_ddr_lat = "/soc/qcom,cpu6-llcc-ddr-lat";
		cpu6_llcc_ddr_latmon = "/soc/qcom,cpu6-llcc-ddr-latmon";
		cpu0_cpu_ddr_latfloor = "/soc/qcom,cpu0-cpu-ddr-latfloor";
		cpu0_computemon = "/soc/qcom,cpu0-computemon";
		cpu6_cpu_ddr_latfloor = "/soc/qcom,cpu6-cpu-ddr-latfloor";
		cpu6_computemon = "/soc/qcom,cpu6-computemon";
		bus_proxy_client = "/soc/qcom,bus_proxy_client";
		keepalive_opp_table = "/soc/keepalive-opp-table";
		snoc_cnoc_keepalive = "/soc/qcom,snoc_cnoc_keepalive";
		cx_ipeak_lm = "/soc/cx_ipeak@01fed000";
		tlmm = "/soc/pinctrl@03000000";
		ufs_dev_reset_assert = "/soc/pinctrl@03000000/ufs_dev_reset_assert";
		ufs_dev_reset_deassert = "/soc/pinctrl@03000000/ufs_dev_reset_deassert";
		ter_mi2s_sck_active = "/soc/pinctrl@03000000/ter_mi2s_sck_active";
		ter_mi2s_sck_sleep = "/soc/pinctrl@03000000/ter_mi2s_sck_sleep";
		ter_mi2s_ws_active = "/soc/pinctrl@03000000/ter_mi2s_ws_active";
		ter_mi2s_ws_sleep = "/soc/pinctrl@03000000/ter_mi2s_ws_sleep";
		ter_mi2s_sd0_active = "/soc/pinctrl@03000000/ter_mi2s_sd0_active";
		ter_mi2s_sd0_sleep = "/soc/pinctrl@03000000/ter_mi2s_sd0_sleep";
		ter_mi2s_sd1_active = "/soc/pinctrl@03000000/ter_mi2s_sd1_active";
		ter_mi2s_sd1_sleep = "/soc/pinctrl@03000000/ter_mi2s_sd1_sleep";
		qupv3_se0_2uart_pins = "/soc/pinctrl@03000000/qupv3_se0_2uart_pins";
		qupv3_se0_2uart_active = "/soc/pinctrl@03000000/qupv3_se0_2uart_pins/qupv3_se0_2uart_active";
		qupv3_se0_2uart_sleep = "/soc/pinctrl@03000000/qupv3_se0_2uart_pins/qupv3_se0_2uart_sleep";
		qupv3_se1_i2c_pins = "/soc/pinctrl@03000000/qupv3_se1_i2c_pins";
		qupv3_se1_i2c_active = "/soc/pinctrl@03000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_active";
		qupv3_se1_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_sleep";
		qupv3_se2_i2c_pins = "/soc/pinctrl@03000000/qupv3_se2_i2c_pins";
		qupv3_se2_i2c_active = "/soc/pinctrl@03000000/qupv3_se2_i2c_pins/qupv3_se2_i2c_active";
		qupv3_se2_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se2_i2c_pins/qupv3_se2_i2c_sleep";
		qupv3_se2_spi_pins = "/soc/pinctrl@03000000/qupv3_se2_spi_pins";
		qupv3_se2_spi_active = "/soc/pinctrl@03000000/qupv3_se2_spi_pins/qupv3_se2_spi_active";
		qupv3_se2_spi_sleep = "/soc/pinctrl@03000000/qupv3_se2_spi_pins/qupv3_se2_spi_sleep";
		fpc_reset_low = "/soc/pinctrl@03000000/fpc_reset_int/reset_low";
		fpc_reset_high = "/soc/pinctrl@03000000/fpc_reset_int/reset_high";
		fpc_int_low = "/soc/pinctrl@03000000/fpc_reset_int/int_low";
		qupv3_se3_i2c_pins = "/soc/pinctrl@03000000/qupv3_se3_i2c_pins";
		qupv3_se3_i2c_active = "/soc/pinctrl@03000000/qupv3_se3_i2c_pins/qupv3_se3_i2c_active";
		qupv3_se3_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se3_i2c_pins/qupv3_se3_i2c_sleep";
		ss5_pwr_ctrl_pins = "/soc/pinctrl@03000000/ss5_pwr_ctrl_pins";
		ss5_pwr_ctrl_rst_on = "/soc/pinctrl@03000000/ss5_pwr_ctrl_pins/ss5_pwr_ctrl_rst_on";
		ss5_pwr_ctrl_rst_off = "/soc/pinctrl@03000000/ss5_pwr_ctrl_pins/ss5_pwr_ctrl_off";
		qupv3_se4_i2c_pins = "/soc/pinctrl@03000000/qupv3_se4_i2c_pins";
		qupv3_se4_i2c_active = "/soc/pinctrl@03000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_active";
		qupv3_se4_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_sleep";
		qupv3_se4_spi_pins = "/soc/pinctrl@03000000/qupv3_se4_spi_pins";
		qupv3_se4_spi_active = "/soc/pinctrl@03000000/qupv3_se4_spi_pins/qupv3_se4_spi_active";
		qupv3_se4_spi_sleep = "/soc/pinctrl@03000000/qupv3_se4_spi_pins/qupv3_se4_spi_sleep";
		qupv3_se4_2uart_pins = "/soc/pinctrl@03000000/qupv3_se4_2uart_pins";
		qupv3_se4_2uart_active = "/soc/pinctrl@03000000/qupv3_se4_2uart_pins/qupv3_se4_2uart_active";
		qupv3_se4_2uart_sleep = "/soc/pinctrl@03000000/qupv3_se4_2uart_pins/qupv3_se4_2uart_sleep";
		qupv3_se5_i2c_pins = "/soc/pinctrl@03000000/qupv3_se5_i2c_pins";
		qupv3_se5_i2c_active = "/soc/pinctrl@03000000/qupv3_se5_i2c_pins/qupv3_se5_i2c_active";
		qupv3_se5_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se5_i2c_pins/qupv3_se5_i2c_sleep";
		nfc_int_active = "/soc/pinctrl@03000000/nfc/nfc_int_active";
		nfc_int_suspend = "/soc/pinctrl@03000000/nfc/nfc_int_suspend";
		nfc_enable_active = "/soc/pinctrl@03000000/nfc/nfc_enable_active";
		nfc_enable_suspend = "/soc/pinctrl@03000000/nfc/nfc_enable_suspend";
		nfc_clk_req_active = "/soc/pinctrl@03000000/nfc/nfc_clk_req_active";
		nfc_clk_req_suspend = "/soc/pinctrl@03000000/nfc/nfc_clk_req_suspend";
		qupv3_se6_i2c_pins = "/soc/pinctrl@03000000/qupv3_se6_i2c_pins";
		qupv3_se6_i2c_active = "/soc/pinctrl@03000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_active";
		qupv3_se6_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_sleep";
		qupv3_se6_spi_pins = "/soc/pinctrl@03000000/qupv3_se6_spi_pins";
		qupv3_se6_spi_active = "/soc/pinctrl@03000000/qupv3_se6_spi_pins/qupv3_se6_spi_active";
		qupv3_se6_spi_sleep = "/soc/pinctrl@03000000/qupv3_se6_spi_pins/qupv3_se6_spi_sleep";
		qupv3_se7_i2c_pins = "/soc/pinctrl@03000000/qupv3_se7_i2c_pins";
		qupv3_se7_i2c_active = "/soc/pinctrl@03000000/qupv3_se7_i2c_pins/qupv3_se7_i2c_active";
		qupv3_se7_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se7_i2c_pins/qupv3_se7_i2c_sleep";
		qupv3_se7_spi_pins = "/soc/pinctrl@03000000/qupv3_se7_spi_pins";
		qupv3_se7_spi_active = "/soc/pinctrl@03000000/qupv3_se7_spi_pins/qupv3_se7_spi_active";
		qupv3_se7_spi_sleep = "/soc/pinctrl@03000000/qupv3_se7_spi_pins/qupv3_se7_spi_sleep";
		qupv3_se7_4uart_pins = "/soc/pinctrl@03000000/qupv3_se7_4uart_pins";
		qupv3_se7_ctsrx = "/soc/pinctrl@03000000/qupv3_se7_4uart_pins/qupv3_se7_ctsrx";
		qupv3_se7_rts = "/soc/pinctrl@03000000/qupv3_se7_4uart_pins/qupv3_se7_rts";
		qupv3_se7_tx = "/soc/pinctrl@03000000/qupv3_se7_4uart_pins/qupv3_se7_tx";
		lt9611_pins = "/soc/pinctrl@03000000/lt9611_pins";
		pmx_sde = "/soc/pinctrl@03000000/pmx_sde";
		sde_dsi_active = "/soc/pinctrl@03000000/pmx_sde/sde_dsi_active";
		sde_dsi_suspend = "/soc/pinctrl@03000000/pmx_sde/sde_dsi_suspend";
		fsa_usbc_ana_en = "/soc/pinctrl@03000000/fsa_usbc_ana_en_n@114/fsa_usbc_ana_en";
		sde_te_active = "/soc/pinctrl@03000000/pmx_sde_te/sde_te_active";
		sde_te_suspend = "/soc/pinctrl@03000000/pmx_sde_te/sde_te_suspend";
		sde_dp_usbplug_cc_active = "/soc/pinctrl@03000000/sde_dp_usbplug_cc_active";
		sde_dp_usbplug_cc_suspend = "/soc/pinctrl@03000000/sde_dp_usbplug_cc_suspend";
		sde_dp_switch_active = "/soc/pinctrl@03000000/sde_dp_switch_active";
		sde_dp_switch_suspend = "/soc/pinctrl@03000000/sde_dp_switch_suspend";
		sde_dp_connector_enable = "/soc/pinctrl@03000000/sde_dp_connector_enable";
		sde_dp_hotplug_ctrl = "/soc/pinctrl@03000000/sde_dp_hotplug_ctrl";
		sde_dp_hotplug_tlmm = "/soc/pinctrl@03000000/sde_dp_hotplug_tlmm";
		sdc1_clk_on = "/soc/pinctrl@03000000/sdc1_clk_on";
		sdc1_clk_off = "/soc/pinctrl@03000000/sdc1_clk_off";
		sdc1_cmd_on = "/soc/pinctrl@03000000/sdc1_cmd_on";
		sdc1_cmd_off = "/soc/pinctrl@03000000/sdc1_cmd_off";
		sdc1_data_on = "/soc/pinctrl@03000000/sdc1_data_on";
		sdc1_data_off = "/soc/pinctrl@03000000/sdc1_data_off";
		sdc1_rclk_on = "/soc/pinctrl@03000000/sdc1_rclk_on";
		sdc1_rclk_off = "/soc/pinctrl@03000000/sdc1_rclk_off";
		sdc2_clk_on = "/soc/pinctrl@03000000/sdc2_clk_on";
		sdc2_clk_off = "/soc/pinctrl@03000000/sdc2_clk_off";
		sdc2_cmd_on = "/soc/pinctrl@03000000/sdc2_cmd_on";
		sdc2_cmd_off = "/soc/pinctrl@03000000/sdc2_cmd_off";
		sdc2_data_on = "/soc/pinctrl@03000000/sdc2_data_on";
		sdc2_data_off = "/soc/pinctrl@03000000/sdc2_data_off";
		sdc2_cd_on = "/soc/pinctrl@03000000/cd_on";
		sdc2_cd_off = "/soc/pinctrl@03000000/cd_off";
		cnss_wlan_en_active = "/soc/pinctrl@03000000/cnss_pins/cnss_wlan_en_active";
		cnss_wlan_en_sleep = "/soc/pinctrl@03000000/cnss_pins/cnss_wlan_en_sleep";
		wsa_swr_clk_sleep = "/soc/pinctrl@03000000/wsa_swr_clk_pin/wsa_swr_clk_sleep";
		wsa_swr_clk_active = "/soc/pinctrl@03000000/wsa_swr_clk_pin/wsa_swr_clk_active";
		wsa_swr_data_sleep = "/soc/pinctrl@03000000/wsa_swr_data_pin/wsa_swr_data_sleep";
		wsa_swr_data_active = "/soc/pinctrl@03000000/wsa_swr_data_pin/wsa_swr_data_active";
		spkr_1_sd_n_sleep = "/soc/pinctrl@03000000/spkr_1_sd_n/spkr_1_sd_n_sleep";
		spkr_1_sd_n_active = "/soc/pinctrl@03000000/spkr_1_sd_n/spkr_1_sd_n_active";
		spkr_2_sd_n_sleep = "/soc/pinctrl@03000000/spkr_2_sd_n/spkr_2_sd_n_sleep";
		spkr_2_sd_n_active = "/soc/pinctrl@03000000/spkr_2_sd_n/spkr_2_sd_n_active";
		wcd_intr_default = "/soc/pinctrl@03000000/wcd9xxx_intr/wcd_intr_default";
		ter_i2s_sck_sleep = "/soc/pinctrl@03000000/ter_i2s_sck_ws/ter_i2s_sck_sleep";
		ter_i2s_sck_active = "/soc/pinctrl@03000000/ter_i2s_sck_ws/ter_i2s_sck_active";
		ter_i2s_data0_sleep = "/soc/pinctrl@03000000/ter_i2s_data0/ter_i2s_data0_sleep";
		ter_i2s_data0_active = "/soc/pinctrl@03000000/ter_i2s_data0/ter_i2s_data0_active";
		ter_i2s_data1_sleep = "/soc/pinctrl@03000000/ter_i2s_data1/ter_i2s_data1_sleep";
		ter_i2s_data1_active = "/soc/pinctrl@03000000/ter_i2s_data1/ter_i2s_data1_active";
		pcie0_clkreq_default = "/soc/pinctrl@03000000/pcie0/pcie0_clkreq_default";
		pcie0_perst_default = "/soc/pinctrl@03000000/pcie0/pcie0_perst_default";
		pcie0_wake_default = "/soc/pinctrl@03000000/pcie0/pcie0_wake_default";
		pri_aux_pcm_sck_sleep = "/soc/pinctrl@03000000/pri_aux_pcm_sck/pri_aux_pcm_sck_sleep";
		pri_aux_pcm_sck_active = "/soc/pinctrl@03000000/pri_aux_pcm_sck/pri_aux_pcm_sck_active";
		pri_aux_pcm_ws_sleep = "/soc/pinctrl@03000000/pri_aux_pcm_ws/pri_aux_pcm_ws_sleep";
		pri_aux_pcm_ws_active = "/soc/pinctrl@03000000/pri_aux_pcm_ws/pri_aux_pcm_ws_active";
		pri_aux_pcm_data0_sleep = "/soc/pinctrl@03000000/pri_aux_pcm_data0/pri_aux_pcm_data0_sleep";
		pri_aux_pcm_data0_active = "/soc/pinctrl@03000000/pri_aux_pcm_data0/pri_aux_pcm_data0_active";
		pri_aux_pcm_data1_sleep = "/soc/pinctrl@03000000/pri_aux_pcm_data1/pri_aux_pcm_data1_sleep";
		pri_aux_pcm_data1_active = "/soc/pinctrl@03000000/pri_aux_pcm_data1/pri_aux_pcm_data1_active";
		ts_int_active = "/soc/pinctrl@03000000/pmx_ts_int_active/ts_int_active";
		ts_int_suspend = "/soc/pinctrl@03000000/pmx_ts_int_suspend/ts_int_suspend";
		ts_reset_active = "/soc/pinctrl@03000000/pmx_ts_reset_active/ts_reset_active";
		ts_reset_suspend = "/soc/pinctrl@03000000/pmx_ts_reset_suspend/ts_reset_suspend";
		ts_release = "/soc/pinctrl@03000000/pmx_ts_release/ts_release";
		cci0_active = "/soc/pinctrl@03000000/cci0_active";
		cci0_suspend = "/soc/pinctrl@03000000/cci0_suspend";
		cci1_active = "/soc/pinctrl@03000000/cci1_active";
		cci1_suspend = "/soc/pinctrl@03000000/cci1_suspend";
		cam_sensor_mclk0_active = "/soc/pinctrl@03000000/cam_sensor_mclk0_active";
		cam_sensor_mclk0_suspend = "/soc/pinctrl@03000000/cam_sensor_mclk0_suspend";
		cam_sensor_rear_active = "/soc/pinctrl@03000000/cam_sensor_rear_active";
		cam_sensor_rear_suspend = "/soc/pinctrl@03000000/cam_sensor_rear_suspend";
		cam_sensor_front_active = "/soc/pinctrl@03000000/cam_sensor_front_active";
		cam_sensor_front_suspend = "/soc/pinctrl@03000000/cam_sensor_front_suspend";
		cam_sensor_rear2_active = "/soc/pinctrl@03000000/cam_sensor_rear2_active";
		cam_sensor_rear2_suspend = "/soc/pinctrl@03000000/cam_sensor_rear2_suspend";
		cam_sensor_mclk1_active = "/soc/pinctrl@03000000/cam_sensor_mclk1_active";
		cam_sensor_mclk1_suspend = "/soc/pinctrl@03000000/cam_sensor_mclk1_suspend";
		cam_sensor_mclk2_active = "/soc/pinctrl@03000000/cam_sensor_mclk2_active";
		cam_sensor_mclk2_suspend = "/soc/pinctrl@03000000/cam_sensor_mclk2_suspend";
		cam_sensor_mclk3_active = "/soc/pinctrl@03000000/cam_sensor_mclk3_active";
		cam_sensor_mclk3_suspend = "/soc/pinctrl@03000000/cam_sensor_mclk3_suspend";
		flash_led3_front_en = "/soc/pinctrl@03000000/flash_led3_front/flash_led3_front_en";
		flash_led3_front_dis = "/soc/pinctrl@03000000/flash_led3_front/flash_led3_front_dis";
		cam_sensor_ir_cut_on = "/soc/pinctrl@03000000/cam_sensor_ir_led_on";
		cam_sensor_ir_cut_off = "/soc/pinctrl@03000000/cam_sensor_ir_led_off";
		hs0_i2s_sck_sleep = "/soc/pinctrl@03000000/hs0_i2s_sck_ws/hs0_i2s_sck_sleep";
		hs0_i2s_sck_active = "/soc/pinctrl@03000000/hs0_i2s_sck_ws/hs0_i2s_sck_active";
		hs0_i2s_data0_sleep = "/soc/pinctrl@03000000/hs0_i2s_data0/hs0_i2s_data0_sleep";
		hs0_i2s_data0_active = "/soc/pinctrl@03000000/hs0_i2s_data0/hs0_i2s_data0_active";
		hs0_i2s_data1_sleep = "/soc/pinctrl@03000000/hs0_i2s_data1/hs0_i2s_data1_sleep";
		hs0_i2s_data1_active = "/soc/pinctrl@03000000/hs0_i2s_data1/hs0_i2s_data1_active";
		hs1_i2s_sck_sleep = "/soc/pinctrl@03000000/hs1_i2s_sck_ws/hs1_i2s_sck_sleep";
		hs1_i2s_sck_active = "/soc/pinctrl@03000000/hs1_i2s_sck_ws/hs1_i2s_sck_active";
		hs1_i2s_data0_sleep = "/soc/pinctrl@03000000/hs1_i2s_data0/hs1_i2s_data0_sleep";
		hs1_i2s_data0_active = "/soc/pinctrl@03000000/hs1_i2s_data0/hs1_i2s_data0_active";
		hs1_i2s_data1_sleep = "/soc/pinctrl@03000000/hs1_i2s_data1/hs1_i2s_data1_sleep";
		hs1_i2s_data1_active = "/soc/pinctrl@03000000/hs1_i2s_data1/hs1_i2s_data1_active";
		emac_mdc = "/soc/pinctrl@03000000/emac/emac_mdc";
		emac_mdio = "/soc/pinctrl@03000000/emac/emac_mdio";
		emac_rgmii_txd0 = "/soc/pinctrl@03000000/emac/emac_rgmii_txd0";
		emac_rgmii_txd1 = "/soc/pinctrl@03000000/emac/emac_rgmii_txd1";
		emac_rgmii_txd2 = "/soc/pinctrl@03000000/emac/emac_rgmii_txd2";
		emac_rgmii_txd3 = "/soc/pinctrl@03000000/emac/emac_rgmii_txd3";
		emac_rgmii_txc = "/soc/pinctrl@03000000/emac/emac_rgmii_txc";
		emac_rgmii_tx_ctl = "/soc/pinctrl@03000000/emac/emac_rgmii_tx_ctl";
		emac_rgmii_rxd0 = "/soc/pinctrl@03000000/emac/emac_rgmii_rxd0";
		emac_rgmii_rxd1 = "/soc/pinctrl@03000000/emac/emac_rgmii_rxd1";
		emac_rgmii_rxd2 = "/soc/pinctrl@03000000/emac/emac_rgmii_rxd2";
		emac_rgmii_rxd3 = "/soc/pinctrl@03000000/emac/emac_rgmii_rxd3";
		emac_rgmii_rxc = "/soc/pinctrl@03000000/emac/emac_rgmii_rxc";
		emac_rgmii_rxc_suspend = "/soc/pinctrl@03000000/emac/emac_rgmii_rxc_suspend";
		emac_rgmii_rxc_resume = "/soc/pinctrl@03000000/emac/emac_rgmii_rxc_resume";
		emac_rgmii_rx_ctl = "/soc/pinctrl@03000000/emac/emac_rgmii_rx_ctl";
		emac_phy_intr = "/soc/pinctrl@03000000/emac/emac_phy_intr";
		emac_phy_reset_state = "/soc/pinctrl@03000000/emac/emac_phy_reset_state";
		emac_pin_pps_0 = "/soc/pinctrl@03000000/emac/emac_pin_pps_0";
		bt_en_active = "/soc/pinctrl@03000000/bt_en_active";
		usb0_hs_ac_en_default = "/soc/pinctrl@03000000/usb0_hs_ac_en_default";
		usb1_hs_ac_en_default = "/soc/pinctrl@03000000/usb1_hs_ac_en_default";
		ioexp_intr_active = "/soc/pinctrl@03000000/ioexp_intr_active";
		ioexp_reset_active = "/soc/pinctrl@03000000/ioexp_reset_active";
		slpi_tlmm = "/soc/slpi_pinctrl@62B40000";
		qupv3_se8_i2c_pins = "/soc/slpi_pinctrl@62B40000/qupv3_se8_i2c_pins";
		qupv3_se8_i2c_active = "/soc/slpi_pinctrl@62B40000/qupv3_se8_i2c_pins/qupv3_se8_i2c_active";
		qupv3_se8_i2c_sleep = "/soc/slpi_pinctrl@62B40000/qupv3_se8_i2c_pins/qupv3_se8_i2c_sleep";
		qupv3_se9_i2c_pins = "/soc/slpi_pinctrl@62B40000/qupv3_se9_i2c_pins";
		qupv3_se9_i2c_active = "/soc/slpi_pinctrl@62B40000/qupv3_se9_i2c_pins/qupv3_se9_i2c_active";
		qupv3_se9_i2c_sleep = "/soc/slpi_pinctrl@62B40000/qupv3_se9_i2c_pins/qupv3_se9_i2c_sleep";
		qupv3_se10_i2c_pins = "/soc/slpi_pinctrl@62B40000/qupv3_se10_i2c_pins";
		qupv3_se10_i2c_active = "/soc/slpi_pinctrl@62B40000/qupv3_se10_i2c_pins/qupv3_se10_i2c_active";
		qupv3_se10_i2c_sleep = "/soc/slpi_pinctrl@62B40000/qupv3_se10_i2c_pins/qupv3_se10_i2c_sleep";
		qupv3_se11_i2c_pins = "/soc/slpi_pinctrl@62B40000/qupv3_se11_i2c_pins";
		qupv3_se11_i2c_active = "/soc/slpi_pinctrl@62B40000/qupv3_se11_i2c_pins/qupv3_se11_i2c_active";
		qupv3_se11_i2c_sleep = "/soc/slpi_pinctrl@62B40000/qupv3_se11_i2c_pins/qupv3_se11_i2c_sleep";
		qupv3_se12_i2c_pins = "/soc/slpi_pinctrl@62B40000/qupv3_se12_i2c_pins";
		qupv3_se12_i2c_active = "/soc/slpi_pinctrl@62B40000/qupv3_se12_i2c_pins/qupv3_se12_i2c_active";
		qupv3_se12_i2c_sleep = "/soc/slpi_pinctrl@62B40000/qupv3_se12_i2c_pins/qupv3_se12_i2c_sleep";
		qupv3_se13_i2c_pins = "/soc/slpi_pinctrl@62B40000/qupv3_se13_i2c_pins";
		qupv3_se13_i2c_active = "/soc/slpi_pinctrl@62B40000/qupv3_se13_i2c_pins/qupv3_se13_i2c_active";
		qupv3_se13_i2c_sleep = "/soc/slpi_pinctrl@62B40000/qupv3_se13_i2c_pins/qupv3_se13_i2c_sleep";
		qupv3_se9_spi_pins = "/soc/slpi_pinctrl@62B40000/qupv3_se9_spi_pins";
		qupv3_se9_spi_active = "/soc/slpi_pinctrl@62B40000/qupv3_se9_spi_pins/qupv3_se9_spi_active";
		qupv3_se9_spi_sleep = "/soc/slpi_pinctrl@62B40000/qupv3_se9_spi_pins/qupv3_se9_spi_sleep";
		qupv3_se10_spi_pins = "/soc/slpi_pinctrl@62B40000/qupv3_se10_spi_pins";
		qupv3_se10_spi_active = "/soc/slpi_pinctrl@62B40000/qupv3_se10_spi_pins/qupv3_se10_spi_active";
		qupv3_se10_spi_sleep = "/soc/slpi_pinctrl@62B40000/qupv3_se10_spi_pins/qupv3_se10_spi_sleep";
		quat_tdm_sclk_active = "/soc/slpi_pinctrl@62B40000/quat_tdm_sclk_active";
		quat_tdm_sclk_sleep = "/soc/slpi_pinctrl@62B40000/quat_tdm_sclk_sleep";
		quat_tdm_ws_active = "/soc/slpi_pinctrl@62B40000/quat_tdm_ws_active";
		quat_tdm_ws_sleep = "/soc/slpi_pinctrl@62B40000/quat_tdm_ws_sleep";
		quat_tdm_data1_active = "/soc/slpi_pinctrl@62B40000/quat_tdm_data1_active";
		quat_tdm_data1_sleep = "/soc/slpi_pinctrl@62B40000/quat_tdm_data1_sleep";
		quat_tdm_data0_active = "/soc/slpi_pinctrl@62B40000/quat_tdm_data0_active";
		quat_tdm_data0_sleep = "/soc/slpi_pinctrl@62B40000/quat_tdm_data0_sleep";
		quin_tdm_sclk_active = "/soc/slpi_pinctrl@62B40000/quin_tdm_sclk_active";
		quin_tdm_sclk_sleep = "/soc/slpi_pinctrl@62B40000/quin_tdm_sclk_sleep";
		quin_tdm_data0_active = "/soc/slpi_pinctrl@62B40000/quin_tdm_data0_active";
		quin_tdm_data0_sleep = "/soc/slpi_pinctrl@62B40000/quin_tdm_data0_sleep";
		quin_tdm_ws_active = "/soc/slpi_pinctrl@62B40000/quin_tdm_ws_active";
		quin_tdm_ws_sleep = "/soc/slpi_pinctrl@62B40000/quin_tdm_ws_sleep";
		quin_tdm_data1_active = "/soc/slpi_pinctrl@62B40000/quin_tdm_data1_active";
		quin_tdm_data1_sleep = "/soc/slpi_pinctrl@62B40000/quin_tdm_data1_sleep";
		VDD_MSS_LEVEL = "/soc/rpmh-regulator-modemlvl/regulator-pm6155-2-s1-level";
		S1C_LEVEL = "/soc/rpmh-regulator-modemlvl/regulator-pm6155-2-s1-level";
		pm6155_2_s1_level = "/soc/rpmh-regulator-modemlvl/regulator-pm6155-2-s1-level";
		L1A = "/soc/rpmh-regulator-ldoa1/regulator-pm6155-1-l1";
		pm6155_1_l1 = "/soc/rpmh-regulator-ldoa1/regulator-pm6155-1-l1";
		L2A = "/soc/rpmh-regulator-ldoa2/regulator-pm6155-1-l2";
		pm6155_1_l2 = "/soc/rpmh-regulator-ldoa2/regulator-pm6155-1-l2";
		L3A = "/soc/rpmh-regulator-ldoa3/regulator-pm6155-1-l3";
		pm6155_1_l3 = "/soc/rpmh-regulator-ldoa3/regulator-pm6155-1-l3";
		L5A = "/soc/rpmh-regulator-ldoa5/regulator-pm6155-1-l5";
		pm6155_1_l5 = "/soc/rpmh-regulator-ldoa5/regulator-pm6155-1-l5";
		L9A = "/soc/rpmh-regulator-ldoa9/regulator-pm6155-1-l9";
		pm6155_1_l9 = "/soc/rpmh-regulator-ldoa9/regulator-pm6155-1-l9";
		L10A = "/soc/rpmh-regulator-ldoa10/regulator-pm6155-1-l10";
		pm6155_1_l10 = "/soc/rpmh-regulator-ldoa10/regulator-pm6155-1-l10";
		L11A = "/soc/rpmh-regulator-ldoa11/regulator-pm6155-1-l11";
		pm6155_1_l11 = "/soc/rpmh-regulator-ldoa11/regulator-pm6155-1-l11";
		L12A = "/soc/rpmh-regulator-ldoa12/regulator-pm6155-1-l12";
		pm6155_1_l12 = "/soc/rpmh-regulator-ldoa12/regulator-pm6155-1-l12";
		L13A = "/soc/rpmh-regulator-ldoa13/regulator-pm6155-1-l13";
		pm6155_1_l13 = "/soc/rpmh-regulator-ldoa13/regulator-pm6155-1-l13";
		L15A = "/soc/rpmh-regulator-ldoa15/regulator-pm6155-1-l15";
		pm6155_1_l15 = "/soc/rpmh-regulator-ldoa15/regulator-pm6155-1-l15";
		L16A = "/soc/rpmh-regulator-ldoa16/regulator-pm6155-1-l16";
		pm6155_1_l16 = "/soc/rpmh-regulator-ldoa16/regulator-pm6155-1-l16";
		L17A = "/soc/rpmh-regulator-ldoa17/regulator-pm6155-1-l17";
		pm6155_1_l17 = "/soc/rpmh-regulator-ldoa17/regulator-pm6155-1-l17";
		L2C = "/soc/rpmh-regulator-ldoc2/regulator-pm6155-2-l2";
		pm6155_2_l2 = "/soc/rpmh-regulator-ldoc2/regulator-pm6155-2-l2";
		L3C = "/soc/rpmh-regulator-ldoc3/regulator-pm6155-2-l3";
		pm6155_2_l3 = "/soc/rpmh-regulator-ldoc3/regulator-pm6155-2-l3";
		L4C = "/soc/rpmh-regulator-ldoc4/regulator-pm6155-2-l4";
		pm6155_2_l4 = "/soc/rpmh-regulator-ldoc4/regulator-pm6155-2-l4";
		emac_gdsc = "/soc/qcom,gdsc@106004";
		pcie_0_gdsc = "/soc/qcom,gdsc@16b004";
		ufs_phy_gdsc = "/soc/qcom,gdsc@177004";
		usb20_sec_gdsc = "/soc/qcom,gdsc@1a6004";
		usb30_prim_gdsc = "/soc/qcom,gdsc@10f004";
		hlos1_vote_aggre_noc_mmu_audio_tbu_gdsc = "/soc/qcom,gdsc@17d040";
		hlos1_vote_aggre_noc_mmu_tbu1_gdsc = "/soc/qcom,gdsc@17d044";
		hlos1_vote_aggre_noc_mmu_tbu2_gdsc = "/soc/qcom,gdsc@17d048";
		hlos1_vote_aggre_noc_mmu_pcie_tbu_gdsc = "/soc/qcom,gdsc@17d04c";
		hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc = "/soc/qcom,gdsc@17d050";
		hlos1_vote_mmnoc_mmu_tbu_sf_gdsc = "/soc/qcom,gdsc@17d054";
		hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc = "/soc/qcom,gdsc@17d058";
		bps_gdsc = "/soc/qcom,gdsc@ad06004";
		ife_0_gdsc = "/soc/qcom,gdsc@ad09004";
		ife_1_gdsc = "/soc/qcom,gdsc@ad0a004";
		ipe_0_gdsc = "/soc/qcom,gdsc@ad07004";
		titan_top_gdsc = "/soc/qcom,gdsc@ad0b134";
		mdss_core_gdsc = "/soc/qcom,gdsc@af03000";
		gpu_cx_hw_ctrl = "/soc/syscon@5091540";
		gpu_cx_gdsc = "/soc/qcom,gdsc@509106c";
		gpu_gx_gdsc = "/soc/qcom,gdsc@509100c";
		vcodec0_gdsc = "/soc/qcom,gdsc@ab00874";
		venus_gdsc = "/soc/qcom,gdsc@ab00814";
		qupv3_0 = "/soc/qcom,qupv3_0_geni_se@8c0000";
		iommu_qupv3_0_geni_se_cb = "/soc/qcom,qupv3_0_geni_se@8c0000/qcom,iommu_qupv3_0_geni_se_cb";
		qupv3_se0_2uart = "/soc/qcom,qup_uart@0x880000";
		qupv3_se1_i2c = "/soc/i2c@884000";
		qupv3_se2_i2c = "/soc/i2c@888000";
		ioexp = "/soc/i2c@888000/gpio@3e";
		dsi1_hpd_cfg_pins = "/soc/i2c@888000/gpio@3e/gpio0-cfg";
		dsi1_cdet_cfg_pins = "/soc/i2c@888000/gpio@3e/gpio1-cfg";
		dp_hpd_cfg_pins = "/soc/i2c@888000/gpio@3e/gpio8-cfg";
		anx_7625_1 = "/soc/i2c@888000/i2c-mux@77/i2c@0/anx7625@2c";
		anx_7625_1_in = "/soc/i2c@888000/i2c-mux@77/i2c@0/anx7625@2c/ports/port@0/endpoint";
		qupv3_se3_i2c = "/soc/i2c@88c000";
		fsa4480 = "/soc/i2c@88c000/fsa4480@43";
		qupv3_se2_spi = "/soc/spi@888000";
		qupv3_1 = "/soc/qcom,qupv3_1_geni_se@ac0000";
		iommu_qupv3_1_geni_se_cb = "/soc/qcom,qupv3_1_geni_se@ac0000/qcom,iommu_qupv3_1_geni_se_cb";
		qupv3_se4_2uart = "/soc/qcom,qup_uart@0xa80000";
		qupv3_se4_i2c = "/soc/i2c@a80000";
		qupv3_se5_i2c = "/soc/i2c@a84000";
		qupv3_se6_i2c = "/soc/i2c@a88000";
		qupv3_se7_i2c = "/soc/i2c@a8c000";
		qupv3_se4_spi = "/soc/spi@a80000";
		qupv3_se6_spi = "/soc/spi@a88000";
		qupv3_se7_spi = "/soc/spi@a8c000";
		qupv3_se7_4uart = "/soc/qcom,qup_uart@0xa8c000";
		qupv3_2 = "/soc/qcom,qupv3_2_geni_se@626c0000";
		iommu_qupv3_2_geni_se_cb = "/soc/qcom,qupv3_2_geni_se@626c0000/qcom,iommu_qupv3_2_geni_se_cb";
		qupv3_se8_i2c = "/soc/i2c@62680000";
		qupv3_se9_i2c = "/soc/i2c@62684000";
		qupv3_se10_i2c = "/soc/i2c@62688000";
		qupv3_se11_i2c = "/soc/i2c@6268c000";
		qupv3_se12_i2c = "/soc/i2c@62690000";
		qupv3_se13_i2c = "/soc/i2c@62694000";
		qupv3_se9_spi = "/soc/spi@62684000";
		qupv3_se10_spi = "/soc/spi@62688000";
		modem_pa = "/soc/qmi-tmd-devices/modem/modem_pa";
		modem_proc = "/soc/qmi-tmd-devices/modem/modem_proc";
		modem_current = "/soc/qmi-tmd-devices/modem/modem_current";
		modem_skin = "/soc/qmi-tmd-devices/modem/modem_skin";
		modem_vdd = "/soc/qmi-tmd-devices/modem/modem_vdd";
		adsp_vdd = "/soc/qmi-tmd-devices/adsp/adsp_vdd";
		cdsp_vdd = "/soc/qmi-tmd-devices/cdsp/cdsp_vdd";
		cxip_cdev = "/soc/cxip-cdev@1fed000";
		pil_gpu = "/soc/qcom,kgsl-hyp";
		msm_bus = "/soc/qcom,kgsl-busmon";
		gpubw = "/soc/qcom,gpubw";
		msm_gpu = "/soc/qcom,kgsl-3d0@5000000";
		kgsl_msm_iommu = "/soc/qcom,kgsl-iommu@0x050a0000";
		gfx3d_user = "/soc/qcom,kgsl-iommu@0x050a0000/gfx3d_user";
		gfx3d_secure = "/soc/qcom,kgsl-iommu@0x050a0000/gfx3d_secure";
		rgmu = "/soc/qcom,rgmu@0x0506d000";
		usb0 = "/soc/ssusb@a600000";
		qusb_phy0 = "/soc/qusb@88e2000";
		usb_qmp_phy = "/soc/ssphy@88e6000";
		usb_nop_phy = "/soc/usb_nop_phy";
		usb1 = "/soc/hsusb@a800000";
		qusb_phy1 = "/soc/qusb@88e3000";
		cam_csiphy0 = "/soc/qcom,csiphy@ac65000";
		cam_csiphy1 = "/soc/qcom,csiphy@ac66000";
		cam_csiphy2 = "/soc/qcom,csiphy@ac67000";
		cam_cci = "/soc/qcom,cci@ac4a000";
		i2c_freq_100Khz = "/soc/qcom,cci@ac4a000/qcom,i2c_standard_mode";
		i2c_freq_400Khz = "/soc/qcom,cci@ac4a000/qcom,i2c_fast_mode";
		i2c_freq_custom = "/soc/qcom,cci@ac4a000/qcom,i2c_custom_mode";
		i2c_freq_1Mhz = "/soc/qcom,cci@ac4a000/qcom,i2c_fast_plus_mode";
		ife_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_ife/iova-mem-map";
		lrme_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_lrme/iova-mem-map";
		jpeg_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_jpeg/iova-mem-map";
		icp_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_icp/iova-mem-map";
		cpas_cdm_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_cpas_cdm/iova-mem-map";
		cam_csid0 = "/soc/qcom,csid0@acb3000";
		cam_vfe0 = "/soc/qcom,vfe0@acaf000";
		cam_csid1 = "/soc/qcom,csid1@acba000";
		cam_vfe1 = "/soc/qcom,vfe1@acb6000";
		cam_csid_lite = "/soc/qcom,csid-lite@acc8000";
		cam_vfe_lite = "/soc/qcom,vfe-lite@acc4000";
		cam_a5 = "/soc/qcom,a5@ac00000";
		cam_ipe0 = "/soc/qcom,ipe0";
		cam_bps = "/soc/qcom,bps";
		cam_jpeg_enc = "/soc/qcom,jpegenc@ac4e000";
		cam_jpeg_dma = "/soc/qcom,jpegdma@ac52000";
		cam_lrme = "/soc/qcom,lrme@ac6b000";
		system_heap = "/soc/qcom,ion/qcom,ion-heap@25";
		kgsl_smmu = "/soc/kgsl-smmu@0x50a0000";
		gfx_0_tbu = "/soc/kgsl-smmu@0x50a0000/gfx_0_tbu@0x50c5000";
		gfx_1_tbu = "/soc/kgsl-smmu@0x50a0000/gfx_1_tbu@0x50c9000";
		apps_smmu = "/soc/apps-smmu@0x15000000";
		anoc_1_tbu = "/soc/apps-smmu@0x15000000/anoc_1_tbu@0x150c5000";
		anoc_2_tbu = "/soc/apps-smmu@0x15000000/anoc_2_tbu@0x150c9000";
		mnoc_hf_0_tbu = "/soc/apps-smmu@0x15000000/mnoc_hf_0_tbu@0x150cd000";
		mnoc_sf_0_tbu = "/soc/apps-smmu@0x15000000/mnoc_sf_0_tbu@0x150d1000";
		compute_dsp_tbu = "/soc/apps-smmu@0x15000000/compute_dsp_tbu@0x150d5000";
		adsp_tbu = "/soc/apps-smmu@0x15000000/adsp_tbu@0x150d9000";
		csr = "/soc/csr@6001000";
		replicator_qdss = "/soc/replicator@6046000";
		replicator0_out_tmc_etr = "/soc/replicator@6046000/ports/port@0/endpoint";
		replicator0_out_replicator1_in = "/soc/replicator@6046000/ports/port@1/endpoint";
		replicator0_in_tmc_etf = "/soc/replicator@6046000/ports/port@2/endpoint";
		replicator_qdss1 = "/soc/replicator@604a000";
		replicator1_out_funnel_swao = "/soc/replicator@604a000/ports/port@0/endpoint";
		replicator1_in_replicator0_out = "/soc/replicator@604a000/ports/port@1/endpoint";
		tmc_etr = "/soc/tmc@6048000";
		tmc_etr_in_replicator0 = "/soc/tmc@6048000/port/endpoint";
		tmc_etf = "/soc/tmc@6047000";
		tmc_etf_out_replicator0 = "/soc/tmc@6047000/ports/port@0/endpoint";
		tmc_etf_in_funnel_merg = "/soc/tmc@6047000/ports/port@1/endpoint";
		funnel_merg = "/soc/funnel@6045000";
		funnel_merg_out_tmc_etf = "/soc/funnel@6045000/ports/port@0/endpoint";
		funnel_merg_in_funnel_in0 = "/soc/funnel@6045000/ports/port@1/endpoint";
		funnel_merg_in_funnel_in1 = "/soc/funnel@6045000/ports/port@2/endpoint";
		funnel_in0 = "/soc/funnel@6041000";
		funnel_in0_out_funnel_merg = "/soc/funnel@6041000/ports/port@0/endpoint";
		funnel_in0_in_funnel_qatb = "/soc/funnel@6041000/ports/port@1/endpoint";
		funnel_in0_in_stm = "/soc/funnel@6041000/ports/port@2/endpoint";
		funnel_qatb = "/soc/funnel@6005000";
		funnel_qatb_out_funnel_in0 = "/soc/funnel@6005000/ports/port@0/endpoint";
		funnel_qatb_in_tpda = "/soc/funnel@6005000/ports/port@1/endpoint";
		funnel_qatb_in_funnel_monaq_1 = "/soc/funnel@6005000/ports/port@2/endpoint";
		funnel_qatb_in_funnel_turing_1 = "/soc/funnel@6005000/ports/port@3/endpoint";
		tpda = "/soc/tpda@6004000";
		tpda_out_funnel_qatb = "/soc/tpda@6004000/ports/port@0/endpoint";
		tpda_in_tpdm_center = "/soc/tpda@6004000/ports/port@1/endpoint";
		tpda_in_funnel_monaq = "/soc/tpda@6004000/ports/port@2/endpoint";
		tpda_in_funnel_ddr_0 = "/soc/tpda@6004000/ports/port@3/endpoint";
		tpda_in_funnel_turing = "/soc/tpda@6004000/ports/port@4/endpoint";
		tpda_in_tpdm_vsense = "/soc/tpda@6004000/ports/port@5/endpoint";
		tpda_in_tpdm_dcc = "/soc/tpda@6004000/ports/port@6/endpoint";
		tpda_in_tpdm_prng = "/soc/tpda@6004000/ports/port@7/endpoint";
		tpda_in_tpdm_qm = "/soc/tpda@6004000/ports/port@8/endpoint";
		tpda_in_tpdm_pimem = "/soc/tpda@6004000/ports/port@9/endpoint";
		tpda_in_tpdm_west = "/soc/tpda@6004000/ports/port@10/endpoint";
		tpdm_wcss = "/soc/tpdm@699c000";
		tpdm_wcss_out_funnel_in1 = "/soc/tpdm@699c000/port/endpoint";
		tpdm_west = "/soc/tpdm@6b48000";
		tpdm_west_out_tpda = "/soc/tpdm@6b48000/port/endpoint";
		tpdm_center = "/soc/tpdm@6c28000";
		tpdm_center_out_tpda = "/soc/tpdm@6c28000/port/endpoint";
		funnel_monaq = "/soc/funnel@69c3000";
		funnel_monaq_out_tpda = "/soc/funnel@69c3000/ports/port@0/endpoint";
		funnel_monaq_in_tpdm_monaq = "/soc/funnel@69c3000/ports/port@1/endpoint";
		funnel_monaq1 = "/soc/funnel_1@69c3000";
		funnel_monaq_1_out_funnel_qatb = "/soc/funnel_1@69c3000/ports/port@0/endpoint";
		funnel_monaq_1_in_audio_etm0 = "/soc/funnel_1@69c3000/ports/port@1/endpoint";
		funnel_monaq_1_in_funnel_modem = "/soc/funnel_1@69c3000/ports/port@2/endpoint";
		funnel_monaq_1_in_modem_etm0 = "/soc/funnel_1@69c3000/ports/port@3/endpoint";
		funnel_modem = "/soc/funnel@6832000";
		funnel_modem_out_funnel_monaq_1 = "/soc/funnel@6832000/ports/port@0/endpoint";
		funnel_modem_in_tpda_modem = "/soc/funnel@6832000/ports/port@1/endpoint";
		tpda_modem = "/soc/tpda@6831000";
		tpda_modem_out_funnel_modem = "/soc/tpda@6831000/ports/port@0/endpoint";
		tpda_modem_in_tpdm_modem = "/soc/tpda@6831000/ports/port@1/endpoint";
		tpdm_modem = "/soc/tpdm@6830000";
		tpdm_modem_out_tpda_modem = "/soc/tpdm@6830000/port/endpoint";
		modem_etm0_out_funnel_monaq_1 = "/soc/modem_etm0/port/endpoint";
		audio_etm0_out_funnel_monaq_1 = "/soc/audio_etm0/port/endpoint";
		tpdm_monaq = "/soc/tpdm@69c0000";
		tpdm_monaq_out_funnel_monaq = "/soc/tpdm@69c0000/port/endpoint";
		funnel_ddr_0 = "/soc/funnel@6a05000";
		funnel_ddr_0_out_tpda = "/soc/funnel@6a05000/ports/port@0/endpoint";
		funnel_ddr_0_in_tpdm_ddr = "/soc/funnel@6a05000/ports/port@1/endpoint";
		tpdm_ddr = "/soc/tpdm@6a00000";
		tpdm_ddr_out_funnel_ddr_0 = "/soc/tpdm@6a00000/port/endpoint";
		funnel_turing = "/soc/funnel@6861000";
		funnel_turing_out_tpda = "/soc/funnel@6861000/ports/port@0/endpoint";
		funnel_turing_in_tpdm_turing = "/soc/funnel@6861000/ports/port@1/endpoint";
		funnel_turing1 = "/soc/funnel_1@6861000";
		funnel_turing_1_out_funnel_qatb = "/soc/funnel_1@6861000/ports/port@0/endpoint";
		funnel_turing_1_in_turing_etm0 = "/soc/funnel_1@6861000/ports/port@1/endpoint";
		turing_etm0_out_funnel_turing_1 = "/soc/turing_etm0/port/endpoint";
		tpdm_turing = "/soc/tpdm@6860000";
		tpdm_turing_out_funnel_turing = "/soc/tpdm@6860000/port/endpoint";
		tpdm_vsense = "/soc/tpdm@6840000";
		tpdm_vsense_out_tpda = "/soc/tpdm@6840000/port/endpoint";
		tpdm_dcc = "/soc/tpdm@6870000";
		tpdm_dcc_out_tpda = "/soc/tpdm@6870000/port/endpoint";
		tpdm_prng = "/soc/tpdm@684c000";
		tpdm_prng_out_tpda = "/soc/tpdm@684c000/port/endpoint";
		tpdm_qm = "/soc/tpdm@69d0000";
		tpdm_qm_out_tpda = "/soc/tpdm@69d0000/port/endpoint";
		tpdm_pimem = "/soc/tpdm@6850000";
		tpdm_pimem_out_tpda = "/soc/tpdm@6850000/port/endpoint";
		stm = "/soc/stm@6002000";
		stm_out_funnel_in0 = "/soc/stm@6002000/port/endpoint";
		funnel_in1 = "/soc/funnel@6042000";
		funnel_in1_out_funnel_merg = "/soc/funnel@6042000/ports/port@0/endpoint";
		funnel_in1_in_replicator_swao = "/soc/funnel@6042000/ports/port@1/endpoint";
		funnel_in1_in_tpdm_wcss = "/soc/funnel@6042000/ports/port@2/endpoint";
		funnel_in1_in_funnel_apss_merg = "/soc/funnel@6042000/ports/port@3/endpoint";
		replicator_swao = "/soc/replicator@6b0a000";
		replicator_swao_out_eud = "/soc/replicator@6b0a000/ports/port@0/endpoint";
		replicator_swao_out_funnel_in1 = "/soc/replicator@6b0a000/ports/port@1/endpoint";
		replicator_swao_in_tmc_etf_swao = "/soc/replicator@6b0a000/ports/port@2/endpoint";
		tmc_etf_swao = "/soc/tmc@6b09000";
		tmc_etf_swao_out_replicator_swao = "/soc/tmc@6b09000/ports/port@0/endpoint";
		tmc_etf_swao_in_funnel_swao = "/soc/tmc@6b09000/ports/port@1/endpoint";
		swao_csr = "/soc/csr@6b0e000";
		funnel_swao = "/soc/funnel@6b08000";
		funnel_swao_out_tmc_etf_swao = "/soc/funnel@6b08000/ports/port@0/endpoint";
		funnel_swao_in_replicator1_out = "/soc/funnel@6b08000/ports/port@1/endpoint";
		funnel_swao_in_tpda_swao = "/soc/funnel@6b08000/ports/port@2/endpoint";
		tpda_swao = "/soc/tpda@6b01000";
		tpda_swao_out_funnel_swao = "/soc/tpda@6b01000/ports/port@0/endpoint";
		tpda_swao_in_tpdm_swao0 = "/soc/tpda@6b01000/ports/port@1/endpoint";
		tpda_swao_in_tpdm_swao1 = "/soc/tpda@6b01000/ports/port@2/endpoint";
		tpdm_swao0 = "/soc/tpdm@6b02000";
		tpdm_swao0_out_tpda_swao = "/soc/tpdm@6b02000/port/endpoint";
		tpdm_swao1 = "/soc/tpdm@6b03000";
		tpdm_swao1_out_tpda_swao = "/soc/tpdm@6b03000/port/endpoint";
		dummy_eud = "/soc/dummy_sink";
		eud_in_replicator_swao = "/soc/dummy_sink/port/endpoint";
		cti0_dlct = "/soc/cti@6c29000";
		cti1_dlct = "/soc/cti@6c2a000";
		cti0_ddr0 = "/soc/cti@6a02000";
		cti1_ddr0 = "/soc/cti@6a03000";
		cti0_ddr1 = "/soc/cti@6a10000";
		cti1_ddr1 = "/soc/cti@6a11000";
		cti_mss_q6 = "/soc/cti@683b000";
		cti_turing = "/soc/cti@6867000";
		cti2_ssc_sdc = "/soc/cti@6b10000";
		cti1_ssc = "/soc/cti@6b11000";
		cti0_ssc_q6 = "/soc/cti@6b1b000";
		cti_ssc_noc = "/soc/cti@6b1e000";
		cti6_ssc_noc = "/soc/cti@6b1f000";
		cti0_swao = "/soc/cti@6b04000";
		cti1_swao = "/soc/cti@6b05000";
		cti2_swao = "/soc/cti@6b06000";
		cti3_swao = "/soc/cti@6b07000";
		cti_aop_m3 = "/soc/cti@6b21000";
		cti_titan = "/soc/cti@6c13000";
		cti_venus_arm9 = "/soc/cti@6c20000";
		cti0_apss = "/soc/cti@78e0000";
		cti1_apss = "/soc/cti@78f0000";
		cti2_apss = "/soc/cti@7900000";
		cti0 = "/soc/cti@6010000";
		cti1 = "/soc/cti@6011000";
		cti2 = "/soc/cti@6012000";
		cti3 = "/soc/cti@6013000";
		cti4 = "/soc/cti@6014000";
		cti5 = "/soc/cti@6015000";
		cti6 = "/soc/cti@6016000";
		cti7 = "/soc/cti@6017000";
		cti8 = "/soc/cti@6018000";
		cti9 = "/soc/cti@6019000";
		cti10 = "/soc/cti@601a000";
		cti11 = "/soc/cti@601b000";
		cti12 = "/soc/cti@601c000";
		cti13 = "/soc/cti@601d000";
		cti14 = "/soc/cti@601e000";
		cti15 = "/soc/cti@601f000";
		cti_cpu0 = "/soc/cti@7020000";
		cti_cpu1 = "/soc/cti@7120000";
		cti_cpu2 = "/soc/cti@7220000";
		cti_cpu3 = "/soc/cti@7320000";
		cti_cpu4 = "/soc/cti@7420000";
		cti_cpu5 = "/soc/cti@7520000";
		cti_cpu6 = "/soc/cti@7620000";
		cti_cpu7 = "/soc/cti@7720000";
		etm0 = "/soc/etm@7040000";
		etm0_out_funnel_apss = "/soc/etm@7040000/port/endpoint";
		etm1 = "/soc/etm@7140000";
		etm1_out_funnel_apss = "/soc/etm@7140000/port/endpoint";
		etm2 = "/soc/etm@7240000";
		etm2_out_funnel_apss = "/soc/etm@7240000/port/endpoint";
		etm3 = "/soc/etm@7340000";
		etm3_out_funnel_apss = "/soc/etm@7340000/port/endpoint";
		etm4 = "/soc/etm@7440000";
		etm4_out_funnel_apss = "/soc/etm@7440000/port/endpoint";
		etm5 = "/soc/etm@7540000";
		etm5_out_funnel_apss = "/soc/etm@7540000/port/endpoint";
		etm6 = "/soc/etm@7640000";
		etm6_out_funnel_apss = "/soc/etm@7640000/port/endpoint";
		etm7 = "/soc/etm@7740000";
		etm7_out_funnel_apss = "/soc/etm@7740000/port/endpoint";
		funnel_apss_merg = "/soc/funnel@7810000";
		funnel_apss_merg_out_funnel_in1 = "/soc/funnel@7810000/ports/port@0/endpoint";
		funnel_apss_merg_in_funnel_apss = "/soc/funnel@7810000/ports/port@1/endpoint";
		funnel_apss_merg_in_tpda_olc = "/soc/funnel@7810000/ports/port@2/endpoint";
		funnel_apss_merg_in_tpda_llm_silver = "/soc/funnel@7810000/ports/port@3/endpoint";
		funnel_apss_merg_in_tpda_llm_gold = "/soc/funnel@7810000/ports/port@4/endpoint";
		funnel_apss_merg_in_tpda_apss = "/soc/funnel@7810000/ports/port@5/endpoint";
		tpda_olc = "/soc/tpda@7832000";
		tpda_olc_out_funnel_apss_merg = "/soc/tpda@7832000/ports/port@0/endpoint";
		tpda_olc_in_tpdm_olc = "/soc/tpda@7832000/ports/port@1/endpoint";
		tpdm_olc = "/soc/tpdm@7830000";
		tpdm_olc_out_tpda_olc = "/soc/tpdm@7830000/port/endpoint";
		tpda_apss = "/soc/tpda@7862000";
		tpda_apss_out_funnel_apss_merg = "/soc/tpda@7862000/ports/port@0/endpoint";
		tpda_apss_in_tpdm_apss = "/soc/tpda@7862000/ports/port@1/endpoint";
		tpdm_apss = "/soc/tpdm@7860000";
		tpdm_apss_out_tpda_apss = "/soc/tpdm@7860000/port/endpoint";
		tpda_llm_silver = "/soc/tpda@78c0000";
		tpda_llm_silver_out_funnel_apss_merg = "/soc/tpda@78c0000/ports/port@0/endpoint";
		tpda_llm_silver_in_tpdm_llm_silver = "/soc/tpda@78c0000/ports/port@1/endpoint";
		tpdm_llm_silver = "/soc/tpdm@78a0000";
		tpdm_llm_silver_out_tpda_llm_silver = "/soc/tpdm@78a0000/port/endpoint";
		tpda_llm_gold = "/soc/tpda@78d0000";
		tpda_llm_gold_out_funnel_apss_merg = "/soc/tpda@78d0000/ports/port@0/endpoint";
		tpda_llm_gold_in_tpdm_llm_gold = "/soc/tpda@78d0000/ports/port@1/endpoint";
		tpdm_llm_gold = "/soc/tpdm@78b0000";
		tpdm_llm_gold_out_tpda_llm_gold = "/soc/tpdm@78b0000/port/endpoint";
		funnel_apss = "/soc/funnel@7800000";
		funnel_apss_out_funnel_apss_merg = "/soc/funnel@7800000/ports/port@0/endpoint";
		funnel_apss_in_etm0 = "/soc/funnel@7800000/ports/port@1/endpoint";
		funnel_apss_in_etm1 = "/soc/funnel@7800000/ports/port@2/endpoint";
		funnel_apss_in_etm2 = "/soc/funnel@7800000/ports/port@3/endpoint";
		funnel_apss_in_etm3 = "/soc/funnel@7800000/ports/port@4/endpoint";
		funnel_apss_in_etm4 = "/soc/funnel@7800000/ports/port@5/endpoint";
		funnel_apss_in_etm5 = "/soc/funnel@7800000/ports/port@6/endpoint";
		funnel_apss_in_etm6 = "/soc/funnel@7800000/ports/port@7/endpoint";
		funnel_apss_in_etm7 = "/soc/funnel@7800000/ports/port@8/endpoint";
		hwevent = "/soc/hwevent@91866f0";
		ipcb_tgu = "/soc/tgu@6b0c000";
		ad_hoc_bus = "/soc/ad-hoc-bus";
		rsc_apps = "/soc/ad-hoc-bus/rsc-apps";
		rsc_disp = "/soc/ad-hoc-bus/rsc-disp";
		bcm_acv = "/soc/ad-hoc-bus/bcm-acv";
		bcm_alc = "/soc/ad-hoc-bus/bcm-alc";
		bcm_mc0 = "/soc/ad-hoc-bus/bcm-mc0";
		bcm_sh0 = "/soc/ad-hoc-bus/bcm-sh0";
		bcm_mm0 = "/soc/ad-hoc-bus/bcm-mm0";
		bcm_mm1 = "/soc/ad-hoc-bus/bcm-mm1";
		bcm_sh2 = "/soc/ad-hoc-bus/bcm-sh2";
		bcm_mm2 = "/soc/ad-hoc-bus/bcm-mm2";
		bcm_sh3 = "/soc/ad-hoc-bus/bcm-sh3";
		bcm_mm3 = "/soc/ad-hoc-bus/bcm-mm3";
		bcm_sn0 = "/soc/ad-hoc-bus/bcm-sn0";
		bcm_ce0 = "/soc/ad-hoc-bus/bcm-ce0";
		bcm_ip0 = "/soc/ad-hoc-bus/bcm-ip0";
		bcm_cn0 = "/soc/ad-hoc-bus/bcm-cn0";
		bcm_qup0 = "/soc/ad-hoc-bus/bcm-qup0";
		bcm_sn1 = "/soc/ad-hoc-bus/bcm-sn1";
		bcm_cn1 = "/soc/ad-hoc-bus/bcm-cn1";
		bcm_sn2 = "/soc/ad-hoc-bus/bcm-sn2";
		bcm_sn3 = "/soc/ad-hoc-bus/bcm-sn3";
		bcm_sn4 = "/soc/ad-hoc-bus/bcm-sn4";
		bcm_sn5 = "/soc/ad-hoc-bus/bcm-sn5";
		bcm_sn8 = "/soc/ad-hoc-bus/bcm-sn8";
		bcm_sn9 = "/soc/ad-hoc-bus/bcm-sn9";
		bcm_sn12 = "/soc/ad-hoc-bus/bcm-sn12";
		bcm_sn13 = "/soc/ad-hoc-bus/bcm-sn13";
		bcm_sn14 = "/soc/ad-hoc-bus/bcm-sn14";
		bcm_sn15 = "/soc/ad-hoc-bus/bcm-sn15";
		bcm_mc0_display = "/soc/ad-hoc-bus/bcm-mc0_display";
		bcm_sh0_display = "/soc/ad-hoc-bus/bcm-sh0_display";
		bcm_mm0_display = "/soc/ad-hoc-bus/bcm-mm0_display";
		bcm_mm1_display = "/soc/ad-hoc-bus/bcm-mm1_display";
		bcm_mm2_display = "/soc/ad-hoc-bus/bcm-mm2_display";
		fab_aggre1_noc = "/soc/ad-hoc-bus/fab-aggre1_noc";
		fab_camnoc_virt = "/soc/ad-hoc-bus/fab-camnoc_virt";
		fab_config_noc = "/soc/ad-hoc-bus/fab-config_noc";
		fab_dc_noc = "/soc/ad-hoc-bus/fab-dc_noc";
		fab_gem_noc = "/soc/ad-hoc-bus/fab-gem_noc";
		fab_ipa_virt = "/soc/ad-hoc-bus/fab-ipa_virt";
		fab_mc_virt = "/soc/ad-hoc-bus/fab-mc_virt";
		fab_mmss_noc = "/soc/ad-hoc-bus/fab-mmss_noc";
		fab_system_noc = "/soc/ad-hoc-bus/fab-system_noc";
		fab_gem_noc_display = "/soc/ad-hoc-bus/fab-gem_noc_display";
		fab_mc_virt_display = "/soc/ad-hoc-bus/fab-mc_virt_display";
		fab_mmss_noc_display = "/soc/ad-hoc-bus/fab-mmss_noc_display";
		mas_qhm_a1noc_cfg = "/soc/ad-hoc-bus/mas-qhm-a1noc-cfg";
		mas_qhm_qdss_bam = "/soc/ad-hoc-bus/mas-qhm-qdss-bam";
		mas_qhm_qspi = "/soc/ad-hoc-bus/mas-qhm-qspi";
		mas_qhm_qup0 = "/soc/ad-hoc-bus/mas-qhm-qup0";
		mas_qhm_qup1 = "/soc/ad-hoc-bus/mas-qhm-qup1";
		mas_qnm_cnoc = "/soc/ad-hoc-bus/mas-qnm-cnoc";
		mas_qxm_crypto = "/soc/ad-hoc-bus/mas-qxm-crypto";
		mas_qxm_ipa = "/soc/ad-hoc-bus/mas-qxm-ipa";
		mas_xm_emac_avb = "/soc/ad-hoc-bus/mas-xm-emac-avb";
		mas_xm_pcie = "/soc/ad-hoc-bus/mas-xm-pcie";
		mas_xm_qdss_etr = "/soc/ad-hoc-bus/mas-xm-qdss-etr";
		mas_xm_sdc1 = "/soc/ad-hoc-bus/mas-xm-sdc1";
		mas_xm_sdc2 = "/soc/ad-hoc-bus/mas-xm-sdc2";
		mas_xm_ufs_mem = "/soc/ad-hoc-bus/mas-xm-ufs-mem";
		mas_xm_usb2 = "/soc/ad-hoc-bus/mas-xm-usb2";
		mas_xm_usb3_0 = "/soc/ad-hoc-bus/mas-xm-usb3-0";
		mas_qxm_camnoc_hf0_uncomp = "/soc/ad-hoc-bus/mas-qxm-camnoc-hf0-uncomp";
		mas_qxm_camnoc_hf1_uncomp = "/soc/ad-hoc-bus/mas-qxm-camnoc-hf1-uncomp";
		mas_qxm_camnoc_sf_uncomp = "/soc/ad-hoc-bus/mas-qxm-camnoc-sf-uncomp";
		mas_qhm_spdm = "/soc/ad-hoc-bus/mas-qhm-spdm";
		mas_qnm_snoc = "/soc/ad-hoc-bus/mas-qnm-snoc";
		mas_xm_qdss_dap = "/soc/ad-hoc-bus/mas-xm-qdss-dap";
		mas_qhm_cnoc = "/soc/ad-hoc-bus/mas-qhm-cnoc";
		mas_acm_apps = "/soc/ad-hoc-bus/mas-acm-apps";
		mas_acm_gpu_tcu = "/soc/ad-hoc-bus/mas-acm-gpu-tcu";
		mas_acm_sys_tcu = "/soc/ad-hoc-bus/mas-acm-sys-tcu";
		mas_qhm_gemnoc_cfg = "/soc/ad-hoc-bus/mas-qhm-gemnoc-cfg";
		mas_qnm_gpu = "/soc/ad-hoc-bus/mas-qnm-gpu";
		mas_qnm_mnoc_hf = "/soc/ad-hoc-bus/mas-qnm-mnoc-hf";
		mas_qnm_mnoc_sf = "/soc/ad-hoc-bus/mas-qnm-mnoc-sf";
		mas_qnm_snoc_gc = "/soc/ad-hoc-bus/mas-qnm-snoc-gc";
		mas_qnm_snoc_sf = "/soc/ad-hoc-bus/mas-qnm-snoc-sf";
		mas_ipa_core_master = "/soc/ad-hoc-bus/mas-ipa-core-master";
		mas_llcc_mc = "/soc/ad-hoc-bus/mas-llcc-mc";
		mas_qhm_mnoc_cfg = "/soc/ad-hoc-bus/mas-qhm-mnoc-cfg";
		mas_qxm_camnoc_hf0 = "/soc/ad-hoc-bus/mas-qxm-camnoc-hf0";
		mas_qxm_camnoc_hf1 = "/soc/ad-hoc-bus/mas-qxm-camnoc-hf1";
		mas_qxm_camnoc_sf = "/soc/ad-hoc-bus/mas-qxm-camnoc-sf";
		mas_qxm_mdp0 = "/soc/ad-hoc-bus/mas-qxm-mdp0";
		mas_qxm_rot = "/soc/ad-hoc-bus/mas-qxm-rot";
		mas_qxm_venus0 = "/soc/ad-hoc-bus/mas-qxm-venus0";
		mas_qxm_venus_arm9 = "/soc/ad-hoc-bus/mas-qxm-venus-arm9";
		mas_qhm_snoc_cfg = "/soc/ad-hoc-bus/mas-qhm-snoc-cfg";
		mas_qnm_aggre1_noc = "/soc/ad-hoc-bus/mas-qnm-aggre1-noc";
		mas_qnm_gemnoc = "/soc/ad-hoc-bus/mas-qnm-gemnoc";
		mas_qnm_gemnoc_pcie = "/soc/ad-hoc-bus/mas-qnm-gemnoc-pcie";
		mas_qnm_lpass_anoc = "/soc/ad-hoc-bus/mas-qnm-lpass-anoc";
		mas_qnm_pcie_anoc = "/soc/ad-hoc-bus/mas-qnm-pcie-anoc";
		mas_qxm_pimem = "/soc/ad-hoc-bus/mas-qxm-pimem";
		mas_xm_gic = "/soc/ad-hoc-bus/mas-xm-gic";
		mas_alc = "/soc/ad-hoc-bus/mas-alc";
		mas_qnm_mnoc_hf_display = "/soc/ad-hoc-bus/mas-qnm-mnoc-hf_display";
		mas_qnm_mnoc_sf_display = "/soc/ad-hoc-bus/mas-qnm-mnoc-sf_display";
		mas_llcc_mc_display = "/soc/ad-hoc-bus/mas-llcc-mc_display";
		mas_qxm_mdp0_display = "/soc/ad-hoc-bus/mas-qxm-mdp0_display";
		mas_qxm_rot_display = "/soc/ad-hoc-bus/mas-qxm-rot_display";
		slv_qns_a1noc_snoc = "/soc/ad-hoc-bus/slv-qns-a1noc-snoc";
		slv_qns_lpass_snoc = "/soc/ad-hoc-bus/slv-qns-lpass-snoc";
		slv_qns_pcie_snoc = "/soc/ad-hoc-bus/slv-qns-pcie-snoc";
		slv_srvc_aggre2_noc = "/soc/ad-hoc-bus/slv-srvc-aggre2-noc";
		slv_qns_camnoc_uncomp = "/soc/ad-hoc-bus/slv-qns-camnoc-uncomp";
		slv_qhs_a1_noc_cfg = "/soc/ad-hoc-bus/slv-qhs-a1-noc-cfg";
		slv_qhs_ahb2phy_east = "/soc/ad-hoc-bus/slv-qhs-ahb2phy-east";
		slv_qhs_ahb2phy_west = "/soc/ad-hoc-bus/slv-qhs-ahb2phy-west";
		slv_qhs_aop = "/soc/ad-hoc-bus/slv-qhs-aop";
		slv_qhs_aoss = "/soc/ad-hoc-bus/slv-qhs-aoss";
		slv_qhs_camera_cfg = "/soc/ad-hoc-bus/slv-qhs-camera-cfg";
		slv_qhs_clk_ctl = "/soc/ad-hoc-bus/slv-qhs-clk-ctl";
		slv_qhs_cpr_cx = "/soc/ad-hoc-bus/slv-qhs-cpr-cx";
		slv_qhs_cpr_mx = "/soc/ad-hoc-bus/slv-qhs-cpr-mx";
		slv_qhs_crypto0_cfg = "/soc/ad-hoc-bus/slv-qhs-crypto0-cfg";
		slv_qhs_ddrss_cfg = "/soc/ad-hoc-bus/slv-qhs-ddrss-cfg";
		slv_qhs_display_cfg = "/soc/ad-hoc-bus/slv-qhs-display-cfg";
		slv_qhs_emac_avb_cfg = "/soc/ad-hoc-bus/slv-qhs-emac-avb-cfg";
		slv_qhs_glm = "/soc/ad-hoc-bus/slv-qhs-glm";
		slv_qhs_gpuss_cfg = "/soc/ad-hoc-bus/slv-qhs-gpuss-cfg";
		slv_qhs_imem_cfg = "/soc/ad-hoc-bus/slv-qhs-imem-cfg";
		slv_qhs_ipa = "/soc/ad-hoc-bus/slv-qhs-ipa";
		slv_qhs_mnoc_cfg = "/soc/ad-hoc-bus/slv-qhs-mnoc-cfg";
		slv_qhs_pcie_config = "/soc/ad-hoc-bus/slv-qhs-pcie-config";
		slv_qhs_pimem_cfg = "/soc/ad-hoc-bus/slv-qhs-pimem-cfg";
		slv_qhs_prng = "/soc/ad-hoc-bus/slv-qhs-prng";
		slv_qhs_qdss_cfg = "/soc/ad-hoc-bus/slv-qhs-qdss-cfg";
		slv_qhs_qspi = "/soc/ad-hoc-bus/slv-qhs-qspi";
		slv_qhs_qup0 = "/soc/ad-hoc-bus/slv-qhs-qup0";
		slv_qhs_qup1 = "/soc/ad-hoc-bus/slv-qhs-qup1";
		slv_qhs_sdc1 = "/soc/ad-hoc-bus/slv-qhs-sdc1";
		slv_qhs_sdc2 = "/soc/ad-hoc-bus/slv-qhs-sdc2";
		slv_qhs_snoc_cfg = "/soc/ad-hoc-bus/slv-qhs-snoc-cfg";
		slv_qhs_spdm = "/soc/ad-hoc-bus/slv-qhs-spdm";
		slv_qhs_tcsr = "/soc/ad-hoc-bus/slv-qhs-tcsr";
		slv_qhs_tlmm_east = "/soc/ad-hoc-bus/slv-qhs-tlmm-east";
		slv_qhs_tlmm_south = "/soc/ad-hoc-bus/slv-qhs-tlmm-south";
		slv_qhs_tlmm_west = "/soc/ad-hoc-bus/slv-qhs-tlmm-west";
		slv_qhs_ufs_mem_cfg = "/soc/ad-hoc-bus/slv-qhs-ufs-mem-cfg";
		slv_qhs_usb2 = "/soc/ad-hoc-bus/slv-qhs-usb2";
		slv_qhs_usb3 = "/soc/ad-hoc-bus/slv-qhs-usb3";
		slv_qhs_venus_cfg = "/soc/ad-hoc-bus/slv-qhs-venus-cfg";
		slv_qhs_vsense_ctrl_cfg = "/soc/ad-hoc-bus/slv-qhs-vsense-ctrl-cfg";
		slv_qns_cnoc_a2noc = "/soc/ad-hoc-bus/slv-qns-cnoc-a2noc";
		slv_srvc_cnoc = "/soc/ad-hoc-bus/slv-srvc-cnoc";
		slv_qhs_dc_noc_gemnoc = "/soc/ad-hoc-bus/slv-qhs-dc-noc-gemnoc";
		slv_qhs_llcc = "/soc/ad-hoc-bus/slv-qhs-llcc";
		slv_qhs_mdsp_ms_mpu_cfg = "/soc/ad-hoc-bus/slv-qhs-mdsp-ms-mpu-cfg";
		slv_qns_gem_noc_snoc = "/soc/ad-hoc-bus/slv-qns-gem-noc-snoc";
		slv_qns_llcc = "/soc/ad-hoc-bus/slv-qns-llcc";
		slv_qns_sys_pcie = "/soc/ad-hoc-bus/slv-qns-sys-pcie";
		slv_srvc_gemnoc = "/soc/ad-hoc-bus/slv-srvc-gemnoc";
		slv_ipa_core_slave = "/soc/ad-hoc-bus/slv-ipa-core-slave";
		slv_ebi = "/soc/ad-hoc-bus/slv-ebi";
		slv_qns2_mem_noc = "/soc/ad-hoc-bus/slv-qns2-mem-noc";
		slv_qns_mem_noc_hf = "/soc/ad-hoc-bus/slv-qns-mem-noc-hf";
		slv_srvc_mnoc = "/soc/ad-hoc-bus/slv-srvc-mnoc";
		slv_qhs_apss = "/soc/ad-hoc-bus/slv-qhs-apss";
		slv_qns_cnoc = "/soc/ad-hoc-bus/slv-qns-cnoc";
		slv_qns_gemnoc_sf = "/soc/ad-hoc-bus/slv-qns-gemnoc-sf";
		slv_qns_memnoc_gc = "/soc/ad-hoc-bus/slv-qns-memnoc-gc";
		slv_qxs_imem = "/soc/ad-hoc-bus/slv-qxs-imem";
		slv_qxs_pimem = "/soc/ad-hoc-bus/slv-qxs-pimem";
		slv_srvc_snoc = "/soc/ad-hoc-bus/slv-srvc-snoc";
		slv_xs_pcie = "/soc/ad-hoc-bus/slv-xs-pcie";
		slv_xs_qdss_stm = "/soc/ad-hoc-bus/slv-xs-qdss-stm";
		slv_xs_sys_tcu_cfg = "/soc/ad-hoc-bus/slv-xs-sys-tcu-cfg";
		slv_qns_llcc_display = "/soc/ad-hoc-bus/slv-qns-llcc_display";
		slv_ebi_display = "/soc/ad-hoc-bus/slv-ebi_display";
		slv_qns2_mem_noc_display = "/soc/ad-hoc-bus/slv-qns2-mem-noc_display";
		slv_qns_mem_noc_hf_display = "/soc/ad-hoc-bus/slv-qns-mem-noc-hf_display";
		msm_vidc = "/soc/qcom,vidc@aa00000";
		pcm0 = "/soc/qcom,msm-pcm";
		routing = "/soc/qcom,msm-pcm-routing";
		compr = "/soc/qcom,msm-compr-dsp";
		pcm1 = "/soc/qcom,msm-pcm-low-latency";
		pcm2 = "/soc/qcom,msm-ultra-low-latency";
		pcm_noirq = "/soc/qcom,msm-pcm-dsp-noirq";
		trans_loopback = "/soc/qcom,msm-transcode-loopback";
		compress = "/soc/qcom,msm-compress-dsp";
		voip = "/soc/qcom,msm-voip-dsp";
		voice = "/soc/qcom,msm-pcm-voice";
		stub_codec = "/soc/qcom,msm-stub-codec";
		afe = "/soc/qcom,msm-pcm-afe";
		dai_hdmi = "/soc/qcom,msm-dai-q6-hdmi";
		dai_hdmi_ms = "/soc/qcom,msm-dai-q6-hdmi_ms";
		dai_dp = "/soc/qcom,msm-dai-q6-dp";
		loopback = "/soc/qcom,msm-pcm-loopback";
		loopback1 = "/soc/qcom,msm-pcm-loopback-low-latency";
		pcm_dtmf = "/soc/qcom,msm-pcm-dtmf";
		msm_dai_mi2s = "/soc/qcom,msm-dai-mi2s";
		dai_mi2s0 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-prim";
		dai_mi2s1 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-sec";
		dai_mi2s2 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-tert";
		dai_mi2s3 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quat";
		dai_mi2s4 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quin";
		dai_mi2s5 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-senary";
		dai_meta_mi2s0 = "/soc/qcom,msm-dai-q6-meta-mi2s-prim";
		dai_meta_mi2s1 = "/soc/qcom,msm-dai-q6-meta-mi2s-sec";
		msm_dai_cdc_dma = "/soc/qcom,msm-dai-cdc-dma";
		wsa_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-rx";
		wsa_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-tx";
		wsa_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-rx";
		wsa_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-tx";
		wsa_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-2-tx";
		va_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-0-tx";
		va_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-1-tx";
		va_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-2-tx";
		rx_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-0-rx";
		rx_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-1-rx";
		rx_cdc_dma_2_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-2-rx";
		rx_cdc_dma_3_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-3-rx";
		rx_cdc_dma_4_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-4-rx";
		rx_cdc_dma_5_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-5-rx";
		rx_cdc_dma_6_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-6-rx";
		rx_cdc_dma_7_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-7-rx";
		tx_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-0-tx";
		tx_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-1-tx";
		tx_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-2-tx";
		tx_cdc_dma_3_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-3-tx";
		tx_cdc_dma_4_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-4-tx";
		tx_cdc_dma_5_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-5-tx";
		lsm = "/soc/qcom,msm-lsm-client";
		sb_0_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-0-rx";
		sb_0_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-0-tx";
		sb_1_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-1-rx";
		sb_1_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-1-tx";
		sb_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-2-rx";
		sb_2_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-2-tx";
		sb_3_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-3-rx";
		sb_3_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-3-tx";
		sb_4_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-4-rx";
		sb_4_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-4-tx";
		sb_5_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-5-tx";
		sb_5_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-5-rx";
		sb_6_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-6-rx";
		sb_7_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-rx";
		sb_7_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-tx";
		sb_8_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-rx";
		sb_8_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-tx";
		sb_9_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-9-rx";
		sb_9_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-9-tx";
		bt_sco_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-rx";
		bt_sco_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-tx";
		int_fm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-rx";
		int_fm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-tx";
		afe_pcm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-rx";
		afe_pcm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-tx";
		afe_proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-rx";
		afe_proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx";
		incall_record_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-rx";
		incall_record_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-tx";
		incall_music_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-rx";
		incall_music_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-2-rx";
		proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-rx";
		proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-tx";
		usb_audio_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-rx";
		usb_audio_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-tx";
		hostless = "/soc/qcom,msm-pcm-hostless";
		audio_apr = "/soc/qcom,msm-audio-apr";
		msm_audio_ion = "/soc/qcom,msm-audio-apr/qcom,msm-audio-ion";
		q6core = "/soc/qcom,msm-audio-apr/qcom,q6core-audio";
		bolero = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc";
		tx_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/tx-macro@62ec0000";
		swr2 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/tx-macro@62ec0000/tx_swr_master";
		rx_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@62ee0000";
		swr1 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@62ee0000/rx_swr_master";
		wsa_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/wsa-macro@62f00000";
		swr0 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/wsa-macro@62f00000/wsa_swr_master";
		sm6150_snd = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/sound";
		dai_pri_auxpcm = "/soc/qcom,msm-pri-auxpcm";
		dai_sec_auxpcm = "/soc/qcom,msm-sec-auxpcm";
		dai_tert_auxpcm = "/soc/qcom,msm-tert-auxpcm";
		dai_quat_auxpcm = "/soc/qcom,msm-quat-auxpcm";
		dai_quin_auxpcm = "/soc/qcom,msm-quin-auxpcm";
		dai_sen_auxpcm = "/soc/qcom,msm-sen-auxpcm";
		hdmi_dba = "/soc/qcom,msm-hdmi-dba-codec-rx";
		tdm_pri_rx = "/soc/qcom,msm-dai-tdm-pri-rx";
		dai_pri_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-pri-rx/qcom,msm-dai-q6-tdm-pri-rx-0";
		tdm_pri_tx = "/soc/qcom,msm-dai-tdm-pri-tx";
		dai_pri_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-pri-tx/qcom,msm-dai-q6-tdm-pri-tx-0";
		tdm_sec_rx = "/soc/qcom,msm-dai-tdm-sec-rx";
		dai_sec_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sec-rx/qcom,msm-dai-q6-tdm-sec-rx-0";
		tdm_sec_tx = "/soc/qcom,msm-dai-tdm-sec-tx";
		dai_sec_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sec-tx/qcom,msm-dai-q6-tdm-sec-tx-0";
		tdm_tert_rx = "/soc/qcom,msm-dai-tdm-tert-rx";
		dai_tert_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-tert-rx/qcom,msm-dai-q6-tdm-tert-rx-0";
		tdm_tert_tx = "/soc/qcom,msm-dai-tdm-tert-tx";
		dai_tert_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-tert-tx/qcom,msm-dai-q6-tdm-tert-tx-0";
		tdm_quat_rx = "/soc/qcom,msm-dai-tdm-quat-rx";
		dai_quat_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quat-rx/qcom,msm-dai-q6-tdm-quat-rx-0";
		tdm_quat_tx = "/soc/qcom,msm-dai-tdm-quat-tx";
		dai_quat_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quat-tx/qcom,msm-dai-q6-tdm-quat-tx-0";
		tdm_quin_rx = "/soc/qcom,msm-dai-tdm-quin-rx";
		dai_quin_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quin-rx/qcom,msm-dai-q6-tdm-quin-rx-0";
		tdm_quin_tx = "/soc/qcom,msm-dai-tdm-quin-tx";
		dai_quin_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quin-tx/qcom,msm-dai-q6-tdm-quin-tx-0";
		tdm_sen_rx = "/soc/qcom,msm-dai-tdm-sen-rx";
		dai_sen_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sen-rx/qcom,msm-dai-q6-tdm-sen-rx-0";
		tdm_sen_tx = "/soc/qcom,msm-dai-tdm-sen-tx";
		dai_sen_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sen-tx/qcom,msm-dai-q6-tdm-sen-tx-0";
		dai_pri_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-pri-rx";
		dai_pri_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-pri-tx";
		dai_sec_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-sec-rx";
		dai_sec_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-sec-tx";
		afe_loopback_tx = "/soc/qcom,msm-dai-q6-afe-loopback-tx";
		pcie = "/soc/qcom,msm-pcm-pcie";
		lpass_core_hw_vote = "/soc/lpass_core_hw_vote";
		mdss_dsi0_pll = "/soc/qcom,mdss_dsi_pll@ae94400";
		mdss_dp_pll = "/soc/qcom,mdss_dp_pll@88e9000";
		mdss_mdp = "/soc/qcom,mdss_mdp@ae00000";
		smmu_sde_sec = "/soc/qcom,mdss_mdp@ae00000/qcom,smmu_sde_sec_cb";
		dsi_ext_bridge_1080p = "/soc/qcom,mdss_mdp@ae00000/qcom,mdss_dsi_ext_bridge_1080p";
		sde_rscc = "/soc/qcom,sde_rscc@af20000";
		mdss_rotator = "/soc/qcom,mdss_rotator@ae00000";
		rot_reg = "/soc/qcom,mdss_rotator@ae00000/qcom,rot-reg-bus";
		smmu_rot_unsec = "/soc/qcom,mdss_rotator@ae00000/qcom,smmu_rot_unsec_cb";
		smmu_rot_sec = "/soc/qcom,mdss_rotator@ae00000/qcom,smmu_rot_sec_cb";
		mdss_dsi0 = "/soc/qcom,mdss_dsi_ctrl0@ae94000";
		mdss_dsi_phy0 = "/soc/qcom,mdss_dsi_phy0@ae94400";
		ext_disp = "/soc/qcom,msm-ext-disp";
		ext_disp_audio_codec = "/soc/qcom,msm-ext-disp/qcom,msm-ext-disp-audio-codec-rx";
		sde_dp = "/soc/qcom,dp_display@0";
		VDD_CX_LEVEL = "/soc/rpmh-regulator-smpa2/regulator-pm6155-1-s2-level";
		VDD_MX_LEVEL = "/soc/rpmh-regulator-smpa2/regulator-pm6155-1-s2-level";
		S2A_LEVEL = "/soc/rpmh-regulator-smpa2/regulator-pm6155-1-s2-level";
		pm6155_1_s2_level = "/soc/rpmh-regulator-smpa2/regulator-pm6155-1-s2-level";
		VDD_CX_LEVEL_AO = "/soc/rpmh-regulator-smpa2/regulator-pm6155-1-s2-level-ao";
		VDD_MX_LEVEL_AO = "/soc/rpmh-regulator-smpa2/regulator-pm6155-1-s2-level-ao";
		S2A_LEVEL_AO = "/soc/rpmh-regulator-smpa2/regulator-pm6155-1-s2-level-ao";
		pm6155_1_s2_level_ao = "/soc/rpmh-regulator-smpa2/regulator-pm6155-1-s2-level-ao";
		S3A = "/soc/rpmh-regulator-smpa3/regulator-pm6155-1-s3";
		pm6155_1_s3 = "/soc/rpmh-regulator-smpa3/regulator-pm6155-1-s3";
		S4A = "/soc/rpmh-regulator-smpa4/regulator-pm6155-1-s4";
		pm6155_1_s4 = "/soc/rpmh-regulator-smpa4/regulator-pm6155-1-s4";
		S5A = "/soc/rpmh-regulator-smpa5/regulator-pm6155-1-s5";
		pm6155_1_s5 = "/soc/rpmh-regulator-smpa5/regulator-pm6155-1-s5";
		S6A = "/soc/rpmh-regulator-smpa6/regulator-pm6155-1-s6";
		pm6155_1_s6 = "/soc/rpmh-regulator-smpa6/regulator-pm6155-1-s6";
		L7A = "/soc/rpmh-regulator-ldoa7/regulator-pm6155-1-l7";
		pm6155_1_l7 = "/soc/rpmh-regulator-ldoa7/regulator-pm6155-1-l7";
		L8A = "/soc/rpmh-regulator-ldoa8/regulator-pm6155-1-l8";
		pm6155_1_l8 = "/soc/rpmh-regulator-ldoa8/regulator-pm6155-1-l8";
		L13C = "/soc/rpmh-regulator-ldoc13/regulator-pm6155-2-l13";
		pm6155_2_l13 = "/soc/rpmh-regulator-ldoc13/regulator-pm6155-2-l13";
		L14C = "/soc/rpmh-regulator-ldoc14/regulator-pm6155-2-l14";
		pm6155_2_l14 = "/soc/rpmh-regulator-ldoc14/regulator-pm6155-2-l14";
		L16C = "/soc/rpmh-regulator-ldoc16/regulator-pm6155-2-l16";
		pm6155_2_l16 = "/soc/rpmh-regulator-ldoc16/regulator-pm6155-2-l16";
		L17C = "/soc/rpmh-regulator-ldoc17/regulator-pm6155-2-l17";
		pm6155_2_l17 = "/soc/rpmh-regulator-ldoc17/regulator-pm6155-2-l17";
		L18C = "/soc/rpmh-regulator-ldoc18/regulator-pm6155-2-l18";
		pm6155_2_l18 = "/soc/rpmh-regulator-ldoc18/regulator-pm6155-2-l18";
		dsi_anx_7625_1 = "/soc/qcom,dsi-display@17";
		dsi_dp1 = "/soc/qcom,dsi-display@1";
		dsi_anx_7625_1_out = "/soc/qcom,dsi-display@1/ports/port@0/endpoint";
		sde_wb = "/soc/qcom,wb-display@0";
		sde_dp_mst_sim = "/soc/qcom,dp-mst-sim";
		sde_sh_base0 = "/soc/qcom,shared-display-base@0";
		sde_sh0 = "/soc/qcom,shared-display@0";
		sde_sh1 = "/soc/qcom,shared-display@1";
		sde_card1 = "/soc/qcom,sde-kms-lease@0";
		sde_card2 = "/soc/qcom,sde-kms-lease@1";
		pcie0 = "/soc/qcom,pcie@1c08000";
		pcie0_msi = "/soc/qcom,pcie0_msi@17a00040";
		qfprom = "/soc/qfprom@780130";
		vreg_conn_1p8 = "/soc/vreg_conn_1p8";
		vreg_conn_pa = "/soc/vreg_conn_pa";
		vreg_wlan = "/soc/vreg_wlan";
		bluetooth_ext = "/soc/bt_qca6174";
		cnss_pcie = "/soc/qcom,cnss-qca-converged";
		energy_costs = "/energy-costs";
		CPU_COST_0 = "/energy-costs/core-cost0";
		CPU_COST_1 = "/energy-costs/core-cost1";
		CLUSTER_COST_0 = "/energy-costs/cluster-cost0";
		CLUSTER_COST_1 = "/energy-costs/cluster-cost1";
		firmware = "/firmware";
		reserved_memory = "/reserved-memory";
		hyp_region = "/reserved-memory/hyp_region@85700000";
		xbl_aop_mem = "/reserved-memory/xbl_aop_mem@85e00000";
		sec_apps_mem = "/reserved-memory/sec_apps_region@85fff000";
		smem_region = "/reserved-memory/smem@86000000";
		removed_region = "/reserved-memory/removed_region@86200000";
		pil_camera_mem = "/reserved-memory/camera_region@8ab00000";
		pil_modem_mem = "/reserved-memory/modem_region@8b000000";
		pil_video_mem = "/reserved-memory/pil_video_region@93400000";
		wlan_msa_mem = "/reserved-memory/wlan_msa_region@93900000";
		pil_cdsp_mem = "/reserved-memory/cdsp_regions@93b00000";
		pil_adsp_mem = "/reserved-memory/pil_adsp_region@95900000";
		pil_ipa_fw_mem = "/reserved-memory/ips_fw_region@0x97700000";
		pil_ipa_gsi_mem = "/reserved-memory/ipa_gsi_region@0x97710000";
		pil_gpu_mem = "/reserved-memory/gpu_region@0x97715000";
		qseecom_mem = "/reserved-memory/qseecom_region@0x9e400000";
		cdsp_sec_mem = "/reserved-memory/cdsp_sec_regions@0x9f800000";
		adsp_mem = "/reserved-memory/adsp_region";
		sdsp_mem = "/reserved-memory/sdsp_region";
		qseecom_ta_mem = "/reserved-memory/qseecom_ta_region";
		sp_mem = "/reserved-memory/sp_region";
		secure_display_memory = "/reserved-memory/secure_display_region";
		cont_splash_memory = "/reserved-memory/cont_splash_region@9c000000";
		dfps_data_memory = "/reserved-memory/dfps_data_region@9e300000";
		disp_rdump_memory = "/reserved-memory/disp_rdump_region@9c000000";
		dump_mem = "/reserved-memory/mem_dump_region";
	};
};
