;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* ISR_1 */
ISR_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR_1__INTC_MASK EQU 0x01
ISR_1__INTC_NUMBER EQU 0
ISR_1__INTC_PRIOR_NUM EQU 7
ISR_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ISR_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* RGB_B */
RGB_B__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
RGB_B__0__MASK EQU 0x08
RGB_B__0__PC EQU CYREG_PRT2_PC3
RGB_B__0__PORT EQU 2
RGB_B__0__SHIFT EQU 3
RGB_B__AG EQU CYREG_PRT2_AG
RGB_B__AMUX EQU CYREG_PRT2_AMUX
RGB_B__BIE EQU CYREG_PRT2_BIE
RGB_B__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RGB_B__BYP EQU CYREG_PRT2_BYP
RGB_B__CTL EQU CYREG_PRT2_CTL
RGB_B__DM0 EQU CYREG_PRT2_DM0
RGB_B__DM1 EQU CYREG_PRT2_DM1
RGB_B__DM2 EQU CYREG_PRT2_DM2
RGB_B__DR EQU CYREG_PRT2_DR
RGB_B__INP_DIS EQU CYREG_PRT2_INP_DIS
RGB_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RGB_B__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RGB_B__LCD_EN EQU CYREG_PRT2_LCD_EN
RGB_B__MASK EQU 0x08
RGB_B__PORT EQU 2
RGB_B__PRT EQU CYREG_PRT2_PRT
RGB_B__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RGB_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RGB_B__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RGB_B__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RGB_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RGB_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RGB_B__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RGB_B__PS EQU CYREG_PRT2_PS
RGB_B__SHIFT EQU 3
RGB_B__SLW EQU CYREG_PRT2_SLW

/* RGB_G */
RGB_G__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
RGB_G__0__MASK EQU 0x10
RGB_G__0__PC EQU CYREG_PRT2_PC4
RGB_G__0__PORT EQU 2
RGB_G__0__SHIFT EQU 4
RGB_G__AG EQU CYREG_PRT2_AG
RGB_G__AMUX EQU CYREG_PRT2_AMUX
RGB_G__BIE EQU CYREG_PRT2_BIE
RGB_G__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RGB_G__BYP EQU CYREG_PRT2_BYP
RGB_G__CTL EQU CYREG_PRT2_CTL
RGB_G__DM0 EQU CYREG_PRT2_DM0
RGB_G__DM1 EQU CYREG_PRT2_DM1
RGB_G__DM2 EQU CYREG_PRT2_DM2
RGB_G__DR EQU CYREG_PRT2_DR
RGB_G__INP_DIS EQU CYREG_PRT2_INP_DIS
RGB_G__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RGB_G__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RGB_G__LCD_EN EQU CYREG_PRT2_LCD_EN
RGB_G__MASK EQU 0x10
RGB_G__PORT EQU 2
RGB_G__PRT EQU CYREG_PRT2_PRT
RGB_G__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RGB_G__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RGB_G__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RGB_G__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RGB_G__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RGB_G__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RGB_G__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RGB_G__PS EQU CYREG_PRT2_PS
RGB_G__SHIFT EQU 4
RGB_G__SLW EQU CYREG_PRT2_SLW

/* RGB_R */
RGB_R__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
RGB_R__0__MASK EQU 0x20
RGB_R__0__PC EQU CYREG_PRT2_PC5
RGB_R__0__PORT EQU 2
RGB_R__0__SHIFT EQU 5
RGB_R__AG EQU CYREG_PRT2_AG
RGB_R__AMUX EQU CYREG_PRT2_AMUX
RGB_R__BIE EQU CYREG_PRT2_BIE
RGB_R__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RGB_R__BYP EQU CYREG_PRT2_BYP
RGB_R__CTL EQU CYREG_PRT2_CTL
RGB_R__DM0 EQU CYREG_PRT2_DM0
RGB_R__DM1 EQU CYREG_PRT2_DM1
RGB_R__DM2 EQU CYREG_PRT2_DM2
RGB_R__DR EQU CYREG_PRT2_DR
RGB_R__INP_DIS EQU CYREG_PRT2_INP_DIS
RGB_R__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RGB_R__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RGB_R__LCD_EN EQU CYREG_PRT2_LCD_EN
RGB_R__MASK EQU 0x20
RGB_R__PORT EQU 2
RGB_R__PRT EQU CYREG_PRT2_PRT
RGB_R__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RGB_R__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RGB_R__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RGB_R__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RGB_R__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RGB_R__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RGB_R__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RGB_R__PS EQU CYREG_PRT2_PS
RGB_R__SHIFT EQU 5
RGB_R__SLW EQU CYREG_PRT2_SLW

/* Button1 */
Button1__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Button1__0__MASK EQU 0x08
Button1__0__PC EQU CYREG_PRT0_PC3
Button1__0__PORT EQU 0
Button1__0__SHIFT EQU 3
Button1__AG EQU CYREG_PRT0_AG
Button1__AMUX EQU CYREG_PRT0_AMUX
Button1__BIE EQU CYREG_PRT0_BIE
Button1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Button1__BYP EQU CYREG_PRT0_BYP
Button1__CTL EQU CYREG_PRT0_CTL
Button1__DM0 EQU CYREG_PRT0_DM0
Button1__DM1 EQU CYREG_PRT0_DM1
Button1__DM2 EQU CYREG_PRT0_DM2
Button1__DR EQU CYREG_PRT0_DR
Button1__INP_DIS EQU CYREG_PRT0_INP_DIS
Button1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Button1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Button1__LCD_EN EQU CYREG_PRT0_LCD_EN
Button1__MASK EQU 0x08
Button1__PORT EQU 0
Button1__PRT EQU CYREG_PRT0_PRT
Button1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Button1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Button1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Button1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Button1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Button1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Button1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Button1__PS EQU CYREG_PRT0_PS
Button1__SHIFT EQU 3
Button1__SLW EQU CYREG_PRT0_SLW

/* Button2 */
Button2__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Button2__0__MASK EQU 0x10
Button2__0__PC EQU CYREG_PRT0_PC4
Button2__0__PORT EQU 0
Button2__0__SHIFT EQU 4
Button2__AG EQU CYREG_PRT0_AG
Button2__AMUX EQU CYREG_PRT0_AMUX
Button2__BIE EQU CYREG_PRT0_BIE
Button2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Button2__BYP EQU CYREG_PRT0_BYP
Button2__CTL EQU CYREG_PRT0_CTL
Button2__DM0 EQU CYREG_PRT0_DM0
Button2__DM1 EQU CYREG_PRT0_DM1
Button2__DM2 EQU CYREG_PRT0_DM2
Button2__DR EQU CYREG_PRT0_DR
Button2__INP_DIS EQU CYREG_PRT0_INP_DIS
Button2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Button2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Button2__LCD_EN EQU CYREG_PRT0_LCD_EN
Button2__MASK EQU 0x10
Button2__PORT EQU 0
Button2__PRT EQU CYREG_PRT0_PRT
Button2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Button2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Button2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Button2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Button2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Button2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Button2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Button2__PS EQU CYREG_PRT0_PS
Button2__SHIFT EQU 4
Button2__SLW EQU CYREG_PRT0_SLW

/* Button3 */
Button3__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Button3__0__MASK EQU 0x20
Button3__0__PC EQU CYREG_PRT0_PC5
Button3__0__PORT EQU 0
Button3__0__SHIFT EQU 5
Button3__AG EQU CYREG_PRT0_AG
Button3__AMUX EQU CYREG_PRT0_AMUX
Button3__BIE EQU CYREG_PRT0_BIE
Button3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Button3__BYP EQU CYREG_PRT0_BYP
Button3__CTL EQU CYREG_PRT0_CTL
Button3__DM0 EQU CYREG_PRT0_DM0
Button3__DM1 EQU CYREG_PRT0_DM1
Button3__DM2 EQU CYREG_PRT0_DM2
Button3__DR EQU CYREG_PRT0_DR
Button3__INP_DIS EQU CYREG_PRT0_INP_DIS
Button3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Button3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Button3__LCD_EN EQU CYREG_PRT0_LCD_EN
Button3__MASK EQU 0x20
Button3__PORT EQU 0
Button3__PRT EQU CYREG_PRT0_PRT
Button3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Button3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Button3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Button3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Button3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Button3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Button3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Button3__PS EQU CYREG_PRT0_PS
Button3__SHIFT EQU 5
Button3__SLW EQU CYREG_PRT0_SLW

/* Button4 */
Button4__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
Button4__0__MASK EQU 0x04
Button4__0__PC EQU CYREG_PRT3_PC2
Button4__0__PORT EQU 3
Button4__0__SHIFT EQU 2
Button4__AG EQU CYREG_PRT3_AG
Button4__AMUX EQU CYREG_PRT3_AMUX
Button4__BIE EQU CYREG_PRT3_BIE
Button4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Button4__BYP EQU CYREG_PRT3_BYP
Button4__CTL EQU CYREG_PRT3_CTL
Button4__DM0 EQU CYREG_PRT3_DM0
Button4__DM1 EQU CYREG_PRT3_DM1
Button4__DM2 EQU CYREG_PRT3_DM2
Button4__DR EQU CYREG_PRT3_DR
Button4__INP_DIS EQU CYREG_PRT3_INP_DIS
Button4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Button4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Button4__LCD_EN EQU CYREG_PRT3_LCD_EN
Button4__MASK EQU 0x04
Button4__PORT EQU 3
Button4__PRT EQU CYREG_PRT3_PRT
Button4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Button4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Button4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Button4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Button4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Button4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Button4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Button4__PS EQU CYREG_PRT3_PS
Button4__SHIFT EQU 2
Button4__SLW EQU CYREG_PRT3_SLW

/* DEBUG_RX */
DEBUG_RX__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
DEBUG_RX__0__MASK EQU 0x40
DEBUG_RX__0__PC EQU CYREG_PRT12_PC6
DEBUG_RX__0__PORT EQU 12
DEBUG_RX__0__SHIFT EQU 6
DEBUG_RX__AG EQU CYREG_PRT12_AG
DEBUG_RX__BIE EQU CYREG_PRT12_BIE
DEBUG_RX__BIT_MASK EQU CYREG_PRT12_BIT_MASK
DEBUG_RX__BYP EQU CYREG_PRT12_BYP
DEBUG_RX__DM0 EQU CYREG_PRT12_DM0
DEBUG_RX__DM1 EQU CYREG_PRT12_DM1
DEBUG_RX__DM2 EQU CYREG_PRT12_DM2
DEBUG_RX__DR EQU CYREG_PRT12_DR
DEBUG_RX__INP_DIS EQU CYREG_PRT12_INP_DIS
DEBUG_RX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
DEBUG_RX__MASK EQU 0x40
DEBUG_RX__PORT EQU 12
DEBUG_RX__PRT EQU CYREG_PRT12_PRT
DEBUG_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
DEBUG_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
DEBUG_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
DEBUG_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
DEBUG_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
DEBUG_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
DEBUG_RX__PS EQU CYREG_PRT12_PS
DEBUG_RX__SHIFT EQU 6
DEBUG_RX__SIO_CFG EQU CYREG_PRT12_SIO_CFG
DEBUG_RX__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
DEBUG_RX__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
DEBUG_RX__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
DEBUG_RX__SLW EQU CYREG_PRT12_SLW

/* DEBUG_TX */
DEBUG_TX__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
DEBUG_TX__0__MASK EQU 0x80
DEBUG_TX__0__PC EQU CYREG_PRT12_PC7
DEBUG_TX__0__PORT EQU 12
DEBUG_TX__0__SHIFT EQU 7
DEBUG_TX__AG EQU CYREG_PRT12_AG
DEBUG_TX__BIE EQU CYREG_PRT12_BIE
DEBUG_TX__BIT_MASK EQU CYREG_PRT12_BIT_MASK
DEBUG_TX__BYP EQU CYREG_PRT12_BYP
DEBUG_TX__DM0 EQU CYREG_PRT12_DM0
DEBUG_TX__DM1 EQU CYREG_PRT12_DM1
DEBUG_TX__DM2 EQU CYREG_PRT12_DM2
DEBUG_TX__DR EQU CYREG_PRT12_DR
DEBUG_TX__INP_DIS EQU CYREG_PRT12_INP_DIS
DEBUG_TX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
DEBUG_TX__MASK EQU 0x80
DEBUG_TX__PORT EQU 12
DEBUG_TX__PRT EQU CYREG_PRT12_PRT
DEBUG_TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
DEBUG_TX__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
DEBUG_TX__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
DEBUG_TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
DEBUG_TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
DEBUG_TX__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
DEBUG_TX__PS EQU CYREG_PRT12_PS
DEBUG_TX__SHIFT EQU 7
DEBUG_TX__SIO_CFG EQU CYREG_PRT12_SIO_CFG
DEBUG_TX__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
DEBUG_TX__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
DEBUG_TX__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
DEBUG_TX__SLW EQU CYREG_PRT12_SLW

/* UART_LOG */
UART_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
UART_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
UART_LOG_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
UART_LOG_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
UART_LOG_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
UART_LOG_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
UART_LOG_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
UART_LOG_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
UART_LOG_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_LOG_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB08_CTL
UART_LOG_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
UART_LOG_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB08_CTL
UART_LOG_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
UART_LOG_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_LOG_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_LOG_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB08_MSK
UART_LOG_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_LOG_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
UART_LOG_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB08_MSK
UART_LOG_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_LOG_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB08_ST
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_LOG_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_LOG_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
UART_LOG_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
UART_LOG_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_LOG_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
UART_LOG_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
UART_LOG_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_LOG_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_LOG_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
UART_LOG_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
UART_LOG_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_LOG_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_LOG_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_LOG_BUART_sRX_RxSts__3__POS EQU 3
UART_LOG_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_LOG_BUART_sRX_RxSts__4__POS EQU 4
UART_LOG_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_LOG_BUART_sRX_RxSts__5__POS EQU 5
UART_LOG_BUART_sRX_RxSts__MASK EQU 0x38
UART_LOG_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_LOG_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_LOG_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB07_A0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB07_A1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB07_D0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB07_D1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB07_F0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB07_F1
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
UART_LOG_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
UART_LOG_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB07_A0
UART_LOG_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB07_A1
UART_LOG_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
UART_LOG_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB07_D0
UART_LOG_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB07_D1
UART_LOG_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_LOG_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
UART_LOG_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB07_F0
UART_LOG_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB07_F1
UART_LOG_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_LOG_BUART_sTX_TxSts__0__POS EQU 0
UART_LOG_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_LOG_BUART_sTX_TxSts__1__POS EQU 1
UART_LOG_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_LOG_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
UART_LOG_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_LOG_BUART_sTX_TxSts__2__POS EQU 2
UART_LOG_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_LOG_BUART_sTX_TxSts__3__POS EQU 3
UART_LOG_BUART_sTX_TxSts__MASK EQU 0x0F
UART_LOG_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB07_MSK
UART_LOG_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_LOG_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB07_ST
UART_LOG_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_LOG_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_LOG_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_LOG_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_LOG_IntClock__INDEX EQU 0x01
UART_LOG_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_LOG_IntClock__PM_ACT_MSK EQU 0x02
UART_LOG_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_LOG_IntClock__PM_STBY_MSK EQU 0x02

/* PWM_Clock */
PWM_Clock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
PWM_Clock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
PWM_Clock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
PWM_Clock__CFG2_SRC_SEL_MASK EQU 0x07
PWM_Clock__INDEX EQU 0x00
PWM_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
PWM_Clock__PM_ACT_MSK EQU 0x01
PWM_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
PWM_Clock__PM_STBY_MSK EQU 0x01

/* Pin_ledRed */
Pin_ledRed__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Pin_ledRed__0__MASK EQU 0x40
Pin_ledRed__0__PC EQU CYREG_PRT0_PC6
Pin_ledRed__0__PORT EQU 0
Pin_ledRed__0__SHIFT EQU 6
Pin_ledRed__AG EQU CYREG_PRT0_AG
Pin_ledRed__AMUX EQU CYREG_PRT0_AMUX
Pin_ledRed__BIE EQU CYREG_PRT0_BIE
Pin_ledRed__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_ledRed__BYP EQU CYREG_PRT0_BYP
Pin_ledRed__CTL EQU CYREG_PRT0_CTL
Pin_ledRed__DM0 EQU CYREG_PRT0_DM0
Pin_ledRed__DM1 EQU CYREG_PRT0_DM1
Pin_ledRed__DM2 EQU CYREG_PRT0_DM2
Pin_ledRed__DR EQU CYREG_PRT0_DR
Pin_ledRed__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_ledRed__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_ledRed__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_ledRed__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_ledRed__MASK EQU 0x40
Pin_ledRed__PORT EQU 0
Pin_ledRed__PRT EQU CYREG_PRT0_PRT
Pin_ledRed__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_ledRed__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_ledRed__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_ledRed__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_ledRed__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_ledRed__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_ledRed__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_ledRed__PS EQU CYREG_PRT0_PS
Pin_ledRed__SHIFT EQU 6
Pin_ledRed__SLW EQU CYREG_PRT0_SLW

/* RGB_PWM_red */
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB15_CTL
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
RGB_PWM_red_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB15_MSK
RGB_PWM_red_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
RGB_PWM_red_PWMUDB_genblk8_stsreg__0__POS EQU 0
RGB_PWM_red_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
RGB_PWM_red_PWMUDB_genblk8_stsreg__2__POS EQU 2
RGB_PWM_red_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
RGB_PWM_red_PWMUDB_genblk8_stsreg__3__POS EQU 3
RGB_PWM_red_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
RGB_PWM_red_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB15_MSK
RGB_PWM_red_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
RGB_PWM_red_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
RGB_PWM_red_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
RGB_PWM_red_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB15_ST_CTL
RGB_PWM_red_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB15_ST_CTL
RGB_PWM_red_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB15_ST
RGB_PWM_red_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
RGB_PWM_red_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
RGB_PWM_red_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
RGB_PWM_red_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
RGB_PWM_red_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
RGB_PWM_red_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
RGB_PWM_red_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
RGB_PWM_red_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
RGB_PWM_red_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB14_A0
RGB_PWM_red_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB14_A1
RGB_PWM_red_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
RGB_PWM_red_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB14_D0
RGB_PWM_red_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB14_D1
RGB_PWM_red_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
RGB_PWM_red_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
RGB_PWM_red_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB14_F0
RGB_PWM_red_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB14_F1
RGB_PWM_red_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
RGB_PWM_red_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB15_A0
RGB_PWM_red_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB15_A1
RGB_PWM_red_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
RGB_PWM_red_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB15_D0
RGB_PWM_red_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB15_D1
RGB_PWM_red_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
RGB_PWM_red_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
RGB_PWM_red_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB15_F0
RGB_PWM_red_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB15_F1
RGB_PWM_red_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
RGB_PWM_red_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL

/* Pin_LedGreen */
Pin_LedGreen__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Pin_LedGreen__0__MASK EQU 0x80
Pin_LedGreen__0__PC EQU CYREG_PRT0_PC7
Pin_LedGreen__0__PORT EQU 0
Pin_LedGreen__0__SHIFT EQU 7
Pin_LedGreen__AG EQU CYREG_PRT0_AG
Pin_LedGreen__AMUX EQU CYREG_PRT0_AMUX
Pin_LedGreen__BIE EQU CYREG_PRT0_BIE
Pin_LedGreen__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_LedGreen__BYP EQU CYREG_PRT0_BYP
Pin_LedGreen__CTL EQU CYREG_PRT0_CTL
Pin_LedGreen__DM0 EQU CYREG_PRT0_DM0
Pin_LedGreen__DM1 EQU CYREG_PRT0_DM1
Pin_LedGreen__DM2 EQU CYREG_PRT0_DM2
Pin_LedGreen__DR EQU CYREG_PRT0_DR
Pin_LedGreen__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_LedGreen__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_LedGreen__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_LedGreen__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_LedGreen__MASK EQU 0x80
Pin_LedGreen__PORT EQU 0
Pin_LedGreen__PRT EQU CYREG_PRT0_PRT
Pin_LedGreen__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_LedGreen__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_LedGreen__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_LedGreen__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_LedGreen__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_LedGreen__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_LedGreen__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_LedGreen__PS EQU CYREG_PRT0_PS
Pin_LedGreen__SHIFT EQU 7
Pin_LedGreen__SLW EQU CYREG_PRT0_SLW

/* RGB_PWM_blue */
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB11_CTL
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
RGB_PWM_blue_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
RGB_PWM_blue_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
RGB_PWM_blue_PWMUDB_genblk8_stsreg__0__POS EQU 0
RGB_PWM_blue_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
RGB_PWM_blue_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
RGB_PWM_blue_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
RGB_PWM_blue_PWMUDB_genblk8_stsreg__2__POS EQU 2
RGB_PWM_blue_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
RGB_PWM_blue_PWMUDB_genblk8_stsreg__3__POS EQU 3
RGB_PWM_blue_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
RGB_PWM_blue_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB11_MSK
RGB_PWM_blue_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
RGB_PWM_blue_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
RGB_PWM_blue_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
RGB_PWM_blue_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
RGB_PWM_blue_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
RGB_PWM_blue_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB11_ST
RGB_PWM_blue_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
RGB_PWM_blue_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
RGB_PWM_blue_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
RGB_PWM_blue_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
RGB_PWM_blue_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
RGB_PWM_blue_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
RGB_PWM_blue_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
RGB_PWM_blue_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
RGB_PWM_blue_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
RGB_PWM_blue_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
RGB_PWM_blue_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
RGB_PWM_blue_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
RGB_PWM_blue_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
RGB_PWM_blue_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
RGB_PWM_blue_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
RGB_PWM_blue_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
RGB_PWM_blue_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
RGB_PWM_blue_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
RGB_PWM_blue_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
RGB_PWM_blue_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
RGB_PWM_blue_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
RGB_PWM_blue_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
RGB_PWM_blue_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
RGB_PWM_blue_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
RGB_PWM_blue_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
RGB_PWM_blue_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
RGB_PWM_blue_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
RGB_PWM_blue_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
RGB_PWM_blue_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
RGB_PWM_blue_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
RGB_PWM_blue_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
RGB_PWM_blue_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
RGB_PWM_blue_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
RGB_PWM_blue_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB11_F1
RGB_PWM_blue_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
RGB_PWM_blue_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL

/* Control_Reg_1 */
Control_Reg_1_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_1_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_1_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Control_Reg_1_Sync_ctrl_reg__2__MASK EQU 0x04
Control_Reg_1_Sync_ctrl_reg__2__POS EQU 2
Control_Reg_1_Sync_ctrl_reg__3__MASK EQU 0x08
Control_Reg_1_Sync_ctrl_reg__3__POS EQU 3
Control_Reg_1_Sync_ctrl_reg__4__MASK EQU 0x10
Control_Reg_1_Sync_ctrl_reg__4__POS EQU 4
Control_Reg_1_Sync_ctrl_reg__5__MASK EQU 0x20
Control_Reg_1_Sync_ctrl_reg__5__POS EQU 5
Control_Reg_1_Sync_ctrl_reg__6__MASK EQU 0x40
Control_Reg_1_Sync_ctrl_reg__6__POS EQU 6
Control_Reg_1_Sync_ctrl_reg__7__MASK EQU 0x80
Control_Reg_1_Sync_ctrl_reg__7__POS EQU 7
Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB09_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Control_Reg_1_Sync_ctrl_reg__MASK EQU 0xFF
Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB09_MSK

/* Pin_ledYellow */
Pin_ledYellow__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Pin_ledYellow__0__MASK EQU 0x01
Pin_ledYellow__0__PC EQU CYREG_PRT2_PC0
Pin_ledYellow__0__PORT EQU 2
Pin_ledYellow__0__SHIFT EQU 0
Pin_ledYellow__AG EQU CYREG_PRT2_AG
Pin_ledYellow__AMUX EQU CYREG_PRT2_AMUX
Pin_ledYellow__BIE EQU CYREG_PRT2_BIE
Pin_ledYellow__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_ledYellow__BYP EQU CYREG_PRT2_BYP
Pin_ledYellow__CTL EQU CYREG_PRT2_CTL
Pin_ledYellow__DM0 EQU CYREG_PRT2_DM0
Pin_ledYellow__DM1 EQU CYREG_PRT2_DM1
Pin_ledYellow__DM2 EQU CYREG_PRT2_DM2
Pin_ledYellow__DR EQU CYREG_PRT2_DR
Pin_ledYellow__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_ledYellow__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_ledYellow__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_ledYellow__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_ledYellow__MASK EQU 0x01
Pin_ledYellow__PORT EQU 2
Pin_ledYellow__PRT EQU CYREG_PRT2_PRT
Pin_ledYellow__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_ledYellow__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_ledYellow__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_ledYellow__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_ledYellow__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_ledYellow__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_ledYellow__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_ledYellow__PS EQU CYREG_PRT2_PS
Pin_ledYellow__SHIFT EQU 0
Pin_ledYellow__SLW EQU CYREG_PRT2_SLW

/* RGB_PWM_yellow */
RGB_PWM_yellow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
RGB_PWM_yellow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
RGB_PWM_yellow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
RGB_PWM_yellow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
RGB_PWM_yellow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
RGB_PWM_yellow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
RGB_PWM_yellow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
RGB_PWM_yellow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
RGB_PWM_yellow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
RGB_PWM_yellow_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
RGB_PWM_yellow_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
RGB_PWM_yellow_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
RGB_PWM_yellow_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
RGB_PWM_yellow_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
RGB_PWM_yellow_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB12_CTL
RGB_PWM_yellow_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
RGB_PWM_yellow_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
RGB_PWM_yellow_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
RGB_PWM_yellow_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
RGB_PWM_yellow_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB12_MSK
RGB_PWM_yellow_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
RGB_PWM_yellow_PWMUDB_genblk8_stsreg__0__POS EQU 0
RGB_PWM_yellow_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
RGB_PWM_yellow_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
RGB_PWM_yellow_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
RGB_PWM_yellow_PWMUDB_genblk8_stsreg__2__POS EQU 2
RGB_PWM_yellow_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
RGB_PWM_yellow_PWMUDB_genblk8_stsreg__3__POS EQU 3
RGB_PWM_yellow_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
RGB_PWM_yellow_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB13_MSK
RGB_PWM_yellow_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
RGB_PWM_yellow_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB13_ST
RGB_PWM_yellow_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
RGB_PWM_yellow_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
RGB_PWM_yellow_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
RGB_PWM_yellow_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
RGB_PWM_yellow_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
RGB_PWM_yellow_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
RGB_PWM_yellow_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
RGB_PWM_yellow_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
RGB_PWM_yellow_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
RGB_PWM_yellow_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
RGB_PWM_yellow_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
RGB_PWM_yellow_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
RGB_PWM_yellow_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
RGB_PWM_yellow_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
RGB_PWM_yellow_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
RGB_PWM_yellow_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
RGB_PWM_yellow_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
RGB_PWM_yellow_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
RGB_PWM_yellow_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
RGB_PWM_yellow_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
RGB_PWM_yellow_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
RGB_PWM_yellow_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
RGB_PWM_yellow_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
RGB_PWM_yellow_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
RGB_PWM_yellow_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
RGB_PWM_yellow_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
RGB_PWM_yellow_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
RGB_PWM_yellow_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB13_A0
RGB_PWM_yellow_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB13_A1
RGB_PWM_yellow_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
RGB_PWM_yellow_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB13_D0
RGB_PWM_yellow_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB13_D1
RGB_PWM_yellow_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
RGB_PWM_yellow_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
RGB_PWM_yellow_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB13_F0
RGB_PWM_yellow_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB13_F1

/* Pin_sev_segment_1A */
Pin_sev_segment_1A__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Pin_sev_segment_1A__0__MASK EQU 0x80
Pin_sev_segment_1A__0__PC EQU CYREG_PRT1_PC7
Pin_sev_segment_1A__0__PORT EQU 1
Pin_sev_segment_1A__0__SHIFT EQU 7
Pin_sev_segment_1A__AG EQU CYREG_PRT1_AG
Pin_sev_segment_1A__AMUX EQU CYREG_PRT1_AMUX
Pin_sev_segment_1A__BIE EQU CYREG_PRT1_BIE
Pin_sev_segment_1A__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_sev_segment_1A__BYP EQU CYREG_PRT1_BYP
Pin_sev_segment_1A__CTL EQU CYREG_PRT1_CTL
Pin_sev_segment_1A__DM0 EQU CYREG_PRT1_DM0
Pin_sev_segment_1A__DM1 EQU CYREG_PRT1_DM1
Pin_sev_segment_1A__DM2 EQU CYREG_PRT1_DM2
Pin_sev_segment_1A__DR EQU CYREG_PRT1_DR
Pin_sev_segment_1A__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_sev_segment_1A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_sev_segment_1A__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_sev_segment_1A__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_sev_segment_1A__MASK EQU 0x80
Pin_sev_segment_1A__PORT EQU 1
Pin_sev_segment_1A__PRT EQU CYREG_PRT1_PRT
Pin_sev_segment_1A__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_sev_segment_1A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_sev_segment_1A__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_sev_segment_1A__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_sev_segment_1A__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_sev_segment_1A__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_sev_segment_1A__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_sev_segment_1A__PS EQU CYREG_PRT1_PS
Pin_sev_segment_1A__SHIFT EQU 7
Pin_sev_segment_1A__SLW EQU CYREG_PRT1_SLW

/* Pin_sev_segment_1B */
Pin_sev_segment_1B__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Pin_sev_segment_1B__0__MASK EQU 0x40
Pin_sev_segment_1B__0__PC EQU CYREG_PRT1_PC6
Pin_sev_segment_1B__0__PORT EQU 1
Pin_sev_segment_1B__0__SHIFT EQU 6
Pin_sev_segment_1B__AG EQU CYREG_PRT1_AG
Pin_sev_segment_1B__AMUX EQU CYREG_PRT1_AMUX
Pin_sev_segment_1B__BIE EQU CYREG_PRT1_BIE
Pin_sev_segment_1B__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_sev_segment_1B__BYP EQU CYREG_PRT1_BYP
Pin_sev_segment_1B__CTL EQU CYREG_PRT1_CTL
Pin_sev_segment_1B__DM0 EQU CYREG_PRT1_DM0
Pin_sev_segment_1B__DM1 EQU CYREG_PRT1_DM1
Pin_sev_segment_1B__DM2 EQU CYREG_PRT1_DM2
Pin_sev_segment_1B__DR EQU CYREG_PRT1_DR
Pin_sev_segment_1B__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_sev_segment_1B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_sev_segment_1B__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_sev_segment_1B__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_sev_segment_1B__MASK EQU 0x40
Pin_sev_segment_1B__PORT EQU 1
Pin_sev_segment_1B__PRT EQU CYREG_PRT1_PRT
Pin_sev_segment_1B__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_sev_segment_1B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_sev_segment_1B__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_sev_segment_1B__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_sev_segment_1B__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_sev_segment_1B__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_sev_segment_1B__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_sev_segment_1B__PS EQU CYREG_PRT1_PS
Pin_sev_segment_1B__SHIFT EQU 6
Pin_sev_segment_1B__SLW EQU CYREG_PRT1_SLW

/* Pin_sev_segment_1C */
Pin_sev_segment_1C__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
Pin_sev_segment_1C__0__MASK EQU 0x20
Pin_sev_segment_1C__0__PC EQU CYREG_PRT1_PC5
Pin_sev_segment_1C__0__PORT EQU 1
Pin_sev_segment_1C__0__SHIFT EQU 5
Pin_sev_segment_1C__AG EQU CYREG_PRT1_AG
Pin_sev_segment_1C__AMUX EQU CYREG_PRT1_AMUX
Pin_sev_segment_1C__BIE EQU CYREG_PRT1_BIE
Pin_sev_segment_1C__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_sev_segment_1C__BYP EQU CYREG_PRT1_BYP
Pin_sev_segment_1C__CTL EQU CYREG_PRT1_CTL
Pin_sev_segment_1C__DM0 EQU CYREG_PRT1_DM0
Pin_sev_segment_1C__DM1 EQU CYREG_PRT1_DM1
Pin_sev_segment_1C__DM2 EQU CYREG_PRT1_DM2
Pin_sev_segment_1C__DR EQU CYREG_PRT1_DR
Pin_sev_segment_1C__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_sev_segment_1C__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_sev_segment_1C__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_sev_segment_1C__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_sev_segment_1C__MASK EQU 0x20
Pin_sev_segment_1C__PORT EQU 1
Pin_sev_segment_1C__PRT EQU CYREG_PRT1_PRT
Pin_sev_segment_1C__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_sev_segment_1C__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_sev_segment_1C__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_sev_segment_1C__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_sev_segment_1C__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_sev_segment_1C__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_sev_segment_1C__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_sev_segment_1C__PS EQU CYREG_PRT1_PS
Pin_sev_segment_1C__SHIFT EQU 5
Pin_sev_segment_1C__SLW EQU CYREG_PRT1_SLW

/* Pin_sev_segment_1D */
Pin_sev_segment_1D__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
Pin_sev_segment_1D__0__MASK EQU 0x10
Pin_sev_segment_1D__0__PC EQU CYREG_PRT1_PC4
Pin_sev_segment_1D__0__PORT EQU 1
Pin_sev_segment_1D__0__SHIFT EQU 4
Pin_sev_segment_1D__AG EQU CYREG_PRT1_AG
Pin_sev_segment_1D__AMUX EQU CYREG_PRT1_AMUX
Pin_sev_segment_1D__BIE EQU CYREG_PRT1_BIE
Pin_sev_segment_1D__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_sev_segment_1D__BYP EQU CYREG_PRT1_BYP
Pin_sev_segment_1D__CTL EQU CYREG_PRT1_CTL
Pin_sev_segment_1D__DM0 EQU CYREG_PRT1_DM0
Pin_sev_segment_1D__DM1 EQU CYREG_PRT1_DM1
Pin_sev_segment_1D__DM2 EQU CYREG_PRT1_DM2
Pin_sev_segment_1D__DR EQU CYREG_PRT1_DR
Pin_sev_segment_1D__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_sev_segment_1D__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_sev_segment_1D__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_sev_segment_1D__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_sev_segment_1D__MASK EQU 0x10
Pin_sev_segment_1D__PORT EQU 1
Pin_sev_segment_1D__PRT EQU CYREG_PRT1_PRT
Pin_sev_segment_1D__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_sev_segment_1D__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_sev_segment_1D__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_sev_segment_1D__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_sev_segment_1D__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_sev_segment_1D__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_sev_segment_1D__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_sev_segment_1D__PS EQU CYREG_PRT1_PS
Pin_sev_segment_1D__SHIFT EQU 4
Pin_sev_segment_1D__SLW EQU CYREG_PRT1_SLW

/* Pin_sev_segment_1E */
Pin_sev_segment_1E__0__INTTYPE EQU CYREG_PICU1_INTTYPE3
Pin_sev_segment_1E__0__MASK EQU 0x08
Pin_sev_segment_1E__0__PC EQU CYREG_PRT1_PC3
Pin_sev_segment_1E__0__PORT EQU 1
Pin_sev_segment_1E__0__SHIFT EQU 3
Pin_sev_segment_1E__AG EQU CYREG_PRT1_AG
Pin_sev_segment_1E__AMUX EQU CYREG_PRT1_AMUX
Pin_sev_segment_1E__BIE EQU CYREG_PRT1_BIE
Pin_sev_segment_1E__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_sev_segment_1E__BYP EQU CYREG_PRT1_BYP
Pin_sev_segment_1E__CTL EQU CYREG_PRT1_CTL
Pin_sev_segment_1E__DM0 EQU CYREG_PRT1_DM0
Pin_sev_segment_1E__DM1 EQU CYREG_PRT1_DM1
Pin_sev_segment_1E__DM2 EQU CYREG_PRT1_DM2
Pin_sev_segment_1E__DR EQU CYREG_PRT1_DR
Pin_sev_segment_1E__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_sev_segment_1E__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_sev_segment_1E__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_sev_segment_1E__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_sev_segment_1E__MASK EQU 0x08
Pin_sev_segment_1E__PORT EQU 1
Pin_sev_segment_1E__PRT EQU CYREG_PRT1_PRT
Pin_sev_segment_1E__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_sev_segment_1E__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_sev_segment_1E__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_sev_segment_1E__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_sev_segment_1E__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_sev_segment_1E__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_sev_segment_1E__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_sev_segment_1E__PS EQU CYREG_PRT1_PS
Pin_sev_segment_1E__SHIFT EQU 3
Pin_sev_segment_1E__SLW EQU CYREG_PRT1_SLW

/* Pin_sev_segment_1F */
Pin_sev_segment_1F__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
Pin_sev_segment_1F__0__MASK EQU 0x04
Pin_sev_segment_1F__0__PC EQU CYREG_PRT1_PC2
Pin_sev_segment_1F__0__PORT EQU 1
Pin_sev_segment_1F__0__SHIFT EQU 2
Pin_sev_segment_1F__AG EQU CYREG_PRT1_AG
Pin_sev_segment_1F__AMUX EQU CYREG_PRT1_AMUX
Pin_sev_segment_1F__BIE EQU CYREG_PRT1_BIE
Pin_sev_segment_1F__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_sev_segment_1F__BYP EQU CYREG_PRT1_BYP
Pin_sev_segment_1F__CTL EQU CYREG_PRT1_CTL
Pin_sev_segment_1F__DM0 EQU CYREG_PRT1_DM0
Pin_sev_segment_1F__DM1 EQU CYREG_PRT1_DM1
Pin_sev_segment_1F__DM2 EQU CYREG_PRT1_DM2
Pin_sev_segment_1F__DR EQU CYREG_PRT1_DR
Pin_sev_segment_1F__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_sev_segment_1F__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_sev_segment_1F__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_sev_segment_1F__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_sev_segment_1F__MASK EQU 0x04
Pin_sev_segment_1F__PORT EQU 1
Pin_sev_segment_1F__PRT EQU CYREG_PRT1_PRT
Pin_sev_segment_1F__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_sev_segment_1F__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_sev_segment_1F__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_sev_segment_1F__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_sev_segment_1F__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_sev_segment_1F__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_sev_segment_1F__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_sev_segment_1F__PS EQU CYREG_PRT1_PS
Pin_sev_segment_1F__SHIFT EQU 2
Pin_sev_segment_1F__SLW EQU CYREG_PRT1_SLW

/* Pin_sev_segment_1G */
Pin_sev_segment_1G__0__INTTYPE EQU CYREG_PICU1_INTTYPE1
Pin_sev_segment_1G__0__MASK EQU 0x02
Pin_sev_segment_1G__0__PC EQU CYREG_PRT1_PC1
Pin_sev_segment_1G__0__PORT EQU 1
Pin_sev_segment_1G__0__SHIFT EQU 1
Pin_sev_segment_1G__AG EQU CYREG_PRT1_AG
Pin_sev_segment_1G__AMUX EQU CYREG_PRT1_AMUX
Pin_sev_segment_1G__BIE EQU CYREG_PRT1_BIE
Pin_sev_segment_1G__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_sev_segment_1G__BYP EQU CYREG_PRT1_BYP
Pin_sev_segment_1G__CTL EQU CYREG_PRT1_CTL
Pin_sev_segment_1G__DM0 EQU CYREG_PRT1_DM0
Pin_sev_segment_1G__DM1 EQU CYREG_PRT1_DM1
Pin_sev_segment_1G__DM2 EQU CYREG_PRT1_DM2
Pin_sev_segment_1G__DR EQU CYREG_PRT1_DR
Pin_sev_segment_1G__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_sev_segment_1G__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_sev_segment_1G__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_sev_segment_1G__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_sev_segment_1G__MASK EQU 0x02
Pin_sev_segment_1G__PORT EQU 1
Pin_sev_segment_1G__PRT EQU CYREG_PRT1_PRT
Pin_sev_segment_1G__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_sev_segment_1G__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_sev_segment_1G__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_sev_segment_1G__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_sev_segment_1G__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_sev_segment_1G__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_sev_segment_1G__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_sev_segment_1G__PS EQU CYREG_PRT1_PS
Pin_sev_segment_1G__SHIFT EQU 1
Pin_sev_segment_1G__SLW EQU CYREG_PRT1_SLW

/* Pin_sev_segment_1DP */
Pin_sev_segment_1DP__0__INTTYPE EQU CYREG_PICU1_INTTYPE0
Pin_sev_segment_1DP__0__MASK EQU 0x01
Pin_sev_segment_1DP__0__PC EQU CYREG_PRT1_PC0
Pin_sev_segment_1DP__0__PORT EQU 1
Pin_sev_segment_1DP__0__SHIFT EQU 0
Pin_sev_segment_1DP__AG EQU CYREG_PRT1_AG
Pin_sev_segment_1DP__AMUX EQU CYREG_PRT1_AMUX
Pin_sev_segment_1DP__BIE EQU CYREG_PRT1_BIE
Pin_sev_segment_1DP__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_sev_segment_1DP__BYP EQU CYREG_PRT1_BYP
Pin_sev_segment_1DP__CTL EQU CYREG_PRT1_CTL
Pin_sev_segment_1DP__DM0 EQU CYREG_PRT1_DM0
Pin_sev_segment_1DP__DM1 EQU CYREG_PRT1_DM1
Pin_sev_segment_1DP__DM2 EQU CYREG_PRT1_DM2
Pin_sev_segment_1DP__DR EQU CYREG_PRT1_DR
Pin_sev_segment_1DP__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_sev_segment_1DP__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_sev_segment_1DP__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_sev_segment_1DP__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_sev_segment_1DP__MASK EQU 0x01
Pin_sev_segment_1DP__PORT EQU 1
Pin_sev_segment_1DP__PRT EQU CYREG_PRT1_PRT
Pin_sev_segment_1DP__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_sev_segment_1DP__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_sev_segment_1DP__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_sev_segment_1DP__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_sev_segment_1DP__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_sev_segment_1DP__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_sev_segment_1DP__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_sev_segment_1DP__PS EQU CYREG_PRT1_PS
Pin_sev_segment_1DP__SHIFT EQU 0
Pin_sev_segment_1DP__SLW EQU CYREG_PRT1_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
