<div class="nav">

⟵ [Up](index.html)  \|  [Index](index.html)

</div>

# cpus

<div class="cards">

<div class="card">

<div class="card-title">

[Here be dragons: Preventing static damage, latchup, and metastability
in the
386](https://www.righto.com/2025/08/static-latchup-metastability-386.html)

</div>

<div class="card-image">

[![](https://lh3.googleusercontent.com/blogger_img_proxy/AEn0k_t87elRv20ogkeaopukAz8_amKep86upthdY-7ef2OJPEAZsa_lllvk1tRQzMowi679NeIgx-7SlSYfeP2MOe63M6tIy8ij5qJ2KYjvlqTyrhZ-Xf_u-psAQhJpRPubZabHbtE=w1200-h630-p-k-no-nu)](https://www.righto.com/2025/08/static-latchup-metastability-386.html)

</div>

I've been reverse-engineering the Intel 386 processor (from 1985), and
I've come across some interesting circuits for the chip's input/outpu...

</div>

<div class="card">

<div class="card-title">

[Caches: LRU v. random](https://danluu.com/2choices-eviction/)

</div>

</div>

<div class="card">

<div class="card-title">

[Performance Analysis and Tuning on Modern
CPUs](https://products.easyperf.net/perf-book-2)

</div>

<div class="card-image">

[![](https://mcusercontent.com/a8d7caa7874c7a96f1301bc15/images/58d599d7-30dc-5a27-7c0f-ea9fbd98a622.png)](https://products.easyperf.net/perf-book-2)

</div>

</div>

<div class="card">

<div class="card-title">

[Notes on the Pentium's microcode
circuitry](http://www.righto.com/2025/03/pentium-microcde-rom-circuitry.html?m=1)

</div>

<div class="card-image">

[![](https://lh3.googleusercontent.com/blogger_img_proxy/AEn0k_uLu_ers44BB7LDfTyOP1Bssj491qpngd0aBSUccN1ckEFHeOgyLMktRcmFc_0BmkB76mULyeA4NZJPvpna9bS1F2ZTllFIqGeZ3jzEzjs46DaOYwhShaSX2vl3C2qIWC6UiMllM-ex1teCWniXlQM=w1200-h630-p-k-no-nu)](http://www.righto.com/2025/03/pentium-microcde-rom-circuitry.html?m=1)

</div>

Most people think of machine instructions as the fundamental steps that
a computer performs. However, many processors have another layer of ...

</div>

<div class="card">

<div class="card-title">

[AMD's Strix Halo - Under the
Hood](https://chipsandcheese.com/p/amds-strix-halo-under-the-hood)

</div>

<div class="card-image">

[![](https://substackcdn.com/image/fetch/f_auto,q_auto:best,fl_progressive:steep/https%3A%2F%2Fchipsandcheese.substack.com%2Fapi%2Fv1%2Fpost_preview%2F154782290%2Ftwitter.jpg%3Fversion%3D4)](https://chipsandcheese.com/p/amds-strix-halo-under-the-hood)

</div>

Hello you fine Internet folks,

</div>

<div class="card">

<div class="card-title">

[The Pentium contains a complicated circuit to multiply by
three](http://www.righto.com/2025/03/pentium-multiplier-adder-reverse-engineered.html?m=1)

</div>

<div class="card-image">

[![](https://lh3.googleusercontent.com/blogger_img_proxy/AEn0k_uSpE-1KRIG06-orPWSEDwpDZhkLMzE5BILSu48cemh5lFcLwRKwoOHPTsf42TMHH2PPOITKz4k17C6aqHEMBs7V6RQVDOkt2qxuMp0uYIi-k-Zt-9NpnCeQ188DNUJFW1LQHgOVO_YNsPJ=w1200-h630-p-k-no-nu)](http://www.righto.com/2025/03/pentium-multiplier-adder-reverse-engineered.html?m=1)

</div>

In 1993, Intel released the high-performance Pentium processor, the
start of the long-running Pentium line. I've been examining the
Pentium'...

</div>

<div class="card">

<div class="card-title">

[The Road Ahead For Datacenter Compute Engines: The
CPUs](https://www.nextplatform.com/2025/01/29/the-road-ahead-for-datacenter-compute-engines-the-cpus/)

</div>

<div class="card-image">

[![](http://www.nextplatform.com/wp-content/uploads/2022/03/chiplet-logo-scaled.jpg)](https://www.nextplatform.com/2025/01/29/the-road-ahead-for-datacenter-compute-engines-the-cpus/)

</div>

It is often said that companies – particularly large companies with
enormous IT budgets – do not buy products, they buy roadmaps. No one
wants to go to

</div>

<div class="card">

<div class="card-title">

[Pi in the Pentium: reverse-engineering the constants in its
floating-point
unit](http://www.righto.com/2025/01/pentium-floating-point-ROM.html?m=1)

</div>

<div class="card-image">

[![](https://static.righto.com/images/pentium-fp-rom/pentium-labeled-w600.jpg)](http://www.righto.com/2025/01/pentium-floating-point-ROM.html?m=1)

</div>

Intel released the powerful Pentium processor in 1993, establishing a
long-running brand of high-performance processors. 1 The Pentium incl...

</div>

<div class="card">

<div class="card-title">

[AMD Reveals Real Reason It Won't Put 3D V-Cache On Multiple
CCDs](https://hothardware.com/news/amd-no-dual-vcache-cpus)

</div>

<div class="card-image">

[![](https://images.hothardware.com/contentimages/newsitem/66468/content/small_hero-amd-ryzen-9-9950x3d-dual.jpg)](https://hothardware.com/news/amd-no-dual-vcache-cpus)

</div>

After persistent rumors refused to recede, AMD steps in with a clear
explanation why dual-CCD V-Cache doesn't exist.

</div>

<div class="card">

<div class="card-title">

[Intel's \$475 million error: the silicon behind the Pentium division
bug](http://www.righto.com/2024/12/this-die-photo-of-pentium-shows.html?m=1)

</div>

<div class="card-image">

[![](https://static.righto.com/images/pentium-fdiv/fdiv-bug-here-w500.jpg)](http://www.righto.com/2024/12/this-die-photo-of-pentium-shows.html?m=1)

</div>

In 1993, Intel released the high-performance Pentium processor, the
start of the long-running Pentium line. The Pentium had many
improvement...

</div>

<div class="card">

<div class="card-title">

[AMD Ryzen 7 9800X3D Uses A Thick Dummy Silicon That Comprises 93% Of
The CCD Stack And Has No Performance
Purpose](https://wccftech.com/amd-ryzen-7-9800x3d-uses-a-thick-dummy-silicon-that-comprises-93-of-the-ccd/)

</div>

<div class="card-image">

[![](https://cdn.wccftech.com/wp-content/uploads/2024/10/Ryzen-7-9800X3D-1.jpg)](https://wccftech.com/amd-ryzen-7-9800x3d-uses-a-thick-dummy-silicon-that-comprises-93-of-the-ccd/)

</div>

The CCD stack with 3D V-Cache on the AMD Ryzen 7 9800X3D is only 40-45µm
in total, but the rest of the layers add up to a whopping 750µm.

</div>

<div class="card">

<div class="card-title">

[Antenna diodes in the Pentium
processor](http://www.righto.com/2024/11/antenna-diodes-in-pentium-processor.html?m=1)

</div>

<div class="card-image">

[![](https://static.righto.com/images/pentium-antenna/diodes-w450.jpg)](http://www.righto.com/2024/11/antenna-diodes-in-pentium-processor.html?m=1)

</div>

I was studying the silicon die of the Pentium processor and noticed some
puzzling structures where signal lines were connected to the silico...

</div>

<div class="card">

<div class="card-title">

[AMD Disables Zen 4's Loop
Buffer](https://open.substack.com/pub/chipsandcheese/p/amd-disables-zen-4s-loop-buffer?r=oc5d&utm_medium=ios)

</div>

<div class="card-image">

[![](https://substackcdn.com/image/fetch/w_1200,h_600,c_fill,f_jpg,q_auto:good,fl_progressive:steep,g_auto/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Ffc6a6496-65ff-48b9-857c-a465f897ca92_958x716.png)](https://open.substack.com/pub/chipsandcheese/p/amd-disables-zen-4s-loop-buffer?r=oc5d&utm_medium=ios)

</div>

A loop buffer sits at a CPU's frontend, where it holds a small number of
previously fetched instructions.

</div>

<div class="card">

<div class="card-title">

[Why Intel Lost Its CPU Crown To AMD (And How Ryzen Changed The Game) -
SlashGear](https://www.slashgear.com/1703799/intel-vs-amd-ryzen-cpu-performance-history/)

</div>

<div class="card-image">

[![](https://www.slashgear.com/img/gallery/why-intel-lost-its-cpu-crown-to-amd-and-how-ryzen-changed-the-game/l-intro-1730497076.jpg)](https://www.slashgear.com/1703799/intel-vs-amd-ryzen-cpu-performance-history/)

</div>

Intel was a dominant leader in the CPU market for the better part of a
decade, but AMD has seen massive success in recent years thanks to its
Ryzen chips.

</div>

<div class="card">

<div class="card-title">

[Amazon’s Cloud Crisis: How AWS Will Lose The Future Of
Computing](https://www.semianalysis.com/p/amazons-cloud-crisis-how-aws-will?utm_campaign=post&utm_medium=web)

</div>

<div class="card-image">

[![](https://substackcdn.com/image/fetch/w_1200,h_600,c_fill,f_jpg,q_auto:good,fl_progressive:steep,g_auto/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fc4e551c4-2704-4e1c-9c88-b6a827c22fcf_1921x1080.jpeg)](https://www.semianalysis.com/p/amazons-cloud-crisis-how-aws-will?utm_campaign=post&utm_medium=web)

</div>

Nitro, Graviton, EFA, Inferentia, Trainium, Nvidia Cloud, Microsoft
Azure, Google Cloud, Oracle Cloud, Handicapping Infrastructure, AI As A
Service, Enterprise Automation, Meta, Coreweave, TCO

</div>

<div class="card">

<div class="card-title">

[HPC Gets A Reconfigurable Dataflow Engine To Take On CPUs And
GPUs](https://www.nextplatform.com/2024/10/29/hpc-gets-a-reconfigurable-dataflow-engine-to-take-on-cpus-and-gpus/)

</div>

<div class="card-image">

[![](https://www.nextplatform.com/wp-content/uploads/2024/10/nextsilicon-maverick-2-chip-shot-logo.jpg)](https://www.nextplatform.com/2024/10/29/hpc-gets-a-reconfigurable-dataflow-engine-to-take-on-cpus-and-gpus/)

</div>

No matter how elegant and clever the design is for a compute engine, the
difficulty and cost of moving existing – and sometimes very old – code
from the

</div>

<div class="card">

<div class="card-title">

[Intel’s Redwood Cove: Baby Steps are Still
Steps](https://chipsandcheese.com/2024/09/22/intels-redwood-cove-baby-steps-are-still-steps)

</div>

<div class="card-image">

[![](https://substackcdn.com/image/fetch/w_1200,h_600,c_fill,f_jpg,q_auto:good,fl_progressive:steep,g_auto/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fa9f369f7-e7b6-4d16-80f2-92564fda493f_1348x1109.png)](https://chipsandcheese.com/2024/09/22/intels-redwood-cove-baby-steps-are-still-steps)

</div>

Intel’s Meteor Lake chip signaled a change in Intel’s mobile strategy,
moving away from the monolithic designs that had characterized Intel’s
client designs for more than a decade.

</div>

<div class="card">

<div class="card-title">

[Intel Core Ultra 200 “Arrow Lake” Desktop CPU Specs Leak: Core Ultra 9
285K & Ultra 7 265K With
250W](https://wccftech.com/intel-core-ultra-200-arrow-lake-desktop-cpu-final-specs-leak-285k-265k-245k)

</div>

<div class="card-image">

[![](https://cdn.wccftech.com/wp-content/uploads/2024/05/Intel-Arrow-Lake-S-Desktop-CPUs-Core-Ultra-9-285K-Core-Ultra-7-265K-Core-Ultra-5-245K.jpg)](https://wccftech.com/intel-core-ultra-200-arrow-lake-desktop-cpu-final-specs-leak-285k-265k-245k)

</div>

Intel's Core Ultra 200 "Arrow Lake" Desktop CPU specifications have now
been finalized and we are just a month away from the official launch.

</div>

<div class="card">

<div class="card-title">

[Report: Intel Meteor Lake In Short Supply Due to Yield Issues, Intel
Runnin](https://www.anandtech.com/show/21497/report-intel-meteor-lake-in-short-supply-due-to-yield-issues-intel-running-hot-lots)

</div>

<div class="card-image">

[![](https://images.anandtech.com/doci/21497/MTL_rendition_white_678x452.jpg)](https://www.anandtech.com/show/21497/report-intel-meteor-lake-in-short-supply-due-to-yield-issues-intel-running-hot-lots)

</div>

</div>

<div class="card">

<div class="card-title">

[Surveying the Landscape of Smartphone
Processors](https://www.eetimes.com/surveying-the-landscape-of-smartphone-processors)

</div>

<div class="card-image">

[![](https://www.eetimes.com/wp-content/uploads/AdobeStock_285262550-e1722537170368.jpeg?w=640)](https://www.eetimes.com/surveying-the-landscape-of-smartphone-processors)

</div>

There are many chip partitioning and placement tradeoffs when comparing
top-tier smartphone processor designs.

</div>

<div class="card">

<div class="card-title">

[Zen 5’s 2-Ahead Branch Predictor Unit: How a 30 Year Old Idea Allows
for
Ne](https://chipsandcheese.com/2024/07/26/zen-5s-2-ahead-branch-predictor-unit-how-30-year-old-idea-allows-for-new-tricks)

</div>

<div class="card-image">

[![](https://substackcdn.com/image/fetch/w_1200,h_600,c_fill,f_jpg,q_auto:good,fl_progressive:steep,g_auto/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F8e6e8cab-5e3a-4080-a769-16f98d65184b_787x378.jpeg)](https://chipsandcheese.com/2024/07/26/zen-5s-2-ahead-branch-predictor-unit-how-30-year-old-idea-allows-for-new-tricks)

</div>

When I recently interviewed Mike Clark, he told me, “…you’ll see the
actual foundational lift play out in the future on Zen 6, even though it
was really Zen 5 that set the table for that.” And at that same Zen 5
architecture event, AMD’s Chief Technology Officer Mark Papermaster
said, “Zen 5 is a ground-up redesign of the Zen architecture,” which has
brought numerous and impactful changes to the design of the core.

</div>

<div class="card">

<div class="card-title">

[Testing AMD’s Bergamo: Zen 4c
Spam](https://chipsandcheese.com/2024/06/22/testing-amds-bergamo-zen-4c-spam)

</div>

<div class="card-image">

[![](https://substackcdn.com/image/fetch/w_1200,h_600,c_fill,f_jpg,q_auto:good,fl_progressive:steep,g_auto/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fd2653974-9583-43ae-bcdd-414c2bcaa43e_2557x1437.jpeg)](https://chipsandcheese.com/2024/06/22/testing-amds-bergamo-zen-4c-spam)

</div>

Server CPUs have pushed high core counts for a long time, though they
way they got high core counts has varied.

</div>

<div class="card">

<div class="card-title">

[Flow claims it can 100x any CPU’s power with its companion chip and
some
el](https://techcrunch.com/2024/06/11/flow-claims-it-can-100x-any-cpus-power-with-its-companion-chip-and-some-elbow-grease)

</div>

<div class="card-image">

[![](https://techcrunch.com/wp-content/uploads/2024/06/flow-computing-header.jpg?resize=1200,781)](https://techcrunch.com/2024/06/11/flow-claims-it-can-100x-any-cpus-power-with-its-companion-chip-and-some-elbow-grease)

</div>

A Finnish startup called Flow Computing is making one of the wildest
claims ever heard in silicon engineering: by adding its proprietary
companion chip,

</div>

<div class="card">

<div class="card-title">

[AMD announces 3nm EPYC Turin with 192 cores and 384 threads — 5.4X
faster
t](https://www.tomshardware.com/pc-components/cpus/amd-announces-3nm-epyc-turin-launching-with-192-cores-and-384-threads-in-second-half-of-2024-54x-faster-than-intel-xeon-in-ai-workload)

</div>

<div class="card-image">

[![](https://cdn.mos.cms.futurecdn.net/oJfZPLgfiNBSCgpSbVVES4-1200-80.jpg)](https://www.tomshardware.com/pc-components/cpus/amd-announces-3nm-epyc-turin-launching-with-192-cores-and-384-threads-in-second-half-of-2024-54x-faster-than-intel-xeon-in-ai-workload)

</div>

192 cores, 385 threads, socket compatibility. What's not to like?

</div>

<div class="card">

<div class="card-title">

[Half of Russian-Made Chips Are
Defective](https://hardware.slashdot.org/story/24/03/29/198209/half-of-russian-made-chips-are-defective)

</div>

<div class="card-image">

[![](https://a.fsdn.com/sd/topics/hardware_64.png)](https://hardware.slashdot.org/story/24/03/29/198209/half-of-russian-made-chips-are-defective)

</div>

Anton Shilov reports via Tom's Hardware: About half of the processors
packaged in Russia are defective. This has prompted Baikal Electronics,
a Russian processor developer, to expand the number of packaging
partners in the country, according to a report in Vedomosti, a
Russian-language business dai...

</div>

<div class="card">

<div class="card-title">

[“Downfall” bug affects years of Intel CPUs, can leak encryption keys
and
mo](https://arstechnica.com/information-technology/2023/08/data-leaking-downfall-bug-affects-six-generations-of-intel-pc-and-server-cpus)

</div>

<div class="card-image">

[![](https://cdn.arstechnica.net/wp-content/uploads/2023/08/DSC09738.jpg)](https://arstechnica.com/information-technology/2023/08/data-leaking-downfall-bug-affects-six-generations-of-intel-pc-and-server-cpus)

</div>

Researchers also disclosed a separate bug called “Inception” for newer
AMD CPUs.

</div>

<div class="card">

<div class="card-title">

[Downfall Attacks](https://downfall.page)

</div>

<div class="card-image">

[![](https://downfall.page/images/share.png)](https://downfall.page)

</div>

Downfall attacks targets a critical weakness found in billions of modern
processors used in personal and cloud computers.

</div>

<div class="card">

<div class="card-title">

[Calculate Computational Efficiency of Deep Learning Models with FLOPs
and
M](https://www.kdnuggets.com/2023/06/calculate-computational-efficiency-deep-learning-models-flops-macs.html)

</div>

<div class="card-image">

[![](https://www.kdnuggets.com/wp-content/uploads/li_calculate_computational_efficiency_deep_learning_models_flops_macs_2.png)](https://www.kdnuggets.com/2023/06/calculate-computational-efficiency-deep-learning-models-flops-macs.html)

</div>

In this article we will learn about its definition, differences and how
to calculate FLOPs and MACs using Python packages.

</div>

<div class="card">

<div class="card-title">

[Gallery of Processor Cache
Effects](http://igoro.com/archive/gallery-of-processor-cache-effects)

</div>

</div>

<div class="card">

<div class="card-title">

[Kryo: Qualcomm’s Last In-House Mobile
Core](https://chipsandcheese.com/2023/07/12/kryo-qualcomms-last-in-house-mobile-core)

</div>

<div class="card-image">

[![](https://substackcdn.com/image/fetch/w_1200,h_600,c_fill,f_jpg,q_auto:good,fl_progressive:steep,g_auto/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fff6107e1-e212-4d6f-b7d1-ea376ee6dc8d_547x513.png)](https://chipsandcheese.com/2023/07/12/kryo-qualcomms-last-in-house-mobile-core)

</div>

CPU design is hard.

</div>

<div class="card">

<div class="card-title">

[AI Server Cost Analysis – Memory Is The Biggest
Loser](https://www.semianalysis.com/p/ai-server-cost-analysis-memory-is)

</div>

<div class="card-image">

[![](https://substackcdn.com/image/fetch/w_1200,h_600,c_fill,f_jpg,q_auto:good,fl_progressive:steep,g_auto/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F3f05107e-aad1-4b2d-922c-ddbcafb39085_1252x704.jpeg)](https://www.semianalysis.com/p/ai-server-cost-analysis-memory-is)

</div>

Micron \$MU looks very weak in AI

</div>

<div class="card">

<div class="card-title">

[Intel Is All-In on Back-Side Power
Delivery](https://spectrum.ieee.org/backside-power-delivery)

</div>

<div class="card-image">

[![](https://spectrum.ieee.org/media-library/grey-blocks-the-sizes-of-which-decrease-toward-a-thin-horizontal-white-line-and-then-increase-again-toward-the-top-of-the-image.jpg?id=33959767&width=1200&height=600&coordinates=0%2C155%2C0%2C155)](https://spectrum.ieee.org/backside-power-delivery)

</div>

The company’s PowerVia interconnect tech demonstrated a 6 percent
performance gain

</div>

<div class="card">

<div class="card-title">

[The Case for Running AI on CPUs Isn’t Dead
Yet](https://spectrum.ieee.org/ai-cpu)

</div>

<div class="card-image">

[![](https://spectrum.ieee.org/media-library/an-intel-xeon-processor-on-a-black-backdrop-the-processor-is-shown-from-both-above-and-below-displaying-the-thousands-of-conta.jpg?id=33743986&width=1200&height=600&coordinates=0%2C698%2C0%2C698)](https://spectrum.ieee.org/ai-cpu)

</div>

GPUs may dominate, but CPUs could be perfect for smaller AI models

</div>

<div class="card">

<div class="card-title">

[ARM’s Cortex A53: Tiny But
Important](https://chipsandcheese.com/2023/05/28/arms-cortex-a53-tiny-but-important)

</div>

<div class="card-image">

[![](https://substackcdn.com/image/fetch/w_1200,h_600,c_fill,f_jpg,q_auto:good,fl_progressive:steep,g_auto/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F8839954c-4c99-4bd9-8d93-f6f84ab8dfc4_1375x1440.jpeg)](https://chipsandcheese.com/2023/05/28/arms-cortex-a53-tiny-but-important)

</div>

Tech enthusiasts probably know ARM as a company that develops reasonably
performant CPU architectures with a focus on power efficiency.

</div>

<div class="card">

<div class="card-title">

[Intel CPU Die Topology - by Jason Rahman - Delayed
Branch](https://jprahman.substack.com/p/intel-cpu-die-topology)

</div>

<div class="card-image">

[![](https://substackcdn.com/image/fetch/w_1200,h_600,c_fill,f_jpg,q_auto:good,fl_progressive:steep,g_auto/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F637189f3-ab80-4abf-b8b7-7251cc96a96d_677x438.jpeg)](https://jprahman.substack.com/p/intel-cpu-die-topology)

</div>

Over the past 10-15 years, per-core throughput increases have slowed,
and in response CPU designers have scaled up core counts and socket
counts to continue increasing performance across generations of new CPU
models.

</div>

<div class="card">

<div class="card-title">

[Reverse-engineering the division microcode in the Intel 8086
processor](http://www.righto.com/2023/04/reverse-engineering-8086-divide-microcode.html?m=1)

</div>

<div class="card-image">

[![](https://static.righto.com/images/8086-div/die-labeled-w600.jpg)](http://www.righto.com/2023/04/reverse-engineering-8086-divide-microcode.html?m=1)

</div>

While programmers today take division for granted, most microprocessors
in the 1970s could only add and subtract — division required a sl...

</div>

<div class="card">

<div class="card-title">

[Hacker News](https://arxiv.org/abs/2304.02410)

</div>

<div class="card-image">

[![](https://arxiv.org/static/browse/0.3.4/images/arxiv-logo-fb.png)](https://arxiv.org/abs/2304.02410)

</div>

While microprocessors are used in various applications, they are
precluded from the use in high-energy physics applications due to the
harsh radiation present. To overcome this limitation a...

</div>

<div class="card">

<div class="card-title">

[Interconnect Under the Spotlight as Core Counts Accelerate -
SemiWiki](https://semiwiki.com/artificial-intelligence/326727-interconnect-under-the-spotlight-as-core-counts-accelerate)

</div>

<div class="card-image">

[![](https://semiwiki.com/wp-content/uploads/2023/03/Core-counts-min.png)](https://semiwiki.com/artificial-intelligence/326727-interconnect-under-the-spotlight-as-core-counts-accelerate)

</div>

In the march to more capable, faster, smaller, and lower…

</div>

<div class="card">

<div class="card-title">

[Why AI Inference Will Remain Largely On The
CPU](https://www.nextplatform.com/2023/04/05/why-ai-inference-will-remain-largely-on-the-cpu)

</div>

<div class="card-image">

[![](https://www.nextplatform.com/wp-content/uploads/2023/01/intel-sapphire-rapids-logo-4-1.jpg)](https://www.nextplatform.com/2023/04/05/why-ai-inference-will-remain-largely-on-the-cpu)

</div>

Sponsored Feature: Training an AI model takes an enormous amount of
compute capacity coupled with high bandwidth memory. Because the model
training can be

</div>

<div class="card">

<div class="card-title">

[RISC-V In The Datacenter Is No Risky
Proposition](https://www.nextplatform.com/2023/04/04/risc-v-in-the-datacenter-is-no-risky-proposition)

</div>

<div class="card-image">

[![](https://www.nextplatform.com/wp-content/uploads/2023/02/ventana-square_chip_1-logo-1024x1024.png)](https://www.nextplatform.com/2023/04/04/risc-v-in-the-datacenter-is-no-risky-proposition)

</div>

It was only a matter of time, perhaps, but the skyrocketing costs of
designing chips is colliding with the ever-increasing need for
performance,

</div>

<div class="card">

<div class="card-title">

[China’s flagship CPU designer puts on a brave face amid US
sanctions](https://www.scmp.com/tech/tech-war/article/3213889/tech-war-chinas-flagship-cpu-designer-loongson-puts-brave-face-amid-us-sanctions)

</div>

<div class="card-image">

[![](https://cdn.i-scmp.com/sites/default/files/styles/og_image_scmp_generic/public/d8/images/canvas/2023/03/17/3e4c349f-6c36-4dc1-a3de-16cf9a8e577a_e8716a81.jpg?itok=PLISNiPp&v=1679040321)](https://www.scmp.com/tech/tech-war/article/3213889/tech-war-chinas-flagship-cpu-designer-loongson-puts-brave-face-amid-us-sanctions)

</div>

Chinese chip designer Loongson, which has tried to reduce the country’s
reliance on Intel and AMD, is developing its own general-purpose GPU
despite being added to a US trade blacklist.

</div>

<div class="card">

<div class="card-title">

[Make your sklearn models up to 100 times
faster](https://towardsdatascience.com/make-your-sklearn-models-up-to-100-times-faster-563bb682665e)

</div>

<div class="card-image">

[![](https://miro.medium.com/v2/da:true/resize:fit:1200/0*3NdUqlF9rHYGLHYb)](https://towardsdatascience.com/make-your-sklearn-models-up-to-100-times-faster-563bb682665e)

</div>

How to considerable reduce training time changing only 1 line of code

</div>

<div class="card">

<div class="card-title">

[The basics of Arm64 Assembly - by Diego
Crespo](https://www.deusinmachina.net/p/the-basics-of-arm64-assembly)

</div>

<div class="card-image">

[![](https://substackcdn.com/image/fetch/w_1200,h_600,c_fill,f_jpg,q_auto:good,fl_progressive:steep,g_auto/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F86a962e7-d536-4195-873f-2da23bf5a682_1280x720.jpeg)](https://www.deusinmachina.net/p/the-basics-of-arm64-assembly)

</div>

Just one instruction at a time!

</div>

<div class="card">

<div class="card-title">

[Google increases server life to six years, will save billions of
dollars](https://www.datacenterdynamics.com/en/news/google-increases-server-life-to-six-years-will-save-billions-of-dollars)

</div>

<div class="card-image">

[![](https://media.datacenterdynamics.com/media/images/Google_TPU_3.0.2e16d0ba.fill-1200x630.jpg)](https://www.datacenterdynamics.com/en/news/google-increases-server-life-to-six-years-will-save-billions-of-dollars)

</div>

While Meta ups to five years

</div>

<div class="card">

<div class="card-title">

[More CPU Cores Isn’t Always Better, Especially In
HPC](https://www.nextplatform.com/2023/01/19/more-cpu-cores-isnt-always-better-especially-in-hpc)

</div>

<div class="card-image">

[![](https://www.nextplatform.com/wp-content/uploads/2023/01/sea-of-cores-logo-1024x1024.jpg)](https://www.nextplatform.com/2023/01/19/more-cpu-cores-isnt-always-better-especially-in-hpc)

</div>

If a few cores are good, then a lot of cores ought to be better. But
when it comes to HPC this isn’t always the case, despite what the Top500
ranking –

</div>

<div class="card">

<div class="card-title">

[Inside the 8086 processor's instruction prefetch
circuitry](http://www.righto.com/2023/01/inside-8086-processors-instruction.html?m=1)

</div>

<div class="card-image">

[![](https://static.righto.com/images/8086-prefetch/die-labeled-w600.jpg)](http://www.righto.com/2023/01/inside-8086-processors-instruction.html?m=1)

</div>

The groundbreaking 8086 microprocessor was introduced by Intel in 1978
and led to the x86 architecture that still dominates desktop and se...

</div>

<div class="card">

<div class="card-title">

<https://squeaky.ai/blog/development/how-switching-to-aws-graviton-slashed-our-infrastructure-bill-by-35-percent>

</div>

</div>

<div class="card">

<div class="card-title">

[Four Cornerstones of CPU
Performance.](https://easyperf.net/blog/2022/10/17/Four-Cornerstones-of-CPU-Performance)

</div>

</div>

<div class="card">

<div class="card-title">

[Monolithic Sapphire
Rapids](https://www.angstronomics.com/p/monolithic-sapphire-rapids?action=share&isFreemail=true&publication_id=897746)

</div>

<div class="card-image">

[![](https://substackcdn.com/image/fetch/w_1200,h_600,c_fill,f_jpg,q_auto:good,fl_progressive:steep,g_auto/https%3A%2F%2Fbucketeer-e05bbc84-baa3-437e-9518-adb32be77984.s3.amazonaws.com%2Fpublic%2Fimages%2F6c507d69-90d5-4c8a-ab7d-a54e2431c9cb_1920x1440.jpeg)](https://www.angstronomics.com/p/monolithic-sapphire-rapids?action=share&isFreemail=true&publication_id=897746)

</div>

Absolute Reticle Limit

</div>

<div class="card">

<div class="card-title">

[Performance Benefits of Using Huge Pages for Code. \|
Easyperf](https://easyperf.net/blog/2022/09/01/Utilizing-Huge-Pages-For-Code)

</div>

</div>

<div class="card">

<div class="card-title">

[Use One Big Server - Speculative
Branches](https://specbranch.com/posts/one-big-server)

</div>

</div>

<div class="card">

<div class="card-title">

[New working speculative execution attack sends Intel and AMD
scrambling](https://arstechnica.com/information-technology/2022/07/intel-and-amd-cpus-vulnerable-to-a-new-speculative-execution-attack)

</div>

<div class="card-image">

[![](https://cdn.arstechnica.net/wp-content/uploads/2022/06/cpu.jpeg)](https://arstechnica.com/information-technology/2022/07/intel-and-amd-cpus-vulnerable-to-a-new-speculative-execution-attack)

</div>

Both companies are rolling out mitigations, but they add overhead of 12
to 28 percent.

</div>

<div class="card">

<div class="card-title">

[A new vulnerability in Intel and AMD CPUs lets hackers steal encryption
keys](https://arstechnica.com/information-technology/2022/06/researchers-exploit-new-intel-and-amd-cpu-flaw-to-steal-encryption-keys)

</div>

<div class="card-image">

[![](https://cdn.arstechnica.net/wp-content/uploads/2022/06/cpu.jpeg)](https://arstechnica.com/information-technology/2022/06/researchers-exploit-new-intel-and-amd-cpu-flaw-to-steal-encryption-keys)

</div>

Hertzbleed attack targets power-conservation feature found on virtually
all modern CPUs.

</div>

<div class="card">

<div class="card-title">

[HPC-oriented Latency Numbers Every Programmer Should
Know](https://gist.github.com/eshelman/343a1c46cb3fba142c1afdcdeec17646)

</div>

<div class="card-image">

[![](https://github.githubassets.com/assets/gist-og-image-54fd7dc0713e.png)](https://gist.github.com/eshelman/343a1c46cb3fba142c1afdcdeec17646)

</div>

HPC-oriented Latency Numbers Every Programmer Should Know · GitHub

</div>

<div class="card">

<div class="card-title">

[5.5 mm in 1.25 nanoseconds \| Random ASCII – tech blog of Bruce
Dawson](https://randomascii.wordpress.com/2022/01/12/5-5-mm-in-1-25-nanoseconds)

</div>

<div class="card-image">

[![](https://randomascii.wordpress.com/wp-content/uploads/2022/01/pxl_20220111_000923865-copy_thumb.jpg)](https://randomascii.wordpress.com/2022/01/12/5-5-mm-in-1-25-nanoseconds)

</div>

In 2004 I was working for Microsoft in the Xbox group, and a new console
was being created. I got a copy of the detailed descriptions of the Xbox
360 CPU and I read it through multiple times and su…

</div>

<div class="card">

<div class="card-title">

[Top-Down performance analysis methodology. \|
Easyperf](https://easyperf.net/blog/2019/02/09/Top-Down-performance-analysis-methodology)

</div>

</div>

<div class="card">

<div class="card-title">

[You Won’t Believe This One Weird CPU Instruction! - Vaibhav
Sagar](https://vaibhavsagar.com/blog/2019/09/08/popcount)

</div>

</div>

<div class="card">

<div class="card-title">

[larsbrinkhoff/awesome-cpus: All CPU and MCU documentation in one
place](https://github.com/larsbrinkhoff/awesome-cpus)

</div>

<div class="card-image">

[![](https://opengraph.githubassets.com/978e83bb34c4676bcbcf16a97506783a11787ab6f6fbd3429d4e1bf869112a97/larsbrinkhoff/awesome-cpus)](https://github.com/larsbrinkhoff/awesome-cpus)

</div>

All CPU and MCU documentation in one place.

</div>

<div class="card">

<div class="card-title">

[How FPGAs Can Take On GPUs And Knights
Landing](https://www.nextplatform.com/2016/03/17/fpgas-can-take-gpus-knights-landing)

</div>

<div class="card-image">

[![](https://www.nextplatform.com/wp-content/uploads/2016/02/nallatech-t510-bw.jpg)](https://www.nextplatform.com/2016/03/17/fpgas-can-take-gpus-knights-landing)

</div>

Nallatech doesn't make FPGAs, but it does have several decades of
experience turning FPGAs into devices and systems that companies can
deploy to solve

</div>

<div class="card">

<div class="card-title">

[Analysis and Comparison of Performance and Power Consumption of Neural
Netw](https://hgpu.org/?p=25937)

</div>

<div class="card-image">

[![](https://hgpu.org/img/social-logo.png)](https://hgpu.org/?p=25937)

</div>

In this work, we analyze the performance of neural networks on a variety
of heterogenous platforms. We strive to find the best platform in terms
of raw benchmark performance, performance per watt a…

</div>

<div class="card">

<div class="card-title">

[The Story of the IBM Pentium 4 64-bit CPU \| The CPU Shack
Museum](http://www.cpushack.com/2019/10/01/the-story-of-the-ibm-pentium-4-64-bit-cpu)

</div>

</div>

<div class="card">

<div class="card-title">

[Intel Processor Trace Part4. Better profiling experience. \|
Easyperf](https://easyperf.net/blog/2019/09/13/Intel-PT-part4)

</div>

</div>

<div class="card">

<div class="card-title">

[Asplos 17 cam](http://rakeshk.crhc.illinois.edu/asplos_17_cam.pdf)

</div>

</div>

<div class="card">

<div class="card-title">

[Intel Processor Trace Part3. Analyzing performance glitches. \|
Easyperf](https://easyperf.net/blog/2019/09/06/Intel-PT-part3)

</div>

</div>

<div class="card">

<div class="card-title">

[Domain-Specific Hardware Accelerators – Communications of the
ACM](https://cacm.acm.org/magazines/2020/7/245701-domain-specific-hardware-accelerators/fulltext#R24)

</div>

</div>

<div class="card">

<div class="card-title">

[Sushi Roll: A CPU research kernel with minimal noise for cycle-by-cycle
micro-architectural
introspection](https://gamozolabs.github.io/metrology/2019/08/19/sushi_roll.html?r=1)

</div>

Twitter

</div>

<div class="card">

<div class="card-title">

[Precise timing of machine code with Linux perf. \|
Easyperf](https://easyperf.net/blog/2019/04/03/Precise-timing-of-machine-code-with-Linux-perf)

</div>

</div>

<div class="card">

<div class="card-title">

[Getting started with bare-metal
assembly](https://johv.dk/blog/bare-metal-assembly-tutorial.html)

</div>

</div>

<div class="card">

<div class="card-title">

[Microarchitecture](https://www.agner.org/optimize/microarchitecture.pdf)

</div>

</div>

<div class="card">

<div class="card-title">

[For Better Computing, Liberate CPUs From Garbage
Collection](https://spectrum.ieee.org/tech-talk/computing/hardware/this-little-device-relieves-a-cpu-from-its-garbage-collection-duties#.XNbK0CPadCg.pocket)

</div>

<div class="card-image">

[![](https://spectrum.ieee.org/media-library/illustration-of-a-cpu-chained-to-a-garbage-can-and-the-chain-is-broken.jpg?id=25588611&width=1200&height=600&coordinates=0%2C63%2C0%2C63)](https://spectrum.ieee.org/tech-talk/computing/hardware/this-little-device-relieves-a-cpu-from-its-garbage-collection-duties#.XNbK0CPadCg.pocket)

</div>

An accelerator unit improves both the performance and efficiency of a
system by taking over one simple task

</div>

<div class="card">

<div class="card-title">

[openhwgroup/cva6: The CORE-V CVA6 is an Application class 6-stage
RISC-V CPU capable of booting
Linux](https://github.com/pulp-platform/ariane)

</div>

<div class="card-image">

[![](https://opengraph.githubassets.com/f8758c88608ca07d85d6ecc7bad65b2c19fdcb03ffff3e784071d3b31be36fb2/openhwgroup/cva6)](https://github.com/pulp-platform/ariane)

</div>

The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of
booting Linux - openhwgroup/cva6

</div>

<div class="card">

<div class="card-title">

[cirosantilli/x86-bare-metal-examples: Dozens of minimal operating
systems to learn x86 system programming. Tested on Ubuntu 17.10 host in
QEMU 2.10 and real hardware. Userland cheat at:
https://github.com/cirosantilli/linux-kernel-module-cheat#userland-assembly
ARM baremetal setup at:
https://github.com/cirosantilli/linux-kernel-module-cheat#baremetal-setup
学习x86系统编程的数十个最小操作系统。 已在QEMU 2.10中的Ubuntu
17.10主机和真实硬件上进行了测试。
Userland作弊网址：https：//github.com/cirosantilli/linux-kernel-module-cheat#userland-assembly
ARM裸机安装程序位于：https：//github.com/cirosantilli/linux-kernel-module-cheat#baremetal-
设置
21世纪新政宣言（2020年4月5曰笫四次修改稿)（2020年6月19曰第七次修改，以下“【】”内文字为非正文内容的说明）20世纪苏联的消亡和东欧的大变革，使这21世纪初的现中国大陆成为世界关注的最主要焦点和影响新世纪文明发展的关键。特别是大陆这些年对外意识形态渗透，震撼整个世界。美中贸易战实际已打响人类意识形态领域最后的冷战，海峡两岸关系恶化，香港不断的百万人游行，南海邻国关系紧张。大陆经济急速下滑衰退，内外矛盾激化高端深感前所未有的生存危机。包括中共上下在内的几乎所有人都很清楚，大陆已到非政治体制改革而不可的时候了，大变革将是民意世潮下的必然结局。中国大陆内外即全球正合力促成这人口第一大国的大变革，这也为中国开创新政提供了一次最佳机会。综合各政体和各国现实，绝大多数国家改革选择了西方民主政体，但其固有的越来越明显的缺陷已成为有人攻击、拒绝或怀疑的理由。这也是近年来西方国家出现了宽容那必将灭亡...](https://github.com/cirosantilli/x86-bare-metal-examples)

</div>

<div class="card-image">

[![](https://opengraph.githubassets.com/5b8736127396e70a3bb8b42367b19533b796a21a59e6a6cd2ca57a2651c0e1e6/cirosantilli/x86-bare-metal-examples)](https://github.com/cirosantilli/x86-bare-metal-examples)

</div>

Dozens of minimal operating systems to learn x86 system programming.
Tested on Ubuntu 17.10 host in QEMU 2.10 and real hardware. Userland
cheat at: https://github.com/cirosantilli/linux-kernel-modu...

</div>

<div class="card">

<div class="card-title">

[Eecs 2016
1](https://people.eecs.berkeley.edu/~krste/papers/EECS-2016-1.pdf)

</div>

</div>

<div class="card">

<div class="card-title">

[To reinvent the
processor](https://medium.com/@veedrac/to-reinvent-the-processor-671139a4a034)

</div>

<div class="card-image">

[![](https://miro.medium.com/v2/resize:fit:1000/1*GfQGVmWUWuOerJ2dQAkQsg.png)](https://medium.com/@veedrac/to-reinvent-the-processor-671139a4a034)

</div>

A detailed, critical, technical essay on upcoming CPU architectures.

</div>

<div class="card">

<div class="card-title">

[1804](https://arxiv.org/pdf/1804.06826.pdf)

</div>

</div>

<div class="card">

<div class="card-title">

[Software optimization resources. C++ and assembly. Windows, Linux, BSD,
Mac OS X](https://www.agner.org/optimize)

</div>

Software optimization manuals for C++ and assembly code. Intel and AMD
x86 microprocessors. Windows, Linux, BSD, Mac OS X. 16, 32 and 64 bit
systems. Detailed descriptions of microarchitectures.

</div>

<div class="card">

<div class="card-title">

[Estimating branch probability using Intel LBR feature. \|
Easyperf](https://easyperf.net/blog/2019/05/06/Estimating-branch-probability)

</div>

</div>

<div class="card">

<div class="card-title">

[How does tomasulos algorithm
work](https://chipress.co/2019/03/31/how-does-tomasulos-algorithm-work)

</div>

</div>

<div class="card">

<div class="card-title">

[Does an AMD Chiplet Have a Core Count
Limit?](https://www.anandtech.com/show/16930/does-an-amd-chiplet-have-a-core-count-limit)

</div>

<div class="card-image">

[![](https://images.anandtech.com/doci/16930/1068852593%20-%20WM_678x452.jpg)](https://www.anandtech.com/show/16930/does-an-amd-chiplet-have-a-core-count-limit)

</div>

</div>

<div class="card">

<div class="card-title">

[Did IBM Just Preview The Future of
Caches?](https://www.anandtech.com/show/16924/did-ibm-just-preview-the-future-of-caches)

</div>

<div class="card-image">

[![](https://images.anandtech.com/doci/16924/IBM%20Telum%2021x9_678x452.jpg)](https://www.anandtech.com/show/16924/did-ibm-just-preview-the-future-of-caches)

</div>

</div>

<div class="card">

<div class="card-title">

[Gutting Decades Of Architecture To Build A New Kind Of
Processor](https://www.nextplatform.com/2021/07/12/gutting-decades-of-architecture-to-build-a-new-kind-of-processor)

</div>

<div class="card-image">

[![](https://www.nextplatform.com/wp-content/uploads/2021/02/semiconductor_chip_djfks9.jpg)](https://www.nextplatform.com/2021/07/12/gutting-decades-of-architecture-to-build-a-new-kind-of-processor)

</div>

There are some features in any architecture that are essential,
foundational, and non-negotiable. Right up to the moment that some
clever architect shows

</div>

<div class="card">

<div class="card-title">

[AMD 3D Stacks SRAM
Bumplessly](https://fuse.wikichip.org/news/5531/amd-3d-stacks-sram-bumplessly)

</div>

<div class="card-image">

[![](https://fuse.wikichip.org/wp-content/uploads/2021/06/v-cache-header.png)](https://fuse.wikichip.org/news/5531/amd-3d-stacks-sram-bumplessly)

</div>

AMD recently unveiled 3D V-Cache, their first 3D-stacked
technology-based product. Leapfrogging contemporary 3D bonding
technologies, AMD jumped directly into advanced packaging with direct
bonding and an order of magnitude higher wire density.

</div>

<div class="card">

<div class="card-title">

[Intel: AMD Threat Is Finished
(NASDAQ:INTC)](https://seekingalpha.com/article/4433617-intel-amd-threat-is-finished)

</div>

<div class="card-image">

[![](https://static.seekingalpha.com/cdn/s3/uploads/getty_images/1002010996/image_1002010996.jpg?io=getty-c-w1536)](https://seekingalpha.com/article/4433617-intel-amd-threat-is-finished)

</div>

Although competition from Arm is increasing, AMD remains Intel’s biggest
competitor, as concerns of losing market share weigh on Intel’s
valuation.

</div>

<div class="card">

<div class="card-title">

[New 'Morpheus' CPU Design Defeats Hundreds of Hackers in DARPA Tests -
Extr](https://www.extremetech.com/computing/323107-new-morpheus-cpu-design-defeats-hundreds-of-hackers-in-darpa-tests)

</div>

<div class="card-image">

[![](https://i.extremetech.com/imagery/content-types/06yJ6MX4ZSvTlsS6Zxn7ebh/hero-image.fill.size_1200x675.jpg)](https://www.extremetech.com/computing/323107-new-morpheus-cpu-design-defeats-hundreds-of-hackers-in-darpa-tests)

</div>

A new CPU design has won accolades for defeating the hacking efforts of
nearly 600 experts during a DARPA challenge. Its approach could help us
close side-channel vulnerabilities in the future.

</div>

<div class="card">

<div class="card-title">

[Apple's M1 Positioning Mocks the Entire x86 Business
Model](https://www.extremetech.com/computing/322120-apples-m1-positioning-mocks-every-x86-cpu-amd-and-intel-have-ever-launched)

</div>

<div class="card-image">

[![](https://i.extremetech.com/imagery/content-types/07y8rVaCXLLmgvZrDLR8qcc/hero-image.fill.size_1200x675.jpg)](https://www.extremetech.com/computing/322120-apples-m1-positioning-mocks-every-x86-cpu-amd-and-intel-have-ever-launched)

</div>

Apple is positioning its M1 quite differently from any CPU Intel or AMD
has released. The long-term impact on the PC market could be
significant.

</div>

<div class="card">

<div class="card-title">

[Sapphire Rapids CPU Leak: Up to 56 Cores, 64GB of Onboard
HBM2](https://www.extremetech.com/computing/321658-sapphire-rapids-cpu-leak-up-to-56-cores-64gb-of-onboard-hbm2)

</div>

<div class="card-image">

[![](https://i.extremetech.com/imagery/content-types/07zI5HXgv0QhKowK8q7KJaf/hero-image.fill.size_1200x675.jpg)](https://www.extremetech.com/computing/321658-sapphire-rapids-cpu-leak-up-to-56-cores-64gb-of-onboard-hbm2)

</div>

Sapphire Rapids, Intel's next server architecture, looks like a large
leap over the just-launched Ice Lake SP.

</div>

<div class="card">

<div class="card-title">

[CPU-based algorithm trains deep neural nets up to 15 times faster than
top](https://techxplore.com/news/2021-04-rice-intel-optimize-ai-commodity.html)

</div>

<div class="card-image">

[![](https://scx2.b-cdn.net/gfx/news/2021/riceintelopt.jpg)](https://techxplore.com/news/2021-04-rice-intel-optimize-ai-commodity.html)

</div>

Rice University computer scientists have demonstrated artificial
intelligence (AI) software that runs on commodity processors and trains
deep neural networks 15 times faster than platforms based on graphics
...

</div>

<div class="card">

<div class="card-title">

[The MIPS R4000, part 9: Stupid branch delay slot
tricks](https://devblogs.microsoft.com/oldnewthing/20180412-00?p=98495)

</div>

<div class="card-image">

[![](https://devblogs.microsoft.com/oldnewthing/wp-content/uploads/sites/38/2019/02/ShowCover.jpg)](https://devblogs.microsoft.com/oldnewthing/20180412-00?p=98495)

</div>

Technically legal, but strange.

</div>

<div class="card">

<div class="card-title">

[Deep Dive Into AMD’s “Milan” Epyc 7003
Architecture](https://www.nextplatform.com/2021/03/26/deep-dive-into-amds-milan-epyc-7003-architecture)

</div>

<div class="card-image">

[![](https://www.nextplatform.com/wp-content/uploads/2021/03/amd-milan-epyc-logo-2.jpg)](https://www.nextplatform.com/2021/03/26/deep-dive-into-amds-milan-epyc-7003-architecture)

</div>

The “Milan” Epyc 7003 processors, the third generation of AMD’s
revitalized server CPUs, is now in the field, and we await the entry of
the “Ice Lake”

</div>

<div class="card">

<div class="card-title">

[The Rise, Fall and Revival of AMD
(2020)](https://www.techspot.com/article/2043-amd-rise-fall-revival-history)

</div>

<div class="card-image">

[![](https://www.techspot.com/articles-info/2043/images/2020-06-29-image.jpg)](https://www.techspot.com/article/2043-amd-rise-fall-revival-history)

</div>

AMD is one of the oldest designers of large scale microprocessors and
has been the subject of polarizing debate among technology enthusiasts
for nearly 50 years. Its...

</div>

<div class="card">

<div class="card-title">

[The Third Time Charm Of AMD’s Milan Epyc
Processors](http://www.nextplatform.com/2021/03/15/the-third-time-charm-of-amds-milan-epyc-processors)

</div>

<div class="card-image">

[![](https://www.nextplatform.com/wp-content/uploads/2021/03/amd-milan-epyc-logo.jpg)](http://www.nextplatform.com/2021/03/15/the-third-time-charm-of-amds-milan-epyc-processors)

</div>

With every passing year, as AMD first talked about its plans to re-enter
the server processor arena and give Intel some real, much needed, and
very direct

</div>

<div class="card">

<div class="card-title">

[AMD's Reliance on TSMC Isn't Harming the Company's Growth Prospects -
Extre](https://www.extremetech.com/computing/319929-amds-reliance-on-tsmc-isnt-harming-the-companys-growth-prospects)

</div>

<div class="card-image">

[![](https://i.extremetech.com/imagery/content-types/04BMWECKeaN45s7opQOAGkc/hero-image.fill.size_1200x675.jpg)](https://www.extremetech.com/computing/319929-amds-reliance-on-tsmc-isnt-harming-the-companys-growth-prospects)

</div>

</div>

<div class="card">

<div class="card-title">

[Intel Processor Names, Numbers and Generation
List](https://www.intel.com/content/www/us/en/processors/processor-numbers.html)

</div>

<div class="card-image">

[![](https://www.intel.com/content/dam/www/central-libraries/us/en/images/2023-10/badges-mtl-raptor-lake-refresh.png)](https://www.intel.com/content/www/us/en/processors/processor-numbers.html)

</div>

Understanding Intel® processor names and numbers helps identify the best
laptop, desktop, or mobile device CPU for your computing needs.

</div>

<div class="card">

<div class="card-title">

[Threadripper 3990X: The Quest To Compile 1 BILLION Lines Of C++ On 64
Cores](https://blogs.embarcadero.com/threadripper-3990x-the-quest-to-compile-1-billion-lines-of-c-on-64-cores)

</div>

<div class="card-image">

[![](https://blogs.embarcadero.com/wp-content/uploads/2021/02/3990xthreadripper-7589456.png)](https://blogs.embarcadero.com/threadripper-3990x-the-quest-to-compile-1-billion-lines-of-c-on-64-cores)

</div>

</div>

<div class="card">

<div class="card-title">

[Intel Core i9-10850K Review: The Real Intel
Flagship](https://www.anandtech.com/show/16341/intel-core-i9-10850k-review-the-real-intel-flagship)

</div>

<div class="card-image">

[![](https://images.anandtech.com/doci/16341/Carou1_678x452.jpg)](https://www.anandtech.com/show/16341/intel-core-i9-10850k-review-the-real-intel-flagship)

</div>

</div>

<div class="card">

<div class="card-title">

[Use \`nproc\` and not grep
/proc/cpuinfo](https://www.flamingspork.com/blog/2020/11/25/why-you-should-use-nproc-and-not-grep-proc-cpuinfo)

</div>

<div class="card-image">

[![](https://s0.wp.com/i/blank.jpg)](https://www.flamingspork.com/blog/2020/11/25/why-you-should-use-nproc-and-not-grep-proc-cpuinfo)

</div>

There’s something really quite subtle about how the nproc utility from
GNU coreutils works. If you look at the man page, it’s even the very
first sentence: Print the number of processin…

</div>

<div class="card">

<div class="card-title">

[How Debuggers Work: Getting and Setting x86
Registers](https://www.moritz.systems/blog/how-debuggers-work-getting-and-setting-x86-registers-part-1)

</div>

In this article, I would like to shortly describe the methods used to
dump and restore the different kinds of registers on 32-bit and 64-bit
x86 CPUs. The first part will focus on General Purpose Registers, Debug
Registers and Floating-Point Registers up to the XMM registers provided
by the SSE extension. I will explain how their values can be obtained
via the ptrace(2) interface.

</div>

<div class="card">

<div class="card-title">

[TamaGo - bare metal Go for ARM
SoCs](https://github.com/f-secure-foundry/tamago)

</div>

<div class="card-image">

[![](https://opengraph.githubassets.com/397a1cd1269ffb6b215a2a380d6d7b081d43cad542ec8559c11b90ed344102ae/usbarmory/tamago)](https://github.com/f-secure-foundry/tamago)

</div>

TamaGo - ARM/RISC-V bare metal Go.

</div>

<div class="card">

<div class="card-title">

[Performance analysis & tuning on modern CPU - DEV Community
?‍??‍?](https://dev.to/dendibakh/performance-analysis-tuning-on-modern-cpu-3057)

</div>

<div class="card-image">

[![](https://media.dev.to/dynamic/image/width=1000,height=500,fit=cover,gravity=auto,format=auto/https%3A%2F%2Fthepracticaldev.s3.amazonaws.com%2Fi%2Fxfs6ng0a2aacwizvqgq7.jpg)](https://dev.to/dendibakh/performance-analysis-tuning-on-modern-cpu-3057)

</div>

They say "performance is king'... It was true a decade ago and it
certainly is now. With more and mor...

</div>

<div class="card">

<div class="card-title">

[An ex-ARM engineer critiques
RISC-V](https://gist.github.com/erincandescent/8a10eeeea1918ee4f9d9982f7618ef68)

</div>

<div class="card-image">

[![](https://github.githubassets.com/assets/gist-og-image-54fd7dc0713e.png)](https://gist.github.com/erincandescent/8a10eeeea1918ee4f9d9982f7618ef68)

</div>

RISC-V.md · GitHub

</div>

<div class="card">

<div class="card-title">

[Optimizing 128-bit
Division](https://danlark.org/2020/06/14/128-bit-division)

</div>

<div class="card-image">

[![](https://danlark.org/wp-content/uploads/2020/06/d2elnjfdkne.png)](https://danlark.org/2020/06/14/128-bit-division)

</div>

When it comes to hashing, sometimes 64 bit is not enough, for example,
because of birthday paradox — the hacker can iterate through random
\$latex 2^{32}\$ entities and it can be proven that wi…

</div>

<div class="card">

<div class="card-title">

[x86 instruction
listings](https://en.wikipedia.org/wiki/X86_instruction_listings)

</div>

The x86 instruction set refers to the set of instructions that
x86-compatible microprocessors support. The instructions are usually
part of an executable program, often stored as a computer file and
executed on the processor.

</div>

<div class="card">

<div class="card-title">

[Fujitsu Begins Shipping Supercomputer Fugaku - Fujitsu
Global](https://www.fujitsu.com/global/about/resources/news/press-releases/2019/1202-01.html?_fsi=q8QhaYU5)

</div>

Fujitsu Limited today announced that it began shipping the supercomputer
Fugaku, which is jointly developed with RIKEN and promoted by the
Ministry of Education, Culture, Sports, Science and Technology with the
aim of starting general operation between 2021 and 2022. The first
machine to be shipped this time is one of the computer units of Fugaku,
a supercomputer system comprised of over 150,000 high-performance CPUs
connected together. Fujitsu will continue to deliver the units to RIKEN
Center for Computational Science in Kobe, Japan, for installation and
tuning.

</div>

<div class="card">

<div class="card-title">

[Let’s Build a Simple Interpreter. Part 18: Executing Procedure
Calls](https://ruslanspivak.com/lsbasi-part18)

</div>

<div class="card-image">

[![](https://ruslanspivak.com/lsbasi-part18/lsbasi_part18_milestones.png)](https://ruslanspivak.com/lsbasi-part18)

</div>

Do the best you can until you know better. Then when you know better, do
better. ― Maya Angelou

</div>

<div class="card">

<div class="card-title">

[Undocumented CPU Behavior: Analyzing Undocumented Opcodes on Intel
x86-64 \[](https://www.cattius.com/images/undocumented-cpu-behavior.pdf)

</div>

</div>

<div class="card">

<div class="card-title">

[96-Core Processor Made of
Chiplets](https://spectrum.ieee.org/tech-talk/semiconductors/processors/core-processor-chiplets-isscc-news)

</div>

</div>

<div class="card">

<div class="card-title">

[64 Core Threadripper 3990X CPU
Review](https://www.anandtech.com/show/15483/amd-threadripper-3990x-review/3)

</div>

<div class="card-image">

[![](https://images.anandtech.com/doci/15483/WM_CPUCaddy_678x452.jpg)](https://www.anandtech.com/show/15483/amd-threadripper-3990x-review/3)

</div>

</div>

<div class="card">

<div class="card-title">

[bhive/README.md at master ·
ithemal/bhive](https://github.com/ithemal/bhive/blob/master/README.md)

</div>

<div class="card-image">

[![](https://opengraph.githubassets.com/bdb3549d7169b8cde898ca70d80b3d8784dc592867c80806cebdcfc0246af1c2/ithemal/bhive)](https://github.com/ithemal/bhive/blob/master/README.md)

</div>

</div>

<div class="card">

<div class="card-title">

[It’s a Cascade of 14nm CPUs: AnandTech’s Intel Core i9-10980XE
Review](https://www.anandtech.com/show/15039/the-intel-core-i9-10980xe-review)

</div>

<div class="card-image">

[![](https://images.anandtech.com/doci/15039/carou_4_678x452.jpg)](https://www.anandtech.com/show/15039/the-intel-core-i9-10980xe-review)

</div>

</div>

<div class="card">

<div class="card-title">

[Counting FLOPS and other CPU counters in
Python](http://www.bnikolic.co.uk/blog/python/flops/2019/09/27/python-counting-events.html)

</div>

On the Linux command line it is fairly easy to use the perf command to
measure number of floating point operations (or other performance
metrics). (See for example this old blog post ) with this approach it is
not easy to get a fine grained view of how different stages of
processings within a single process. In this short note I describe how
the python-papi package can be used to measure the FLOP requirements of
any section of a Python program.

</div>

<div class="card">

<div class="card-title">

[Intel 10th Gen Comet Lake CPU Family Leaks With 10-Core, 20-Thread
LGA-1200](https://hothardware.com/news/intel-10th-gen-comet-lake-cpu-family-leaks-10-core-flagship)

</div>

<div class="card-image">

[![](https://hothardware.com/ContentImages/NewsItem/49769/content/intel-engineer.jpg)](https://hothardware.com/news/intel-10th-gen-comet-lake-cpu-family-leaks-10-core-flagship)

</div>

Recent leaks may shed some light on Intel's upcoming mainstream desktop
Comet Lake-S CPUs.

</div>

<div class="card">

<div class="card-title">

[Intel Tremont CPU Microarchitecture: Power Efficient, High-Performance
x86](https://hothardware.com/reviews/intel-tremont-cpu-microarchitecture-overview)

</div>

<div class="card-image">

[![](https://hothardware.com/ContentImages/Article/2910/content/intel-tremont.jpg)](https://hothardware.com/reviews/intel-tremont-cpu-microarchitecture-overview)

</div>

Intel's Tremont CPU microarchitecture will be the foundation of a
next-generation, low-power processors that target a wide variety of
products across

</div>

<div class="card">

<div class="card-title">

[Intel's new Atom Microarchitecture: The Tremont Core in
Lakefield](https://www.anandtech.com/show/15009/intels-new-atom-microarchitecture-the-tremont-core)

</div>

<div class="card-image">

[![](https://images.anandtech.com/doci/15009/Lake_678x452.jpg)](https://www.anandtech.com/show/15009/intels-new-atom-microarchitecture-the-tremont-core)

</div>

</div>

<div class="card">

<div class="card-title">

[RISC-V from scratch 2: Hardware layouts, linker scripts, and C
runtimes](https://twilco.github.io/riscv-from-scratch/2019/04/27/riscv-from-scratch-2.html)

</div>

A post describing how C programs get to the main function. Devicetree
layouts, linker scripts, minimal C runtimes, GDB and QEMU, basic RISC-V
assembly, and other topics are reviewed along the way.

</div>

<div class="card">

<div class="card-title">

[“Essentials of Garbage Collectors” full course is now
available](http://dmitrysoshnikov.com/courses/essentials-of-garbage-collectors)

</div>

Course overview Memory leaks and dangling pointers are the main issues
of the manual memory management. You delete a parent node in a linked
list, forgetting to delete all its children first -- and your

</div>

<div class="card">

<div class="card-title">

[Avoiding Instruction Cache
Misses](https://pdziepak.github.io/2019/06/21/avoiding-icache-misses)

</div>

Excessive instruction cache misses are the kind of a performance problem
that's going to appear only in larger codebases. In this article, I'm
describing some ideas on how to deal with this issue.

</div>

<div class="card">

<div class="card-title">

[Amp](https://chipress.co/2019/03/31/how-does-tomasulos-algorithm-work/amp)

</div>

</div>

<div class="card">

<div class="card-title">

[PrincetonUniversity/accelerator-wall: Repository for the tools and
non-comm](https://github.com/PrincetonUniversity/accelerator-wall)

</div>

<div class="card-image">

[![](https://opengraph.githubassets.com/5b59a609092f1d01fae95bc28f69d0eb400604958042d290fd04e0550a4b5292/PrincetonUniversity/accelerator-wall)](https://github.com/PrincetonUniversity/accelerator-wall)

</div>

Repository for the tools and non-commercial data used for the
"Accelerator wall" paper. - PrincetonUniversity/accelerator-wall

</div>

<div class="card">

<div class="card-title">

[Benchmarking Amazon's ARM Graviton CPU With EC2's A1
Instances](https://www.phoronix.com/scan.php?item=ec2-graviton-performance&num=1&page=article)

</div>

<div class="card-image">

[![](https://www.phoronix.net/image.php?id=ec2-graviton-performance&image=amazon_graviton_1)](https://www.phoronix.com/scan.php?item=ec2-graviton-performance&num=1&page=article)

</div>

Monday night Amazon announced the new 'A1' instance type for the Elastic
Compute Cloud (EC2) that is powered by their own 'Graviton' ARMv8
processors.

</div>

<div class="card">

<div class="card-title">

[ARM is the NNSA’s New Secret
Weapon](https://www.nextplatform.com/2018/11/07/arm-is-the-nnsas-new-secret-weapon)

</div>

<div class="card-image">

[![](https://www.nextplatform.com/wp-content/uploads/2018/11/LANL_distance.png)](https://www.nextplatform.com/2018/11/07/arm-is-the-nnsas-new-secret-weapon)

</div>

It might have been difficult to see this happening a mere few years ago,
but the National Nuclear Security Administration and one of its key

</div>

<div class="card">

<div class="card-title">

[Google’s new Bristlecone processor brings it one step closer to quantum
sup](https://techcrunch.com/2018/03/05/googles-new-bristlecone-processor-brings-it-one-step-closer-to-quantum-supremacy?ncid=rss)

</div>

<div class="card-image">

[![](https://techcrunch.com/wp-content/uploads/2018/03/bristlecone.jpg)](https://techcrunch.com/2018/03/05/googles-new-bristlecone-processor-brings-it-one-step-closer-to-quantum-supremacy?ncid=rss)

</div>

Every major tech company is looking at quantum computers as the next big
breakthrough in computing. Teams at Google, Microsoft, Intel, IBM and
various

</div>

<div class="card">

<div class="card-title">

[CPU DB - Looking At 40 Years of Processor Improvements \| A complete
databas](http://cpudb.stanford.edu)

</div>

</div>

</div>
