
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.865066                       # Number of seconds simulated
sim_ticks                                1865065963500                       # Number of ticks simulated
final_tick                               6665241171500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1218232                       # Simulator instruction rate (inst/s)
host_op_rate                                  2688446                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1507173285                       # Simulator tick rate (ticks/s)
host_mem_usage                                2312528                       # Number of bytes of host memory used
host_seconds                                  1237.46                       # Real time elapsed on the host
sim_insts                                  1507512924                       # Number of instructions simulated
sim_ops                                    3326842692                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus0.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_10.inst        10560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_10.data        48192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_11.inst         7232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_11.data        46208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_12.inst         2112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_12.data        31296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_13.dtb.walker           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_13.inst         1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_13.data        14784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_14.inst          576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_14.data        22400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_15.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_15.data        19776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_16.inst          576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_16.data        21248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_17.inst         2880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_17.data        42432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             271744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_10.inst        10560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_11.inst         7232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_12.inst         2112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_13.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_14.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_15.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_16.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_17.inst         2880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       952256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          952256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_10.inst          165                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_10.data          753                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_11.inst          113                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_11.data          722                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_12.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_12.data          489                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_13.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_13.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_13.data          231                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_14.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_14.data          350                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_15.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_15.data          309                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_16.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_16.data          332                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_17.inst           45                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_17.data          663                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4246                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         14879                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              14879                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst           34                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data           34                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_10.inst         5662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_10.data        25839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_11.inst         3878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_11.data        24776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_12.inst         1132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_12.data        16780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_13.dtb.walker           34                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_13.inst          583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_13.data         7927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_14.inst          309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_14.data        12010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_15.inst          103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_15.data        10603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_16.inst          309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_16.data        11393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_17.inst         1544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_17.data        22751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                145702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst           34                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_10.inst         5662                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_11.inst         3878                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_12.inst         1132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_13.inst          583                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_14.inst          309                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_15.inst          103                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_16.inst          309                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_17.inst         1544                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            13554                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          510575                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               510575                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          510575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst           34                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data           34                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_10.inst         5662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_10.data        25839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_11.inst         3878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_11.data        24776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_12.inst         1132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_12.data        16780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_13.dtb.walker           34                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_13.inst          583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_13.data         7927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_14.inst          309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_14.data        12010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_15.inst          103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_15.data        10603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_16.inst          309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_16.data        11393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_17.inst         1544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_17.data        22751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               656277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        4244                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      14877                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4244                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    14877                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 269376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  950144                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  271616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               952128                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     35                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              820                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        18                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1496685833500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4244                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                14877                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     46                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4569                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    266.911797                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   131.287930                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   361.746526                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2826     61.85%     61.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          636     13.92%     75.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          144      3.15%     78.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           75      1.64%     80.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           39      0.85%     81.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           27      0.59%     82.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           16      0.35%     82.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           35      0.77%     83.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          771     16.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4569                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          400                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      10.450000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.758277                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3             245     61.25%     61.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7               4      1.00%     62.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11              5      1.25%     63.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15             9      2.25%     65.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19            18      4.50%     70.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23            31      7.75%     78.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            31      7.75%     85.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            19      4.75%     90.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            14      3.50%     94.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            10      2.50%     96.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             5      1.25%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             2      0.50%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             1      0.25%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             2      0.50%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             1      0.25%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             1      0.25%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-107            1      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::116-119            1      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           400                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          400                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      37.115000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     30.824339                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     26.386975                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19           145     36.25%     36.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            15      3.75%     40.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27             5      1.25%     41.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            12      3.00%     44.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35           104     26.00%     70.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             6      1.50%     71.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            10      2.50%     74.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             6      1.50%     75.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             3      0.75%     76.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             1      0.25%     76.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             5      1.25%     78.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67            63     15.75%     93.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             3      0.75%     94.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             1      0.25%     94.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             2      0.50%     95.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             2      0.50%     95.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             1      0.25%     96.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             1      0.25%     96.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             1      0.25%     96.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            2      0.50%     97.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            2      0.50%     97.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-123            1      0.25%     97.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            4      1.00%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            1      0.25%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::156-159            2      0.50%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-163            1      0.25%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-195            1      0.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           400                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    393908000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               472826750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   21045000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     93587.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               112337.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.26                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2095                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   12391                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 49.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.29                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   78274453.93                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 15293880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  8128890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                14429940                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               34880040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         668113680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            310371840                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             45621600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1205709600                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1003308000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     446338417380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           449644282980                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            241.087603                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1213872590250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    101710250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     284612000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 1858979499500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   2612829500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     420780250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   2644155000                       # Time in different power states
system.mem_ctrls_1.actEnergy                 17328780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  9210465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                15622320                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               42616080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         636767040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            306727260                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             41420640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1166893740                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       956242560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     446380995360                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           449573824245                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            241.049825                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1495921392500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     88172250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     271214000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 1859209842500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   2490251750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     425239250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   2558866750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.pwrStateResidencyTicks::OFF  6665241169500                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements            17938                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          942.002111                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1065924                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            18930                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            56.308716                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data    20.214318                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus_10.data   921.787793                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.019741                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus_10.data     0.900183                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.919924                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          992                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          983                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          2231203                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         2231203                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data         5356                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::switch_cpus_10.data       656974                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         662330                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data         2913                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus_10.data       410761                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        413674                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus0.data            6                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus_10.data           78                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           84                       # number of SoftPFReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data         8269                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::switch_cpus_10.data      1067735                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1076004                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data         8275                       # number of overall hits
system.cpu0.dcache.overall_hits::switch_cpus_10.data      1067813                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1076088                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data           66                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::switch_cpus_10.data        20075                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        20141                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           58                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus_10.data         7211                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         7269                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::switch_cpus_10.data          437                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          437                       # number of SoftPFReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          124                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::switch_cpus_10.data        27286                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         27410                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          124                       # number of overall misses
system.cpu0.dcache.overall_misses::switch_cpus_10.data        27723                       # number of overall misses
system.cpu0.dcache.overall_misses::total        27847                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus_10.data    230611500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    230611500                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus_10.data    119600000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    119600000                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus_10.data    350211500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    350211500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus_10.data    350211500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    350211500                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data         5422                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::switch_cpus_10.data       677049                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       682471                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data         2971                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus_10.data       417972                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       420943                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus0.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus_10.data          515                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          521                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data         8393                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::switch_cpus_10.data      1095021                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1103414                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data         8399                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus_10.data      1095536                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1103935                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012173                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus_10.data     0.029651                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029512                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.019522                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus_10.data     0.017252                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.017268                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::switch_cpus_10.data     0.848544                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.838772                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.014774                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus_10.data     0.024918                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.024841                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.014764                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus_10.data     0.025305                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.025225                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus_10.data 11487.496887                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 11449.853533                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus_10.data 16585.771738                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 16453.432384                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus_10.data 12834.842044                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 12776.778548                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus_10.data 12632.525340                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 12576.273925                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks         7346                       # number of writebacks
system.cpu0.dcache.writebacks::total             7346                       # number of writebacks
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus_10.data            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus_10.data            5                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus_10.data            5                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus_10.data        20075                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        20075                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus_10.data         7206                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         7206                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::switch_cpus_10.data          437                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          437                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus_10.data        27281                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        27281                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus_10.data        27718                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        27718                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus_10.data           22                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total           22                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus_10.data          516                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          516                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus_10.data          538                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          538                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus_10.data    210536500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    210536500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus_10.data    111783500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    111783500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_10.data      4149500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      4149500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus_10.data    322320000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    322320000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus_10.data    326469500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    326469500                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_10.data      3652500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total      3652500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus_10.data      3652500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      3652500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus_10.data     0.029651                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.029415                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus_10.data     0.017240                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.017119                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_10.data     0.848544                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.838772                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus_10.data     0.024914                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.024724                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus_10.data     0.025301                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.025108                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_10.data 10487.496887                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 10487.496887                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_10.data 15512.558979                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 15512.558979                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_10.data  9495.423341                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total  9495.423341                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus_10.data 11814.816172                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 11814.816172                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus_10.data 11778.248791                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 11778.248791                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_10.data 166022.727273                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 166022.727273                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_10.data  6789.033457                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total  6789.033457                       # average overall mshr uncacheable latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements          275                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse    15.998159                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs          297                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs          291                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs     1.020619                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::switch_cpus0.dtb.walker     1.000306                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_blocks::switch_cpus_10.dtb.walker    14.997853                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::switch_cpus0.dtb.walker     0.062519                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::switch_cpus_10.dtb.walker     0.937366                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total     0.999885                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses         1322                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses         1322                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.ReadReq_hits::switch_cpus0.dtb.walker            3                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::switch_cpus_10.dtb.walker          211                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::total          214                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.demand_hits::switch_cpus0.dtb.walker            3                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::switch_cpus_10.dtb.walker          211                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::total          214                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.overall_hits::switch_cpus0.dtb.walker            3                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::switch_cpus_10.dtb.walker          211                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::total          214                       # number of overall hits
system.cpu0.dtb_walker_cache.ReadReq_misses::switch_cpus0.dtb.walker            1                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::switch_cpus_10.dtb.walker          297                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::total          298                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.demand_misses::switch_cpus0.dtb.walker            1                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::switch_cpus_10.dtb.walker          297                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::total          298                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.overall_misses::switch_cpus0.dtb.walker            1                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::switch_cpus_10.dtb.walker          297                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::total          298                       # number of overall misses
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_10.dtb.walker      3172500                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::total      3172500                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::switch_cpus_10.dtb.walker      3172500                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::total      3172500                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::switch_cpus_10.dtb.walker      3172500                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::total      3172500                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.ReadReq_accesses::switch_cpus0.dtb.walker            4                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::switch_cpus_10.dtb.walker          508                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::total          512                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.demand_accesses::switch_cpus0.dtb.walker            4                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::switch_cpus_10.dtb.walker          508                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::total          512                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::switch_cpus0.dtb.walker            4                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::switch_cpus_10.dtb.walker          508                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::total          512                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::switch_cpus0.dtb.walker     0.250000                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_10.dtb.walker     0.584646                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::total     0.582031                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::switch_cpus0.dtb.walker     0.250000                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::switch_cpus_10.dtb.walker     0.584646                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::total     0.582031                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::switch_cpus0.dtb.walker     0.250000                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::switch_cpus_10.dtb.walker     0.584646                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::total     0.582031                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_10.dtb.walker 10681.818182                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::total 10645.973154                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_10.dtb.walker 10681.818182                       # average overall miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::total 10645.973154                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_10.dtb.walker 10681.818182                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::total 10645.973154                       # average overall miss latency
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.writebacks::writebacks           29                       # number of writebacks
system.cpu0.dtb_walker_cache.writebacks::total           29                       # number of writebacks
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_10.dtb.walker          297                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::total          297                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::switch_cpus_10.dtb.walker          297                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::total          297                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::switch_cpus_10.dtb.walker          297                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::total          297                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_10.dtb.walker      2875500                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::total      2875500                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_10.dtb.walker      2875500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::total      2875500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_10.dtb.walker      2875500                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::total      2875500                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_10.dtb.walker     0.584646                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.580078                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_10.dtb.walker     0.584646                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::total     0.580078                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_10.dtb.walker     0.584646                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::total     0.580078                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_10.dtb.walker  9681.818182                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9681.818182                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_10.dtb.walker  9681.818182                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9681.818182                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_10.dtb.walker  9681.818182                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9681.818182                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements            18949                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3076638                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            19461                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           158.092493                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst     0.046677                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus_10.inst   511.953323                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.000091                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus_10.inst     0.999909                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          496                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          6068139                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         6068139                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        26652                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::switch_cpus_10.inst      2978994                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3005646                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        26652                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::switch_cpus_10.inst      2978994                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3005646                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        26652                       # number of overall hits
system.cpu0.icache.overall_hits::switch_cpus_10.inst      2978994                       # number of overall hits
system.cpu0.icache.overall_hits::total        3005646                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          150                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::switch_cpus_10.inst        18799                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        18949                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          150                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::switch_cpus_10.inst        18799                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         18949                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          150                       # number of overall misses
system.cpu0.icache.overall_misses::switch_cpus_10.inst        18799                       # number of overall misses
system.cpu0.icache.overall_misses::total        18949                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus_10.inst    275697500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    275697500                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus_10.inst    275697500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    275697500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus_10.inst    275697500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    275697500                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        26802                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::switch_cpus_10.inst      2997793                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3024595                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        26802                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::switch_cpus_10.inst      2997793                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3024595                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        26802                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus_10.inst      2997793                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3024595                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.005597                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus_10.inst     0.006271                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006265                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.005597                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::switch_cpus_10.inst     0.006271                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006265                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.005597                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::switch_cpus_10.inst     0.006271                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006265                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus_10.inst 14665.540720                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14549.448520                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus_10.inst 14665.540720                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14549.448520                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus_10.inst 14665.540720                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14549.448520                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks        18949                       # number of writebacks
system.cpu0.icache.writebacks::total            18949                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus_10.inst        18799                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        18799                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus_10.inst        18799                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        18799                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus_10.inst        18799                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        18799                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus_10.inst    256898500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    256898500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus_10.inst    256898500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    256898500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus_10.inst    256898500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    256898500                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus_10.inst     0.006271                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.006215                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus_10.inst     0.006271                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.006215                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus_10.inst     0.006271                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.006215                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_10.inst 13665.540720                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13665.540720                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus_10.inst 13665.540720                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13665.540720                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus_10.inst 13665.540720                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13665.540720                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements          199                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse    12.995293                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs           39                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs          212                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs     0.183962                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::switch_cpus0.itb.walker     1.002390                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_blocks::switch_cpus_10.itb.walker    11.992904                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::switch_cpus0.itb.walker     0.062649                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::switch_cpus_10.itb.walker     0.749556                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total     0.812206                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses          790                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses          790                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.ReadReq_hits::switch_cpus0.itb.walker           18                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_hits::switch_cpus_10.itb.walker           35                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_hits::total           53                       # number of ReadReq hits
system.cpu0.itb_walker_cache.demand_hits::switch_cpus0.itb.walker           18                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.demand_hits::switch_cpus_10.itb.walker           35                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.demand_hits::total           53                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.overall_hits::switch_cpus0.itb.walker           18                       # number of overall hits
system.cpu0.itb_walker_cache.overall_hits::switch_cpus_10.itb.walker           35                       # number of overall hits
system.cpu0.itb_walker_cache.overall_hits::total           53                       # number of overall hits
system.cpu0.itb_walker_cache.ReadReq_misses::switch_cpus0.itb.walker           34                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_misses::switch_cpus_10.itb.walker          194                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_misses::total          228                       # number of ReadReq misses
system.cpu0.itb_walker_cache.demand_misses::switch_cpus0.itb.walker           34                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.demand_misses::switch_cpus_10.itb.walker          194                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.demand_misses::total          228                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.overall_misses::switch_cpus0.itb.walker           34                       # number of overall misses
system.cpu0.itb_walker_cache.overall_misses::switch_cpus_10.itb.walker          194                       # number of overall misses
system.cpu0.itb_walker_cache.overall_misses::total          228                       # number of overall misses
system.cpu0.itb_walker_cache.ReadReq_miss_latency::switch_cpus_10.itb.walker      2034000                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.ReadReq_miss_latency::total      2034000                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::switch_cpus_10.itb.walker      2034000                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::total      2034000                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::switch_cpus_10.itb.walker      2034000                       # number of overall miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::total      2034000                       # number of overall miss cycles
system.cpu0.itb_walker_cache.ReadReq_accesses::switch_cpus0.itb.walker           52                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_accesses::switch_cpus_10.itb.walker          229                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_accesses::total          281                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.demand_accesses::switch_cpus0.itb.walker           52                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.demand_accesses::switch_cpus_10.itb.walker          229                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.demand_accesses::total          281                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::switch_cpus0.itb.walker           52                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::switch_cpus_10.itb.walker          229                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::total          281                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::switch_cpus0.itb.walker     0.653846                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::switch_cpus_10.itb.walker     0.847162                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::total     0.811388                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_miss_rate::switch_cpus0.itb.walker     0.653846                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_miss_rate::switch_cpus_10.itb.walker     0.847162                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_miss_rate::total     0.811388                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_miss_rate::switch_cpus0.itb.walker     0.653846                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_miss_rate::switch_cpus_10.itb.walker     0.847162                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_miss_rate::total     0.811388                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_10.itb.walker 10484.536082                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::total  8921.052632                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::switch_cpus_10.itb.walker 10484.536082                       # average overall miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::total  8921.052632                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::switch_cpus_10.itb.walker 10484.536082                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::total  8921.052632                       # average overall miss latency
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.writebacks::writebacks            5                       # number of writebacks
system.cpu0.itb_walker_cache.writebacks::total            5                       # number of writebacks
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_10.itb.walker          194                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::total          194                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::switch_cpus_10.itb.walker          194                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::total          194                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::switch_cpus_10.itb.walker          194                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::total          194                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_10.itb.walker      1840000                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::total      1840000                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_10.itb.walker      1840000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::total      1840000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_10.itb.walker      1840000                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::total      1840000                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_10.itb.walker     0.847162                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.690391                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_10.itb.walker     0.847162                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::total     0.690391                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_10.itb.walker     0.847162                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::total     0.690391                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_10.itb.walker  9484.536082                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9484.536082                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_10.itb.walker  9484.536082                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::total  9484.536082                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_10.itb.walker  9484.536082                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::total  9484.536082                       # average overall mshr miss latency
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.pwrStateResidencyTicks::OFF  6665241169500                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements            12931                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          912.674715                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             859944                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            13887                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            61.924390                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   215.599589                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus_11.data   697.075126                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.210546                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus_11.data     0.680737                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.891284                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          956                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          952                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.933594                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          1796755                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         1796755                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus_11.data       539996                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         539996                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus_11.data       325717                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        325717                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::switch_cpus_11.data           76                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           76                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::switch_cpus_11.data       865713                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          865713                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus_11.data       865789                       # number of overall hits
system.cpu1.dcache.overall_hits::total         865789                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus_11.data        19122                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        19122                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus_11.data         3231                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3231                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::switch_cpus_11.data           82                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           82                       # number of SoftPFReq misses
system.cpu1.dcache.demand_misses::switch_cpus_11.data        22353                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         22353                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus_11.data        22435                       # number of overall misses
system.cpu1.dcache.overall_misses::total        22435                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus_11.data    215131500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    215131500                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus_11.data     65383000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     65383000                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus_11.data    280514500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    280514500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus_11.data    280514500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    280514500                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus_11.data       559118                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       559118                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus_11.data       328948                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       328948                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::switch_cpus_11.data          158                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          158                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus_11.data       888066                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       888066                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus_11.data       888224                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       888224                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus_11.data     0.034200                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.034200                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus_11.data     0.009822                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.009822                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::switch_cpus_11.data     0.518987                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.518987                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus_11.data     0.025170                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.025170                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus_11.data     0.025258                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.025258                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus_11.data 11250.470662                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 11250.470662                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus_11.data 20236.149799                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 20236.149799                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus_11.data 12549.299870                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 12549.299870                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus_11.data 12503.432137                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 12503.432137                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks         4233                       # number of writebacks
system.cpu1.dcache.writebacks::total             4233                       # number of writebacks
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus_11.data            8                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus_11.data            8                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus_11.data            8                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus_11.data        19122                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        19122                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus_11.data         3223                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         3223                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::switch_cpus_11.data           82                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           82                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus_11.data        22345                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        22345                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus_11.data        22427                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        22427                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::switch_cpus_11.data           20                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total           20                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus_11.data          513                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          513                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus_11.data          533                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total          533                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus_11.data    196009500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    196009500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus_11.data     61689500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     61689500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_11.data      1792500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      1792500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus_11.data    257699000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    257699000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus_11.data    259491500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    259491500                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_11.data      3389000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      3389000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus_11.data      3389000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      3389000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus_11.data     0.034200                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.034200                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus_11.data     0.009798                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.009798                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_11.data     0.518987                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.518987                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus_11.data     0.025161                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.025161                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus_11.data     0.025249                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.025249                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_11.data 10250.470662                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10250.470662                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_11.data 19140.397146                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 19140.397146                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_11.data 21859.756098                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 21859.756098                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus_11.data 11532.736630                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11532.736630                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus_11.data 11570.495385                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11570.495385                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_11.data       169450                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total       169450                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_11.data  6358.348968                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total  6358.348968                       # average overall mshr uncacheable latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements          190                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse    15.000598                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs          260                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs          205                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs     1.268293                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::switch_cpus1.dtb.walker     0.020884                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_blocks::switch_cpus_11.dtb.walker    14.979713                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::switch_cpus1.dtb.walker     0.001305                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::switch_cpus_11.dtb.walker     0.936232                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total     0.937537                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses          916                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses          916                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.ReadReq_hits::switch_cpus_11.dtb.walker          152                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_hits::total          152                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.demand_hits::switch_cpus_11.dtb.walker          152                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.demand_hits::total          152                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.overall_hits::switch_cpus_11.dtb.walker          152                       # number of overall hits
system.cpu1.dtb_walker_cache.overall_hits::total          152                       # number of overall hits
system.cpu1.dtb_walker_cache.ReadReq_misses::switch_cpus_11.dtb.walker          204                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_misses::total          204                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.demand_misses::switch_cpus_11.dtb.walker          204                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.demand_misses::total          204                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.overall_misses::switch_cpus_11.dtb.walker          204                       # number of overall misses
system.cpu1.dtb_walker_cache.overall_misses::total          204                       # number of overall misses
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_11.dtb.walker      1741500                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::total      1741500                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::switch_cpus_11.dtb.walker      1741500                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::total      1741500                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::switch_cpus_11.dtb.walker      1741500                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::total      1741500                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.ReadReq_accesses::switch_cpus_11.dtb.walker          356                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_accesses::total          356                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.demand_accesses::switch_cpus_11.dtb.walker          356                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.demand_accesses::total          356                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::switch_cpus_11.dtb.walker          356                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::total          356                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_11.dtb.walker     0.573034                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::total     0.573034                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::switch_cpus_11.dtb.walker     0.573034                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::total     0.573034                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::switch_cpus_11.dtb.walker     0.573034                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::total     0.573034                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_11.dtb.walker  8536.764706                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::total  8536.764706                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_11.dtb.walker  8536.764706                       # average overall miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::total  8536.764706                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_11.dtb.walker  8536.764706                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::total  8536.764706                       # average overall miss latency
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.writebacks::writebacks           31                       # number of writebacks
system.cpu1.dtb_walker_cache.writebacks::total           31                       # number of writebacks
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_11.dtb.walker          204                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::total          204                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::switch_cpus_11.dtb.walker          204                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::total          204                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::switch_cpus_11.dtb.walker          204                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::total          204                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_11.dtb.walker      1537500                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::total      1537500                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_11.dtb.walker      1537500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::total      1537500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_11.dtb.walker      1537500                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::total      1537500                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_11.dtb.walker     0.573034                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.573034                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_11.dtb.walker     0.573034                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::total     0.573034                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_11.dtb.walker     0.573034                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::total     0.573034                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_11.dtb.walker  7536.764706                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  7536.764706                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_11.dtb.walker  7536.764706                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::total  7536.764706                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_11.dtb.walker  7536.764706                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::total  7536.764706                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements            13190                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2452658                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            13702                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  179                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst     7.187313                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus_11.inst   504.812687                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.014038                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus_11.inst     0.985962                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          4870036                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         4870036                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::switch_cpus_11.inst      2415233                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2415233                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus_11.inst      2415233                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2415233                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus_11.inst      2415233                       # number of overall hits
system.cpu1.icache.overall_hits::total        2415233                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus_11.inst        13190                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        13190                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus_11.inst        13190                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         13190                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus_11.inst        13190                       # number of overall misses
system.cpu1.icache.overall_misses::total        13190                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus_11.inst    192787500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    192787500                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus_11.inst    192787500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    192787500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus_11.inst    192787500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    192787500                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus_11.inst      2428423                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2428423                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus_11.inst      2428423                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2428423                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus_11.inst      2428423                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2428423                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus_11.inst     0.005432                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005432                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus_11.inst     0.005432                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005432                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus_11.inst     0.005432                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005432                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus_11.inst 14616.186505                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 14616.186505                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus_11.inst 14616.186505                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 14616.186505                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus_11.inst 14616.186505                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 14616.186505                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks        13190                       # number of writebacks
system.cpu1.icache.writebacks::total            13190                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus_11.inst        13190                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        13190                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus_11.inst        13190                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        13190                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus_11.inst        13190                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        13190                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus_11.inst    179597500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    179597500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus_11.inst    179597500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    179597500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus_11.inst    179597500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    179597500                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus_11.inst     0.005432                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005432                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus_11.inst     0.005432                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005432                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus_11.inst     0.005432                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005432                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_11.inst 13616.186505                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13616.186505                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus_11.inst 13616.186505                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13616.186505                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus_11.inst 13616.186505                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13616.186505                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements          153                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse    12.997679                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs          105                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs          166                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs     0.632530                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::switch_cpus1.itb.walker     4.015746                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_blocks::switch_cpus_11.itb.walker     8.981934                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::switch_cpus1.itb.walker     0.250984                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::switch_cpus_11.itb.walker     0.561371                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total     0.812355                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses          581                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses          581                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.ReadReq_hits::switch_cpus_11.itb.walker           19                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_hits::total           19                       # number of ReadReq hits
system.cpu1.itb_walker_cache.demand_hits::switch_cpus_11.itb.walker           19                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.demand_hits::total           19                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.overall_hits::switch_cpus_11.itb.walker           19                       # number of overall hits
system.cpu1.itb_walker_cache.overall_hits::total           19                       # number of overall hits
system.cpu1.itb_walker_cache.ReadReq_misses::switch_cpus_11.itb.walker          181                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_misses::total          181                       # number of ReadReq misses
system.cpu1.itb_walker_cache.demand_misses::switch_cpus_11.itb.walker          181                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.demand_misses::total          181                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.overall_misses::switch_cpus_11.itb.walker          181                       # number of overall misses
system.cpu1.itb_walker_cache.overall_misses::total          181                       # number of overall misses
system.cpu1.itb_walker_cache.ReadReq_miss_latency::switch_cpus_11.itb.walker       923500                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.ReadReq_miss_latency::total       923500                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::switch_cpus_11.itb.walker       923500                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::total       923500                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::switch_cpus_11.itb.walker       923500                       # number of overall miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::total       923500                       # number of overall miss cycles
system.cpu1.itb_walker_cache.ReadReq_accesses::switch_cpus_11.itb.walker          200                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_accesses::total          200                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.demand_accesses::switch_cpus_11.itb.walker          200                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.demand_accesses::total          200                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::switch_cpus_11.itb.walker          200                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::total          200                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::switch_cpus_11.itb.walker     0.905000                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::total     0.905000                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_miss_rate::switch_cpus_11.itb.walker     0.905000                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_miss_rate::total     0.905000                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_miss_rate::switch_cpus_11.itb.walker     0.905000                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_miss_rate::total     0.905000                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_11.itb.walker  5102.209945                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::total  5102.209945                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::switch_cpus_11.itb.walker  5102.209945                       # average overall miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::total  5102.209945                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::switch_cpus_11.itb.walker  5102.209945                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::total  5102.209945                       # average overall miss latency
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.writebacks::writebacks            2                       # number of writebacks
system.cpu1.itb_walker_cache.writebacks::total            2                       # number of writebacks
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_11.itb.walker          181                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::total          181                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::switch_cpus_11.itb.walker          181                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::total          181                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::switch_cpus_11.itb.walker          181                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::total          181                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_11.itb.walker       742500                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::total       742500                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_11.itb.walker       742500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::total       742500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_11.itb.walker       742500                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::total       742500                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_11.itb.walker     0.905000                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.905000                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_11.itb.walker     0.905000                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::total     0.905000                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_11.itb.walker     0.905000                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::total     0.905000                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_11.itb.walker  4102.209945                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  4102.209945                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_11.itb.walker  4102.209945                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::total  4102.209945                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_11.itb.walker  4102.209945                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::total  4102.209945                       # average overall mshr miss latency
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.pwrStateResidencyTicks::OFF  6665241169500                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements             3241                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          885.354062                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          482823057                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             4164                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs         115951.742795                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   274.580251                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus_12.data   610.773812                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.268145                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus_12.data     0.596459                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.864604                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          923                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          921                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.901367                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        992985678                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       992985678                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus_12.data    300494924                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      300494924                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus_12.data    192830288                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     192830288                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::switch_cpus_12.data      3156613                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total      3156613                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::switch_cpus_12.data    493325212                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       493325212                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus_12.data    496481825                       # number of overall hits
system.cpu2.dcache.overall_hits::total      496481825                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus_12.data         5683                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         5683                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus_12.data         2113                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2113                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::switch_cpus_12.data          124                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          124                       # number of SoftPFReq misses
system.cpu2.dcache.demand_misses::switch_cpus_12.data         7796                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7796                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus_12.data         7920                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7920                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus_12.data     90908000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     90908000                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus_12.data     42753498                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     42753498                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus_12.data    133661498                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    133661498                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus_12.data    133661498                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    133661498                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus_12.data    300500607                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    300500607                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus_12.data    192832401                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    192832401                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::switch_cpus_12.data      3156737                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total      3156737                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus_12.data    493333008                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    493333008                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus_12.data    496489745                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    496489745                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus_12.data     0.000019                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus_12.data     0.000011                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::switch_cpus_12.data     0.000039                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.000039                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus_12.data     0.000016                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus_12.data     0.000016                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus_12.data 15996.480732                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 15996.480732                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus_12.data 20233.553242                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 20233.553242                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus_12.data 17144.881734                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 17144.881734                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus_12.data 16876.451768                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 16876.451768                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          317                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    45.285714                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks         2318                       # number of writebacks
system.cpu2.dcache.writebacks::total             2318                       # number of writebacks
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus_12.data            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus_12.data            1                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus_12.data            1                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus_12.data         5683                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         5683                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus_12.data         2112                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         2112                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::switch_cpus_12.data          124                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          124                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus_12.data         7795                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7795                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus_12.data         7919                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7919                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus_12.data           12                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total           12                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus_12.data          487                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          487                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus_12.data          499                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          499                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus_12.data     85225000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     85225000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus_12.data     40616498                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     40616498                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_12.data      5536500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      5536500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus_12.data    125841498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    125841498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus_12.data    131377998                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    131377998                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_12.data      2029500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total      2029500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus_12.data      2029500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      2029500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus_12.data     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus_12.data     0.000011                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_12.data     0.000039                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.000039                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus_12.data     0.000016                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000016                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus_12.data     0.000016                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000016                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_12.data 14996.480732                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 14996.480732                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_12.data 19231.296402                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 19231.296402                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_12.data 44649.193548                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 44649.193548                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus_12.data 16143.874022                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 16143.874022                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus_12.data 16590.225786                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 16590.225786                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_12.data       169125                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total       169125                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_12.data  4067.134269                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total  4067.134269                       # average overall mshr uncacheable latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements           68                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse    15.993922                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs          142                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs           84                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs     1.690476                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::switch_cpus2.dtb.walker     7.002214                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_blocks::switch_cpus_12.dtb.walker     8.991708                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::switch_cpus2.dtb.walker     0.437638                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::switch_cpus_12.dtb.walker     0.561982                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total     0.999620                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses          481                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses          481                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.ReadReq_hits::switch_cpus_12.dtb.walker          128                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total          128                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.demand_hits::switch_cpus_12.dtb.walker          128                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total          128                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::switch_cpus_12.dtb.walker          128                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total          128                       # number of overall hits
system.cpu2.dtb_walker_cache.ReadReq_misses::switch_cpus_12.dtb.walker           75                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.demand_misses::switch_cpus_12.dtb.walker           75                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total           75                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::switch_cpus_12.dtb.walker           75                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total           75                       # number of overall misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_12.dtb.walker       819000                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total       819000                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::switch_cpus_12.dtb.walker       819000                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total       819000                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::switch_cpus_12.dtb.walker       819000                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total       819000                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::switch_cpus_12.dtb.walker          203                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total          203                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.demand_accesses::switch_cpus_12.dtb.walker          203                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total          203                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::switch_cpus_12.dtb.walker          203                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total          203                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_12.dtb.walker     0.369458                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.369458                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::switch_cpus_12.dtb.walker     0.369458                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.369458                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::switch_cpus_12.dtb.walker     0.369458                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.369458                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_12.dtb.walker        10920                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total        10920                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_12.dtb.walker        10920                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total        10920                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_12.dtb.walker        10920                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total        10920                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.writebacks::writebacks            8                       # number of writebacks
system.cpu2.dtb_walker_cache.writebacks::total            8                       # number of writebacks
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_12.dtb.walker           75                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total           75                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::switch_cpus_12.dtb.walker           75                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total           75                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::switch_cpus_12.dtb.walker           75                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total           75                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_12.dtb.walker       744000                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total       744000                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_12.dtb.walker       744000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total       744000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_12.dtb.walker       744000                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total       744000                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_12.dtb.walker     0.369458                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.369458                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_12.dtb.walker     0.369458                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.369458                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_12.dtb.walker     0.369458                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.369458                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_12.dtb.walker         9920                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total         9920                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_12.dtb.walker         9920                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total         9920                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_12.dtb.walker         9920                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total         9920                       # average overall mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements            11755                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         1360861471                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            12267                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         110936.779245                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst    26.980083                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus_12.inst   485.019917                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.052695                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus_12.inst     0.947305                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          500                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       2721672149                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      2721672149                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::switch_cpus_12.inst   1360818442                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     1360818442                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus_12.inst   1360818442                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      1360818442                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus_12.inst   1360818442                       # number of overall hits
system.cpu2.icache.overall_hits::total     1360818442                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus_12.inst        11755                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        11755                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus_12.inst        11755                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         11755                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus_12.inst        11755                       # number of overall misses
system.cpu2.icache.overall_misses::total        11755                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus_12.inst    164116000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    164116000                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus_12.inst    164116000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    164116000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus_12.inst    164116000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    164116000                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus_12.inst   1360830197                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   1360830197                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus_12.inst   1360830197                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   1360830197                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus_12.inst   1360830197                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   1360830197                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus_12.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus_12.inst     0.000009                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus_12.inst     0.000009                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus_12.inst 13961.378137                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 13961.378137                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus_12.inst 13961.378137                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 13961.378137                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus_12.inst 13961.378137                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 13961.378137                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks        11755                       # number of writebacks
system.cpu2.icache.writebacks::total            11755                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus_12.inst        11755                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        11755                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus_12.inst        11755                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        11755                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus_12.inst        11755                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        11755                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus_12.inst    152361000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    152361000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus_12.inst    152361000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    152361000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus_12.inst    152361000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    152361000                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus_12.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus_12.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus_12.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_12.inst 12961.378137                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 12961.378137                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus_12.inst 12961.378137                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 12961.378137                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus_12.inst 12961.378137                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 12961.378137                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            7                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse     7.995687                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs      3156620                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs           15                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs 210441.333333                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::switch_cpus2.itb.walker            4                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_blocks::switch_cpus_12.itb.walker     3.995687                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::switch_cpus2.itb.walker     0.250000                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::switch_cpus_12.itb.walker     0.249730                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total     0.499730                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1024     0.500000                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses      6313261                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses      6313261                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.ReadReq_hits::switch_cpus_12.itb.walker      3156611                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total      3156611                       # number of ReadReq hits
system.cpu2.itb_walker_cache.demand_hits::switch_cpus_12.itb.walker      3156611                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total      3156611                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::switch_cpus_12.itb.walker      3156611                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total      3156611                       # number of overall hits
system.cpu2.itb_walker_cache.ReadReq_misses::switch_cpus_12.itb.walker           13                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu2.itb_walker_cache.demand_misses::switch_cpus_12.itb.walker           13                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total           13                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::switch_cpus_12.itb.walker           13                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total           13                       # number of overall misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::switch_cpus_12.itb.walker        81000                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total        81000                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::switch_cpus_12.itb.walker        81000                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total        81000                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::switch_cpus_12.itb.walker        81000                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total        81000                       # number of overall miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::switch_cpus_12.itb.walker      3156624                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total      3156624                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.demand_accesses::switch_cpus_12.itb.walker      3156624                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total      3156624                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::switch_cpus_12.itb.walker      3156624                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total      3156624                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::switch_cpus_12.itb.walker     0.000004                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_miss_rate::switch_cpus_12.itb.walker     0.000004                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::switch_cpus_12.itb.walker     0.000004                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_12.itb.walker  6230.769231                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total  6230.769231                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::switch_cpus_12.itb.walker  6230.769231                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total  6230.769231                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::switch_cpus_12.itb.walker  6230.769231                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total  6230.769231                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_12.itb.walker           13                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::switch_cpus_12.itb.walker           13                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::switch_cpus_12.itb.walker           13                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_12.itb.walker        68000                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total        68000                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_12.itb.walker        68000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total        68000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_12.itb.walker        68000                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total        68000                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_12.itb.walker     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_12.itb.walker     0.000004                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_12.itb.walker     0.000004                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_12.itb.walker  5230.769231                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  5230.769231                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_12.itb.walker  5230.769231                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total  5230.769231                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_12.itb.walker  5230.769231                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total  5230.769231                       # average overall mshr miss latency
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.pwrStateResidencyTicks::OFF  6665241169500                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements            13509                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          741.573040                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             849198                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            14359                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            59.140469                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   284.354643                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus_13.data   457.218397                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.277690                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus_13.data     0.446502                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.724192                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          850                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          831                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          1829400                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         1829400                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::switch_cpus_13.data       549881                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         549881                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus_13.data       330900                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        330900                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::switch_cpus_13.data            5                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu3.dcache.demand_hits::switch_cpus_13.data       880781                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          880781                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus_13.data       880786                       # number of overall hits
system.cpu3.dcache.overall_hits::total         880786                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus_13.data        20718                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        20718                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus_13.data         2518                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2518                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::switch_cpus_13.data           19                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           19                       # number of SoftPFReq misses
system.cpu3.dcache.demand_misses::switch_cpus_13.data        23236                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         23236                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus_13.data        23255                       # number of overall misses
system.cpu3.dcache.overall_misses::total        23255                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus_13.data    214133000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    214133000                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus_13.data     28051000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     28051000                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus_13.data    242184000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    242184000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus_13.data    242184000                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    242184000                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus_13.data       570599                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       570599                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus_13.data       333418                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       333418                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::switch_cpus_13.data           24                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total           24                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus_13.data       904017                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       904017                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus_13.data       904041                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       904041                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus_13.data     0.036309                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.036309                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus_13.data     0.007552                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.007552                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::switch_cpus_13.data     0.791667                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.791667                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus_13.data     0.025703                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.025703                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus_13.data     0.025723                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.025723                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus_13.data 10335.601892                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 10335.601892                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus_13.data 11140.190627                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 11140.190627                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus_13.data 10422.792219                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 10422.792219                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus_13.data 10414.276500                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 10414.276500                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks         4610                       # number of writebacks
system.cpu3.dcache.writebacks::total             4610                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus_13.data            2                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus_13.data            2                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus_13.data            2                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus_13.data        20716                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        20716                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus_13.data         2518                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         2518                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::switch_cpus_13.data           19                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           19                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus_13.data        23234                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        23234                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus_13.data        23253                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        23253                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus_13.data            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus_13.data          470                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          470                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus_13.data          474                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          474                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus_13.data    193390000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    193390000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus_13.data     25533000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     25533000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_13.data       347500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total       347500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus_13.data    218923000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    218923000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus_13.data    219270500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    219270500                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_13.data       677500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       677500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus_13.data       677500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total       677500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus_13.data     0.036306                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.036306                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus_13.data     0.007552                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.007552                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_13.data     0.791667                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.791667                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus_13.data     0.025701                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.025701                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus_13.data     0.025721                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.025721                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_13.data  9335.296389                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  9335.296389                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_13.data 10140.190627                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 10140.190627                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_13.data 18289.473684                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 18289.473684                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus_13.data  9422.527331                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  9422.527331                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus_13.data  9429.772502                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  9429.772502                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_13.data       169375                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       169375                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_13.data  1429.324895                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total  1429.324895                       # average overall mshr uncacheable latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements           50                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse    14.993719                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs          185                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs           65                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs     2.846154                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::switch_cpus3.dtb.walker     3.001059                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_blocks::switch_cpus_13.dtb.walker    11.992659                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::switch_cpus3.dtb.walker     0.187566                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::switch_cpus_13.dtb.walker     0.749541                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total     0.937107                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses          402                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses          402                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.ReadReq_hits::switch_cpus_13.dtb.walker          114                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_hits::total          114                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.demand_hits::switch_cpus_13.dtb.walker          114                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.demand_hits::total          114                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.overall_hits::switch_cpus_13.dtb.walker          114                       # number of overall hits
system.cpu3.dtb_walker_cache.overall_hits::total          114                       # number of overall hits
system.cpu3.dtb_walker_cache.ReadReq_misses::switch_cpus_13.dtb.walker           58                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.demand_misses::switch_cpus_13.dtb.walker           58                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.demand_misses::total           58                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.overall_misses::switch_cpus_13.dtb.walker           58                       # number of overall misses
system.cpu3.dtb_walker_cache.overall_misses::total           58                       # number of overall misses
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_13.dtb.walker      1357000                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::total      1357000                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::switch_cpus_13.dtb.walker      1357000                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::total      1357000                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::switch_cpus_13.dtb.walker      1357000                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::total      1357000                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.ReadReq_accesses::switch_cpus_13.dtb.walker          172                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_accesses::total          172                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.demand_accesses::switch_cpus_13.dtb.walker          172                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.demand_accesses::total          172                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::switch_cpus_13.dtb.walker          172                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::total          172                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_13.dtb.walker     0.337209                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::total     0.337209                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::switch_cpus_13.dtb.walker     0.337209                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::total     0.337209                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::switch_cpus_13.dtb.walker     0.337209                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::total     0.337209                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_13.dtb.walker 23396.551724                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::total 23396.551724                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_13.dtb.walker 23396.551724                       # average overall miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::total 23396.551724                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_13.dtb.walker 23396.551724                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::total 23396.551724                       # average overall miss latency
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.writebacks::writebacks            8                       # number of writebacks
system.cpu3.dtb_walker_cache.writebacks::total            8                       # number of writebacks
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_13.dtb.walker           58                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::switch_cpus_13.dtb.walker           58                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::switch_cpus_13.dtb.walker           58                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_13.dtb.walker      1299000                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::total      1299000                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_13.dtb.walker      1299000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::total      1299000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_13.dtb.walker      1299000                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::total      1299000                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_13.dtb.walker     0.337209                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.337209                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_13.dtb.walker     0.337209                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::total     0.337209                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_13.dtb.walker     0.337209                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::total     0.337209                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_13.dtb.walker 22396.551724                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 22396.551724                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_13.dtb.walker 22396.551724                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::total 22396.551724                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_13.dtb.walker 22396.551724                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::total 22396.551724                       # average overall mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements            10921                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2519212                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            11433                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           220.345666                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   161.039594                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus_13.inst   350.960406                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.314530                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus_13.inst     0.685470                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4973323                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4973323                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::switch_cpus_13.inst      2470280                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2470280                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus_13.inst      2470280                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2470280                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus_13.inst      2470280                       # number of overall hits
system.cpu3.icache.overall_hits::total        2470280                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus_13.inst        10921                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        10921                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus_13.inst        10921                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         10921                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus_13.inst        10921                       # number of overall misses
system.cpu3.icache.overall_misses::total        10921                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus_13.inst    154267500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    154267500                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus_13.inst    154267500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    154267500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus_13.inst    154267500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    154267500                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus_13.inst      2481201                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2481201                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus_13.inst      2481201                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2481201                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus_13.inst      2481201                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2481201                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus_13.inst     0.004401                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004401                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus_13.inst     0.004401                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004401                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus_13.inst     0.004401                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004401                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus_13.inst 14125.766871                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 14125.766871                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus_13.inst 14125.766871                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 14125.766871                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus_13.inst 14125.766871                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 14125.766871                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks        10921                       # number of writebacks
system.cpu3.icache.writebacks::total            10921                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus_13.inst        10921                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        10921                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus_13.inst        10921                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        10921                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus_13.inst        10921                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        10921                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus_13.inst    143346500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    143346500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus_13.inst    143346500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    143346500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus_13.inst    143346500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    143346500                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus_13.inst     0.004401                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.004401                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus_13.inst     0.004401                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.004401                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus_13.inst     0.004401                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.004401                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_13.inst 13125.766871                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13125.766871                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus_13.inst 13125.766871                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 13125.766871                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus_13.inst 13125.766871                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 13125.766871                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse     4.999474                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs           16                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            5                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs     3.200000                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::switch_cpus3.itb.walker            3                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_blocks::switch_cpus_13.itb.walker     1.999474                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::switch_cpus3.itb.walker     0.187500                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::switch_cpus_13.itb.walker     0.124967                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total     0.312467                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1024            5                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1024     0.312500                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses           20                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses           20                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.ReadReq_hits::switch_cpus_13.itb.walker            7                       # number of ReadReq hits
system.cpu3.itb_walker_cache.ReadReq_hits::total            7                       # number of ReadReq hits
system.cpu3.itb_walker_cache.demand_hits::switch_cpus_13.itb.walker            7                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.demand_hits::total            7                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.overall_hits::switch_cpus_13.itb.walker            7                       # number of overall hits
system.cpu3.itb_walker_cache.overall_hits::total            7                       # number of overall hits
system.cpu3.itb_walker_cache.ReadReq_misses::switch_cpus_13.itb.walker            2                       # number of ReadReq misses
system.cpu3.itb_walker_cache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu3.itb_walker_cache.demand_misses::switch_cpus_13.itb.walker            2                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.demand_misses::total            2                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.overall_misses::switch_cpus_13.itb.walker            2                       # number of overall misses
system.cpu3.itb_walker_cache.overall_misses::total            2                       # number of overall misses
system.cpu3.itb_walker_cache.ReadReq_miss_latency::switch_cpus_13.itb.walker        28000                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.ReadReq_miss_latency::total        28000                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::switch_cpus_13.itb.walker        28000                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::total        28000                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::switch_cpus_13.itb.walker        28000                       # number of overall miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::total        28000                       # number of overall miss cycles
system.cpu3.itb_walker_cache.ReadReq_accesses::switch_cpus_13.itb.walker            9                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.ReadReq_accesses::total            9                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.demand_accesses::switch_cpus_13.itb.walker            9                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.demand_accesses::total            9                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::switch_cpus_13.itb.walker            9                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::total            9                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::switch_cpus_13.itb.walker     0.222222                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::total     0.222222                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_miss_rate::switch_cpus_13.itb.walker     0.222222                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_miss_rate::total     0.222222                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_miss_rate::switch_cpus_13.itb.walker     0.222222                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_miss_rate::total     0.222222                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_13.itb.walker        14000                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::total        14000                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::switch_cpus_13.itb.walker        14000                       # average overall miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::total        14000                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::switch_cpus_13.itb.walker        14000                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::total        14000                       # average overall miss latency
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_13.itb.walker            2                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::switch_cpus_13.itb.walker            2                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::switch_cpus_13.itb.walker            2                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_13.itb.walker        26000                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::total        26000                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_13.itb.walker        26000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::total        26000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_13.itb.walker        26000                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::total        26000                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_13.itb.walker     0.222222                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.222222                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_13.itb.walker     0.222222                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::total     0.222222                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_13.itb.walker     0.222222                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::total     0.222222                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_13.itb.walker        13000                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total        13000                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_13.itb.walker        13000                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::total        13000                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_13.itb.walker        13000                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::total        13000                       # average overall mshr miss latency
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu4.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu4.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu4.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu4.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu4.interrupts.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu4.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu4.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu4.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu4.pwrStateResidencyTicks::OFF  6665241169500                       # Cumulative time (in ticks) in various power states
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_vec_insts                           0                       # number of vector instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu4.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           1                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu4.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.replacements            13666                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          755.220198                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs             872888                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            14522                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            60.107974                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   254.466901                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::switch_cpus_14.data   500.753297                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.248503                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::switch_cpus_14.data     0.489017                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.737520                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          856                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          841                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses          1891396                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses         1891396                       # Number of data accesses
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.ReadReq_hits::switch_cpus_14.data       568720                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         568720                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus_14.data       342378                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        342378                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::switch_cpus_14.data           42                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total           42                       # number of SoftPFReq hits
system.cpu4.dcache.demand_hits::switch_cpus_14.data       911098                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          911098                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus_14.data       911140                       # number of overall hits
system.cpu4.dcache.overall_hits::total         911140                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus_14.data        20758                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        20758                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus_14.data         2891                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         2891                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::switch_cpus_14.data           85                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total           85                       # number of SoftPFReq misses
system.cpu4.dcache.demand_misses::switch_cpus_14.data        23649                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         23649                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus_14.data        23734                       # number of overall misses
system.cpu4.dcache.overall_misses::total        23734                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus_14.data    207476000                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    207476000                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus_14.data     35000000                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     35000000                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus_14.data    242476000                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    242476000                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus_14.data    242476000                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    242476000                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus_14.data       589478                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       589478                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus_14.data       345269                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       345269                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::switch_cpus_14.data          127                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total          127                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus_14.data       934747                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       934747                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus_14.data       934874                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       934874                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus_14.data     0.035214                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.035214                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus_14.data     0.008373                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.008373                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::switch_cpus_14.data     0.669291                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.669291                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus_14.data     0.025300                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.025300                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus_14.data     0.025387                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.025387                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus_14.data  9994.989883                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total  9994.989883                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus_14.data 12106.537530                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 12106.537530                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus_14.data 10253.118525                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 10253.118525                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus_14.data 10216.398416                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 10216.398416                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            8                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs            8                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::writebacks         4840                       # number of writebacks
system.cpu4.dcache.writebacks::total             4840                       # number of writebacks
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus_14.data            1                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus_14.data            1                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus_14.data            1                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus_14.data        20758                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        20758                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus_14.data         2890                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total         2890                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::switch_cpus_14.data           85                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total           85                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus_14.data        23648                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        23648                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus_14.data        23733                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        23733                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_uncacheable::switch_cpus_14.data           20                       # number of ReadReq MSHR uncacheable
system.cpu4.dcache.ReadReq_mshr_uncacheable::total           20                       # number of ReadReq MSHR uncacheable
system.cpu4.dcache.WriteReq_mshr_uncacheable::switch_cpus_14.data          514                       # number of WriteReq MSHR uncacheable
system.cpu4.dcache.WriteReq_mshr_uncacheable::total          514                       # number of WriteReq MSHR uncacheable
system.cpu4.dcache.overall_mshr_uncacheable_misses::switch_cpus_14.data          534                       # number of overall MSHR uncacheable misses
system.cpu4.dcache.overall_mshr_uncacheable_misses::total          534                       # number of overall MSHR uncacheable misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus_14.data    186718000                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    186718000                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus_14.data     32094500                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     32094500                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_14.data      6611000                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total      6611000                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus_14.data    218812500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    218812500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus_14.data    225423500                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    225423500                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_14.data      3389000                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total      3389000                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::switch_cpus_14.data      3389000                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total      3389000                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus_14.data     0.035214                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.035214                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus_14.data     0.008370                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.008370                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_14.data     0.669291                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.669291                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus_14.data     0.025299                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.025299                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus_14.data     0.025386                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.025386                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_14.data  8994.989883                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total  8994.989883                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_14.data 11105.363322                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 11105.363322                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_14.data 77776.470588                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 77776.470588                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus_14.data  9252.896651                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total  9252.896651                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus_14.data  9498.314583                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total  9498.314583                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_14.data       169450                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total       169450                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_14.data  6346.441948                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total  6346.441948                       # average overall mshr uncacheable latency
system.cpu4.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb_walker_cache.tags.replacements           77                       # number of replacements
system.cpu4.dtb_walker_cache.tags.tagsinuse    15.907752                       # Cycle average of tags in use
system.cpu4.dtb_walker_cache.tags.total_refs          119                       # Total number of references to valid blocks.
system.cpu4.dtb_walker_cache.tags.sampled_refs           93                       # Sample count of references to valid blocks.
system.cpu4.dtb_walker_cache.tags.avg_refs     1.279570                       # Average number of references to valid blocks.
system.cpu4.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu4.dtb_walker_cache.tags.occ_blocks::switch_cpus4.dtb.walker     5.005777                       # Average occupied blocks per requestor
system.cpu4.dtb_walker_cache.tags.occ_blocks::switch_cpus_14.dtb.walker    10.901975                       # Average occupied blocks per requestor
system.cpu4.dtb_walker_cache.tags.occ_percent::switch_cpus4.dtb.walker     0.312861                       # Average percentage of cache occupancy
system.cpu4.dtb_walker_cache.tags.occ_percent::switch_cpus_14.dtb.walker     0.681373                       # Average percentage of cache occupancy
system.cpu4.dtb_walker_cache.tags.occ_percent::total     0.994235                       # Average percentage of cache occupancy
system.cpu4.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu4.dtb_walker_cache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu4.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.dtb_walker_cache.tags.tag_accesses          479                       # Number of tag accesses
system.cpu4.dtb_walker_cache.tags.data_accesses          479                       # Number of data accesses
system.cpu4.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb_walker_cache.ReadReq_hits::switch_cpus_14.dtb.walker          109                       # number of ReadReq hits
system.cpu4.dtb_walker_cache.ReadReq_hits::total          109                       # number of ReadReq hits
system.cpu4.dtb_walker_cache.demand_hits::switch_cpus_14.dtb.walker          109                       # number of demand (read+write) hits
system.cpu4.dtb_walker_cache.demand_hits::total          109                       # number of demand (read+write) hits
system.cpu4.dtb_walker_cache.overall_hits::switch_cpus_14.dtb.walker          109                       # number of overall hits
system.cpu4.dtb_walker_cache.overall_hits::total          109                       # number of overall hits
system.cpu4.dtb_walker_cache.ReadReq_misses::switch_cpus_14.dtb.walker           87                       # number of ReadReq misses
system.cpu4.dtb_walker_cache.ReadReq_misses::total           87                       # number of ReadReq misses
system.cpu4.dtb_walker_cache.demand_misses::switch_cpus_14.dtb.walker           87                       # number of demand (read+write) misses
system.cpu4.dtb_walker_cache.demand_misses::total           87                       # number of demand (read+write) misses
system.cpu4.dtb_walker_cache.overall_misses::switch_cpus_14.dtb.walker           87                       # number of overall misses
system.cpu4.dtb_walker_cache.overall_misses::total           87                       # number of overall misses
system.cpu4.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_14.dtb.walker       882000                       # number of ReadReq miss cycles
system.cpu4.dtb_walker_cache.ReadReq_miss_latency::total       882000                       # number of ReadReq miss cycles
system.cpu4.dtb_walker_cache.demand_miss_latency::switch_cpus_14.dtb.walker       882000                       # number of demand (read+write) miss cycles
system.cpu4.dtb_walker_cache.demand_miss_latency::total       882000                       # number of demand (read+write) miss cycles
system.cpu4.dtb_walker_cache.overall_miss_latency::switch_cpus_14.dtb.walker       882000                       # number of overall miss cycles
system.cpu4.dtb_walker_cache.overall_miss_latency::total       882000                       # number of overall miss cycles
system.cpu4.dtb_walker_cache.ReadReq_accesses::switch_cpus_14.dtb.walker          196                       # number of ReadReq accesses(hits+misses)
system.cpu4.dtb_walker_cache.ReadReq_accesses::total          196                       # number of ReadReq accesses(hits+misses)
system.cpu4.dtb_walker_cache.demand_accesses::switch_cpus_14.dtb.walker          196                       # number of demand (read+write) accesses
system.cpu4.dtb_walker_cache.demand_accesses::total          196                       # number of demand (read+write) accesses
system.cpu4.dtb_walker_cache.overall_accesses::switch_cpus_14.dtb.walker          196                       # number of overall (read+write) accesses
system.cpu4.dtb_walker_cache.overall_accesses::total          196                       # number of overall (read+write) accesses
system.cpu4.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_14.dtb.walker     0.443878                       # miss rate for ReadReq accesses
system.cpu4.dtb_walker_cache.ReadReq_miss_rate::total     0.443878                       # miss rate for ReadReq accesses
system.cpu4.dtb_walker_cache.demand_miss_rate::switch_cpus_14.dtb.walker     0.443878                       # miss rate for demand accesses
system.cpu4.dtb_walker_cache.demand_miss_rate::total     0.443878                       # miss rate for demand accesses
system.cpu4.dtb_walker_cache.overall_miss_rate::switch_cpus_14.dtb.walker     0.443878                       # miss rate for overall accesses
system.cpu4.dtb_walker_cache.overall_miss_rate::total     0.443878                       # miss rate for overall accesses
system.cpu4.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_14.dtb.walker 10137.931034                       # average ReadReq miss latency
system.cpu4.dtb_walker_cache.ReadReq_avg_miss_latency::total 10137.931034                       # average ReadReq miss latency
system.cpu4.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_14.dtb.walker 10137.931034                       # average overall miss latency
system.cpu4.dtb_walker_cache.demand_avg_miss_latency::total 10137.931034                       # average overall miss latency
system.cpu4.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_14.dtb.walker 10137.931034                       # average overall miss latency
system.cpu4.dtb_walker_cache.overall_avg_miss_latency::total 10137.931034                       # average overall miss latency
system.cpu4.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dtb_walker_cache.writebacks::writebacks           11                       # number of writebacks
system.cpu4.dtb_walker_cache.writebacks::total           11                       # number of writebacks
system.cpu4.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_14.dtb.walker           87                       # number of ReadReq MSHR misses
system.cpu4.dtb_walker_cache.ReadReq_mshr_misses::total           87                       # number of ReadReq MSHR misses
system.cpu4.dtb_walker_cache.demand_mshr_misses::switch_cpus_14.dtb.walker           87                       # number of demand (read+write) MSHR misses
system.cpu4.dtb_walker_cache.demand_mshr_misses::total           87                       # number of demand (read+write) MSHR misses
system.cpu4.dtb_walker_cache.overall_mshr_misses::switch_cpus_14.dtb.walker           87                       # number of overall MSHR misses
system.cpu4.dtb_walker_cache.overall_mshr_misses::total           87                       # number of overall MSHR misses
system.cpu4.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_14.dtb.walker       795000                       # number of ReadReq MSHR miss cycles
system.cpu4.dtb_walker_cache.ReadReq_mshr_miss_latency::total       795000                       # number of ReadReq MSHR miss cycles
system.cpu4.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_14.dtb.walker       795000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dtb_walker_cache.demand_mshr_miss_latency::total       795000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_14.dtb.walker       795000                       # number of overall MSHR miss cycles
system.cpu4.dtb_walker_cache.overall_mshr_miss_latency::total       795000                       # number of overall MSHR miss cycles
system.cpu4.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_14.dtb.walker     0.443878                       # mshr miss rate for ReadReq accesses
system.cpu4.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.443878                       # mshr miss rate for ReadReq accesses
system.cpu4.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_14.dtb.walker     0.443878                       # mshr miss rate for demand accesses
system.cpu4.dtb_walker_cache.demand_mshr_miss_rate::total     0.443878                       # mshr miss rate for demand accesses
system.cpu4.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_14.dtb.walker     0.443878                       # mshr miss rate for overall accesses
system.cpu4.dtb_walker_cache.overall_mshr_miss_rate::total     0.443878                       # mshr miss rate for overall accesses
system.cpu4.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_14.dtb.walker  9137.931034                       # average ReadReq mshr miss latency
system.cpu4.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9137.931034                       # average ReadReq mshr miss latency
system.cpu4.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_14.dtb.walker  9137.931034                       # average overall mshr miss latency
system.cpu4.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9137.931034                       # average overall mshr miss latency
system.cpu4.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_14.dtb.walker  9137.931034                       # average overall mshr miss latency
system.cpu4.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9137.931034                       # average overall mshr miss latency
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.replacements            12943                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs            2599375                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs            13455                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           193.190264                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst    18.005926                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus_14.inst   493.994074                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.035168                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus_14.inst     0.964832                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses          5170503                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses         5170503                       # Number of data accesses
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.ReadReq_hits::switch_cpus_14.inst      2565837                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        2565837                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus_14.inst      2565837                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         2565837                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus_14.inst      2565837                       # number of overall hits
system.cpu4.icache.overall_hits::total        2565837                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus_14.inst        12943                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total        12943                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus_14.inst        12943                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total         12943                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus_14.inst        12943                       # number of overall misses
system.cpu4.icache.overall_misses::total        12943                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus_14.inst    181776000                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total    181776000                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus_14.inst    181776000                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total    181776000                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus_14.inst    181776000                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total    181776000                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus_14.inst      2578780                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      2578780                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus_14.inst      2578780                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      2578780                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus_14.inst      2578780                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      2578780                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus_14.inst     0.005019                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.005019                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus_14.inst     0.005019                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.005019                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus_14.inst     0.005019                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.005019                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus_14.inst 14044.348296                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 14044.348296                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus_14.inst 14044.348296                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 14044.348296                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus_14.inst 14044.348296                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 14044.348296                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.writebacks::writebacks        12943                       # number of writebacks
system.cpu4.icache.writebacks::total            12943                       # number of writebacks
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus_14.inst        12943                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total        12943                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus_14.inst        12943                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total        12943                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus_14.inst        12943                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total        12943                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus_14.inst    168833000                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total    168833000                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus_14.inst    168833000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total    168833000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus_14.inst    168833000                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total    168833000                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus_14.inst     0.005019                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.005019                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus_14.inst     0.005019                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.005019                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus_14.inst     0.005019                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.005019                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_14.inst 13044.348296                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 13044.348296                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus_14.inst 13044.348296                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 13044.348296                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus_14.inst 13044.348296                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 13044.348296                       # average overall mshr miss latency
system.cpu4.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu4.itb_walker_cache.tags.replacements            4                       # number of replacements
system.cpu4.itb_walker_cache.tags.tagsinuse     5.993846                       # Cycle average of tags in use
system.cpu4.itb_walker_cache.tags.total_refs           16                       # Total number of references to valid blocks.
system.cpu4.itb_walker_cache.tags.sampled_refs           10                       # Sample count of references to valid blocks.
system.cpu4.itb_walker_cache.tags.avg_refs     1.600000                       # Average number of references to valid blocks.
system.cpu4.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu4.itb_walker_cache.tags.occ_blocks::switch_cpus4.itb.walker            2                       # Average occupied blocks per requestor
system.cpu4.itb_walker_cache.tags.occ_blocks::switch_cpus_14.itb.walker     3.993846                       # Average occupied blocks per requestor
system.cpu4.itb_walker_cache.tags.occ_percent::switch_cpus4.itb.walker     0.125000                       # Average percentage of cache occupancy
system.cpu4.itb_walker_cache.tags.occ_percent::switch_cpus_14.itb.walker     0.249615                       # Average percentage of cache occupancy
system.cpu4.itb_walker_cache.tags.occ_percent::total     0.374615                       # Average percentage of cache occupancy
system.cpu4.itb_walker_cache.tags.occ_task_id_blocks::1024            6                       # Occupied blocks per task id
system.cpu4.itb_walker_cache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu4.itb_walker_cache.tags.occ_task_id_percent::1024     0.375000                       # Percentage of cache occupancy per task id
system.cpu4.itb_walker_cache.tags.tag_accesses           44                       # Number of tag accesses
system.cpu4.itb_walker_cache.tags.data_accesses           44                       # Number of data accesses
system.cpu4.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu4.itb_walker_cache.ReadReq_hits::switch_cpus_14.itb.walker            7                       # number of ReadReq hits
system.cpu4.itb_walker_cache.ReadReq_hits::total            7                       # number of ReadReq hits
system.cpu4.itb_walker_cache.demand_hits::switch_cpus_14.itb.walker            7                       # number of demand (read+write) hits
system.cpu4.itb_walker_cache.demand_hits::total            7                       # number of demand (read+write) hits
system.cpu4.itb_walker_cache.overall_hits::switch_cpus_14.itb.walker            7                       # number of overall hits
system.cpu4.itb_walker_cache.overall_hits::total            7                       # number of overall hits
system.cpu4.itb_walker_cache.ReadReq_misses::switch_cpus_14.itb.walker           10                       # number of ReadReq misses
system.cpu4.itb_walker_cache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu4.itb_walker_cache.demand_misses::switch_cpus_14.itb.walker           10                       # number of demand (read+write) misses
system.cpu4.itb_walker_cache.demand_misses::total           10                       # number of demand (read+write) misses
system.cpu4.itb_walker_cache.overall_misses::switch_cpus_14.itb.walker           10                       # number of overall misses
system.cpu4.itb_walker_cache.overall_misses::total           10                       # number of overall misses
system.cpu4.itb_walker_cache.ReadReq_miss_latency::switch_cpus_14.itb.walker        60000                       # number of ReadReq miss cycles
system.cpu4.itb_walker_cache.ReadReq_miss_latency::total        60000                       # number of ReadReq miss cycles
system.cpu4.itb_walker_cache.demand_miss_latency::switch_cpus_14.itb.walker        60000                       # number of demand (read+write) miss cycles
system.cpu4.itb_walker_cache.demand_miss_latency::total        60000                       # number of demand (read+write) miss cycles
system.cpu4.itb_walker_cache.overall_miss_latency::switch_cpus_14.itb.walker        60000                       # number of overall miss cycles
system.cpu4.itb_walker_cache.overall_miss_latency::total        60000                       # number of overall miss cycles
system.cpu4.itb_walker_cache.ReadReq_accesses::switch_cpus_14.itb.walker           17                       # number of ReadReq accesses(hits+misses)
system.cpu4.itb_walker_cache.ReadReq_accesses::total           17                       # number of ReadReq accesses(hits+misses)
system.cpu4.itb_walker_cache.demand_accesses::switch_cpus_14.itb.walker           17                       # number of demand (read+write) accesses
system.cpu4.itb_walker_cache.demand_accesses::total           17                       # number of demand (read+write) accesses
system.cpu4.itb_walker_cache.overall_accesses::switch_cpus_14.itb.walker           17                       # number of overall (read+write) accesses
system.cpu4.itb_walker_cache.overall_accesses::total           17                       # number of overall (read+write) accesses
system.cpu4.itb_walker_cache.ReadReq_miss_rate::switch_cpus_14.itb.walker     0.588235                       # miss rate for ReadReq accesses
system.cpu4.itb_walker_cache.ReadReq_miss_rate::total     0.588235                       # miss rate for ReadReq accesses
system.cpu4.itb_walker_cache.demand_miss_rate::switch_cpus_14.itb.walker     0.588235                       # miss rate for demand accesses
system.cpu4.itb_walker_cache.demand_miss_rate::total     0.588235                       # miss rate for demand accesses
system.cpu4.itb_walker_cache.overall_miss_rate::switch_cpus_14.itb.walker     0.588235                       # miss rate for overall accesses
system.cpu4.itb_walker_cache.overall_miss_rate::total     0.588235                       # miss rate for overall accesses
system.cpu4.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_14.itb.walker         6000                       # average ReadReq miss latency
system.cpu4.itb_walker_cache.ReadReq_avg_miss_latency::total         6000                       # average ReadReq miss latency
system.cpu4.itb_walker_cache.demand_avg_miss_latency::switch_cpus_14.itb.walker         6000                       # average overall miss latency
system.cpu4.itb_walker_cache.demand_avg_miss_latency::total         6000                       # average overall miss latency
system.cpu4.itb_walker_cache.overall_avg_miss_latency::switch_cpus_14.itb.walker         6000                       # average overall miss latency
system.cpu4.itb_walker_cache.overall_avg_miss_latency::total         6000                       # average overall miss latency
system.cpu4.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_14.itb.walker           10                       # number of ReadReq MSHR misses
system.cpu4.itb_walker_cache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu4.itb_walker_cache.demand_mshr_misses::switch_cpus_14.itb.walker           10                       # number of demand (read+write) MSHR misses
system.cpu4.itb_walker_cache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu4.itb_walker_cache.overall_mshr_misses::switch_cpus_14.itb.walker           10                       # number of overall MSHR misses
system.cpu4.itb_walker_cache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu4.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_14.itb.walker        50000                       # number of ReadReq MSHR miss cycles
system.cpu4.itb_walker_cache.ReadReq_mshr_miss_latency::total        50000                       # number of ReadReq MSHR miss cycles
system.cpu4.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_14.itb.walker        50000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.itb_walker_cache.demand_mshr_miss_latency::total        50000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_14.itb.walker        50000                       # number of overall MSHR miss cycles
system.cpu4.itb_walker_cache.overall_mshr_miss_latency::total        50000                       # number of overall MSHR miss cycles
system.cpu4.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_14.itb.walker     0.588235                       # mshr miss rate for ReadReq accesses
system.cpu4.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.588235                       # mshr miss rate for ReadReq accesses
system.cpu4.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_14.itb.walker     0.588235                       # mshr miss rate for demand accesses
system.cpu4.itb_walker_cache.demand_mshr_miss_rate::total     0.588235                       # mshr miss rate for demand accesses
system.cpu4.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_14.itb.walker     0.588235                       # mshr miss rate for overall accesses
system.cpu4.itb_walker_cache.overall_mshr_miss_rate::total     0.588235                       # mshr miss rate for overall accesses
system.cpu4.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_14.itb.walker         5000                       # average ReadReq mshr miss latency
system.cpu4.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total         5000                       # average ReadReq mshr miss latency
system.cpu4.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_14.itb.walker         5000                       # average overall mshr miss latency
system.cpu4.itb_walker_cache.demand_avg_mshr_miss_latency::total         5000                       # average overall mshr miss latency
system.cpu4.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_14.itb.walker         5000                       # average overall mshr miss latency
system.cpu4.itb_walker_cache.overall_avg_mshr_miss_latency::total         5000                       # average overall mshr miss latency
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu5.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu5.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu5.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu5.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu5.interrupts.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu5.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu5.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu5.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu5.pwrStateResidencyTicks::OFF  6665241169500                       # Cumulative time (in ticks) in various power states
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_vec_insts                           0                       # number of vector instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu5.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu5.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.replacements            12188                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          862.165196                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs             847203                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            13089                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            64.726335                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   315.142456                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus_15.data   547.022740                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.307756                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus_15.data     0.534202                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.841958                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          901                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          896                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.879883                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses          1762546                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses         1762546                       # Number of data accesses
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.ReadReq_hits::switch_cpus_15.data       531454                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         531454                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus_15.data       318506                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        318506                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::switch_cpus_15.data           45                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total           45                       # number of SoftPFReq hits
system.cpu5.dcache.demand_hits::switch_cpus_15.data       849960                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          849960                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus_15.data       850005                       # number of overall hits
system.cpu5.dcache.overall_hits::total         850005                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus_15.data        18761                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        18761                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus_15.data         2710                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         2710                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::switch_cpus_15.data           66                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total           66                       # number of SoftPFReq misses
system.cpu5.dcache.demand_misses::switch_cpus_15.data        21471                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         21471                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus_15.data        21537                       # number of overall misses
system.cpu5.dcache.overall_misses::total        21537                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus_15.data    194989000                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    194989000                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus_15.data     32104000                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     32104000                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus_15.data    227093000                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    227093000                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus_15.data    227093000                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    227093000                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus_15.data       550215                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       550215                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus_15.data       321216                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       321216                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::switch_cpus_15.data          111                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total          111                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus_15.data       871431                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       871431                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus_15.data       871542                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       871542                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus_15.data     0.034098                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.034098                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus_15.data     0.008437                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.008437                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::switch_cpus_15.data     0.594595                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.594595                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus_15.data     0.024639                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.024639                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus_15.data     0.024711                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.024711                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus_15.data 10393.315921                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 10393.315921                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus_15.data 11846.494465                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 11846.494465                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus_15.data 10576.731405                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 10576.731405                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus_15.data 10544.319079                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 10544.319079                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.writebacks::writebacks         3753                       # number of writebacks
system.cpu5.dcache.writebacks::total             3753                       # number of writebacks
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus_15.data            1                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus_15.data            1                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus_15.data            1                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus_15.data        18761                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        18761                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus_15.data         2709                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total         2709                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::switch_cpus_15.data           66                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total           66                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus_15.data        21470                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        21470                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus_15.data        21536                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        21536                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_uncacheable::switch_cpus_15.data           16                       # number of ReadReq MSHR uncacheable
system.cpu5.dcache.ReadReq_mshr_uncacheable::total           16                       # number of ReadReq MSHR uncacheable
system.cpu5.dcache.WriteReq_mshr_uncacheable::switch_cpus_15.data          500                       # number of WriteReq MSHR uncacheable
system.cpu5.dcache.WriteReq_mshr_uncacheable::total          500                       # number of WriteReq MSHR uncacheable
system.cpu5.dcache.overall_mshr_uncacheable_misses::switch_cpus_15.data          516                       # number of overall MSHR uncacheable misses
system.cpu5.dcache.overall_mshr_uncacheable_misses::total          516                       # number of overall MSHR uncacheable misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus_15.data    176228000                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    176228000                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus_15.data     29352000                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     29352000                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_15.data      1728500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total      1728500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus_15.data    205580000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    205580000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus_15.data    207308500                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    207308500                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_15.data      2709000                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total      2709000                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::switch_cpus_15.data      2709000                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total      2709000                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus_15.data     0.034098                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.034098                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus_15.data     0.008434                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.008434                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_15.data     0.594595                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.594595                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus_15.data     0.024638                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.024638                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus_15.data     0.024710                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.024710                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_15.data  9393.315921                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total  9393.315921                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_15.data 10834.994463                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 10834.994463                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_15.data 26189.393939                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 26189.393939                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus_15.data  9575.221239                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total  9575.221239                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus_15.data  9626.137630                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total  9626.137630                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_15.data 169312.500000                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total 169312.500000                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_15.data         5250                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total         5250                       # average overall mshr uncacheable latency
system.cpu5.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb_walker_cache.tags.replacements           85                       # number of replacements
system.cpu5.dtb_walker_cache.tags.tagsinuse    14.986539                       # Cycle average of tags in use
system.cpu5.dtb_walker_cache.tags.total_refs          149                       # Total number of references to valid blocks.
system.cpu5.dtb_walker_cache.tags.sampled_refs          100                       # Sample count of references to valid blocks.
system.cpu5.dtb_walker_cache.tags.avg_refs     1.490000                       # Average number of references to valid blocks.
system.cpu5.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu5.dtb_walker_cache.tags.occ_blocks::switch_cpus5.dtb.walker     6.005233                       # Average occupied blocks per requestor
system.cpu5.dtb_walker_cache.tags.occ_blocks::switch_cpus_15.dtb.walker     8.981307                       # Average occupied blocks per requestor
system.cpu5.dtb_walker_cache.tags.occ_percent::switch_cpus5.dtb.walker     0.375327                       # Average percentage of cache occupancy
system.cpu5.dtb_walker_cache.tags.occ_percent::switch_cpus_15.dtb.walker     0.561332                       # Average percentage of cache occupancy
system.cpu5.dtb_walker_cache.tags.occ_percent::total     0.936659                       # Average percentage of cache occupancy
system.cpu5.dtb_walker_cache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu5.dtb_walker_cache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu5.dtb_walker_cache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu5.dtb_walker_cache.tags.tag_accesses          530                       # Number of tag accesses
system.cpu5.dtb_walker_cache.tags.data_accesses          530                       # Number of data accesses
system.cpu5.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb_walker_cache.ReadReq_hits::switch_cpus_15.dtb.walker          124                       # number of ReadReq hits
system.cpu5.dtb_walker_cache.ReadReq_hits::total          124                       # number of ReadReq hits
system.cpu5.dtb_walker_cache.demand_hits::switch_cpus_15.dtb.walker          124                       # number of demand (read+write) hits
system.cpu5.dtb_walker_cache.demand_hits::total          124                       # number of demand (read+write) hits
system.cpu5.dtb_walker_cache.overall_hits::switch_cpus_15.dtb.walker          124                       # number of overall hits
system.cpu5.dtb_walker_cache.overall_hits::total          124                       # number of overall hits
system.cpu5.dtb_walker_cache.ReadReq_misses::switch_cpus_15.dtb.walker           94                       # number of ReadReq misses
system.cpu5.dtb_walker_cache.ReadReq_misses::total           94                       # number of ReadReq misses
system.cpu5.dtb_walker_cache.demand_misses::switch_cpus_15.dtb.walker           94                       # number of demand (read+write) misses
system.cpu5.dtb_walker_cache.demand_misses::total           94                       # number of demand (read+write) misses
system.cpu5.dtb_walker_cache.overall_misses::switch_cpus_15.dtb.walker           94                       # number of overall misses
system.cpu5.dtb_walker_cache.overall_misses::total           94                       # number of overall misses
system.cpu5.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_15.dtb.walker       900500                       # number of ReadReq miss cycles
system.cpu5.dtb_walker_cache.ReadReq_miss_latency::total       900500                       # number of ReadReq miss cycles
system.cpu5.dtb_walker_cache.demand_miss_latency::switch_cpus_15.dtb.walker       900500                       # number of demand (read+write) miss cycles
system.cpu5.dtb_walker_cache.demand_miss_latency::total       900500                       # number of demand (read+write) miss cycles
system.cpu5.dtb_walker_cache.overall_miss_latency::switch_cpus_15.dtb.walker       900500                       # number of overall miss cycles
system.cpu5.dtb_walker_cache.overall_miss_latency::total       900500                       # number of overall miss cycles
system.cpu5.dtb_walker_cache.ReadReq_accesses::switch_cpus_15.dtb.walker          218                       # number of ReadReq accesses(hits+misses)
system.cpu5.dtb_walker_cache.ReadReq_accesses::total          218                       # number of ReadReq accesses(hits+misses)
system.cpu5.dtb_walker_cache.demand_accesses::switch_cpus_15.dtb.walker          218                       # number of demand (read+write) accesses
system.cpu5.dtb_walker_cache.demand_accesses::total          218                       # number of demand (read+write) accesses
system.cpu5.dtb_walker_cache.overall_accesses::switch_cpus_15.dtb.walker          218                       # number of overall (read+write) accesses
system.cpu5.dtb_walker_cache.overall_accesses::total          218                       # number of overall (read+write) accesses
system.cpu5.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_15.dtb.walker     0.431193                       # miss rate for ReadReq accesses
system.cpu5.dtb_walker_cache.ReadReq_miss_rate::total     0.431193                       # miss rate for ReadReq accesses
system.cpu5.dtb_walker_cache.demand_miss_rate::switch_cpus_15.dtb.walker     0.431193                       # miss rate for demand accesses
system.cpu5.dtb_walker_cache.demand_miss_rate::total     0.431193                       # miss rate for demand accesses
system.cpu5.dtb_walker_cache.overall_miss_rate::switch_cpus_15.dtb.walker     0.431193                       # miss rate for overall accesses
system.cpu5.dtb_walker_cache.overall_miss_rate::total     0.431193                       # miss rate for overall accesses
system.cpu5.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_15.dtb.walker  9579.787234                       # average ReadReq miss latency
system.cpu5.dtb_walker_cache.ReadReq_avg_miss_latency::total  9579.787234                       # average ReadReq miss latency
system.cpu5.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_15.dtb.walker  9579.787234                       # average overall miss latency
system.cpu5.dtb_walker_cache.demand_avg_miss_latency::total  9579.787234                       # average overall miss latency
system.cpu5.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_15.dtb.walker  9579.787234                       # average overall miss latency
system.cpu5.dtb_walker_cache.overall_avg_miss_latency::total  9579.787234                       # average overall miss latency
system.cpu5.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dtb_walker_cache.writebacks::writebacks           10                       # number of writebacks
system.cpu5.dtb_walker_cache.writebacks::total           10                       # number of writebacks
system.cpu5.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_15.dtb.walker           94                       # number of ReadReq MSHR misses
system.cpu5.dtb_walker_cache.ReadReq_mshr_misses::total           94                       # number of ReadReq MSHR misses
system.cpu5.dtb_walker_cache.demand_mshr_misses::switch_cpus_15.dtb.walker           94                       # number of demand (read+write) MSHR misses
system.cpu5.dtb_walker_cache.demand_mshr_misses::total           94                       # number of demand (read+write) MSHR misses
system.cpu5.dtb_walker_cache.overall_mshr_misses::switch_cpus_15.dtb.walker           94                       # number of overall MSHR misses
system.cpu5.dtb_walker_cache.overall_mshr_misses::total           94                       # number of overall MSHR misses
system.cpu5.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_15.dtb.walker       806500                       # number of ReadReq MSHR miss cycles
system.cpu5.dtb_walker_cache.ReadReq_mshr_miss_latency::total       806500                       # number of ReadReq MSHR miss cycles
system.cpu5.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_15.dtb.walker       806500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dtb_walker_cache.demand_mshr_miss_latency::total       806500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_15.dtb.walker       806500                       # number of overall MSHR miss cycles
system.cpu5.dtb_walker_cache.overall_mshr_miss_latency::total       806500                       # number of overall MSHR miss cycles
system.cpu5.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_15.dtb.walker     0.431193                       # mshr miss rate for ReadReq accesses
system.cpu5.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.431193                       # mshr miss rate for ReadReq accesses
system.cpu5.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_15.dtb.walker     0.431193                       # mshr miss rate for demand accesses
system.cpu5.dtb_walker_cache.demand_mshr_miss_rate::total     0.431193                       # mshr miss rate for demand accesses
system.cpu5.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_15.dtb.walker     0.431193                       # mshr miss rate for overall accesses
system.cpu5.dtb_walker_cache.overall_mshr_miss_rate::total     0.431193                       # mshr miss rate for overall accesses
system.cpu5.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_15.dtb.walker  8579.787234                       # average ReadReq mshr miss latency
system.cpu5.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  8579.787234                       # average ReadReq mshr miss latency
system.cpu5.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_15.dtb.walker  8579.787234                       # average overall mshr miss latency
system.cpu5.dtb_walker_cache.demand_avg_mshr_miss_latency::total  8579.787234                       # average overall mshr miss latency
system.cpu5.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_15.dtb.walker  8579.787234                       # average overall mshr miss latency
system.cpu5.dtb_walker_cache.overall_avg_mshr_miss_latency::total  8579.787234                       # average overall mshr miss latency
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.replacements            12154                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs            2391430                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs            12666                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           188.807042                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst    14.213761                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus_15.inst   497.786239                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.027761                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus_15.inst     0.972239                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses          4776058                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses         4776058                       # Number of data accesses
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.ReadReq_hits::switch_cpus_15.inst      2369798                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        2369798                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus_15.inst      2369798                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         2369798                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus_15.inst      2369798                       # number of overall hits
system.cpu5.icache.overall_hits::total        2369798                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus_15.inst        12154                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total        12154                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus_15.inst        12154                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total         12154                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus_15.inst        12154                       # number of overall misses
system.cpu5.icache.overall_misses::total        12154                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus_15.inst    169539500                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total    169539500                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus_15.inst    169539500                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total    169539500                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus_15.inst    169539500                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total    169539500                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus_15.inst      2381952                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      2381952                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus_15.inst      2381952                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      2381952                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus_15.inst      2381952                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      2381952                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus_15.inst     0.005103                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.005103                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus_15.inst     0.005103                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.005103                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus_15.inst     0.005103                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.005103                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus_15.inst 13949.275959                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 13949.275959                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus_15.inst 13949.275959                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 13949.275959                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus_15.inst 13949.275959                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 13949.275959                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.writebacks::writebacks        12154                       # number of writebacks
system.cpu5.icache.writebacks::total            12154                       # number of writebacks
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus_15.inst        12154                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total        12154                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus_15.inst        12154                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total        12154                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus_15.inst        12154                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total        12154                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus_15.inst    157385500                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total    157385500                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus_15.inst    157385500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total    157385500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus_15.inst    157385500                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total    157385500                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus_15.inst     0.005103                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.005103                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus_15.inst     0.005103                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.005103                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus_15.inst     0.005103                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.005103                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_15.inst 12949.275959                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 12949.275959                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus_15.inst 12949.275959                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 12949.275959                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus_15.inst 12949.275959                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 12949.275959                       # average overall mshr miss latency
system.cpu5.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu5.itb_walker_cache.tags.replacements            1                       # number of replacements
system.cpu5.itb_walker_cache.tags.tagsinuse     4.992034                       # Cycle average of tags in use
system.cpu5.itb_walker_cache.tags.total_refs            6                       # Total number of references to valid blocks.
system.cpu5.itb_walker_cache.tags.sampled_refs            6                       # Sample count of references to valid blocks.
system.cpu5.itb_walker_cache.tags.avg_refs            1                       # Average number of references to valid blocks.
system.cpu5.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu5.itb_walker_cache.tags.occ_blocks::switch_cpus_15.itb.walker     4.992034                       # Average occupied blocks per requestor
system.cpu5.itb_walker_cache.tags.occ_percent::switch_cpus_15.itb.walker     0.312002                       # Average percentage of cache occupancy
system.cpu5.itb_walker_cache.tags.occ_percent::total     0.312002                       # Average percentage of cache occupancy
system.cpu5.itb_walker_cache.tags.occ_task_id_blocks::1024            5                       # Occupied blocks per task id
system.cpu5.itb_walker_cache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu5.itb_walker_cache.tags.occ_task_id_percent::1024     0.312500                       # Percentage of cache occupancy per task id
system.cpu5.itb_walker_cache.tags.tag_accesses           33                       # Number of tag accesses
system.cpu5.itb_walker_cache.tags.data_accesses           33                       # Number of data accesses
system.cpu5.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu5.itb_walker_cache.ReadReq_hits::switch_cpus_15.itb.walker            6                       # number of ReadReq hits
system.cpu5.itb_walker_cache.ReadReq_hits::total            6                       # number of ReadReq hits
system.cpu5.itb_walker_cache.demand_hits::switch_cpus_15.itb.walker            6                       # number of demand (read+write) hits
system.cpu5.itb_walker_cache.demand_hits::total            6                       # number of demand (read+write) hits
system.cpu5.itb_walker_cache.overall_hits::switch_cpus_15.itb.walker            6                       # number of overall hits
system.cpu5.itb_walker_cache.overall_hits::total            6                       # number of overall hits
system.cpu5.itb_walker_cache.ReadReq_misses::switch_cpus_15.itb.walker            7                       # number of ReadReq misses
system.cpu5.itb_walker_cache.ReadReq_misses::total            7                       # number of ReadReq misses
system.cpu5.itb_walker_cache.demand_misses::switch_cpus_15.itb.walker            7                       # number of demand (read+write) misses
system.cpu5.itb_walker_cache.demand_misses::total            7                       # number of demand (read+write) misses
system.cpu5.itb_walker_cache.overall_misses::switch_cpus_15.itb.walker            7                       # number of overall misses
system.cpu5.itb_walker_cache.overall_misses::total            7                       # number of overall misses
system.cpu5.itb_walker_cache.ReadReq_miss_latency::switch_cpus_15.itb.walker        58000                       # number of ReadReq miss cycles
system.cpu5.itb_walker_cache.ReadReq_miss_latency::total        58000                       # number of ReadReq miss cycles
system.cpu5.itb_walker_cache.demand_miss_latency::switch_cpus_15.itb.walker        58000                       # number of demand (read+write) miss cycles
system.cpu5.itb_walker_cache.demand_miss_latency::total        58000                       # number of demand (read+write) miss cycles
system.cpu5.itb_walker_cache.overall_miss_latency::switch_cpus_15.itb.walker        58000                       # number of overall miss cycles
system.cpu5.itb_walker_cache.overall_miss_latency::total        58000                       # number of overall miss cycles
system.cpu5.itb_walker_cache.ReadReq_accesses::switch_cpus_15.itb.walker           13                       # number of ReadReq accesses(hits+misses)
system.cpu5.itb_walker_cache.ReadReq_accesses::total           13                       # number of ReadReq accesses(hits+misses)
system.cpu5.itb_walker_cache.demand_accesses::switch_cpus_15.itb.walker           13                       # number of demand (read+write) accesses
system.cpu5.itb_walker_cache.demand_accesses::total           13                       # number of demand (read+write) accesses
system.cpu5.itb_walker_cache.overall_accesses::switch_cpus_15.itb.walker           13                       # number of overall (read+write) accesses
system.cpu5.itb_walker_cache.overall_accesses::total           13                       # number of overall (read+write) accesses
system.cpu5.itb_walker_cache.ReadReq_miss_rate::switch_cpus_15.itb.walker     0.538462                       # miss rate for ReadReq accesses
system.cpu5.itb_walker_cache.ReadReq_miss_rate::total     0.538462                       # miss rate for ReadReq accesses
system.cpu5.itb_walker_cache.demand_miss_rate::switch_cpus_15.itb.walker     0.538462                       # miss rate for demand accesses
system.cpu5.itb_walker_cache.demand_miss_rate::total     0.538462                       # miss rate for demand accesses
system.cpu5.itb_walker_cache.overall_miss_rate::switch_cpus_15.itb.walker     0.538462                       # miss rate for overall accesses
system.cpu5.itb_walker_cache.overall_miss_rate::total     0.538462                       # miss rate for overall accesses
system.cpu5.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_15.itb.walker  8285.714286                       # average ReadReq miss latency
system.cpu5.itb_walker_cache.ReadReq_avg_miss_latency::total  8285.714286                       # average ReadReq miss latency
system.cpu5.itb_walker_cache.demand_avg_miss_latency::switch_cpus_15.itb.walker  8285.714286                       # average overall miss latency
system.cpu5.itb_walker_cache.demand_avg_miss_latency::total  8285.714286                       # average overall miss latency
system.cpu5.itb_walker_cache.overall_avg_miss_latency::switch_cpus_15.itb.walker  8285.714286                       # average overall miss latency
system.cpu5.itb_walker_cache.overall_avg_miss_latency::total  8285.714286                       # average overall miss latency
system.cpu5.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_15.itb.walker            7                       # number of ReadReq MSHR misses
system.cpu5.itb_walker_cache.ReadReq_mshr_misses::total            7                       # number of ReadReq MSHR misses
system.cpu5.itb_walker_cache.demand_mshr_misses::switch_cpus_15.itb.walker            7                       # number of demand (read+write) MSHR misses
system.cpu5.itb_walker_cache.demand_mshr_misses::total            7                       # number of demand (read+write) MSHR misses
system.cpu5.itb_walker_cache.overall_mshr_misses::switch_cpus_15.itb.walker            7                       # number of overall MSHR misses
system.cpu5.itb_walker_cache.overall_mshr_misses::total            7                       # number of overall MSHR misses
system.cpu5.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_15.itb.walker        51000                       # number of ReadReq MSHR miss cycles
system.cpu5.itb_walker_cache.ReadReq_mshr_miss_latency::total        51000                       # number of ReadReq MSHR miss cycles
system.cpu5.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_15.itb.walker        51000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.itb_walker_cache.demand_mshr_miss_latency::total        51000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_15.itb.walker        51000                       # number of overall MSHR miss cycles
system.cpu5.itb_walker_cache.overall_mshr_miss_latency::total        51000                       # number of overall MSHR miss cycles
system.cpu5.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_15.itb.walker     0.538462                       # mshr miss rate for ReadReq accesses
system.cpu5.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.538462                       # mshr miss rate for ReadReq accesses
system.cpu5.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_15.itb.walker     0.538462                       # mshr miss rate for demand accesses
system.cpu5.itb_walker_cache.demand_mshr_miss_rate::total     0.538462                       # mshr miss rate for demand accesses
system.cpu5.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_15.itb.walker     0.538462                       # mshr miss rate for overall accesses
system.cpu5.itb_walker_cache.overall_mshr_miss_rate::total     0.538462                       # mshr miss rate for overall accesses
system.cpu5.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_15.itb.walker  7285.714286                       # average ReadReq mshr miss latency
system.cpu5.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  7285.714286                       # average ReadReq mshr miss latency
system.cpu5.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_15.itb.walker  7285.714286                       # average overall mshr miss latency
system.cpu5.itb_walker_cache.demand_avg_mshr_miss_latency::total  7285.714286                       # average overall mshr miss latency
system.cpu5.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_15.itb.walker  7285.714286                       # average overall mshr miss latency
system.cpu5.itb_walker_cache.overall_avg_mshr_miss_latency::total  7285.714286                       # average overall mshr miss latency
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu6.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu6.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu6.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu6.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu6.interrupts.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu6.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu6.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu6.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu6.pwrStateResidencyTicks::OFF  6665241169500                       # Cumulative time (in ticks) in various power states
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_vec_insts                           0                       # number of vector instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu6.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu6.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.replacements            13541                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          814.263360                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             856304                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            14422                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            59.374844                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   224.594518                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::switch_cpus_16.data   589.668842                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.219331                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::switch_cpus_16.data     0.575848                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.795179                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          881                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          878                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.860352                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses          1886818                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses         1886818                       # Number of data accesses
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.ReadReq_hits::switch_cpus_16.data       566705                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         566705                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus_16.data       342201                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        342201                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::switch_cpus_16.data           44                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total           44                       # number of SoftPFReq hits
system.cpu6.dcache.demand_hits::switch_cpus_16.data       908906                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          908906                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus_16.data       908950                       # number of overall hits
system.cpu6.dcache.overall_hits::total         908950                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus_16.data        20748                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        20748                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus_16.data         2912                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         2912                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::switch_cpus_16.data           32                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total           32                       # number of SoftPFReq misses
system.cpu6.dcache.demand_misses::switch_cpus_16.data        23660                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         23660                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus_16.data        23692                       # number of overall misses
system.cpu6.dcache.overall_misses::total        23692                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus_16.data    214366500                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    214366500                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus_16.data     36433000                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     36433000                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus_16.data    250799500                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    250799500                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus_16.data    250799500                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    250799500                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus_16.data       587453                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       587453                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus_16.data       345113                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       345113                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::switch_cpus_16.data           76                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total           76                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus_16.data       932566                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       932566                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus_16.data       932642                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       932642                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus_16.data     0.035319                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.035319                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus_16.data     0.008438                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.008438                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::switch_cpus_16.data     0.421053                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.421053                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus_16.data     0.025371                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.025371                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus_16.data     0.025403                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.025403                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus_16.data 10331.911510                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 10331.911510                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus_16.data 12511.332418                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 12511.332418                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus_16.data 10600.147929                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 10600.147929                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus_16.data 10585.830660                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 10585.830660                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.writebacks::writebacks         5072                       # number of writebacks
system.cpu6.dcache.writebacks::total             5072                       # number of writebacks
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus_16.data            1                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus_16.data            1                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus_16.data            1                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus_16.data        20748                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        20748                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus_16.data         2911                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total         2911                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::switch_cpus_16.data           32                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total           32                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus_16.data        23659                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        23659                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus_16.data        23691                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        23691                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_uncacheable::switch_cpus_16.data           18                       # number of ReadReq MSHR uncacheable
system.cpu6.dcache.ReadReq_mshr_uncacheable::total           18                       # number of ReadReq MSHR uncacheable
system.cpu6.dcache.WriteReq_mshr_uncacheable::switch_cpus_16.data          504                       # number of WriteReq MSHR uncacheable
system.cpu6.dcache.WriteReq_mshr_uncacheable::total          504                       # number of WriteReq MSHR uncacheable
system.cpu6.dcache.overall_mshr_uncacheable_misses::switch_cpus_16.data          522                       # number of overall MSHR uncacheable misses
system.cpu6.dcache.overall_mshr_uncacheable_misses::total          522                       # number of overall MSHR uncacheable misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus_16.data    193618500                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    193618500                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus_16.data     33478000                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     33478000                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_16.data       341000                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total       341000                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus_16.data    227096500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    227096500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus_16.data    227437500                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    227437500                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_16.data      2975500                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total      2975500                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::switch_cpus_16.data      2975500                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total      2975500                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus_16.data     0.035319                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.035319                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus_16.data     0.008435                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.008435                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_16.data     0.421053                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.421053                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus_16.data     0.025370                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.025370                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus_16.data     0.025402                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.025402                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_16.data  9331.911510                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total  9331.911510                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_16.data 11500.515287                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 11500.515287                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_16.data 10656.250000                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total 10656.250000                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus_16.data  9598.736210                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total  9598.736210                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus_16.data  9600.164619                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total  9600.164619                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_16.data 165305.555556                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total 165305.555556                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_16.data  5700.191571                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total  5700.191571                       # average overall mshr uncacheable latency
system.cpu6.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb_walker_cache.tags.replacements           99                       # number of replacements
system.cpu6.dtb_walker_cache.tags.tagsinuse    14.928172                       # Cycle average of tags in use
system.cpu6.dtb_walker_cache.tags.total_refs          216                       # Total number of references to valid blocks.
system.cpu6.dtb_walker_cache.tags.sampled_refs          114                       # Sample count of references to valid blocks.
system.cpu6.dtb_walker_cache.tags.avg_refs     1.894737                       # Average number of references to valid blocks.
system.cpu6.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu6.dtb_walker_cache.tags.occ_blocks::switch_cpus6.dtb.walker     3.005298                       # Average occupied blocks per requestor
system.cpu6.dtb_walker_cache.tags.occ_blocks::switch_cpus_16.dtb.walker    11.922873                       # Average occupied blocks per requestor
system.cpu6.dtb_walker_cache.tags.occ_percent::switch_cpus6.dtb.walker     0.187831                       # Average percentage of cache occupancy
system.cpu6.dtb_walker_cache.tags.occ_percent::switch_cpus_16.dtb.walker     0.745180                       # Average percentage of cache occupancy
system.cpu6.dtb_walker_cache.tags.occ_percent::total     0.933011                       # Average percentage of cache occupancy
system.cpu6.dtb_walker_cache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu6.dtb_walker_cache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu6.dtb_walker_cache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu6.dtb_walker_cache.tags.tag_accesses          547                       # Number of tag accesses
system.cpu6.dtb_walker_cache.tags.data_accesses          547                       # Number of data accesses
system.cpu6.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb_walker_cache.ReadReq_hits::switch_cpus_16.dtb.walker          116                       # number of ReadReq hits
system.cpu6.dtb_walker_cache.ReadReq_hits::total          116                       # number of ReadReq hits
system.cpu6.dtb_walker_cache.demand_hits::switch_cpus_16.dtb.walker          116                       # number of demand (read+write) hits
system.cpu6.dtb_walker_cache.demand_hits::total          116                       # number of demand (read+write) hits
system.cpu6.dtb_walker_cache.overall_hits::switch_cpus_16.dtb.walker          116                       # number of overall hits
system.cpu6.dtb_walker_cache.overall_hits::total          116                       # number of overall hits
system.cpu6.dtb_walker_cache.ReadReq_misses::switch_cpus_16.dtb.walker          105                       # number of ReadReq misses
system.cpu6.dtb_walker_cache.ReadReq_misses::total          105                       # number of ReadReq misses
system.cpu6.dtb_walker_cache.demand_misses::switch_cpus_16.dtb.walker          105                       # number of demand (read+write) misses
system.cpu6.dtb_walker_cache.demand_misses::total          105                       # number of demand (read+write) misses
system.cpu6.dtb_walker_cache.overall_misses::switch_cpus_16.dtb.walker          105                       # number of overall misses
system.cpu6.dtb_walker_cache.overall_misses::total          105                       # number of overall misses
system.cpu6.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_16.dtb.walker       978000                       # number of ReadReq miss cycles
system.cpu6.dtb_walker_cache.ReadReq_miss_latency::total       978000                       # number of ReadReq miss cycles
system.cpu6.dtb_walker_cache.demand_miss_latency::switch_cpus_16.dtb.walker       978000                       # number of demand (read+write) miss cycles
system.cpu6.dtb_walker_cache.demand_miss_latency::total       978000                       # number of demand (read+write) miss cycles
system.cpu6.dtb_walker_cache.overall_miss_latency::switch_cpus_16.dtb.walker       978000                       # number of overall miss cycles
system.cpu6.dtb_walker_cache.overall_miss_latency::total       978000                       # number of overall miss cycles
system.cpu6.dtb_walker_cache.ReadReq_accesses::switch_cpus_16.dtb.walker          221                       # number of ReadReq accesses(hits+misses)
system.cpu6.dtb_walker_cache.ReadReq_accesses::total          221                       # number of ReadReq accesses(hits+misses)
system.cpu6.dtb_walker_cache.demand_accesses::switch_cpus_16.dtb.walker          221                       # number of demand (read+write) accesses
system.cpu6.dtb_walker_cache.demand_accesses::total          221                       # number of demand (read+write) accesses
system.cpu6.dtb_walker_cache.overall_accesses::switch_cpus_16.dtb.walker          221                       # number of overall (read+write) accesses
system.cpu6.dtb_walker_cache.overall_accesses::total          221                       # number of overall (read+write) accesses
system.cpu6.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_16.dtb.walker     0.475113                       # miss rate for ReadReq accesses
system.cpu6.dtb_walker_cache.ReadReq_miss_rate::total     0.475113                       # miss rate for ReadReq accesses
system.cpu6.dtb_walker_cache.demand_miss_rate::switch_cpus_16.dtb.walker     0.475113                       # miss rate for demand accesses
system.cpu6.dtb_walker_cache.demand_miss_rate::total     0.475113                       # miss rate for demand accesses
system.cpu6.dtb_walker_cache.overall_miss_rate::switch_cpus_16.dtb.walker     0.475113                       # miss rate for overall accesses
system.cpu6.dtb_walker_cache.overall_miss_rate::total     0.475113                       # miss rate for overall accesses
system.cpu6.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_16.dtb.walker  9314.285714                       # average ReadReq miss latency
system.cpu6.dtb_walker_cache.ReadReq_avg_miss_latency::total  9314.285714                       # average ReadReq miss latency
system.cpu6.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_16.dtb.walker  9314.285714                       # average overall miss latency
system.cpu6.dtb_walker_cache.demand_avg_miss_latency::total  9314.285714                       # average overall miss latency
system.cpu6.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_16.dtb.walker  9314.285714                       # average overall miss latency
system.cpu6.dtb_walker_cache.overall_avg_miss_latency::total  9314.285714                       # average overall miss latency
system.cpu6.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu6.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dtb_walker_cache.writebacks::writebacks           11                       # number of writebacks
system.cpu6.dtb_walker_cache.writebacks::total           11                       # number of writebacks
system.cpu6.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_16.dtb.walker          105                       # number of ReadReq MSHR misses
system.cpu6.dtb_walker_cache.ReadReq_mshr_misses::total          105                       # number of ReadReq MSHR misses
system.cpu6.dtb_walker_cache.demand_mshr_misses::switch_cpus_16.dtb.walker          105                       # number of demand (read+write) MSHR misses
system.cpu6.dtb_walker_cache.demand_mshr_misses::total          105                       # number of demand (read+write) MSHR misses
system.cpu6.dtb_walker_cache.overall_mshr_misses::switch_cpus_16.dtb.walker          105                       # number of overall MSHR misses
system.cpu6.dtb_walker_cache.overall_mshr_misses::total          105                       # number of overall MSHR misses
system.cpu6.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_16.dtb.walker       873000                       # number of ReadReq MSHR miss cycles
system.cpu6.dtb_walker_cache.ReadReq_mshr_miss_latency::total       873000                       # number of ReadReq MSHR miss cycles
system.cpu6.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_16.dtb.walker       873000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dtb_walker_cache.demand_mshr_miss_latency::total       873000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_16.dtb.walker       873000                       # number of overall MSHR miss cycles
system.cpu6.dtb_walker_cache.overall_mshr_miss_latency::total       873000                       # number of overall MSHR miss cycles
system.cpu6.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_16.dtb.walker     0.475113                       # mshr miss rate for ReadReq accesses
system.cpu6.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.475113                       # mshr miss rate for ReadReq accesses
system.cpu6.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_16.dtb.walker     0.475113                       # mshr miss rate for demand accesses
system.cpu6.dtb_walker_cache.demand_mshr_miss_rate::total     0.475113                       # mshr miss rate for demand accesses
system.cpu6.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_16.dtb.walker     0.475113                       # mshr miss rate for overall accesses
system.cpu6.dtb_walker_cache.overall_mshr_miss_rate::total     0.475113                       # mshr miss rate for overall accesses
system.cpu6.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_16.dtb.walker  8314.285714                       # average ReadReq mshr miss latency
system.cpu6.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  8314.285714                       # average ReadReq mshr miss latency
system.cpu6.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_16.dtb.walker  8314.285714                       # average overall mshr miss latency
system.cpu6.dtb_walker_cache.demand_avg_mshr_miss_latency::total  8314.285714                       # average overall mshr miss latency
system.cpu6.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_16.dtb.walker  8314.285714                       # average overall mshr miss latency
system.cpu6.dtb_walker_cache.overall_avg_mshr_miss_latency::total  8314.285714                       # average overall mshr miss latency
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.replacements            12767                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs            2613630                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs            13279                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           196.824309                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst    15.025918                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::switch_cpus_16.inst   496.974082                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst     0.029347                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::switch_cpus_16.inst     0.970653                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses          5154755                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses         5154755                       # Number of data accesses
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.ReadReq_hits::switch_cpus_16.inst      2558227                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        2558227                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus_16.inst      2558227                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         2558227                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus_16.inst      2558227                       # number of overall hits
system.cpu6.icache.overall_hits::total        2558227                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus_16.inst        12767                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total        12767                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus_16.inst        12767                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total         12767                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus_16.inst        12767                       # number of overall misses
system.cpu6.icache.overall_misses::total        12767                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus_16.inst    178002500                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total    178002500                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus_16.inst    178002500                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total    178002500                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus_16.inst    178002500                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total    178002500                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus_16.inst      2570994                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      2570994                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus_16.inst      2570994                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      2570994                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus_16.inst      2570994                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      2570994                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus_16.inst     0.004966                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.004966                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus_16.inst     0.004966                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.004966                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus_16.inst     0.004966                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.004966                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus_16.inst 13942.390538                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 13942.390538                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus_16.inst 13942.390538                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 13942.390538                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus_16.inst 13942.390538                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 13942.390538                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.writebacks::writebacks        12767                       # number of writebacks
system.cpu6.icache.writebacks::total            12767                       # number of writebacks
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus_16.inst        12767                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total        12767                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus_16.inst        12767                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total        12767                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus_16.inst        12767                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total        12767                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus_16.inst    165235500                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total    165235500                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus_16.inst    165235500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total    165235500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus_16.inst    165235500                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total    165235500                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus_16.inst     0.004966                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.004966                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus_16.inst     0.004966                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.004966                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus_16.inst     0.004966                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.004966                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_16.inst 12942.390538                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 12942.390538                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus_16.inst 12942.390538                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 12942.390538                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus_16.inst 12942.390538                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 12942.390538                       # average overall mshr miss latency
system.cpu6.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu6.itb_walker_cache.tags.replacements           21                       # number of replacements
system.cpu6.itb_walker_cache.tags.tagsinuse    12.006741                       # Cycle average of tags in use
system.cpu6.itb_walker_cache.tags.total_refs          149                       # Total number of references to valid blocks.
system.cpu6.itb_walker_cache.tags.sampled_refs           33                       # Sample count of references to valid blocks.
system.cpu6.itb_walker_cache.tags.avg_refs     4.515152                       # Average number of references to valid blocks.
system.cpu6.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu6.itb_walker_cache.tags.occ_blocks::switch_cpus6.itb.walker     8.010853                       # Average occupied blocks per requestor
system.cpu6.itb_walker_cache.tags.occ_blocks::switch_cpus_16.itb.walker     3.995889                       # Average occupied blocks per requestor
system.cpu6.itb_walker_cache.tags.occ_percent::switch_cpus6.itb.walker     0.500678                       # Average percentage of cache occupancy
system.cpu6.itb_walker_cache.tags.occ_percent::switch_cpus_16.itb.walker     0.249743                       # Average percentage of cache occupancy
system.cpu6.itb_walker_cache.tags.occ_percent::total     0.750421                       # Average percentage of cache occupancy
system.cpu6.itb_walker_cache.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.cpu6.itb_walker_cache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu6.itb_walker_cache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu6.itb_walker_cache.tags.tag_accesses           80                       # Number of tag accesses
system.cpu6.itb_walker_cache.tags.data_accesses           80                       # Number of data accesses
system.cpu6.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu6.itb_walker_cache.ReadReq_hits::switch_cpus_16.itb.walker            7                       # number of ReadReq hits
system.cpu6.itb_walker_cache.ReadReq_hits::total            7                       # number of ReadReq hits
system.cpu6.itb_walker_cache.demand_hits::switch_cpus_16.itb.walker            7                       # number of demand (read+write) hits
system.cpu6.itb_walker_cache.demand_hits::total            7                       # number of demand (read+write) hits
system.cpu6.itb_walker_cache.overall_hits::switch_cpus_16.itb.walker            7                       # number of overall hits
system.cpu6.itb_walker_cache.overall_hits::total            7                       # number of overall hits
system.cpu6.itb_walker_cache.ReadReq_misses::switch_cpus_16.itb.walker           22                       # number of ReadReq misses
system.cpu6.itb_walker_cache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu6.itb_walker_cache.demand_misses::switch_cpus_16.itb.walker           22                       # number of demand (read+write) misses
system.cpu6.itb_walker_cache.demand_misses::total           22                       # number of demand (read+write) misses
system.cpu6.itb_walker_cache.overall_misses::switch_cpus_16.itb.walker           22                       # number of overall misses
system.cpu6.itb_walker_cache.overall_misses::total           22                       # number of overall misses
system.cpu6.itb_walker_cache.ReadReq_miss_latency::switch_cpus_16.itb.walker       127500                       # number of ReadReq miss cycles
system.cpu6.itb_walker_cache.ReadReq_miss_latency::total       127500                       # number of ReadReq miss cycles
system.cpu6.itb_walker_cache.demand_miss_latency::switch_cpus_16.itb.walker       127500                       # number of demand (read+write) miss cycles
system.cpu6.itb_walker_cache.demand_miss_latency::total       127500                       # number of demand (read+write) miss cycles
system.cpu6.itb_walker_cache.overall_miss_latency::switch_cpus_16.itb.walker       127500                       # number of overall miss cycles
system.cpu6.itb_walker_cache.overall_miss_latency::total       127500                       # number of overall miss cycles
system.cpu6.itb_walker_cache.ReadReq_accesses::switch_cpus_16.itb.walker           29                       # number of ReadReq accesses(hits+misses)
system.cpu6.itb_walker_cache.ReadReq_accesses::total           29                       # number of ReadReq accesses(hits+misses)
system.cpu6.itb_walker_cache.demand_accesses::switch_cpus_16.itb.walker           29                       # number of demand (read+write) accesses
system.cpu6.itb_walker_cache.demand_accesses::total           29                       # number of demand (read+write) accesses
system.cpu6.itb_walker_cache.overall_accesses::switch_cpus_16.itb.walker           29                       # number of overall (read+write) accesses
system.cpu6.itb_walker_cache.overall_accesses::total           29                       # number of overall (read+write) accesses
system.cpu6.itb_walker_cache.ReadReq_miss_rate::switch_cpus_16.itb.walker     0.758621                       # miss rate for ReadReq accesses
system.cpu6.itb_walker_cache.ReadReq_miss_rate::total     0.758621                       # miss rate for ReadReq accesses
system.cpu6.itb_walker_cache.demand_miss_rate::switch_cpus_16.itb.walker     0.758621                       # miss rate for demand accesses
system.cpu6.itb_walker_cache.demand_miss_rate::total     0.758621                       # miss rate for demand accesses
system.cpu6.itb_walker_cache.overall_miss_rate::switch_cpus_16.itb.walker     0.758621                       # miss rate for overall accesses
system.cpu6.itb_walker_cache.overall_miss_rate::total     0.758621                       # miss rate for overall accesses
system.cpu6.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_16.itb.walker  5795.454545                       # average ReadReq miss latency
system.cpu6.itb_walker_cache.ReadReq_avg_miss_latency::total  5795.454545                       # average ReadReq miss latency
system.cpu6.itb_walker_cache.demand_avg_miss_latency::switch_cpus_16.itb.walker  5795.454545                       # average overall miss latency
system.cpu6.itb_walker_cache.demand_avg_miss_latency::total  5795.454545                       # average overall miss latency
system.cpu6.itb_walker_cache.overall_avg_miss_latency::switch_cpus_16.itb.walker  5795.454545                       # average overall miss latency
system.cpu6.itb_walker_cache.overall_avg_miss_latency::total  5795.454545                       # average overall miss latency
system.cpu6.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu6.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.itb_walker_cache.writebacks::writebacks            1                       # number of writebacks
system.cpu6.itb_walker_cache.writebacks::total            1                       # number of writebacks
system.cpu6.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_16.itb.walker           22                       # number of ReadReq MSHR misses
system.cpu6.itb_walker_cache.ReadReq_mshr_misses::total           22                       # number of ReadReq MSHR misses
system.cpu6.itb_walker_cache.demand_mshr_misses::switch_cpus_16.itb.walker           22                       # number of demand (read+write) MSHR misses
system.cpu6.itb_walker_cache.demand_mshr_misses::total           22                       # number of demand (read+write) MSHR misses
system.cpu6.itb_walker_cache.overall_mshr_misses::switch_cpus_16.itb.walker           22                       # number of overall MSHR misses
system.cpu6.itb_walker_cache.overall_mshr_misses::total           22                       # number of overall MSHR misses
system.cpu6.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_16.itb.walker       105500                       # number of ReadReq MSHR miss cycles
system.cpu6.itb_walker_cache.ReadReq_mshr_miss_latency::total       105500                       # number of ReadReq MSHR miss cycles
system.cpu6.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_16.itb.walker       105500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.itb_walker_cache.demand_mshr_miss_latency::total       105500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_16.itb.walker       105500                       # number of overall MSHR miss cycles
system.cpu6.itb_walker_cache.overall_mshr_miss_latency::total       105500                       # number of overall MSHR miss cycles
system.cpu6.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_16.itb.walker     0.758621                       # mshr miss rate for ReadReq accesses
system.cpu6.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.758621                       # mshr miss rate for ReadReq accesses
system.cpu6.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_16.itb.walker     0.758621                       # mshr miss rate for demand accesses
system.cpu6.itb_walker_cache.demand_mshr_miss_rate::total     0.758621                       # mshr miss rate for demand accesses
system.cpu6.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_16.itb.walker     0.758621                       # mshr miss rate for overall accesses
system.cpu6.itb_walker_cache.overall_mshr_miss_rate::total     0.758621                       # mshr miss rate for overall accesses
system.cpu6.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_16.itb.walker  4795.454545                       # average ReadReq mshr miss latency
system.cpu6.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  4795.454545                       # average ReadReq mshr miss latency
system.cpu6.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_16.itb.walker  4795.454545                       # average overall mshr miss latency
system.cpu6.itb_walker_cache.demand_avg_mshr_miss_latency::total  4795.454545                       # average overall mshr miss latency
system.cpu6.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_16.itb.walker  4795.454545                       # average overall mshr miss latency
system.cpu6.itb_walker_cache.overall_avg_mshr_miss_latency::total  4795.454545                       # average overall mshr miss latency
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu7.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu7.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu7.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu7.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu7.interrupts.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu7.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu7.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu7.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu7.pwrStateResidencyTicks::OFF  6665241169500                       # Cumulative time (in ticks) in various power states
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_vec_insts                           0                       # number of vector instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu7.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu7.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.replacements            13666                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          832.576010                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs             894956                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            14578                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            61.390863                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   285.827948                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus_17.data   546.748062                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.279129                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus_17.data     0.533934                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.813063                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          912                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          892                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses          1878419                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses         1878419                       # Number of data accesses
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.ReadReq_hits::switch_cpus_17.data       564794                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         564794                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus_17.data       339914                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        339914                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::switch_cpus_17.data           32                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total           32                       # number of SoftPFReq hits
system.cpu7.dcache.demand_hits::switch_cpus_17.data       904708                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          904708                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus_17.data       904740                       # number of overall hits
system.cpu7.dcache.overall_hits::total         904740                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus_17.data        20855                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        20855                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus_17.data         2803                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         2803                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::switch_cpus_17.data           34                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total           34                       # number of SoftPFReq misses
system.cpu7.dcache.demand_misses::switch_cpus_17.data        23658                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         23658                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus_17.data        23692                       # number of overall misses
system.cpu7.dcache.overall_misses::total        23692                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus_17.data    233920500                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    233920500                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus_17.data     31255000                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     31255000                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus_17.data    265175500                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    265175500                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus_17.data    265175500                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    265175500                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus_17.data       585649                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       585649                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus_17.data       342717                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       342717                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::switch_cpus_17.data           66                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total           66                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus_17.data       928366                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       928366                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus_17.data       928432                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       928432                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus_17.data     0.035610                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.035610                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus_17.data     0.008179                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.008179                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::switch_cpus_17.data     0.515152                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.515152                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus_17.data     0.025483                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.025483                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus_17.data     0.025518                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.025518                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus_17.data 11216.518820                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 11216.518820                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus_17.data 11150.552979                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 11150.552979                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus_17.data 11208.703187                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 11208.703187                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus_17.data 11192.617761                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 11192.617761                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.writebacks::writebacks         5010                       # number of writebacks
system.cpu7.dcache.writebacks::total             5010                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus_17.data        20855                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        20855                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus_17.data         2803                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total         2803                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::switch_cpus_17.data           34                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total           34                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus_17.data        23658                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        23658                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus_17.data        23692                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        23692                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_uncacheable::switch_cpus_17.data           12                       # number of ReadReq MSHR uncacheable
system.cpu7.dcache.ReadReq_mshr_uncacheable::total           12                       # number of ReadReq MSHR uncacheable
system.cpu7.dcache.WriteReq_mshr_uncacheable::switch_cpus_17.data          487                       # number of WriteReq MSHR uncacheable
system.cpu7.dcache.WriteReq_mshr_uncacheable::total          487                       # number of WriteReq MSHR uncacheable
system.cpu7.dcache.overall_mshr_uncacheable_misses::switch_cpus_17.data          499                       # number of overall MSHR uncacheable misses
system.cpu7.dcache.overall_mshr_uncacheable_misses::total          499                       # number of overall MSHR uncacheable misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus_17.data    213065500                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    213065500                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus_17.data     28452000                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     28452000                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_17.data       183500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total       183500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus_17.data    241517500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    241517500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus_17.data    241701000                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    241701000                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_17.data      2032500                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total      2032500                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::switch_cpus_17.data      2032500                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total      2032500                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus_17.data     0.035610                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.035610                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus_17.data     0.008179                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.008179                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_17.data     0.515152                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.515152                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus_17.data     0.025483                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.025483                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus_17.data     0.025518                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.025518                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_17.data 10216.518820                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 10216.518820                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_17.data 10150.552979                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 10150.552979                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_17.data  5397.058824                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total  5397.058824                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus_17.data 10208.703187                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 10208.703187                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus_17.data 10201.798075                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 10201.798075                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_17.data       169375                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total       169375                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_17.data  4073.146293                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total  4073.146293                       # average overall mshr uncacheable latency
system.cpu7.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb_walker_cache.tags.replacements           84                       # number of replacements
system.cpu7.dtb_walker_cache.tags.tagsinuse    15.995578                       # Cycle average of tags in use
system.cpu7.dtb_walker_cache.tags.total_refs          148                       # Total number of references to valid blocks.
system.cpu7.dtb_walker_cache.tags.sampled_refs          100                       # Sample count of references to valid blocks.
system.cpu7.dtb_walker_cache.tags.avg_refs     1.480000                       # Average number of references to valid blocks.
system.cpu7.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu7.dtb_walker_cache.tags.occ_blocks::switch_cpus7.dtb.walker     3.005626                       # Average occupied blocks per requestor
system.cpu7.dtb_walker_cache.tags.occ_blocks::switch_cpus_17.dtb.walker    12.989952                       # Average occupied blocks per requestor
system.cpu7.dtb_walker_cache.tags.occ_percent::switch_cpus7.dtb.walker     0.187852                       # Average percentage of cache occupancy
system.cpu7.dtb_walker_cache.tags.occ_percent::switch_cpus_17.dtb.walker     0.811872                       # Average percentage of cache occupancy
system.cpu7.dtb_walker_cache.tags.occ_percent::total     0.999724                       # Average percentage of cache occupancy
system.cpu7.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu7.dtb_walker_cache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu7.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.dtb_walker_cache.tags.tag_accesses          533                       # Number of tag accesses
system.cpu7.dtb_walker_cache.tags.data_accesses          533                       # Number of data accesses
system.cpu7.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb_walker_cache.ReadReq_hits::switch_cpus_17.dtb.walker          130                       # number of ReadReq hits
system.cpu7.dtb_walker_cache.ReadReq_hits::total          130                       # number of ReadReq hits
system.cpu7.dtb_walker_cache.demand_hits::switch_cpus_17.dtb.walker          130                       # number of demand (read+write) hits
system.cpu7.dtb_walker_cache.demand_hits::total          130                       # number of demand (read+write) hits
system.cpu7.dtb_walker_cache.overall_hits::switch_cpus_17.dtb.walker          130                       # number of overall hits
system.cpu7.dtb_walker_cache.overall_hits::total          130                       # number of overall hits
system.cpu7.dtb_walker_cache.ReadReq_misses::switch_cpus_17.dtb.walker           91                       # number of ReadReq misses
system.cpu7.dtb_walker_cache.ReadReq_misses::total           91                       # number of ReadReq misses
system.cpu7.dtb_walker_cache.demand_misses::switch_cpus_17.dtb.walker           91                       # number of demand (read+write) misses
system.cpu7.dtb_walker_cache.demand_misses::total           91                       # number of demand (read+write) misses
system.cpu7.dtb_walker_cache.overall_misses::switch_cpus_17.dtb.walker           91                       # number of overall misses
system.cpu7.dtb_walker_cache.overall_misses::total           91                       # number of overall misses
system.cpu7.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_17.dtb.walker       960000                       # number of ReadReq miss cycles
system.cpu7.dtb_walker_cache.ReadReq_miss_latency::total       960000                       # number of ReadReq miss cycles
system.cpu7.dtb_walker_cache.demand_miss_latency::switch_cpus_17.dtb.walker       960000                       # number of demand (read+write) miss cycles
system.cpu7.dtb_walker_cache.demand_miss_latency::total       960000                       # number of demand (read+write) miss cycles
system.cpu7.dtb_walker_cache.overall_miss_latency::switch_cpus_17.dtb.walker       960000                       # number of overall miss cycles
system.cpu7.dtb_walker_cache.overall_miss_latency::total       960000                       # number of overall miss cycles
system.cpu7.dtb_walker_cache.ReadReq_accesses::switch_cpus_17.dtb.walker          221                       # number of ReadReq accesses(hits+misses)
system.cpu7.dtb_walker_cache.ReadReq_accesses::total          221                       # number of ReadReq accesses(hits+misses)
system.cpu7.dtb_walker_cache.demand_accesses::switch_cpus_17.dtb.walker          221                       # number of demand (read+write) accesses
system.cpu7.dtb_walker_cache.demand_accesses::total          221                       # number of demand (read+write) accesses
system.cpu7.dtb_walker_cache.overall_accesses::switch_cpus_17.dtb.walker          221                       # number of overall (read+write) accesses
system.cpu7.dtb_walker_cache.overall_accesses::total          221                       # number of overall (read+write) accesses
system.cpu7.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_17.dtb.walker     0.411765                       # miss rate for ReadReq accesses
system.cpu7.dtb_walker_cache.ReadReq_miss_rate::total     0.411765                       # miss rate for ReadReq accesses
system.cpu7.dtb_walker_cache.demand_miss_rate::switch_cpus_17.dtb.walker     0.411765                       # miss rate for demand accesses
system.cpu7.dtb_walker_cache.demand_miss_rate::total     0.411765                       # miss rate for demand accesses
system.cpu7.dtb_walker_cache.overall_miss_rate::switch_cpus_17.dtb.walker     0.411765                       # miss rate for overall accesses
system.cpu7.dtb_walker_cache.overall_miss_rate::total     0.411765                       # miss rate for overall accesses
system.cpu7.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_17.dtb.walker 10549.450549                       # average ReadReq miss latency
system.cpu7.dtb_walker_cache.ReadReq_avg_miss_latency::total 10549.450549                       # average ReadReq miss latency
system.cpu7.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_17.dtb.walker 10549.450549                       # average overall miss latency
system.cpu7.dtb_walker_cache.demand_avg_miss_latency::total 10549.450549                       # average overall miss latency
system.cpu7.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_17.dtb.walker 10549.450549                       # average overall miss latency
system.cpu7.dtb_walker_cache.overall_avg_miss_latency::total 10549.450549                       # average overall miss latency
system.cpu7.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu7.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dtb_walker_cache.writebacks::writebacks           11                       # number of writebacks
system.cpu7.dtb_walker_cache.writebacks::total           11                       # number of writebacks
system.cpu7.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_17.dtb.walker           91                       # number of ReadReq MSHR misses
system.cpu7.dtb_walker_cache.ReadReq_mshr_misses::total           91                       # number of ReadReq MSHR misses
system.cpu7.dtb_walker_cache.demand_mshr_misses::switch_cpus_17.dtb.walker           91                       # number of demand (read+write) MSHR misses
system.cpu7.dtb_walker_cache.demand_mshr_misses::total           91                       # number of demand (read+write) MSHR misses
system.cpu7.dtb_walker_cache.overall_mshr_misses::switch_cpus_17.dtb.walker           91                       # number of overall MSHR misses
system.cpu7.dtb_walker_cache.overall_mshr_misses::total           91                       # number of overall MSHR misses
system.cpu7.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_17.dtb.walker       869000                       # number of ReadReq MSHR miss cycles
system.cpu7.dtb_walker_cache.ReadReq_mshr_miss_latency::total       869000                       # number of ReadReq MSHR miss cycles
system.cpu7.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_17.dtb.walker       869000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dtb_walker_cache.demand_mshr_miss_latency::total       869000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_17.dtb.walker       869000                       # number of overall MSHR miss cycles
system.cpu7.dtb_walker_cache.overall_mshr_miss_latency::total       869000                       # number of overall MSHR miss cycles
system.cpu7.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_17.dtb.walker     0.411765                       # mshr miss rate for ReadReq accesses
system.cpu7.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.411765                       # mshr miss rate for ReadReq accesses
system.cpu7.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_17.dtb.walker     0.411765                       # mshr miss rate for demand accesses
system.cpu7.dtb_walker_cache.demand_mshr_miss_rate::total     0.411765                       # mshr miss rate for demand accesses
system.cpu7.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_17.dtb.walker     0.411765                       # mshr miss rate for overall accesses
system.cpu7.dtb_walker_cache.overall_mshr_miss_rate::total     0.411765                       # mshr miss rate for overall accesses
system.cpu7.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_17.dtb.walker  9549.450549                       # average ReadReq mshr miss latency
system.cpu7.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9549.450549                       # average ReadReq mshr miss latency
system.cpu7.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_17.dtb.walker  9549.450549                       # average overall mshr miss latency
system.cpu7.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9549.450549                       # average overall mshr miss latency
system.cpu7.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_17.dtb.walker  9549.450549                       # average overall mshr miss latency
system.cpu7.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9549.450549                       # average overall mshr miss latency
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.replacements            12387                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            2576899                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs            12899                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           199.775099                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst    28.989179                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus_17.inst   483.010821                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.056619                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus_17.inst     0.943381                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses          5128451                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses         5128451                       # Number of data accesses
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.ReadReq_hits::switch_cpus_17.inst      2545645                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        2545645                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus_17.inst      2545645                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         2545645                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus_17.inst      2545645                       # number of overall hits
system.cpu7.icache.overall_hits::total        2545645                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus_17.inst        12387                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total        12387                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus_17.inst        12387                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total         12387                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus_17.inst        12387                       # number of overall misses
system.cpu7.icache.overall_misses::total        12387                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus_17.inst    177508000                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total    177508000                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus_17.inst    177508000                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total    177508000                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus_17.inst    177508000                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total    177508000                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus_17.inst      2558032                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      2558032                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus_17.inst      2558032                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      2558032                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus_17.inst      2558032                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      2558032                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus_17.inst     0.004842                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.004842                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus_17.inst     0.004842                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.004842                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus_17.inst     0.004842                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.004842                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus_17.inst 14330.184871                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 14330.184871                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus_17.inst 14330.184871                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 14330.184871                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus_17.inst 14330.184871                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 14330.184871                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.writebacks::writebacks        12387                       # number of writebacks
system.cpu7.icache.writebacks::total            12387                       # number of writebacks
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus_17.inst        12387                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total        12387                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus_17.inst        12387                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total        12387                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus_17.inst        12387                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total        12387                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus_17.inst    165121000                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total    165121000                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus_17.inst    165121000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total    165121000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus_17.inst    165121000                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total    165121000                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus_17.inst     0.004842                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.004842                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus_17.inst     0.004842                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.004842                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus_17.inst     0.004842                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.004842                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_17.inst 13330.184871                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 13330.184871                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus_17.inst 13330.184871                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 13330.184871                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus_17.inst 13330.184871                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 13330.184871                       # average overall mshr miss latency
system.cpu7.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu7.itb_walker_cache.tags.replacements           41                       # number of replacements
system.cpu7.itb_walker_cache.tags.tagsinuse     4.994873                       # Cycle average of tags in use
system.cpu7.itb_walker_cache.tags.total_refs           16                       # Total number of references to valid blocks.
system.cpu7.itb_walker_cache.tags.sampled_refs           46                       # Sample count of references to valid blocks.
system.cpu7.itb_walker_cache.tags.avg_refs     0.347826                       # Average number of references to valid blocks.
system.cpu7.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu7.itb_walker_cache.tags.occ_blocks::switch_cpus7.itb.walker            1                       # Average occupied blocks per requestor
system.cpu7.itb_walker_cache.tags.occ_blocks::switch_cpus_17.itb.walker     3.994873                       # Average occupied blocks per requestor
system.cpu7.itb_walker_cache.tags.occ_percent::switch_cpus7.itb.walker     0.062500                       # Average percentage of cache occupancy
system.cpu7.itb_walker_cache.tags.occ_percent::switch_cpus_17.itb.walker     0.249680                       # Average percentage of cache occupancy
system.cpu7.itb_walker_cache.tags.occ_percent::total     0.312180                       # Average percentage of cache occupancy
system.cpu7.itb_walker_cache.tags.occ_task_id_blocks::1024            5                       # Occupied blocks per task id
system.cpu7.itb_walker_cache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu7.itb_walker_cache.tags.occ_task_id_percent::1024     0.312500                       # Percentage of cache occupancy per task id
system.cpu7.itb_walker_cache.tags.tag_accesses          185                       # Number of tag accesses
system.cpu7.itb_walker_cache.tags.data_accesses          185                       # Number of data accesses
system.cpu7.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.cpu7.itb_walker_cache.ReadReq_hits::switch_cpus_17.itb.walker           10                       # number of ReadReq hits
system.cpu7.itb_walker_cache.ReadReq_hits::total           10                       # number of ReadReq hits
system.cpu7.itb_walker_cache.demand_hits::switch_cpus_17.itb.walker           10                       # number of demand (read+write) hits
system.cpu7.itb_walker_cache.demand_hits::total           10                       # number of demand (read+write) hits
system.cpu7.itb_walker_cache.overall_hits::switch_cpus_17.itb.walker           10                       # number of overall hits
system.cpu7.itb_walker_cache.overall_hits::total           10                       # number of overall hits
system.cpu7.itb_walker_cache.ReadReq_misses::switch_cpus_17.itb.walker           55                       # number of ReadReq misses
system.cpu7.itb_walker_cache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu7.itb_walker_cache.demand_misses::switch_cpus_17.itb.walker           55                       # number of demand (read+write) misses
system.cpu7.itb_walker_cache.demand_misses::total           55                       # number of demand (read+write) misses
system.cpu7.itb_walker_cache.overall_misses::switch_cpus_17.itb.walker           55                       # number of overall misses
system.cpu7.itb_walker_cache.overall_misses::total           55                       # number of overall misses
system.cpu7.itb_walker_cache.ReadReq_miss_latency::switch_cpus_17.itb.walker       250000                       # number of ReadReq miss cycles
system.cpu7.itb_walker_cache.ReadReq_miss_latency::total       250000                       # number of ReadReq miss cycles
system.cpu7.itb_walker_cache.demand_miss_latency::switch_cpus_17.itb.walker       250000                       # number of demand (read+write) miss cycles
system.cpu7.itb_walker_cache.demand_miss_latency::total       250000                       # number of demand (read+write) miss cycles
system.cpu7.itb_walker_cache.overall_miss_latency::switch_cpus_17.itb.walker       250000                       # number of overall miss cycles
system.cpu7.itb_walker_cache.overall_miss_latency::total       250000                       # number of overall miss cycles
system.cpu7.itb_walker_cache.ReadReq_accesses::switch_cpus_17.itb.walker           65                       # number of ReadReq accesses(hits+misses)
system.cpu7.itb_walker_cache.ReadReq_accesses::total           65                       # number of ReadReq accesses(hits+misses)
system.cpu7.itb_walker_cache.demand_accesses::switch_cpus_17.itb.walker           65                       # number of demand (read+write) accesses
system.cpu7.itb_walker_cache.demand_accesses::total           65                       # number of demand (read+write) accesses
system.cpu7.itb_walker_cache.overall_accesses::switch_cpus_17.itb.walker           65                       # number of overall (read+write) accesses
system.cpu7.itb_walker_cache.overall_accesses::total           65                       # number of overall (read+write) accesses
system.cpu7.itb_walker_cache.ReadReq_miss_rate::switch_cpus_17.itb.walker     0.846154                       # miss rate for ReadReq accesses
system.cpu7.itb_walker_cache.ReadReq_miss_rate::total     0.846154                       # miss rate for ReadReq accesses
system.cpu7.itb_walker_cache.demand_miss_rate::switch_cpus_17.itb.walker     0.846154                       # miss rate for demand accesses
system.cpu7.itb_walker_cache.demand_miss_rate::total     0.846154                       # miss rate for demand accesses
system.cpu7.itb_walker_cache.overall_miss_rate::switch_cpus_17.itb.walker     0.846154                       # miss rate for overall accesses
system.cpu7.itb_walker_cache.overall_miss_rate::total     0.846154                       # miss rate for overall accesses
system.cpu7.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_17.itb.walker  4545.454545                       # average ReadReq miss latency
system.cpu7.itb_walker_cache.ReadReq_avg_miss_latency::total  4545.454545                       # average ReadReq miss latency
system.cpu7.itb_walker_cache.demand_avg_miss_latency::switch_cpus_17.itb.walker  4545.454545                       # average overall miss latency
system.cpu7.itb_walker_cache.demand_avg_miss_latency::total  4545.454545                       # average overall miss latency
system.cpu7.itb_walker_cache.overall_avg_miss_latency::switch_cpus_17.itb.walker  4545.454545                       # average overall miss latency
system.cpu7.itb_walker_cache.overall_avg_miss_latency::total  4545.454545                       # average overall miss latency
system.cpu7.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu7.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_17.itb.walker           55                       # number of ReadReq MSHR misses
system.cpu7.itb_walker_cache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu7.itb_walker_cache.demand_mshr_misses::switch_cpus_17.itb.walker           55                       # number of demand (read+write) MSHR misses
system.cpu7.itb_walker_cache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu7.itb_walker_cache.overall_mshr_misses::switch_cpus_17.itb.walker           55                       # number of overall MSHR misses
system.cpu7.itb_walker_cache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu7.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_17.itb.walker       195000                       # number of ReadReq MSHR miss cycles
system.cpu7.itb_walker_cache.ReadReq_mshr_miss_latency::total       195000                       # number of ReadReq MSHR miss cycles
system.cpu7.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_17.itb.walker       195000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.itb_walker_cache.demand_mshr_miss_latency::total       195000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_17.itb.walker       195000                       # number of overall MSHR miss cycles
system.cpu7.itb_walker_cache.overall_mshr_miss_latency::total       195000                       # number of overall MSHR miss cycles
system.cpu7.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_17.itb.walker     0.846154                       # mshr miss rate for ReadReq accesses
system.cpu7.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.846154                       # mshr miss rate for ReadReq accesses
system.cpu7.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_17.itb.walker     0.846154                       # mshr miss rate for demand accesses
system.cpu7.itb_walker_cache.demand_mshr_miss_rate::total     0.846154                       # mshr miss rate for demand accesses
system.cpu7.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_17.itb.walker     0.846154                       # mshr miss rate for overall accesses
system.cpu7.itb_walker_cache.overall_mshr_miss_rate::total     0.846154                       # mshr miss rate for overall accesses
system.cpu7.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_17.itb.walker  3545.454545                       # average ReadReq mshr miss latency
system.cpu7.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  3545.454545                       # average ReadReq mshr miss latency
system.cpu7.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_17.itb.walker  3545.454545                       # average overall mshr miss latency
system.cpu7.itb_walker_cache.demand_avg_mshr_miss_latency::total  3545.454545                       # average overall mshr miss latency
system.cpu7.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_17.itb.walker  3545.454545                       # average overall mshr miss latency
system.cpu7.itb_walker_cache.overall_avg_mshr_miss_latency::total  3545.454545                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  193                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 193                       # Transaction distribution
system.iobus.trans_dist::WriteReq               12513                       # Transaction distribution
system.iobus.trans_dist::WriteResp              12513                       # Transaction distribution
system.iobus.trans_dist::MessageReq                15                       # Transaction distribution
system.iobus.trans_dist::MessageResp               15                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio          690                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          690                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side        24722                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total        24722                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           30                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           30                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   25442                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio          390                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          390                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side       787016                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::total       787016                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           60                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total           60                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   787466                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                30000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer3.occupancy               623500                       # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy            63771361                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              465000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            12434000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               15000                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                12361                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                12377                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               111249                       # Number of tag accesses
system.iocache.tags.data_accesses              111249                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::pc.south_bridge.ide           73                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               73                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::pc.south_bridge.ide        12288                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        12288                       # number of WriteLineReq misses
system.iocache.demand_misses::pc.south_bridge.ide        12361                       # number of demand (read+write) misses
system.iocache.demand_misses::total             12361                       # number of demand (read+write) misses
system.iocache.overall_misses::pc.south_bridge.ide        12361                       # number of overall misses
system.iocache.overall_misses::total            12361                       # number of overall misses
system.iocache.ReadReq_miss_latency::pc.south_bridge.ide      8645484                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      8645484                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::pc.south_bridge.ide   1477847877                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1477847877                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::pc.south_bridge.ide   1486493361                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1486493361                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::pc.south_bridge.ide   1486493361                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1486493361                       # number of overall miss cycles
system.iocache.ReadReq_accesses::pc.south_bridge.ide           73                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             73                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::pc.south_bridge.ide        12288                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        12288                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::pc.south_bridge.ide        12361                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           12361                       # number of demand (read+write) accesses
system.iocache.overall_accesses::pc.south_bridge.ide        12361                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          12361                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::pc.south_bridge.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::pc.south_bridge.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 118431.287671                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118431.287671                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::pc.south_bridge.ide 120267.568115                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 120267.568115                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::pc.south_bridge.ide 120256.723647                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 120256.723647                       # average overall miss latency
system.iocache.overall_avg_miss_latency::pc.south_bridge.ide 120256.723647                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 120256.723647                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks           12288                       # number of writebacks
system.iocache.writebacks::total                12288                       # number of writebacks
system.iocache.ReadReq_mshr_misses::pc.south_bridge.ide           73                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           73                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::pc.south_bridge.ide        12288                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        12288                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::pc.south_bridge.ide        12361                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        12361                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::pc.south_bridge.ide        12361                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        12361                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide      4995484                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4995484                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::pc.south_bridge.ide    862697204                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    862697204                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::pc.south_bridge.ide    867692688                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    867692688                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::pc.south_bridge.ide    867692688                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    867692688                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 68431.287671                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68431.287671                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::pc.south_bridge.ide 70206.478190                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 70206.478190                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 70195.994499                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 70195.994499                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 70195.994499                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 70195.994499                       # average overall mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued           191513                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              281518                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                90005                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                     0                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                      4007                       # number of replacements
system.l2.tags.tagsinuse                 31477.022410                       # Cycle average of tags in use
system.l2.tags.total_refs                     2528175                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     35738                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     70.741927                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1695.077685                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.dtb.walker            3                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst  1382.297509                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  2957.062838                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   840.313653                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1602.628988                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   151.533469                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   366.773744                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.dtb.walker     0.623801                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   526.351380                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data  2975.453495                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.dtb.walker     3.286759                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst  1170.079492                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data  5994.696618                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.dtb.walker            4                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst   630.544846                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data  2300.025341                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst  1136.933552                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data  3106.013959                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst   335.557429                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data  1366.578097                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_10.inst   153.006693                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_10.data   553.862090                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_11.inst   111.494126                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_11.data   534.118317                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_12.inst    30.871496                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_12.data   359.121905                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_13.dtb.walker     0.999731                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_13.inst    16.952541                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_13.data   131.208192                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_14.inst     8.597853                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_14.data   240.552690                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_15.inst     2.993816                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_15.data   196.425931                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_16.inst     8.595019                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_16.data   232.958004                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_17.inst    35.737689                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_17.data   310.693663                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.051730                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.dtb.walker     0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.042184                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.090242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.025644                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.048908                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.004624                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.011193                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.dtb.walker     0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.016063                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.090804                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.dtb.walker     0.000100                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.035708                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.182944                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.dtb.walker     0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.019243                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.070191                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.034696                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.094788                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.010240                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.041705                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_10.inst     0.004669                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_10.data     0.016903                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_11.inst     0.003403                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_11.data     0.016300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_12.inst     0.000942                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_12.data     0.010960                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_13.dtb.walker     0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_13.inst     0.000517                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_13.data     0.004004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_14.inst     0.000262                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_14.data     0.007341                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_15.inst     0.000091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_15.data     0.005994                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_16.inst     0.000262                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_16.data     0.007109                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_17.inst     0.001091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_17.data     0.009482                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.960602                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         31731                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        31731                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.968353                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1931758                       # Number of tag accesses
system.l2.tags.data_accesses                  1931758                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        37309                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            37309                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        20248                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            20248                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data           19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_10.data         3310                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_11.data         1038                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_12.data         1329                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_13.data          940                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_14.data          945                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_15.data         1010                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_16.data          966                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_17.data          957                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                10514                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data           31                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_10.data         2196                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_11.data          589                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_12.data          144                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_13.data          550                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_14.data          684                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_15.data          531                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_16.data          577                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_17.data          564                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5866                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          149                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_10.inst        18634                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_11.inst        13075                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_12.inst        11722                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_13.inst        10904                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_14.inst        12934                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_15.inst        12151                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_16.inst        12758                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_17.inst        12342                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             104669                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.dtb.walker            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.itb.walker           14                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data           59                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_10.dtb.walker          201                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_10.itb.walker          126                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_10.data         8336                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_11.dtb.walker           96                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_11.itb.walker           20                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_11.data         7399                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_12.dtb.walker           53                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_12.itb.walker            3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_12.data         2493                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_13.dtb.walker           52                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_13.itb.walker            2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_13.data         7775                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_14.dtb.walker           55                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_14.itb.walker            2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_14.data         6795                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_15.dtb.walker           54                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_15.itb.walker            3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_15.data         6370                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_16.dtb.walker           57                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_16.itb.walker            4                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_16.data         7833                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_17.dtb.walker           61                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_17.itb.walker            3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_17.data         7394                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             55261                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.dtb.walker            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.itb.walker           14                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.inst          149                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data           90                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_10.dtb.walker          201                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_10.itb.walker          126                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_10.inst        18634                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_10.data        10532                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_11.dtb.walker           96                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_11.itb.walker           20                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_11.inst        13075                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_11.data         7988                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_12.dtb.walker           53                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_12.itb.walker            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_12.inst        11722                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_12.data         2637                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_13.dtb.walker           52                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_13.itb.walker            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_13.inst        10904                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_13.data         8325                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_14.dtb.walker           55                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_14.itb.walker            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_14.inst        12934                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_14.data         7479                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_15.dtb.walker           54                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_15.itb.walker            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_15.inst        12151                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_15.data         6901                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_16.dtb.walker           57                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_16.itb.walker            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_16.inst        12758                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_16.data         8410                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_17.dtb.walker           61                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_17.itb.walker            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_17.inst        12342                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_17.data         7958                       # number of demand (read+write) hits
system.l2.demand_hits::total                   165796                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.dtb.walker            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.itb.walker           14                       # number of overall hits
system.l2.overall_hits::switch_cpus0.inst          149                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data           90                       # number of overall hits
system.l2.overall_hits::switch_cpus_10.dtb.walker          201                       # number of overall hits
system.l2.overall_hits::switch_cpus_10.itb.walker          126                       # number of overall hits
system.l2.overall_hits::switch_cpus_10.inst        18634                       # number of overall hits
system.l2.overall_hits::switch_cpus_10.data        10532                       # number of overall hits
system.l2.overall_hits::switch_cpus_11.dtb.walker           96                       # number of overall hits
system.l2.overall_hits::switch_cpus_11.itb.walker           20                       # number of overall hits
system.l2.overall_hits::switch_cpus_11.inst        13075                       # number of overall hits
system.l2.overall_hits::switch_cpus_11.data         7988                       # number of overall hits
system.l2.overall_hits::switch_cpus_12.dtb.walker           53                       # number of overall hits
system.l2.overall_hits::switch_cpus_12.itb.walker            3                       # number of overall hits
system.l2.overall_hits::switch_cpus_12.inst        11722                       # number of overall hits
system.l2.overall_hits::switch_cpus_12.data         2637                       # number of overall hits
system.l2.overall_hits::switch_cpus_13.dtb.walker           52                       # number of overall hits
system.l2.overall_hits::switch_cpus_13.itb.walker            2                       # number of overall hits
system.l2.overall_hits::switch_cpus_13.inst        10904                       # number of overall hits
system.l2.overall_hits::switch_cpus_13.data         8325                       # number of overall hits
system.l2.overall_hits::switch_cpus_14.dtb.walker           55                       # number of overall hits
system.l2.overall_hits::switch_cpus_14.itb.walker            2                       # number of overall hits
system.l2.overall_hits::switch_cpus_14.inst        12934                       # number of overall hits
system.l2.overall_hits::switch_cpus_14.data         7479                       # number of overall hits
system.l2.overall_hits::switch_cpus_15.dtb.walker           54                       # number of overall hits
system.l2.overall_hits::switch_cpus_15.itb.walker            3                       # number of overall hits
system.l2.overall_hits::switch_cpus_15.inst        12151                       # number of overall hits
system.l2.overall_hits::switch_cpus_15.data         6901                       # number of overall hits
system.l2.overall_hits::switch_cpus_16.dtb.walker           57                       # number of overall hits
system.l2.overall_hits::switch_cpus_16.itb.walker            4                       # number of overall hits
system.l2.overall_hits::switch_cpus_16.inst        12758                       # number of overall hits
system.l2.overall_hits::switch_cpus_16.data         8410                       # number of overall hits
system.l2.overall_hits::switch_cpus_17.dtb.walker           61                       # number of overall hits
system.l2.overall_hits::switch_cpus_17.itb.walker            3                       # number of overall hits
system.l2.overall_hits::switch_cpus_17.inst        12342                       # number of overall hits
system.l2.overall_hits::switch_cpus_17.data         7958                       # number of overall hits
system.l2.overall_hits::total                  165796                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus_10.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_11.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_12.data           64                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_13.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_14.data            6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_15.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_16.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_17.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                106                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_10.data          402                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_11.data          389                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_12.data          193                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_13.data           18                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_14.data           56                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_15.data           45                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_16.data          107                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_17.data           44                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1255                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_10.inst          165                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_11.inst          115                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_12.inst           33                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_13.inst           17                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_14.inst            9                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_15.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_16.inst            9                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_17.inst           45                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              397                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus_10.data          352                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_11.data          334                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_12.data          296                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_13.dtb.walker            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_13.data          213                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_14.data          296                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_15.data          265                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_16.data          226                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_17.data          619                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2602                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_10.inst          165                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_10.data          754                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_11.inst          115                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_11.data          723                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_12.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_12.data          489                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_13.dtb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_13.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_13.data          231                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_14.inst            9                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_14.data          352                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_15.inst            3                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_15.data          310                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_16.inst            9                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_16.data          333                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_17.inst           45                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_17.data          663                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4254                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst            1                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data            1                       # number of overall misses
system.l2.overall_misses::switch_cpus_10.inst          165                       # number of overall misses
system.l2.overall_misses::switch_cpus_10.data          754                       # number of overall misses
system.l2.overall_misses::switch_cpus_11.inst          115                       # number of overall misses
system.l2.overall_misses::switch_cpus_11.data          723                       # number of overall misses
system.l2.overall_misses::switch_cpus_12.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus_12.data          489                       # number of overall misses
system.l2.overall_misses::switch_cpus_13.dtb.walker            1                       # number of overall misses
system.l2.overall_misses::switch_cpus_13.inst           17                       # number of overall misses
system.l2.overall_misses::switch_cpus_13.data          231                       # number of overall misses
system.l2.overall_misses::switch_cpus_14.inst            9                       # number of overall misses
system.l2.overall_misses::switch_cpus_14.data          352                       # number of overall misses
system.l2.overall_misses::switch_cpus_15.inst            3                       # number of overall misses
system.l2.overall_misses::switch_cpus_15.data          310                       # number of overall misses
system.l2.overall_misses::switch_cpus_16.inst            9                       # number of overall misses
system.l2.overall_misses::switch_cpus_16.data          333                       # number of overall misses
system.l2.overall_misses::switch_cpus_17.inst           45                       # number of overall misses
system.l2.overall_misses::switch_cpus_17.data          663                       # number of overall misses
system.l2.overall_misses::total                  4254                       # number of overall misses
system.l2.UpgradeReq_miss_latency::switch_cpus_10.data       147500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_11.data       146500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_12.data        59000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_15.data        89500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_16.data        88500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_17.data       119000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       650000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_10.data     37246000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_11.data     36324500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_12.data     18160000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_13.data      3038000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_14.data      7310500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_15.data      5824000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_16.data      9441000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_17.data      4771500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     122115500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_10.inst     18654500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_11.inst     11359000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_12.inst      5814000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_13.inst      2502000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_14.inst      2114500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_15.inst       765000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_16.inst       750000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_17.inst      5979000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     47938000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_10.data     74583500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_11.data     70347000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_12.data     50283000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_13.dtb.walker       613500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_13.data     57669500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_14.data     66219000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_15.data     60836500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_16.data     57536000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_17.data     81363500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    519451500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus_10.inst     18654500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_10.data    111829500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_11.inst     11359000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_11.data    106671500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_12.inst      5814000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_12.data     68443000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_13.dtb.walker       613500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_13.inst      2502000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_13.data     60707500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_14.inst      2114500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_14.data     73529500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_15.inst       765000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_15.data     66660500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_16.inst       750000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_16.data     66977000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_17.inst      5979000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_17.data     86135000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        689505000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus_10.inst     18654500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_10.data    111829500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_11.inst     11359000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_11.data    106671500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_12.inst      5814000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_12.data     68443000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_13.dtb.walker       613500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_13.inst      2502000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_13.data     60707500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_14.inst      2114500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_14.data     73529500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_15.inst       765000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_15.data     66660500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_16.inst       750000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_16.data     66977000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_17.inst      5979000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_17.data     86135000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       689505000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        37309                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        37309                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        20248                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        20248                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_10.data         3317                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_11.data         1046                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_12.data         1393                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_13.data          945                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_14.data          951                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_15.data         1015                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_16.data          970                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_17.data          964                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            10620                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           32                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_10.data         2598                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_11.data          978                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_12.data          337                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_13.data          568                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_14.data          740                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_15.data          576                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_16.data          684                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_17.data          608                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7121                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst          150                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_10.inst        18799                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_11.inst        13190                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_12.inst        11755                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_13.inst        10921                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_14.inst        12943                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_15.inst        12154                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_16.inst        12767                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_17.inst        12387                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         105066                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.dtb.walker            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.itb.walker           14                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data           59                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_10.dtb.walker          201                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_10.itb.walker          126                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_10.data         8688                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_11.dtb.walker           96                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_11.itb.walker           20                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_11.data         7733                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_12.dtb.walker           53                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_12.itb.walker            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_12.data         2789                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_13.dtb.walker           53                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_13.itb.walker            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_13.data         7988                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_14.dtb.walker           55                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_14.itb.walker            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_14.data         7091                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_15.dtb.walker           54                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_15.itb.walker            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_15.data         6635                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_16.dtb.walker           57                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_16.itb.walker            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_16.data         8059                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_17.dtb.walker           61                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_17.itb.walker            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_17.data         8013                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         57863                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.dtb.walker            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.itb.walker           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst          150                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data           91                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_10.dtb.walker          201                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_10.itb.walker          126                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_10.inst        18799                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_10.data        11286                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_11.dtb.walker           96                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_11.itb.walker           20                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_11.inst        13190                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_11.data         8711                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_12.dtb.walker           53                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_12.itb.walker            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_12.inst        11755                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_12.data         3126                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_13.dtb.walker           53                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_13.itb.walker            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_13.inst        10921                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_13.data         8556                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_14.dtb.walker           55                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_14.itb.walker            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_14.inst        12943                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_14.data         7831                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_15.dtb.walker           54                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_15.itb.walker            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_15.inst        12154                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_15.data         7211                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_16.dtb.walker           57                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_16.itb.walker            4                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_16.inst        12767                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_16.data         8743                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_17.dtb.walker           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_17.itb.walker            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_17.inst        12387                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_17.data         8621                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               170050                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.dtb.walker            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.itb.walker           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst          150                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data           91                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_10.dtb.walker          201                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_10.itb.walker          126                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_10.inst        18799                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_10.data        11286                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_11.dtb.walker           96                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_11.itb.walker           20                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_11.inst        13190                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_11.data         8711                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_12.dtb.walker           53                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_12.itb.walker            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_12.inst        11755                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_12.data         3126                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_13.dtb.walker           53                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_13.itb.walker            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_13.inst        10921                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_13.data         8556                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_14.dtb.walker           55                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_14.itb.walker            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_14.inst        12943                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_14.data         7831                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_15.dtb.walker           54                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_15.itb.walker            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_15.inst        12154                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_15.data         7211                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_16.dtb.walker           57                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_16.itb.walker            4                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_16.inst        12767                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_16.data         8743                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_17.dtb.walker           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_17.itb.walker            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_17.inst        12387                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_17.data         8621                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              170050                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_10.data     0.002110                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_11.data     0.007648                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_12.data     0.045944                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_13.data     0.005291                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_14.data     0.006309                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_15.data     0.004926                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_16.data     0.004124                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_17.data     0.007261                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.009981                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.031250                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_10.data     0.154734                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_11.data     0.397751                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_12.data     0.572700                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_13.data     0.031690                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_14.data     0.075676                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_15.data     0.078125                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_16.data     0.156433                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_17.data     0.072368                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.176239                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.006667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_10.inst     0.008777                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_11.inst     0.008719                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_12.inst     0.002807                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_13.inst     0.001557                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_14.inst     0.000695                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_15.inst     0.000247                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_16.inst     0.000705                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_17.inst     0.003633                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003779                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_10.data     0.040516                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_11.data     0.043192                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_12.data     0.106131                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_13.dtb.walker     0.018868                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_13.data     0.026665                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_14.data     0.041743                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_15.data     0.039940                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_16.data     0.028043                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_17.data     0.077249                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.044968                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.006667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.010989                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_10.inst     0.008777                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_10.data     0.066808                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_11.inst     0.008719                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_11.data     0.082999                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_12.inst     0.002807                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_12.data     0.156430                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_13.dtb.walker     0.018868                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_13.inst     0.001557                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_13.data     0.026999                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_14.inst     0.000695                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_14.data     0.044950                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_15.inst     0.000247                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_15.data     0.042990                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_16.inst     0.000705                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_16.data     0.038088                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_17.inst     0.003633                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_17.data     0.076905                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.025016                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.006667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.010989                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_10.inst     0.008777                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_10.data     0.066808                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_11.inst     0.008719                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_11.data     0.082999                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_12.inst     0.002807                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_12.data     0.156430                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_13.dtb.walker     0.018868                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_13.inst     0.001557                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_13.data     0.026999                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_14.inst     0.000695                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_14.data     0.044950                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_15.inst     0.000247                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_15.data     0.042990                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_16.inst     0.000705                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_16.data     0.038088                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_17.inst     0.003633                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_17.data     0.076905                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.025016                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_10.data 21071.428571                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_11.data 18312.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_12.data   921.875000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_15.data        17900                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_16.data        22125                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_17.data        17000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6132.075472                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_10.data 92651.741294                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_11.data 93379.177378                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_12.data 94093.264249                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_13.data 168777.777778                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_14.data 130544.642857                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_15.data 129422.222222                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_16.data 88233.644860                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_17.data 108443.181818                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97303.187251                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_10.inst 113057.575758                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_11.inst 98773.913043                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_12.inst 176181.818182                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_13.inst 147176.470588                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_14.inst 234944.444444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_15.inst       255000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_16.inst 83333.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_17.inst 132866.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 120750.629723                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_10.data 211884.943182                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_11.data 210619.760479                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_12.data       169875                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_13.dtb.walker       613500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_13.data 270748.826291                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_14.data 223712.837838                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_15.data 229571.698113                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_16.data 254584.070796                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_17.data 131443.457189                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 199635.472713                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus_10.inst 113057.575758                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_10.data 148314.986737                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_11.inst 98773.913043                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_11.data 147540.110650                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_12.inst 176181.818182                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_12.data 139965.235174                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_13.dtb.walker       613500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_13.inst 147176.470588                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_13.data 262803.030303                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_14.inst 234944.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_14.data 208890.625000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_15.inst       255000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_15.data 215033.870968                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_16.inst 83333.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_16.data 201132.132132                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_17.inst 132866.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_17.data 129917.043741                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 162083.921016                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_10.inst 113057.575758                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_10.data 148314.986737                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_11.inst 98773.913043                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_11.data 147540.110650                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_12.inst 176181.818182                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_12.data 139965.235174                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_13.dtb.walker       613500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_13.inst 147176.470588                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_13.data 262803.030303                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_14.inst 234944.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_14.data 208890.625000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_15.inst       255000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_15.data 215033.870968                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_16.inst 83333.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_16.data 201132.132132                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_17.inst 132866.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_17.data 129917.043741                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 162083.921016                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                 2591                       # number of writebacks
system.l2.writebacks::total                      2591                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks          149                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           149                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_10.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_11.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_12.data           64                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_13.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_14.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_15.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_16.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_17.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           106                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_10.data          402                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_11.data          389                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_12.data          193                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_13.data           18                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_14.data           56                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_15.data           45                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_16.data          107                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_17.data           44                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1254                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_10.inst          165                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_11.inst          115                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_12.inst           33                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_13.inst           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_14.inst            9                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_15.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_16.inst            9                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_17.inst           45                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          396                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_10.data          352                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_11.data          334                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_12.data          296                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_13.dtb.walker            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_13.data          213                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_14.data          296                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_15.data          265                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_16.data          226                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_17.data          619                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2602                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus_10.inst          165                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_10.data          754                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_11.inst          115                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_11.data          723                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_12.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_12.data          489                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_13.dtb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_13.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_13.data          231                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_14.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_14.data          352                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_15.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_15.data          310                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_16.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_16.data          333                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_17.inst           45                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_17.data          663                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4252                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus_10.inst          165                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_10.data          754                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_11.inst          115                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_11.data          723                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_12.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_12.data          489                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_13.dtb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_13.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_13.data          231                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_14.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_14.data          352                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_15.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_15.data          310                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_16.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_16.data          333                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_17.inst           45                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_17.data          663                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4252                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus_10.data           22                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_11.data           20                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_12.data           12                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_13.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_14.data           20                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_15.data           16                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_16.data           18                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_17.data           12                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          124                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_10.data          516                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_11.data          513                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_12.data          487                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_13.data          470                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_14.data          514                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_15.data          500                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_16.data          504                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_17.data          487                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         3991                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus_10.data          538                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_11.data          533                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_12.data          499                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_13.data          474                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_14.data          534                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_15.data          516                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_16.data          522                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_17.data          499                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         4115                       # number of overall MSHR uncacheable misses
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_10.data       135500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_11.data       156000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_12.data      1251000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_13.data       101500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_14.data       122000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_15.data       100500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_16.data        79000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_17.data       140500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2086000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_10.data     33226000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_11.data     32434500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_12.data     16230000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_13.data      2858000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_14.data      6750500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_15.data      5374000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_16.data      8371000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_17.data      4331500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    109575500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_10.inst     17004500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_11.inst     10209000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_12.inst      5484000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_13.inst      2332000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_14.inst      2024500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_15.inst       735000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_16.inst       660000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_17.inst      5529000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     43978000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_10.data     71063500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_11.data     67007000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_12.data     47323000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_13.dtb.walker       603500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_13.data     55539500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_14.data     63259000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_15.data     58186500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_16.data     55276000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_17.data     75173500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    493431500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_10.inst     17004500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_10.data    104289500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_11.inst     10209000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_11.data     99441500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_12.inst      5484000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_12.data     63553000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_13.dtb.walker       603500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_13.inst      2332000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_13.data     58397500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_14.inst      2024500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_14.data     70009500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_15.inst       735000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_15.data     63560500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_16.inst       660000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_16.data     63647000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_17.inst      5529000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_17.data     79505000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    646985000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_10.inst     17004500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_10.data    104289500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_11.inst     10209000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_11.data     99441500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_12.inst      5484000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_12.data     63553000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_13.dtb.walker       603500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_13.inst      2332000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_13.data     58397500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_14.inst      2024500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_14.data     70009500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_15.inst       735000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_15.data     63560500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_16.inst       660000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_16.data     63647000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_17.inst      5529000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_17.data     79505000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    646985000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_10.data      3377500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_11.data      3139000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_12.data      1879500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_13.data       627500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_14.data      3139000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_15.data      2508500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_16.data      2748500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_17.data      1882500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     19302000                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_10.data      3377500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_11.data      3139000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_12.data      1879500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_13.data       627500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_14.data      3139000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_15.data      2508500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_16.data      2748500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_17.data      1882500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     19302000                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_10.data     0.002110                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_11.data     0.007648                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_12.data     0.045944                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_13.data     0.005291                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_14.data     0.006309                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_15.data     0.004926                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_16.data     0.004124                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_17.data     0.007261                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.009981                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_10.data     0.154734                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_11.data     0.397751                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_12.data     0.572700                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_13.data     0.031690                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_14.data     0.075676                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_15.data     0.078125                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_16.data     0.156433                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_17.data     0.072368                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.176099                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_10.inst     0.008777                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_11.inst     0.008719                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_12.inst     0.002807                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_13.inst     0.001557                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_14.inst     0.000695                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_15.inst     0.000247                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_16.inst     0.000705                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_17.inst     0.003633                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003769                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_10.data     0.040516                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_11.data     0.043192                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_12.data     0.106131                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_13.dtb.walker     0.018868                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_13.data     0.026665                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_14.data     0.041743                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_15.data     0.039940                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_16.data     0.028043                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_17.data     0.077249                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.044968                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus_10.inst     0.008777                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_10.data     0.066808                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_11.inst     0.008719                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_11.data     0.082999                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_12.inst     0.002807                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_12.data     0.156430                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_13.dtb.walker     0.018868                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_13.inst     0.001557                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_13.data     0.026999                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_14.inst     0.000695                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_14.data     0.044950                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_15.inst     0.000247                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_15.data     0.042990                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_16.inst     0.000705                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_16.data     0.038088                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_17.inst     0.003633                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_17.data     0.076905                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.025004                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus_10.inst     0.008777                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_10.data     0.066808                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_11.inst     0.008719                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_11.data     0.082999                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_12.inst     0.002807                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_12.data     0.156430                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_13.dtb.walker     0.018868                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_13.inst     0.001557                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_13.data     0.026999                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_14.inst     0.000695                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_14.data     0.044950                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_15.inst     0.000247                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_15.data     0.042990                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_16.inst     0.000705                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_16.data     0.038088                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_17.inst     0.003633                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_17.data     0.076905                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.025004                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_10.data 19357.142857                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_11.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_12.data 19546.875000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_13.data        20300                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_14.data 20333.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_15.data        20100                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_16.data        19750                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_17.data 20071.428571                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19679.245283                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_10.data 82651.741294                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_11.data 83379.177378                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_12.data 84093.264249                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_13.data 158777.777778                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_14.data 120544.642857                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_15.data 119422.222222                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_16.data 78233.644860                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_17.data 98443.181818                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87380.781499                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_10.inst 103057.575758                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_11.inst 88773.913043                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_12.inst 166181.818182                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_13.inst 137176.470588                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_14.inst 224944.444444                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_15.inst       245000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_16.inst 73333.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_17.inst 122866.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 111055.555556                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_10.data 201884.943182                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_11.data 200619.760479                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_12.data       159875                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_13.dtb.walker       603500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_13.data 260748.826291                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_14.data 213712.837838                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_15.data 219571.698113                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_16.data 244584.070796                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_17.data 121443.457189                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 189635.472713                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_10.inst 103057.575758                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_10.data 138314.986737                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_11.inst 88773.913043                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_11.data 137540.110650                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_12.inst 166181.818182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_12.data 129965.235174                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_13.dtb.walker       603500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_13.inst 137176.470588                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_13.data 252803.030303                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_14.inst 224944.444444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_14.data 198890.625000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_15.inst       245000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_15.data 205033.870968                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_16.inst 73333.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_16.data 191132.132132                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_17.inst 122866.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_17.data 119917.043741                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 152160.159925                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_10.inst 103057.575758                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_10.data 138314.986737                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_11.inst 88773.913043                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_11.data 137540.110650                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_12.inst 166181.818182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_12.data 129965.235174                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_13.dtb.walker       603500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_13.inst 137176.470588                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_13.data 252803.030303                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_14.inst 224944.444444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_14.data 198890.625000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_15.inst       245000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_15.data 205033.870968                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_16.inst 73333.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_16.data 191132.132132                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_17.inst 122866.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_17.data 119917.043741                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 152160.159925                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_10.data 153522.727273                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_11.data       156950                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_12.data       156625                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_13.data       156875                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_14.data       156950                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_15.data 156781.250000                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_16.data 152694.444444                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_17.data       156875                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 155661.290323                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_10.data  6277.881041                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_11.data  5889.305816                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_12.data  3766.533066                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_13.data  1323.839662                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_14.data  5878.277154                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_15.data  4861.434109                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_16.data  5265.325670                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_17.data  3772.545090                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total  4690.643985                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         40982                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        26181                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           75                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 124                       # Transaction distribution
system.membus.trans_dist::ReadResp               3196                       # Transaction distribution
system.membus.trans_dist::WriteReq               3991                       # Transaction distribution
system.membus.trans_dist::WriteResp              3991                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        14879                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1171                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             8240                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1314                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1249                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3072                       # Transaction distribution
system.membus.trans_dist::MessageReq               28                       # Transaction distribution
system.membus.trans_dist::MessageResp              28                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         12288                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         1779                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu0.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu1.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu2.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu3.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu4.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu5.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu6.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu7.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           30                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        24722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        24722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          690                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu0.interrupts.pio          950                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu1.interrupts.pio          940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu2.interrupts.pio          940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu3.interrupts.pio          936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu4.interrupts.pio          942                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu5.interrupts.pio          940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu6.interrupts.pio          952                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu7.interrupts.pio          940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        20488                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        28718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu1.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu4.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu5.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu6.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu7.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::total           12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu0.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu1.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu2.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu4.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu5.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::total           14                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  53496                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu0.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu1.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu2.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu3.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu4.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu5.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu6.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu7.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total           60                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       786432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       786432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          390                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu0.interrupts.pio         1900                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu1.interrupts.pio         1880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu2.interrupts.pio         1880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu3.interrupts.pio         1872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu4.interrupts.pio         1884                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu5.interrupts.pio         1880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu6.interrupts.pio         1904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu7.interrupts.pio         1880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       437568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       453038                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu1.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu4.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu5.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu6.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu7.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::total           24                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu0.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu1.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu2.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu4.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu5.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::total           28                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1239582                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            10043                       # Total snoops (count)
system.membus.snoopTraffic                       4800                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             29057                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.063806                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.244411                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   27203     93.62%     93.62% # Request fanout histogram
system.membus.snoop_fanout::1                    1854      6.38%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               29057                       # Request fanout histogram
system.membus.reqLayer0.occupancy              623500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1182500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                6000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy             1173000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy                8999                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy              947500                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer6.occupancy                8998                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             1169000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer8.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer9.occupancy             1175000                       # Layer occupancy (ticks)
system.membus.reqLayer9.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer10.occupancy              12995                       # Layer occupancy (ticks)
system.membus.reqLayer10.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer11.occupancy            1175000                       # Layer occupancy (ticks)
system.membus.reqLayer11.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer12.occupancy               9994                       # Layer occupancy (ticks)
system.membus.reqLayer12.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer13.occupancy            1184500                       # Layer occupancy (ticks)
system.membus.reqLayer13.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer14.occupancy               8997                       # Layer occupancy (ticks)
system.membus.reqLayer14.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer15.occupancy            1173000                       # Layer occupancy (ticks)
system.membus.reqLayer15.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer16.occupancy               6996                       # Layer occupancy (ticks)
system.membus.reqLayer16.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer17.occupancy           92684730                       # Layer occupancy (ticks)
system.membus.reqLayer17.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              15000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            2261045                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           27161000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy               6000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer10.occupancy              7000                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages          192                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes       786432                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs          192                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.rdAccesses               5428                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses               2971                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                    1                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses              26808                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   13                       # TLB misses on write requests
system.switch_cpus0.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus0.pwrStateResidencyTicks::ON    133369500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 1865043586500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles                   45344                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.committedInsts              20103                       # Number of instructions committed
system.switch_cpus0.committedOps                38633                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses        38011                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_func_calls               1050                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts         2965                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts               38011                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_int_register_reads        74591                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes        30851                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.num_cc_register_reads        20692                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes        13865                       # number of times the CC registers were written
system.switch_cpus0.num_mem_refs                 8395                       # number of memory refs
system.switch_cpus0.num_load_insts               5428                       # Number of load instructions
system.switch_cpus0.num_store_insts              2967                       # Number of store instructions
system.switch_cpus0.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles             45344                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus0.Branches                     4291                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass           90      0.23%      0.23% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            30138     78.01%     78.24% # Class of executed instruction
system.switch_cpus0.op_class::IntMult              10      0.03%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::MemRead            5428     14.05%     92.32% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite           2967      7.68%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total             38633                       # Class of executed instruction
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean    556883500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value    556883500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    556883500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED    556883500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 1865043586500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.committedInsts                  0                       # Number of instructions committed
system.switch_cpus1.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                   0                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.num_mem_refs                    0                       # number of memory refs
system.switch_cpus1.num_load_insts                  0                       # Number of load instructions
system.switch_cpus1.num_store_insts                 0                       # Number of store instructions
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus1.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus1.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus1.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus1.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus1.op_class::total                 0                       # Class of executed instruction
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean    838849000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value    838849000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    838849000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED    838849000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 1865043586500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.committedInsts                  0                       # Number of instructions committed
system.switch_cpus2.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                   0                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.num_mem_refs                    0                       # number of memory refs
system.switch_cpus2.num_load_insts                  0                       # Number of load instructions
system.switch_cpus2.num_store_insts                 0                       # Number of store instructions
system.switch_cpus2.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus2.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus2.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus2.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus2.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus2.op_class::total                 0                       # Class of executed instruction
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean    169490500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value    169490500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    169490500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED    169490500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 1865043586500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.committedInsts                  0                       # Number of instructions committed
system.switch_cpus3.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts                   0                       # number of integer instructions
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.num_mem_refs                    0                       # number of memory refs
system.switch_cpus3.num_load_insts                  0                       # Number of load instructions
system.switch_cpus3.num_store_insts                 0                       # Number of store instructions
system.switch_cpus3.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus3.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus3.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus3.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus3.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus3.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus3.op_class::total                 0                       # Class of executed instruction
system.switch_cpus4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus4.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus4.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus4.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus4.itb.walker.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus4.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus4.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus4.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus4.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus4.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::mean    413983000                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::min_value    413983000                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::max_value    413983000                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateResidencyTicks::CLK_GATED    413983000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.pwrStateResidencyTicks::OFF 1865043586500                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.committedInsts                  0                       # Number of instructions committed
system.switch_cpus4.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus4.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus4.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts                   0                       # number of integer instructions
system.switch_cpus4.num_fp_insts                    0                       # number of float instructions
system.switch_cpus4.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus4.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus4.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus4.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus4.num_mem_refs                    0                       # number of memory refs
system.switch_cpus4.num_load_insts                  0                       # Number of load instructions
system.switch_cpus4.num_store_insts                 0                       # Number of store instructions
system.switch_cpus4.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus4.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus4.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus4.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus4.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus4.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus4.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus4.op_class::total                 0                       # Class of executed instruction
system.switch_cpus5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus5.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus5.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus5.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus5.itb.walker.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus5.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus5.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus5.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus5.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus5.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::mean    362321500                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::min_value    362321500                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::max_value    362321500                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateResidencyTicks::CLK_GATED    362321500                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.pwrStateResidencyTicks::OFF 1865043586500                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.committedInsts                  0                       # Number of instructions committed
system.switch_cpus5.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus5.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus5.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts                   0                       # number of integer instructions
system.switch_cpus5.num_fp_insts                    0                       # number of float instructions
system.switch_cpus5.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus5.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus5.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus5.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus5.num_mem_refs                    0                       # number of memory refs
system.switch_cpus5.num_load_insts                  0                       # Number of load instructions
system.switch_cpus5.num_store_insts                 0                       # Number of store instructions
system.switch_cpus5.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus5.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus5.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus5.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus5.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus5.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus5.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus5.op_class::total                 0                       # Class of executed instruction
system.switch_cpus6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus6.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus6.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus6.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus6.itb.walker.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus6.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus6.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus6.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus6.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus6.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::mean    145708000                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::min_value    145708000                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::max_value    145708000                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateResidencyTicks::CLK_GATED    145708000                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.pwrStateResidencyTicks::OFF 1865043586500                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.committedInsts                  0                       # Number of instructions committed
system.switch_cpus6.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus6.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus6.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts                   0                       # number of integer instructions
system.switch_cpus6.num_fp_insts                    0                       # number of float instructions
system.switch_cpus6.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus6.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus6.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus6.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus6.num_mem_refs                    0                       # number of memory refs
system.switch_cpus6.num_load_insts                  0                       # Number of load instructions
system.switch_cpus6.num_store_insts                 0                       # Number of store instructions
system.switch_cpus6.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus6.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus6.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus6.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus6.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus6.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus6.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus6.op_class::total                 0                       # Class of executed instruction
system.switch_cpus7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus7.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus7.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus7.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus7.itb.walker.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus7.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus7.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus7.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus7.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus7.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::mean     99987500                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::min_value     99987500                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::max_value     99987500                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateResidencyTicks::CLK_GATED     99987500                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.pwrStateResidencyTicks::OFF 1865043586500                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.committedInsts                  0                       # Number of instructions committed
system.switch_cpus7.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus7.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                   0                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus7.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus7.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus7.num_mem_refs                    0                       # number of memory refs
system.switch_cpus7.num_load_insts                  0                       # Number of load instructions
system.switch_cpus7.num_store_insts                 0                       # Number of store instructions
system.switch_cpus7.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus7.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus7.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus7.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus7.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus7.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus7.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus7.op_class::total                 0                       # Class of executed instruction
system.switch_cpus_10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.dtb.rdAccesses           677678                       # TLB accesses on read requests
system.switch_cpus_10.dtb.wrAccesses           418475                       # TLB accesses on write requests
system.switch_cpus_10.dtb.rdMisses                112                       # TLB misses on read requests
system.switch_cpus_10.dtb.wrMisses                 20                       # TLB misses on write requests
system.switch_cpus_10.itb.walker.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_10.itb.wrAccesses          2997851                       # TLB accesses on write requests
system.switch_cpus_10.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_10.itb.wrMisses                 58                       # TLB misses on write requests
system.switch_cpus_10.numPwrStateTransitions          939                       # Number of power state transitions
system.switch_cpus_10.pwrStateClkGateDist::samples          470                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::mean 3958064580.851064                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::stdev 308000704.230306                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::1000-5e+10          470    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::min_value     43134500                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::max_value   3990710500                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::total          470                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateResidencyTicks::ON   4573732000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.pwrStateResidencyTicks::CLK_GATED 1860290353000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.pwrStateResidencyTicks::OFF 4800377086500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.numCycles            3725090451                       # number of cpu cycles simulated
system.switch_cpus_10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_10.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_10.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_10.committedInsts          2250895                       # Number of instructions committed
system.switch_cpus_10.committedOps            4802687                       # Number of ops (including micro ops) committed
system.switch_cpus_10.num_int_alu_accesses      4690604                       # Number of integer alu accesses
system.switch_cpus_10.num_fp_alu_accesses         4576                       # Number of float alu accesses
system.switch_cpus_10.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_10.num_func_calls           133516                       # number of times a function call or return occured
system.switch_cpus_10.num_conditional_control_insts       336176                       # number of instructions that are conditional controls
system.switch_cpus_10.num_int_insts           4690604                       # number of integer instructions
system.switch_cpus_10.num_fp_insts               4576                       # number of float instructions
system.switch_cpus_10.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_10.num_int_register_reads      9524779                       # number of times the integer registers were read
system.switch_cpus_10.num_int_register_writes      3902356                       # number of times the integer registers were written
system.switch_cpus_10.num_fp_register_reads         7708                       # number of times the floating registers were read
system.switch_cpus_10.num_fp_register_writes         3472                       # number of times the floating registers were written
system.switch_cpus_10.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_10.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_10.num_cc_register_reads      2770929                       # number of times the CC registers were read
system.switch_cpus_10.num_cc_register_writes      1478221                       # number of times the CC registers were written
system.switch_cpus_10.num_mem_refs            1096083                       # number of memory refs
system.switch_cpus_10.num_load_insts           677589                       # Number of load instructions
system.switch_cpus_10.num_store_insts          418494                       # Number of store instructions
system.switch_cpus_10.num_idle_cycles    3715596832.506751                       # Number of idle cycles
system.switch_cpus_10.num_busy_cycles    9493618.493250                       # Number of busy cycles
system.switch_cpus_10.not_idle_fraction      0.002549                       # Percentage of non-idle cycles
system.switch_cpus_10.idle_fraction          0.997451                       # Percentage of idle cycles
system.switch_cpus_10.Branches                 512639                       # Number of branches fetched
system.switch_cpus_10.op_class::No_OpClass        88257      1.84%      1.84% # Class of executed instruction
system.switch_cpus_10.op_class::IntAlu        3574768     74.43%     76.27% # Class of executed instruction
system.switch_cpus_10.op_class::IntMult          7924      0.16%     76.44% # Class of executed instruction
system.switch_cpus_10.op_class::IntDiv          33278      0.69%     77.13% # Class of executed instruction
system.switch_cpus_10.op_class::FloatAdd         3332      0.07%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::FloatCmp            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::FloatCvt            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMult            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMultAcc            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::FloatDiv            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMisc            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::FloatSqrt            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::SimdAdd             0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::SimdAddAcc            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::SimdAlu             0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::SimdCmp             0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::SimdCvt             0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::SimdMisc            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::SimdMult            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::SimdMultAcc            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::SimdShift            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::SimdShiftAcc            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::SimdSqrt            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatAdd            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatAlu            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatCmp            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatCvt            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatDiv            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatMisc            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatMult            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatMultAcc            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatSqrt            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::MemRead        676038     14.08%     91.27% # Class of executed instruction
system.switch_cpus_10.op_class::MemWrite       418494      8.71%     99.99% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMemRead          612      0.01%    100.00% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_10.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_10.op_class::total         4802703                       # Class of executed instruction
system.switch_cpus_11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.dtb.rdAccesses           559345                       # TLB accesses on read requests
system.switch_cpus_11.dtb.wrAccesses           329452                       # TLB accesses on write requests
system.switch_cpus_11.dtb.rdMisses                 68                       # TLB misses on read requests
system.switch_cpus_11.dtb.wrMisses                 25                       # TLB misses on write requests
system.switch_cpus_11.itb.walker.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_11.itb.wrAccesses          2428474                       # TLB accesses on write requests
system.switch_cpus_11.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_11.itb.wrMisses                 51                       # TLB misses on write requests
system.switch_cpus_11.numPwrStateTransitions          940                       # Number of power state transitions
system.switch_cpus_11.pwrStateClkGateDist::samples          470                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::mean 3955250181.917021                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::stdev 343214007.833485                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::1000-5e+10          470    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::min_value    108524500                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::max_value   3995992500                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::total          470                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateResidencyTicks::ON   3831209999                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.pwrStateResidencyTicks::CLK_GATED 1858967585501                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.pwrStateResidencyTicks::OFF 4802442376000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.numCycles            3723910086                       # number of cpu cycles simulated
system.switch_cpus_11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_11.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_11.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_11.committedInsts          1824848                       # Number of instructions committed
system.switch_cpus_11.committedOps            3881253                       # Number of ops (including micro ops) committed
system.switch_cpus_11.num_int_alu_accesses      3793243                       # Number of integer alu accesses
system.switch_cpus_11.num_fp_alu_accesses           40                       # Number of float alu accesses
system.switch_cpus_11.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_11.num_func_calls           104625                       # number of times a function call or return occured
system.switch_cpus_11.num_conditional_control_insts       278478                       # number of instructions that are conditional controls
system.switch_cpus_11.num_int_insts           3793243                       # number of integer instructions
system.switch_cpus_11.num_fp_insts                 40                       # number of float instructions
system.switch_cpus_11.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_11.num_int_register_reads      7679957                       # number of times the integer registers were read
system.switch_cpus_11.num_int_register_writes      3166978                       # number of times the integer registers were written
system.switch_cpus_11.num_fp_register_reads           67                       # number of times the floating registers were read
system.switch_cpus_11.num_fp_register_writes           33                       # number of times the floating registers were written
system.switch_cpus_11.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_11.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_11.num_cc_register_reads      2241868                       # number of times the CC registers were read
system.switch_cpus_11.num_cc_register_writes      1186080                       # number of times the CC registers were written
system.switch_cpus_11.num_mem_refs             888773                       # number of memory refs
system.switch_cpus_11.num_load_insts           559300                       # Number of load instructions
system.switch_cpus_11.num_store_insts          329473                       # Number of store instructions
system.switch_cpus_11.num_idle_cycles    3716260446.879419                       # Number of idle cycles
system.switch_cpus_11.num_busy_cycles    7649639.120580                       # Number of busy cycles
system.switch_cpus_11.not_idle_fraction      0.002054                       # Percentage of non-idle cycles
system.switch_cpus_11.idle_fraction          0.997946                       # Percentage of idle cycles
system.switch_cpus_11.Branches                 418659                       # Number of branches fetched
system.switch_cpus_11.op_class::No_OpClass        72011      1.86%      1.86% # Class of executed instruction
system.switch_cpus_11.op_class::IntAlu        2885322     74.34%     76.20% # Class of executed instruction
system.switch_cpus_11.op_class::IntMult          7406      0.19%     76.39% # Class of executed instruction
system.switch_cpus_11.op_class::IntDiv          28665      0.74%     77.12% # Class of executed instruction
system.switch_cpus_11.op_class::FloatAdd           30      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::FloatCmp            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::FloatCvt            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMult            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMultAcc            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::FloatDiv            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMisc            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::FloatSqrt            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::SimdAdd             0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::SimdAddAcc            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::SimdAlu             0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::SimdCmp             0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::SimdCvt             0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::SimdMisc            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::SimdMult            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::SimdMultAcc            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::SimdShift            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::SimdShiftAcc            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::SimdSqrt            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatAdd            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatAlu            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatCmp            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatCvt            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatDiv            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatMisc            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatMult            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatMultAcc            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatSqrt            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::MemRead        558353     14.39%     91.51% # Class of executed instruction
system.switch_cpus_11.op_class::MemWrite       329473      8.49%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMemRead            7      0.00%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::total         3881267                       # Class of executed instruction
system.switch_cpus_12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.dtb.rdAccesses        303657393                       # TLB accesses on read requests
system.switch_cpus_12.dtb.wrAccesses        192832877                       # TLB accesses on write requests
system.switch_cpus_12.dtb.rdMisses                 49                       # TLB misses on read requests
system.switch_cpus_12.dtb.wrMisses                  5                       # TLB misses on write requests
system.switch_cpus_12.itb.walker.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_12.itb.wrAccesses       1363986807                       # TLB accesses on write requests
system.switch_cpus_12.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_12.itb.wrMisses            3156610                       # TLB misses on write requests
system.switch_cpus_12.numPwrStateTransitions            9                       # Number of power state transitions
system.switch_cpus_12.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::mean 716389500.500000                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::stdev 650070565.989977                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::min_value      8670500                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::max_value   1522801000                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::total            4                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateResidencyTicks::ON 1860823853498                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.pwrStateResidencyTicks::CLK_GATED   2865558002                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.pwrStateResidencyTicks::OFF 4801551760000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.numCycles            3730087173                       # number of cpu cycles simulated
system.switch_cpus_12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_12.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_12.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_12.committedInsts       1000000000                       # Number of instructions committed
system.switch_cpus_12.committedOps         2230301765                       # Number of ops (including micro ops) committed
system.switch_cpus_12.num_int_alu_accesses   2170310435                       # Number of integer alu accesses
system.switch_cpus_12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_12.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_12.num_func_calls         56957993                       # number of times a function call or return occured
system.switch_cpus_12.num_conditional_control_insts    158197276                       # number of instructions that are conditional controls
system.switch_cpus_12.num_int_insts        2170310435                       # number of integer instructions
system.switch_cpus_12.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_12.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_12.num_int_register_reads   4345326542                       # number of times the integer registers were read
system.switch_cpus_12.num_int_register_writes   1781218447                       # number of times the integer registers were written
system.switch_cpus_12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_12.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_12.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_12.num_cc_register_reads   1154432266                       # number of times the CC registers were read
system.switch_cpus_12.num_cc_register_writes    696512869                       # number of times the CC registers were written
system.switch_cpus_12.num_mem_refs          496490245                       # number of memory refs
system.switch_cpus_12.num_load_insts        303657356                       # Number of load instructions
system.switch_cpus_12.num_store_insts       192832889                       # Number of store instructions
system.switch_cpus_12.num_idle_cycles    8484118.210603                       # Number of idle cycles
system.switch_cpus_12.num_busy_cycles    3721603054.789397                       # Number of busy cycles
system.switch_cpus_12.not_idle_fraction      0.997725                       # Percentage of non-idle cycles
system.switch_cpus_12.idle_fraction          0.002275                       # Percentage of idle cycles
system.switch_cpus_12.Branches              240467332                       # Number of branches fetched
system.switch_cpus_12.op_class::No_OpClass     41046158      1.84%      1.84% # Class of executed instruction
system.switch_cpus_12.op_class::IntAlu     1692758279     75.90%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::IntMult          6412      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::IntDiv            680      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::FloatAdd            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::FloatCmp            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::FloatCvt            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMult            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMultAcc            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::FloatDiv            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMisc            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::FloatSqrt            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::SimdAdd             0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::SimdAddAcc            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::SimdAlu             0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::SimdCmp             0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::SimdCvt             0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::SimdMisc            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::SimdMult            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::SimdMultAcc            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::SimdShift            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::SimdShiftAcc            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::SimdSqrt            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatAdd            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatAlu            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatCmp            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatCvt            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatDiv            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatMisc            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatMult            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatMultAcc            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatSqrt            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::MemRead     303657348     13.62%     91.35% # Class of executed instruction
system.switch_cpus_12.op_class::MemWrite    192832889      8.65%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::total      2230301766                       # Class of executed instruction
system.switch_cpus_13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.dtb.rdAccesses           570672                       # TLB accesses on read requests
system.switch_cpus_13.dtb.wrAccesses           333887                       # TLB accesses on write requests
system.switch_cpus_13.dtb.rdMisses                 49                       # TLB misses on read requests
system.switch_cpus_13.dtb.wrMisses                  1                       # TLB misses on write requests
system.switch_cpus_13.itb.walker.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_13.itb.wrAccesses          2481204                       # TLB accesses on write requests
system.switch_cpus_13.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_13.itb.wrMisses                  3                       # TLB misses on write requests
system.switch_cpus_13.numPwrStateTransitions          936                       # Number of power state transitions
system.switch_cpus_13.pwrStateClkGateDist::samples          468                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::mean 3975987806.623931                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::stdev 198471639.338487                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::1000-5e+10          468    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::min_value    865669500                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::max_value   3991586000                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::total          468                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateResidencyTicks::ON   3813014000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.pwrStateResidencyTicks::CLK_GATED 1860762293500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.pwrStateResidencyTicks::OFF 4800665864000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.numCycles            3728355834                       # number of cpu cycles simulated
system.switch_cpus_13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_13.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_13.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_13.committedInsts          1860187                       # Number of instructions committed
system.switch_cpus_13.committedOps            3988033                       # Number of ops (including micro ops) committed
system.switch_cpus_13.num_int_alu_accesses      3894638                       # Number of integer alu accesses
system.switch_cpus_13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_13.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_13.num_func_calls           106298                       # number of times a function call or return occured
system.switch_cpus_13.num_conditional_control_insts       291647                       # number of instructions that are conditional controls
system.switch_cpus_13.num_int_insts           3894638                       # number of integer instructions
system.switch_cpus_13.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_13.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_13.num_int_register_reads      7883572                       # number of times the integer registers were read
system.switch_cpus_13.num_int_register_writes      3263639                       # number of times the integer registers were written
system.switch_cpus_13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_13.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_13.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_13.num_cc_register_reads      2362953                       # number of times the CC registers were read
system.switch_cpus_13.num_cc_register_writes      1217135                       # number of times the CC registers were written
system.switch_cpus_13.num_mem_refs             904520                       # number of memory refs
system.switch_cpus_13.num_load_insts           570632                       # Number of load instructions
system.switch_cpus_13.num_store_insts          333888                       # Number of store instructions
system.switch_cpus_13.num_idle_cycles    3720733437.114188                       # Number of idle cycles
system.switch_cpus_13.num_busy_cycles    7622396.885812                       # Number of busy cycles
system.switch_cpus_13.not_idle_fraction      0.002044                       # Percentage of non-idle cycles
system.switch_cpus_13.idle_fraction          0.997956                       # Percentage of idle cycles
system.switch_cpus_13.Branches                 434347                       # Number of branches fetched
system.switch_cpus_13.op_class::No_OpClass        80863      2.03%      2.03% # Class of executed instruction
system.switch_cpus_13.op_class::IntAlu        2963644     74.31%     76.34% # Class of executed instruction
system.switch_cpus_13.op_class::IntMult          7047      0.18%     76.52% # Class of executed instruction
system.switch_cpus_13.op_class::IntDiv          32900      0.82%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::FloatAdd            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::FloatCmp            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::FloatCvt            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMult            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMultAcc            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::FloatDiv            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMisc            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::FloatSqrt            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::SimdAdd             0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::SimdAddAcc            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::SimdAlu             0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::SimdCmp             0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::SimdCvt             0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::SimdMisc            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::SimdMult            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::SimdMultAcc            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::SimdShift            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::SimdShiftAcc            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::SimdSqrt            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatAdd            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatAlu            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatCmp            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatCvt            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatDiv            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatMisc            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatMult            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatMultAcc            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatSqrt            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::MemRead        569696     14.29%     91.63% # Class of executed instruction
system.switch_cpus_13.op_class::MemWrite       333888      8.37%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::total         3988038                       # Class of executed instruction
system.switch_cpus_14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.dtb.rdAccesses           589651                       # TLB accesses on read requests
system.switch_cpus_14.dtb.wrAccesses           345748                       # TLB accesses on write requests
system.switch_cpus_14.dtb.rdMisses                 46                       # TLB misses on read requests
system.switch_cpus_14.dtb.wrMisses                  7                       # TLB misses on write requests
system.switch_cpus_14.itb.walker.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_14.itb.wrAccesses          2578785                       # TLB accesses on write requests
system.switch_cpus_14.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_14.itb.wrMisses                  5                       # TLB misses on write requests
system.switch_cpus_14.numPwrStateTransitions          942                       # Number of power state transitions
system.switch_cpus_14.pwrStateClkGateDist::samples          471                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::mean 3946283630.583864                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::stdev 396038227.444479                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::1000-5e+10          471    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::min_value      7994000                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::max_value   3991599000                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::total          471                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateResidencyTicks::ON   3976467495                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.pwrStateResidencyTicks::CLK_GATED 1858699590005                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.pwrStateResidencyTicks::OFF 4802565114000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.numCycles            3726581066                       # number of cpu cycles simulated
system.switch_cpus_14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_14.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_14.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_14.committedInsts          1935435                       # Number of instructions committed
system.switch_cpus_14.committedOps            4123060                       # Number of ops (including micro ops) committed
system.switch_cpus_14.num_int_alu_accesses      4026845                       # Number of integer alu accesses
system.switch_cpus_14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_14.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_14.num_func_calls           109635                       # number of times a function call or return occured
system.switch_cpus_14.num_conditional_control_insts       300860                       # number of instructions that are conditional controls
system.switch_cpus_14.num_int_insts           4026845                       # number of integer instructions
system.switch_cpus_14.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_14.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_14.num_int_register_reads      8156173                       # number of times the integer registers were read
system.switch_cpus_14.num_int_register_writes      3371064                       # number of times the integer registers were written
system.switch_cpus_14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_14.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_14.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_14.num_cc_register_reads      2429238                       # number of times the CC registers were read
system.switch_cpus_14.num_cc_register_writes      1263464                       # number of times the CC registers were written
system.switch_cpus_14.num_mem_refs             935412                       # number of memory refs
system.switch_cpus_14.num_load_insts           589626                       # Number of load instructions
system.switch_cpus_14.num_store_insts          345786                       # Number of store instructions
system.switch_cpus_14.num_idle_cycles    3718635701.725262                       # Number of idle cycles
system.switch_cpus_14.num_busy_cycles    7945364.274738                       # Number of busy cycles
system.switch_cpus_14.not_idle_fraction      0.002132                       # Percentage of non-idle cycles
system.switch_cpus_14.idle_fraction          0.997868                       # Percentage of idle cycles
system.switch_cpus_14.Branches                 447925                       # Number of branches fetched
system.switch_cpus_14.op_class::No_OpClass        81185      1.97%      1.97% # Class of executed instruction
system.switch_cpus_14.op_class::IntAlu        3066943     74.39%     76.35% # Class of executed instruction
system.switch_cpus_14.op_class::IntMult          7425      0.18%     76.53% # Class of executed instruction
system.switch_cpus_14.op_class::IntDiv          33040      0.80%     77.34% # Class of executed instruction
system.switch_cpus_14.op_class::FloatAdd            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_14.op_class::FloatCmp            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_14.op_class::FloatCvt            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMult            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMultAcc            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_14.op_class::FloatDiv            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMisc            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_14.op_class::FloatSqrt            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_14.op_class::SimdAdd             0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_14.op_class::SimdAddAcc            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_14.op_class::SimdAlu             0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_14.op_class::SimdCmp             0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_14.op_class::SimdCvt             0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_14.op_class::SimdMisc            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_14.op_class::SimdMult            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_14.op_class::SimdMultAcc            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_14.op_class::SimdShift            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_14.op_class::SimdShiftAcc            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_14.op_class::SimdSqrt            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatAdd            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatAlu            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatCmp            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatCvt            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatDiv            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatMisc            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatMult            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatMultAcc            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatSqrt            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_14.op_class::MemRead        588684     14.28%     91.61% # Class of executed instruction
system.switch_cpus_14.op_class::MemWrite       345786      8.39%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::total         4123063                       # Class of executed instruction
system.switch_cpus_15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.dtb.rdAccesses           550385                       # TLB accesses on read requests
system.switch_cpus_15.dtb.wrAccesses           321689                       # TLB accesses on write requests
system.switch_cpus_15.dtb.rdMisses                 59                       # TLB misses on read requests
system.switch_cpus_15.dtb.wrMisses                  2                       # TLB misses on write requests
system.switch_cpus_15.itb.walker.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_15.itb.wrAccesses          2381956                       # TLB accesses on write requests
system.switch_cpus_15.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_15.itb.wrMisses                  4                       # TLB misses on write requests
system.switch_cpus_15.numPwrStateTransitions          940                       # Number of power state transitions
system.switch_cpus_15.pwrStateClkGateDist::samples          470                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::mean 3955189200.012766                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::stdev 348205858.706832                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::1000-5e+10          470    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::min_value     18924500                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::max_value   3995978500                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::total          470                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateResidencyTicks::ON   3688658494                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.pwrStateResidencyTicks::CLK_GATED 1858938924006                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.pwrStateResidencyTicks::OFF 4802613589000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.numCycles            3724809010                       # number of cpu cycles simulated
system.switch_cpus_15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_15.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_15.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_15.committedInsts          1789333                       # Number of instructions committed
system.switch_cpus_15.committedOps            3816858                       # Number of ops (including micro ops) committed
system.switch_cpus_15.num_int_alu_accesses      3730547                       # Number of integer alu accesses
system.switch_cpus_15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_15.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_15.num_func_calls           103122                       # number of times a function call or return occured
system.switch_cpus_15.num_conditional_control_insts       273566                       # number of instructions that are conditional controls
system.switch_cpus_15.num_int_insts           3730547                       # number of integer instructions
system.switch_cpus_15.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_15.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_15.num_int_register_reads      7549620                       # number of times the integer registers were read
system.switch_cpus_15.num_int_register_writes      3118864                       # number of times the integer registers were written
system.switch_cpus_15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_15.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_15.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_15.num_cc_register_reads      2210451                       # number of times the CC registers were read
system.switch_cpus_15.num_cc_register_writes      1166146                       # number of times the CC registers were written
system.switch_cpus_15.num_mem_refs             872066                       # number of memory refs
system.switch_cpus_15.num_load_insts           550349                       # Number of load instructions
system.switch_cpus_15.num_store_insts          321717                       # Number of store instructions
system.switch_cpus_15.num_idle_cycles    3717442220.480410                       # Number of idle cycles
system.switch_cpus_15.num_busy_cycles    7366789.519591                       # Number of busy cycles
system.switch_cpus_15.not_idle_fraction      0.001978                       # Percentage of non-idle cycles
system.switch_cpus_15.idle_fraction          0.998022                       # Percentage of idle cycles
system.switch_cpus_15.Branches                 411650                       # Number of branches fetched
system.switch_cpus_15.op_class::No_OpClass        71789      1.88%      1.88% # Class of executed instruction
system.switch_cpus_15.op_class::IntAlu        2837907     74.35%     76.23% # Class of executed instruction
system.switch_cpus_15.op_class::IntMult          7238      0.19%     76.42% # Class of executed instruction
system.switch_cpus_15.op_class::IntDiv          28805      0.75%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::FloatAdd            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::FloatCmp            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::FloatCvt            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMult            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMultAcc            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::FloatDiv            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMisc            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::FloatSqrt            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::SimdAdd             0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::SimdAddAcc            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::SimdAlu             0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::SimdCmp             0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::SimdCvt             0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::SimdMisc            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::SimdMult            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::SimdMultAcc            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::SimdShift            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::SimdShiftAcc            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::SimdSqrt            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatAdd            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatAlu            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatCmp            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatCvt            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatDiv            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatMisc            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatMult            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatMultAcc            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatSqrt            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::MemRead        549409     14.39%     91.57% # Class of executed instruction
system.switch_cpus_15.op_class::MemWrite       321717      8.43%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::total         3816865                       # Class of executed instruction
system.switch_cpus_16.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.dtb.rdAccesses           587583                       # TLB accesses on read requests
system.switch_cpus_16.dtb.wrAccesses           345597                       # TLB accesses on write requests
system.switch_cpus_16.dtb.rdMisses                 52                       # TLB misses on read requests
system.switch_cpus_16.dtb.wrMisses                  7                       # TLB misses on write requests
system.switch_cpus_16.itb.walker.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_16.itb.wrAccesses          2571002                       # TLB accesses on write requests
system.switch_cpus_16.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_16.itb.wrMisses                  8                       # TLB misses on write requests
system.switch_cpus_16.numPwrStateTransitions          940                       # Number of power state transitions
system.switch_cpus_16.pwrStateClkGateDist::samples          470                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::mean 3959479527.665957                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::stdev 304703535.828311                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::1000-5e+10          470    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::min_value    153608003                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::max_value   3991562000                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::total          470                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateResidencyTicks::ON   3969106497                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.pwrStateResidencyTicks::CLK_GATED 1860955378003                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.pwrStateResidencyTicks::OFF 4800316687000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.numCycles            3723035686                       # number of cpu cycles simulated
system.switch_cpus_16.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_16.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_16.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_16.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_16.committedInsts          1929228                       # Number of instructions committed
system.switch_cpus_16.committedOps            4111194                       # Number of ops (including micro ops) committed
system.switch_cpus_16.num_int_alu_accesses      4015679                       # Number of integer alu accesses
system.switch_cpus_16.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_16.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_16.num_func_calls           109195                       # number of times a function call or return occured
system.switch_cpus_16.num_conditional_control_insts       299528                       # number of instructions that are conditional controls
system.switch_cpus_16.num_int_insts           4015679                       # number of integer instructions
system.switch_cpus_16.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_16.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_16.num_int_register_reads      8134826                       # number of times the integer registers were read
system.switch_cpus_16.num_int_register_writes      3361562                       # number of times the integer registers were written
system.switch_cpus_16.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_16.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_16.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_16.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_16.num_cc_register_reads      2420106                       # number of times the CC registers were read
system.switch_cpus_16.num_cc_register_writes      1259686                       # number of times the CC registers were written
system.switch_cpus_16.num_mem_refs             933167                       # number of memory refs
system.switch_cpus_16.num_load_insts           587548                       # Number of load instructions
system.switch_cpus_16.num_store_insts          345619                       # Number of store instructions
system.switch_cpus_16.num_idle_cycles    3715112574.743320                       # Number of idle cycles
system.switch_cpus_16.num_busy_cycles    7923111.256680                       # Number of busy cycles
system.switch_cpus_16.not_idle_fraction      0.002128                       # Percentage of non-idle cycles
system.switch_cpus_16.idle_fraction          0.997872                       # Percentage of idle cycles
system.switch_cpus_16.Branches                 446135                       # Number of branches fetched
system.switch_cpus_16.op_class::No_OpClass        80988      1.97%      1.97% # Class of executed instruction
system.switch_cpus_16.op_class::IntAlu        3057639     74.37%     76.34% # Class of executed instruction
system.switch_cpus_16.op_class::IntMult          7345      0.18%     76.52% # Class of executed instruction
system.switch_cpus_16.op_class::IntDiv          32998      0.80%     77.32% # Class of executed instruction
system.switch_cpus_16.op_class::FloatAdd            0      0.00%     77.32% # Class of executed instruction
system.switch_cpus_16.op_class::FloatCmp            0      0.00%     77.32% # Class of executed instruction
system.switch_cpus_16.op_class::FloatCvt            0      0.00%     77.32% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMult            0      0.00%     77.32% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMultAcc            0      0.00%     77.32% # Class of executed instruction
system.switch_cpus_16.op_class::FloatDiv            0      0.00%     77.32% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMisc            0      0.00%     77.32% # Class of executed instruction
system.switch_cpus_16.op_class::FloatSqrt            0      0.00%     77.32% # Class of executed instruction
system.switch_cpus_16.op_class::SimdAdd             0      0.00%     77.32% # Class of executed instruction
system.switch_cpus_16.op_class::SimdAddAcc            0      0.00%     77.32% # Class of executed instruction
system.switch_cpus_16.op_class::SimdAlu             0      0.00%     77.32% # Class of executed instruction
system.switch_cpus_16.op_class::SimdCmp             0      0.00%     77.32% # Class of executed instruction
system.switch_cpus_16.op_class::SimdCvt             0      0.00%     77.32% # Class of executed instruction
system.switch_cpus_16.op_class::SimdMisc            0      0.00%     77.32% # Class of executed instruction
system.switch_cpus_16.op_class::SimdMult            0      0.00%     77.32% # Class of executed instruction
system.switch_cpus_16.op_class::SimdMultAcc            0      0.00%     77.32% # Class of executed instruction
system.switch_cpus_16.op_class::SimdShift            0      0.00%     77.32% # Class of executed instruction
system.switch_cpus_16.op_class::SimdShiftAcc            0      0.00%     77.32% # Class of executed instruction
system.switch_cpus_16.op_class::SimdSqrt            0      0.00%     77.32% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatAdd            0      0.00%     77.32% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatAlu            0      0.00%     77.32% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatCmp            0      0.00%     77.32% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatCvt            0      0.00%     77.32% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatDiv            0      0.00%     77.32% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatMisc            0      0.00%     77.32% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatMult            0      0.00%     77.32% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatMultAcc            0      0.00%     77.32% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatSqrt            0      0.00%     77.32% # Class of executed instruction
system.switch_cpus_16.op_class::MemRead        586608     14.27%     91.59% # Class of executed instruction
system.switch_cpus_16.op_class::MemWrite       345619      8.41%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::total         4111197                       # Class of executed instruction
system.switch_cpus_17.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.dtb.rdAccesses           585770                       # TLB accesses on read requests
system.switch_cpus_17.dtb.wrAccesses           343192                       # TLB accesses on write requests
system.switch_cpus_17.dtb.rdMisses                 55                       # TLB misses on read requests
system.switch_cpus_17.dtb.wrMisses                  4                       # TLB misses on write requests
system.switch_cpus_17.itb.walker.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_17.itb.wrAccesses          2558049                       # TLB accesses on write requests
system.switch_cpus_17.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_17.itb.wrMisses                 17                       # TLB misses on write requests
system.switch_cpus_17.numPwrStateTransitions          940                       # Number of power state transitions
system.switch_cpus_17.pwrStateClkGateDist::samples          470                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::mean 3957774707.455319                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::stdev 328036209.073036                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::1000-5e+10          470    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::min_value    116187004                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::max_value   3991582000                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::total          470                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateResidencyTicks::ON   3962610996                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.pwrStateResidencyTicks::CLK_GATED 1860154112504                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.pwrStateResidencyTicks::OFF 4801124448000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.numCycles            3729272974                       # number of cpu cycles simulated
system.switch_cpus_17.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_17.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_17.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_17.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_17.committedInsts          1919278                       # Number of instructions committed
system.switch_cpus_17.committedOps            4096492                       # Number of ops (including micro ops) committed
system.switch_cpus_17.num_int_alu_accesses      4001340                       # Number of integer alu accesses
system.switch_cpus_17.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_17.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_17.num_func_calls           108921                       # number of times a function call or return occured
system.switch_cpus_17.num_conditional_control_insts       298825                       # number of instructions that are conditional controls
system.switch_cpus_17.num_int_insts           4001340                       # number of integer instructions
system.switch_cpus_17.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_17.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_17.num_int_register_reads      8102538                       # number of times the integer registers were read
system.switch_cpus_17.num_int_register_writes      3351268                       # number of times the integer registers were written
system.switch_cpus_17.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_17.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_17.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_17.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_17.num_cc_register_reads      2415391                       # number of times the CC registers were read
system.switch_cpus_17.num_cc_register_writes      1253714                       # number of times the CC registers were written
system.switch_cpus_17.num_mem_refs             928928                       # number of memory refs
system.switch_cpus_17.num_load_insts           585723                       # Number of load instructions
system.switch_cpus_17.num_store_insts          343205                       # Number of store instructions
system.switch_cpus_17.num_idle_cycles    3721349576.981849                       # Number of idle cycles
system.switch_cpus_17.num_busy_cycles    7923397.018151                       # Number of busy cycles
system.switch_cpus_17.not_idle_fraction      0.002125                       # Percentage of non-idle cycles
system.switch_cpus_17.idle_fraction          0.997875                       # Percentage of idle cycles
system.switch_cpus_17.Branches                 445157                       # Number of branches fetched
system.switch_cpus_17.op_class::No_OpClass        81073      1.98%      1.98% # Class of executed instruction
system.switch_cpus_17.op_class::IntAlu        3046872     74.38%     76.36% # Class of executed instruction
system.switch_cpus_17.op_class::IntMult          7255      0.18%     76.53% # Class of executed instruction
system.switch_cpus_17.op_class::IntDiv          33306      0.81%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::FloatAdd            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::FloatCmp            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::FloatCvt            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMult            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMultAcc            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::FloatDiv            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMisc            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::FloatSqrt            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::SimdAdd             0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::SimdAddAcc            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::SimdAlu             0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::SimdCmp             0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::SimdCvt             0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::SimdMisc            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::SimdMult            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::SimdMultAcc            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::SimdShift            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::SimdShiftAcc            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::SimdSqrt            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatAdd            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatAlu            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatCmp            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatCvt            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatDiv            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatMisc            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatMult            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatMultAcc            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatSqrt            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::MemRead        584783     14.28%     91.62% # Class of executed instruction
system.switch_cpus_17.op_class::MemWrite       343205      8.38%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::total         4096494                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       487789                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       107260                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       326431                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            652                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          553                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           99                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 6665241171500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                124                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            254443                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              3991                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             3991                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        39898                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       105066                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           66140                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           18748                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          18748                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7682                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7682                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        105066                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       149266                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1779                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           51                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        56847                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        61592                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side          587                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side          775                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        39570                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        46194                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side          354                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side          490                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        35265                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        16678                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side           23                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side          196                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        32763                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        47211                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side          161                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side        38829                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side        47297                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb_walker_cache.mem_side::system.l2.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb_walker_cache.mem_side::system.l2.cpu_side          219                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side        36462                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side        43016                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb_walker_cache.mem_side::system.l2.cpu_side           11                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb_walker_cache.mem_side::system.l2.cpu_side          233                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side        38301                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side        47994                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb_walker_cache.mem_side::system.l2.cpu_side           47                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb_walker_cache.mem_side::system.l2.cpu_side          261                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side        37161                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side        47942                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb_walker_cache.mem_side::system.l2.cpu_side           99                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb_walker_cache.mem_side::system.l2.cpu_side          236                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                676834                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2425472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1201076                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side        10560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side        14784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1688320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       831200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side         1408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side         8128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1504640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       350392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side          192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side         3904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1397888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       844502                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side         3904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side      1656704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side       814692                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb_walker_cache.mem_side::system.l2.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb_walker_cache.mem_side::system.l2.cpu_side         4224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side      1555712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side       704204                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb_walker_cache.mem_side::system.l2.cpu_side          192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb_walker_cache.mem_side::system.l2.cpu_side         4096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side      1634176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side       886436                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb_walker_cache.mem_side::system.l2.cpu_side          320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb_walker_cache.mem_side::system.l2.cpu_side         4352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side      1585536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side       874360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb_walker_cache.mem_side::system.l2.cpu_side          192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb_walker_cache.mem_side::system.l2.cpu_side         4608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               20016430                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          105955                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6048768                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           290663                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            2.976175                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           2.783553                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  63657     21.90%     21.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  62939     21.65%     43.55% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  52407     18.03%     61.58% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  11132      3.83%     65.41% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   3665      1.26%     66.68% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   2826      0.97%     67.65% # Request fanout histogram
system.tol2bus.snoop_fanout::6                  25303      8.71%     76.35% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  68345     23.51%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::8                     40      0.01%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::9                     39      0.01%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::10                    32      0.01%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::11                    30      0.01%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::12                    41      0.01%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::13                    52      0.02%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::14                    49      0.02%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::15                    49      0.02%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::16                    12      0.00%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::17                    20      0.01%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::18                    25      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             18                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             290663                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          389799999                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           125480                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          28199997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          37373495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy            291000                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy            445500                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          19786497                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          31797998                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy            271500                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy            306000                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy          17632500                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy          10403001                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy            19500                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy           112500                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy         16381500                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy         33183500                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy             3000                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy            87000                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy         19414999                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy         33791500                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy            15000                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy           130999                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy         18231499                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy         30496499                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy            10500                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy           141499                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy         19152496                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy         33650498                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy            33000                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy           157500                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy         18580500                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy         33656500                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy            82500                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy           136500                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
