#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue May 11 17:08:09 2021
# Process ID: 17856
# Current directory: C:/Users/73474/Desktop/M0/LCD/vivado/CortexM0_SoC/CortexM0_SoC.runs/synth_1
# Command line: vivado.exe -log CortexM0_SoC.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CortexM0_SoC.tcl
# Log file: C:/Users/73474/Desktop/M0/LCD/vivado/CortexM0_SoC/CortexM0_SoC.runs/synth_1/CortexM0_SoC.vds
# Journal file: C:/Users/73474/Desktop/M0/LCD/vivado/CortexM0_SoC/CortexM0_SoC.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CortexM0_SoC.tcl -notrace
Command: synth_design -top CortexM0_SoC -part xc7a75tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16304 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 368.902 ; gain = 110.910
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CortexM0_SoC' [C:/Users/73474/Desktop/M0/LCD/rtl/CortexM0_SoC.v:2]
INFO: [Synth 8-6157] synthesizing module 'cortexm0ds_logic' [C:/Users/73474/Desktop/M0/LCD/rtl/cortexm0ds_logic.v:27]
INFO: [Synth 8-6155] done synthesizing module 'cortexm0ds_logic' (1#1) [C:/Users/73474/Desktop/M0/LCD/rtl/cortexm0ds_logic.v:27]
WARNING: [Synth 8-350] instance 'u_logic' of module 'cortexm0ds_logic' requires 79 connections, but only 41 given [C:/Users/73474/Desktop/M0/LCD/rtl/CortexM0_SoC.v:89]
INFO: [Synth 8-6157] synthesizing module 'AHBlite_Interconnect' [C:/Users/73474/Desktop/M0/LCD/rtl/AHBlite_Interconnect.v:1]
INFO: [Synth 8-6157] synthesizing module 'AHBlite_Decoder' [C:/Users/73474/Desktop/M0/LCD/rtl/AHBlite_Decoder.v:1]
	Parameter Port0_en bound to: 1 - type: integer 
	Parameter Port1_en bound to: 1 - type: integer 
	Parameter Port2_en bound to: 1 - type: integer 
	Parameter Port3_en bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AHBlite_Decoder' (2#1) [C:/Users/73474/Desktop/M0/LCD/rtl/AHBlite_Decoder.v:1]
INFO: [Synth 8-6157] synthesizing module 'AHBlite_SlaveMUX' [C:/Users/73474/Desktop/M0/LCD/rtl/AHBlite_SlaveMUX.v:1]
INFO: [Synth 8-6155] done synthesizing module 'AHBlite_SlaveMUX' (3#1) [C:/Users/73474/Desktop/M0/LCD/rtl/AHBlite_SlaveMUX.v:1]
INFO: [Synth 8-6155] done synthesizing module 'AHBlite_Interconnect' (4#1) [C:/Users/73474/Desktop/M0/LCD/rtl/AHBlite_Interconnect.v:1]
INFO: [Synth 8-6157] synthesizing module 'AHBlite_Block_RAM' [C:/Users/73474/Desktop/M0/LCD/rtl/AHBlite_Block_RAM.v:1]
	Parameter ADDR_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AHBlite_Block_RAM' (5#1) [C:/Users/73474/Desktop/M0/LCD/rtl/AHBlite_Block_RAM.v:1]
WARNING: [Synth 8-689] width (1) of port connection 'HRESP' does not match port width (2) of module 'AHBlite_Block_RAM' [C:/Users/73474/Desktop/M0/LCD/rtl/CortexM0_SoC.v:312]
WARNING: [Synth 8-689] width (1) of port connection 'HRESP' does not match port width (2) of module 'AHBlite_Block_RAM' [C:/Users/73474/Desktop/M0/LCD/rtl/CortexM0_SoC.v:343]
INFO: [Synth 8-6157] synthesizing module 'AHBlite_Keyboard' [C:/Users/73474/Desktop/M0/LCD/rtl/AHBlite_Keyboard.v:1]
INFO: [Synth 8-6155] done synthesizing module 'AHBlite_Keyboard' (6#1) [C:/Users/73474/Desktop/M0/LCD/rtl/AHBlite_Keyboard.v:1]
INFO: [Synth 8-6157] synthesizing module 'AHBlite_LCD' [C:/Users/73474/Desktop/M0/LCD/rtl/AHBlite_LCD.v:1]
WARNING: [Synth 8-5788] Register LCD_en_reg in module AHBlite_LCD is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/73474/Desktop/M0/LCD/rtl/AHBlite_LCD.v:58]
WARNING: [Synth 8-5788] Register set_sc_reg in module AHBlite_LCD is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/73474/Desktop/M0/LCD/rtl/AHBlite_LCD.v:67]
WARNING: [Synth 8-5788] Register set_ec_reg in module AHBlite_LCD is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/73474/Desktop/M0/LCD/rtl/AHBlite_LCD.v:68]
WARNING: [Synth 8-5788] Register set_sp_reg in module AHBlite_LCD is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/73474/Desktop/M0/LCD/rtl/AHBlite_LCD.v:69]
WARNING: [Synth 8-5788] Register set_ep_reg in module AHBlite_LCD is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/73474/Desktop/M0/LCD/rtl/AHBlite_LCD.v:70]
WARNING: [Synth 8-3848] Net HRDATA in module/entity AHBlite_LCD does not have driver. [C:/Users/73474/Desktop/M0/LCD/rtl/AHBlite_LCD.v:13]
INFO: [Synth 8-6155] done synthesizing module 'AHBlite_LCD' (7#1) [C:/Users/73474/Desktop/M0/LCD/rtl/AHBlite_LCD.v:1]
INFO: [Synth 8-6157] synthesizing module 'Block_RAM' [C:/Users/73474/Desktop/M0/LCD/rtl/Block_RAM.v:1]
	Parameter ADDR_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/73474/Desktop/M0/LCD/rtl/Block_RAM.v:11]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/73474/Desktop/M0/LCD/keil/code.hex' is read successfully [C:/Users/73474/Desktop/M0/LCD/rtl/Block_RAM.v:14]
INFO: [Synth 8-6155] done synthesizing module 'Block_RAM' (8#1) [C:/Users/73474/Desktop/M0/LCD/rtl/Block_RAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'Keyboard' [C:/Users/73474/Desktop/M0/LCD/rtl/Keyboard.v:1]
INFO: [Synth 8-6157] synthesizing module 'keyboard_scan' [C:/Users/73474/Desktop/M0/LCD/rtl/keyboard_scan.v:1]
INFO: [Synth 8-6155] done synthesizing module 'keyboard_scan' (9#1) [C:/Users/73474/Desktop/M0/LCD/rtl/keyboard_scan.v:1]
INFO: [Synth 8-6157] synthesizing module 'keyboard_filter' [C:/Users/73474/Desktop/M0/LCD/rtl/keyboard_filter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'keyboard_filter' (10#1) [C:/Users/73474/Desktop/M0/LCD/rtl/keyboard_filter.v:1]
INFO: [Synth 8-6157] synthesizing module 'keyboard_reg' [C:/Users/73474/Desktop/M0/LCD/rtl/keyboard_reg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'keyboard_reg' (11#1) [C:/Users/73474/Desktop/M0/LCD/rtl/keyboard_reg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Keyboard' (12#1) [C:/Users/73474/Desktop/M0/LCD/rtl/Keyboard.v:1]
INFO: [Synth 8-6157] synthesizing module 'LCD' [C:/Users/73474/Desktop/M0/LCD/rtl/LCD.v:1]
INFO: [Synth 8-6157] synthesizing module 'LCDCtrl' [C:/Users/73474/Desktop/M0/LCD/rtl/LCDCtrl.v:1]
	Parameter NULL bound to: 2'b01 
	Parameter VALID bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'LCDCtrl' (13#1) [C:/Users/73474/Desktop/M0/LCD/rtl/LCDCtrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'DataTrans' [C:/Users/73474/Desktop/M0/LCD/rtl/DataTrans.v:1]
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'WriteCtrl' [C:/Users/73474/Desktop/M0/LCD/rtl/WriteCtrl.v:1]
	Parameter IDLE bound to: 8'b00000001 
	Parameter INI bound to: 8'b00000010 
	Parameter COLOR bound to: 8'b00000100 
	Parameter WAIT bound to: 8'b00001000 
	Parameter WR_L bound to: 8'b00010000 
	Parameter WR_H bound to: 8'b00100000 
	Parameter ADDR bound to: 8'b01000000 
INFO: [Synth 8-6155] done synthesizing module 'WriteCtrl' (14#1) [C:/Users/73474/Desktop/M0/LCD/rtl/WriteCtrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'AddrIni' [C:/Users/73474/Desktop/M0/LCD/rtl/AddrIni.v:1]
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AddrIni' (15#1) [C:/Users/73474/Desktop/M0/LCD/rtl/AddrIni.v:1]
INFO: [Synth 8-6157] synthesizing module 'AddrCounter' [C:/Users/73474/Desktop/M0/LCD/rtl/AddrCounter.v:1]
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AddrCounter' (16#1) [C:/Users/73474/Desktop/M0/LCD/rtl/AddrCounter.v:1]
INFO: [Synth 8-6157] synthesizing module 'BlockROM16' [C:/Users/73474/Desktop/M0/LCD/rtl/BlockROM16.v:1]
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/73474/Desktop/LCD/LCD_4/rtl/data.txt' is read successfully [C:/Users/73474/Desktop/M0/LCD/rtl/BlockROM16.v:13]
INFO: [Synth 8-6155] done synthesizing module 'BlockROM16' (17#1) [C:/Users/73474/Desktop/M0/LCD/rtl/BlockROM16.v:1]
INFO: [Synth 8-6157] synthesizing module 'BlockROM1' [C:/Users/73474/Desktop/M0/LCD/rtl/BlockROM1.v:1]
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/73474/Desktop/LCD/LCD_4/rtl/sign.txt' is read successfully [C:/Users/73474/Desktop/M0/LCD/rtl/BlockROM1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'BlockROM1' (18#1) [C:/Users/73474/Desktop/M0/LCD/rtl/BlockROM1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DataTrans' (19#1) [C:/Users/73474/Desktop/M0/LCD/rtl/DataTrans.v:1]
INFO: [Synth 8-6155] done synthesizing module 'LCD' (20#1) [C:/Users/73474/Desktop/M0/LCD/rtl/LCD.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CortexM0_SoC' (21#1) [C:/Users/73474/Desktop/M0/LCD/rtl/CortexM0_SoC.v:2]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HRDATA[31]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HRDATA[30]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HRDATA[29]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HRDATA[28]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HRDATA[27]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HRDATA[26]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HRDATA[25]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HRDATA[24]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HRDATA[23]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HRDATA[22]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HRDATA[21]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HRDATA[20]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HRDATA[19]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HRDATA[18]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HRDATA[17]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HRDATA[16]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HRDATA[15]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HRDATA[14]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HRDATA[13]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HRDATA[12]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HRDATA[11]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HRDATA[10]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HRDATA[9]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HRDATA[8]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HRDATA[7]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HRDATA[6]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HRDATA[5]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HRDATA[4]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HRDATA[3]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HRDATA[2]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HRDATA[1]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HRDATA[0]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HADDR[31]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HADDR[30]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HADDR[29]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HADDR[28]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HADDR[27]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HADDR[26]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HADDR[25]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HADDR[24]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HADDR[23]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HADDR[22]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HADDR[21]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HADDR[20]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HADDR[19]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HADDR[18]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HADDR[17]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HADDR[16]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HADDR[15]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HADDR[14]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HADDR[13]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HADDR[12]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HADDR[11]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HADDR[10]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HADDR[9]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HADDR[8]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HTRANS[0]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HSIZE[2]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HSIZE[1]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HSIZE[0]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HPROT[3]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HPROT[2]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HPROT[1]
WARNING: [Synth 8-3331] design AHBlite_LCD has unconnected port HPROT[0]
WARNING: [Synth 8-3331] design AHBlite_Keyboard has unconnected port HADDR[31]
WARNING: [Synth 8-3331] design AHBlite_Keyboard has unconnected port HADDR[30]
WARNING: [Synth 8-3331] design AHBlite_Keyboard has unconnected port HADDR[29]
WARNING: [Synth 8-3331] design AHBlite_Keyboard has unconnected port HADDR[28]
WARNING: [Synth 8-3331] design AHBlite_Keyboard has unconnected port HADDR[27]
WARNING: [Synth 8-3331] design AHBlite_Keyboard has unconnected port HADDR[26]
WARNING: [Synth 8-3331] design AHBlite_Keyboard has unconnected port HADDR[25]
WARNING: [Synth 8-3331] design AHBlite_Keyboard has unconnected port HADDR[24]
WARNING: [Synth 8-3331] design AHBlite_Keyboard has unconnected port HADDR[23]
WARNING: [Synth 8-3331] design AHBlite_Keyboard has unconnected port HADDR[22]
WARNING: [Synth 8-3331] design AHBlite_Keyboard has unconnected port HADDR[21]
WARNING: [Synth 8-3331] design AHBlite_Keyboard has unconnected port HADDR[20]
WARNING: [Synth 8-3331] design AHBlite_Keyboard has unconnected port HADDR[19]
WARNING: [Synth 8-3331] design AHBlite_Keyboard has unconnected port HADDR[18]
WARNING: [Synth 8-3331] design AHBlite_Keyboard has unconnected port HADDR[17]
WARNING: [Synth 8-3331] design AHBlite_Keyboard has unconnected port HADDR[16]
WARNING: [Synth 8-3331] design AHBlite_Keyboard has unconnected port HADDR[15]
WARNING: [Synth 8-3331] design AHBlite_Keyboard has unconnected port HADDR[14]
WARNING: [Synth 8-3331] design AHBlite_Keyboard has unconnected port HADDR[13]
WARNING: [Synth 8-3331] design AHBlite_Keyboard has unconnected port HADDR[12]
WARNING: [Synth 8-3331] design AHBlite_Keyboard has unconnected port HADDR[11]
WARNING: [Synth 8-3331] design AHBlite_Keyboard has unconnected port HADDR[10]
WARNING: [Synth 8-3331] design AHBlite_Keyboard has unconnected port HADDR[9]
WARNING: [Synth 8-3331] design AHBlite_Keyboard has unconnected port HADDR[8]
WARNING: [Synth 8-3331] design AHBlite_Keyboard has unconnected port HADDR[7]
WARNING: [Synth 8-3331] design AHBlite_Keyboard has unconnected port HADDR[6]
WARNING: [Synth 8-3331] design AHBlite_Keyboard has unconnected port HADDR[5]
WARNING: [Synth 8-3331] design AHBlite_Keyboard has unconnected port HADDR[4]
WARNING: [Synth 8-3331] design AHBlite_Keyboard has unconnected port HADDR[3]
WARNING: [Synth 8-3331] design AHBlite_Keyboard has unconnected port HADDR[2]
WARNING: [Synth 8-3331] design AHBlite_Keyboard has unconnected port HADDR[1]
WARNING: [Synth 8-3331] design AHBlite_Keyboard has unconnected port HADDR[0]
WARNING: [Synth 8-3331] design AHBlite_Keyboard has unconnected port HTRANS[0]
WARNING: [Synth 8-3331] design AHBlite_Keyboard has unconnected port HSIZE[2]
WARNING: [Synth 8-3331] design AHBlite_Keyboard has unconnected port HSIZE[1]
WARNING: [Synth 8-3331] design AHBlite_Keyboard has unconnected port HSIZE[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 662.645 ; gain = 404.652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 662.645 ; gain = 404.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 662.645 ; gain = 404.652
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a75tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/73474/Desktop/M0/LCD/vivado/pin.xdc]
Finished Parsing XDC File [C:/Users/73474/Desktop/M0/LCD/vivado/pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/73474/Desktop/M0/LCD/vivado/pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CortexM0_SoC_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CortexM0_SoC_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 934.852 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 934.852 ; gain = 676.859
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a75tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 934.852 ; gain = 676.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 934.852 ; gain = 676.859
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/73474/Desktop/M0/LCD/rtl/cortexm0ds_logic.v:3158]
INFO: [Synth 8-5546] ROM "P0_HSEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "P1_HSEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "P2_HSEL" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "LCD_rstn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LCD_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "set_sc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "set_ec" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "set_sp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "set_ep" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "scan_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "key" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wr_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mode" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element data_o_reg was removed.  [C:/Users/73474/Desktop/M0/LCD/rtl/BlockROM16.v:17]
WARNING: [Synth 8-6014] Unused sequential element data_o_reg was removed.  [C:/Users/73474/Desktop/M0/LCD/rtl/BlockROM1.v:17]
Block RAM mem_reg originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 934.852 ; gain = 676.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 16    
	   2 Input     17 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 72    
+---Registers : 
	               32 Bit    Registers := 7     
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1350  
+---RAMs : 
	             512K Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     17 Bit        Muxes := 3     
	   5 Input     16 Bit        Muxes := 2     
	   9 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 5     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 3     
	   9 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 428   
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CortexM0_SoC 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cortexm0ds_logic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 72    
+---Registers : 
	                1 Bit    Registers := 1334  
+---Muxes : 
	   2 Input      1 Bit        Muxes := 404   
Module AHBlite_Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module AHBlite_SlaveMUX 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module AHBlite_Block_RAM 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
Module AHBlite_Keyboard 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AHBlite_LCD 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
Module Block_RAM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             512K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
Module keyboard_scan 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module keyboard_filter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module keyboard_reg 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module LCDCtrl 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module WriteCtrl 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 5     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
Module AddrIni 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
Module BlockROM16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module BlockROM1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module DataTrans 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   9 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 180 (col length:80)
BRAMs: 210 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP Affpw60, operation Mode is: A*B.
DSP Report: operator Affpw60 is absorbed into DSP Affpw60.
DSP Report: operator Affpw60 is absorbed into DSP Affpw60.
DSP Report: Generating DSP Affpw60, operation Mode is: A*B.
DSP Report: operator Affpw60 is absorbed into DSP Affpw60.
DSP Report: operator Affpw60 is absorbed into DSP Affpw60.
DSP Report: Generating DSP Affpw60, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Affpw60 is absorbed into DSP Affpw60.
DSP Report: operator Affpw60 is absorbed into DSP Affpw60.
INFO: [Synth 8-5546] ROM "Decoder/P0_HSEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Decoder/P1_HSEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Decoder/P2_HSEL" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "keyboard_scan/key" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "keyboard_scan/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "keyboard_scan/scan_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "DataTrans/WriteCtrl/wr_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataTrans/WriteCtrl/mode" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element DataTrans/BlockROM_Data/data_o_reg was removed.  [C:/Users/73474/Desktop/M0/LCD/rtl/BlockROM16.v:17]
WARNING: [Synth 8-6014] Unused sequential element DataTrans/BlockROM_Flag/data_o_reg was removed.  [C:/Users/73474/Desktop/M0/LCD/rtl/BlockROM1.v:17]
Block RAM RAM_CODE/mem_reg originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimalBlock RAM RAM_DATA/mem_reg originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
INFO: [Synth 8-3886] merging instance 'u_logic/Sbyax6_reg' (FDC) to 'u_logic/Gv1bx6_reg'
INFO: [Synth 8-3886] merging instance 'u_logic/Gv1bx6_reg' (FDC) to 'u_logic/Mz1bx6_reg'
INFO: [Synth 8-3886] merging instance 'u_logic/Ar1bx6_reg' (FDC) to 'u_logic/Mz1bx6_reg'
INFO: [Synth 8-3886] merging instance 'u_logic/Mz1bx6_reg' (FDC) to 'u_logic/S32bx6_reg'
INFO: [Synth 8-3886] merging instance 'u_logic/S32bx6_reg' (FDC) to 'u_logic/Ok2bx6_reg'
INFO: [Synth 8-3886] merging instance 'u_logic/Vyfbx6_reg' (FDC) to 'u_logic/Ok2bx6_reg'
INFO: [Synth 8-3886] merging instance 'u_logic/Uo2bx6_reg' (FDC) to 'u_logic/Ok2bx6_reg'
INFO: [Synth 8-3886] merging instance 'u_logic/Cc2bx6_reg' (FDC) to 'u_logic/Ok2bx6_reg'
INFO: [Synth 8-3886] merging instance 'u_logic/Ig2bx6_reg' (FDC) to 'u_logic/Ok2bx6_reg'
INFO: [Synth 8-3886] merging instance 'u_logic/Qaipw6_reg' (FDC) to 'u_logic/Ok2bx6_reg'
INFO: [Synth 8-3886] merging instance 'u_logic/Ee3bx6_reg' (FDC) to 'u_logic/Ok2bx6_reg'
INFO: [Synth 8-3886] merging instance 'u_logic/S53bx6_reg' (FDC) to 'u_logic/Ok2bx6_reg'
INFO: [Synth 8-3886] merging instance 'u_logic/Y93bx6_reg' (FDC) to 'u_logic/Ok2bx6_reg'
INFO: [Synth 8-3886] merging instance 'u_logic/Gx2bx6_reg' (FDC) to 'u_logic/Ok2bx6_reg'
INFO: [Synth 8-3886] merging instance 'u_logic/M13bx6_reg' (FDC) to 'u_logic/Ok2bx6_reg'
INFO: [Synth 8-3886] merging instance 'u_logic/Ok2bx6_reg' (FDC) to 'u_logic/L3bbx6_reg'
INFO: [Synth 8-3886] merging instance 'u_logic/W51bx6_reg' (FDC) to 'u_logic/L3bbx6_reg'
INFO: [Synth 8-3886] merging instance 'u_logic/Oi1bx6_reg' (FDC) to 'u_logic/L3bbx6_reg'
INFO: [Synth 8-3886] merging instance 'u_logic/Um1bx6_reg' (FDC) to 'u_logic/L3bbx6_reg'
INFO: [Synth 8-3886] merging instance 'u_logic/Woiax6_reg' (FDC) to 'u_logic/L3bbx6_reg'
INFO: [Synth 8-3886] merging instance 'u_logic/Ca1bx6_reg' (FDC) to 'u_logic/L3bbx6_reg'
INFO: [Synth 8-3886] merging instance 'u_logic/Ie1bx6_reg' (FDC) to 'u_logic/L3bbx6_reg'
INFO: [Synth 8-3886] merging instance 'u_logic/Sq3bx6_reg' (FDC) to 'u_logic/L3bbx6_reg'
INFO: [Synth 8-3886] merging instance 'u_logic/Pgjbx6_reg' (FDC) to 'u_logic/L3bbx6_reg'
INFO: [Synth 8-3886] merging instance 'u_logic/Eghbx6_reg' (FDC) to 'u_logic/L3bbx6_reg'
INFO: [Synth 8-3886] merging instance 'u_logic/Ki3bx6_reg' (FDC) to 'u_logic/L3bbx6_reg'
INFO: [Synth 8-3886] merging instance 'u_logic/Jp9bx6_reg' (FDC) to 'u_logic/L3bbx6_reg'
INFO: [Synth 8-3886] merging instance 'u_logic/Om3bx6_reg' (FDC) to 'u_logic/L3bbx6_reg'
INFO: [Synth 8-3886] merging instance 'u_logic/Y72bx6_reg' (FDC) to 'u_logic/L3bbx6_reg'
INFO: [Synth 8-3886] merging instance 'u_logic/L3bbx6_reg' (FDC) to 'u_logic/Kshbx6_reg'
INFO: [Synth 8-3886] merging instance 'u_logic/Kshbx6_reg' (FDC) to 'u_logic/At2bx6_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_logic/At2bx6_reg)
INFO: [Synth 8-3886] merging instance 'RAMDATA_Interface/size_reg_reg[3]' (FDCE) to 'RAMDATA_Interface/size_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'RAMCODE_Interface/size_reg_reg[3]' (FDCE) to 'RAMCODE_Interface/size_reg_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_logic/A3ipw6_reg)
WARNING: [Synth 8-3332] Sequential element (Hmbax6_reg) is unused and will be removed from module cortexm0ds_logic.
WARNING: [Synth 8-3332] Sequential element (A3ipw6_reg) is unused and will be removed from module cortexm0ds_logic.
WARNING: [Synth 8-3332] Sequential element (Cokbx6_reg) is unused and will be removed from module cortexm0ds_logic.
WARNING: [Synth 8-3332] Sequential element (At2bx6_reg) is unused and will be removed from module cortexm0ds_logic.
WARNING: [Synth 8-3332] Sequential element (LCD/LCDCtrl/state_reg[2]) is unused and will be removed from module CortexM0_SoC.
WARNING: [Synth 8-3332] Sequential element (LCD/LCDCtrl/state_reg[1]) is unused and will be removed from module CortexM0_SoC.
WARNING: [Synth 8-3332] Sequential element (LCD/DataTrans/WriteCtrl/cur_state_reg[10]) is unused and will be removed from module CortexM0_SoC.
WARNING: [Synth 8-3332] Sequential element (LCD/DataTrans/WriteCtrl/cur_state_reg[9]) is unused and will be removed from module CortexM0_SoC.
WARNING: [Synth 8-3332] Sequential element (LCD/DataTrans/WriteCtrl/cur_state_reg[8]) is unused and will be removed from module CortexM0_SoC.
WARNING: [Synth 8-3332] Sequential element (LCD/DataTrans/WriteCtrl/cur_state_reg[7]) is unused and will be removed from module CortexM0_SoC.
INFO: [Synth 8-3886] merging instance 'i_27/LCD/DataTrans/AddrCounter/cnt_reg[14]' (FDCE) to 'i_27/LCD/DataTrans/AddrCounter/cnt_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_27/LCD/DataTrans/AddrCounter/cnt_reg[15]' (FDCE) to 'i_27/LCD/DataTrans/AddrCounter/cnt_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27/\LCD/DataTrans/AddrCounter/cnt_reg[16] )
WARNING: [Synth 8-3332] Sequential element (K7vpw6_reg) is unused and will be removed from module cortexm0ds_logic.
WARNING: [Synth 8-3332] Sequential element (Xbopw6_reg) is unused and will be removed from module cortexm0ds_logic.
address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:01:28 . Memory (MB): peak = 934.852 ; gain = 676.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------------------------------+---------------+----------------+
|Module Name | RTL Object                         | Depth x Width | Implemented As | 
+------------+------------------------------------+---------------+----------------+
|BlockROM16  | data_o_reg                         | 8192x16       | Block RAM      | 
|BlockROM1   | data_o_reg                         | 8192x1        | Block RAM      | 
|LCD         | DataTrans/BlockROM_Flag/data_o_reg | 8192x1        | Block RAM      | 
|LCD         | DataTrans/BlockROM_Data/data_o_reg | 8192x16       | Block RAM      | 
+------------+------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Block_RAM:  | mem_reg    | 16 K x 32(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 16     | 
|Block_RAM:  | mem_reg    | 16 K x 32(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 16     | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+-----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|cortexm0ds_logic | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cortexm0ds_logic | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cortexm0ds_logic | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_16/RAM_CODE/mem_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_16/RAM_CODE/mem_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_16/RAM_CODE/mem_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_16/RAM_CODE/mem_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_16/RAM_CODE/mem_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_16/RAM_CODE/mem_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_16/RAM_CODE/mem_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_16/RAM_CODE/mem_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_16/RAM_CODE/mem_reg_2_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_16/RAM_CODE/mem_reg_2_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_16/RAM_CODE/mem_reg_2_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_16/RAM_CODE/mem_reg_2_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_16/RAM_CODE/mem_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_16/RAM_CODE/mem_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_16/RAM_CODE/mem_reg_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_16/RAM_CODE/mem_reg_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_17/RAM_DATA/mem_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_17/RAM_DATA/mem_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_17/RAM_DATA/mem_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_17/RAM_DATA/mem_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_17/RAM_DATA/mem_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_17/RAM_DATA/mem_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_17/RAM_DATA/mem_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_17/RAM_DATA/mem_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_17/RAM_DATA/mem_reg_2_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_17/RAM_DATA/mem_reg_2_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_17/RAM_DATA/mem_reg_2_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_17/RAM_DATA/mem_reg_2_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_17/RAM_DATA/mem_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_17/RAM_DATA/mem_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_17/RAM_DATA/mem_reg_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_17/RAM_DATA/mem_reg_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_49/LCD/DataTrans/BlockROM_Flag/data_o_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_50/LCD/DataTrans/BlockROM_Data/data_o_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_50/LCD/DataTrans/BlockROM_Data/data_o_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_50/LCD/DataTrans/BlockROM_Data/data_o_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_50/LCD/DataTrans/BlockROM_Data/data_o_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:37 ; elapsed = 00:01:40 . Memory (MB): peak = 934.852 ; gain = 676.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:01:41 . Memory (MB): peak = 934.852 ; gain = 676.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Block_RAM:  | mem_reg    | 16 K x 32(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 16     | 
|Block_RAM:  | mem_reg    | 16 K x 32(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 16     | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance RAM_CODE/mem_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_CODE/mem_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_CODE/mem_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_CODE/mem_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_CODE/mem_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_CODE/mem_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_CODE/mem_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_CODE/mem_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_CODE/mem_reg_2_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_CODE/mem_reg_2_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_CODE/mem_reg_2_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_CODE/mem_reg_2_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_CODE/mem_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_CODE/mem_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_CODE/mem_reg_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_CODE/mem_reg_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_DATA/mem_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_DATA/mem_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_DATA/mem_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_DATA/mem_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_DATA/mem_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_DATA/mem_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_DATA/mem_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_DATA/mem_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_DATA/mem_reg_2_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_DATA/mem_reg_2_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_DATA/mem_reg_2_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_DATA/mem_reg_2_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_DATA/mem_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_DATA/mem_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_DATA/mem_reg_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_DATA/mem_reg_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance LCD/DataTrans/BlockROM_Flag/data_o_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance LCD/DataTrans/BlockROM_Data/data_o_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance LCD/DataTrans/BlockROM_Data/data_o_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance LCD/DataTrans/BlockROM_Data/data_o_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance LCD/DataTrans/BlockROM_Data/data_o_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:42 ; elapsed = 00:01:45 . Memory (MB): peak = 1126.496 ; gain = 868.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:43 ; elapsed = 00:01:46 . Memory (MB): peak = 1126.496 ; gain = 868.504
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:43 ; elapsed = 00:01:46 . Memory (MB): peak = 1126.496 ; gain = 868.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:43 ; elapsed = 00:01:46 . Memory (MB): peak = 1126.496 ; gain = 868.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:43 ; elapsed = 00:01:46 . Memory (MB): peak = 1126.496 ; gain = 868.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:43 ; elapsed = 00:01:46 . Memory (MB): peak = 1126.496 ; gain = 868.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:43 ; elapsed = 00:01:46 . Memory (MB): peak = 1126.496 ; gain = 868.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     2|
|2     |CARRY4      |   244|
|3     |DSP48E1     |     3|
|4     |LUT1        |    48|
|5     |LUT2        |   728|
|6     |LUT3        |   378|
|7     |LUT4        |   596|
|8     |LUT5        |   749|
|9     |LUT6        |  2396|
|10    |MUXF7       |     4|
|11    |MUXF8       |     1|
|12    |RAMB18E1    |     1|
|13    |RAMB36E1    |     2|
|14    |RAMB36E1_1  |     2|
|15    |RAMB36E1_10 |     2|
|16    |RAMB36E1_11 |     2|
|17    |RAMB36E1_12 |     2|
|18    |RAMB36E1_13 |     2|
|19    |RAMB36E1_14 |     2|
|20    |RAMB36E1_15 |     2|
|21    |RAMB36E1_16 |     1|
|22    |RAMB36E1_17 |     1|
|23    |RAMB36E1_18 |     1|
|24    |RAMB36E1_19 |     1|
|25    |RAMB36E1_2  |     2|
|26    |RAMB36E1_3  |     2|
|27    |RAMB36E1_4  |     2|
|28    |RAMB36E1_5  |     2|
|29    |RAMB36E1_6  |     2|
|30    |RAMB36E1_7  |     2|
|31    |RAMB36E1_8  |     2|
|32    |RAMB36E1_9  |     2|
|33    |FDCE        |   682|
|34    |FDPE        |    77|
|35    |FDRE        |  1077|
|36    |FDSE        |    80|
|37    |IBUF        |     7|
|38    |IOBUF       |     1|
|39    |OBUF        |    26|
+------+------------+------+

Report Instance Areas: 
+------+---------------------+---------------------+------+
|      |Instance             |Module               |Cells |
+------+---------------------+---------------------+------+
|1     |top                  |                     |  7136|
|2     |  Interconncet       |AHBlite_Interconnect |    72|
|3     |    SlaveMUX         |AHBlite_SlaveMUX     |    72|
|4     |  Keyboard           |Keyboard             |  1155|
|5     |    keyboard_filter  |keyboard_filter      |   997|
|6     |    keyboard_reg     |keyboard_reg         |    32|
|7     |    keyboard_scan    |keyboard_scan        |   126|
|8     |  Keyboard_Interface |AHBlite_Keyboard     |     2|
|9     |  LCD                |LCD                  |   158|
|10    |    DataTrans        |DataTrans            |   152|
|11    |      AddrCounter    |AddrCounter          |    37|
|12    |      AddrIni        |AddrIni              |    87|
|13    |      BlockROM_Data  |BlockROM16           |     4|
|14    |      BlockROM_Flag  |BlockROM1            |     1|
|15    |      WriteCtrl      |WriteCtrl            |    23|
|16    |    LCDCtrl          |LCDCtrl              |     6|
|17    |  LCD_Interface      |AHBlite_LCD          |   197|
|18    |  RAMCODE_Interface  |AHBlite_Block_RAM    |    21|
|19    |  RAMDATA_Interface  |AHBlite_Block_RAM_0  |    21|
|20    |  RAM_CODE           |Block_RAM            |    16|
|21    |  RAM_DATA           |Block_RAM_1          |    16|
|22    |  u_logic            |cortexm0ds_logic     |  5440|
+------+---------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:43 ; elapsed = 00:01:46 . Memory (MB): peak = 1126.496 ; gain = 868.504
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 108 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:18 ; elapsed = 00:01:38 . Memory (MB): peak = 1126.496 ; gain = 596.297
Synthesis Optimization Complete : Time (s): cpu = 00:01:44 ; elapsed = 00:01:47 . Memory (MB): peak = 1126.496 ; gain = 868.504
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 297 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
195 Infos, 125 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:46 ; elapsed = 00:01:50 . Memory (MB): peak = 1126.496 ; gain = 881.418
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/73474/Desktop/M0/LCD/vivado/CortexM0_SoC/CortexM0_SoC.runs/synth_1/CortexM0_SoC.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CortexM0_SoC_utilization_synth.rpt -pb CortexM0_SoC_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1126.496 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May 11 17:10:03 2021...
