<profile>

<section name = "Vitis HLS Report for 'implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1'" level="0">
<item name = "Date">Sun May  5 21:31:01 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">Principal_Component_Analysis.prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.277 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- PCA_filtermat_loop_VITIS_LOOP_160_1">?, ?, 37, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 363, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 2283, 1752, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 672, 192, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="sparsemux_7_2_8_1_1_U260">sparsemux_7_2_8_1_1, 0, 0, 0, 14, 0</column>
<column name="urem_32ns_3ns_2_36_1_U259">urem_32ns_3ns_2_36_1, 0, 0, 2283, 1738, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_8s_8s_8ns_8_4_1_U261">mac_muladd_8s_8s_8ns_8_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln158_fu_212_p2">+, 0, 0, 41, 34, 1</column>
<column name="add_ln160_1_fu_294_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln160_fu_300_p2">+, 0, 0, 39, 32, 2</column>
<column name="i_fu_355_p2">+, 0, 0, 39, 32, 1</column>
<column name="index_3_fu_288_p2">+, 0, 0, 39, 32, 1</column>
<column name="sub_ln156_fu_397_p2">-, 0, 0, 10, 3, 2</column>
<column name="icmp_ln158_fu_207_p2">icmp, 0, 0, 41, 34, 34</column>
<column name="icmp_ln160_fu_230_p2">icmp, 0, 0, 9, 2, 2</column>
<column name="select_ln156_1_fu_236_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln156_2_fu_244_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln156_3_fu_268_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln156_fu_403_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln158_1_fu_252_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln158_fu_361_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="grp_fu_282_p0">xor, 0, 0, 32, 32, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="i_2_fu_84">9, 2, 32, 64</column>
<column name="index_1_fu_68">9, 2, 32, 64</column>
<column name="index_fu_80">9, 2, 32, 64</column>
<column name="indvar_flatten14_fu_88">9, 2, 34, 68</column>
<column name="j_fu_72">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln1601_fu_76">32, 0, 32, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter19">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter20">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter21">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter22">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter23">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter24">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter25">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter26">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter27">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter28">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter29">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter30">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter31">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter32">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter33">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter34">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter35">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter36">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter37">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter11_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter12_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter13_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter14_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter15_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter16_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter17_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter18_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter19_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter20_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter21_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter22_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter23_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter24_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter25_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter26_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter27_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter28_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter29_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter30_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter31_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter32_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter33_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter34_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter35_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter36_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="i_2_fu_84">32, 0, 32, 0</column>
<column name="icmp_ln160_reg_492">1, 0, 1, 0</column>
<column name="index_1_fu_68">32, 0, 32, 0</column>
<column name="index_fu_80">32, 0, 32, 0</column>
<column name="indvar_flatten14_fu_88">34, 0, 34, 0</column>
<column name="j_fu_72">2, 0, 2, 0</column>
<column name="pcVecs_1_addr_reg_527">4, 0, 4, 0</column>
<column name="pcVecs_2_addr_reg_532">4, 0, 4, 0</column>
<column name="pcVecs_addr_reg_522">4, 0, 4, 0</column>
<column name="select_ln156_1_reg_497">2, 0, 2, 0</column>
<column name="select_ln156_2_reg_502">32, 0, 32, 0</column>
<column name="select_ln156_reg_547">2, 0, 2, 0</column>
<column name="tmp_5_reg_507">1, 0, 1, 0</column>
<column name="icmp_ln160_reg_492">64, 32, 1, 0</column>
<column name="pcVecs_1_addr_reg_527">64, 32, 4, 0</column>
<column name="pcVecs_2_addr_reg_532">64, 32, 4, 0</column>
<column name="pcVecs_addr_reg_522">64, 32, 4, 0</column>
<column name="select_ln156_1_reg_497">64, 32, 2, 0</column>
<column name="tmp_5_reg_507">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1, return value</column>
<column name="grp_fu_729_p_din0">out, 32, ap_ctrl_hs, implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1, return value</column>
<column name="grp_fu_729_p_din1">out, 34, ap_ctrl_hs, implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1, return value</column>
<column name="grp_fu_729_p_dout0">in, 65, ap_ctrl_hs, implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1, return value</column>
<column name="grp_fu_729_p_ce">out, 1, ap_ctrl_hs, implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1, return value</column>
<column name="sub_ln158">in, 34, ap_none, sub_ln158, scalar</column>
<column name="empty">in, 8, ap_none, empty, scalar</column>
<column name="pcVecs_2_address0">out, 4, ap_memory, pcVecs_2, array</column>
<column name="pcVecs_2_ce0">out, 1, ap_memory, pcVecs_2, array</column>
<column name="pcVecs_2_we0">out, 1, ap_memory, pcVecs_2, array</column>
<column name="pcVecs_2_d0">out, 64, ap_memory, pcVecs_2, array</column>
<column name="pcVecs_1_address0">out, 4, ap_memory, pcVecs_1, array</column>
<column name="pcVecs_1_ce0">out, 1, ap_memory, pcVecs_1, array</column>
<column name="pcVecs_1_we0">out, 1, ap_memory, pcVecs_1, array</column>
<column name="pcVecs_1_d0">out, 64, ap_memory, pcVecs_1, array</column>
<column name="pcVecs_address0">out, 4, ap_memory, pcVecs, array</column>
<column name="pcVecs_ce0">out, 1, ap_memory, pcVecs, array</column>
<column name="pcVecs_we0">out, 1, ap_memory, pcVecs, array</column>
<column name="pcVecs_d0">out, 64, ap_memory, pcVecs, array</column>
<column name="eigIndexes">in, 8, ap_none, eigIndexes, scalar</column>
<column name="eigIndexes_1">in, 8, ap_none, eigIndexes_1, scalar</column>
<column name="eigIndexes_2">in, 8, ap_none, eigIndexes_2, scalar</column>
<column name="eigVecs_address0">out, 8, ap_memory, eigVecs, array</column>
<column name="eigVecs_ce0">out, 1, ap_memory, eigVecs, array</column>
<column name="eigVecs_q0">in, 64, ap_memory, eigVecs, array</column>
</table>
</item>
</section>
</profile>
