`timescale 1ns / 1ps


module AndGate(input wire a, b, output wire y);
   
   assign y = a & b;
   
endmodule
