module D_Latch (
    input wire D,
    input wire EN,
    output reg Q,
    output  Qn
);
    
    always @(D or EN) begin
        if (EN) begin
            Q <= D;         
        end
    end

    assign Qn = ~Q; 

endmodule
