src/gen_verilog/*.v
*.vcd
*.in
*.ouy
Makefile
*.txt
src/systemize_tb
env/
