# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Modulo7_updown_JKFF.srcs/sources_1/new/Modulo7_updown_JKFF.vhd" \
"../../../../Modulo7_updown_JKFF.srcs/sim_1/new/Modulo7_updown_tb.vhd" \

# Do not sort compile order
nosort
