

================================================================
== Vivado HLS Report for 'intersect'
================================================================
* Date:           Sun Apr 14 22:29:24 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls
* Solution:       solution
* Product family: kintexuplus
* Target device:  xcku5p-sfvb784-3-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     2.693|        0.42|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2088|  2088|  2088|  2088|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+------+------+------+------+---------+
        |                        |             |   Latency   |   Interval  | Pipeline|
        |        Instance        |    Module   |  min |  max |  min |  max |   Type  |
        +------------------------+-------------+------+------+------+------+---------+
        |grp_readCompare_fu_163  |readCompare  |  2019|  2019|  2019|  2019|   none  |
        +------------------------+-------------+------+------+------+------+---------+

        * Loop: 
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |               |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |- readAdj1     |   32|   32|         2|          1|          1|    32|    yes   |
        |- WriteResult  |   32|   32|         2|          1|          1|    32|    yes   |
        +---------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond_i)
	3  / (!exitcond_i)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	8  / (exitcond_i1)
	7  / (!exitcond_i1)
7 --> 
	6  / true
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%adj2_data_V_read = call i1024 @_ssdm_op_Read.s_axilite.i1024(i1024 %adj2_data_V)"   --->   Operation 9 'read' 'adj2_data_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%adj1_data_V_read = call i1024 @_ssdm_op_Read.s_axilite.i1024(i1024 %adj1_data_V)"   --->   Operation 10 'read' 'adj1_data_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1024 %adj1_data_V), !map !73"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1024 %adj2_data_V), !map !79"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @intersect_str) nounwind"   --->   Operation 13 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%items1_stream_V = alloca i32, align 4" [intersect.cc:49]   --->   Operation 14 'alloca' 'items1_stream_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @items1_OC_stream_OC, i32 1, [1 x i8]* @p_str26, [1 x i8]* @p_str26, i32 1, i32 1, i32* %items1_stream_V, i32* %items1_stream_V)"   --->   Operation 15 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %items1_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str27, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str29, [1 x i8]* @p_str30, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str31, [1 x i8]* @p_str32)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%items2_stream_V = alloca i32, align 4" [intersect.cc:50]   --->   Operation 17 'alloca' 'items2_stream_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @items2_OC_stream_OC, i32 1, [1 x i8]* @p_str33, [1 x i8]* @p_str33, i32 1, i32 1, i32* %items2_stream_V, i32* %items2_stream_V)"   --->   Operation 18 'specchannel' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %items2_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str34, i32 0, i32 0, [1 x i8]* @p_str35, [1 x i8]* @p_str36, [1 x i8]* @p_str37, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str38, [1 x i8]* @p_str39)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1024 %adj1_data_V, [10 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str7, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [intersect.cc:47]   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1024 %adj2_data_V, [10 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str7, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [intersect.cc:48]   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.60ns)   --->   "br label %0" [intersect.cc:12->intersect.cc:55]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 2.63>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_assign = phi i6 [ 0, %Fill.exit ], [ %i, %1 ]"   --->   Operation 23 'phi' 'i_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.75ns)   --->   "%exitcond_i = icmp eq i6 %i_assign, -32" [intersect.cc:12->intersect.cc:55]   --->   Operation 24 'icmp' 'exitcond_i' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 25 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.71ns)   --->   "%i = add i6 %i_assign, 1" [intersect.cc:12->intersect.cc:55]   --->   Operation 26 'add' 'i' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %readItem.exit, label %1" [intersect.cc:12->intersect.cc:55]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = trunc i6 %i_assign to i5" [intersect.cc:12->intersect.cc:55]   --->   Operation 28 'trunc' 'tmp' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%Lo_assign = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp, i5 0)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:14->intersect.cc:55]   --->   Operation 29 'bitconcatenate' 'Lo_assign' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%Hi_assign = or i10 %Lo_assign, 31" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:14->intersect.cc:55]   --->   Operation 30 'or' 'Hi_assign' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.87ns)   --->   "%tmp_2 = icmp ugt i10 %Lo_assign, %Hi_assign" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:14->intersect.cc:55]   --->   Operation 31 'icmp' 'tmp_2' <Predicate = (!exitcond_i)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_3 = zext i10 %Lo_assign to i11" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:14->intersect.cc:55]   --->   Operation 32 'zext' 'tmp_3' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_4 = zext i10 %Hi_assign to i11" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:14->intersect.cc:55]   --->   Operation 33 'zext' 'tmp_4' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node tmp_15)   --->   "%tmp_5 = call i1024 @llvm.part.select.i1024(i1024 %adj1_data_V_read, i32 1023, i32 0)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:14->intersect.cc:55]   --->   Operation 34 'partselect' 'tmp_5' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.73ns)   --->   "%tmp_6 = sub i11 %tmp_3, %tmp_4" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:14->intersect.cc:55]   --->   Operation 35 'sub' 'tmp_6' <Predicate = (!exitcond_i)> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node tmp_15)   --->   "%tmp_7 = xor i11 %tmp_3, 1023" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:14->intersect.cc:55]   --->   Operation 36 'xor' 'tmp_7' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.73ns)   --->   "%tmp_8 = sub i11 %tmp_4, %tmp_3" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:14->intersect.cc:55]   --->   Operation 37 'sub' 'tmp_8' <Predicate = (!exitcond_i)> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node tmp_12)   --->   "%tmp_9 = select i1 %tmp_2, i11 %tmp_6, i11 %tmp_8" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:14->intersect.cc:55]   --->   Operation 38 'select' 'tmp_9' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tmp_15)   --->   "%tmp_10 = select i1 %tmp_2, i1024 %tmp_5, i1024 %adj1_data_V_read" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:14->intersect.cc:55]   --->   Operation 39 'select' 'tmp_10' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node tmp_15)   --->   "%tmp_11 = select i1 %tmp_2, i11 %tmp_7, i11 %tmp_3" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:14->intersect.cc:55]   --->   Operation 40 'select' 'tmp_11' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.75ns) (out node of the LUT)   --->   "%tmp_12 = sub i11 1023, %tmp_9" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:14->intersect.cc:55]   --->   Operation 41 'sub' 'tmp_12' <Predicate = (!exitcond_i)> <Delay = 0.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node tmp_15)   --->   "%tmp_13 = zext i11 %tmp_11 to i1024" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:14->intersect.cc:55]   --->   Operation 42 'zext' 'tmp_13' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.76ns) (out node of the LUT)   --->   "%tmp_15 = lshr i1024 %tmp_10, %tmp_13" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:14->intersect.cc:55]   --->   Operation 43 'lshr' 'tmp_15' <Predicate = (!exitcond_i)> <Delay = 1.76> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [intersect.cc:12->intersect.cc:55]   --->   Operation 44 'specloopname' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_2_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str)" [intersect.cc:12->intersect.cc:55]   --->   Operation 45 'specregionbegin' 'tmp_2_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [intersect.cc:13->intersect.cc:55]   --->   Operation 46 'specpipeline' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_14 = zext i11 %tmp_12 to i1024" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:14->intersect.cc:55]   --->   Operation 47 'zext' 'tmp_14' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_16 = lshr i1024 -1, %tmp_14" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:14->intersect.cc:55]   --->   Operation 48 'lshr' 'tmp_16' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.88ns) (out node of the LUT)   --->   "%p_Result_s = and i1024 %tmp_15, %tmp_16" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:14->intersect.cc:55]   --->   Operation 49 'and' 'p_Result_s' <Predicate = (!exitcond_i)> <Delay = 0.88> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%temp_V = trunc i1024 %p_Result_s to i32" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:14->intersect.cc:55]   --->   Operation 50 'trunc' 'temp_V' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %items1_stream_V, i32 %temp_V)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:15->intersect.cc:55]   --->   Operation 51 'write' <Predicate = (!exitcond_i)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_2_i)" [intersect.cc:16->intersect.cc:55]   --->   Operation 52 'specregionend' 'empty_12' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br label %0" [intersect.cc:12->intersect.cc:55]   --->   Operation 53 'br' <Predicate = (!exitcond_i)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 54 [2/2] (0.00ns)   --->   "call fastcc void @readCompare(i1024 %adj2_data_V_read, i32* %items1_stream_V, i32* %items2_stream_V)" [intersect.cc:56]   --->   Operation 54 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 0.60>
ST_5 : Operation 55 [1/2] (0.00ns)   --->   "call fastcc void @readCompare(i1024 %adj2_data_V_read, i32* %items1_stream_V, i32* %items2_stream_V)" [intersect.cc:56]   --->   Operation 55 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 56 [1/1] (0.60ns)   --->   "br label %2" [intersect.cc:35->intersect.cc:57]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.60>

State 6 <SV = 4> <Delay = 0.75>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%i_i = phi i6 [ 0, %readItem.exit ], [ %i_2, %._crit_edge.i ]"   --->   Operation 57 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.75ns)   --->   "%exitcond_i1 = icmp eq i6 %i_i, -32" [intersect.cc:35->intersect.cc:57]   --->   Operation 58 'icmp' 'exitcond_i1' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 59 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.71ns)   --->   "%i_2 = add i6 %i_i, 1" [intersect.cc:35->intersect.cc:57]   --->   Operation 60 'add' 'i_2' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %exitcond_i1, label %.preheader.preheader, label %._crit_edge.i" [intersect.cc:35->intersect.cc:57]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 5> <Delay = 1.45>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str4) nounwind" [intersect.cc:35->intersect.cc:57]   --->   Operation 62 'specloopname' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_1_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [intersect.cc:35->intersect.cc:57]   --->   Operation 63 'specregionbegin' 'tmp_1_i' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [intersect.cc:36->intersect.cc:57]   --->   Operation 64 'specpipeline' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (1.45ns)   --->   "%tmp_5_0 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %items2_stream_V)" [../hlslib/include/hlslib/Stream.h:223->../hlslib/include/hlslib/Stream.h:263->intersect.cc:37->intersect.cc:57]   --->   Operation 65 'read' 'tmp_5_0' <Predicate = (!exitcond_i1)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_1_i)" [intersect.cc:43->intersect.cc:57]   --->   Operation 66 'specregionend' 'empty_14' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "br label %2" [intersect.cc:35->intersect.cc:57]   --->   Operation 67 'br' <Predicate = (!exitcond_i1)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "ret void" [intersect.cc:79]   --->   Operation 68 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ adj1_data_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ adj2_data_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
adj2_data_V_read (read             ) [ 001111000]
adj1_data_V_read (read             ) [ 001100000]
StgValue_11      (specbitsmap      ) [ 000000000]
StgValue_12      (specbitsmap      ) [ 000000000]
StgValue_13      (spectopmodule    ) [ 000000000]
items1_stream_V  (alloca           ) [ 011111000]
empty            (specchannel      ) [ 000000000]
StgValue_16      (specinterface    ) [ 000000000]
items2_stream_V  (alloca           ) [ 011111110]
empty_10         (specchannel      ) [ 000000000]
StgValue_19      (specinterface    ) [ 000000000]
StgValue_20      (specinterface    ) [ 000000000]
StgValue_21      (specinterface    ) [ 000000000]
StgValue_22      (br               ) [ 011100000]
i_assign         (phi              ) [ 001000000]
exitcond_i       (icmp             ) [ 001100000]
empty_11         (speclooptripcount) [ 000000000]
i                (add              ) [ 011100000]
StgValue_27      (br               ) [ 000000000]
tmp              (trunc            ) [ 000000000]
Lo_assign        (bitconcatenate   ) [ 000000000]
Hi_assign        (or               ) [ 000000000]
tmp_2            (icmp             ) [ 000000000]
tmp_3            (zext             ) [ 000000000]
tmp_4            (zext             ) [ 000000000]
tmp_5            (partselect       ) [ 000000000]
tmp_6            (sub              ) [ 000000000]
tmp_7            (xor              ) [ 000000000]
tmp_8            (sub              ) [ 000000000]
tmp_9            (select           ) [ 000000000]
tmp_10           (select           ) [ 000000000]
tmp_11           (select           ) [ 000000000]
tmp_12           (sub              ) [ 001100000]
tmp_13           (zext             ) [ 000000000]
tmp_15           (lshr             ) [ 001100000]
StgValue_44      (specloopname     ) [ 000000000]
tmp_2_i          (specregionbegin  ) [ 000000000]
StgValue_46      (specpipeline     ) [ 000000000]
tmp_14           (zext             ) [ 000000000]
tmp_16           (lshr             ) [ 000000000]
p_Result_s       (and              ) [ 000000000]
temp_V           (trunc            ) [ 000000000]
StgValue_51      (write            ) [ 000000000]
empty_12         (specregionend    ) [ 000000000]
StgValue_53      (br               ) [ 011100000]
StgValue_55      (call             ) [ 000000000]
StgValue_56      (br               ) [ 000001110]
i_i              (phi              ) [ 000000100]
exitcond_i1      (icmp             ) [ 000000110]
empty_13         (speclooptripcount) [ 000000000]
i_2              (add              ) [ 000001110]
StgValue_61      (br               ) [ 000000000]
StgValue_62      (specloopname     ) [ 000000000]
tmp_1_i          (specregionbegin  ) [ 000000000]
StgValue_64      (specpipeline     ) [ 000000000]
tmp_5_0          (read             ) [ 000000000]
empty_14         (specregionend    ) [ 000000000]
StgValue_67      (br               ) [ 000001110]
StgValue_68      (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="adj1_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="adj1_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="adj2_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="adj2_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1024"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="intersect_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="items1_OC_stream_OC"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="items2_OC_stream_OC"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str37"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str39"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i1024"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="readCompare"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="items1_stream_V_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="items1_stream_V/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="items2_stream_V_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="items2_stream_V/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="adj2_data_V_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1024" slack="0"/>
<pin id="120" dir="0" index="1" bw="1024" slack="0"/>
<pin id="121" dir="1" index="2" bw="1024" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="adj2_data_V_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="adj1_data_V_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1024" slack="0"/>
<pin id="126" dir="0" index="1" bw="1024" slack="0"/>
<pin id="127" dir="1" index="2" bw="1024" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="adj1_data_V_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="StgValue_51_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="2"/>
<pin id="133" dir="0" index="2" bw="32" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_51/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_5_0_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="5"/>
<pin id="139" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_5_0/7 "/>
</bind>
</comp>

<comp id="141" class="1005" name="i_assign_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="6" slack="1"/>
<pin id="143" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_assign (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="i_assign_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="6" slack="0"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_assign/2 "/>
</bind>
</comp>

<comp id="152" class="1005" name="i_i_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="6" slack="1"/>
<pin id="154" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="i_i_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="6" slack="0"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/6 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_readCompare_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="0" slack="0"/>
<pin id="165" dir="0" index="1" bw="1024" slack="2"/>
<pin id="166" dir="0" index="2" bw="32" slack="2"/>
<pin id="167" dir="0" index="3" bw="32" slack="2"/>
<pin id="168" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_54/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="exitcond_i_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="6" slack="0"/>
<pin id="172" dir="0" index="1" bw="6" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="i_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="6" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="6" slack="0"/>
<pin id="184" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="Lo_assign_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="10" slack="0"/>
<pin id="188" dir="0" index="1" bw="5" slack="0"/>
<pin id="189" dir="0" index="2" bw="1" slack="0"/>
<pin id="190" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="Lo_assign/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="Hi_assign_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="10" slack="0"/>
<pin id="196" dir="0" index="1" bw="6" slack="0"/>
<pin id="197" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="Hi_assign/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_2_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="10" slack="0"/>
<pin id="202" dir="0" index="1" bw="10" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_3_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="10" slack="0"/>
<pin id="208" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_4_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="10" slack="0"/>
<pin id="212" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_5_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1024" slack="0"/>
<pin id="216" dir="0" index="1" bw="1024" slack="1"/>
<pin id="217" dir="0" index="2" bw="11" slack="0"/>
<pin id="218" dir="0" index="3" bw="1" slack="0"/>
<pin id="219" dir="1" index="4" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_6_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="10" slack="0"/>
<pin id="225" dir="0" index="1" bw="10" slack="0"/>
<pin id="226" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_7_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="10" slack="0"/>
<pin id="231" dir="0" index="1" bw="11" slack="0"/>
<pin id="232" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_8_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="10" slack="0"/>
<pin id="237" dir="0" index="1" bw="10" slack="0"/>
<pin id="238" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_9_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="11" slack="0"/>
<pin id="244" dir="0" index="2" bw="11" slack="0"/>
<pin id="245" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_10_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="1024" slack="0"/>
<pin id="252" dir="0" index="2" bw="1024" slack="1"/>
<pin id="253" dir="1" index="3" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_11_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="11" slack="0"/>
<pin id="259" dir="0" index="2" bw="10" slack="0"/>
<pin id="260" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_12_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="11" slack="0"/>
<pin id="266" dir="0" index="1" bw="11" slack="0"/>
<pin id="267" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_13_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="11" slack="0"/>
<pin id="272" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_15_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1024" slack="0"/>
<pin id="276" dir="0" index="1" bw="11" slack="0"/>
<pin id="277" dir="1" index="2" bw="1024" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_14_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="11" slack="1"/>
<pin id="282" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_16_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="11" slack="0"/>
<pin id="286" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_16/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="p_Result_s_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1024" slack="1"/>
<pin id="291" dir="0" index="1" bw="1024" slack="0"/>
<pin id="292" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="temp_V_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1024" slack="0"/>
<pin id="296" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="temp_V/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="exitcond_i1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="6" slack="0"/>
<pin id="301" dir="0" index="1" bw="6" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i1/6 "/>
</bind>
</comp>

<comp id="305" class="1004" name="i_2_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="6" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/6 "/>
</bind>
</comp>

<comp id="311" class="1005" name="adj2_data_V_read_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1024" slack="2"/>
<pin id="313" dir="1" index="1" bw="1024" slack="2"/>
</pin_list>
<bind>
<opset="adj2_data_V_read "/>
</bind>
</comp>

<comp id="316" class="1005" name="adj1_data_V_read_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1024" slack="1"/>
<pin id="318" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="adj1_data_V_read "/>
</bind>
</comp>

<comp id="322" class="1005" name="items1_stream_V_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="items1_stream_V "/>
</bind>
</comp>

<comp id="328" class="1005" name="items2_stream_V_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="items2_stream_V "/>
</bind>
</comp>

<comp id="334" class="1005" name="exitcond_i_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="1"/>
<pin id="336" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i "/>
</bind>
</comp>

<comp id="338" class="1005" name="i_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="6" slack="0"/>
<pin id="340" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="343" class="1005" name="tmp_12_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="11" slack="1"/>
<pin id="345" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="348" class="1005" name="tmp_15_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1024" slack="1"/>
<pin id="350" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="353" class="1005" name="exitcond_i1_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="1"/>
<pin id="355" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i1 "/>
</bind>
</comp>

<comp id="357" class="1005" name="i_2_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="6" slack="0"/>
<pin id="359" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="100" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="108" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="66" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="66" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="169"><net_src comp="104" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="174"><net_src comp="145" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="68" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="145" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="74" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="185"><net_src comp="145" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="76" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="78" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="198"><net_src comp="186" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="80" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="186" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="194" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="209"><net_src comp="186" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="194" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="82" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="84" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="222"><net_src comp="26" pin="0"/><net_sink comp="214" pin=3"/></net>

<net id="227"><net_src comp="206" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="210" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="206" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="86" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="210" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="206" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="246"><net_src comp="200" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="223" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="235" pin="2"/><net_sink comp="241" pin=2"/></net>

<net id="254"><net_src comp="200" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="214" pin="4"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="200" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="229" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="206" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="268"><net_src comp="86" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="241" pin="3"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="256" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="249" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="270" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="287"><net_src comp="98" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="280" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="283" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="297"><net_src comp="289" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="303"><net_src comp="156" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="68" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="156" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="74" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="314"><net_src comp="118" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="319"><net_src comp="124" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="325"><net_src comp="110" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="331"><net_src comp="114" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="163" pin=3"/></net>

<net id="333"><net_src comp="328" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="337"><net_src comp="170" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="176" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="346"><net_src comp="264" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="351"><net_src comp="274" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="356"><net_src comp="299" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="305" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="156" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: intersect : adj1_data_V | {1 }
	Port: intersect : adj2_data_V | {1 }
  - Chain level:
	State 1
		empty : 1
		StgValue_16 : 1
		empty_10 : 1
		StgValue_19 : 1
	State 2
		exitcond_i : 1
		i : 1
		StgValue_27 : 2
		tmp : 1
		Lo_assign : 2
		Hi_assign : 3
		tmp_2 : 3
		tmp_3 : 3
		tmp_4 : 3
		tmp_6 : 4
		tmp_7 : 4
		tmp_8 : 4
		tmp_9 : 5
		tmp_10 : 4
		tmp_11 : 4
		tmp_12 : 6
		tmp_13 : 5
		tmp_15 : 6
	State 3
		tmp_16 : 1
		p_Result_s : 2
		temp_V : 2
		StgValue_51 : 3
		empty_12 : 1
	State 4
	State 5
	State 6
		exitcond_i1 : 1
		i_2 : 1
		StgValue_61 : 2
	State 7
		empty_14 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  Delay  |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|   lshr   |         tmp_15_fu_274        |    0    |    0    |   2171  |
|          |         tmp_16_fu_283        |    0    |    0    |    24   |
|----------|------------------------------|---------|---------|---------|
|   call   |    grp_readCompare_fu_163    |  19.36  |   1132  |   954   |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_9_fu_241         |    0    |    0    |    11   |
|  select  |         tmp_10_fu_249        |    0    |    0    |   1021  |
|          |         tmp_11_fu_256        |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|    and   |       p_Result_s_fu_289      |    0    |    0    |   1024  |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_6_fu_223         |    0    |    0    |    17   |
|    sub   |         tmp_8_fu_235         |    0    |    0    |    17   |
|          |         tmp_12_fu_264        |    0    |    0    |    18   |
|----------|------------------------------|---------|---------|---------|
|          |       exitcond_i_fu_170      |    0    |    0    |    11   |
|   icmp   |         tmp_2_fu_200         |    0    |    0    |    13   |
|          |      exitcond_i1_fu_299      |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|    add   |           i_fu_176           |    0    |    0    |    15   |
|          |          i_2_fu_305          |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|    xor   |         tmp_7_fu_229         |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|          | adj2_data_V_read_read_fu_118 |    0    |    0    |    0    |
|   read   | adj1_data_V_read_read_fu_124 |    0    |    0    |    0    |
|          |      tmp_5_0_read_fu_136     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |   StgValue_51_write_fu_130   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |          tmp_fu_182          |    0    |    0    |    0    |
|          |         temp_V_fu_294        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|bitconcatenate|       Lo_assign_fu_186       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|    or    |       Hi_assign_fu_194       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_3_fu_206         |    0    |    0    |    0    |
|   zext   |         tmp_4_fu_210         |    0    |    0    |    0    |
|          |         tmp_13_fu_270        |    0    |    0    |    0    |
|          |         tmp_14_fu_280        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|         tmp_5_fu_214         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |  19.36  |   1132  |   5344  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|adj1_data_V_read_reg_316|  1024  |
|adj2_data_V_read_reg_311|  1024  |
|   exitcond_i1_reg_353  |    1   |
|   exitcond_i_reg_334   |    1   |
|       i_2_reg_357      |    6   |
|    i_assign_reg_141    |    6   |
|       i_i_reg_152      |    6   |
|        i_reg_338       |    6   |
| items1_stream_V_reg_322|   32   |
| items2_stream_V_reg_328|   32   |
|     tmp_12_reg_343     |   11   |
|     tmp_15_reg_348     |  1024  |
+------------------------+--------+
|          Total         |  3173  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   19   |  1132  |  5344  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |  3173  |    -   |
+-----------+--------+--------+--------+
|   Total   |   19   |  4305  |  5344  |
+-----------+--------+--------+--------+
