|Single_Cycle
clk_ram => clk_ram.IN2
rst_ni => rst_ni.IN3
i_io_sw[0] => i_io_sw[0].IN1
i_io_sw[1] => i_io_sw[1].IN1
i_io_sw[2] => i_io_sw[2].IN1
i_io_sw[3] => i_io_sw[3].IN1
i_io_sw[4] => i_io_sw[4].IN1
i_io_sw[5] => i_io_sw[5].IN1
i_io_sw[6] => i_io_sw[6].IN1
i_io_sw[7] => i_io_sw[7].IN1
i_io_sw[8] => i_io_sw[8].IN1
i_io_sw[9] => i_io_sw[9].IN1
i_io_sw[10] => i_io_sw[10].IN1
i_io_sw[11] => i_io_sw[11].IN1
i_io_sw[12] => i_io_sw[12].IN1
i_io_sw[13] => i_io_sw[13].IN1
i_io_sw[14] => i_io_sw[14].IN1
i_io_sw[15] => i_io_sw[15].IN1
i_io_sw[16] => i_io_sw[16].IN1
o_io_lcd[0] <= LSU:LSU.o_io_lcd
o_io_lcd[1] <= LSU:LSU.o_io_lcd
o_io_lcd[2] <= LSU:LSU.o_io_lcd
o_io_lcd[3] <= LSU:LSU.o_io_lcd
o_io_lcd[4] <= LSU:LSU.o_io_lcd
o_io_lcd[5] <= LSU:LSU.o_io_lcd
o_io_lcd[6] <= LSU:LSU.o_io_lcd
o_io_lcd[7] <= LSU:LSU.o_io_lcd
o_io_lcd[8] <= LSU:LSU.o_io_lcd
o_io_lcd[9] <= LSU:LSU.o_io_lcd
o_io_lcd[10] <= LSU:LSU.o_io_lcd
o_io_lcd[11] <= LSU:LSU.o_io_lcd
o_io_ledg[0] <= LSU:LSU.o_io_ledg
o_io_ledg[1] <= LSU:LSU.o_io_ledg
o_io_ledg[2] <= LSU:LSU.o_io_ledg
o_io_ledg[3] <= LSU:LSU.o_io_ledg
o_io_ledg[4] <= LSU:LSU.o_io_ledg
o_io_ledg[5] <= LSU:LSU.o_io_ledg
o_io_ledg[6] <= LSU:LSU.o_io_ledg
o_io_ledg[7] <= LSU:LSU.o_io_ledg
o_io_ledr[0] <= LSU:LSU.o_io_ledr
o_io_ledr[1] <= LSU:LSU.o_io_ledr
o_io_ledr[2] <= LSU:LSU.o_io_ledr
o_io_ledr[3] <= LSU:LSU.o_io_ledr
o_io_ledr[4] <= LSU:LSU.o_io_ledr
o_io_ledr[5] <= LSU:LSU.o_io_ledr
o_io_ledr[6] <= LSU:LSU.o_io_ledr
o_io_ledr[7] <= LSU:LSU.o_io_ledr
o_io_ledr[8] <= LSU:LSU.o_io_ledr
o_io_ledr[9] <= LSU:LSU.o_io_ledr
o_io_ledr[10] <= LSU:LSU.o_io_ledr
o_io_ledr[11] <= LSU:LSU.o_io_ledr
o_io_ledr[12] <= LSU:LSU.o_io_ledr
o_io_ledr[13] <= LSU:LSU.o_io_ledr
o_io_ledr[14] <= LSU:LSU.o_io_ledr
o_io_ledr[15] <= LSU:LSU.o_io_ledr
o_io_ledr[16] <= LSU:LSU.o_io_ledr
o_io_hex0[0] <= LSU:LSU.o_io_hex0
o_io_hex0[1] <= LSU:LSU.o_io_hex0
o_io_hex0[2] <= LSU:LSU.o_io_hex0
o_io_hex0[3] <= LSU:LSU.o_io_hex0
o_io_hex0[4] <= LSU:LSU.o_io_hex0
o_io_hex0[5] <= LSU:LSU.o_io_hex0
o_io_hex0[6] <= LSU:LSU.o_io_hex0
o_io_hex1[0] <= LSU:LSU.o_io_hex1
o_io_hex1[1] <= LSU:LSU.o_io_hex1
o_io_hex1[2] <= LSU:LSU.o_io_hex1
o_io_hex1[3] <= LSU:LSU.o_io_hex1
o_io_hex1[4] <= LSU:LSU.o_io_hex1
o_io_hex1[5] <= LSU:LSU.o_io_hex1
o_io_hex1[6] <= LSU:LSU.o_io_hex1
o_io_hex2[0] <= LSU:LSU.o_io_hex2
o_io_hex2[1] <= LSU:LSU.o_io_hex2
o_io_hex2[2] <= LSU:LSU.o_io_hex2
o_io_hex2[3] <= LSU:LSU.o_io_hex2
o_io_hex2[4] <= LSU:LSU.o_io_hex2
o_io_hex2[5] <= LSU:LSU.o_io_hex2
o_io_hex2[6] <= LSU:LSU.o_io_hex2
o_io_hex3[0] <= LSU:LSU.o_io_hex3
o_io_hex3[1] <= LSU:LSU.o_io_hex3
o_io_hex3[2] <= LSU:LSU.o_io_hex3
o_io_hex3[3] <= LSU:LSU.o_io_hex3
o_io_hex3[4] <= LSU:LSU.o_io_hex3
o_io_hex3[5] <= LSU:LSU.o_io_hex3
o_io_hex3[6] <= LSU:LSU.o_io_hex3
o_io_hex4[0] <= LSU:LSU.o_io_hex4
o_io_hex4[1] <= LSU:LSU.o_io_hex4
o_io_hex4[2] <= LSU:LSU.o_io_hex4
o_io_hex4[3] <= LSU:LSU.o_io_hex4
o_io_hex4[4] <= LSU:LSU.o_io_hex4
o_io_hex4[5] <= LSU:LSU.o_io_hex4
o_io_hex4[6] <= LSU:LSU.o_io_hex4
o_io_hex5[0] <= LSU:LSU.o_io_hex5
o_io_hex5[1] <= LSU:LSU.o_io_hex5
o_io_hex5[2] <= LSU:LSU.o_io_hex5
o_io_hex5[3] <= LSU:LSU.o_io_hex5
o_io_hex5[4] <= LSU:LSU.o_io_hex5
o_io_hex5[5] <= LSU:LSU.o_io_hex5
o_io_hex5[6] <= LSU:LSU.o_io_hex5
o_io_hex6[0] <= LSU:LSU.o_io_hex6
o_io_hex6[1] <= LSU:LSU.o_io_hex6
o_io_hex6[2] <= LSU:LSU.o_io_hex6
o_io_hex6[3] <= LSU:LSU.o_io_hex6
o_io_hex6[4] <= LSU:LSU.o_io_hex6
o_io_hex6[5] <= LSU:LSU.o_io_hex6
o_io_hex6[6] <= LSU:LSU.o_io_hex6
o_io_hex7[0] <= LSU:LSU.o_io_hex7
o_io_hex7[1] <= LSU:LSU.o_io_hex7
o_io_hex7[2] <= LSU:LSU.o_io_hex7
o_io_hex7[3] <= LSU:LSU.o_io_hex7
o_io_hex7[4] <= LSU:LSU.o_io_hex7
o_io_hex7[5] <= LSU:LSU.o_io_hex7
o_io_hex7[6] <= LSU:LSU.o_io_hex7
rs1_data[0] <= rs1_data[0].DB_MAX_OUTPUT_PORT_TYPE
rs1_data[1] <= rs1_data[1].DB_MAX_OUTPUT_PORT_TYPE
rs1_data[2] <= rs1_data[2].DB_MAX_OUTPUT_PORT_TYPE
rs1_data[3] <= rs1_data[3].DB_MAX_OUTPUT_PORT_TYPE
rs1_data[4] <= rs1_data[4].DB_MAX_OUTPUT_PORT_TYPE
rs1_data[5] <= rs1_data[5].DB_MAX_OUTPUT_PORT_TYPE
rs1_data[6] <= rs1_data[6].DB_MAX_OUTPUT_PORT_TYPE
rs1_data[7] <= rs1_data[7].DB_MAX_OUTPUT_PORT_TYPE
rs1_data[8] <= rs1_data[8].DB_MAX_OUTPUT_PORT_TYPE
rs1_data[9] <= rs1_data[9].DB_MAX_OUTPUT_PORT_TYPE
rs1_data[10] <= rs1_data[10].DB_MAX_OUTPUT_PORT_TYPE
rs1_data[11] <= rs1_data[11].DB_MAX_OUTPUT_PORT_TYPE
rs1_data[12] <= rs1_data[12].DB_MAX_OUTPUT_PORT_TYPE
rs1_data[13] <= rs1_data[13].DB_MAX_OUTPUT_PORT_TYPE
rs1_data[14] <= rs1_data[14].DB_MAX_OUTPUT_PORT_TYPE
rs1_data[15] <= rs1_data[15].DB_MAX_OUTPUT_PORT_TYPE
rs1_data[16] <= rs1_data[16].DB_MAX_OUTPUT_PORT_TYPE
rs1_data[17] <= rs1_data[17].DB_MAX_OUTPUT_PORT_TYPE
rs1_data[18] <= rs1_data[18].DB_MAX_OUTPUT_PORT_TYPE
rs1_data[19] <= rs1_data[19].DB_MAX_OUTPUT_PORT_TYPE
rs1_data[20] <= rs1_data[20].DB_MAX_OUTPUT_PORT_TYPE
rs1_data[21] <= rs1_data[21].DB_MAX_OUTPUT_PORT_TYPE
rs1_data[22] <= rs1_data[22].DB_MAX_OUTPUT_PORT_TYPE
rs1_data[23] <= rs1_data[23].DB_MAX_OUTPUT_PORT_TYPE
rs1_data[24] <= rs1_data[24].DB_MAX_OUTPUT_PORT_TYPE
rs1_data[25] <= rs1_data[25].DB_MAX_OUTPUT_PORT_TYPE
rs1_data[26] <= rs1_data[26].DB_MAX_OUTPUT_PORT_TYPE
rs1_data[27] <= rs1_data[27].DB_MAX_OUTPUT_PORT_TYPE
rs1_data[28] <= rs1_data[28].DB_MAX_OUTPUT_PORT_TYPE
rs1_data[29] <= rs1_data[29].DB_MAX_OUTPUT_PORT_TYPE
rs1_data[30] <= rs1_data[30].DB_MAX_OUTPUT_PORT_TYPE
rs1_data[31] <= rs1_data[31].DB_MAX_OUTPUT_PORT_TYPE
rs2_data[0] <= rs2_data[0].DB_MAX_OUTPUT_PORT_TYPE
rs2_data[1] <= rs2_data[1].DB_MAX_OUTPUT_PORT_TYPE
rs2_data[2] <= rs2_data[2].DB_MAX_OUTPUT_PORT_TYPE
rs2_data[3] <= rs2_data[3].DB_MAX_OUTPUT_PORT_TYPE
rs2_data[4] <= rs2_data[4].DB_MAX_OUTPUT_PORT_TYPE
rs2_data[5] <= rs2_data[5].DB_MAX_OUTPUT_PORT_TYPE
rs2_data[6] <= rs2_data[6].DB_MAX_OUTPUT_PORT_TYPE
rs2_data[7] <= rs2_data[7].DB_MAX_OUTPUT_PORT_TYPE
rs2_data[8] <= rs2_data[8].DB_MAX_OUTPUT_PORT_TYPE
rs2_data[9] <= rs2_data[9].DB_MAX_OUTPUT_PORT_TYPE
rs2_data[10] <= rs2_data[10].DB_MAX_OUTPUT_PORT_TYPE
rs2_data[11] <= rs2_data[11].DB_MAX_OUTPUT_PORT_TYPE
rs2_data[12] <= rs2_data[12].DB_MAX_OUTPUT_PORT_TYPE
rs2_data[13] <= rs2_data[13].DB_MAX_OUTPUT_PORT_TYPE
rs2_data[14] <= rs2_data[14].DB_MAX_OUTPUT_PORT_TYPE
rs2_data[15] <= rs2_data[15].DB_MAX_OUTPUT_PORT_TYPE
rs2_data[16] <= rs2_data[16].DB_MAX_OUTPUT_PORT_TYPE
rs2_data[17] <= rs2_data[17].DB_MAX_OUTPUT_PORT_TYPE
rs2_data[18] <= rs2_data[18].DB_MAX_OUTPUT_PORT_TYPE
rs2_data[19] <= rs2_data[19].DB_MAX_OUTPUT_PORT_TYPE
rs2_data[20] <= rs2_data[20].DB_MAX_OUTPUT_PORT_TYPE
rs2_data[21] <= rs2_data[21].DB_MAX_OUTPUT_PORT_TYPE
rs2_data[22] <= rs2_data[22].DB_MAX_OUTPUT_PORT_TYPE
rs2_data[23] <= rs2_data[23].DB_MAX_OUTPUT_PORT_TYPE
rs2_data[24] <= rs2_data[24].DB_MAX_OUTPUT_PORT_TYPE
rs2_data[25] <= rs2_data[25].DB_MAX_OUTPUT_PORT_TYPE
rs2_data[26] <= rs2_data[26].DB_MAX_OUTPUT_PORT_TYPE
rs2_data[27] <= rs2_data[27].DB_MAX_OUTPUT_PORT_TYPE
rs2_data[28] <= rs2_data[28].DB_MAX_OUTPUT_PORT_TYPE
rs2_data[29] <= rs2_data[29].DB_MAX_OUTPUT_PORT_TYPE
rs2_data[30] <= rs2_data[30].DB_MAX_OUTPUT_PORT_TYPE
rs2_data[31] <= rs2_data[31].DB_MAX_OUTPUT_PORT_TYPE
pc_debug[0] <= pc[0].DB_MAX_OUTPUT_PORT_TYPE
pc_debug[1] <= pc[1].DB_MAX_OUTPUT_PORT_TYPE
pc_debug[2] <= pc[2].DB_MAX_OUTPUT_PORT_TYPE
pc_debug[3] <= pc[3].DB_MAX_OUTPUT_PORT_TYPE
pc_debug[4] <= pc[4].DB_MAX_OUTPUT_PORT_TYPE
pc_debug[5] <= pc[5].DB_MAX_OUTPUT_PORT_TYPE
pc_debug[6] <= pc[6].DB_MAX_OUTPUT_PORT_TYPE
pc_debug[7] <= pc[7].DB_MAX_OUTPUT_PORT_TYPE
pc_debug[8] <= pc[8].DB_MAX_OUTPUT_PORT_TYPE
pc_debug[9] <= pc[9].DB_MAX_OUTPUT_PORT_TYPE
pc_debug[10] <= pc[10].DB_MAX_OUTPUT_PORT_TYPE
pc_debug[11] <= pc[11].DB_MAX_OUTPUT_PORT_TYPE
pc_debug[12] <= pc[12].DB_MAX_OUTPUT_PORT_TYPE
pc_debug[13] <= pc[13].DB_MAX_OUTPUT_PORT_TYPE
pc_debug[14] <= pc[14].DB_MAX_OUTPUT_PORT_TYPE
pc_debug[15] <= pc[15].DB_MAX_OUTPUT_PORT_TYPE
pc_debug[16] <= pc[16].DB_MAX_OUTPUT_PORT_TYPE
pc_debug[17] <= pc[17].DB_MAX_OUTPUT_PORT_TYPE
pc_debug[18] <= pc[18].DB_MAX_OUTPUT_PORT_TYPE
pc_debug[19] <= pc[19].DB_MAX_OUTPUT_PORT_TYPE
pc_debug[20] <= pc[20].DB_MAX_OUTPUT_PORT_TYPE
pc_debug[21] <= pc[21].DB_MAX_OUTPUT_PORT_TYPE
pc_debug[22] <= pc[22].DB_MAX_OUTPUT_PORT_TYPE
pc_debug[23] <= pc[23].DB_MAX_OUTPUT_PORT_TYPE
pc_debug[24] <= pc[24].DB_MAX_OUTPUT_PORT_TYPE
pc_debug[25] <= pc[25].DB_MAX_OUTPUT_PORT_TYPE
pc_debug[26] <= pc[26].DB_MAX_OUTPUT_PORT_TYPE
pc_debug[27] <= pc[27].DB_MAX_OUTPUT_PORT_TYPE
pc_debug[28] <= pc[28].DB_MAX_OUTPUT_PORT_TYPE
pc_debug[29] <= pc[29].DB_MAX_OUTPUT_PORT_TYPE
pc_debug[30] <= pc[30].DB_MAX_OUTPUT_PORT_TYPE
pc_debug[31] <= pc[31].DB_MAX_OUTPUT_PORT_TYPE
instruc_test[0] <= instr[0].DB_MAX_OUTPUT_PORT_TYPE
instruc_test[1] <= instr[1].DB_MAX_OUTPUT_PORT_TYPE
instruc_test[2] <= instr[2].DB_MAX_OUTPUT_PORT_TYPE
instruc_test[3] <= instr[3].DB_MAX_OUTPUT_PORT_TYPE
instruc_test[4] <= instr[4].DB_MAX_OUTPUT_PORT_TYPE
instruc_test[5] <= instr[5].DB_MAX_OUTPUT_PORT_TYPE
instruc_test[6] <= instr[6].DB_MAX_OUTPUT_PORT_TYPE
instruc_test[7] <= instr[7].DB_MAX_OUTPUT_PORT_TYPE
instruc_test[8] <= instr[8].DB_MAX_OUTPUT_PORT_TYPE
instruc_test[9] <= instr[9].DB_MAX_OUTPUT_PORT_TYPE
instruc_test[10] <= instr[10].DB_MAX_OUTPUT_PORT_TYPE
instruc_test[11] <= instr[11].DB_MAX_OUTPUT_PORT_TYPE
instruc_test[12] <= funct3[0].DB_MAX_OUTPUT_PORT_TYPE
instruc_test[13] <= funct3[1].DB_MAX_OUTPUT_PORT_TYPE
instruc_test[14] <= funct3[2].DB_MAX_OUTPUT_PORT_TYPE
instruc_test[15] <= instr[15].DB_MAX_OUTPUT_PORT_TYPE
instruc_test[16] <= instr[16].DB_MAX_OUTPUT_PORT_TYPE
instruc_test[17] <= instr[17].DB_MAX_OUTPUT_PORT_TYPE
instruc_test[18] <= instr[18].DB_MAX_OUTPUT_PORT_TYPE
instruc_test[19] <= instr[19].DB_MAX_OUTPUT_PORT_TYPE
instruc_test[20] <= instr[20].DB_MAX_OUTPUT_PORT_TYPE
instruc_test[21] <= instr[21].DB_MAX_OUTPUT_PORT_TYPE
instruc_test[22] <= instr[22].DB_MAX_OUTPUT_PORT_TYPE
instruc_test[23] <= instr[23].DB_MAX_OUTPUT_PORT_TYPE
instruc_test[24] <= instr[24].DB_MAX_OUTPUT_PORT_TYPE
instruc_test[25] <= instr[25].DB_MAX_OUTPUT_PORT_TYPE
instruc_test[26] <= instr[26].DB_MAX_OUTPUT_PORT_TYPE
instruc_test[27] <= instr[27].DB_MAX_OUTPUT_PORT_TYPE
instruc_test[28] <= instr[28].DB_MAX_OUTPUT_PORT_TYPE
instruc_test[29] <= instr[29].DB_MAX_OUTPUT_PORT_TYPE
instruc_test[30] <= instr[30].DB_MAX_OUTPUT_PORT_TYPE
instruc_test[31] <= instr[31].DB_MAX_OUTPUT_PORT_TYPE
wb_data[0] <= wb_data[0].DB_MAX_OUTPUT_PORT_TYPE
wb_data[1] <= wb_data[1].DB_MAX_OUTPUT_PORT_TYPE
wb_data[2] <= wb_data[2].DB_MAX_OUTPUT_PORT_TYPE
wb_data[3] <= wb_data[3].DB_MAX_OUTPUT_PORT_TYPE
wb_data[4] <= wb_data[4].DB_MAX_OUTPUT_PORT_TYPE
wb_data[5] <= wb_data[5].DB_MAX_OUTPUT_PORT_TYPE
wb_data[6] <= wb_data[6].DB_MAX_OUTPUT_PORT_TYPE
wb_data[7] <= wb_data[7].DB_MAX_OUTPUT_PORT_TYPE
wb_data[8] <= wb_data[8].DB_MAX_OUTPUT_PORT_TYPE
wb_data[9] <= wb_data[9].DB_MAX_OUTPUT_PORT_TYPE
wb_data[10] <= wb_data[10].DB_MAX_OUTPUT_PORT_TYPE
wb_data[11] <= wb_data[11].DB_MAX_OUTPUT_PORT_TYPE
wb_data[12] <= wb_data[12].DB_MAX_OUTPUT_PORT_TYPE
wb_data[13] <= wb_data[13].DB_MAX_OUTPUT_PORT_TYPE
wb_data[14] <= wb_data[14].DB_MAX_OUTPUT_PORT_TYPE
wb_data[15] <= wb_data[15].DB_MAX_OUTPUT_PORT_TYPE
wb_data[16] <= wb_data[16].DB_MAX_OUTPUT_PORT_TYPE
wb_data[17] <= wb_data[17].DB_MAX_OUTPUT_PORT_TYPE
wb_data[18] <= wb_data[18].DB_MAX_OUTPUT_PORT_TYPE
wb_data[19] <= wb_data[19].DB_MAX_OUTPUT_PORT_TYPE
wb_data[20] <= wb_data[20].DB_MAX_OUTPUT_PORT_TYPE
wb_data[21] <= wb_data[21].DB_MAX_OUTPUT_PORT_TYPE
wb_data[22] <= wb_data[22].DB_MAX_OUTPUT_PORT_TYPE
wb_data[23] <= wb_data[23].DB_MAX_OUTPUT_PORT_TYPE
wb_data[24] <= wb_data[24].DB_MAX_OUTPUT_PORT_TYPE
wb_data[25] <= wb_data[25].DB_MAX_OUTPUT_PORT_TYPE
wb_data[26] <= wb_data[26].DB_MAX_OUTPUT_PORT_TYPE
wb_data[27] <= wb_data[27].DB_MAX_OUTPUT_PORT_TYPE
wb_data[28] <= wb_data[28].DB_MAX_OUTPUT_PORT_TYPE
wb_data[29] <= wb_data[29].DB_MAX_OUTPUT_PORT_TYPE
wb_data[30] <= wb_data[30].DB_MAX_OUTPUT_PORT_TYPE
wb_data[31] <= wb_data[31].DB_MAX_OUTPUT_PORT_TYPE
alu_data[0] <= alu_data[0].DB_MAX_OUTPUT_PORT_TYPE
alu_data[1] <= alu_data[1].DB_MAX_OUTPUT_PORT_TYPE
alu_data[2] <= alu_data[2].DB_MAX_OUTPUT_PORT_TYPE
alu_data[3] <= alu_data[3].DB_MAX_OUTPUT_PORT_TYPE
alu_data[4] <= alu_data[4].DB_MAX_OUTPUT_PORT_TYPE
alu_data[5] <= alu_data[5].DB_MAX_OUTPUT_PORT_TYPE
alu_data[6] <= alu_data[6].DB_MAX_OUTPUT_PORT_TYPE
alu_data[7] <= alu_data[7].DB_MAX_OUTPUT_PORT_TYPE
alu_data[8] <= alu_data[8].DB_MAX_OUTPUT_PORT_TYPE
alu_data[9] <= alu_data[9].DB_MAX_OUTPUT_PORT_TYPE
alu_data[10] <= alu_data[10].DB_MAX_OUTPUT_PORT_TYPE
alu_data[11] <= alu_data[11].DB_MAX_OUTPUT_PORT_TYPE
alu_data[12] <= alu_data[12].DB_MAX_OUTPUT_PORT_TYPE
alu_data[13] <= alu_data[13].DB_MAX_OUTPUT_PORT_TYPE
alu_data[14] <= alu_data[14].DB_MAX_OUTPUT_PORT_TYPE
alu_data[15] <= alu_data[15].DB_MAX_OUTPUT_PORT_TYPE
alu_data[16] <= alu_data[16].DB_MAX_OUTPUT_PORT_TYPE
alu_data[17] <= alu_data[17].DB_MAX_OUTPUT_PORT_TYPE
alu_data[18] <= alu_data[18].DB_MAX_OUTPUT_PORT_TYPE
alu_data[19] <= alu_data[19].DB_MAX_OUTPUT_PORT_TYPE
alu_data[20] <= alu_data[20].DB_MAX_OUTPUT_PORT_TYPE
alu_data[21] <= alu_data[21].DB_MAX_OUTPUT_PORT_TYPE
alu_data[22] <= alu_data[22].DB_MAX_OUTPUT_PORT_TYPE
alu_data[23] <= alu_data[23].DB_MAX_OUTPUT_PORT_TYPE
alu_data[24] <= alu_data[24].DB_MAX_OUTPUT_PORT_TYPE
alu_data[25] <= alu_data[25].DB_MAX_OUTPUT_PORT_TYPE
alu_data[26] <= alu_data[26].DB_MAX_OUTPUT_PORT_TYPE
alu_data[27] <= alu_data[27].DB_MAX_OUTPUT_PORT_TYPE
alu_data[28] <= alu_data[28].DB_MAX_OUTPUT_PORT_TYPE
alu_data[29] <= alu_data[29].DB_MAX_OUTPUT_PORT_TYPE
alu_data[30] <= alu_data[30].DB_MAX_OUTPUT_PORT_TYPE
alu_data[31] <= alu_data[31].DB_MAX_OUTPUT_PORT_TYPE
ld_data[0] <= ld_data[0].DB_MAX_OUTPUT_PORT_TYPE
ld_data[1] <= ld_data[1].DB_MAX_OUTPUT_PORT_TYPE
ld_data[2] <= ld_data[2].DB_MAX_OUTPUT_PORT_TYPE
ld_data[3] <= ld_data[3].DB_MAX_OUTPUT_PORT_TYPE
ld_data[4] <= ld_data[4].DB_MAX_OUTPUT_PORT_TYPE
ld_data[5] <= ld_data[5].DB_MAX_OUTPUT_PORT_TYPE
ld_data[6] <= ld_data[6].DB_MAX_OUTPUT_PORT_TYPE
ld_data[7] <= ld_data[7].DB_MAX_OUTPUT_PORT_TYPE
ld_data[8] <= ld_data[8].DB_MAX_OUTPUT_PORT_TYPE
ld_data[9] <= ld_data[9].DB_MAX_OUTPUT_PORT_TYPE
ld_data[10] <= ld_data[10].DB_MAX_OUTPUT_PORT_TYPE
ld_data[11] <= ld_data[11].DB_MAX_OUTPUT_PORT_TYPE
ld_data[12] <= ld_data[12].DB_MAX_OUTPUT_PORT_TYPE
ld_data[13] <= ld_data[13].DB_MAX_OUTPUT_PORT_TYPE
ld_data[14] <= ld_data[14].DB_MAX_OUTPUT_PORT_TYPE
ld_data[15] <= ld_data[15].DB_MAX_OUTPUT_PORT_TYPE
ld_data[16] <= ld_data[16].DB_MAX_OUTPUT_PORT_TYPE
ld_data[17] <= ld_data[17].DB_MAX_OUTPUT_PORT_TYPE
ld_data[18] <= ld_data[18].DB_MAX_OUTPUT_PORT_TYPE
ld_data[19] <= ld_data[19].DB_MAX_OUTPUT_PORT_TYPE
ld_data[20] <= ld_data[20].DB_MAX_OUTPUT_PORT_TYPE
ld_data[21] <= ld_data[21].DB_MAX_OUTPUT_PORT_TYPE
ld_data[22] <= ld_data[22].DB_MAX_OUTPUT_PORT_TYPE
ld_data[23] <= ld_data[23].DB_MAX_OUTPUT_PORT_TYPE
ld_data[24] <= ld_data[24].DB_MAX_OUTPUT_PORT_TYPE
ld_data[25] <= ld_data[25].DB_MAX_OUTPUT_PORT_TYPE
ld_data[26] <= ld_data[26].DB_MAX_OUTPUT_PORT_TYPE
ld_data[27] <= ld_data[27].DB_MAX_OUTPUT_PORT_TYPE
ld_data[28] <= ld_data[28].DB_MAX_OUTPUT_PORT_TYPE
ld_data[29] <= ld_data[29].DB_MAX_OUTPUT_PORT_TYPE
ld_data[30] <= ld_data[30].DB_MAX_OUTPUT_PORT_TYPE
ld_data[31] <= ld_data[31].DB_MAX_OUTPUT_PORT_TYPE
r26[0] <= register_file:register_file.r26
r26[1] <= register_file:register_file.r26
r26[2] <= register_file:register_file.r26
r26[3] <= register_file:register_file.r26
r26[4] <= register_file:register_file.r26
r26[5] <= register_file:register_file.r26
r26[6] <= register_file:register_file.r26
r26[7] <= register_file:register_file.r26
r26[8] <= register_file:register_file.r26
r26[9] <= register_file:register_file.r26
r26[10] <= register_file:register_file.r26
r26[11] <= register_file:register_file.r26
r26[12] <= register_file:register_file.r26
r26[13] <= register_file:register_file.r26
r26[14] <= register_file:register_file.r26
r26[15] <= register_file:register_file.r26
r26[16] <= register_file:register_file.r26
r26[17] <= register_file:register_file.r26
r26[18] <= register_file:register_file.r26
r26[19] <= register_file:register_file.r26
r26[20] <= register_file:register_file.r26
r26[21] <= register_file:register_file.r26
r26[22] <= register_file:register_file.r26
r26[23] <= register_file:register_file.r26
r26[24] <= register_file:register_file.r26
r26[25] <= register_file:register_file.r26
r26[26] <= register_file:register_file.r26
r26[27] <= register_file:register_file.r26
r26[28] <= register_file:register_file.r26
r26[29] <= register_file:register_file.r26
r26[30] <= register_file:register_file.r26
r26[31] <= register_file:register_file.r26
r25[0] <= register_file:register_file.r25
r25[1] <= register_file:register_file.r25
r25[2] <= register_file:register_file.r25
r25[3] <= register_file:register_file.r25
r25[4] <= register_file:register_file.r25
r25[5] <= register_file:register_file.r25
r25[6] <= register_file:register_file.r25
r25[7] <= register_file:register_file.r25
r25[8] <= register_file:register_file.r25
r25[9] <= register_file:register_file.r25
r25[10] <= register_file:register_file.r25
r25[11] <= register_file:register_file.r25
r25[12] <= register_file:register_file.r25
r25[13] <= register_file:register_file.r25
r25[14] <= register_file:register_file.r25
r25[15] <= register_file:register_file.r25
r25[16] <= register_file:register_file.r25
r25[17] <= register_file:register_file.r25
r25[18] <= register_file:register_file.r25
r25[19] <= register_file:register_file.r25
r25[20] <= register_file:register_file.r25
r25[21] <= register_file:register_file.r25
r25[22] <= register_file:register_file.r25
r25[23] <= register_file:register_file.r25
r25[24] <= register_file:register_file.r25
r25[25] <= register_file:register_file.r25
r25[26] <= register_file:register_file.r25
r25[27] <= register_file:register_file.r25
r25[28] <= register_file:register_file.r25
r25[29] <= register_file:register_file.r25
r25[30] <= register_file:register_file.r25
r25[31] <= register_file:register_file.r25
clk_i <= clk_i.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|MUX2_1:PC_MUX
A[0] => Out.DATAA
A[1] => Out.DATAA
A[2] => Out.DATAA
A[3] => Out.DATAA
A[4] => Out.DATAA
A[5] => Out.DATAA
A[6] => Out.DATAA
A[7] => Out.DATAA
A[8] => Out.DATAA
A[9] => Out.DATAA
A[10] => Out.DATAA
A[11] => Out.DATAA
A[12] => Out.DATAA
A[13] => Out.DATAA
A[14] => Out.DATAA
A[15] => Out.DATAA
A[16] => Out.DATAA
A[17] => Out.DATAA
A[18] => Out.DATAA
A[19] => Out.DATAA
A[20] => Out.DATAA
A[21] => Out.DATAA
A[22] => Out.DATAA
A[23] => Out.DATAA
A[24] => Out.DATAA
A[25] => Out.DATAA
A[26] => Out.DATAA
A[27] => Out.DATAA
A[28] => Out.DATAA
A[29] => Out.DATAA
A[30] => Out.DATAA
A[31] => Out.DATAA
B[0] => Out.DATAB
B[1] => Out.DATAB
B[2] => Out.DATAB
B[3] => Out.DATAB
B[4] => Out.DATAB
B[5] => Out.DATAB
B[6] => Out.DATAB
B[7] => Out.DATAB
B[8] => Out.DATAB
B[9] => Out.DATAB
B[10] => Out.DATAB
B[11] => Out.DATAB
B[12] => Out.DATAB
B[13] => Out.DATAB
B[14] => Out.DATAB
B[15] => Out.DATAB
B[16] => Out.DATAB
B[17] => Out.DATAB
B[18] => Out.DATAB
B[19] => Out.DATAB
B[20] => Out.DATAB
B[21] => Out.DATAB
B[22] => Out.DATAB
B[23] => Out.DATAB
B[24] => Out.DATAB
B[25] => Out.DATAB
B[26] => Out.DATAB
B[27] => Out.DATAB
B[28] => Out.DATAB
B[29] => Out.DATAB
B[30] => Out.DATAB
B[31] => Out.DATAB
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Out[0] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= Out.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|program_counter:PC
clk_i => PC_out[0]~reg0.CLK
clk_i => PC_out[1]~reg0.CLK
clk_i => PC_out[2]~reg0.CLK
clk_i => PC_out[3]~reg0.CLK
clk_i => PC_out[4]~reg0.CLK
clk_i => PC_out[5]~reg0.CLK
clk_i => PC_out[6]~reg0.CLK
clk_i => PC_out[7]~reg0.CLK
clk_i => PC_out[8]~reg0.CLK
clk_i => PC_out[9]~reg0.CLK
clk_i => PC_out[10]~reg0.CLK
clk_i => PC_out[11]~reg0.CLK
clk_i => PC_out[12]~reg0.CLK
clk_i => PC_out[13]~reg0.CLK
clk_i => PC_out[14]~reg0.CLK
clk_i => PC_out[15]~reg0.CLK
clk_i => PC_out[16]~reg0.CLK
clk_i => PC_out[17]~reg0.CLK
clk_i => PC_out[18]~reg0.CLK
clk_i => PC_out[19]~reg0.CLK
clk_i => PC_out[20]~reg0.CLK
clk_i => PC_out[21]~reg0.CLK
clk_i => PC_out[22]~reg0.CLK
clk_i => PC_out[23]~reg0.CLK
clk_i => PC_out[24]~reg0.CLK
clk_i => PC_out[25]~reg0.CLK
clk_i => PC_out[26]~reg0.CLK
clk_i => PC_out[27]~reg0.CLK
clk_i => PC_out[28]~reg0.CLK
clk_i => PC_out[29]~reg0.CLK
clk_i => PC_out[30]~reg0.CLK
clk_i => PC_out[31]~reg0.CLK
rst_ni => PC_out[0]~reg0.ACLR
rst_ni => PC_out[1]~reg0.ACLR
rst_ni => PC_out[2]~reg0.ACLR
rst_ni => PC_out[3]~reg0.ACLR
rst_ni => PC_out[4]~reg0.ACLR
rst_ni => PC_out[5]~reg0.ACLR
rst_ni => PC_out[6]~reg0.ACLR
rst_ni => PC_out[7]~reg0.ACLR
rst_ni => PC_out[8]~reg0.ACLR
rst_ni => PC_out[9]~reg0.ACLR
rst_ni => PC_out[10]~reg0.ACLR
rst_ni => PC_out[11]~reg0.ACLR
rst_ni => PC_out[12]~reg0.ACLR
rst_ni => PC_out[13]~reg0.ACLR
rst_ni => PC_out[14]~reg0.ACLR
rst_ni => PC_out[15]~reg0.ACLR
rst_ni => PC_out[16]~reg0.ACLR
rst_ni => PC_out[17]~reg0.ACLR
rst_ni => PC_out[18]~reg0.ACLR
rst_ni => PC_out[19]~reg0.ACLR
rst_ni => PC_out[20]~reg0.ACLR
rst_ni => PC_out[21]~reg0.ACLR
rst_ni => PC_out[22]~reg0.ACLR
rst_ni => PC_out[23]~reg0.ACLR
rst_ni => PC_out[24]~reg0.ACLR
rst_ni => PC_out[25]~reg0.ACLR
rst_ni => PC_out[26]~reg0.ACLR
rst_ni => PC_out[27]~reg0.ACLR
rst_ni => PC_out[28]~reg0.ACLR
rst_ni => PC_out[29]~reg0.ACLR
rst_ni => PC_out[30]~reg0.ACLR
rst_ni => PC_out[31]~reg0.ACLR
PC_in[0] => PC_out[0]~reg0.DATAIN
PC_in[1] => PC_out[1]~reg0.DATAIN
PC_in[2] => PC_out[2]~reg0.DATAIN
PC_in[3] => PC_out[3]~reg0.DATAIN
PC_in[4] => PC_out[4]~reg0.DATAIN
PC_in[5] => PC_out[5]~reg0.DATAIN
PC_in[6] => PC_out[6]~reg0.DATAIN
PC_in[7] => PC_out[7]~reg0.DATAIN
PC_in[8] => PC_out[8]~reg0.DATAIN
PC_in[9] => PC_out[9]~reg0.DATAIN
PC_in[10] => PC_out[10]~reg0.DATAIN
PC_in[11] => PC_out[11]~reg0.DATAIN
PC_in[12] => PC_out[12]~reg0.DATAIN
PC_in[13] => PC_out[13]~reg0.DATAIN
PC_in[14] => PC_out[14]~reg0.DATAIN
PC_in[15] => PC_out[15]~reg0.DATAIN
PC_in[16] => PC_out[16]~reg0.DATAIN
PC_in[17] => PC_out[17]~reg0.DATAIN
PC_in[18] => PC_out[18]~reg0.DATAIN
PC_in[19] => PC_out[19]~reg0.DATAIN
PC_in[20] => PC_out[20]~reg0.DATAIN
PC_in[21] => PC_out[21]~reg0.DATAIN
PC_in[22] => PC_out[22]~reg0.DATAIN
PC_in[23] => PC_out[23]~reg0.DATAIN
PC_in[24] => PC_out[24]~reg0.DATAIN
PC_in[25] => PC_out[25]~reg0.DATAIN
PC_in[26] => PC_out[26]~reg0.DATAIN
PC_in[27] => PC_out[27]~reg0.DATAIN
PC_in[28] => PC_out[28]~reg0.DATAIN
PC_in[29] => PC_out[29]~reg0.DATAIN
PC_in[30] => PC_out[30]~reg0.DATAIN
PC_in[31] => PC_out[31]~reg0.DATAIN
PC_out[0] <= PC_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[1] <= PC_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[2] <= PC_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[3] <= PC_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[4] <= PC_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[5] <= PC_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[6] <= PC_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[7] <= PC_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[8] <= PC_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[9] <= PC_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[10] <= PC_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[11] <= PC_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[12] <= PC_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[13] <= PC_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[14] <= PC_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[15] <= PC_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[16] <= PC_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[17] <= PC_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[18] <= PC_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[19] <= PC_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[20] <= PC_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[21] <= PC_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[22] <= PC_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[23] <= PC_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[24] <= PC_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[25] <= PC_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[26] <= PC_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[27] <= PC_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[28] <= PC_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[29] <= PC_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[30] <= PC_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[31] <= PC_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|PC_incremented:PC_incremented
PC_in[0] => PC_in[0].IN1
PC_in[1] => PC_in[1].IN1
PC_in[2] => PC_in[2].IN1
PC_in[3] => PC_in[3].IN1
PC_in[4] => PC_in[4].IN1
PC_in[5] => PC_in[5].IN1
PC_in[6] => PC_in[6].IN1
PC_in[7] => PC_in[7].IN1
PC_in[8] => PC_in[8].IN1
PC_in[9] => PC_in[9].IN1
PC_in[10] => PC_in[10].IN1
PC_in[11] => PC_in[11].IN1
PC_in[12] => PC_in[12].IN1
PC_in[13] => PC_in[13].IN1
PC_in[14] => PC_in[14].IN1
PC_in[15] => PC_in[15].IN1
PC_in[16] => PC_in[16].IN1
PC_in[17] => PC_in[17].IN1
PC_in[18] => PC_in[18].IN1
PC_in[19] => PC_in[19].IN1
PC_in[20] => PC_in[20].IN1
PC_in[21] => PC_in[21].IN1
PC_in[22] => PC_in[22].IN1
PC_in[23] => PC_in[23].IN1
PC_in[24] => PC_in[24].IN1
PC_in[25] => PC_in[25].IN1
PC_in[26] => PC_in[26].IN1
PC_in[27] => PC_in[27].IN1
PC_in[28] => PC_in[28].IN1
PC_in[29] => PC_in[29].IN1
PC_in[30] => PC_in[30].IN1
PC_in[31] => PC_in[31].IN1
PC_out[0] <= FA_32bit:PC_incremented.S
PC_out[1] <= FA_32bit:PC_incremented.S
PC_out[2] <= FA_32bit:PC_incremented.S
PC_out[3] <= FA_32bit:PC_incremented.S
PC_out[4] <= FA_32bit:PC_incremented.S
PC_out[5] <= FA_32bit:PC_incremented.S
PC_out[6] <= FA_32bit:PC_incremented.S
PC_out[7] <= FA_32bit:PC_incremented.S
PC_out[8] <= FA_32bit:PC_incremented.S
PC_out[9] <= FA_32bit:PC_incremented.S
PC_out[10] <= FA_32bit:PC_incremented.S
PC_out[11] <= FA_32bit:PC_incremented.S
PC_out[12] <= FA_32bit:PC_incremented.S
PC_out[13] <= FA_32bit:PC_incremented.S
PC_out[14] <= FA_32bit:PC_incremented.S
PC_out[15] <= FA_32bit:PC_incremented.S
PC_out[16] <= FA_32bit:PC_incremented.S
PC_out[17] <= FA_32bit:PC_incremented.S
PC_out[18] <= FA_32bit:PC_incremented.S
PC_out[19] <= FA_32bit:PC_incremented.S
PC_out[20] <= FA_32bit:PC_incremented.S
PC_out[21] <= FA_32bit:PC_incremented.S
PC_out[22] <= FA_32bit:PC_incremented.S
PC_out[23] <= FA_32bit:PC_incremented.S
PC_out[24] <= FA_32bit:PC_incremented.S
PC_out[25] <= FA_32bit:PC_incremented.S
PC_out[26] <= FA_32bit:PC_incremented.S
PC_out[27] <= FA_32bit:PC_incremented.S
PC_out[28] <= FA_32bit:PC_incremented.S
PC_out[29] <= FA_32bit:PC_incremented.S
PC_out[30] <= FA_32bit:PC_incremented.S
PC_out[31] <= FA_32bit:PC_incremented.S


|Single_Cycle|PC_incremented:PC_incremented|FA_32bit:PC_incremented
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
B[0] => B_checked.IN0
B[1] => B_checked.IN0
B[2] => B_checked.IN0
B[3] => B_checked.IN0
B[4] => B_checked.IN0
B[5] => B_checked.IN0
B[6] => B_checked.IN0
B[7] => B_checked.IN0
B[8] => B_checked.IN0
B[9] => B_checked.IN0
B[10] => B_checked.IN0
B[11] => B_checked.IN0
B[12] => B_checked.IN0
B[13] => B_checked.IN0
B[14] => B_checked.IN0
B[15] => B_checked.IN0
B[16] => B_checked.IN0
B[17] => B_checked.IN0
B[18] => B_checked.IN0
B[19] => B_checked.IN0
B[20] => B_checked.IN0
B[21] => B_checked.IN0
B[22] => B_checked.IN0
B[23] => B_checked.IN0
B[24] => B_checked.IN0
B[25] => B_checked.IN0
B[26] => B_checked.IN0
B[27] => B_checked.IN0
B[28] => B_checked.IN0
B[29] => B_checked.IN0
B[30] => B_checked.IN0
B[31] => B_checked.IN0
Cin => Cin.IN1
S[0] <= FA_1bit:generate_64bit_adder[0].F.S
S[1] <= FA_1bit:generate_64bit_adder[1].F.S
S[2] <= FA_1bit:generate_64bit_adder[2].F.S
S[3] <= FA_1bit:generate_64bit_adder[3].F.S
S[4] <= FA_1bit:generate_64bit_adder[4].F.S
S[5] <= FA_1bit:generate_64bit_adder[5].F.S
S[6] <= FA_1bit:generate_64bit_adder[6].F.S
S[7] <= FA_1bit:generate_64bit_adder[7].F.S
S[8] <= FA_1bit:generate_64bit_adder[8].F.S
S[9] <= FA_1bit:generate_64bit_adder[9].F.S
S[10] <= FA_1bit:generate_64bit_adder[10].F.S
S[11] <= FA_1bit:generate_64bit_adder[11].F.S
S[12] <= FA_1bit:generate_64bit_adder[12].F.S
S[13] <= FA_1bit:generate_64bit_adder[13].F.S
S[14] <= FA_1bit:generate_64bit_adder[14].F.S
S[15] <= FA_1bit:generate_64bit_adder[15].F.S
S[16] <= FA_1bit:generate_64bit_adder[16].F.S
S[17] <= FA_1bit:generate_64bit_adder[17].F.S
S[18] <= FA_1bit:generate_64bit_adder[18].F.S
S[19] <= FA_1bit:generate_64bit_adder[19].F.S
S[20] <= FA_1bit:generate_64bit_adder[20].F.S
S[21] <= FA_1bit:generate_64bit_adder[21].F.S
S[22] <= FA_1bit:generate_64bit_adder[22].F.S
S[23] <= FA_1bit:generate_64bit_adder[23].F.S
S[24] <= FA_1bit:generate_64bit_adder[24].F.S
S[25] <= FA_1bit:generate_64bit_adder[25].F.S
S[26] <= FA_1bit:generate_64bit_adder[26].F.S
S[27] <= FA_1bit:generate_64bit_adder[27].F.S
S[28] <= FA_1bit:generate_64bit_adder[28].F.S
S[29] <= FA_1bit:generate_64bit_adder[29].F.S
S[30] <= FA_1bit:generate_64bit_adder[30].F.S
S[31] <= FA_1bit:generate_64bit_adder[31].F.S
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|PC_incremented:PC_incremented|FA_32bit:PC_incremented|FA_1bit:generate_64bit_adder[0].F
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|PC_incremented:PC_incremented|FA_32bit:PC_incremented|FA_1bit:generate_64bit_adder[1].F
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|PC_incremented:PC_incremented|FA_32bit:PC_incremented|FA_1bit:generate_64bit_adder[2].F
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|PC_incremented:PC_incremented|FA_32bit:PC_incremented|FA_1bit:generate_64bit_adder[3].F
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|PC_incremented:PC_incremented|FA_32bit:PC_incremented|FA_1bit:generate_64bit_adder[4].F
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|PC_incremented:PC_incremented|FA_32bit:PC_incremented|FA_1bit:generate_64bit_adder[5].F
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|PC_incremented:PC_incremented|FA_32bit:PC_incremented|FA_1bit:generate_64bit_adder[6].F
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|PC_incremented:PC_incremented|FA_32bit:PC_incremented|FA_1bit:generate_64bit_adder[7].F
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|PC_incremented:PC_incremented|FA_32bit:PC_incremented|FA_1bit:generate_64bit_adder[8].F
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|PC_incremented:PC_incremented|FA_32bit:PC_incremented|FA_1bit:generate_64bit_adder[9].F
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|PC_incremented:PC_incremented|FA_32bit:PC_incremented|FA_1bit:generate_64bit_adder[10].F
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|PC_incremented:PC_incremented|FA_32bit:PC_incremented|FA_1bit:generate_64bit_adder[11].F
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|PC_incremented:PC_incremented|FA_32bit:PC_incremented|FA_1bit:generate_64bit_adder[12].F
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|PC_incremented:PC_incremented|FA_32bit:PC_incremented|FA_1bit:generate_64bit_adder[13].F
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|PC_incremented:PC_incremented|FA_32bit:PC_incremented|FA_1bit:generate_64bit_adder[14].F
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|PC_incremented:PC_incremented|FA_32bit:PC_incremented|FA_1bit:generate_64bit_adder[15].F
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|PC_incremented:PC_incremented|FA_32bit:PC_incremented|FA_1bit:generate_64bit_adder[16].F
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|PC_incremented:PC_incremented|FA_32bit:PC_incremented|FA_1bit:generate_64bit_adder[17].F
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|PC_incremented:PC_incremented|FA_32bit:PC_incremented|FA_1bit:generate_64bit_adder[18].F
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|PC_incremented:PC_incremented|FA_32bit:PC_incremented|FA_1bit:generate_64bit_adder[19].F
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|PC_incremented:PC_incremented|FA_32bit:PC_incremented|FA_1bit:generate_64bit_adder[20].F
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|PC_incremented:PC_incremented|FA_32bit:PC_incremented|FA_1bit:generate_64bit_adder[21].F
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|PC_incremented:PC_incremented|FA_32bit:PC_incremented|FA_1bit:generate_64bit_adder[22].F
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|PC_incremented:PC_incremented|FA_32bit:PC_incremented|FA_1bit:generate_64bit_adder[23].F
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|PC_incremented:PC_incremented|FA_32bit:PC_incremented|FA_1bit:generate_64bit_adder[24].F
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|PC_incremented:PC_incremented|FA_32bit:PC_incremented|FA_1bit:generate_64bit_adder[25].F
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|PC_incremented:PC_incremented|FA_32bit:PC_incremented|FA_1bit:generate_64bit_adder[26].F
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|PC_incremented:PC_incremented|FA_32bit:PC_incremented|FA_1bit:generate_64bit_adder[27].F
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|PC_incremented:PC_incremented|FA_32bit:PC_incremented|FA_1bit:generate_64bit_adder[28].F
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|PC_incremented:PC_incremented|FA_32bit:PC_incremented|FA_1bit:generate_64bit_adder[29].F
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|PC_incremented:PC_incremented|FA_32bit:PC_incremented|FA_1bit:generate_64bit_adder[30].F
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|PC_incremented:PC_incremented|FA_32bit:PC_incremented|FA_1bit:generate_64bit_adder[31].F
A => S.IN0
A => Cout.IN0
B => S.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|Instruction_Memory:Instruction_Memory
inst_address[0] => Mux0.IN520
inst_address[0] => Mux1.IN520
inst_address[0] => Mux2.IN520
inst_address[0] => Mux3.IN520
inst_address[0] => Mux4.IN520
inst_address[0] => Mux5.IN520
inst_address[0] => Mux6.IN520
inst_address[0] => Mux7.IN520
inst_address[0] => Add0.IN64
inst_address[0] => Mux16.IN520
inst_address[0] => Mux17.IN520
inst_address[0] => Mux18.IN520
inst_address[0] => Mux19.IN520
inst_address[0] => Mux20.IN520
inst_address[0] => Mux21.IN520
inst_address[0] => Mux22.IN520
inst_address[0] => Mux23.IN520
inst_address[0] => Add2.IN64
inst_address[1] => Mux0.IN519
inst_address[1] => Mux1.IN519
inst_address[1] => Mux2.IN519
inst_address[1] => Mux3.IN519
inst_address[1] => Mux4.IN519
inst_address[1] => Mux5.IN519
inst_address[1] => Mux6.IN519
inst_address[1] => Mux7.IN519
inst_address[1] => Add0.IN63
inst_address[1] => Add1.IN62
inst_address[1] => Add2.IN63
inst_address[2] => Mux0.IN518
inst_address[2] => Mux1.IN518
inst_address[2] => Mux2.IN518
inst_address[2] => Mux3.IN518
inst_address[2] => Mux4.IN518
inst_address[2] => Mux5.IN518
inst_address[2] => Mux6.IN518
inst_address[2] => Mux7.IN518
inst_address[2] => Add0.IN62
inst_address[2] => Add1.IN61
inst_address[2] => Add2.IN62
inst_address[3] => Mux0.IN517
inst_address[3] => Mux1.IN517
inst_address[3] => Mux2.IN517
inst_address[3] => Mux3.IN517
inst_address[3] => Mux4.IN517
inst_address[3] => Mux5.IN517
inst_address[3] => Mux6.IN517
inst_address[3] => Mux7.IN517
inst_address[3] => Add0.IN61
inst_address[3] => Add1.IN60
inst_address[3] => Add2.IN61
inst_address[4] => Mux0.IN516
inst_address[4] => Mux1.IN516
inst_address[4] => Mux2.IN516
inst_address[4] => Mux3.IN516
inst_address[4] => Mux4.IN516
inst_address[4] => Mux5.IN516
inst_address[4] => Mux6.IN516
inst_address[4] => Mux7.IN516
inst_address[4] => Add0.IN60
inst_address[4] => Add1.IN59
inst_address[4] => Add2.IN60
inst_address[5] => Mux0.IN515
inst_address[5] => Mux1.IN515
inst_address[5] => Mux2.IN515
inst_address[5] => Mux3.IN515
inst_address[5] => Mux4.IN515
inst_address[5] => Mux5.IN515
inst_address[5] => Mux6.IN515
inst_address[5] => Mux7.IN515
inst_address[5] => Add0.IN59
inst_address[5] => Add1.IN58
inst_address[5] => Add2.IN59
inst_address[6] => Mux0.IN514
inst_address[6] => Mux1.IN514
inst_address[6] => Mux2.IN514
inst_address[6] => Mux3.IN514
inst_address[6] => Mux4.IN514
inst_address[6] => Mux5.IN514
inst_address[6] => Mux6.IN514
inst_address[6] => Mux7.IN514
inst_address[6] => Add0.IN58
inst_address[6] => Add1.IN57
inst_address[6] => Add2.IN58
inst_address[7] => Mux0.IN513
inst_address[7] => Mux1.IN513
inst_address[7] => Mux2.IN513
inst_address[7] => Mux3.IN513
inst_address[7] => Mux4.IN513
inst_address[7] => Mux5.IN513
inst_address[7] => Mux6.IN513
inst_address[7] => Mux7.IN513
inst_address[7] => Add0.IN57
inst_address[7] => Add1.IN56
inst_address[7] => Add2.IN57
inst_address[8] => Mux0.IN512
inst_address[8] => Mux1.IN512
inst_address[8] => Mux2.IN512
inst_address[8] => Mux3.IN512
inst_address[8] => Mux4.IN512
inst_address[8] => Mux5.IN512
inst_address[8] => Mux6.IN512
inst_address[8] => Mux7.IN512
inst_address[8] => Add0.IN56
inst_address[8] => Add1.IN55
inst_address[8] => Add2.IN56
inst_address[9] => Add0.IN55
inst_address[9] => Add1.IN54
inst_address[9] => Add2.IN55
inst_address[10] => Add0.IN54
inst_address[10] => Add1.IN53
inst_address[10] => Add2.IN54
inst_address[11] => Add0.IN53
inst_address[11] => Add1.IN52
inst_address[11] => Add2.IN53
inst_address[12] => Add0.IN52
inst_address[12] => Add1.IN51
inst_address[12] => Add2.IN52
inst_address[13] => Add0.IN51
inst_address[13] => Add1.IN50
inst_address[13] => Add2.IN51
inst_address[14] => Add0.IN50
inst_address[14] => Add1.IN49
inst_address[14] => Add2.IN50
inst_address[15] => Add0.IN49
inst_address[15] => Add1.IN48
inst_address[15] => Add2.IN49
inst_address[16] => Add0.IN48
inst_address[16] => Add1.IN47
inst_address[16] => Add2.IN48
inst_address[17] => Add0.IN47
inst_address[17] => Add1.IN46
inst_address[17] => Add2.IN47
inst_address[18] => Add0.IN46
inst_address[18] => Add1.IN45
inst_address[18] => Add2.IN46
inst_address[19] => Add0.IN45
inst_address[19] => Add1.IN44
inst_address[19] => Add2.IN45
inst_address[20] => Add0.IN44
inst_address[20] => Add1.IN43
inst_address[20] => Add2.IN44
inst_address[21] => Add0.IN43
inst_address[21] => Add1.IN42
inst_address[21] => Add2.IN43
inst_address[22] => Add0.IN42
inst_address[22] => Add1.IN41
inst_address[22] => Add2.IN42
inst_address[23] => Add0.IN41
inst_address[23] => Add1.IN40
inst_address[23] => Add2.IN41
inst_address[24] => Add0.IN40
inst_address[24] => Add1.IN39
inst_address[24] => Add2.IN40
inst_address[25] => Add0.IN39
inst_address[25] => Add1.IN38
inst_address[25] => Add2.IN39
inst_address[26] => Add0.IN38
inst_address[26] => Add1.IN37
inst_address[26] => Add2.IN38
inst_address[27] => Add0.IN37
inst_address[27] => Add1.IN36
inst_address[27] => Add2.IN37
inst_address[28] => Add0.IN36
inst_address[28] => Add1.IN35
inst_address[28] => Add2.IN36
inst_address[29] => Add0.IN35
inst_address[29] => Add1.IN34
inst_address[29] => Add2.IN35
inst_address[30] => Add0.IN34
inst_address[30] => Add1.IN33
inst_address[30] => Add2.IN34
inst_address[31] => Add0.IN33
inst_address[31] => Add1.IN32
inst_address[31] => Add2.IN33
instruction[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
instruction[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
instruction[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
instruction[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
instruction[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
instruction[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
instruction[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
instruction[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
instruction[8] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
instruction[9] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
instruction[10] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
instruction[11] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
instruction[12] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
instruction[13] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
instruction[14] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
instruction[15] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
instruction[16] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
instruction[17] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
instruction[18] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
instruction[19] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
instruction[20] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
instruction[21] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
instruction[22] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
instruction[23] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
instruction[24] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
instruction[25] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
instruction[26] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
instruction[27] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
instruction[28] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
instruction[29] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
instruction[30] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
instruction[31] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|register_file:register_file
clk_i => regs[31][0].CLK
clk_i => regs[31][1].CLK
clk_i => regs[31][2].CLK
clk_i => regs[31][3].CLK
clk_i => regs[31][4].CLK
clk_i => regs[31][5].CLK
clk_i => regs[31][6].CLK
clk_i => regs[31][7].CLK
clk_i => regs[31][8].CLK
clk_i => regs[31][9].CLK
clk_i => regs[31][10].CLK
clk_i => regs[31][11].CLK
clk_i => regs[31][12].CLK
clk_i => regs[31][13].CLK
clk_i => regs[31][14].CLK
clk_i => regs[31][15].CLK
clk_i => regs[31][16].CLK
clk_i => regs[31][17].CLK
clk_i => regs[31][18].CLK
clk_i => regs[31][19].CLK
clk_i => regs[31][20].CLK
clk_i => regs[31][21].CLK
clk_i => regs[31][22].CLK
clk_i => regs[31][23].CLK
clk_i => regs[31][24].CLK
clk_i => regs[31][25].CLK
clk_i => regs[31][26].CLK
clk_i => regs[31][27].CLK
clk_i => regs[31][28].CLK
clk_i => regs[31][29].CLK
clk_i => regs[31][30].CLK
clk_i => regs[31][31].CLK
clk_i => regs[30][0].CLK
clk_i => regs[30][1].CLK
clk_i => regs[30][2].CLK
clk_i => regs[30][3].CLK
clk_i => regs[30][4].CLK
clk_i => regs[30][5].CLK
clk_i => regs[30][6].CLK
clk_i => regs[30][7].CLK
clk_i => regs[30][8].CLK
clk_i => regs[30][9].CLK
clk_i => regs[30][10].CLK
clk_i => regs[30][11].CLK
clk_i => regs[30][12].CLK
clk_i => regs[30][13].CLK
clk_i => regs[30][14].CLK
clk_i => regs[30][15].CLK
clk_i => regs[30][16].CLK
clk_i => regs[30][17].CLK
clk_i => regs[30][18].CLK
clk_i => regs[30][19].CLK
clk_i => regs[30][20].CLK
clk_i => regs[30][21].CLK
clk_i => regs[30][22].CLK
clk_i => regs[30][23].CLK
clk_i => regs[30][24].CLK
clk_i => regs[30][25].CLK
clk_i => regs[30][26].CLK
clk_i => regs[30][27].CLK
clk_i => regs[30][28].CLK
clk_i => regs[30][29].CLK
clk_i => regs[30][30].CLK
clk_i => regs[30][31].CLK
clk_i => regs[29][0].CLK
clk_i => regs[29][1].CLK
clk_i => regs[29][2].CLK
clk_i => regs[29][3].CLK
clk_i => regs[29][4].CLK
clk_i => regs[29][5].CLK
clk_i => regs[29][6].CLK
clk_i => regs[29][7].CLK
clk_i => regs[29][8].CLK
clk_i => regs[29][9].CLK
clk_i => regs[29][10].CLK
clk_i => regs[29][11].CLK
clk_i => regs[29][12].CLK
clk_i => regs[29][13].CLK
clk_i => regs[29][14].CLK
clk_i => regs[29][15].CLK
clk_i => regs[29][16].CLK
clk_i => regs[29][17].CLK
clk_i => regs[29][18].CLK
clk_i => regs[29][19].CLK
clk_i => regs[29][20].CLK
clk_i => regs[29][21].CLK
clk_i => regs[29][22].CLK
clk_i => regs[29][23].CLK
clk_i => regs[29][24].CLK
clk_i => regs[29][25].CLK
clk_i => regs[29][26].CLK
clk_i => regs[29][27].CLK
clk_i => regs[29][28].CLK
clk_i => regs[29][29].CLK
clk_i => regs[29][30].CLK
clk_i => regs[29][31].CLK
clk_i => regs[28][0].CLK
clk_i => regs[28][1].CLK
clk_i => regs[28][2].CLK
clk_i => regs[28][3].CLK
clk_i => regs[28][4].CLK
clk_i => regs[28][5].CLK
clk_i => regs[28][6].CLK
clk_i => regs[28][7].CLK
clk_i => regs[28][8].CLK
clk_i => regs[28][9].CLK
clk_i => regs[28][10].CLK
clk_i => regs[28][11].CLK
clk_i => regs[28][12].CLK
clk_i => regs[28][13].CLK
clk_i => regs[28][14].CLK
clk_i => regs[28][15].CLK
clk_i => regs[28][16].CLK
clk_i => regs[28][17].CLK
clk_i => regs[28][18].CLK
clk_i => regs[28][19].CLK
clk_i => regs[28][20].CLK
clk_i => regs[28][21].CLK
clk_i => regs[28][22].CLK
clk_i => regs[28][23].CLK
clk_i => regs[28][24].CLK
clk_i => regs[28][25].CLK
clk_i => regs[28][26].CLK
clk_i => regs[28][27].CLK
clk_i => regs[28][28].CLK
clk_i => regs[28][29].CLK
clk_i => regs[28][30].CLK
clk_i => regs[28][31].CLK
clk_i => regs[27][0].CLK
clk_i => regs[27][1].CLK
clk_i => regs[27][2].CLK
clk_i => regs[27][3].CLK
clk_i => regs[27][4].CLK
clk_i => regs[27][5].CLK
clk_i => regs[27][6].CLK
clk_i => regs[27][7].CLK
clk_i => regs[27][8].CLK
clk_i => regs[27][9].CLK
clk_i => regs[27][10].CLK
clk_i => regs[27][11].CLK
clk_i => regs[27][12].CLK
clk_i => regs[27][13].CLK
clk_i => regs[27][14].CLK
clk_i => regs[27][15].CLK
clk_i => regs[27][16].CLK
clk_i => regs[27][17].CLK
clk_i => regs[27][18].CLK
clk_i => regs[27][19].CLK
clk_i => regs[27][20].CLK
clk_i => regs[27][21].CLK
clk_i => regs[27][22].CLK
clk_i => regs[27][23].CLK
clk_i => regs[27][24].CLK
clk_i => regs[27][25].CLK
clk_i => regs[27][26].CLK
clk_i => regs[27][27].CLK
clk_i => regs[27][28].CLK
clk_i => regs[27][29].CLK
clk_i => regs[27][30].CLK
clk_i => regs[27][31].CLK
clk_i => regs[26][0].CLK
clk_i => regs[26][1].CLK
clk_i => regs[26][2].CLK
clk_i => regs[26][3].CLK
clk_i => regs[26][4].CLK
clk_i => regs[26][5].CLK
clk_i => regs[26][6].CLK
clk_i => regs[26][7].CLK
clk_i => regs[26][8].CLK
clk_i => regs[26][9].CLK
clk_i => regs[26][10].CLK
clk_i => regs[26][11].CLK
clk_i => regs[26][12].CLK
clk_i => regs[26][13].CLK
clk_i => regs[26][14].CLK
clk_i => regs[26][15].CLK
clk_i => regs[26][16].CLK
clk_i => regs[26][17].CLK
clk_i => regs[26][18].CLK
clk_i => regs[26][19].CLK
clk_i => regs[26][20].CLK
clk_i => regs[26][21].CLK
clk_i => regs[26][22].CLK
clk_i => regs[26][23].CLK
clk_i => regs[26][24].CLK
clk_i => regs[26][25].CLK
clk_i => regs[26][26].CLK
clk_i => regs[26][27].CLK
clk_i => regs[26][28].CLK
clk_i => regs[26][29].CLK
clk_i => regs[26][30].CLK
clk_i => regs[26][31].CLK
clk_i => regs[25][0].CLK
clk_i => regs[25][1].CLK
clk_i => regs[25][2].CLK
clk_i => regs[25][3].CLK
clk_i => regs[25][4].CLK
clk_i => regs[25][5].CLK
clk_i => regs[25][6].CLK
clk_i => regs[25][7].CLK
clk_i => regs[25][8].CLK
clk_i => regs[25][9].CLK
clk_i => regs[25][10].CLK
clk_i => regs[25][11].CLK
clk_i => regs[25][12].CLK
clk_i => regs[25][13].CLK
clk_i => regs[25][14].CLK
clk_i => regs[25][15].CLK
clk_i => regs[25][16].CLK
clk_i => regs[25][17].CLK
clk_i => regs[25][18].CLK
clk_i => regs[25][19].CLK
clk_i => regs[25][20].CLK
clk_i => regs[25][21].CLK
clk_i => regs[25][22].CLK
clk_i => regs[25][23].CLK
clk_i => regs[25][24].CLK
clk_i => regs[25][25].CLK
clk_i => regs[25][26].CLK
clk_i => regs[25][27].CLK
clk_i => regs[25][28].CLK
clk_i => regs[25][29].CLK
clk_i => regs[25][30].CLK
clk_i => regs[25][31].CLK
clk_i => regs[24][0].CLK
clk_i => regs[24][1].CLK
clk_i => regs[24][2].CLK
clk_i => regs[24][3].CLK
clk_i => regs[24][4].CLK
clk_i => regs[24][5].CLK
clk_i => regs[24][6].CLK
clk_i => regs[24][7].CLK
clk_i => regs[24][8].CLK
clk_i => regs[24][9].CLK
clk_i => regs[24][10].CLK
clk_i => regs[24][11].CLK
clk_i => regs[24][12].CLK
clk_i => regs[24][13].CLK
clk_i => regs[24][14].CLK
clk_i => regs[24][15].CLK
clk_i => regs[24][16].CLK
clk_i => regs[24][17].CLK
clk_i => regs[24][18].CLK
clk_i => regs[24][19].CLK
clk_i => regs[24][20].CLK
clk_i => regs[24][21].CLK
clk_i => regs[24][22].CLK
clk_i => regs[24][23].CLK
clk_i => regs[24][24].CLK
clk_i => regs[24][25].CLK
clk_i => regs[24][26].CLK
clk_i => regs[24][27].CLK
clk_i => regs[24][28].CLK
clk_i => regs[24][29].CLK
clk_i => regs[24][30].CLK
clk_i => regs[24][31].CLK
clk_i => regs[23][0].CLK
clk_i => regs[23][1].CLK
clk_i => regs[23][2].CLK
clk_i => regs[23][3].CLK
clk_i => regs[23][4].CLK
clk_i => regs[23][5].CLK
clk_i => regs[23][6].CLK
clk_i => regs[23][7].CLK
clk_i => regs[23][8].CLK
clk_i => regs[23][9].CLK
clk_i => regs[23][10].CLK
clk_i => regs[23][11].CLK
clk_i => regs[23][12].CLK
clk_i => regs[23][13].CLK
clk_i => regs[23][14].CLK
clk_i => regs[23][15].CLK
clk_i => regs[23][16].CLK
clk_i => regs[23][17].CLK
clk_i => regs[23][18].CLK
clk_i => regs[23][19].CLK
clk_i => regs[23][20].CLK
clk_i => regs[23][21].CLK
clk_i => regs[23][22].CLK
clk_i => regs[23][23].CLK
clk_i => regs[23][24].CLK
clk_i => regs[23][25].CLK
clk_i => regs[23][26].CLK
clk_i => regs[23][27].CLK
clk_i => regs[23][28].CLK
clk_i => regs[23][29].CLK
clk_i => regs[23][30].CLK
clk_i => regs[23][31].CLK
clk_i => regs[22][0].CLK
clk_i => regs[22][1].CLK
clk_i => regs[22][2].CLK
clk_i => regs[22][3].CLK
clk_i => regs[22][4].CLK
clk_i => regs[22][5].CLK
clk_i => regs[22][6].CLK
clk_i => regs[22][7].CLK
clk_i => regs[22][8].CLK
clk_i => regs[22][9].CLK
clk_i => regs[22][10].CLK
clk_i => regs[22][11].CLK
clk_i => regs[22][12].CLK
clk_i => regs[22][13].CLK
clk_i => regs[22][14].CLK
clk_i => regs[22][15].CLK
clk_i => regs[22][16].CLK
clk_i => regs[22][17].CLK
clk_i => regs[22][18].CLK
clk_i => regs[22][19].CLK
clk_i => regs[22][20].CLK
clk_i => regs[22][21].CLK
clk_i => regs[22][22].CLK
clk_i => regs[22][23].CLK
clk_i => regs[22][24].CLK
clk_i => regs[22][25].CLK
clk_i => regs[22][26].CLK
clk_i => regs[22][27].CLK
clk_i => regs[22][28].CLK
clk_i => regs[22][29].CLK
clk_i => regs[22][30].CLK
clk_i => regs[22][31].CLK
clk_i => regs[21][0].CLK
clk_i => regs[21][1].CLK
clk_i => regs[21][2].CLK
clk_i => regs[21][3].CLK
clk_i => regs[21][4].CLK
clk_i => regs[21][5].CLK
clk_i => regs[21][6].CLK
clk_i => regs[21][7].CLK
clk_i => regs[21][8].CLK
clk_i => regs[21][9].CLK
clk_i => regs[21][10].CLK
clk_i => regs[21][11].CLK
clk_i => regs[21][12].CLK
clk_i => regs[21][13].CLK
clk_i => regs[21][14].CLK
clk_i => regs[21][15].CLK
clk_i => regs[21][16].CLK
clk_i => regs[21][17].CLK
clk_i => regs[21][18].CLK
clk_i => regs[21][19].CLK
clk_i => regs[21][20].CLK
clk_i => regs[21][21].CLK
clk_i => regs[21][22].CLK
clk_i => regs[21][23].CLK
clk_i => regs[21][24].CLK
clk_i => regs[21][25].CLK
clk_i => regs[21][26].CLK
clk_i => regs[21][27].CLK
clk_i => regs[21][28].CLK
clk_i => regs[21][29].CLK
clk_i => regs[21][30].CLK
clk_i => regs[21][31].CLK
clk_i => regs[20][0].CLK
clk_i => regs[20][1].CLK
clk_i => regs[20][2].CLK
clk_i => regs[20][3].CLK
clk_i => regs[20][4].CLK
clk_i => regs[20][5].CLK
clk_i => regs[20][6].CLK
clk_i => regs[20][7].CLK
clk_i => regs[20][8].CLK
clk_i => regs[20][9].CLK
clk_i => regs[20][10].CLK
clk_i => regs[20][11].CLK
clk_i => regs[20][12].CLK
clk_i => regs[20][13].CLK
clk_i => regs[20][14].CLK
clk_i => regs[20][15].CLK
clk_i => regs[20][16].CLK
clk_i => regs[20][17].CLK
clk_i => regs[20][18].CLK
clk_i => regs[20][19].CLK
clk_i => regs[20][20].CLK
clk_i => regs[20][21].CLK
clk_i => regs[20][22].CLK
clk_i => regs[20][23].CLK
clk_i => regs[20][24].CLK
clk_i => regs[20][25].CLK
clk_i => regs[20][26].CLK
clk_i => regs[20][27].CLK
clk_i => regs[20][28].CLK
clk_i => regs[20][29].CLK
clk_i => regs[20][30].CLK
clk_i => regs[20][31].CLK
clk_i => regs[19][0].CLK
clk_i => regs[19][1].CLK
clk_i => regs[19][2].CLK
clk_i => regs[19][3].CLK
clk_i => regs[19][4].CLK
clk_i => regs[19][5].CLK
clk_i => regs[19][6].CLK
clk_i => regs[19][7].CLK
clk_i => regs[19][8].CLK
clk_i => regs[19][9].CLK
clk_i => regs[19][10].CLK
clk_i => regs[19][11].CLK
clk_i => regs[19][12].CLK
clk_i => regs[19][13].CLK
clk_i => regs[19][14].CLK
clk_i => regs[19][15].CLK
clk_i => regs[19][16].CLK
clk_i => regs[19][17].CLK
clk_i => regs[19][18].CLK
clk_i => regs[19][19].CLK
clk_i => regs[19][20].CLK
clk_i => regs[19][21].CLK
clk_i => regs[19][22].CLK
clk_i => regs[19][23].CLK
clk_i => regs[19][24].CLK
clk_i => regs[19][25].CLK
clk_i => regs[19][26].CLK
clk_i => regs[19][27].CLK
clk_i => regs[19][28].CLK
clk_i => regs[19][29].CLK
clk_i => regs[19][30].CLK
clk_i => regs[19][31].CLK
clk_i => regs[18][0].CLK
clk_i => regs[18][1].CLK
clk_i => regs[18][2].CLK
clk_i => regs[18][3].CLK
clk_i => regs[18][4].CLK
clk_i => regs[18][5].CLK
clk_i => regs[18][6].CLK
clk_i => regs[18][7].CLK
clk_i => regs[18][8].CLK
clk_i => regs[18][9].CLK
clk_i => regs[18][10].CLK
clk_i => regs[18][11].CLK
clk_i => regs[18][12].CLK
clk_i => regs[18][13].CLK
clk_i => regs[18][14].CLK
clk_i => regs[18][15].CLK
clk_i => regs[18][16].CLK
clk_i => regs[18][17].CLK
clk_i => regs[18][18].CLK
clk_i => regs[18][19].CLK
clk_i => regs[18][20].CLK
clk_i => regs[18][21].CLK
clk_i => regs[18][22].CLK
clk_i => regs[18][23].CLK
clk_i => regs[18][24].CLK
clk_i => regs[18][25].CLK
clk_i => regs[18][26].CLK
clk_i => regs[18][27].CLK
clk_i => regs[18][28].CLK
clk_i => regs[18][29].CLK
clk_i => regs[18][30].CLK
clk_i => regs[18][31].CLK
clk_i => regs[17][0].CLK
clk_i => regs[17][1].CLK
clk_i => regs[17][2].CLK
clk_i => regs[17][3].CLK
clk_i => regs[17][4].CLK
clk_i => regs[17][5].CLK
clk_i => regs[17][6].CLK
clk_i => regs[17][7].CLK
clk_i => regs[17][8].CLK
clk_i => regs[17][9].CLK
clk_i => regs[17][10].CLK
clk_i => regs[17][11].CLK
clk_i => regs[17][12].CLK
clk_i => regs[17][13].CLK
clk_i => regs[17][14].CLK
clk_i => regs[17][15].CLK
clk_i => regs[17][16].CLK
clk_i => regs[17][17].CLK
clk_i => regs[17][18].CLK
clk_i => regs[17][19].CLK
clk_i => regs[17][20].CLK
clk_i => regs[17][21].CLK
clk_i => regs[17][22].CLK
clk_i => regs[17][23].CLK
clk_i => regs[17][24].CLK
clk_i => regs[17][25].CLK
clk_i => regs[17][26].CLK
clk_i => regs[17][27].CLK
clk_i => regs[17][28].CLK
clk_i => regs[17][29].CLK
clk_i => regs[17][30].CLK
clk_i => regs[17][31].CLK
clk_i => regs[16][0].CLK
clk_i => regs[16][1].CLK
clk_i => regs[16][2].CLK
clk_i => regs[16][3].CLK
clk_i => regs[16][4].CLK
clk_i => regs[16][5].CLK
clk_i => regs[16][6].CLK
clk_i => regs[16][7].CLK
clk_i => regs[16][8].CLK
clk_i => regs[16][9].CLK
clk_i => regs[16][10].CLK
clk_i => regs[16][11].CLK
clk_i => regs[16][12].CLK
clk_i => regs[16][13].CLK
clk_i => regs[16][14].CLK
clk_i => regs[16][15].CLK
clk_i => regs[16][16].CLK
clk_i => regs[16][17].CLK
clk_i => regs[16][18].CLK
clk_i => regs[16][19].CLK
clk_i => regs[16][20].CLK
clk_i => regs[16][21].CLK
clk_i => regs[16][22].CLK
clk_i => regs[16][23].CLK
clk_i => regs[16][24].CLK
clk_i => regs[16][25].CLK
clk_i => regs[16][26].CLK
clk_i => regs[16][27].CLK
clk_i => regs[16][28].CLK
clk_i => regs[16][29].CLK
clk_i => regs[16][30].CLK
clk_i => regs[16][31].CLK
clk_i => regs[15][0].CLK
clk_i => regs[15][1].CLK
clk_i => regs[15][2].CLK
clk_i => regs[15][3].CLK
clk_i => regs[15][4].CLK
clk_i => regs[15][5].CLK
clk_i => regs[15][6].CLK
clk_i => regs[15][7].CLK
clk_i => regs[15][8].CLK
clk_i => regs[15][9].CLK
clk_i => regs[15][10].CLK
clk_i => regs[15][11].CLK
clk_i => regs[15][12].CLK
clk_i => regs[15][13].CLK
clk_i => regs[15][14].CLK
clk_i => regs[15][15].CLK
clk_i => regs[15][16].CLK
clk_i => regs[15][17].CLK
clk_i => regs[15][18].CLK
clk_i => regs[15][19].CLK
clk_i => regs[15][20].CLK
clk_i => regs[15][21].CLK
clk_i => regs[15][22].CLK
clk_i => regs[15][23].CLK
clk_i => regs[15][24].CLK
clk_i => regs[15][25].CLK
clk_i => regs[15][26].CLK
clk_i => regs[15][27].CLK
clk_i => regs[15][28].CLK
clk_i => regs[15][29].CLK
clk_i => regs[15][30].CLK
clk_i => regs[15][31].CLK
clk_i => regs[14][0].CLK
clk_i => regs[14][1].CLK
clk_i => regs[14][2].CLK
clk_i => regs[14][3].CLK
clk_i => regs[14][4].CLK
clk_i => regs[14][5].CLK
clk_i => regs[14][6].CLK
clk_i => regs[14][7].CLK
clk_i => regs[14][8].CLK
clk_i => regs[14][9].CLK
clk_i => regs[14][10].CLK
clk_i => regs[14][11].CLK
clk_i => regs[14][12].CLK
clk_i => regs[14][13].CLK
clk_i => regs[14][14].CLK
clk_i => regs[14][15].CLK
clk_i => regs[14][16].CLK
clk_i => regs[14][17].CLK
clk_i => regs[14][18].CLK
clk_i => regs[14][19].CLK
clk_i => regs[14][20].CLK
clk_i => regs[14][21].CLK
clk_i => regs[14][22].CLK
clk_i => regs[14][23].CLK
clk_i => regs[14][24].CLK
clk_i => regs[14][25].CLK
clk_i => regs[14][26].CLK
clk_i => regs[14][27].CLK
clk_i => regs[14][28].CLK
clk_i => regs[14][29].CLK
clk_i => regs[14][30].CLK
clk_i => regs[14][31].CLK
clk_i => regs[13][0].CLK
clk_i => regs[13][1].CLK
clk_i => regs[13][2].CLK
clk_i => regs[13][3].CLK
clk_i => regs[13][4].CLK
clk_i => regs[13][5].CLK
clk_i => regs[13][6].CLK
clk_i => regs[13][7].CLK
clk_i => regs[13][8].CLK
clk_i => regs[13][9].CLK
clk_i => regs[13][10].CLK
clk_i => regs[13][11].CLK
clk_i => regs[13][12].CLK
clk_i => regs[13][13].CLK
clk_i => regs[13][14].CLK
clk_i => regs[13][15].CLK
clk_i => regs[13][16].CLK
clk_i => regs[13][17].CLK
clk_i => regs[13][18].CLK
clk_i => regs[13][19].CLK
clk_i => regs[13][20].CLK
clk_i => regs[13][21].CLK
clk_i => regs[13][22].CLK
clk_i => regs[13][23].CLK
clk_i => regs[13][24].CLK
clk_i => regs[13][25].CLK
clk_i => regs[13][26].CLK
clk_i => regs[13][27].CLK
clk_i => regs[13][28].CLK
clk_i => regs[13][29].CLK
clk_i => regs[13][30].CLK
clk_i => regs[13][31].CLK
clk_i => regs[12][0].CLK
clk_i => regs[12][1].CLK
clk_i => regs[12][2].CLK
clk_i => regs[12][3].CLK
clk_i => regs[12][4].CLK
clk_i => regs[12][5].CLK
clk_i => regs[12][6].CLK
clk_i => regs[12][7].CLK
clk_i => regs[12][8].CLK
clk_i => regs[12][9].CLK
clk_i => regs[12][10].CLK
clk_i => regs[12][11].CLK
clk_i => regs[12][12].CLK
clk_i => regs[12][13].CLK
clk_i => regs[12][14].CLK
clk_i => regs[12][15].CLK
clk_i => regs[12][16].CLK
clk_i => regs[12][17].CLK
clk_i => regs[12][18].CLK
clk_i => regs[12][19].CLK
clk_i => regs[12][20].CLK
clk_i => regs[12][21].CLK
clk_i => regs[12][22].CLK
clk_i => regs[12][23].CLK
clk_i => regs[12][24].CLK
clk_i => regs[12][25].CLK
clk_i => regs[12][26].CLK
clk_i => regs[12][27].CLK
clk_i => regs[12][28].CLK
clk_i => regs[12][29].CLK
clk_i => regs[12][30].CLK
clk_i => regs[12][31].CLK
clk_i => regs[11][0].CLK
clk_i => regs[11][1].CLK
clk_i => regs[11][2].CLK
clk_i => regs[11][3].CLK
clk_i => regs[11][4].CLK
clk_i => regs[11][5].CLK
clk_i => regs[11][6].CLK
clk_i => regs[11][7].CLK
clk_i => regs[11][8].CLK
clk_i => regs[11][9].CLK
clk_i => regs[11][10].CLK
clk_i => regs[11][11].CLK
clk_i => regs[11][12].CLK
clk_i => regs[11][13].CLK
clk_i => regs[11][14].CLK
clk_i => regs[11][15].CLK
clk_i => regs[11][16].CLK
clk_i => regs[11][17].CLK
clk_i => regs[11][18].CLK
clk_i => regs[11][19].CLK
clk_i => regs[11][20].CLK
clk_i => regs[11][21].CLK
clk_i => regs[11][22].CLK
clk_i => regs[11][23].CLK
clk_i => regs[11][24].CLK
clk_i => regs[11][25].CLK
clk_i => regs[11][26].CLK
clk_i => regs[11][27].CLK
clk_i => regs[11][28].CLK
clk_i => regs[11][29].CLK
clk_i => regs[11][30].CLK
clk_i => regs[11][31].CLK
clk_i => regs[10][0].CLK
clk_i => regs[10][1].CLK
clk_i => regs[10][2].CLK
clk_i => regs[10][3].CLK
clk_i => regs[10][4].CLK
clk_i => regs[10][5].CLK
clk_i => regs[10][6].CLK
clk_i => regs[10][7].CLK
clk_i => regs[10][8].CLK
clk_i => regs[10][9].CLK
clk_i => regs[10][10].CLK
clk_i => regs[10][11].CLK
clk_i => regs[10][12].CLK
clk_i => regs[10][13].CLK
clk_i => regs[10][14].CLK
clk_i => regs[10][15].CLK
clk_i => regs[10][16].CLK
clk_i => regs[10][17].CLK
clk_i => regs[10][18].CLK
clk_i => regs[10][19].CLK
clk_i => regs[10][20].CLK
clk_i => regs[10][21].CLK
clk_i => regs[10][22].CLK
clk_i => regs[10][23].CLK
clk_i => regs[10][24].CLK
clk_i => regs[10][25].CLK
clk_i => regs[10][26].CLK
clk_i => regs[10][27].CLK
clk_i => regs[10][28].CLK
clk_i => regs[10][29].CLK
clk_i => regs[10][30].CLK
clk_i => regs[10][31].CLK
clk_i => regs[9][0].CLK
clk_i => regs[9][1].CLK
clk_i => regs[9][2].CLK
clk_i => regs[9][3].CLK
clk_i => regs[9][4].CLK
clk_i => regs[9][5].CLK
clk_i => regs[9][6].CLK
clk_i => regs[9][7].CLK
clk_i => regs[9][8].CLK
clk_i => regs[9][9].CLK
clk_i => regs[9][10].CLK
clk_i => regs[9][11].CLK
clk_i => regs[9][12].CLK
clk_i => regs[9][13].CLK
clk_i => regs[9][14].CLK
clk_i => regs[9][15].CLK
clk_i => regs[9][16].CLK
clk_i => regs[9][17].CLK
clk_i => regs[9][18].CLK
clk_i => regs[9][19].CLK
clk_i => regs[9][20].CLK
clk_i => regs[9][21].CLK
clk_i => regs[9][22].CLK
clk_i => regs[9][23].CLK
clk_i => regs[9][24].CLK
clk_i => regs[9][25].CLK
clk_i => regs[9][26].CLK
clk_i => regs[9][27].CLK
clk_i => regs[9][28].CLK
clk_i => regs[9][29].CLK
clk_i => regs[9][30].CLK
clk_i => regs[9][31].CLK
clk_i => regs[8][0].CLK
clk_i => regs[8][1].CLK
clk_i => regs[8][2].CLK
clk_i => regs[8][3].CLK
clk_i => regs[8][4].CLK
clk_i => regs[8][5].CLK
clk_i => regs[8][6].CLK
clk_i => regs[8][7].CLK
clk_i => regs[8][8].CLK
clk_i => regs[8][9].CLK
clk_i => regs[8][10].CLK
clk_i => regs[8][11].CLK
clk_i => regs[8][12].CLK
clk_i => regs[8][13].CLK
clk_i => regs[8][14].CLK
clk_i => regs[8][15].CLK
clk_i => regs[8][16].CLK
clk_i => regs[8][17].CLK
clk_i => regs[8][18].CLK
clk_i => regs[8][19].CLK
clk_i => regs[8][20].CLK
clk_i => regs[8][21].CLK
clk_i => regs[8][22].CLK
clk_i => regs[8][23].CLK
clk_i => regs[8][24].CLK
clk_i => regs[8][25].CLK
clk_i => regs[8][26].CLK
clk_i => regs[8][27].CLK
clk_i => regs[8][28].CLK
clk_i => regs[8][29].CLK
clk_i => regs[8][30].CLK
clk_i => regs[8][31].CLK
clk_i => regs[7][0].CLK
clk_i => regs[7][1].CLK
clk_i => regs[7][2].CLK
clk_i => regs[7][3].CLK
clk_i => regs[7][4].CLK
clk_i => regs[7][5].CLK
clk_i => regs[7][6].CLK
clk_i => regs[7][7].CLK
clk_i => regs[7][8].CLK
clk_i => regs[7][9].CLK
clk_i => regs[7][10].CLK
clk_i => regs[7][11].CLK
clk_i => regs[7][12].CLK
clk_i => regs[7][13].CLK
clk_i => regs[7][14].CLK
clk_i => regs[7][15].CLK
clk_i => regs[7][16].CLK
clk_i => regs[7][17].CLK
clk_i => regs[7][18].CLK
clk_i => regs[7][19].CLK
clk_i => regs[7][20].CLK
clk_i => regs[7][21].CLK
clk_i => regs[7][22].CLK
clk_i => regs[7][23].CLK
clk_i => regs[7][24].CLK
clk_i => regs[7][25].CLK
clk_i => regs[7][26].CLK
clk_i => regs[7][27].CLK
clk_i => regs[7][28].CLK
clk_i => regs[7][29].CLK
clk_i => regs[7][30].CLK
clk_i => regs[7][31].CLK
clk_i => regs[6][0].CLK
clk_i => regs[6][1].CLK
clk_i => regs[6][2].CLK
clk_i => regs[6][3].CLK
clk_i => regs[6][4].CLK
clk_i => regs[6][5].CLK
clk_i => regs[6][6].CLK
clk_i => regs[6][7].CLK
clk_i => regs[6][8].CLK
clk_i => regs[6][9].CLK
clk_i => regs[6][10].CLK
clk_i => regs[6][11].CLK
clk_i => regs[6][12].CLK
clk_i => regs[6][13].CLK
clk_i => regs[6][14].CLK
clk_i => regs[6][15].CLK
clk_i => regs[6][16].CLK
clk_i => regs[6][17].CLK
clk_i => regs[6][18].CLK
clk_i => regs[6][19].CLK
clk_i => regs[6][20].CLK
clk_i => regs[6][21].CLK
clk_i => regs[6][22].CLK
clk_i => regs[6][23].CLK
clk_i => regs[6][24].CLK
clk_i => regs[6][25].CLK
clk_i => regs[6][26].CLK
clk_i => regs[6][27].CLK
clk_i => regs[6][28].CLK
clk_i => regs[6][29].CLK
clk_i => regs[6][30].CLK
clk_i => regs[6][31].CLK
clk_i => regs[5][0].CLK
clk_i => regs[5][1].CLK
clk_i => regs[5][2].CLK
clk_i => regs[5][3].CLK
clk_i => regs[5][4].CLK
clk_i => regs[5][5].CLK
clk_i => regs[5][6].CLK
clk_i => regs[5][7].CLK
clk_i => regs[5][8].CLK
clk_i => regs[5][9].CLK
clk_i => regs[5][10].CLK
clk_i => regs[5][11].CLK
clk_i => regs[5][12].CLK
clk_i => regs[5][13].CLK
clk_i => regs[5][14].CLK
clk_i => regs[5][15].CLK
clk_i => regs[5][16].CLK
clk_i => regs[5][17].CLK
clk_i => regs[5][18].CLK
clk_i => regs[5][19].CLK
clk_i => regs[5][20].CLK
clk_i => regs[5][21].CLK
clk_i => regs[5][22].CLK
clk_i => regs[5][23].CLK
clk_i => regs[5][24].CLK
clk_i => regs[5][25].CLK
clk_i => regs[5][26].CLK
clk_i => regs[5][27].CLK
clk_i => regs[5][28].CLK
clk_i => regs[5][29].CLK
clk_i => regs[5][30].CLK
clk_i => regs[5][31].CLK
clk_i => regs[4][0].CLK
clk_i => regs[4][1].CLK
clk_i => regs[4][2].CLK
clk_i => regs[4][3].CLK
clk_i => regs[4][4].CLK
clk_i => regs[4][5].CLK
clk_i => regs[4][6].CLK
clk_i => regs[4][7].CLK
clk_i => regs[4][8].CLK
clk_i => regs[4][9].CLK
clk_i => regs[4][10].CLK
clk_i => regs[4][11].CLK
clk_i => regs[4][12].CLK
clk_i => regs[4][13].CLK
clk_i => regs[4][14].CLK
clk_i => regs[4][15].CLK
clk_i => regs[4][16].CLK
clk_i => regs[4][17].CLK
clk_i => regs[4][18].CLK
clk_i => regs[4][19].CLK
clk_i => regs[4][20].CLK
clk_i => regs[4][21].CLK
clk_i => regs[4][22].CLK
clk_i => regs[4][23].CLK
clk_i => regs[4][24].CLK
clk_i => regs[4][25].CLK
clk_i => regs[4][26].CLK
clk_i => regs[4][27].CLK
clk_i => regs[4][28].CLK
clk_i => regs[4][29].CLK
clk_i => regs[4][30].CLK
clk_i => regs[4][31].CLK
clk_i => regs[3][0].CLK
clk_i => regs[3][1].CLK
clk_i => regs[3][2].CLK
clk_i => regs[3][3].CLK
clk_i => regs[3][4].CLK
clk_i => regs[3][5].CLK
clk_i => regs[3][6].CLK
clk_i => regs[3][7].CLK
clk_i => regs[3][8].CLK
clk_i => regs[3][9].CLK
clk_i => regs[3][10].CLK
clk_i => regs[3][11].CLK
clk_i => regs[3][12].CLK
clk_i => regs[3][13].CLK
clk_i => regs[3][14].CLK
clk_i => regs[3][15].CLK
clk_i => regs[3][16].CLK
clk_i => regs[3][17].CLK
clk_i => regs[3][18].CLK
clk_i => regs[3][19].CLK
clk_i => regs[3][20].CLK
clk_i => regs[3][21].CLK
clk_i => regs[3][22].CLK
clk_i => regs[3][23].CLK
clk_i => regs[3][24].CLK
clk_i => regs[3][25].CLK
clk_i => regs[3][26].CLK
clk_i => regs[3][27].CLK
clk_i => regs[3][28].CLK
clk_i => regs[3][29].CLK
clk_i => regs[3][30].CLK
clk_i => regs[3][31].CLK
clk_i => regs[2][0].CLK
clk_i => regs[2][1].CLK
clk_i => regs[2][2].CLK
clk_i => regs[2][3].CLK
clk_i => regs[2][4].CLK
clk_i => regs[2][5].CLK
clk_i => regs[2][6].CLK
clk_i => regs[2][7].CLK
clk_i => regs[2][8].CLK
clk_i => regs[2][9].CLK
clk_i => regs[2][10].CLK
clk_i => regs[2][11].CLK
clk_i => regs[2][12].CLK
clk_i => regs[2][13].CLK
clk_i => regs[2][14].CLK
clk_i => regs[2][15].CLK
clk_i => regs[2][16].CLK
clk_i => regs[2][17].CLK
clk_i => regs[2][18].CLK
clk_i => regs[2][19].CLK
clk_i => regs[2][20].CLK
clk_i => regs[2][21].CLK
clk_i => regs[2][22].CLK
clk_i => regs[2][23].CLK
clk_i => regs[2][24].CLK
clk_i => regs[2][25].CLK
clk_i => regs[2][26].CLK
clk_i => regs[2][27].CLK
clk_i => regs[2][28].CLK
clk_i => regs[2][29].CLK
clk_i => regs[2][30].CLK
clk_i => regs[2][31].CLK
clk_i => regs[1][0].CLK
clk_i => regs[1][1].CLK
clk_i => regs[1][2].CLK
clk_i => regs[1][3].CLK
clk_i => regs[1][4].CLK
clk_i => regs[1][5].CLK
clk_i => regs[1][6].CLK
clk_i => regs[1][7].CLK
clk_i => regs[1][8].CLK
clk_i => regs[1][9].CLK
clk_i => regs[1][10].CLK
clk_i => regs[1][11].CLK
clk_i => regs[1][12].CLK
clk_i => regs[1][13].CLK
clk_i => regs[1][14].CLK
clk_i => regs[1][15].CLK
clk_i => regs[1][16].CLK
clk_i => regs[1][17].CLK
clk_i => regs[1][18].CLK
clk_i => regs[1][19].CLK
clk_i => regs[1][20].CLK
clk_i => regs[1][21].CLK
clk_i => regs[1][22].CLK
clk_i => regs[1][23].CLK
clk_i => regs[1][24].CLK
clk_i => regs[1][25].CLK
clk_i => regs[1][26].CLK
clk_i => regs[1][27].CLK
clk_i => regs[1][28].CLK
clk_i => regs[1][29].CLK
clk_i => regs[1][30].CLK
clk_i => regs[1][31].CLK
clk_i => regs[0][0].CLK
clk_i => regs[0][1].CLK
clk_i => regs[0][2].CLK
clk_i => regs[0][3].CLK
clk_i => regs[0][4].CLK
clk_i => regs[0][5].CLK
clk_i => regs[0][6].CLK
clk_i => regs[0][7].CLK
clk_i => regs[0][8].CLK
clk_i => regs[0][9].CLK
clk_i => regs[0][10].CLK
clk_i => regs[0][11].CLK
clk_i => regs[0][12].CLK
clk_i => regs[0][13].CLK
clk_i => regs[0][14].CLK
clk_i => regs[0][15].CLK
clk_i => regs[0][16].CLK
clk_i => regs[0][17].CLK
clk_i => regs[0][18].CLK
clk_i => regs[0][19].CLK
clk_i => regs[0][20].CLK
clk_i => regs[0][21].CLK
clk_i => regs[0][22].CLK
clk_i => regs[0][23].CLK
clk_i => regs[0][24].CLK
clk_i => regs[0][25].CLK
clk_i => regs[0][26].CLK
clk_i => regs[0][27].CLK
clk_i => regs[0][28].CLK
clk_i => regs[0][29].CLK
clk_i => regs[0][30].CLK
clk_i => regs[0][31].CLK
rd_wren => regs[31][0].ENA
rd_wren => regs[31][1].ENA
rd_wren => regs[31][2].ENA
rd_wren => regs[31][3].ENA
rd_wren => regs[31][4].ENA
rd_wren => regs[31][5].ENA
rd_wren => regs[31][6].ENA
rd_wren => regs[31][7].ENA
rd_wren => regs[31][8].ENA
rd_wren => regs[31][9].ENA
rd_wren => regs[31][10].ENA
rd_wren => regs[31][11].ENA
rd_wren => regs[31][12].ENA
rd_wren => regs[31][13].ENA
rd_wren => regs[31][14].ENA
rd_wren => regs[31][15].ENA
rd_wren => regs[31][16].ENA
rd_wren => regs[31][17].ENA
rd_wren => regs[31][18].ENA
rd_wren => regs[31][19].ENA
rd_wren => regs[31][20].ENA
rd_wren => regs[31][21].ENA
rd_wren => regs[31][22].ENA
rd_wren => regs[31][23].ENA
rd_wren => regs[31][24].ENA
rd_wren => regs[31][25].ENA
rd_wren => regs[31][26].ENA
rd_wren => regs[31][27].ENA
rd_wren => regs[31][28].ENA
rd_wren => regs[31][29].ENA
rd_wren => regs[31][30].ENA
rd_wren => regs[31][31].ENA
rd_wren => regs[30][0].ENA
rd_wren => regs[30][1].ENA
rd_wren => regs[30][2].ENA
rd_wren => regs[30][3].ENA
rd_wren => regs[30][4].ENA
rd_wren => regs[30][5].ENA
rd_wren => regs[30][6].ENA
rd_wren => regs[30][7].ENA
rd_wren => regs[30][8].ENA
rd_wren => regs[30][9].ENA
rd_wren => regs[30][10].ENA
rd_wren => regs[30][11].ENA
rd_wren => regs[30][12].ENA
rd_wren => regs[30][13].ENA
rd_wren => regs[30][14].ENA
rd_wren => regs[30][15].ENA
rd_wren => regs[30][16].ENA
rd_wren => regs[30][17].ENA
rd_wren => regs[30][18].ENA
rd_wren => regs[30][19].ENA
rd_wren => regs[30][20].ENA
rd_wren => regs[30][21].ENA
rd_wren => regs[30][22].ENA
rd_wren => regs[30][23].ENA
rd_wren => regs[30][24].ENA
rd_wren => regs[30][25].ENA
rd_wren => regs[30][26].ENA
rd_wren => regs[30][27].ENA
rd_wren => regs[30][28].ENA
rd_wren => regs[30][29].ENA
rd_wren => regs[30][30].ENA
rd_wren => regs[30][31].ENA
rd_wren => regs[29][0].ENA
rd_wren => regs[29][1].ENA
rd_wren => regs[29][2].ENA
rd_wren => regs[29][3].ENA
rd_wren => regs[29][4].ENA
rd_wren => regs[29][5].ENA
rd_wren => regs[29][6].ENA
rd_wren => regs[29][7].ENA
rd_wren => regs[29][8].ENA
rd_wren => regs[29][9].ENA
rd_wren => regs[29][10].ENA
rd_wren => regs[29][11].ENA
rd_wren => regs[29][12].ENA
rd_wren => regs[29][13].ENA
rd_wren => regs[29][14].ENA
rd_wren => regs[29][15].ENA
rd_wren => regs[29][16].ENA
rd_wren => regs[29][17].ENA
rd_wren => regs[29][18].ENA
rd_wren => regs[29][19].ENA
rd_wren => regs[29][20].ENA
rd_wren => regs[29][21].ENA
rd_wren => regs[29][22].ENA
rd_wren => regs[29][23].ENA
rd_wren => regs[29][24].ENA
rd_wren => regs[29][25].ENA
rd_wren => regs[29][26].ENA
rd_wren => regs[29][27].ENA
rd_wren => regs[29][28].ENA
rd_wren => regs[29][29].ENA
rd_wren => regs[29][30].ENA
rd_wren => regs[29][31].ENA
rd_wren => regs[28][0].ENA
rd_wren => regs[28][1].ENA
rd_wren => regs[28][2].ENA
rd_wren => regs[28][3].ENA
rd_wren => regs[28][4].ENA
rd_wren => regs[28][5].ENA
rd_wren => regs[28][6].ENA
rd_wren => regs[28][7].ENA
rd_wren => regs[28][8].ENA
rd_wren => regs[28][9].ENA
rd_wren => regs[28][10].ENA
rd_wren => regs[28][11].ENA
rd_wren => regs[28][12].ENA
rd_wren => regs[28][13].ENA
rd_wren => regs[28][14].ENA
rd_wren => regs[28][15].ENA
rd_wren => regs[28][16].ENA
rd_wren => regs[28][17].ENA
rd_wren => regs[28][18].ENA
rd_wren => regs[28][19].ENA
rd_wren => regs[28][20].ENA
rd_wren => regs[28][21].ENA
rd_wren => regs[28][22].ENA
rd_wren => regs[28][23].ENA
rd_wren => regs[28][24].ENA
rd_wren => regs[28][25].ENA
rd_wren => regs[28][26].ENA
rd_wren => regs[28][27].ENA
rd_wren => regs[28][28].ENA
rd_wren => regs[28][29].ENA
rd_wren => regs[28][30].ENA
rd_wren => regs[28][31].ENA
rd_wren => regs[27][0].ENA
rd_wren => regs[27][1].ENA
rd_wren => regs[27][2].ENA
rd_wren => regs[27][3].ENA
rd_wren => regs[27][4].ENA
rd_wren => regs[27][5].ENA
rd_wren => regs[27][6].ENA
rd_wren => regs[27][7].ENA
rd_wren => regs[27][8].ENA
rd_wren => regs[27][9].ENA
rd_wren => regs[27][10].ENA
rd_wren => regs[27][11].ENA
rd_wren => regs[27][12].ENA
rd_wren => regs[27][13].ENA
rd_wren => regs[27][14].ENA
rd_wren => regs[27][15].ENA
rd_wren => regs[27][16].ENA
rd_wren => regs[27][17].ENA
rd_wren => regs[27][18].ENA
rd_wren => regs[27][19].ENA
rd_wren => regs[27][20].ENA
rd_wren => regs[27][21].ENA
rd_wren => regs[27][22].ENA
rd_wren => regs[27][23].ENA
rd_wren => regs[27][24].ENA
rd_wren => regs[27][25].ENA
rd_wren => regs[27][26].ENA
rd_wren => regs[27][27].ENA
rd_wren => regs[27][28].ENA
rd_wren => regs[27][29].ENA
rd_wren => regs[27][30].ENA
rd_wren => regs[27][31].ENA
rd_wren => regs[26][0].ENA
rd_wren => regs[26][1].ENA
rd_wren => regs[26][2].ENA
rd_wren => regs[26][3].ENA
rd_wren => regs[26][4].ENA
rd_wren => regs[26][5].ENA
rd_wren => regs[26][6].ENA
rd_wren => regs[26][7].ENA
rd_wren => regs[26][8].ENA
rd_wren => regs[26][9].ENA
rd_wren => regs[26][10].ENA
rd_wren => regs[26][11].ENA
rd_wren => regs[26][12].ENA
rd_wren => regs[26][13].ENA
rd_wren => regs[26][14].ENA
rd_wren => regs[26][15].ENA
rd_wren => regs[26][16].ENA
rd_wren => regs[26][17].ENA
rd_wren => regs[26][18].ENA
rd_wren => regs[26][19].ENA
rd_wren => regs[26][20].ENA
rd_wren => regs[26][21].ENA
rd_wren => regs[26][22].ENA
rd_wren => regs[26][23].ENA
rd_wren => regs[26][24].ENA
rd_wren => regs[26][25].ENA
rd_wren => regs[26][26].ENA
rd_wren => regs[26][27].ENA
rd_wren => regs[26][28].ENA
rd_wren => regs[26][29].ENA
rd_wren => regs[26][30].ENA
rd_wren => regs[26][31].ENA
rd_wren => regs[25][0].ENA
rd_wren => regs[25][1].ENA
rd_wren => regs[25][2].ENA
rd_wren => regs[25][3].ENA
rd_wren => regs[25][4].ENA
rd_wren => regs[25][5].ENA
rd_wren => regs[25][6].ENA
rd_wren => regs[25][7].ENA
rd_wren => regs[25][8].ENA
rd_wren => regs[25][9].ENA
rd_wren => regs[25][10].ENA
rd_wren => regs[25][11].ENA
rd_wren => regs[25][12].ENA
rd_wren => regs[25][13].ENA
rd_wren => regs[25][14].ENA
rd_wren => regs[25][15].ENA
rd_wren => regs[25][16].ENA
rd_wren => regs[25][17].ENA
rd_wren => regs[25][18].ENA
rd_wren => regs[25][19].ENA
rd_wren => regs[25][20].ENA
rd_wren => regs[25][21].ENA
rd_wren => regs[25][22].ENA
rd_wren => regs[25][23].ENA
rd_wren => regs[25][24].ENA
rd_wren => regs[25][25].ENA
rd_wren => regs[25][26].ENA
rd_wren => regs[25][27].ENA
rd_wren => regs[25][28].ENA
rd_wren => regs[25][29].ENA
rd_wren => regs[25][30].ENA
rd_wren => regs[25][31].ENA
rd_wren => regs[24][0].ENA
rd_wren => regs[24][1].ENA
rd_wren => regs[24][2].ENA
rd_wren => regs[24][3].ENA
rd_wren => regs[24][4].ENA
rd_wren => regs[24][5].ENA
rd_wren => regs[24][6].ENA
rd_wren => regs[24][7].ENA
rd_wren => regs[24][8].ENA
rd_wren => regs[24][9].ENA
rd_wren => regs[24][10].ENA
rd_wren => regs[24][11].ENA
rd_wren => regs[24][12].ENA
rd_wren => regs[24][13].ENA
rd_wren => regs[24][14].ENA
rd_wren => regs[24][15].ENA
rd_wren => regs[24][16].ENA
rd_wren => regs[24][17].ENA
rd_wren => regs[24][18].ENA
rd_wren => regs[24][19].ENA
rd_wren => regs[24][20].ENA
rd_wren => regs[24][21].ENA
rd_wren => regs[24][22].ENA
rd_wren => regs[24][23].ENA
rd_wren => regs[24][24].ENA
rd_wren => regs[24][25].ENA
rd_wren => regs[24][26].ENA
rd_wren => regs[24][27].ENA
rd_wren => regs[24][28].ENA
rd_wren => regs[24][29].ENA
rd_wren => regs[24][30].ENA
rd_wren => regs[24][31].ENA
rd_wren => regs[23][0].ENA
rd_wren => regs[23][1].ENA
rd_wren => regs[23][2].ENA
rd_wren => regs[23][3].ENA
rd_wren => regs[23][4].ENA
rd_wren => regs[23][5].ENA
rd_wren => regs[23][6].ENA
rd_wren => regs[23][7].ENA
rd_wren => regs[23][8].ENA
rd_wren => regs[23][9].ENA
rd_wren => regs[23][10].ENA
rd_wren => regs[23][11].ENA
rd_wren => regs[23][12].ENA
rd_wren => regs[23][13].ENA
rd_wren => regs[23][14].ENA
rd_wren => regs[23][15].ENA
rd_wren => regs[23][16].ENA
rd_wren => regs[23][17].ENA
rd_wren => regs[23][18].ENA
rd_wren => regs[23][19].ENA
rd_wren => regs[23][20].ENA
rd_wren => regs[23][21].ENA
rd_wren => regs[23][22].ENA
rd_wren => regs[23][23].ENA
rd_wren => regs[23][24].ENA
rd_wren => regs[23][25].ENA
rd_wren => regs[23][26].ENA
rd_wren => regs[23][27].ENA
rd_wren => regs[23][28].ENA
rd_wren => regs[23][29].ENA
rd_wren => regs[23][30].ENA
rd_wren => regs[23][31].ENA
rd_wren => regs[22][0].ENA
rd_wren => regs[22][1].ENA
rd_wren => regs[22][2].ENA
rd_wren => regs[22][3].ENA
rd_wren => regs[22][4].ENA
rd_wren => regs[22][5].ENA
rd_wren => regs[22][6].ENA
rd_wren => regs[22][7].ENA
rd_wren => regs[22][8].ENA
rd_wren => regs[22][9].ENA
rd_wren => regs[22][10].ENA
rd_wren => regs[22][11].ENA
rd_wren => regs[22][12].ENA
rd_wren => regs[22][13].ENA
rd_wren => regs[22][14].ENA
rd_wren => regs[22][15].ENA
rd_wren => regs[22][16].ENA
rd_wren => regs[22][17].ENA
rd_wren => regs[22][18].ENA
rd_wren => regs[22][19].ENA
rd_wren => regs[22][20].ENA
rd_wren => regs[22][21].ENA
rd_wren => regs[22][22].ENA
rd_wren => regs[22][23].ENA
rd_wren => regs[22][24].ENA
rd_wren => regs[22][25].ENA
rd_wren => regs[22][26].ENA
rd_wren => regs[22][27].ENA
rd_wren => regs[22][28].ENA
rd_wren => regs[22][29].ENA
rd_wren => regs[22][30].ENA
rd_wren => regs[22][31].ENA
rd_wren => regs[21][0].ENA
rd_wren => regs[21][1].ENA
rd_wren => regs[21][2].ENA
rd_wren => regs[21][3].ENA
rd_wren => regs[21][4].ENA
rd_wren => regs[21][5].ENA
rd_wren => regs[21][6].ENA
rd_wren => regs[21][7].ENA
rd_wren => regs[21][8].ENA
rd_wren => regs[21][9].ENA
rd_wren => regs[21][10].ENA
rd_wren => regs[21][11].ENA
rd_wren => regs[21][12].ENA
rd_wren => regs[21][13].ENA
rd_wren => regs[21][14].ENA
rd_wren => regs[21][15].ENA
rd_wren => regs[21][16].ENA
rd_wren => regs[21][17].ENA
rd_wren => regs[21][18].ENA
rd_wren => regs[21][19].ENA
rd_wren => regs[21][20].ENA
rd_wren => regs[21][21].ENA
rd_wren => regs[21][22].ENA
rd_wren => regs[21][23].ENA
rd_wren => regs[21][24].ENA
rd_wren => regs[21][25].ENA
rd_wren => regs[21][26].ENA
rd_wren => regs[21][27].ENA
rd_wren => regs[21][28].ENA
rd_wren => regs[21][29].ENA
rd_wren => regs[21][30].ENA
rd_wren => regs[21][31].ENA
rd_wren => regs[20][0].ENA
rd_wren => regs[20][1].ENA
rd_wren => regs[20][2].ENA
rd_wren => regs[20][3].ENA
rd_wren => regs[20][4].ENA
rd_wren => regs[20][5].ENA
rd_wren => regs[20][6].ENA
rd_wren => regs[20][7].ENA
rd_wren => regs[20][8].ENA
rd_wren => regs[20][9].ENA
rd_wren => regs[20][10].ENA
rd_wren => regs[20][11].ENA
rd_wren => regs[20][12].ENA
rd_wren => regs[20][13].ENA
rd_wren => regs[20][14].ENA
rd_wren => regs[20][15].ENA
rd_wren => regs[20][16].ENA
rd_wren => regs[20][17].ENA
rd_wren => regs[20][18].ENA
rd_wren => regs[20][19].ENA
rd_wren => regs[20][20].ENA
rd_wren => regs[20][21].ENA
rd_wren => regs[20][22].ENA
rd_wren => regs[20][23].ENA
rd_wren => regs[20][24].ENA
rd_wren => regs[20][25].ENA
rd_wren => regs[20][26].ENA
rd_wren => regs[20][27].ENA
rd_wren => regs[20][28].ENA
rd_wren => regs[20][29].ENA
rd_wren => regs[20][30].ENA
rd_wren => regs[20][31].ENA
rd_wren => regs[19][0].ENA
rd_wren => regs[19][1].ENA
rd_wren => regs[19][2].ENA
rd_wren => regs[19][3].ENA
rd_wren => regs[19][4].ENA
rd_wren => regs[19][5].ENA
rd_wren => regs[19][6].ENA
rd_wren => regs[19][7].ENA
rd_wren => regs[19][8].ENA
rd_wren => regs[19][9].ENA
rd_wren => regs[19][10].ENA
rd_wren => regs[19][11].ENA
rd_wren => regs[19][12].ENA
rd_wren => regs[19][13].ENA
rd_wren => regs[19][14].ENA
rd_wren => regs[19][15].ENA
rd_wren => regs[19][16].ENA
rd_wren => regs[19][17].ENA
rd_wren => regs[19][18].ENA
rd_wren => regs[19][19].ENA
rd_wren => regs[19][20].ENA
rd_wren => regs[19][21].ENA
rd_wren => regs[19][22].ENA
rd_wren => regs[19][23].ENA
rd_wren => regs[19][24].ENA
rd_wren => regs[19][25].ENA
rd_wren => regs[19][26].ENA
rd_wren => regs[19][27].ENA
rd_wren => regs[19][28].ENA
rd_wren => regs[19][29].ENA
rd_wren => regs[19][30].ENA
rd_wren => regs[19][31].ENA
rd_wren => regs[18][0].ENA
rd_wren => regs[18][1].ENA
rd_wren => regs[18][2].ENA
rd_wren => regs[18][3].ENA
rd_wren => regs[18][4].ENA
rd_wren => regs[18][5].ENA
rd_wren => regs[18][6].ENA
rd_wren => regs[18][7].ENA
rd_wren => regs[18][8].ENA
rd_wren => regs[18][9].ENA
rd_wren => regs[18][10].ENA
rd_wren => regs[18][11].ENA
rd_wren => regs[18][12].ENA
rd_wren => regs[18][13].ENA
rd_wren => regs[18][14].ENA
rd_wren => regs[18][15].ENA
rd_wren => regs[18][16].ENA
rd_wren => regs[18][17].ENA
rd_wren => regs[18][18].ENA
rd_wren => regs[18][19].ENA
rd_wren => regs[18][20].ENA
rd_wren => regs[18][21].ENA
rd_wren => regs[18][22].ENA
rd_wren => regs[18][23].ENA
rd_wren => regs[18][24].ENA
rd_wren => regs[18][25].ENA
rd_wren => regs[18][26].ENA
rd_wren => regs[18][27].ENA
rd_wren => regs[18][28].ENA
rd_wren => regs[18][29].ENA
rd_wren => regs[18][30].ENA
rd_wren => regs[18][31].ENA
rd_wren => regs[17][0].ENA
rd_wren => regs[17][1].ENA
rd_wren => regs[17][2].ENA
rd_wren => regs[17][3].ENA
rd_wren => regs[17][4].ENA
rd_wren => regs[17][5].ENA
rd_wren => regs[17][6].ENA
rd_wren => regs[17][7].ENA
rd_wren => regs[17][8].ENA
rd_wren => regs[17][9].ENA
rd_wren => regs[17][10].ENA
rd_wren => regs[17][11].ENA
rd_wren => regs[17][12].ENA
rd_wren => regs[17][13].ENA
rd_wren => regs[17][14].ENA
rd_wren => regs[17][15].ENA
rd_wren => regs[17][16].ENA
rd_wren => regs[17][17].ENA
rd_wren => regs[17][18].ENA
rd_wren => regs[17][19].ENA
rd_wren => regs[17][20].ENA
rd_wren => regs[17][21].ENA
rd_wren => regs[17][22].ENA
rd_wren => regs[17][23].ENA
rd_wren => regs[17][24].ENA
rd_wren => regs[17][25].ENA
rd_wren => regs[17][26].ENA
rd_wren => regs[17][27].ENA
rd_wren => regs[17][28].ENA
rd_wren => regs[17][29].ENA
rd_wren => regs[17][30].ENA
rd_wren => regs[17][31].ENA
rd_wren => regs[16][0].ENA
rd_wren => regs[16][1].ENA
rd_wren => regs[16][2].ENA
rd_wren => regs[16][3].ENA
rd_wren => regs[16][4].ENA
rd_wren => regs[16][5].ENA
rd_wren => regs[16][6].ENA
rd_wren => regs[16][7].ENA
rd_wren => regs[16][8].ENA
rd_wren => regs[16][9].ENA
rd_wren => regs[16][10].ENA
rd_wren => regs[16][11].ENA
rd_wren => regs[16][12].ENA
rd_wren => regs[16][13].ENA
rd_wren => regs[16][14].ENA
rd_wren => regs[16][15].ENA
rd_wren => regs[16][16].ENA
rd_wren => regs[16][17].ENA
rd_wren => regs[16][18].ENA
rd_wren => regs[16][19].ENA
rd_wren => regs[16][20].ENA
rd_wren => regs[16][21].ENA
rd_wren => regs[16][22].ENA
rd_wren => regs[16][23].ENA
rd_wren => regs[16][24].ENA
rd_wren => regs[16][25].ENA
rd_wren => regs[16][26].ENA
rd_wren => regs[16][27].ENA
rd_wren => regs[16][28].ENA
rd_wren => regs[16][29].ENA
rd_wren => regs[16][30].ENA
rd_wren => regs[16][31].ENA
rd_wren => regs[15][0].ENA
rd_wren => regs[15][1].ENA
rd_wren => regs[15][2].ENA
rd_wren => regs[15][3].ENA
rd_wren => regs[15][4].ENA
rd_wren => regs[15][5].ENA
rd_wren => regs[15][6].ENA
rd_wren => regs[15][7].ENA
rd_wren => regs[15][8].ENA
rd_wren => regs[15][9].ENA
rd_wren => regs[15][10].ENA
rd_wren => regs[15][11].ENA
rd_wren => regs[15][12].ENA
rd_wren => regs[15][13].ENA
rd_wren => regs[15][14].ENA
rd_wren => regs[15][15].ENA
rd_wren => regs[15][16].ENA
rd_wren => regs[15][17].ENA
rd_wren => regs[15][18].ENA
rd_wren => regs[15][19].ENA
rd_wren => regs[15][20].ENA
rd_wren => regs[15][21].ENA
rd_wren => regs[15][22].ENA
rd_wren => regs[15][23].ENA
rd_wren => regs[15][24].ENA
rd_wren => regs[15][25].ENA
rd_wren => regs[15][26].ENA
rd_wren => regs[15][27].ENA
rd_wren => regs[15][28].ENA
rd_wren => regs[15][29].ENA
rd_wren => regs[15][30].ENA
rd_wren => regs[15][31].ENA
rd_wren => regs[14][0].ENA
rd_wren => regs[14][1].ENA
rd_wren => regs[14][2].ENA
rd_wren => regs[14][3].ENA
rd_wren => regs[14][4].ENA
rd_wren => regs[14][5].ENA
rd_wren => regs[14][6].ENA
rd_wren => regs[14][7].ENA
rd_wren => regs[14][8].ENA
rd_wren => regs[14][9].ENA
rd_wren => regs[14][10].ENA
rd_wren => regs[14][11].ENA
rd_wren => regs[14][12].ENA
rd_wren => regs[14][13].ENA
rd_wren => regs[14][14].ENA
rd_wren => regs[14][15].ENA
rd_wren => regs[14][16].ENA
rd_wren => regs[14][17].ENA
rd_wren => regs[14][18].ENA
rd_wren => regs[14][19].ENA
rd_wren => regs[14][20].ENA
rd_wren => regs[14][21].ENA
rd_wren => regs[14][22].ENA
rd_wren => regs[14][23].ENA
rd_wren => regs[14][24].ENA
rd_wren => regs[14][25].ENA
rd_wren => regs[14][26].ENA
rd_wren => regs[14][27].ENA
rd_wren => regs[14][28].ENA
rd_wren => regs[14][29].ENA
rd_wren => regs[14][30].ENA
rd_wren => regs[14][31].ENA
rd_wren => regs[13][0].ENA
rd_wren => regs[13][1].ENA
rd_wren => regs[13][2].ENA
rd_wren => regs[13][3].ENA
rd_wren => regs[13][4].ENA
rd_wren => regs[13][5].ENA
rd_wren => regs[13][6].ENA
rd_wren => regs[13][7].ENA
rd_wren => regs[13][8].ENA
rd_wren => regs[13][9].ENA
rd_wren => regs[13][10].ENA
rd_wren => regs[13][11].ENA
rd_wren => regs[13][12].ENA
rd_wren => regs[13][13].ENA
rd_wren => regs[13][14].ENA
rd_wren => regs[13][15].ENA
rd_wren => regs[13][16].ENA
rd_wren => regs[13][17].ENA
rd_wren => regs[13][18].ENA
rd_wren => regs[13][19].ENA
rd_wren => regs[13][20].ENA
rd_wren => regs[13][21].ENA
rd_wren => regs[13][22].ENA
rd_wren => regs[13][23].ENA
rd_wren => regs[13][24].ENA
rd_wren => regs[13][25].ENA
rd_wren => regs[13][26].ENA
rd_wren => regs[13][27].ENA
rd_wren => regs[13][28].ENA
rd_wren => regs[13][29].ENA
rd_wren => regs[13][30].ENA
rd_wren => regs[13][31].ENA
rd_wren => regs[12][0].ENA
rd_wren => regs[12][1].ENA
rd_wren => regs[12][2].ENA
rd_wren => regs[12][3].ENA
rd_wren => regs[12][4].ENA
rd_wren => regs[12][5].ENA
rd_wren => regs[12][6].ENA
rd_wren => regs[12][7].ENA
rd_wren => regs[12][8].ENA
rd_wren => regs[12][9].ENA
rd_wren => regs[12][10].ENA
rd_wren => regs[12][11].ENA
rd_wren => regs[12][12].ENA
rd_wren => regs[12][13].ENA
rd_wren => regs[12][14].ENA
rd_wren => regs[12][15].ENA
rd_wren => regs[12][16].ENA
rd_wren => regs[12][17].ENA
rd_wren => regs[12][18].ENA
rd_wren => regs[12][19].ENA
rd_wren => regs[12][20].ENA
rd_wren => regs[12][21].ENA
rd_wren => regs[12][22].ENA
rd_wren => regs[12][23].ENA
rd_wren => regs[12][24].ENA
rd_wren => regs[12][25].ENA
rd_wren => regs[12][26].ENA
rd_wren => regs[12][27].ENA
rd_wren => regs[12][28].ENA
rd_wren => regs[12][29].ENA
rd_wren => regs[12][30].ENA
rd_wren => regs[12][31].ENA
rd_wren => regs[11][0].ENA
rd_wren => regs[11][1].ENA
rd_wren => regs[11][2].ENA
rd_wren => regs[11][3].ENA
rd_wren => regs[11][4].ENA
rd_wren => regs[11][5].ENA
rd_wren => regs[11][6].ENA
rd_wren => regs[11][7].ENA
rd_wren => regs[11][8].ENA
rd_wren => regs[11][9].ENA
rd_wren => regs[11][10].ENA
rd_wren => regs[11][11].ENA
rd_wren => regs[11][12].ENA
rd_wren => regs[11][13].ENA
rd_wren => regs[11][14].ENA
rd_wren => regs[11][15].ENA
rd_wren => regs[11][16].ENA
rd_wren => regs[11][17].ENA
rd_wren => regs[11][18].ENA
rd_wren => regs[11][19].ENA
rd_wren => regs[11][20].ENA
rd_wren => regs[11][21].ENA
rd_wren => regs[11][22].ENA
rd_wren => regs[11][23].ENA
rd_wren => regs[11][24].ENA
rd_wren => regs[11][25].ENA
rd_wren => regs[11][26].ENA
rd_wren => regs[11][27].ENA
rd_wren => regs[11][28].ENA
rd_wren => regs[11][29].ENA
rd_wren => regs[11][30].ENA
rd_wren => regs[11][31].ENA
rd_wren => regs[10][0].ENA
rd_wren => regs[10][1].ENA
rd_wren => regs[10][2].ENA
rd_wren => regs[10][3].ENA
rd_wren => regs[10][4].ENA
rd_wren => regs[10][5].ENA
rd_wren => regs[10][6].ENA
rd_wren => regs[10][7].ENA
rd_wren => regs[10][8].ENA
rd_wren => regs[10][9].ENA
rd_wren => regs[10][10].ENA
rd_wren => regs[10][11].ENA
rd_wren => regs[10][12].ENA
rd_wren => regs[10][13].ENA
rd_wren => regs[10][14].ENA
rd_wren => regs[10][15].ENA
rd_wren => regs[10][16].ENA
rd_wren => regs[10][17].ENA
rd_wren => regs[10][18].ENA
rd_wren => regs[10][19].ENA
rd_wren => regs[10][20].ENA
rd_wren => regs[10][21].ENA
rd_wren => regs[10][22].ENA
rd_wren => regs[10][23].ENA
rd_wren => regs[10][24].ENA
rd_wren => regs[10][25].ENA
rd_wren => regs[10][26].ENA
rd_wren => regs[10][27].ENA
rd_wren => regs[10][28].ENA
rd_wren => regs[10][29].ENA
rd_wren => regs[10][30].ENA
rd_wren => regs[10][31].ENA
rd_wren => regs[9][0].ENA
rd_wren => regs[9][1].ENA
rd_wren => regs[9][2].ENA
rd_wren => regs[9][3].ENA
rd_wren => regs[9][4].ENA
rd_wren => regs[9][5].ENA
rd_wren => regs[9][6].ENA
rd_wren => regs[9][7].ENA
rd_wren => regs[9][8].ENA
rd_wren => regs[9][9].ENA
rd_wren => regs[9][10].ENA
rd_wren => regs[9][11].ENA
rd_wren => regs[9][12].ENA
rd_wren => regs[9][13].ENA
rd_wren => regs[9][14].ENA
rd_wren => regs[9][15].ENA
rd_wren => regs[9][16].ENA
rd_wren => regs[9][17].ENA
rd_wren => regs[9][18].ENA
rd_wren => regs[9][19].ENA
rd_wren => regs[9][20].ENA
rd_wren => regs[9][21].ENA
rd_wren => regs[9][22].ENA
rd_wren => regs[9][23].ENA
rd_wren => regs[9][24].ENA
rd_wren => regs[9][25].ENA
rd_wren => regs[9][26].ENA
rd_wren => regs[9][27].ENA
rd_wren => regs[9][28].ENA
rd_wren => regs[9][29].ENA
rd_wren => regs[9][30].ENA
rd_wren => regs[9][31].ENA
rd_wren => regs[8][0].ENA
rd_wren => regs[8][1].ENA
rd_wren => regs[8][2].ENA
rd_wren => regs[8][3].ENA
rd_wren => regs[8][4].ENA
rd_wren => regs[8][5].ENA
rd_wren => regs[8][6].ENA
rd_wren => regs[8][7].ENA
rd_wren => regs[8][8].ENA
rd_wren => regs[8][9].ENA
rd_wren => regs[8][10].ENA
rd_wren => regs[8][11].ENA
rd_wren => regs[8][12].ENA
rd_wren => regs[8][13].ENA
rd_wren => regs[8][14].ENA
rd_wren => regs[8][15].ENA
rd_wren => regs[8][16].ENA
rd_wren => regs[8][17].ENA
rd_wren => regs[8][18].ENA
rd_wren => regs[8][19].ENA
rd_wren => regs[8][20].ENA
rd_wren => regs[8][21].ENA
rd_wren => regs[8][22].ENA
rd_wren => regs[8][23].ENA
rd_wren => regs[8][24].ENA
rd_wren => regs[8][25].ENA
rd_wren => regs[8][26].ENA
rd_wren => regs[8][27].ENA
rd_wren => regs[8][28].ENA
rd_wren => regs[8][29].ENA
rd_wren => regs[8][30].ENA
rd_wren => regs[8][31].ENA
rd_wren => regs[7][0].ENA
rd_wren => regs[7][1].ENA
rd_wren => regs[7][2].ENA
rd_wren => regs[7][3].ENA
rd_wren => regs[7][4].ENA
rd_wren => regs[7][5].ENA
rd_wren => regs[7][6].ENA
rd_wren => regs[7][7].ENA
rd_wren => regs[7][8].ENA
rd_wren => regs[7][9].ENA
rd_wren => regs[7][10].ENA
rd_wren => regs[7][11].ENA
rd_wren => regs[7][12].ENA
rd_wren => regs[7][13].ENA
rd_wren => regs[7][14].ENA
rd_wren => regs[7][15].ENA
rd_wren => regs[7][16].ENA
rd_wren => regs[7][17].ENA
rd_wren => regs[7][18].ENA
rd_wren => regs[7][19].ENA
rd_wren => regs[7][20].ENA
rd_wren => regs[7][21].ENA
rd_wren => regs[7][22].ENA
rd_wren => regs[7][23].ENA
rd_wren => regs[7][24].ENA
rd_wren => regs[7][25].ENA
rd_wren => regs[7][26].ENA
rd_wren => regs[7][27].ENA
rd_wren => regs[7][28].ENA
rd_wren => regs[7][29].ENA
rd_wren => regs[7][30].ENA
rd_wren => regs[7][31].ENA
rd_wren => regs[6][0].ENA
rd_wren => regs[6][1].ENA
rd_wren => regs[6][2].ENA
rd_wren => regs[6][3].ENA
rd_wren => regs[6][4].ENA
rd_wren => regs[6][5].ENA
rd_wren => regs[6][6].ENA
rd_wren => regs[6][7].ENA
rd_wren => regs[6][8].ENA
rd_wren => regs[6][9].ENA
rd_wren => regs[6][10].ENA
rd_wren => regs[6][11].ENA
rd_wren => regs[6][12].ENA
rd_wren => regs[6][13].ENA
rd_wren => regs[6][14].ENA
rd_wren => regs[6][15].ENA
rd_wren => regs[6][16].ENA
rd_wren => regs[6][17].ENA
rd_wren => regs[6][18].ENA
rd_wren => regs[6][19].ENA
rd_wren => regs[6][20].ENA
rd_wren => regs[6][21].ENA
rd_wren => regs[6][22].ENA
rd_wren => regs[6][23].ENA
rd_wren => regs[6][24].ENA
rd_wren => regs[6][25].ENA
rd_wren => regs[6][26].ENA
rd_wren => regs[6][27].ENA
rd_wren => regs[6][28].ENA
rd_wren => regs[6][29].ENA
rd_wren => regs[6][30].ENA
rd_wren => regs[6][31].ENA
rd_wren => regs[5][0].ENA
rd_wren => regs[5][1].ENA
rd_wren => regs[5][2].ENA
rd_wren => regs[5][3].ENA
rd_wren => regs[5][4].ENA
rd_wren => regs[5][5].ENA
rd_wren => regs[5][6].ENA
rd_wren => regs[5][7].ENA
rd_wren => regs[5][8].ENA
rd_wren => regs[5][9].ENA
rd_wren => regs[5][10].ENA
rd_wren => regs[5][11].ENA
rd_wren => regs[5][12].ENA
rd_wren => regs[5][13].ENA
rd_wren => regs[5][14].ENA
rd_wren => regs[5][15].ENA
rd_wren => regs[5][16].ENA
rd_wren => regs[5][17].ENA
rd_wren => regs[5][18].ENA
rd_wren => regs[5][19].ENA
rd_wren => regs[5][20].ENA
rd_wren => regs[5][21].ENA
rd_wren => regs[5][22].ENA
rd_wren => regs[5][23].ENA
rd_wren => regs[5][24].ENA
rd_wren => regs[5][25].ENA
rd_wren => regs[5][26].ENA
rd_wren => regs[5][27].ENA
rd_wren => regs[5][28].ENA
rd_wren => regs[5][29].ENA
rd_wren => regs[5][30].ENA
rd_wren => regs[5][31].ENA
rd_wren => regs[4][0].ENA
rd_wren => regs[4][1].ENA
rd_wren => regs[4][2].ENA
rd_wren => regs[4][3].ENA
rd_wren => regs[4][4].ENA
rd_wren => regs[4][5].ENA
rd_wren => regs[4][6].ENA
rd_wren => regs[4][7].ENA
rd_wren => regs[4][8].ENA
rd_wren => regs[4][9].ENA
rd_wren => regs[4][10].ENA
rd_wren => regs[4][11].ENA
rd_wren => regs[4][12].ENA
rd_wren => regs[4][13].ENA
rd_wren => regs[4][14].ENA
rd_wren => regs[4][15].ENA
rd_wren => regs[4][16].ENA
rd_wren => regs[4][17].ENA
rd_wren => regs[4][18].ENA
rd_wren => regs[4][19].ENA
rd_wren => regs[4][20].ENA
rd_wren => regs[4][21].ENA
rd_wren => regs[4][22].ENA
rd_wren => regs[4][23].ENA
rd_wren => regs[4][24].ENA
rd_wren => regs[4][25].ENA
rd_wren => regs[4][26].ENA
rd_wren => regs[4][27].ENA
rd_wren => regs[4][28].ENA
rd_wren => regs[4][29].ENA
rd_wren => regs[4][30].ENA
rd_wren => regs[4][31].ENA
rd_wren => regs[3][0].ENA
rd_wren => regs[3][1].ENA
rd_wren => regs[3][2].ENA
rd_wren => regs[3][3].ENA
rd_wren => regs[3][4].ENA
rd_wren => regs[3][5].ENA
rd_wren => regs[3][6].ENA
rd_wren => regs[3][7].ENA
rd_wren => regs[3][8].ENA
rd_wren => regs[3][9].ENA
rd_wren => regs[3][10].ENA
rd_wren => regs[3][11].ENA
rd_wren => regs[3][12].ENA
rd_wren => regs[3][13].ENA
rd_wren => regs[3][14].ENA
rd_wren => regs[3][15].ENA
rd_wren => regs[3][16].ENA
rd_wren => regs[3][17].ENA
rd_wren => regs[3][18].ENA
rd_wren => regs[3][19].ENA
rd_wren => regs[3][20].ENA
rd_wren => regs[3][21].ENA
rd_wren => regs[3][22].ENA
rd_wren => regs[3][23].ENA
rd_wren => regs[3][24].ENA
rd_wren => regs[3][25].ENA
rd_wren => regs[3][26].ENA
rd_wren => regs[3][27].ENA
rd_wren => regs[3][28].ENA
rd_wren => regs[3][29].ENA
rd_wren => regs[3][30].ENA
rd_wren => regs[3][31].ENA
rd_wren => regs[2][0].ENA
rd_wren => regs[2][1].ENA
rd_wren => regs[2][2].ENA
rd_wren => regs[2][3].ENA
rd_wren => regs[2][4].ENA
rd_wren => regs[2][5].ENA
rd_wren => regs[2][6].ENA
rd_wren => regs[2][7].ENA
rd_wren => regs[2][8].ENA
rd_wren => regs[2][9].ENA
rd_wren => regs[2][10].ENA
rd_wren => regs[2][11].ENA
rd_wren => regs[2][12].ENA
rd_wren => regs[2][13].ENA
rd_wren => regs[2][14].ENA
rd_wren => regs[2][15].ENA
rd_wren => regs[2][16].ENA
rd_wren => regs[2][17].ENA
rd_wren => regs[2][18].ENA
rd_wren => regs[2][19].ENA
rd_wren => regs[2][20].ENA
rd_wren => regs[2][21].ENA
rd_wren => regs[2][22].ENA
rd_wren => regs[2][23].ENA
rd_wren => regs[2][24].ENA
rd_wren => regs[2][25].ENA
rd_wren => regs[2][26].ENA
rd_wren => regs[2][27].ENA
rd_wren => regs[2][28].ENA
rd_wren => regs[2][29].ENA
rd_wren => regs[2][30].ENA
rd_wren => regs[2][31].ENA
rd_wren => regs[1][0].ENA
rd_wren => regs[1][1].ENA
rd_wren => regs[1][2].ENA
rd_wren => regs[1][3].ENA
rd_wren => regs[1][4].ENA
rd_wren => regs[1][5].ENA
rd_wren => regs[1][6].ENA
rd_wren => regs[1][7].ENA
rd_wren => regs[1][8].ENA
rd_wren => regs[1][9].ENA
rd_wren => regs[1][10].ENA
rd_wren => regs[1][11].ENA
rd_wren => regs[1][12].ENA
rd_wren => regs[1][13].ENA
rd_wren => regs[1][14].ENA
rd_wren => regs[1][15].ENA
rd_wren => regs[1][16].ENA
rd_wren => regs[1][17].ENA
rd_wren => regs[1][18].ENA
rd_wren => regs[1][19].ENA
rd_wren => regs[1][20].ENA
rd_wren => regs[1][21].ENA
rd_wren => regs[1][22].ENA
rd_wren => regs[1][23].ENA
rd_wren => regs[1][24].ENA
rd_wren => regs[1][25].ENA
rd_wren => regs[1][26].ENA
rd_wren => regs[1][27].ENA
rd_wren => regs[1][28].ENA
rd_wren => regs[1][29].ENA
rd_wren => regs[1][30].ENA
rd_wren => regs[1][31].ENA
rd_wren => regs[0][0].ENA
rd_wren => regs[0][1].ENA
rd_wren => regs[0][2].ENA
rd_wren => regs[0][3].ENA
rd_wren => regs[0][4].ENA
rd_wren => regs[0][5].ENA
rd_wren => regs[0][6].ENA
rd_wren => regs[0][7].ENA
rd_wren => regs[0][8].ENA
rd_wren => regs[0][9].ENA
rd_wren => regs[0][10].ENA
rd_wren => regs[0][11].ENA
rd_wren => regs[0][12].ENA
rd_wren => regs[0][13].ENA
rd_wren => regs[0][14].ENA
rd_wren => regs[0][15].ENA
rd_wren => regs[0][16].ENA
rd_wren => regs[0][17].ENA
rd_wren => regs[0][18].ENA
rd_wren => regs[0][19].ENA
rd_wren => regs[0][20].ENA
rd_wren => regs[0][21].ENA
rd_wren => regs[0][22].ENA
rd_wren => regs[0][23].ENA
rd_wren => regs[0][24].ENA
rd_wren => regs[0][25].ENA
rd_wren => regs[0][26].ENA
rd_wren => regs[0][27].ENA
rd_wren => regs[0][28].ENA
rd_wren => regs[0][29].ENA
rd_wren => regs[0][30].ENA
rd_wren => regs[0][31].ENA
rd_addr[0] => Decoder0.IN4
rd_addr[0] => Equal0.IN4
rd_addr[1] => Decoder0.IN3
rd_addr[1] => Equal0.IN3
rd_addr[2] => Decoder0.IN2
rd_addr[2] => Equal0.IN2
rd_addr[3] => Decoder0.IN1
rd_addr[3] => Equal0.IN1
rd_addr[4] => Decoder0.IN0
rd_addr[4] => Equal0.IN0
rs1_addr[0] => Mux0.IN4
rs1_addr[0] => Mux1.IN4
rs1_addr[0] => Mux2.IN4
rs1_addr[0] => Mux3.IN4
rs1_addr[0] => Mux4.IN4
rs1_addr[0] => Mux5.IN4
rs1_addr[0] => Mux6.IN4
rs1_addr[0] => Mux7.IN4
rs1_addr[0] => Mux8.IN4
rs1_addr[0] => Mux9.IN4
rs1_addr[0] => Mux10.IN4
rs1_addr[0] => Mux11.IN4
rs1_addr[0] => Mux12.IN4
rs1_addr[0] => Mux13.IN4
rs1_addr[0] => Mux14.IN4
rs1_addr[0] => Mux15.IN4
rs1_addr[0] => Mux16.IN4
rs1_addr[0] => Mux17.IN4
rs1_addr[0] => Mux18.IN4
rs1_addr[0] => Mux19.IN4
rs1_addr[0] => Mux20.IN4
rs1_addr[0] => Mux21.IN4
rs1_addr[0] => Mux22.IN4
rs1_addr[0] => Mux23.IN4
rs1_addr[0] => Mux24.IN4
rs1_addr[0] => Mux25.IN4
rs1_addr[0] => Mux26.IN4
rs1_addr[0] => Mux27.IN4
rs1_addr[0] => Mux28.IN4
rs1_addr[0] => Mux29.IN4
rs1_addr[0] => Mux30.IN4
rs1_addr[0] => Mux31.IN4
rs1_addr[1] => Mux0.IN3
rs1_addr[1] => Mux1.IN3
rs1_addr[1] => Mux2.IN3
rs1_addr[1] => Mux3.IN3
rs1_addr[1] => Mux4.IN3
rs1_addr[1] => Mux5.IN3
rs1_addr[1] => Mux6.IN3
rs1_addr[1] => Mux7.IN3
rs1_addr[1] => Mux8.IN3
rs1_addr[1] => Mux9.IN3
rs1_addr[1] => Mux10.IN3
rs1_addr[1] => Mux11.IN3
rs1_addr[1] => Mux12.IN3
rs1_addr[1] => Mux13.IN3
rs1_addr[1] => Mux14.IN3
rs1_addr[1] => Mux15.IN3
rs1_addr[1] => Mux16.IN3
rs1_addr[1] => Mux17.IN3
rs1_addr[1] => Mux18.IN3
rs1_addr[1] => Mux19.IN3
rs1_addr[1] => Mux20.IN3
rs1_addr[1] => Mux21.IN3
rs1_addr[1] => Mux22.IN3
rs1_addr[1] => Mux23.IN3
rs1_addr[1] => Mux24.IN3
rs1_addr[1] => Mux25.IN3
rs1_addr[1] => Mux26.IN3
rs1_addr[1] => Mux27.IN3
rs1_addr[1] => Mux28.IN3
rs1_addr[1] => Mux29.IN3
rs1_addr[1] => Mux30.IN3
rs1_addr[1] => Mux31.IN3
rs1_addr[2] => Mux0.IN2
rs1_addr[2] => Mux1.IN2
rs1_addr[2] => Mux2.IN2
rs1_addr[2] => Mux3.IN2
rs1_addr[2] => Mux4.IN2
rs1_addr[2] => Mux5.IN2
rs1_addr[2] => Mux6.IN2
rs1_addr[2] => Mux7.IN2
rs1_addr[2] => Mux8.IN2
rs1_addr[2] => Mux9.IN2
rs1_addr[2] => Mux10.IN2
rs1_addr[2] => Mux11.IN2
rs1_addr[2] => Mux12.IN2
rs1_addr[2] => Mux13.IN2
rs1_addr[2] => Mux14.IN2
rs1_addr[2] => Mux15.IN2
rs1_addr[2] => Mux16.IN2
rs1_addr[2] => Mux17.IN2
rs1_addr[2] => Mux18.IN2
rs1_addr[2] => Mux19.IN2
rs1_addr[2] => Mux20.IN2
rs1_addr[2] => Mux21.IN2
rs1_addr[2] => Mux22.IN2
rs1_addr[2] => Mux23.IN2
rs1_addr[2] => Mux24.IN2
rs1_addr[2] => Mux25.IN2
rs1_addr[2] => Mux26.IN2
rs1_addr[2] => Mux27.IN2
rs1_addr[2] => Mux28.IN2
rs1_addr[2] => Mux29.IN2
rs1_addr[2] => Mux30.IN2
rs1_addr[2] => Mux31.IN2
rs1_addr[3] => Mux0.IN1
rs1_addr[3] => Mux1.IN1
rs1_addr[3] => Mux2.IN1
rs1_addr[3] => Mux3.IN1
rs1_addr[3] => Mux4.IN1
rs1_addr[3] => Mux5.IN1
rs1_addr[3] => Mux6.IN1
rs1_addr[3] => Mux7.IN1
rs1_addr[3] => Mux8.IN1
rs1_addr[3] => Mux9.IN1
rs1_addr[3] => Mux10.IN1
rs1_addr[3] => Mux11.IN1
rs1_addr[3] => Mux12.IN1
rs1_addr[3] => Mux13.IN1
rs1_addr[3] => Mux14.IN1
rs1_addr[3] => Mux15.IN1
rs1_addr[3] => Mux16.IN1
rs1_addr[3] => Mux17.IN1
rs1_addr[3] => Mux18.IN1
rs1_addr[3] => Mux19.IN1
rs1_addr[3] => Mux20.IN1
rs1_addr[3] => Mux21.IN1
rs1_addr[3] => Mux22.IN1
rs1_addr[3] => Mux23.IN1
rs1_addr[3] => Mux24.IN1
rs1_addr[3] => Mux25.IN1
rs1_addr[3] => Mux26.IN1
rs1_addr[3] => Mux27.IN1
rs1_addr[3] => Mux28.IN1
rs1_addr[3] => Mux29.IN1
rs1_addr[3] => Mux30.IN1
rs1_addr[3] => Mux31.IN1
rs1_addr[4] => Mux0.IN0
rs1_addr[4] => Mux1.IN0
rs1_addr[4] => Mux2.IN0
rs1_addr[4] => Mux3.IN0
rs1_addr[4] => Mux4.IN0
rs1_addr[4] => Mux5.IN0
rs1_addr[4] => Mux6.IN0
rs1_addr[4] => Mux7.IN0
rs1_addr[4] => Mux8.IN0
rs1_addr[4] => Mux9.IN0
rs1_addr[4] => Mux10.IN0
rs1_addr[4] => Mux11.IN0
rs1_addr[4] => Mux12.IN0
rs1_addr[4] => Mux13.IN0
rs1_addr[4] => Mux14.IN0
rs1_addr[4] => Mux15.IN0
rs1_addr[4] => Mux16.IN0
rs1_addr[4] => Mux17.IN0
rs1_addr[4] => Mux18.IN0
rs1_addr[4] => Mux19.IN0
rs1_addr[4] => Mux20.IN0
rs1_addr[4] => Mux21.IN0
rs1_addr[4] => Mux22.IN0
rs1_addr[4] => Mux23.IN0
rs1_addr[4] => Mux24.IN0
rs1_addr[4] => Mux25.IN0
rs1_addr[4] => Mux26.IN0
rs1_addr[4] => Mux27.IN0
rs1_addr[4] => Mux28.IN0
rs1_addr[4] => Mux29.IN0
rs1_addr[4] => Mux30.IN0
rs1_addr[4] => Mux31.IN0
rs2_addr[0] => Mux32.IN4
rs2_addr[0] => Mux33.IN4
rs2_addr[0] => Mux34.IN4
rs2_addr[0] => Mux35.IN4
rs2_addr[0] => Mux36.IN4
rs2_addr[0] => Mux37.IN4
rs2_addr[0] => Mux38.IN4
rs2_addr[0] => Mux39.IN4
rs2_addr[0] => Mux40.IN4
rs2_addr[0] => Mux41.IN4
rs2_addr[0] => Mux42.IN4
rs2_addr[0] => Mux43.IN4
rs2_addr[0] => Mux44.IN4
rs2_addr[0] => Mux45.IN4
rs2_addr[0] => Mux46.IN4
rs2_addr[0] => Mux47.IN4
rs2_addr[0] => Mux48.IN4
rs2_addr[0] => Mux49.IN4
rs2_addr[0] => Mux50.IN4
rs2_addr[0] => Mux51.IN4
rs2_addr[0] => Mux52.IN4
rs2_addr[0] => Mux53.IN4
rs2_addr[0] => Mux54.IN4
rs2_addr[0] => Mux55.IN4
rs2_addr[0] => Mux56.IN4
rs2_addr[0] => Mux57.IN4
rs2_addr[0] => Mux58.IN4
rs2_addr[0] => Mux59.IN4
rs2_addr[0] => Mux60.IN4
rs2_addr[0] => Mux61.IN4
rs2_addr[0] => Mux62.IN4
rs2_addr[0] => Mux63.IN4
rs2_addr[1] => Mux32.IN3
rs2_addr[1] => Mux33.IN3
rs2_addr[1] => Mux34.IN3
rs2_addr[1] => Mux35.IN3
rs2_addr[1] => Mux36.IN3
rs2_addr[1] => Mux37.IN3
rs2_addr[1] => Mux38.IN3
rs2_addr[1] => Mux39.IN3
rs2_addr[1] => Mux40.IN3
rs2_addr[1] => Mux41.IN3
rs2_addr[1] => Mux42.IN3
rs2_addr[1] => Mux43.IN3
rs2_addr[1] => Mux44.IN3
rs2_addr[1] => Mux45.IN3
rs2_addr[1] => Mux46.IN3
rs2_addr[1] => Mux47.IN3
rs2_addr[1] => Mux48.IN3
rs2_addr[1] => Mux49.IN3
rs2_addr[1] => Mux50.IN3
rs2_addr[1] => Mux51.IN3
rs2_addr[1] => Mux52.IN3
rs2_addr[1] => Mux53.IN3
rs2_addr[1] => Mux54.IN3
rs2_addr[1] => Mux55.IN3
rs2_addr[1] => Mux56.IN3
rs2_addr[1] => Mux57.IN3
rs2_addr[1] => Mux58.IN3
rs2_addr[1] => Mux59.IN3
rs2_addr[1] => Mux60.IN3
rs2_addr[1] => Mux61.IN3
rs2_addr[1] => Mux62.IN3
rs2_addr[1] => Mux63.IN3
rs2_addr[2] => Mux32.IN2
rs2_addr[2] => Mux33.IN2
rs2_addr[2] => Mux34.IN2
rs2_addr[2] => Mux35.IN2
rs2_addr[2] => Mux36.IN2
rs2_addr[2] => Mux37.IN2
rs2_addr[2] => Mux38.IN2
rs2_addr[2] => Mux39.IN2
rs2_addr[2] => Mux40.IN2
rs2_addr[2] => Mux41.IN2
rs2_addr[2] => Mux42.IN2
rs2_addr[2] => Mux43.IN2
rs2_addr[2] => Mux44.IN2
rs2_addr[2] => Mux45.IN2
rs2_addr[2] => Mux46.IN2
rs2_addr[2] => Mux47.IN2
rs2_addr[2] => Mux48.IN2
rs2_addr[2] => Mux49.IN2
rs2_addr[2] => Mux50.IN2
rs2_addr[2] => Mux51.IN2
rs2_addr[2] => Mux52.IN2
rs2_addr[2] => Mux53.IN2
rs2_addr[2] => Mux54.IN2
rs2_addr[2] => Mux55.IN2
rs2_addr[2] => Mux56.IN2
rs2_addr[2] => Mux57.IN2
rs2_addr[2] => Mux58.IN2
rs2_addr[2] => Mux59.IN2
rs2_addr[2] => Mux60.IN2
rs2_addr[2] => Mux61.IN2
rs2_addr[2] => Mux62.IN2
rs2_addr[2] => Mux63.IN2
rs2_addr[3] => Mux32.IN1
rs2_addr[3] => Mux33.IN1
rs2_addr[3] => Mux34.IN1
rs2_addr[3] => Mux35.IN1
rs2_addr[3] => Mux36.IN1
rs2_addr[3] => Mux37.IN1
rs2_addr[3] => Mux38.IN1
rs2_addr[3] => Mux39.IN1
rs2_addr[3] => Mux40.IN1
rs2_addr[3] => Mux41.IN1
rs2_addr[3] => Mux42.IN1
rs2_addr[3] => Mux43.IN1
rs2_addr[3] => Mux44.IN1
rs2_addr[3] => Mux45.IN1
rs2_addr[3] => Mux46.IN1
rs2_addr[3] => Mux47.IN1
rs2_addr[3] => Mux48.IN1
rs2_addr[3] => Mux49.IN1
rs2_addr[3] => Mux50.IN1
rs2_addr[3] => Mux51.IN1
rs2_addr[3] => Mux52.IN1
rs2_addr[3] => Mux53.IN1
rs2_addr[3] => Mux54.IN1
rs2_addr[3] => Mux55.IN1
rs2_addr[3] => Mux56.IN1
rs2_addr[3] => Mux57.IN1
rs2_addr[3] => Mux58.IN1
rs2_addr[3] => Mux59.IN1
rs2_addr[3] => Mux60.IN1
rs2_addr[3] => Mux61.IN1
rs2_addr[3] => Mux62.IN1
rs2_addr[3] => Mux63.IN1
rs2_addr[4] => Mux32.IN0
rs2_addr[4] => Mux33.IN0
rs2_addr[4] => Mux34.IN0
rs2_addr[4] => Mux35.IN0
rs2_addr[4] => Mux36.IN0
rs2_addr[4] => Mux37.IN0
rs2_addr[4] => Mux38.IN0
rs2_addr[4] => Mux39.IN0
rs2_addr[4] => Mux40.IN0
rs2_addr[4] => Mux41.IN0
rs2_addr[4] => Mux42.IN0
rs2_addr[4] => Mux43.IN0
rs2_addr[4] => Mux44.IN0
rs2_addr[4] => Mux45.IN0
rs2_addr[4] => Mux46.IN0
rs2_addr[4] => Mux47.IN0
rs2_addr[4] => Mux48.IN0
rs2_addr[4] => Mux49.IN0
rs2_addr[4] => Mux50.IN0
rs2_addr[4] => Mux51.IN0
rs2_addr[4] => Mux52.IN0
rs2_addr[4] => Mux53.IN0
rs2_addr[4] => Mux54.IN0
rs2_addr[4] => Mux55.IN0
rs2_addr[4] => Mux56.IN0
rs2_addr[4] => Mux57.IN0
rs2_addr[4] => Mux58.IN0
rs2_addr[4] => Mux59.IN0
rs2_addr[4] => Mux60.IN0
rs2_addr[4] => Mux61.IN0
rs2_addr[4] => Mux62.IN0
rs2_addr[4] => Mux63.IN0
rd_data[0] => regs.DATAA
rd_data[1] => regs.DATAA
rd_data[2] => regs.DATAA
rd_data[3] => regs.DATAA
rd_data[4] => regs.DATAA
rd_data[5] => regs.DATAA
rd_data[6] => regs.DATAA
rd_data[7] => regs.DATAA
rd_data[8] => regs.DATAA
rd_data[9] => regs.DATAA
rd_data[10] => regs.DATAA
rd_data[11] => regs.DATAA
rd_data[12] => regs.DATAA
rd_data[13] => regs.DATAA
rd_data[14] => regs.DATAA
rd_data[15] => regs.DATAA
rd_data[16] => regs.DATAA
rd_data[17] => regs.DATAA
rd_data[18] => regs.DATAA
rd_data[19] => regs.DATAA
rd_data[20] => regs.DATAA
rd_data[21] => regs.DATAA
rd_data[22] => regs.DATAA
rd_data[23] => regs.DATAA
rd_data[24] => regs.DATAA
rd_data[25] => regs.DATAA
rd_data[26] => regs.DATAA
rd_data[27] => regs.DATAA
rd_data[28] => regs.DATAA
rd_data[29] => regs.DATAA
rd_data[30] => regs.DATAA
rd_data[31] => regs.DATAA
rs1_data[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
r26[0] <= regs[26][0].DB_MAX_OUTPUT_PORT_TYPE
r26[1] <= regs[26][1].DB_MAX_OUTPUT_PORT_TYPE
r26[2] <= regs[26][2].DB_MAX_OUTPUT_PORT_TYPE
r26[3] <= regs[26][3].DB_MAX_OUTPUT_PORT_TYPE
r26[4] <= regs[26][4].DB_MAX_OUTPUT_PORT_TYPE
r26[5] <= regs[26][5].DB_MAX_OUTPUT_PORT_TYPE
r26[6] <= regs[26][6].DB_MAX_OUTPUT_PORT_TYPE
r26[7] <= regs[26][7].DB_MAX_OUTPUT_PORT_TYPE
r26[8] <= regs[26][8].DB_MAX_OUTPUT_PORT_TYPE
r26[9] <= regs[26][9].DB_MAX_OUTPUT_PORT_TYPE
r26[10] <= regs[26][10].DB_MAX_OUTPUT_PORT_TYPE
r26[11] <= regs[26][11].DB_MAX_OUTPUT_PORT_TYPE
r26[12] <= regs[26][12].DB_MAX_OUTPUT_PORT_TYPE
r26[13] <= regs[26][13].DB_MAX_OUTPUT_PORT_TYPE
r26[14] <= regs[26][14].DB_MAX_OUTPUT_PORT_TYPE
r26[15] <= regs[26][15].DB_MAX_OUTPUT_PORT_TYPE
r26[16] <= regs[26][16].DB_MAX_OUTPUT_PORT_TYPE
r26[17] <= regs[26][17].DB_MAX_OUTPUT_PORT_TYPE
r26[18] <= regs[26][18].DB_MAX_OUTPUT_PORT_TYPE
r26[19] <= regs[26][19].DB_MAX_OUTPUT_PORT_TYPE
r26[20] <= regs[26][20].DB_MAX_OUTPUT_PORT_TYPE
r26[21] <= regs[26][21].DB_MAX_OUTPUT_PORT_TYPE
r26[22] <= regs[26][22].DB_MAX_OUTPUT_PORT_TYPE
r26[23] <= regs[26][23].DB_MAX_OUTPUT_PORT_TYPE
r26[24] <= regs[26][24].DB_MAX_OUTPUT_PORT_TYPE
r26[25] <= regs[26][25].DB_MAX_OUTPUT_PORT_TYPE
r26[26] <= regs[26][26].DB_MAX_OUTPUT_PORT_TYPE
r26[27] <= regs[26][27].DB_MAX_OUTPUT_PORT_TYPE
r26[28] <= regs[26][28].DB_MAX_OUTPUT_PORT_TYPE
r26[29] <= regs[26][29].DB_MAX_OUTPUT_PORT_TYPE
r26[30] <= regs[26][30].DB_MAX_OUTPUT_PORT_TYPE
r26[31] <= regs[26][31].DB_MAX_OUTPUT_PORT_TYPE
r25[0] <= regs[25][0].DB_MAX_OUTPUT_PORT_TYPE
r25[1] <= regs[25][1].DB_MAX_OUTPUT_PORT_TYPE
r25[2] <= regs[25][2].DB_MAX_OUTPUT_PORT_TYPE
r25[3] <= regs[25][3].DB_MAX_OUTPUT_PORT_TYPE
r25[4] <= regs[25][4].DB_MAX_OUTPUT_PORT_TYPE
r25[5] <= regs[25][5].DB_MAX_OUTPUT_PORT_TYPE
r25[6] <= regs[25][6].DB_MAX_OUTPUT_PORT_TYPE
r25[7] <= regs[25][7].DB_MAX_OUTPUT_PORT_TYPE
r25[8] <= regs[25][8].DB_MAX_OUTPUT_PORT_TYPE
r25[9] <= regs[25][9].DB_MAX_OUTPUT_PORT_TYPE
r25[10] <= regs[25][10].DB_MAX_OUTPUT_PORT_TYPE
r25[11] <= regs[25][11].DB_MAX_OUTPUT_PORT_TYPE
r25[12] <= regs[25][12].DB_MAX_OUTPUT_PORT_TYPE
r25[13] <= regs[25][13].DB_MAX_OUTPUT_PORT_TYPE
r25[14] <= regs[25][14].DB_MAX_OUTPUT_PORT_TYPE
r25[15] <= regs[25][15].DB_MAX_OUTPUT_PORT_TYPE
r25[16] <= regs[25][16].DB_MAX_OUTPUT_PORT_TYPE
r25[17] <= regs[25][17].DB_MAX_OUTPUT_PORT_TYPE
r25[18] <= regs[25][18].DB_MAX_OUTPUT_PORT_TYPE
r25[19] <= regs[25][19].DB_MAX_OUTPUT_PORT_TYPE
r25[20] <= regs[25][20].DB_MAX_OUTPUT_PORT_TYPE
r25[21] <= regs[25][21].DB_MAX_OUTPUT_PORT_TYPE
r25[22] <= regs[25][22].DB_MAX_OUTPUT_PORT_TYPE
r25[23] <= regs[25][23].DB_MAX_OUTPUT_PORT_TYPE
r25[24] <= regs[25][24].DB_MAX_OUTPUT_PORT_TYPE
r25[25] <= regs[25][25].DB_MAX_OUTPUT_PORT_TYPE
r25[26] <= regs[25][26].DB_MAX_OUTPUT_PORT_TYPE
r25[27] <= regs[25][27].DB_MAX_OUTPUT_PORT_TYPE
r25[28] <= regs[25][28].DB_MAX_OUTPUT_PORT_TYPE
r25[29] <= regs[25][29].DB_MAX_OUTPUT_PORT_TYPE
r25[30] <= regs[25][30].DB_MAX_OUTPUT_PORT_TYPE
r25[31] <= regs[25][31].DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|brcomp:brcom
rs1_data[0] => rs1_data[0].IN2
rs1_data[1] => rs1_data[1].IN2
rs1_data[2] => rs1_data[2].IN2
rs1_data[3] => rs1_data[3].IN2
rs1_data[4] => rs1_data[4].IN2
rs1_data[5] => rs1_data[5].IN2
rs1_data[6] => rs1_data[6].IN2
rs1_data[7] => rs1_data[7].IN2
rs1_data[8] => rs1_data[8].IN2
rs1_data[9] => rs1_data[9].IN2
rs1_data[10] => rs1_data[10].IN2
rs1_data[11] => rs1_data[11].IN2
rs1_data[12] => rs1_data[12].IN2
rs1_data[13] => rs1_data[13].IN2
rs1_data[14] => rs1_data[14].IN2
rs1_data[15] => rs1_data[15].IN2
rs1_data[16] => rs1_data[16].IN2
rs1_data[17] => rs1_data[17].IN2
rs1_data[18] => rs1_data[18].IN2
rs1_data[19] => rs1_data[19].IN2
rs1_data[20] => rs1_data[20].IN2
rs1_data[21] => rs1_data[21].IN2
rs1_data[22] => rs1_data[22].IN2
rs1_data[23] => rs1_data[23].IN2
rs1_data[24] => rs1_data[24].IN2
rs1_data[25] => rs1_data[25].IN2
rs1_data[26] => rs1_data[26].IN2
rs1_data[27] => rs1_data[27].IN2
rs1_data[28] => rs1_data[28].IN2
rs1_data[29] => rs1_data[29].IN2
rs1_data[30] => rs1_data[30].IN2
rs1_data[31] => rs1_data[31].IN2
rs2_data[0] => rs2_data[0].IN2
rs2_data[1] => rs2_data[1].IN2
rs2_data[2] => rs2_data[2].IN2
rs2_data[3] => rs2_data[3].IN2
rs2_data[4] => rs2_data[4].IN2
rs2_data[5] => rs2_data[5].IN2
rs2_data[6] => rs2_data[6].IN2
rs2_data[7] => rs2_data[7].IN2
rs2_data[8] => rs2_data[8].IN2
rs2_data[9] => rs2_data[9].IN2
rs2_data[10] => rs2_data[10].IN2
rs2_data[11] => rs2_data[11].IN2
rs2_data[12] => rs2_data[12].IN2
rs2_data[13] => rs2_data[13].IN2
rs2_data[14] => rs2_data[14].IN2
rs2_data[15] => rs2_data[15].IN2
rs2_data[16] => rs2_data[16].IN2
rs2_data[17] => rs2_data[17].IN2
rs2_data[18] => rs2_data[18].IN2
rs2_data[19] => rs2_data[19].IN2
rs2_data[20] => rs2_data[20].IN2
rs2_data[21] => rs2_data[21].IN2
rs2_data[22] => rs2_data[22].IN2
rs2_data[23] => rs2_data[23].IN2
rs2_data[24] => rs2_data[24].IN2
rs2_data[25] => rs2_data[25].IN2
rs2_data[26] => rs2_data[26].IN2
rs2_data[27] => rs2_data[27].IN2
rs2_data[28] => rs2_data[28].IN2
rs2_data[29] => rs2_data[29].IN2
rs2_data[30] => rs2_data[30].IN2
rs2_data[31] => rs2_data[31].IN2
funct3[0] => Mux0.IN8
funct3[1] => Mux0.IN7
funct3[2] => Mux0.IN6
Branch <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|brcomp:brcom|SMcomparator:SMcomparator
Cout => less_than.DATAA
A[0] => ~NO_FANOUT~
A[1] => ~NO_FANOUT~
A[2] => ~NO_FANOUT~
A[3] => ~NO_FANOUT~
A[4] => ~NO_FANOUT~
A[5] => ~NO_FANOUT~
A[6] => ~NO_FANOUT~
A[7] => ~NO_FANOUT~
A[8] => ~NO_FANOUT~
A[9] => ~NO_FANOUT~
A[10] => ~NO_FANOUT~
A[11] => ~NO_FANOUT~
A[12] => ~NO_FANOUT~
A[13] => ~NO_FANOUT~
A[14] => ~NO_FANOUT~
A[15] => ~NO_FANOUT~
A[16] => ~NO_FANOUT~
A[17] => ~NO_FANOUT~
A[18] => ~NO_FANOUT~
A[19] => ~NO_FANOUT~
A[20] => ~NO_FANOUT~
A[21] => ~NO_FANOUT~
A[22] => ~NO_FANOUT~
A[23] => ~NO_FANOUT~
A[24] => ~NO_FANOUT~
A[25] => ~NO_FANOUT~
A[26] => ~NO_FANOUT~
A[27] => ~NO_FANOUT~
A[28] => ~NO_FANOUT~
A[29] => ~NO_FANOUT~
A[30] => ~NO_FANOUT~
A[31] => always0.IN0
A[31] => always0.IN0
B[0] => ~NO_FANOUT~
B[1] => ~NO_FANOUT~
B[2] => ~NO_FANOUT~
B[3] => ~NO_FANOUT~
B[4] => ~NO_FANOUT~
B[5] => ~NO_FANOUT~
B[6] => ~NO_FANOUT~
B[7] => ~NO_FANOUT~
B[8] => ~NO_FANOUT~
B[9] => ~NO_FANOUT~
B[10] => ~NO_FANOUT~
B[11] => ~NO_FANOUT~
B[12] => ~NO_FANOUT~
B[13] => ~NO_FANOUT~
B[14] => ~NO_FANOUT~
B[15] => ~NO_FANOUT~
B[16] => ~NO_FANOUT~
B[17] => ~NO_FANOUT~
B[18] => ~NO_FANOUT~
B[19] => ~NO_FANOUT~
B[20] => ~NO_FANOUT~
B[21] => ~NO_FANOUT~
B[22] => ~NO_FANOUT~
B[23] => ~NO_FANOUT~
B[24] => ~NO_FANOUT~
B[25] => ~NO_FANOUT~
B[26] => ~NO_FANOUT~
B[27] => ~NO_FANOUT~
B[28] => ~NO_FANOUT~
B[29] => ~NO_FANOUT~
B[30] => ~NO_FANOUT~
B[31] => always0.IN1
B[31] => always0.IN1
less_than <= less_than.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|brcomp:brcom|AU:Adder
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
B[0] => B_checked.IN0
B[1] => B_checked.IN0
B[2] => B_checked.IN0
B[3] => B_checked.IN0
B[4] => B_checked.IN0
B[5] => B_checked.IN0
B[6] => B_checked.IN0
B[7] => B_checked.IN0
B[8] => B_checked.IN0
B[9] => B_checked.IN0
B[10] => B_checked.IN0
B[11] => B_checked.IN0
B[12] => B_checked.IN0
B[13] => B_checked.IN0
B[14] => B_checked.IN0
B[15] => B_checked.IN0
B[16] => B_checked.IN0
B[17] => B_checked.IN0
B[18] => B_checked.IN0
B[19] => B_checked.IN0
B[20] => B_checked.IN0
B[21] => B_checked.IN0
B[22] => B_checked.IN0
B[23] => B_checked.IN0
B[24] => B_checked.IN0
B[25] => B_checked.IN0
B[26] => B_checked.IN0
B[27] => B_checked.IN0
B[28] => B_checked.IN0
B[29] => B_checked.IN0
B[30] => B_checked.IN0
B[31] => B_checked.IN0
Cin => Cin.IN1
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE
Sum[0] <= CLA_16bit:CLA0.Sum
Sum[1] <= CLA_16bit:CLA0.Sum
Sum[2] <= CLA_16bit:CLA0.Sum
Sum[3] <= CLA_16bit:CLA0.Sum
Sum[4] <= CLA_16bit:CLA0.Sum
Sum[5] <= CLA_16bit:CLA0.Sum
Sum[6] <= CLA_16bit:CLA0.Sum
Sum[7] <= CLA_16bit:CLA0.Sum
Sum[8] <= CLA_16bit:CLA0.Sum
Sum[9] <= CLA_16bit:CLA0.Sum
Sum[10] <= CLA_16bit:CLA0.Sum
Sum[11] <= CLA_16bit:CLA0.Sum
Sum[12] <= CLA_16bit:CLA0.Sum
Sum[13] <= CLA_16bit:CLA0.Sum
Sum[14] <= CLA_16bit:CLA0.Sum
Sum[15] <= CLA_16bit:CLA0.Sum
Sum[16] <= CLA_16bit:CLA1.Sum
Sum[17] <= CLA_16bit:CLA1.Sum
Sum[18] <= CLA_16bit:CLA1.Sum
Sum[19] <= CLA_16bit:CLA1.Sum
Sum[20] <= CLA_16bit:CLA1.Sum
Sum[21] <= CLA_16bit:CLA1.Sum
Sum[22] <= CLA_16bit:CLA1.Sum
Sum[23] <= CLA_16bit:CLA1.Sum
Sum[24] <= CLA_16bit:CLA1.Sum
Sum[25] <= CLA_16bit:CLA1.Sum
Sum[26] <= CLA_16bit:CLA1.Sum
Sum[27] <= CLA_16bit:CLA1.Sum
Sum[28] <= CLA_16bit:CLA1.Sum
Sum[29] <= CLA_16bit:CLA1.Sum
Sum[30] <= CLA_16bit:CLA1.Sum
Sum[31] <= CLA_16bit:CLA1.Sum


|Single_Cycle|brcomp:brcom|AU:Adder|CLA_16bit:CLA0
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
Cin => Cin.IN1
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= C.DB_MAX_OUTPUT_PORT_TYPE
Sum[0] <= CLA_4bit:generate_16bit_CLA[0].CLA.Sum
Sum[1] <= CLA_4bit:generate_16bit_CLA[0].CLA.Sum
Sum[2] <= CLA_4bit:generate_16bit_CLA[0].CLA.Sum
Sum[3] <= CLA_4bit:generate_16bit_CLA[0].CLA.Sum
Sum[4] <= CLA_4bit:generate_16bit_CLA[1].CLA.Sum
Sum[5] <= CLA_4bit:generate_16bit_CLA[1].CLA.Sum
Sum[6] <= CLA_4bit:generate_16bit_CLA[1].CLA.Sum
Sum[7] <= CLA_4bit:generate_16bit_CLA[1].CLA.Sum
Sum[8] <= CLA_4bit:generate_16bit_CLA[2].CLA.Sum
Sum[9] <= CLA_4bit:generate_16bit_CLA[2].CLA.Sum
Sum[10] <= CLA_4bit:generate_16bit_CLA[2].CLA.Sum
Sum[11] <= CLA_4bit:generate_16bit_CLA[2].CLA.Sum
Sum[12] <= CLA_4bit:generate_16bit_CLA[3].CLA.Sum
Sum[13] <= CLA_4bit:generate_16bit_CLA[3].CLA.Sum
Sum[14] <= CLA_4bit:generate_16bit_CLA[3].CLA.Sum
Sum[15] <= CLA_4bit:generate_16bit_CLA[3].CLA.Sum


|Single_Cycle|brcomp:brcom|AU:Adder|CLA_16bit:CLA0|CLA_4bit:generate_16bit_CLA[0].CLA
A[0] => P[0].IN0
A[0] => G[0].IN0
A[0] => Sum.IN0
A[1] => P[1].IN0
A[1] => G[1].IN0
A[1] => Sum.IN0
A[2] => P[2].IN0
A[2] => G[2].IN0
A[2] => Sum.IN0
A[3] => P[3].IN0
A[3] => G[3].IN0
A[3] => Sum.IN0
B[0] => P[0].IN1
B[0] => G[0].IN1
B[0] => Sum.IN1
B[1] => P[1].IN1
B[1] => G[1].IN1
B[1] => Sum.IN1
B[2] => P[2].IN1
B[2] => G[2].IN1
B[2] => Sum.IN1
B[3] => P[3].IN1
B[3] => G[3].IN1
B[3] => Sum.IN1
Cin => C.IN1
Cin => C.IN1
Cin => C.IN1
Cin => C.IN1
Cin => Sum.IN1
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= C.DB_MAX_OUTPUT_PORT_TYPE
Sum[0] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[1] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[2] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[3] <= Sum.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|brcomp:brcom|AU:Adder|CLA_16bit:CLA0|CLA_4bit:generate_16bit_CLA[1].CLA
A[0] => P[0].IN0
A[0] => G[0].IN0
A[0] => Sum.IN0
A[1] => P[1].IN0
A[1] => G[1].IN0
A[1] => Sum.IN0
A[2] => P[2].IN0
A[2] => G[2].IN0
A[2] => Sum.IN0
A[3] => P[3].IN0
A[3] => G[3].IN0
A[3] => Sum.IN0
B[0] => P[0].IN1
B[0] => G[0].IN1
B[0] => Sum.IN1
B[1] => P[1].IN1
B[1] => G[1].IN1
B[1] => Sum.IN1
B[2] => P[2].IN1
B[2] => G[2].IN1
B[2] => Sum.IN1
B[3] => P[3].IN1
B[3] => G[3].IN1
B[3] => Sum.IN1
Cin => C.IN1
Cin => C.IN1
Cin => C.IN1
Cin => C.IN1
Cin => Sum.IN1
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= C.DB_MAX_OUTPUT_PORT_TYPE
Sum[0] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[1] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[2] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[3] <= Sum.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|brcomp:brcom|AU:Adder|CLA_16bit:CLA0|CLA_4bit:generate_16bit_CLA[2].CLA
A[0] => P[0].IN0
A[0] => G[0].IN0
A[0] => Sum.IN0
A[1] => P[1].IN0
A[1] => G[1].IN0
A[1] => Sum.IN0
A[2] => P[2].IN0
A[2] => G[2].IN0
A[2] => Sum.IN0
A[3] => P[3].IN0
A[3] => G[3].IN0
A[3] => Sum.IN0
B[0] => P[0].IN1
B[0] => G[0].IN1
B[0] => Sum.IN1
B[1] => P[1].IN1
B[1] => G[1].IN1
B[1] => Sum.IN1
B[2] => P[2].IN1
B[2] => G[2].IN1
B[2] => Sum.IN1
B[3] => P[3].IN1
B[3] => G[3].IN1
B[3] => Sum.IN1
Cin => C.IN1
Cin => C.IN1
Cin => C.IN1
Cin => C.IN1
Cin => Sum.IN1
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= C.DB_MAX_OUTPUT_PORT_TYPE
Sum[0] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[1] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[2] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[3] <= Sum.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|brcomp:brcom|AU:Adder|CLA_16bit:CLA0|CLA_4bit:generate_16bit_CLA[3].CLA
A[0] => P[0].IN0
A[0] => G[0].IN0
A[0] => Sum.IN0
A[1] => P[1].IN0
A[1] => G[1].IN0
A[1] => Sum.IN0
A[2] => P[2].IN0
A[2] => G[2].IN0
A[2] => Sum.IN0
A[3] => P[3].IN0
A[3] => G[3].IN0
A[3] => Sum.IN0
B[0] => P[0].IN1
B[0] => G[0].IN1
B[0] => Sum.IN1
B[1] => P[1].IN1
B[1] => G[1].IN1
B[1] => Sum.IN1
B[2] => P[2].IN1
B[2] => G[2].IN1
B[2] => Sum.IN1
B[3] => P[3].IN1
B[3] => G[3].IN1
B[3] => Sum.IN1
Cin => C.IN1
Cin => C.IN1
Cin => C.IN1
Cin => C.IN1
Cin => Sum.IN1
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= C.DB_MAX_OUTPUT_PORT_TYPE
Sum[0] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[1] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[2] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[3] <= Sum.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|brcomp:brcom|AU:Adder|CLA_16bit:CLA1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
Cin => Cin.IN1
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= C.DB_MAX_OUTPUT_PORT_TYPE
Sum[0] <= CLA_4bit:generate_16bit_CLA[0].CLA.Sum
Sum[1] <= CLA_4bit:generate_16bit_CLA[0].CLA.Sum
Sum[2] <= CLA_4bit:generate_16bit_CLA[0].CLA.Sum
Sum[3] <= CLA_4bit:generate_16bit_CLA[0].CLA.Sum
Sum[4] <= CLA_4bit:generate_16bit_CLA[1].CLA.Sum
Sum[5] <= CLA_4bit:generate_16bit_CLA[1].CLA.Sum
Sum[6] <= CLA_4bit:generate_16bit_CLA[1].CLA.Sum
Sum[7] <= CLA_4bit:generate_16bit_CLA[1].CLA.Sum
Sum[8] <= CLA_4bit:generate_16bit_CLA[2].CLA.Sum
Sum[9] <= CLA_4bit:generate_16bit_CLA[2].CLA.Sum
Sum[10] <= CLA_4bit:generate_16bit_CLA[2].CLA.Sum
Sum[11] <= CLA_4bit:generate_16bit_CLA[2].CLA.Sum
Sum[12] <= CLA_4bit:generate_16bit_CLA[3].CLA.Sum
Sum[13] <= CLA_4bit:generate_16bit_CLA[3].CLA.Sum
Sum[14] <= CLA_4bit:generate_16bit_CLA[3].CLA.Sum
Sum[15] <= CLA_4bit:generate_16bit_CLA[3].CLA.Sum


|Single_Cycle|brcomp:brcom|AU:Adder|CLA_16bit:CLA1|CLA_4bit:generate_16bit_CLA[0].CLA
A[0] => P[0].IN0
A[0] => G[0].IN0
A[0] => Sum.IN0
A[1] => P[1].IN0
A[1] => G[1].IN0
A[1] => Sum.IN0
A[2] => P[2].IN0
A[2] => G[2].IN0
A[2] => Sum.IN0
A[3] => P[3].IN0
A[3] => G[3].IN0
A[3] => Sum.IN0
B[0] => P[0].IN1
B[0] => G[0].IN1
B[0] => Sum.IN1
B[1] => P[1].IN1
B[1] => G[1].IN1
B[1] => Sum.IN1
B[2] => P[2].IN1
B[2] => G[2].IN1
B[2] => Sum.IN1
B[3] => P[3].IN1
B[3] => G[3].IN1
B[3] => Sum.IN1
Cin => C.IN1
Cin => C.IN1
Cin => C.IN1
Cin => C.IN1
Cin => Sum.IN1
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= C.DB_MAX_OUTPUT_PORT_TYPE
Sum[0] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[1] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[2] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[3] <= Sum.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|brcomp:brcom|AU:Adder|CLA_16bit:CLA1|CLA_4bit:generate_16bit_CLA[1].CLA
A[0] => P[0].IN0
A[0] => G[0].IN0
A[0] => Sum.IN0
A[1] => P[1].IN0
A[1] => G[1].IN0
A[1] => Sum.IN0
A[2] => P[2].IN0
A[2] => G[2].IN0
A[2] => Sum.IN0
A[3] => P[3].IN0
A[3] => G[3].IN0
A[3] => Sum.IN0
B[0] => P[0].IN1
B[0] => G[0].IN1
B[0] => Sum.IN1
B[1] => P[1].IN1
B[1] => G[1].IN1
B[1] => Sum.IN1
B[2] => P[2].IN1
B[2] => G[2].IN1
B[2] => Sum.IN1
B[3] => P[3].IN1
B[3] => G[3].IN1
B[3] => Sum.IN1
Cin => C.IN1
Cin => C.IN1
Cin => C.IN1
Cin => C.IN1
Cin => Sum.IN1
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= C.DB_MAX_OUTPUT_PORT_TYPE
Sum[0] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[1] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[2] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[3] <= Sum.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|brcomp:brcom|AU:Adder|CLA_16bit:CLA1|CLA_4bit:generate_16bit_CLA[2].CLA
A[0] => P[0].IN0
A[0] => G[0].IN0
A[0] => Sum.IN0
A[1] => P[1].IN0
A[1] => G[1].IN0
A[1] => Sum.IN0
A[2] => P[2].IN0
A[2] => G[2].IN0
A[2] => Sum.IN0
A[3] => P[3].IN0
A[3] => G[3].IN0
A[3] => Sum.IN0
B[0] => P[0].IN1
B[0] => G[0].IN1
B[0] => Sum.IN1
B[1] => P[1].IN1
B[1] => G[1].IN1
B[1] => Sum.IN1
B[2] => P[2].IN1
B[2] => G[2].IN1
B[2] => Sum.IN1
B[3] => P[3].IN1
B[3] => G[3].IN1
B[3] => Sum.IN1
Cin => C.IN1
Cin => C.IN1
Cin => C.IN1
Cin => C.IN1
Cin => Sum.IN1
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= C.DB_MAX_OUTPUT_PORT_TYPE
Sum[0] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[1] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[2] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[3] <= Sum.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|brcomp:brcom|AU:Adder|CLA_16bit:CLA1|CLA_4bit:generate_16bit_CLA[3].CLA
A[0] => P[0].IN0
A[0] => G[0].IN0
A[0] => Sum.IN0
A[1] => P[1].IN0
A[1] => G[1].IN0
A[1] => Sum.IN0
A[2] => P[2].IN0
A[2] => G[2].IN0
A[2] => Sum.IN0
A[3] => P[3].IN0
A[3] => G[3].IN0
A[3] => Sum.IN0
B[0] => P[0].IN1
B[0] => G[0].IN1
B[0] => Sum.IN1
B[1] => P[1].IN1
B[1] => G[1].IN1
B[1] => Sum.IN1
B[2] => P[2].IN1
B[2] => G[2].IN1
B[2] => Sum.IN1
B[3] => P[3].IN1
B[3] => G[3].IN1
B[3] => Sum.IN1
Cin => C.IN1
Cin => C.IN1
Cin => C.IN1
Cin => C.IN1
Cin => Sum.IN1
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= C.DB_MAX_OUTPUT_PORT_TYPE
Sum[0] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[1] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[2] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[3] <= Sum.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|Immediate_generator:immediate_generator
In[0] => Decoder0.IN6
In[1] => Decoder0.IN5
In[2] => Decoder0.IN4
In[3] => Decoder0.IN3
In[4] => Decoder0.IN2
In[5] => Decoder0.IN1
In[6] => Decoder0.IN0
In[7] => Selector19.IN9
In[7] => Selector30.IN5
In[8] => Selector29.IN7
In[9] => Selector28.IN7
In[10] => Selector27.IN7
In[11] => Selector26.IN7
In[12] => Selector18.IN5
In[13] => Selector17.IN5
In[14] => Selector16.IN5
In[15] => Selector15.IN5
In[16] => Selector14.IN5
In[17] => Selector13.IN5
In[18] => Selector12.IN5
In[19] => Selector11.IN5
In[20] => Selector10.IN5
In[20] => Selector19.IN8
In[20] => Selector29.IN6
In[20] => Selector30.IN4
In[21] => Selector9.IN5
In[21] => Selector28.IN6
In[21] => Selector29.IN5
In[22] => Selector8.IN5
In[22] => Selector27.IN6
In[22] => Selector28.IN5
In[23] => Selector7.IN5
In[23] => Selector26.IN6
In[23] => Selector27.IN5
In[24] => Selector6.IN5
In[24] => Selector25.IN5
In[24] => Selector26.IN5
In[25] => Selector5.IN5
In[25] => Selector24.IN5
In[25] => Selector25.IN4
In[26] => Selector4.IN5
In[26] => Selector23.IN5
In[26] => Selector24.IN4
In[27] => Selector3.IN5
In[27] => Selector22.IN5
In[27] => Selector23.IN4
In[28] => Selector2.IN5
In[28] => Selector21.IN5
In[28] => Selector22.IN4
In[29] => Selector1.IN5
In[29] => Selector20.IN5
In[29] => Selector21.IN4
In[30] => Selector0.IN5
In[30] => Selector19.IN7
In[30] => Selector20.IN4
In[31] => Out.DATAB
In[31] => Selector0.IN4
In[31] => Selector1.IN4
In[31] => Selector2.IN4
In[31] => Selector3.IN4
In[31] => Selector4.IN4
In[31] => Selector5.IN4
In[31] => Selector6.IN4
In[31] => Selector7.IN4
In[31] => Selector8.IN4
In[31] => Selector9.IN4
In[31] => Selector10.IN4
In[31] => Selector11.IN4
In[31] => Selector12.IN4
In[31] => Selector13.IN4
In[31] => Selector14.IN4
In[31] => Selector15.IN4
In[31] => Selector16.IN4
In[31] => Selector17.IN4
In[31] => Selector18.IN4
In[31] => Selector19.IN6
Out[0] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= Out.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|MUX2_1:MUX_operand_a
A[0] => Out.DATAA
A[1] => Out.DATAA
A[2] => Out.DATAA
A[3] => Out.DATAA
A[4] => Out.DATAA
A[5] => Out.DATAA
A[6] => Out.DATAA
A[7] => Out.DATAA
A[8] => Out.DATAA
A[9] => Out.DATAA
A[10] => Out.DATAA
A[11] => Out.DATAA
A[12] => Out.DATAA
A[13] => Out.DATAA
A[14] => Out.DATAA
A[15] => Out.DATAA
A[16] => Out.DATAA
A[17] => Out.DATAA
A[18] => Out.DATAA
A[19] => Out.DATAA
A[20] => Out.DATAA
A[21] => Out.DATAA
A[22] => Out.DATAA
A[23] => Out.DATAA
A[24] => Out.DATAA
A[25] => Out.DATAA
A[26] => Out.DATAA
A[27] => Out.DATAA
A[28] => Out.DATAA
A[29] => Out.DATAA
A[30] => Out.DATAA
A[31] => Out.DATAA
B[0] => Out.DATAB
B[1] => Out.DATAB
B[2] => Out.DATAB
B[3] => Out.DATAB
B[4] => Out.DATAB
B[5] => Out.DATAB
B[6] => Out.DATAB
B[7] => Out.DATAB
B[8] => Out.DATAB
B[9] => Out.DATAB
B[10] => Out.DATAB
B[11] => Out.DATAB
B[12] => Out.DATAB
B[13] => Out.DATAB
B[14] => Out.DATAB
B[15] => Out.DATAB
B[16] => Out.DATAB
B[17] => Out.DATAB
B[18] => Out.DATAB
B[19] => Out.DATAB
B[20] => Out.DATAB
B[21] => Out.DATAB
B[22] => Out.DATAB
B[23] => Out.DATAB
B[24] => Out.DATAB
B[25] => Out.DATAB
B[26] => Out.DATAB
B[27] => Out.DATAB
B[28] => Out.DATAB
B[29] => Out.DATAB
B[30] => Out.DATAB
B[31] => Out.DATAB
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Out[0] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= Out.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|MUX2_1:MUX_operand_b
A[0] => Out.DATAA
A[1] => Out.DATAA
A[2] => Out.DATAA
A[3] => Out.DATAA
A[4] => Out.DATAA
A[5] => Out.DATAA
A[6] => Out.DATAA
A[7] => Out.DATAA
A[8] => Out.DATAA
A[9] => Out.DATAA
A[10] => Out.DATAA
A[11] => Out.DATAA
A[12] => Out.DATAA
A[13] => Out.DATAA
A[14] => Out.DATAA
A[15] => Out.DATAA
A[16] => Out.DATAA
A[17] => Out.DATAA
A[18] => Out.DATAA
A[19] => Out.DATAA
A[20] => Out.DATAA
A[21] => Out.DATAA
A[22] => Out.DATAA
A[23] => Out.DATAA
A[24] => Out.DATAA
A[25] => Out.DATAA
A[26] => Out.DATAA
A[27] => Out.DATAA
A[28] => Out.DATAA
A[29] => Out.DATAA
A[30] => Out.DATAA
A[31] => Out.DATAA
B[0] => Out.DATAB
B[1] => Out.DATAB
B[2] => Out.DATAB
B[3] => Out.DATAB
B[4] => Out.DATAB
B[5] => Out.DATAB
B[6] => Out.DATAB
B[7] => Out.DATAB
B[8] => Out.DATAB
B[9] => Out.DATAB
B[10] => Out.DATAB
B[11] => Out.DATAB
B[12] => Out.DATAB
B[13] => Out.DATAB
B[14] => Out.DATAB
B[15] => Out.DATAB
B[16] => Out.DATAB
B[17] => Out.DATAB
B[18] => Out.DATAB
B[19] => Out.DATAB
B[20] => Out.DATAB
B[21] => Out.DATAB
B[22] => Out.DATAB
B[23] => Out.DATAB
B[24] => Out.DATAB
B[25] => Out.DATAB
B[26] => Out.DATAB
B[27] => Out.DATAB
B[28] => Out.DATAB
B[29] => Out.DATAB
B[30] => Out.DATAB
B[31] => Out.DATAB
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Option => Out.OUTPUTSELECT
Out[0] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= Out.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|ALU:ALU
Operation[0] => Operation[0].IN2
Operation[1] => Operation[1].IN1
Operation[2] => Mux0.IN2
Operation[2] => Mux1.IN2
Operation[2] => Mux2.IN2
Operation[2] => Mux3.IN2
Operation[2] => Mux4.IN2
Operation[2] => Mux5.IN2
Operation[2] => Mux6.IN2
Operation[2] => Mux7.IN2
Operation[2] => Mux8.IN2
Operation[2] => Mux9.IN2
Operation[2] => Mux10.IN2
Operation[2] => Mux11.IN2
Operation[2] => Mux12.IN2
Operation[2] => Mux13.IN2
Operation[2] => Mux14.IN2
Operation[2] => Mux15.IN2
Operation[2] => Mux16.IN2
Operation[2] => Mux17.IN2
Operation[2] => Mux18.IN2
Operation[2] => Mux19.IN2
Operation[2] => Mux20.IN2
Operation[2] => Mux21.IN2
Operation[2] => Mux22.IN2
Operation[2] => Mux23.IN2
Operation[2] => Mux24.IN2
Operation[2] => Mux25.IN2
Operation[2] => Mux26.IN2
Operation[2] => Mux27.IN2
Operation[2] => Mux28.IN2
Operation[2] => Mux29.IN2
Operation[2] => Mux30.IN2
Operation[2] => Mux31.IN0
Cin => Cin.IN2
A[0] => A[0].IN4
A[1] => A[1].IN4
A[2] => A[2].IN4
A[3] => A[3].IN4
A[4] => A[4].IN4
A[5] => A[5].IN4
A[6] => A[6].IN4
A[7] => A[7].IN4
A[8] => A[8].IN4
A[9] => A[9].IN4
A[10] => A[10].IN4
A[11] => A[11].IN4
A[12] => A[12].IN4
A[13] => A[13].IN4
A[14] => A[14].IN4
A[15] => A[15].IN4
A[16] => A[16].IN4
A[17] => A[17].IN4
A[18] => A[18].IN4
A[19] => A[19].IN4
A[20] => A[20].IN4
A[21] => A[21].IN4
A[22] => A[22].IN4
A[23] => A[23].IN4
A[24] => A[24].IN4
A[25] => A[25].IN4
A[26] => A[26].IN4
A[27] => A[27].IN4
A[28] => A[28].IN4
A[29] => A[29].IN4
A[30] => A[30].IN4
A[31] => A[31].IN4
B[0] => B[0].IN4
B[1] => B[1].IN4
B[2] => B[2].IN4
B[3] => B[3].IN4
B[4] => B[4].IN4
B[5] => B[5].IN3
B[6] => B[6].IN3
B[7] => B[7].IN3
B[8] => B[8].IN3
B[9] => B[9].IN3
B[10] => B[10].IN3
B[11] => B[11].IN3
B[12] => B[12].IN3
B[13] => B[13].IN3
B[14] => B[14].IN3
B[15] => B[15].IN3
B[16] => B[16].IN3
B[17] => B[17].IN3
B[18] => B[18].IN3
B[19] => B[19].IN3
B[20] => B[20].IN3
B[21] => B[21].IN3
B[22] => B[22].IN3
B[23] => B[23].IN3
B[24] => B[24].IN3
B[25] => B[25].IN3
B[26] => B[26].IN3
B[27] => B[27].IN3
B[28] => B[28].IN3
B[29] => B[29].IN3
B[30] => B[30].IN3
B[31] => B[31].IN3
Result[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
Result[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
Result[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
Result[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
Result[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
Result[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
Result[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
Result[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
Result[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
Result[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
Result[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
Result[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
Result[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
Result[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
Result[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
Result[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
Result[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Result[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Result[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Result[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Result[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Result[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Result[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Result[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Result[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Result[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Result[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Result[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Result[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Result[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Result[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Result[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|ALU:ALU|LU_32bit:LogicUnit
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => B[31].IN1
Operation[0] => Operation[0].IN32
Operation[1] => Operation[1].IN32
Result[0] <= LU_1bit:generate_32bit_LU[0].LU.Result
Result[1] <= LU_1bit:generate_32bit_LU[1].LU.Result
Result[2] <= LU_1bit:generate_32bit_LU[2].LU.Result
Result[3] <= LU_1bit:generate_32bit_LU[3].LU.Result
Result[4] <= LU_1bit:generate_32bit_LU[4].LU.Result
Result[5] <= LU_1bit:generate_32bit_LU[5].LU.Result
Result[6] <= LU_1bit:generate_32bit_LU[6].LU.Result
Result[7] <= LU_1bit:generate_32bit_LU[7].LU.Result
Result[8] <= LU_1bit:generate_32bit_LU[8].LU.Result
Result[9] <= LU_1bit:generate_32bit_LU[9].LU.Result
Result[10] <= LU_1bit:generate_32bit_LU[10].LU.Result
Result[11] <= LU_1bit:generate_32bit_LU[11].LU.Result
Result[12] <= LU_1bit:generate_32bit_LU[12].LU.Result
Result[13] <= LU_1bit:generate_32bit_LU[13].LU.Result
Result[14] <= LU_1bit:generate_32bit_LU[14].LU.Result
Result[15] <= LU_1bit:generate_32bit_LU[15].LU.Result
Result[16] <= LU_1bit:generate_32bit_LU[16].LU.Result
Result[17] <= LU_1bit:generate_32bit_LU[17].LU.Result
Result[18] <= LU_1bit:generate_32bit_LU[18].LU.Result
Result[19] <= LU_1bit:generate_32bit_LU[19].LU.Result
Result[20] <= LU_1bit:generate_32bit_LU[20].LU.Result
Result[21] <= LU_1bit:generate_32bit_LU[21].LU.Result
Result[22] <= LU_1bit:generate_32bit_LU[22].LU.Result
Result[23] <= LU_1bit:generate_32bit_LU[23].LU.Result
Result[24] <= LU_1bit:generate_32bit_LU[24].LU.Result
Result[25] <= LU_1bit:generate_32bit_LU[25].LU.Result
Result[26] <= LU_1bit:generate_32bit_LU[26].LU.Result
Result[27] <= LU_1bit:generate_32bit_LU[27].LU.Result
Result[28] <= LU_1bit:generate_32bit_LU[28].LU.Result
Result[29] <= LU_1bit:generate_32bit_LU[29].LU.Result
Result[30] <= LU_1bit:generate_32bit_LU[30].LU.Result
Result[31] <= LU_1bit:generate_32bit_LU[31].LU.Result


|Single_Cycle|ALU:ALU|LU_32bit:LogicUnit|LU_1bit:generate_32bit_LU[0].LU
A => Result.IN0
A => Result.IN0
A => Result.IN0
B => Result.IN1
B => Result.IN1
B => Result.IN1
Operation[0] => Mux0.IN5
Operation[1] => Mux0.IN4
Result <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|ALU:ALU|LU_32bit:LogicUnit|LU_1bit:generate_32bit_LU[1].LU
A => Result.IN0
A => Result.IN0
A => Result.IN0
B => Result.IN1
B => Result.IN1
B => Result.IN1
Operation[0] => Mux0.IN5
Operation[1] => Mux0.IN4
Result <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|ALU:ALU|LU_32bit:LogicUnit|LU_1bit:generate_32bit_LU[2].LU
A => Result.IN0
A => Result.IN0
A => Result.IN0
B => Result.IN1
B => Result.IN1
B => Result.IN1
Operation[0] => Mux0.IN5
Operation[1] => Mux0.IN4
Result <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|ALU:ALU|LU_32bit:LogicUnit|LU_1bit:generate_32bit_LU[3].LU
A => Result.IN0
A => Result.IN0
A => Result.IN0
B => Result.IN1
B => Result.IN1
B => Result.IN1
Operation[0] => Mux0.IN5
Operation[1] => Mux0.IN4
Result <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|ALU:ALU|LU_32bit:LogicUnit|LU_1bit:generate_32bit_LU[4].LU
A => Result.IN0
A => Result.IN0
A => Result.IN0
B => Result.IN1
B => Result.IN1
B => Result.IN1
Operation[0] => Mux0.IN5
Operation[1] => Mux0.IN4
Result <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|ALU:ALU|LU_32bit:LogicUnit|LU_1bit:generate_32bit_LU[5].LU
A => Result.IN0
A => Result.IN0
A => Result.IN0
B => Result.IN1
B => Result.IN1
B => Result.IN1
Operation[0] => Mux0.IN5
Operation[1] => Mux0.IN4
Result <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|ALU:ALU|LU_32bit:LogicUnit|LU_1bit:generate_32bit_LU[6].LU
A => Result.IN0
A => Result.IN0
A => Result.IN0
B => Result.IN1
B => Result.IN1
B => Result.IN1
Operation[0] => Mux0.IN5
Operation[1] => Mux0.IN4
Result <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|ALU:ALU|LU_32bit:LogicUnit|LU_1bit:generate_32bit_LU[7].LU
A => Result.IN0
A => Result.IN0
A => Result.IN0
B => Result.IN1
B => Result.IN1
B => Result.IN1
Operation[0] => Mux0.IN5
Operation[1] => Mux0.IN4
Result <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|ALU:ALU|LU_32bit:LogicUnit|LU_1bit:generate_32bit_LU[8].LU
A => Result.IN0
A => Result.IN0
A => Result.IN0
B => Result.IN1
B => Result.IN1
B => Result.IN1
Operation[0] => Mux0.IN5
Operation[1] => Mux0.IN4
Result <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|ALU:ALU|LU_32bit:LogicUnit|LU_1bit:generate_32bit_LU[9].LU
A => Result.IN0
A => Result.IN0
A => Result.IN0
B => Result.IN1
B => Result.IN1
B => Result.IN1
Operation[0] => Mux0.IN5
Operation[1] => Mux0.IN4
Result <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|ALU:ALU|LU_32bit:LogicUnit|LU_1bit:generate_32bit_LU[10].LU
A => Result.IN0
A => Result.IN0
A => Result.IN0
B => Result.IN1
B => Result.IN1
B => Result.IN1
Operation[0] => Mux0.IN5
Operation[1] => Mux0.IN4
Result <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|ALU:ALU|LU_32bit:LogicUnit|LU_1bit:generate_32bit_LU[11].LU
A => Result.IN0
A => Result.IN0
A => Result.IN0
B => Result.IN1
B => Result.IN1
B => Result.IN1
Operation[0] => Mux0.IN5
Operation[1] => Mux0.IN4
Result <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|ALU:ALU|LU_32bit:LogicUnit|LU_1bit:generate_32bit_LU[12].LU
A => Result.IN0
A => Result.IN0
A => Result.IN0
B => Result.IN1
B => Result.IN1
B => Result.IN1
Operation[0] => Mux0.IN5
Operation[1] => Mux0.IN4
Result <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|ALU:ALU|LU_32bit:LogicUnit|LU_1bit:generate_32bit_LU[13].LU
A => Result.IN0
A => Result.IN0
A => Result.IN0
B => Result.IN1
B => Result.IN1
B => Result.IN1
Operation[0] => Mux0.IN5
Operation[1] => Mux0.IN4
Result <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|ALU:ALU|LU_32bit:LogicUnit|LU_1bit:generate_32bit_LU[14].LU
A => Result.IN0
A => Result.IN0
A => Result.IN0
B => Result.IN1
B => Result.IN1
B => Result.IN1
Operation[0] => Mux0.IN5
Operation[1] => Mux0.IN4
Result <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|ALU:ALU|LU_32bit:LogicUnit|LU_1bit:generate_32bit_LU[15].LU
A => Result.IN0
A => Result.IN0
A => Result.IN0
B => Result.IN1
B => Result.IN1
B => Result.IN1
Operation[0] => Mux0.IN5
Operation[1] => Mux0.IN4
Result <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|ALU:ALU|LU_32bit:LogicUnit|LU_1bit:generate_32bit_LU[16].LU
A => Result.IN0
A => Result.IN0
A => Result.IN0
B => Result.IN1
B => Result.IN1
B => Result.IN1
Operation[0] => Mux0.IN5
Operation[1] => Mux0.IN4
Result <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|ALU:ALU|LU_32bit:LogicUnit|LU_1bit:generate_32bit_LU[17].LU
A => Result.IN0
A => Result.IN0
A => Result.IN0
B => Result.IN1
B => Result.IN1
B => Result.IN1
Operation[0] => Mux0.IN5
Operation[1] => Mux0.IN4
Result <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|ALU:ALU|LU_32bit:LogicUnit|LU_1bit:generate_32bit_LU[18].LU
A => Result.IN0
A => Result.IN0
A => Result.IN0
B => Result.IN1
B => Result.IN1
B => Result.IN1
Operation[0] => Mux0.IN5
Operation[1] => Mux0.IN4
Result <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|ALU:ALU|LU_32bit:LogicUnit|LU_1bit:generate_32bit_LU[19].LU
A => Result.IN0
A => Result.IN0
A => Result.IN0
B => Result.IN1
B => Result.IN1
B => Result.IN1
Operation[0] => Mux0.IN5
Operation[1] => Mux0.IN4
Result <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|ALU:ALU|LU_32bit:LogicUnit|LU_1bit:generate_32bit_LU[20].LU
A => Result.IN0
A => Result.IN0
A => Result.IN0
B => Result.IN1
B => Result.IN1
B => Result.IN1
Operation[0] => Mux0.IN5
Operation[1] => Mux0.IN4
Result <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|ALU:ALU|LU_32bit:LogicUnit|LU_1bit:generate_32bit_LU[21].LU
A => Result.IN0
A => Result.IN0
A => Result.IN0
B => Result.IN1
B => Result.IN1
B => Result.IN1
Operation[0] => Mux0.IN5
Operation[1] => Mux0.IN4
Result <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|ALU:ALU|LU_32bit:LogicUnit|LU_1bit:generate_32bit_LU[22].LU
A => Result.IN0
A => Result.IN0
A => Result.IN0
B => Result.IN1
B => Result.IN1
B => Result.IN1
Operation[0] => Mux0.IN5
Operation[1] => Mux0.IN4
Result <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|ALU:ALU|LU_32bit:LogicUnit|LU_1bit:generate_32bit_LU[23].LU
A => Result.IN0
A => Result.IN0
A => Result.IN0
B => Result.IN1
B => Result.IN1
B => Result.IN1
Operation[0] => Mux0.IN5
Operation[1] => Mux0.IN4
Result <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|ALU:ALU|LU_32bit:LogicUnit|LU_1bit:generate_32bit_LU[24].LU
A => Result.IN0
A => Result.IN0
A => Result.IN0
B => Result.IN1
B => Result.IN1
B => Result.IN1
Operation[0] => Mux0.IN5
Operation[1] => Mux0.IN4
Result <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|ALU:ALU|LU_32bit:LogicUnit|LU_1bit:generate_32bit_LU[25].LU
A => Result.IN0
A => Result.IN0
A => Result.IN0
B => Result.IN1
B => Result.IN1
B => Result.IN1
Operation[0] => Mux0.IN5
Operation[1] => Mux0.IN4
Result <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|ALU:ALU|LU_32bit:LogicUnit|LU_1bit:generate_32bit_LU[26].LU
A => Result.IN0
A => Result.IN0
A => Result.IN0
B => Result.IN1
B => Result.IN1
B => Result.IN1
Operation[0] => Mux0.IN5
Operation[1] => Mux0.IN4
Result <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|ALU:ALU|LU_32bit:LogicUnit|LU_1bit:generate_32bit_LU[27].LU
A => Result.IN0
A => Result.IN0
A => Result.IN0
B => Result.IN1
B => Result.IN1
B => Result.IN1
Operation[0] => Mux0.IN5
Operation[1] => Mux0.IN4
Result <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|ALU:ALU|LU_32bit:LogicUnit|LU_1bit:generate_32bit_LU[28].LU
A => Result.IN0
A => Result.IN0
A => Result.IN0
B => Result.IN1
B => Result.IN1
B => Result.IN1
Operation[0] => Mux0.IN5
Operation[1] => Mux0.IN4
Result <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|ALU:ALU|LU_32bit:LogicUnit|LU_1bit:generate_32bit_LU[29].LU
A => Result.IN0
A => Result.IN0
A => Result.IN0
B => Result.IN1
B => Result.IN1
B => Result.IN1
Operation[0] => Mux0.IN5
Operation[1] => Mux0.IN4
Result <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|ALU:ALU|LU_32bit:LogicUnit|LU_1bit:generate_32bit_LU[30].LU
A => Result.IN0
A => Result.IN0
A => Result.IN0
B => Result.IN1
B => Result.IN1
B => Result.IN1
Operation[0] => Mux0.IN5
Operation[1] => Mux0.IN4
Result <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|ALU:ALU|LU_32bit:LogicUnit|LU_1bit:generate_32bit_LU[31].LU
A => Result.IN0
A => Result.IN0
A => Result.IN0
B => Result.IN1
B => Result.IN1
B => Result.IN1
Operation[0] => Mux0.IN5
Operation[1] => Mux0.IN4
Result <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|ALU:ALU|AU:Adder
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
B[0] => B_checked.IN0
B[1] => B_checked.IN0
B[2] => B_checked.IN0
B[3] => B_checked.IN0
B[4] => B_checked.IN0
B[5] => B_checked.IN0
B[6] => B_checked.IN0
B[7] => B_checked.IN0
B[8] => B_checked.IN0
B[9] => B_checked.IN0
B[10] => B_checked.IN0
B[11] => B_checked.IN0
B[12] => B_checked.IN0
B[13] => B_checked.IN0
B[14] => B_checked.IN0
B[15] => B_checked.IN0
B[16] => B_checked.IN0
B[17] => B_checked.IN0
B[18] => B_checked.IN0
B[19] => B_checked.IN0
B[20] => B_checked.IN0
B[21] => B_checked.IN0
B[22] => B_checked.IN0
B[23] => B_checked.IN0
B[24] => B_checked.IN0
B[25] => B_checked.IN0
B[26] => B_checked.IN0
B[27] => B_checked.IN0
B[28] => B_checked.IN0
B[29] => B_checked.IN0
B[30] => B_checked.IN0
B[31] => B_checked.IN0
Cin => Cin.IN1
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE
Sum[0] <= CLA_16bit:CLA0.Sum
Sum[1] <= CLA_16bit:CLA0.Sum
Sum[2] <= CLA_16bit:CLA0.Sum
Sum[3] <= CLA_16bit:CLA0.Sum
Sum[4] <= CLA_16bit:CLA0.Sum
Sum[5] <= CLA_16bit:CLA0.Sum
Sum[6] <= CLA_16bit:CLA0.Sum
Sum[7] <= CLA_16bit:CLA0.Sum
Sum[8] <= CLA_16bit:CLA0.Sum
Sum[9] <= CLA_16bit:CLA0.Sum
Sum[10] <= CLA_16bit:CLA0.Sum
Sum[11] <= CLA_16bit:CLA0.Sum
Sum[12] <= CLA_16bit:CLA0.Sum
Sum[13] <= CLA_16bit:CLA0.Sum
Sum[14] <= CLA_16bit:CLA0.Sum
Sum[15] <= CLA_16bit:CLA0.Sum
Sum[16] <= CLA_16bit:CLA1.Sum
Sum[17] <= CLA_16bit:CLA1.Sum
Sum[18] <= CLA_16bit:CLA1.Sum
Sum[19] <= CLA_16bit:CLA1.Sum
Sum[20] <= CLA_16bit:CLA1.Sum
Sum[21] <= CLA_16bit:CLA1.Sum
Sum[22] <= CLA_16bit:CLA1.Sum
Sum[23] <= CLA_16bit:CLA1.Sum
Sum[24] <= CLA_16bit:CLA1.Sum
Sum[25] <= CLA_16bit:CLA1.Sum
Sum[26] <= CLA_16bit:CLA1.Sum
Sum[27] <= CLA_16bit:CLA1.Sum
Sum[28] <= CLA_16bit:CLA1.Sum
Sum[29] <= CLA_16bit:CLA1.Sum
Sum[30] <= CLA_16bit:CLA1.Sum
Sum[31] <= CLA_16bit:CLA1.Sum


|Single_Cycle|ALU:ALU|AU:Adder|CLA_16bit:CLA0
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
Cin => Cin.IN1
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= C.DB_MAX_OUTPUT_PORT_TYPE
Sum[0] <= CLA_4bit:generate_16bit_CLA[0].CLA.Sum
Sum[1] <= CLA_4bit:generate_16bit_CLA[0].CLA.Sum
Sum[2] <= CLA_4bit:generate_16bit_CLA[0].CLA.Sum
Sum[3] <= CLA_4bit:generate_16bit_CLA[0].CLA.Sum
Sum[4] <= CLA_4bit:generate_16bit_CLA[1].CLA.Sum
Sum[5] <= CLA_4bit:generate_16bit_CLA[1].CLA.Sum
Sum[6] <= CLA_4bit:generate_16bit_CLA[1].CLA.Sum
Sum[7] <= CLA_4bit:generate_16bit_CLA[1].CLA.Sum
Sum[8] <= CLA_4bit:generate_16bit_CLA[2].CLA.Sum
Sum[9] <= CLA_4bit:generate_16bit_CLA[2].CLA.Sum
Sum[10] <= CLA_4bit:generate_16bit_CLA[2].CLA.Sum
Sum[11] <= CLA_4bit:generate_16bit_CLA[2].CLA.Sum
Sum[12] <= CLA_4bit:generate_16bit_CLA[3].CLA.Sum
Sum[13] <= CLA_4bit:generate_16bit_CLA[3].CLA.Sum
Sum[14] <= CLA_4bit:generate_16bit_CLA[3].CLA.Sum
Sum[15] <= CLA_4bit:generate_16bit_CLA[3].CLA.Sum


|Single_Cycle|ALU:ALU|AU:Adder|CLA_16bit:CLA0|CLA_4bit:generate_16bit_CLA[0].CLA
A[0] => P[0].IN0
A[0] => G[0].IN0
A[0] => Sum.IN0
A[1] => P[1].IN0
A[1] => G[1].IN0
A[1] => Sum.IN0
A[2] => P[2].IN0
A[2] => G[2].IN0
A[2] => Sum.IN0
A[3] => P[3].IN0
A[3] => G[3].IN0
A[3] => Sum.IN0
B[0] => P[0].IN1
B[0] => G[0].IN1
B[0] => Sum.IN1
B[1] => P[1].IN1
B[1] => G[1].IN1
B[1] => Sum.IN1
B[2] => P[2].IN1
B[2] => G[2].IN1
B[2] => Sum.IN1
B[3] => P[3].IN1
B[3] => G[3].IN1
B[3] => Sum.IN1
Cin => C.IN1
Cin => C.IN1
Cin => C.IN1
Cin => C.IN1
Cin => Sum.IN1
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= C.DB_MAX_OUTPUT_PORT_TYPE
Sum[0] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[1] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[2] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[3] <= Sum.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|ALU:ALU|AU:Adder|CLA_16bit:CLA0|CLA_4bit:generate_16bit_CLA[1].CLA
A[0] => P[0].IN0
A[0] => G[0].IN0
A[0] => Sum.IN0
A[1] => P[1].IN0
A[1] => G[1].IN0
A[1] => Sum.IN0
A[2] => P[2].IN0
A[2] => G[2].IN0
A[2] => Sum.IN0
A[3] => P[3].IN0
A[3] => G[3].IN0
A[3] => Sum.IN0
B[0] => P[0].IN1
B[0] => G[0].IN1
B[0] => Sum.IN1
B[1] => P[1].IN1
B[1] => G[1].IN1
B[1] => Sum.IN1
B[2] => P[2].IN1
B[2] => G[2].IN1
B[2] => Sum.IN1
B[3] => P[3].IN1
B[3] => G[3].IN1
B[3] => Sum.IN1
Cin => C.IN1
Cin => C.IN1
Cin => C.IN1
Cin => C.IN1
Cin => Sum.IN1
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= C.DB_MAX_OUTPUT_PORT_TYPE
Sum[0] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[1] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[2] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[3] <= Sum.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|ALU:ALU|AU:Adder|CLA_16bit:CLA0|CLA_4bit:generate_16bit_CLA[2].CLA
A[0] => P[0].IN0
A[0] => G[0].IN0
A[0] => Sum.IN0
A[1] => P[1].IN0
A[1] => G[1].IN0
A[1] => Sum.IN0
A[2] => P[2].IN0
A[2] => G[2].IN0
A[2] => Sum.IN0
A[3] => P[3].IN0
A[3] => G[3].IN0
A[3] => Sum.IN0
B[0] => P[0].IN1
B[0] => G[0].IN1
B[0] => Sum.IN1
B[1] => P[1].IN1
B[1] => G[1].IN1
B[1] => Sum.IN1
B[2] => P[2].IN1
B[2] => G[2].IN1
B[2] => Sum.IN1
B[3] => P[3].IN1
B[3] => G[3].IN1
B[3] => Sum.IN1
Cin => C.IN1
Cin => C.IN1
Cin => C.IN1
Cin => C.IN1
Cin => Sum.IN1
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= C.DB_MAX_OUTPUT_PORT_TYPE
Sum[0] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[1] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[2] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[3] <= Sum.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|ALU:ALU|AU:Adder|CLA_16bit:CLA0|CLA_4bit:generate_16bit_CLA[3].CLA
A[0] => P[0].IN0
A[0] => G[0].IN0
A[0] => Sum.IN0
A[1] => P[1].IN0
A[1] => G[1].IN0
A[1] => Sum.IN0
A[2] => P[2].IN0
A[2] => G[2].IN0
A[2] => Sum.IN0
A[3] => P[3].IN0
A[3] => G[3].IN0
A[3] => Sum.IN0
B[0] => P[0].IN1
B[0] => G[0].IN1
B[0] => Sum.IN1
B[1] => P[1].IN1
B[1] => G[1].IN1
B[1] => Sum.IN1
B[2] => P[2].IN1
B[2] => G[2].IN1
B[2] => Sum.IN1
B[3] => P[3].IN1
B[3] => G[3].IN1
B[3] => Sum.IN1
Cin => C.IN1
Cin => C.IN1
Cin => C.IN1
Cin => C.IN1
Cin => Sum.IN1
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= C.DB_MAX_OUTPUT_PORT_TYPE
Sum[0] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[1] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[2] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[3] <= Sum.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|ALU:ALU|AU:Adder|CLA_16bit:CLA1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
Cin => Cin.IN1
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= C.DB_MAX_OUTPUT_PORT_TYPE
Sum[0] <= CLA_4bit:generate_16bit_CLA[0].CLA.Sum
Sum[1] <= CLA_4bit:generate_16bit_CLA[0].CLA.Sum
Sum[2] <= CLA_4bit:generate_16bit_CLA[0].CLA.Sum
Sum[3] <= CLA_4bit:generate_16bit_CLA[0].CLA.Sum
Sum[4] <= CLA_4bit:generate_16bit_CLA[1].CLA.Sum
Sum[5] <= CLA_4bit:generate_16bit_CLA[1].CLA.Sum
Sum[6] <= CLA_4bit:generate_16bit_CLA[1].CLA.Sum
Sum[7] <= CLA_4bit:generate_16bit_CLA[1].CLA.Sum
Sum[8] <= CLA_4bit:generate_16bit_CLA[2].CLA.Sum
Sum[9] <= CLA_4bit:generate_16bit_CLA[2].CLA.Sum
Sum[10] <= CLA_4bit:generate_16bit_CLA[2].CLA.Sum
Sum[11] <= CLA_4bit:generate_16bit_CLA[2].CLA.Sum
Sum[12] <= CLA_4bit:generate_16bit_CLA[3].CLA.Sum
Sum[13] <= CLA_4bit:generate_16bit_CLA[3].CLA.Sum
Sum[14] <= CLA_4bit:generate_16bit_CLA[3].CLA.Sum
Sum[15] <= CLA_4bit:generate_16bit_CLA[3].CLA.Sum


|Single_Cycle|ALU:ALU|AU:Adder|CLA_16bit:CLA1|CLA_4bit:generate_16bit_CLA[0].CLA
A[0] => P[0].IN0
A[0] => G[0].IN0
A[0] => Sum.IN0
A[1] => P[1].IN0
A[1] => G[1].IN0
A[1] => Sum.IN0
A[2] => P[2].IN0
A[2] => G[2].IN0
A[2] => Sum.IN0
A[3] => P[3].IN0
A[3] => G[3].IN0
A[3] => Sum.IN0
B[0] => P[0].IN1
B[0] => G[0].IN1
B[0] => Sum.IN1
B[1] => P[1].IN1
B[1] => G[1].IN1
B[1] => Sum.IN1
B[2] => P[2].IN1
B[2] => G[2].IN1
B[2] => Sum.IN1
B[3] => P[3].IN1
B[3] => G[3].IN1
B[3] => Sum.IN1
Cin => C.IN1
Cin => C.IN1
Cin => C.IN1
Cin => C.IN1
Cin => Sum.IN1
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= C.DB_MAX_OUTPUT_PORT_TYPE
Sum[0] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[1] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[2] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[3] <= Sum.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|ALU:ALU|AU:Adder|CLA_16bit:CLA1|CLA_4bit:generate_16bit_CLA[1].CLA
A[0] => P[0].IN0
A[0] => G[0].IN0
A[0] => Sum.IN0
A[1] => P[1].IN0
A[1] => G[1].IN0
A[1] => Sum.IN0
A[2] => P[2].IN0
A[2] => G[2].IN0
A[2] => Sum.IN0
A[3] => P[3].IN0
A[3] => G[3].IN0
A[3] => Sum.IN0
B[0] => P[0].IN1
B[0] => G[0].IN1
B[0] => Sum.IN1
B[1] => P[1].IN1
B[1] => G[1].IN1
B[1] => Sum.IN1
B[2] => P[2].IN1
B[2] => G[2].IN1
B[2] => Sum.IN1
B[3] => P[3].IN1
B[3] => G[3].IN1
B[3] => Sum.IN1
Cin => C.IN1
Cin => C.IN1
Cin => C.IN1
Cin => C.IN1
Cin => Sum.IN1
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= C.DB_MAX_OUTPUT_PORT_TYPE
Sum[0] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[1] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[2] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[3] <= Sum.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|ALU:ALU|AU:Adder|CLA_16bit:CLA1|CLA_4bit:generate_16bit_CLA[2].CLA
A[0] => P[0].IN0
A[0] => G[0].IN0
A[0] => Sum.IN0
A[1] => P[1].IN0
A[1] => G[1].IN0
A[1] => Sum.IN0
A[2] => P[2].IN0
A[2] => G[2].IN0
A[2] => Sum.IN0
A[3] => P[3].IN0
A[3] => G[3].IN0
A[3] => Sum.IN0
B[0] => P[0].IN1
B[0] => G[0].IN1
B[0] => Sum.IN1
B[1] => P[1].IN1
B[1] => G[1].IN1
B[1] => Sum.IN1
B[2] => P[2].IN1
B[2] => G[2].IN1
B[2] => Sum.IN1
B[3] => P[3].IN1
B[3] => G[3].IN1
B[3] => Sum.IN1
Cin => C.IN1
Cin => C.IN1
Cin => C.IN1
Cin => C.IN1
Cin => Sum.IN1
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= C.DB_MAX_OUTPUT_PORT_TYPE
Sum[0] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[1] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[2] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[3] <= Sum.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|ALU:ALU|AU:Adder|CLA_16bit:CLA1|CLA_4bit:generate_16bit_CLA[3].CLA
A[0] => P[0].IN0
A[0] => G[0].IN0
A[0] => Sum.IN0
A[1] => P[1].IN0
A[1] => G[1].IN0
A[1] => Sum.IN0
A[2] => P[2].IN0
A[2] => G[2].IN0
A[2] => Sum.IN0
A[3] => P[3].IN0
A[3] => G[3].IN0
A[3] => Sum.IN0
B[0] => P[0].IN1
B[0] => G[0].IN1
B[0] => Sum.IN1
B[1] => P[1].IN1
B[1] => G[1].IN1
B[1] => Sum.IN1
B[2] => P[2].IN1
B[2] => G[2].IN1
B[2] => Sum.IN1
B[3] => P[3].IN1
B[3] => G[3].IN1
B[3] => Sum.IN1
Cin => C.IN1
Cin => C.IN1
Cin => C.IN1
Cin => C.IN1
Cin => Sum.IN1
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= C.DB_MAX_OUTPUT_PORT_TYPE
Sum[0] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[1] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[2] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[3] <= Sum.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|ALU:ALU|barrel_shifter_32:shifter
data[0] => data[0].IN2
data[1] => data[1].IN2
data[2] => data[2].IN2
data[3] => data[3].IN2
data[4] => data[4].IN2
data[5] => data[5].IN2
data[6] => data[6].IN2
data[7] => data[7].IN2
data[8] => data[8].IN2
data[9] => data[9].IN2
data[10] => data[10].IN2
data[11] => data[11].IN2
data[12] => data[12].IN2
data[13] => data[13].IN2
data[14] => data[14].IN2
data[15] => data[15].IN2
data[16] => data[16].IN2
data[17] => data[17].IN2
data[18] => data[18].IN2
data[19] => data[19].IN2
data[20] => data[20].IN2
data[21] => data[21].IN2
data[22] => data[22].IN2
data[23] => data[23].IN2
data[24] => data[24].IN2
data[25] => data[25].IN2
data[26] => data[26].IN2
data[27] => data[27].IN2
data[28] => data[28].IN2
data[29] => data[29].IN2
data[30] => data[30].IN2
data[31] => data[31].IN2
amt[0] => amt[0].IN2
amt[1] => amt[1].IN2
amt[2] => amt[2].IN2
amt[3] => amt[3].IN2
amt[4] => amt[4].IN2
dir_lr => out.OUTPUTSELECT
dir_lr => out.OUTPUTSELECT
dir_lr => out.OUTPUTSELECT
dir_lr => out.OUTPUTSELECT
dir_lr => out.OUTPUTSELECT
dir_lr => out.OUTPUTSELECT
dir_lr => out.OUTPUTSELECT
dir_lr => out.OUTPUTSELECT
dir_lr => out.OUTPUTSELECT
dir_lr => out.OUTPUTSELECT
dir_lr => out.OUTPUTSELECT
dir_lr => out.OUTPUTSELECT
dir_lr => out.OUTPUTSELECT
dir_lr => out.OUTPUTSELECT
dir_lr => out.OUTPUTSELECT
dir_lr => out.OUTPUTSELECT
dir_lr => out.OUTPUTSELECT
dir_lr => out.OUTPUTSELECT
dir_lr => out.OUTPUTSELECT
dir_lr => out.OUTPUTSELECT
dir_lr => out.OUTPUTSELECT
dir_lr => out.OUTPUTSELECT
dir_lr => out.OUTPUTSELECT
dir_lr => out.OUTPUTSELECT
dir_lr => out.OUTPUTSELECT
dir_lr => out.OUTPUTSELECT
dir_lr => out.OUTPUTSELECT
dir_lr => out.OUTPUTSELECT
dir_lr => out.OUTPUTSELECT
dir_lr => out.OUTPUTSELECT
dir_lr => out.OUTPUTSELECT
dir_lr => out.OUTPUTSELECT
type_shift => type_shift.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|ALU:ALU|barrel_shifter_32:shifter|barrel_shifter_right_32:bsr
data[0] => s0[0].DATAA
data[1] => s0[1].DATAA
data[1] => s0[0].DATAB
data[2] => s0[2].DATAA
data[2] => s0[1].DATAB
data[3] => s0[3].DATAA
data[3] => s0[2].DATAB
data[4] => s0[4].DATAA
data[4] => s0[3].DATAB
data[5] => s0[5].DATAA
data[5] => s0[4].DATAB
data[6] => s0[6].DATAA
data[6] => s0[5].DATAB
data[7] => s0[7].DATAA
data[7] => s0[6].DATAB
data[8] => s0[8].DATAA
data[8] => s0[7].DATAB
data[9] => s0[9].DATAA
data[9] => s0[8].DATAB
data[10] => s0[10].DATAA
data[10] => s0[9].DATAB
data[11] => s0[11].DATAA
data[11] => s0[10].DATAB
data[12] => s0[12].DATAA
data[12] => s0[11].DATAB
data[13] => s0[13].DATAA
data[13] => s0[12].DATAB
data[14] => s0[14].DATAA
data[14] => s0[13].DATAB
data[15] => s0[15].DATAA
data[15] => s0[14].DATAB
data[16] => s0[16].DATAA
data[16] => s0[15].DATAB
data[17] => s0[17].DATAA
data[17] => s0[16].DATAB
data[18] => s0[18].DATAA
data[18] => s0[17].DATAB
data[19] => s0[19].DATAA
data[19] => s0[18].DATAB
data[20] => s0[20].DATAA
data[20] => s0[19].DATAB
data[21] => s0[21].DATAA
data[21] => s0[20].DATAB
data[22] => s0[22].DATAA
data[22] => s0[21].DATAB
data[23] => s0[23].DATAA
data[23] => s0[22].DATAB
data[24] => s0[24].DATAA
data[24] => s0[23].DATAB
data[25] => s0[25].DATAA
data[25] => s0[24].DATAB
data[26] => s0[26].DATAA
data[26] => s0[25].DATAB
data[27] => s0[27].DATAA
data[27] => s0[26].DATAB
data[28] => s0[28].DATAA
data[28] => s0[27].DATAB
data[29] => s0[29].DATAA
data[29] => s0[28].DATAB
data[30] => s0[30].DATAA
data[30] => s0[29].DATAB
data[31] => s0.DATAB
data[31] => s0[31].DATAA
data[31] => s0[30].DATAB
type_shift => s0.OUTPUTSELECT
type_shift => s1.OUTPUTSELECT
type_shift => s2.OUTPUTSELECT
type_shift => s3.OUTPUTSELECT
type_shift => out.OUTPUTSELECT
amt[0] => s0[31].OUTPUTSELECT
amt[0] => s0[30].OUTPUTSELECT
amt[0] => s0[29].OUTPUTSELECT
amt[0] => s0[28].OUTPUTSELECT
amt[0] => s0[27].OUTPUTSELECT
amt[0] => s0[26].OUTPUTSELECT
amt[0] => s0[25].OUTPUTSELECT
amt[0] => s0[24].OUTPUTSELECT
amt[0] => s0[23].OUTPUTSELECT
amt[0] => s0[22].OUTPUTSELECT
amt[0] => s0[21].OUTPUTSELECT
amt[0] => s0[20].OUTPUTSELECT
amt[0] => s0[19].OUTPUTSELECT
amt[0] => s0[18].OUTPUTSELECT
amt[0] => s0[17].OUTPUTSELECT
amt[0] => s0[16].OUTPUTSELECT
amt[0] => s0[15].OUTPUTSELECT
amt[0] => s0[14].OUTPUTSELECT
amt[0] => s0[13].OUTPUTSELECT
amt[0] => s0[12].OUTPUTSELECT
amt[0] => s0[11].OUTPUTSELECT
amt[0] => s0[10].OUTPUTSELECT
amt[0] => s0[9].OUTPUTSELECT
amt[0] => s0[8].OUTPUTSELECT
amt[0] => s0[7].OUTPUTSELECT
amt[0] => s0[6].OUTPUTSELECT
amt[0] => s0[5].OUTPUTSELECT
amt[0] => s0[4].OUTPUTSELECT
amt[0] => s0[3].OUTPUTSELECT
amt[0] => s0[2].OUTPUTSELECT
amt[0] => s0[1].OUTPUTSELECT
amt[0] => s0[0].OUTPUTSELECT
amt[1] => s1[31].OUTPUTSELECT
amt[1] => s1[30].OUTPUTSELECT
amt[1] => s1[29].OUTPUTSELECT
amt[1] => s1[28].OUTPUTSELECT
amt[1] => s1[27].OUTPUTSELECT
amt[1] => s1[26].OUTPUTSELECT
amt[1] => s1[25].OUTPUTSELECT
amt[1] => s1[24].OUTPUTSELECT
amt[1] => s1[23].OUTPUTSELECT
amt[1] => s1[22].OUTPUTSELECT
amt[1] => s1[21].OUTPUTSELECT
amt[1] => s1[20].OUTPUTSELECT
amt[1] => s1[19].OUTPUTSELECT
amt[1] => s1[18].OUTPUTSELECT
amt[1] => s1[17].OUTPUTSELECT
amt[1] => s1[16].OUTPUTSELECT
amt[1] => s1[15].OUTPUTSELECT
amt[1] => s1[14].OUTPUTSELECT
amt[1] => s1[13].OUTPUTSELECT
amt[1] => s1[12].OUTPUTSELECT
amt[1] => s1[11].OUTPUTSELECT
amt[1] => s1[10].OUTPUTSELECT
amt[1] => s1[9].OUTPUTSELECT
amt[1] => s1[8].OUTPUTSELECT
amt[1] => s1[7].OUTPUTSELECT
amt[1] => s1[6].OUTPUTSELECT
amt[1] => s1[5].OUTPUTSELECT
amt[1] => s1[4].OUTPUTSELECT
amt[1] => s1[3].OUTPUTSELECT
amt[1] => s1[2].OUTPUTSELECT
amt[1] => s1[1].OUTPUTSELECT
amt[1] => s1[0].OUTPUTSELECT
amt[2] => s2[31].OUTPUTSELECT
amt[2] => s2[30].OUTPUTSELECT
amt[2] => s2[29].OUTPUTSELECT
amt[2] => s2[28].OUTPUTSELECT
amt[2] => s2[27].OUTPUTSELECT
amt[2] => s2[26].OUTPUTSELECT
amt[2] => s2[25].OUTPUTSELECT
amt[2] => s2[24].OUTPUTSELECT
amt[2] => s2[23].OUTPUTSELECT
amt[2] => s2[22].OUTPUTSELECT
amt[2] => s2[21].OUTPUTSELECT
amt[2] => s2[20].OUTPUTSELECT
amt[2] => s2[19].OUTPUTSELECT
amt[2] => s2[18].OUTPUTSELECT
amt[2] => s2[17].OUTPUTSELECT
amt[2] => s2[16].OUTPUTSELECT
amt[2] => s2[15].OUTPUTSELECT
amt[2] => s2[14].OUTPUTSELECT
amt[2] => s2[13].OUTPUTSELECT
amt[2] => s2[12].OUTPUTSELECT
amt[2] => s2[11].OUTPUTSELECT
amt[2] => s2[10].OUTPUTSELECT
amt[2] => s2[9].OUTPUTSELECT
amt[2] => s2[8].OUTPUTSELECT
amt[2] => s2[7].OUTPUTSELECT
amt[2] => s2[6].OUTPUTSELECT
amt[2] => s2[5].OUTPUTSELECT
amt[2] => s2[4].OUTPUTSELECT
amt[2] => s2[3].OUTPUTSELECT
amt[2] => s2[2].OUTPUTSELECT
amt[2] => s2[1].OUTPUTSELECT
amt[2] => s2[0].OUTPUTSELECT
amt[3] => s3[31].OUTPUTSELECT
amt[3] => s3[30].OUTPUTSELECT
amt[3] => s3[29].OUTPUTSELECT
amt[3] => s3[28].OUTPUTSELECT
amt[3] => s3[27].OUTPUTSELECT
amt[3] => s3[26].OUTPUTSELECT
amt[3] => s3[25].OUTPUTSELECT
amt[3] => s3[24].OUTPUTSELECT
amt[3] => s3[23].OUTPUTSELECT
amt[3] => s3[22].OUTPUTSELECT
amt[3] => s3[21].OUTPUTSELECT
amt[3] => s3[20].OUTPUTSELECT
amt[3] => s3[19].OUTPUTSELECT
amt[3] => s3[18].OUTPUTSELECT
amt[3] => s3[17].OUTPUTSELECT
amt[3] => s3[16].OUTPUTSELECT
amt[3] => s3[15].OUTPUTSELECT
amt[3] => s3[14].OUTPUTSELECT
amt[3] => s3[13].OUTPUTSELECT
amt[3] => s3[12].OUTPUTSELECT
amt[3] => s3[11].OUTPUTSELECT
amt[3] => s3[10].OUTPUTSELECT
amt[3] => s3[9].OUTPUTSELECT
amt[3] => s3[8].OUTPUTSELECT
amt[3] => s3[7].OUTPUTSELECT
amt[3] => s3[6].OUTPUTSELECT
amt[3] => s3[5].OUTPUTSELECT
amt[3] => s3[4].OUTPUTSELECT
amt[3] => s3[3].OUTPUTSELECT
amt[3] => s3[2].OUTPUTSELECT
amt[3] => s3[1].OUTPUTSELECT
amt[3] => s3[0].OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|ALU:ALU|barrel_shifter_32:shifter|barrel_shifter_left_32:bsl
data[0] => s0[1].DATAB
data[0] => s0[0].DATAA
data[1] => s0[2].DATAB
data[1] => s0[1].DATAA
data[2] => s0[3].DATAB
data[2] => s0[2].DATAA
data[3] => s0[4].DATAB
data[3] => s0[3].DATAA
data[4] => s0[5].DATAB
data[4] => s0[4].DATAA
data[5] => s0[6].DATAB
data[5] => s0[5].DATAA
data[6] => s0[7].DATAB
data[6] => s0[6].DATAA
data[7] => s0[8].DATAB
data[7] => s0[7].DATAA
data[8] => s0[9].DATAB
data[8] => s0[8].DATAA
data[9] => s0[10].DATAB
data[9] => s0[9].DATAA
data[10] => s0[11].DATAB
data[10] => s0[10].DATAA
data[11] => s0[12].DATAB
data[11] => s0[11].DATAA
data[12] => s0[13].DATAB
data[12] => s0[12].DATAA
data[13] => s0[14].DATAB
data[13] => s0[13].DATAA
data[14] => s0[15].DATAB
data[14] => s0[14].DATAA
data[15] => s0[16].DATAB
data[15] => s0[15].DATAA
data[16] => s0[17].DATAB
data[16] => s0[16].DATAA
data[17] => s0[18].DATAB
data[17] => s0[17].DATAA
data[18] => s0[19].DATAB
data[18] => s0[18].DATAA
data[19] => s0[20].DATAB
data[19] => s0[19].DATAA
data[20] => s0[21].DATAB
data[20] => s0[20].DATAA
data[21] => s0[22].DATAB
data[21] => s0[21].DATAA
data[22] => s0[23].DATAB
data[22] => s0[22].DATAA
data[23] => s0[24].DATAB
data[23] => s0[23].DATAA
data[24] => s0[25].DATAB
data[24] => s0[24].DATAA
data[25] => s0[26].DATAB
data[25] => s0[25].DATAA
data[26] => s0[27].DATAB
data[26] => s0[26].DATAA
data[27] => s0[28].DATAB
data[27] => s0[27].DATAA
data[28] => s0[29].DATAB
data[28] => s0[28].DATAA
data[29] => s0[30].DATAB
data[29] => s0[29].DATAA
data[30] => s0[31].DATAB
data[30] => s0[30].DATAA
data[31] => s0[31].DATAA
amt[0] => s0[31].OUTPUTSELECT
amt[0] => s0[30].OUTPUTSELECT
amt[0] => s0[29].OUTPUTSELECT
amt[0] => s0[28].OUTPUTSELECT
amt[0] => s0[27].OUTPUTSELECT
amt[0] => s0[26].OUTPUTSELECT
amt[0] => s0[25].OUTPUTSELECT
amt[0] => s0[24].OUTPUTSELECT
amt[0] => s0[23].OUTPUTSELECT
amt[0] => s0[22].OUTPUTSELECT
amt[0] => s0[21].OUTPUTSELECT
amt[0] => s0[20].OUTPUTSELECT
amt[0] => s0[19].OUTPUTSELECT
amt[0] => s0[18].OUTPUTSELECT
amt[0] => s0[17].OUTPUTSELECT
amt[0] => s0[16].OUTPUTSELECT
amt[0] => s0[15].OUTPUTSELECT
amt[0] => s0[14].OUTPUTSELECT
amt[0] => s0[13].OUTPUTSELECT
amt[0] => s0[12].OUTPUTSELECT
amt[0] => s0[11].OUTPUTSELECT
amt[0] => s0[10].OUTPUTSELECT
amt[0] => s0[9].OUTPUTSELECT
amt[0] => s0[8].OUTPUTSELECT
amt[0] => s0[7].OUTPUTSELECT
amt[0] => s0[6].OUTPUTSELECT
amt[0] => s0[5].OUTPUTSELECT
amt[0] => s0[4].OUTPUTSELECT
amt[0] => s0[3].OUTPUTSELECT
amt[0] => s0[2].OUTPUTSELECT
amt[0] => s0[1].OUTPUTSELECT
amt[0] => s0[0].OUTPUTSELECT
amt[1] => s1[31].OUTPUTSELECT
amt[1] => s1[30].OUTPUTSELECT
amt[1] => s1[29].OUTPUTSELECT
amt[1] => s1[28].OUTPUTSELECT
amt[1] => s1[27].OUTPUTSELECT
amt[1] => s1[26].OUTPUTSELECT
amt[1] => s1[25].OUTPUTSELECT
amt[1] => s1[24].OUTPUTSELECT
amt[1] => s1[23].OUTPUTSELECT
amt[1] => s1[22].OUTPUTSELECT
amt[1] => s1[21].OUTPUTSELECT
amt[1] => s1[20].OUTPUTSELECT
amt[1] => s1[19].OUTPUTSELECT
amt[1] => s1[18].OUTPUTSELECT
amt[1] => s1[17].OUTPUTSELECT
amt[1] => s1[16].OUTPUTSELECT
amt[1] => s1[15].OUTPUTSELECT
amt[1] => s1[14].OUTPUTSELECT
amt[1] => s1[13].OUTPUTSELECT
amt[1] => s1[12].OUTPUTSELECT
amt[1] => s1[11].OUTPUTSELECT
amt[1] => s1[10].OUTPUTSELECT
amt[1] => s1[9].OUTPUTSELECT
amt[1] => s1[8].OUTPUTSELECT
amt[1] => s1[7].OUTPUTSELECT
amt[1] => s1[6].OUTPUTSELECT
amt[1] => s1[5].OUTPUTSELECT
amt[1] => s1[4].OUTPUTSELECT
amt[1] => s1[3].OUTPUTSELECT
amt[1] => s1[2].OUTPUTSELECT
amt[1] => s1[1].OUTPUTSELECT
amt[1] => s1[0].OUTPUTSELECT
amt[2] => s2[31].OUTPUTSELECT
amt[2] => s2[30].OUTPUTSELECT
amt[2] => s2[29].OUTPUTSELECT
amt[2] => s2[28].OUTPUTSELECT
amt[2] => s2[27].OUTPUTSELECT
amt[2] => s2[26].OUTPUTSELECT
amt[2] => s2[25].OUTPUTSELECT
amt[2] => s2[24].OUTPUTSELECT
amt[2] => s2[23].OUTPUTSELECT
amt[2] => s2[22].OUTPUTSELECT
amt[2] => s2[21].OUTPUTSELECT
amt[2] => s2[20].OUTPUTSELECT
amt[2] => s2[19].OUTPUTSELECT
amt[2] => s2[18].OUTPUTSELECT
amt[2] => s2[17].OUTPUTSELECT
amt[2] => s2[16].OUTPUTSELECT
amt[2] => s2[15].OUTPUTSELECT
amt[2] => s2[14].OUTPUTSELECT
amt[2] => s2[13].OUTPUTSELECT
amt[2] => s2[12].OUTPUTSELECT
amt[2] => s2[11].OUTPUTSELECT
amt[2] => s2[10].OUTPUTSELECT
amt[2] => s2[9].OUTPUTSELECT
amt[2] => s2[8].OUTPUTSELECT
amt[2] => s2[7].OUTPUTSELECT
amt[2] => s2[6].OUTPUTSELECT
amt[2] => s2[5].OUTPUTSELECT
amt[2] => s2[4].OUTPUTSELECT
amt[2] => s2[3].OUTPUTSELECT
amt[2] => s2[2].OUTPUTSELECT
amt[2] => s2[1].OUTPUTSELECT
amt[2] => s2[0].OUTPUTSELECT
amt[3] => s3[31].OUTPUTSELECT
amt[3] => s3[30].OUTPUTSELECT
amt[3] => s3[29].OUTPUTSELECT
amt[3] => s3[28].OUTPUTSELECT
amt[3] => s3[27].OUTPUTSELECT
amt[3] => s3[26].OUTPUTSELECT
amt[3] => s3[25].OUTPUTSELECT
amt[3] => s3[24].OUTPUTSELECT
amt[3] => s3[23].OUTPUTSELECT
amt[3] => s3[22].OUTPUTSELECT
amt[3] => s3[21].OUTPUTSELECT
amt[3] => s3[20].OUTPUTSELECT
amt[3] => s3[19].OUTPUTSELECT
amt[3] => s3[18].OUTPUTSELECT
amt[3] => s3[17].OUTPUTSELECT
amt[3] => s3[16].OUTPUTSELECT
amt[3] => s3[15].OUTPUTSELECT
amt[3] => s3[14].OUTPUTSELECT
amt[3] => s3[13].OUTPUTSELECT
amt[3] => s3[12].OUTPUTSELECT
amt[3] => s3[11].OUTPUTSELECT
amt[3] => s3[10].OUTPUTSELECT
amt[3] => s3[9].OUTPUTSELECT
amt[3] => s3[8].OUTPUTSELECT
amt[3] => s3[7].OUTPUTSELECT
amt[3] => s3[6].OUTPUTSELECT
amt[3] => s3[5].OUTPUTSELECT
amt[3] => s3[4].OUTPUTSELECT
amt[3] => s3[3].OUTPUTSELECT
amt[3] => s3[2].OUTPUTSELECT
amt[3] => s3[1].OUTPUTSELECT
amt[3] => s3[0].OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
amt[4] => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|ALU:ALU|SMcomparator:SMcomparator
Cout => less_than.DATAA
A[0] => ~NO_FANOUT~
A[1] => ~NO_FANOUT~
A[2] => ~NO_FANOUT~
A[3] => ~NO_FANOUT~
A[4] => ~NO_FANOUT~
A[5] => ~NO_FANOUT~
A[6] => ~NO_FANOUT~
A[7] => ~NO_FANOUT~
A[8] => ~NO_FANOUT~
A[9] => ~NO_FANOUT~
A[10] => ~NO_FANOUT~
A[11] => ~NO_FANOUT~
A[12] => ~NO_FANOUT~
A[13] => ~NO_FANOUT~
A[14] => ~NO_FANOUT~
A[15] => ~NO_FANOUT~
A[16] => ~NO_FANOUT~
A[17] => ~NO_FANOUT~
A[18] => ~NO_FANOUT~
A[19] => ~NO_FANOUT~
A[20] => ~NO_FANOUT~
A[21] => ~NO_FANOUT~
A[22] => ~NO_FANOUT~
A[23] => ~NO_FANOUT~
A[24] => ~NO_FANOUT~
A[25] => ~NO_FANOUT~
A[26] => ~NO_FANOUT~
A[27] => ~NO_FANOUT~
A[28] => ~NO_FANOUT~
A[29] => ~NO_FANOUT~
A[30] => ~NO_FANOUT~
A[31] => always0.IN0
A[31] => always0.IN0
B[0] => ~NO_FANOUT~
B[1] => ~NO_FANOUT~
B[2] => ~NO_FANOUT~
B[3] => ~NO_FANOUT~
B[4] => ~NO_FANOUT~
B[5] => ~NO_FANOUT~
B[6] => ~NO_FANOUT~
B[7] => ~NO_FANOUT~
B[8] => ~NO_FANOUT~
B[9] => ~NO_FANOUT~
B[10] => ~NO_FANOUT~
B[11] => ~NO_FANOUT~
B[12] => ~NO_FANOUT~
B[13] => ~NO_FANOUT~
B[14] => ~NO_FANOUT~
B[15] => ~NO_FANOUT~
B[16] => ~NO_FANOUT~
B[17] => ~NO_FANOUT~
B[18] => ~NO_FANOUT~
B[19] => ~NO_FANOUT~
B[20] => ~NO_FANOUT~
B[21] => ~NO_FANOUT~
B[22] => ~NO_FANOUT~
B[23] => ~NO_FANOUT~
B[24] => ~NO_FANOUT~
B[25] => ~NO_FANOUT~
B[26] => ~NO_FANOUT~
B[27] => ~NO_FANOUT~
B[28] => ~NO_FANOUT~
B[29] => ~NO_FANOUT~
B[30] => ~NO_FANOUT~
B[31] => always0.IN1
B[31] => always0.IN1
less_than <= less_than.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|LSU:LSU
clk_ram => clk_ram.IN1
clk_i => clk_i.IN2
rst_ni => rst_ni.IN2
st_en => comb.IN1
st_en => comb.IN1
st_en => ld_data.OUTPUTSELECT
st_en => ld_data.OUTPUTSELECT
st_en => ld_data.OUTPUTSELECT
st_en => ld_data.OUTPUTSELECT
st_en => ld_data.OUTPUTSELECT
st_en => ld_data.OUTPUTSELECT
st_en => ld_data.OUTPUTSELECT
st_en => ld_data.OUTPUTSELECT
st_en => ld_data.OUTPUTSELECT
st_en => ld_data.OUTPUTSELECT
st_en => ld_data.OUTPUTSELECT
st_en => ld_data.OUTPUTSELECT
st_en => ld_data.OUTPUTSELECT
st_en => ld_data.OUTPUTSELECT
st_en => ld_data.OUTPUTSELECT
st_en => ld_data.OUTPUTSELECT
st_en => ld_data.OUTPUTSELECT
st_en => ld_data.OUTPUTSELECT
st_en => ld_data.OUTPUTSELECT
st_en => ld_data.OUTPUTSELECT
st_en => ld_data.OUTPUTSELECT
st_en => ld_data.OUTPUTSELECT
st_en => ld_data.OUTPUTSELECT
st_en => ld_data.OUTPUTSELECT
st_en => ld_data.OUTPUTSELECT
st_en => ld_data.OUTPUTSELECT
st_en => ld_data.OUTPUTSELECT
st_en => ld_data.OUTPUTSELECT
st_en => ld_data.OUTPUTSELECT
st_en => ld_data.OUTPUTSELECT
st_en => ld_data.OUTPUTSELECT
st_en => ld_data.OUTPUTSELECT
funct3[0] => funct3[0].IN2
funct3[1] => funct3[1].IN2
funct3[2] => funct3[2].IN2
addr[0] => addr[0].IN2
addr[1] => addr[1].IN2
addr[2] => addr[2].IN2
addr[3] => addr[3].IN2
addr[4] => addr[4].IN2
addr[5] => addr[5].IN2
addr[6] => addr[6].IN2
addr[7] => addr[7].IN2
addr[8] => addr[8].IN1
addr[9] => addr[9].IN1
addr[10] => addr[10].IN1
addr[11] => addr[11].IN1
addr[12] => addr[12].IN1
addr[13] => data_memory_en.IN1
addr[13] => output_periph_en.IN1
addr[14] => output_periph_en.IN0
addr[14] => data_memory_en.IN0
addr[15] => output_periph_en.IN1
addr[15] => data_memory_en.IN1
i_io_sw[0] => i_io_sw[0].IN1
i_io_sw[1] => i_io_sw[1].IN1
i_io_sw[2] => i_io_sw[2].IN1
i_io_sw[3] => i_io_sw[3].IN1
i_io_sw[4] => i_io_sw[4].IN1
i_io_sw[5] => i_io_sw[5].IN1
i_io_sw[6] => i_io_sw[6].IN1
i_io_sw[7] => i_io_sw[7].IN1
i_io_sw[8] => i_io_sw[8].IN1
i_io_sw[9] => i_io_sw[9].IN1
i_io_sw[10] => i_io_sw[10].IN1
i_io_sw[11] => i_io_sw[11].IN1
i_io_sw[12] => i_io_sw[12].IN1
i_io_sw[13] => i_io_sw[13].IN1
i_io_sw[14] => i_io_sw[14].IN1
i_io_sw[15] => i_io_sw[15].IN1
i_io_sw[16] => i_io_sw[16].IN1
st_data[0] => st_data[0].IN2
st_data[1] => st_data[1].IN2
st_data[2] => st_data[2].IN2
st_data[3] => st_data[3].IN2
st_data[4] => st_data[4].IN2
st_data[5] => st_data[5].IN2
st_data[6] => st_data[6].IN2
st_data[7] => st_data[7].IN2
st_data[8] => st_data[8].IN2
st_data[9] => st_data[9].IN2
st_data[10] => st_data[10].IN2
st_data[11] => st_data[11].IN2
st_data[12] => st_data[12].IN2
st_data[13] => st_data[13].IN2
st_data[14] => st_data[14].IN2
st_data[15] => st_data[15].IN2
st_data[16] => st_data[16].IN2
st_data[17] => st_data[17].IN2
st_data[18] => st_data[18].IN2
st_data[19] => st_data[19].IN2
st_data[20] => st_data[20].IN2
st_data[21] => st_data[21].IN2
st_data[22] => st_data[22].IN2
st_data[23] => st_data[23].IN2
st_data[24] => st_data[24].IN2
st_data[25] => st_data[25].IN2
st_data[26] => st_data[26].IN2
st_data[27] => st_data[27].IN2
st_data[28] => st_data[28].IN2
st_data[29] => st_data[29].IN2
st_data[30] => st_data[30].IN2
st_data[31] => st_data[31].IN2
ld_data[0] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[1] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[2] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[3] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[4] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[5] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[6] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[7] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[8] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[9] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[10] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[11] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[12] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[13] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[14] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[15] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[16] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[17] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[18] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[19] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[20] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[21] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[22] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[23] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[24] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[25] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[26] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[27] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[28] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[29] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[30] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[31] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
o_io_lcd[0] <= Output_Periph:Output_Periph.o_io_lcd
o_io_lcd[1] <= Output_Periph:Output_Periph.o_io_lcd
o_io_lcd[2] <= Output_Periph:Output_Periph.o_io_lcd
o_io_lcd[3] <= Output_Periph:Output_Periph.o_io_lcd
o_io_lcd[4] <= Output_Periph:Output_Periph.o_io_lcd
o_io_lcd[5] <= Output_Periph:Output_Periph.o_io_lcd
o_io_lcd[6] <= Output_Periph:Output_Periph.o_io_lcd
o_io_lcd[7] <= Output_Periph:Output_Periph.o_io_lcd
o_io_lcd[8] <= Output_Periph:Output_Periph.o_io_lcd
o_io_lcd[9] <= Output_Periph:Output_Periph.o_io_lcd
o_io_lcd[10] <= Output_Periph:Output_Periph.o_io_lcd
o_io_lcd[11] <= Output_Periph:Output_Periph.o_io_lcd
o_io_ledg[0] <= Output_Periph:Output_Periph.o_io_ledg
o_io_ledg[1] <= Output_Periph:Output_Periph.o_io_ledg
o_io_ledg[2] <= Output_Periph:Output_Periph.o_io_ledg
o_io_ledg[3] <= Output_Periph:Output_Periph.o_io_ledg
o_io_ledg[4] <= Output_Periph:Output_Periph.o_io_ledg
o_io_ledg[5] <= Output_Periph:Output_Periph.o_io_ledg
o_io_ledg[6] <= Output_Periph:Output_Periph.o_io_ledg
o_io_ledg[7] <= Output_Periph:Output_Periph.o_io_ledg
o_io_ledr[0] <= Output_Periph:Output_Periph.o_io_ledr
o_io_ledr[1] <= Output_Periph:Output_Periph.o_io_ledr
o_io_ledr[2] <= Output_Periph:Output_Periph.o_io_ledr
o_io_ledr[3] <= Output_Periph:Output_Periph.o_io_ledr
o_io_ledr[4] <= Output_Periph:Output_Periph.o_io_ledr
o_io_ledr[5] <= Output_Periph:Output_Periph.o_io_ledr
o_io_ledr[6] <= Output_Periph:Output_Periph.o_io_ledr
o_io_ledr[7] <= Output_Periph:Output_Periph.o_io_ledr
o_io_ledr[8] <= Output_Periph:Output_Periph.o_io_ledr
o_io_ledr[9] <= Output_Periph:Output_Periph.o_io_ledr
o_io_ledr[10] <= Output_Periph:Output_Periph.o_io_ledr
o_io_ledr[11] <= Output_Periph:Output_Periph.o_io_ledr
o_io_ledr[12] <= Output_Periph:Output_Periph.o_io_ledr
o_io_ledr[13] <= Output_Periph:Output_Periph.o_io_ledr
o_io_ledr[14] <= Output_Periph:Output_Periph.o_io_ledr
o_io_ledr[15] <= Output_Periph:Output_Periph.o_io_ledr
o_io_ledr[16] <= Output_Periph:Output_Periph.o_io_ledr
o_io_hex0[0] <= Output_Periph:Output_Periph.o_io_hex0
o_io_hex0[1] <= Output_Periph:Output_Periph.o_io_hex0
o_io_hex0[2] <= Output_Periph:Output_Periph.o_io_hex0
o_io_hex0[3] <= Output_Periph:Output_Periph.o_io_hex0
o_io_hex0[4] <= Output_Periph:Output_Periph.o_io_hex0
o_io_hex0[5] <= Output_Periph:Output_Periph.o_io_hex0
o_io_hex0[6] <= Output_Periph:Output_Periph.o_io_hex0
o_io_hex1[0] <= Output_Periph:Output_Periph.o_io_hex1
o_io_hex1[1] <= Output_Periph:Output_Periph.o_io_hex1
o_io_hex1[2] <= Output_Periph:Output_Periph.o_io_hex1
o_io_hex1[3] <= Output_Periph:Output_Periph.o_io_hex1
o_io_hex1[4] <= Output_Periph:Output_Periph.o_io_hex1
o_io_hex1[5] <= Output_Periph:Output_Periph.o_io_hex1
o_io_hex1[6] <= Output_Periph:Output_Periph.o_io_hex1
o_io_hex2[0] <= Output_Periph:Output_Periph.o_io_hex2
o_io_hex2[1] <= Output_Periph:Output_Periph.o_io_hex2
o_io_hex2[2] <= Output_Periph:Output_Periph.o_io_hex2
o_io_hex2[3] <= Output_Periph:Output_Periph.o_io_hex2
o_io_hex2[4] <= Output_Periph:Output_Periph.o_io_hex2
o_io_hex2[5] <= Output_Periph:Output_Periph.o_io_hex2
o_io_hex2[6] <= Output_Periph:Output_Periph.o_io_hex2
o_io_hex3[0] <= Output_Periph:Output_Periph.o_io_hex3
o_io_hex3[1] <= Output_Periph:Output_Periph.o_io_hex3
o_io_hex3[2] <= Output_Periph:Output_Periph.o_io_hex3
o_io_hex3[3] <= Output_Periph:Output_Periph.o_io_hex3
o_io_hex3[4] <= Output_Periph:Output_Periph.o_io_hex3
o_io_hex3[5] <= Output_Periph:Output_Periph.o_io_hex3
o_io_hex3[6] <= Output_Periph:Output_Periph.o_io_hex3
o_io_hex4[0] <= Output_Periph:Output_Periph.o_io_hex4
o_io_hex4[1] <= Output_Periph:Output_Periph.o_io_hex4
o_io_hex4[2] <= Output_Periph:Output_Periph.o_io_hex4
o_io_hex4[3] <= Output_Periph:Output_Periph.o_io_hex4
o_io_hex4[4] <= Output_Periph:Output_Periph.o_io_hex4
o_io_hex4[5] <= Output_Periph:Output_Periph.o_io_hex4
o_io_hex4[6] <= Output_Periph:Output_Periph.o_io_hex4
o_io_hex5[0] <= Output_Periph:Output_Periph.o_io_hex5
o_io_hex5[1] <= Output_Periph:Output_Periph.o_io_hex5
o_io_hex5[2] <= Output_Periph:Output_Periph.o_io_hex5
o_io_hex5[3] <= Output_Periph:Output_Periph.o_io_hex5
o_io_hex5[4] <= Output_Periph:Output_Periph.o_io_hex5
o_io_hex5[5] <= Output_Periph:Output_Periph.o_io_hex5
o_io_hex5[6] <= Output_Periph:Output_Periph.o_io_hex5
o_io_hex6[0] <= Output_Periph:Output_Periph.o_io_hex6
o_io_hex6[1] <= Output_Periph:Output_Periph.o_io_hex6
o_io_hex6[2] <= Output_Periph:Output_Periph.o_io_hex6
o_io_hex6[3] <= Output_Periph:Output_Periph.o_io_hex6
o_io_hex6[4] <= Output_Periph:Output_Periph.o_io_hex6
o_io_hex6[5] <= Output_Periph:Output_Periph.o_io_hex6
o_io_hex6[6] <= Output_Periph:Output_Periph.o_io_hex6
o_io_hex7[0] <= Output_Periph:Output_Periph.o_io_hex7
o_io_hex7[1] <= Output_Periph:Output_Periph.o_io_hex7
o_io_hex7[2] <= Output_Periph:Output_Periph.o_io_hex7
o_io_hex7[3] <= Output_Periph:Output_Periph.o_io_hex7
o_io_hex7[4] <= Output_Periph:Output_Periph.o_io_hex7
o_io_hex7[5] <= Output_Periph:Output_Periph.o_io_hex7
o_io_hex7[6] <= Output_Periph:Output_Periph.o_io_hex7


|Single_Cycle|LSU:LSU|Output_Periph:Output_Periph
clk_i => clk_i.IN3
rst_ni => rst_ni.IN3
st_en => comb.IN1
st_en => comb.IN1
st_en => comb.IN1
funct3[0] => funct3[0].IN3
funct3[1] => funct3[1].IN3
funct3[2] => funct3[2].IN3
addr[0] => addr[0].IN1
addr[1] => addr[1].IN1
addr[2] => addr[2].IN1
addr[3] => Mux10.IN16
addr[3] => Mux11.IN16
addr[3] => Mux12.IN16
addr[3] => Mux13.IN16
addr[3] => Mux14.IN16
addr[3] => Mux15.IN16
addr[3] => Mux16.IN16
addr[3] => Mux17.IN16
addr[3] => Mux18.IN16
addr[3] => Mux19.IN16
addr[3] => Mux20.IN16
addr[3] => Mux21.IN16
addr[3] => Mux22.IN16
addr[3] => Mux23.IN16
addr[3] => Mux24.IN16
addr[3] => Mux25.IN16
addr[3] => Mux26.IN16
addr[3] => Mux27.IN16
addr[3] => Mux28.IN16
addr[3] => Mux29.IN16
addr[3] => Mux30.IN16
addr[3] => Mux31.IN8
addr[3] => Mux32.IN8
addr[3] => Mux33.IN8
addr[3] => Mux34.IN8
addr[3] => Mux35.IN8
addr[3] => Mux36.IN8
addr[3] => Mux37.IN8
addr[4] => addr[4].IN1
addr[5] => lcd_en.IN0
addr[5] => hex_en.IN0
addr[5] => Mux42.IN4
addr[5] => Mux43.IN4
addr[5] => Mux44.IN4
addr[5] => Mux45.IN4
addr[5] => Mux46.IN4
addr[5] => Mux47.IN4
addr[5] => Mux48.IN4
addr[5] => Mux49.IN4
addr[5] => Mux50.IN4
addr[5] => Mux51.IN4
addr[5] => Mux52.IN4
addr[5] => Mux53.IN4
addr[5] => Mux54.IN4
addr[5] => Mux55.IN4
addr[5] => Mux56.IN4
addr[5] => Mux57.IN4
addr[5] => Mux58.IN4
addr[5] => Mux59.IN4
addr[5] => Mux60.IN4
addr[5] => Mux61.IN4
addr[5] => Mux62.IN4
addr[5] => Mux63.IN4
addr[5] => Mux64.IN4
addr[5] => Mux65.IN4
addr[5] => Mux66.IN3
addr[5] => Mux67.IN3
addr[5] => Mux68.IN3
addr[5] => Mux69.IN3
addr[5] => Mux70.IN3
addr[5] => Mux71.IN3
addr[5] => Mux72.IN3
addr[5] => Mux73.IN3
addr[5] => led_en.IN0
addr[5] => led_en.IN0
addr[6] => ~NO_FANOUT~
addr[7] => ~NO_FANOUT~
st_data[0] => st_data[0].IN3
st_data[1] => st_data[1].IN3
st_data[2] => st_data[2].IN3
st_data[3] => st_data[3].IN3
st_data[4] => st_data[4].IN3
st_data[5] => st_data[5].IN3
st_data[6] => st_data[6].IN3
st_data[7] => st_data[7].IN3
st_data[8] => st_data[8].IN3
st_data[9] => st_data[9].IN3
st_data[10] => st_data[10].IN3
st_data[11] => st_data[11].IN3
st_data[12] => st_data[12].IN3
st_data[13] => st_data[13].IN3
st_data[14] => st_data[14].IN3
st_data[15] => st_data[15].IN3
st_data[16] => st_data[16].IN3
st_data[17] => st_data[17].IN2
st_data[18] => st_data[18].IN2
st_data[19] => st_data[19].IN2
st_data[20] => st_data[20].IN2
st_data[21] => st_data[21].IN2
st_data[22] => st_data[22].IN2
st_data[23] => st_data[23].IN2
st_data[24] => st_data[24].IN2
st_data[25] => st_data[25].IN2
st_data[26] => st_data[26].IN2
st_data[27] => st_data[27].IN2
st_data[28] => st_data[28].IN2
st_data[29] => st_data[29].IN2
st_data[30] => st_data[30].IN2
st_data[31] => st_data[31].IN2
o_io_hex0[0] <= HEX:HEX.o_io_hex0
o_io_hex0[1] <= HEX:HEX.o_io_hex0
o_io_hex0[2] <= HEX:HEX.o_io_hex0
o_io_hex0[3] <= HEX:HEX.o_io_hex0
o_io_hex0[4] <= HEX:HEX.o_io_hex0
o_io_hex0[5] <= HEX:HEX.o_io_hex0
o_io_hex0[6] <= HEX:HEX.o_io_hex0
o_io_hex1[0] <= HEX:HEX.o_io_hex1
o_io_hex1[1] <= HEX:HEX.o_io_hex1
o_io_hex1[2] <= HEX:HEX.o_io_hex1
o_io_hex1[3] <= HEX:HEX.o_io_hex1
o_io_hex1[4] <= HEX:HEX.o_io_hex1
o_io_hex1[5] <= HEX:HEX.o_io_hex1
o_io_hex1[6] <= HEX:HEX.o_io_hex1
o_io_hex2[0] <= HEX:HEX.o_io_hex2
o_io_hex2[1] <= HEX:HEX.o_io_hex2
o_io_hex2[2] <= HEX:HEX.o_io_hex2
o_io_hex2[3] <= HEX:HEX.o_io_hex2
o_io_hex2[4] <= HEX:HEX.o_io_hex2
o_io_hex2[5] <= HEX:HEX.o_io_hex2
o_io_hex2[6] <= HEX:HEX.o_io_hex2
o_io_hex3[0] <= HEX:HEX.o_io_hex3
o_io_hex3[1] <= HEX:HEX.o_io_hex3
o_io_hex3[2] <= HEX:HEX.o_io_hex3
o_io_hex3[3] <= HEX:HEX.o_io_hex3
o_io_hex3[4] <= HEX:HEX.o_io_hex3
o_io_hex3[5] <= HEX:HEX.o_io_hex3
o_io_hex3[6] <= HEX:HEX.o_io_hex3
o_io_hex4[0] <= HEX:HEX.o_io_hex4
o_io_hex4[1] <= HEX:HEX.o_io_hex4
o_io_hex4[2] <= HEX:HEX.o_io_hex4
o_io_hex4[3] <= HEX:HEX.o_io_hex4
o_io_hex4[4] <= HEX:HEX.o_io_hex4
o_io_hex4[5] <= HEX:HEX.o_io_hex4
o_io_hex4[6] <= HEX:HEX.o_io_hex4
o_io_hex5[0] <= HEX:HEX.o_io_hex5
o_io_hex5[1] <= HEX:HEX.o_io_hex5
o_io_hex5[2] <= HEX:HEX.o_io_hex5
o_io_hex5[3] <= HEX:HEX.o_io_hex5
o_io_hex5[4] <= HEX:HEX.o_io_hex5
o_io_hex5[5] <= HEX:HEX.o_io_hex5
o_io_hex5[6] <= HEX:HEX.o_io_hex5
o_io_hex6[0] <= HEX:HEX.o_io_hex6
o_io_hex6[1] <= HEX:HEX.o_io_hex6
o_io_hex6[2] <= HEX:HEX.o_io_hex6
o_io_hex6[3] <= HEX:HEX.o_io_hex6
o_io_hex6[4] <= HEX:HEX.o_io_hex6
o_io_hex6[5] <= HEX:HEX.o_io_hex6
o_io_hex6[6] <= HEX:HEX.o_io_hex6
o_io_hex7[0] <= HEX:HEX.o_io_hex7
o_io_hex7[1] <= HEX:HEX.o_io_hex7
o_io_hex7[2] <= HEX:HEX.o_io_hex7
o_io_hex7[3] <= HEX:HEX.o_io_hex7
o_io_hex7[4] <= HEX:HEX.o_io_hex7
o_io_hex7[5] <= HEX:HEX.o_io_hex7
o_io_hex7[6] <= HEX:HEX.o_io_hex7
o_io_lcd[0] <= LCD:LCD.o_io_lcd
o_io_lcd[1] <= LCD:LCD.o_io_lcd
o_io_lcd[2] <= LCD:LCD.o_io_lcd
o_io_lcd[3] <= LCD:LCD.o_io_lcd
o_io_lcd[4] <= LCD:LCD.o_io_lcd
o_io_lcd[5] <= LCD:LCD.o_io_lcd
o_io_lcd[6] <= LCD:LCD.o_io_lcd
o_io_lcd[7] <= LCD:LCD.o_io_lcd
o_io_lcd[8] <= LCD:LCD.o_io_lcd
o_io_lcd[9] <= LCD:LCD.o_io_lcd
o_io_lcd[10] <= LCD:LCD.o_io_lcd
o_io_lcd[11] <= LCD:LCD.o_io_lcd
o_io_ledg[0] <= LED:LED.o_io_ledg
o_io_ledg[1] <= LED:LED.o_io_ledg
o_io_ledg[2] <= LED:LED.o_io_ledg
o_io_ledg[3] <= LED:LED.o_io_ledg
o_io_ledg[4] <= LED:LED.o_io_ledg
o_io_ledg[5] <= LED:LED.o_io_ledg
o_io_ledg[6] <= LED:LED.o_io_ledg
o_io_ledg[7] <= LED:LED.o_io_ledg
o_io_ledr[0] <= LED:LED.o_io_ledr
o_io_ledr[1] <= LED:LED.o_io_ledr
o_io_ledr[2] <= LED:LED.o_io_ledr
o_io_ledr[3] <= LED:LED.o_io_ledr
o_io_ledr[4] <= LED:LED.o_io_ledr
o_io_ledr[5] <= LED:LED.o_io_ledr
o_io_ledr[6] <= LED:LED.o_io_ledr
o_io_ledr[7] <= LED:LED.o_io_ledr
o_io_ledr[8] <= LED:LED.o_io_ledr
o_io_ledr[9] <= LED:LED.o_io_ledr
o_io_ledr[10] <= LED:LED.o_io_ledr
o_io_ledr[11] <= LED:LED.o_io_ledr
o_io_ledr[12] <= LED:LED.o_io_ledr
o_io_ledr[13] <= LED:LED.o_io_ledr
o_io_ledr[14] <= LED:LED.o_io_ledr
o_io_ledr[15] <= LED:LED.o_io_ledr
o_io_ledr[16] <= LED:LED.o_io_ledr
ld_data[0] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
ld_data[1] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
ld_data[2] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
ld_data[3] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
ld_data[4] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
ld_data[5] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
ld_data[6] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
ld_data[7] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
ld_data[8] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
ld_data[9] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
ld_data[10] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
ld_data[11] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
ld_data[12] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
ld_data[13] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
ld_data[14] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
ld_data[15] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
ld_data[16] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
ld_data[17] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
ld_data[18] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
ld_data[19] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
ld_data[20] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
ld_data[21] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
ld_data[22] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
ld_data[23] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
ld_data[24] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
ld_data[25] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
ld_data[26] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
ld_data[27] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
ld_data[28] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
ld_data[29] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
ld_data[30] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
ld_data[31] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|LSU:LSU|Output_Periph:Output_Periph|HEX:HEX
clk_i => hex_io[0][0].CLK
clk_i => hex_io[0][1].CLK
clk_i => hex_io[0][2].CLK
clk_i => hex_io[0][3].CLK
clk_i => hex_io[0][4].CLK
clk_i => hex_io[0][5].CLK
clk_i => hex_io[0][6].CLK
clk_i => hex_io[1][0].CLK
clk_i => hex_io[1][1].CLK
clk_i => hex_io[1][2].CLK
clk_i => hex_io[1][3].CLK
clk_i => hex_io[1][4].CLK
clk_i => hex_io[1][5].CLK
clk_i => hex_io[1][6].CLK
clk_i => hex_io[2][0].CLK
clk_i => hex_io[2][1].CLK
clk_i => hex_io[2][2].CLK
clk_i => hex_io[2][3].CLK
clk_i => hex_io[2][4].CLK
clk_i => hex_io[2][5].CLK
clk_i => hex_io[2][6].CLK
clk_i => hex_io[3][0].CLK
clk_i => hex_io[3][1].CLK
clk_i => hex_io[3][2].CLK
clk_i => hex_io[3][3].CLK
clk_i => hex_io[3][4].CLK
clk_i => hex_io[3][5].CLK
clk_i => hex_io[3][6].CLK
clk_i => hex_io[4][0].CLK
clk_i => hex_io[4][1].CLK
clk_i => hex_io[4][2].CLK
clk_i => hex_io[4][3].CLK
clk_i => hex_io[4][4].CLK
clk_i => hex_io[4][5].CLK
clk_i => hex_io[4][6].CLK
clk_i => hex_io[5][0].CLK
clk_i => hex_io[5][1].CLK
clk_i => hex_io[5][2].CLK
clk_i => hex_io[5][3].CLK
clk_i => hex_io[5][4].CLK
clk_i => hex_io[5][5].CLK
clk_i => hex_io[5][6].CLK
clk_i => hex_io[6][0].CLK
clk_i => hex_io[6][1].CLK
clk_i => hex_io[6][2].CLK
clk_i => hex_io[6][3].CLK
clk_i => hex_io[6][4].CLK
clk_i => hex_io[6][5].CLK
clk_i => hex_io[6][6].CLK
clk_i => hex_io[7][0].CLK
clk_i => hex_io[7][1].CLK
clk_i => hex_io[7][2].CLK
clk_i => hex_io[7][3].CLK
clk_i => hex_io[7][4].CLK
clk_i => hex_io[7][5].CLK
clk_i => hex_io[7][6].CLK
rst_ni => hex_io[0][0].ACLR
rst_ni => hex_io[0][1].ACLR
rst_ni => hex_io[0][2].ACLR
rst_ni => hex_io[0][3].ACLR
rst_ni => hex_io[0][4].ACLR
rst_ni => hex_io[0][5].ACLR
rst_ni => hex_io[0][6].ACLR
rst_ni => hex_io[1][0].ACLR
rst_ni => hex_io[1][1].ACLR
rst_ni => hex_io[1][2].ACLR
rst_ni => hex_io[1][3].ACLR
rst_ni => hex_io[1][4].ACLR
rst_ni => hex_io[1][5].ACLR
rst_ni => hex_io[1][6].ACLR
rst_ni => hex_io[2][0].ACLR
rst_ni => hex_io[2][1].ACLR
rst_ni => hex_io[2][2].ACLR
rst_ni => hex_io[2][3].ACLR
rst_ni => hex_io[2][4].ACLR
rst_ni => hex_io[2][5].ACLR
rst_ni => hex_io[2][6].ACLR
rst_ni => hex_io[3][0].ACLR
rst_ni => hex_io[3][1].ACLR
rst_ni => hex_io[3][2].ACLR
rst_ni => hex_io[3][3].ACLR
rst_ni => hex_io[3][4].ACLR
rst_ni => hex_io[3][5].ACLR
rst_ni => hex_io[3][6].ACLR
rst_ni => hex_io[4][0].ACLR
rst_ni => hex_io[4][1].ACLR
rst_ni => hex_io[4][2].ACLR
rst_ni => hex_io[4][3].ACLR
rst_ni => hex_io[4][4].ACLR
rst_ni => hex_io[4][5].ACLR
rst_ni => hex_io[4][6].ACLR
rst_ni => hex_io[5][0].ACLR
rst_ni => hex_io[5][1].ACLR
rst_ni => hex_io[5][2].ACLR
rst_ni => hex_io[5][3].ACLR
rst_ni => hex_io[5][4].ACLR
rst_ni => hex_io[5][5].ACLR
rst_ni => hex_io[5][6].ACLR
rst_ni => hex_io[6][0].ACLR
rst_ni => hex_io[6][1].ACLR
rst_ni => hex_io[6][2].ACLR
rst_ni => hex_io[6][3].ACLR
rst_ni => hex_io[6][4].ACLR
rst_ni => hex_io[6][5].ACLR
rst_ni => hex_io[6][6].ACLR
rst_ni => hex_io[7][0].ACLR
rst_ni => hex_io[7][1].ACLR
rst_ni => hex_io[7][2].ACLR
rst_ni => hex_io[7][3].ACLR
rst_ni => hex_io[7][4].ACLR
rst_ni => hex_io[7][5].ACLR
rst_ni => hex_io[7][6].ACLR
st_en => hex_io[7][6].ENA
st_en => hex_io[7][5].ENA
st_en => hex_io[7][4].ENA
st_en => hex_io[7][3].ENA
st_en => hex_io[7][2].ENA
st_en => hex_io[7][1].ENA
st_en => hex_io[7][0].ENA
st_en => hex_io[6][6].ENA
st_en => hex_io[6][5].ENA
st_en => hex_io[6][4].ENA
st_en => hex_io[6][3].ENA
st_en => hex_io[6][2].ENA
st_en => hex_io[6][1].ENA
st_en => hex_io[6][0].ENA
st_en => hex_io[5][6].ENA
st_en => hex_io[5][5].ENA
st_en => hex_io[5][4].ENA
st_en => hex_io[5][3].ENA
st_en => hex_io[5][2].ENA
st_en => hex_io[5][1].ENA
st_en => hex_io[5][0].ENA
st_en => hex_io[4][6].ENA
st_en => hex_io[4][5].ENA
st_en => hex_io[4][4].ENA
st_en => hex_io[4][3].ENA
st_en => hex_io[4][2].ENA
st_en => hex_io[4][1].ENA
st_en => hex_io[4][0].ENA
st_en => hex_io[3][6].ENA
st_en => hex_io[3][5].ENA
st_en => hex_io[3][4].ENA
st_en => hex_io[3][3].ENA
st_en => hex_io[3][2].ENA
st_en => hex_io[3][1].ENA
st_en => hex_io[0][0].ENA
st_en => hex_io[3][0].ENA
st_en => hex_io[2][6].ENA
st_en => hex_io[2][5].ENA
st_en => hex_io[2][4].ENA
st_en => hex_io[2][3].ENA
st_en => hex_io[2][2].ENA
st_en => hex_io[2][1].ENA
st_en => hex_io[2][0].ENA
st_en => hex_io[1][6].ENA
st_en => hex_io[1][5].ENA
st_en => hex_io[1][4].ENA
st_en => hex_io[1][3].ENA
st_en => hex_io[1][2].ENA
st_en => hex_io[1][1].ENA
st_en => hex_io[1][0].ENA
st_en => hex_io[0][6].ENA
st_en => hex_io[0][5].ENA
st_en => hex_io[0][4].ENA
st_en => hex_io[0][3].ENA
st_en => hex_io[0][2].ENA
st_en => hex_io[0][1].ENA
funct3[0] => Equal0.IN5
funct3[0] => Equal1.IN5
funct3[1] => Equal0.IN4
funct3[1] => Equal1.IN4
funct3[2] => Equal0.IN3
funct3[2] => Equal1.IN3
addr[0] => Decoder0.IN2
addr[0] => Add0.IN6
addr[0] => Decoder2.IN2
addr[0] => Add2.IN6
addr[1] => Decoder0.IN1
addr[1] => Add0.IN5
addr[1] => Add1.IN4
addr[1] => Add2.IN5
addr[2] => Decoder0.IN0
addr[2] => Add0.IN4
addr[2] => Add1.IN3
addr[2] => Add2.IN4
st_data[0] => hex_io.DATAB
st_data[0] => hex_io.DATAB
st_data[0] => hex_io.DATAB
st_data[0] => hex_io.DATAB
st_data[0] => hex_io.DATAB
st_data[0] => hex_io.DATAB
st_data[0] => hex_io.DATAB
st_data[0] => hex_io.DATAB
st_data[1] => hex_io.DATAB
st_data[1] => hex_io.DATAB
st_data[1] => hex_io.DATAB
st_data[1] => hex_io.DATAB
st_data[1] => hex_io.DATAB
st_data[1] => hex_io.DATAB
st_data[1] => hex_io.DATAB
st_data[1] => hex_io.DATAB
st_data[2] => hex_io.DATAB
st_data[2] => hex_io.DATAB
st_data[2] => hex_io.DATAB
st_data[2] => hex_io.DATAB
st_data[2] => hex_io.DATAB
st_data[2] => hex_io.DATAB
st_data[2] => hex_io.DATAB
st_data[2] => hex_io.DATAB
st_data[3] => hex_io.DATAB
st_data[3] => hex_io.DATAB
st_data[3] => hex_io.DATAB
st_data[3] => hex_io.DATAB
st_data[3] => hex_io.DATAB
st_data[3] => hex_io.DATAB
st_data[3] => hex_io.DATAB
st_data[3] => hex_io.DATAB
st_data[4] => hex_io.DATAB
st_data[4] => hex_io.DATAB
st_data[4] => hex_io.DATAB
st_data[4] => hex_io.DATAB
st_data[4] => hex_io.DATAB
st_data[4] => hex_io.DATAB
st_data[4] => hex_io.DATAB
st_data[4] => hex_io.DATAB
st_data[5] => hex_io.DATAB
st_data[5] => hex_io.DATAB
st_data[5] => hex_io.DATAB
st_data[5] => hex_io.DATAB
st_data[5] => hex_io.DATAB
st_data[5] => hex_io.DATAB
st_data[5] => hex_io.DATAB
st_data[5] => hex_io.DATAB
st_data[6] => hex_io.DATAB
st_data[6] => hex_io.DATAB
st_data[6] => hex_io.DATAB
st_data[6] => hex_io.DATAB
st_data[6] => hex_io.DATAB
st_data[6] => hex_io.DATAB
st_data[6] => hex_io.DATAB
st_data[6] => hex_io.DATAB
st_data[7] => ~NO_FANOUT~
st_data[8] => hex_io.DATAB
st_data[8] => hex_io.DATAB
st_data[8] => hex_io.DATAB
st_data[8] => hex_io.DATAB
st_data[8] => hex_io.DATAB
st_data[8] => hex_io.DATAB
st_data[8] => hex_io.DATAB
st_data[8] => hex_io.DATAB
st_data[9] => hex_io.DATAB
st_data[9] => hex_io.DATAB
st_data[9] => hex_io.DATAB
st_data[9] => hex_io.DATAB
st_data[9] => hex_io.DATAB
st_data[9] => hex_io.DATAB
st_data[9] => hex_io.DATAB
st_data[9] => hex_io.DATAB
st_data[10] => hex_io.DATAB
st_data[10] => hex_io.DATAB
st_data[10] => hex_io.DATAB
st_data[10] => hex_io.DATAB
st_data[10] => hex_io.DATAB
st_data[10] => hex_io.DATAB
st_data[10] => hex_io.DATAB
st_data[10] => hex_io.DATAB
st_data[11] => hex_io.DATAB
st_data[11] => hex_io.DATAB
st_data[11] => hex_io.DATAB
st_data[11] => hex_io.DATAB
st_data[11] => hex_io.DATAB
st_data[11] => hex_io.DATAB
st_data[11] => hex_io.DATAB
st_data[11] => hex_io.DATAB
st_data[12] => hex_io.DATAB
st_data[12] => hex_io.DATAB
st_data[12] => hex_io.DATAB
st_data[12] => hex_io.DATAB
st_data[12] => hex_io.DATAB
st_data[12] => hex_io.DATAB
st_data[12] => hex_io.DATAB
st_data[12] => hex_io.DATAB
st_data[13] => hex_io.DATAB
st_data[13] => hex_io.DATAB
st_data[13] => hex_io.DATAB
st_data[13] => hex_io.DATAB
st_data[13] => hex_io.DATAB
st_data[13] => hex_io.DATAB
st_data[13] => hex_io.DATAB
st_data[13] => hex_io.DATAB
st_data[14] => hex_io.DATAB
st_data[14] => hex_io.DATAB
st_data[14] => hex_io.DATAB
st_data[14] => hex_io.DATAB
st_data[14] => hex_io.DATAB
st_data[14] => hex_io.DATAB
st_data[14] => hex_io.DATAB
st_data[14] => hex_io.DATAB
st_data[15] => ~NO_FANOUT~
st_data[16] => hex_io.DATAB
st_data[16] => hex_io.DATAB
st_data[16] => hex_io.DATAB
st_data[16] => hex_io.DATAB
st_data[16] => hex_io.DATAB
st_data[16] => hex_io.DATAB
st_data[16] => hex_io.DATAB
st_data[16] => hex_io.DATAB
st_data[17] => hex_io.DATAB
st_data[17] => hex_io.DATAB
st_data[17] => hex_io.DATAB
st_data[17] => hex_io.DATAB
st_data[17] => hex_io.DATAB
st_data[17] => hex_io.DATAB
st_data[17] => hex_io.DATAB
st_data[17] => hex_io.DATAB
st_data[18] => hex_io.DATAB
st_data[18] => hex_io.DATAB
st_data[18] => hex_io.DATAB
st_data[18] => hex_io.DATAB
st_data[18] => hex_io.DATAB
st_data[18] => hex_io.DATAB
st_data[18] => hex_io.DATAB
st_data[18] => hex_io.DATAB
st_data[19] => hex_io.DATAB
st_data[19] => hex_io.DATAB
st_data[19] => hex_io.DATAB
st_data[19] => hex_io.DATAB
st_data[19] => hex_io.DATAB
st_data[19] => hex_io.DATAB
st_data[19] => hex_io.DATAB
st_data[19] => hex_io.DATAB
st_data[20] => hex_io.DATAB
st_data[20] => hex_io.DATAB
st_data[20] => hex_io.DATAB
st_data[20] => hex_io.DATAB
st_data[20] => hex_io.DATAB
st_data[20] => hex_io.DATAB
st_data[20] => hex_io.DATAB
st_data[20] => hex_io.DATAB
st_data[21] => hex_io.DATAB
st_data[21] => hex_io.DATAB
st_data[21] => hex_io.DATAB
st_data[21] => hex_io.DATAB
st_data[21] => hex_io.DATAB
st_data[21] => hex_io.DATAB
st_data[21] => hex_io.DATAB
st_data[21] => hex_io.DATAB
st_data[22] => hex_io.DATAB
st_data[22] => hex_io.DATAB
st_data[22] => hex_io.DATAB
st_data[22] => hex_io.DATAB
st_data[22] => hex_io.DATAB
st_data[22] => hex_io.DATAB
st_data[22] => hex_io.DATAB
st_data[22] => hex_io.DATAB
st_data[23] => ~NO_FANOUT~
st_data[24] => hex_io.DATAB
st_data[24] => hex_io.DATAB
st_data[24] => hex_io.DATAB
st_data[24] => hex_io.DATAB
st_data[24] => hex_io.DATAB
st_data[24] => hex_io.DATAB
st_data[24] => hex_io.DATAB
st_data[24] => hex_io.DATAB
st_data[25] => hex_io.DATAB
st_data[25] => hex_io.DATAB
st_data[25] => hex_io.DATAB
st_data[25] => hex_io.DATAB
st_data[25] => hex_io.DATAB
st_data[25] => hex_io.DATAB
st_data[25] => hex_io.DATAB
st_data[25] => hex_io.DATAB
st_data[26] => hex_io.DATAB
st_data[26] => hex_io.DATAB
st_data[26] => hex_io.DATAB
st_data[26] => hex_io.DATAB
st_data[26] => hex_io.DATAB
st_data[26] => hex_io.DATAB
st_data[26] => hex_io.DATAB
st_data[26] => hex_io.DATAB
st_data[27] => hex_io.DATAB
st_data[27] => hex_io.DATAB
st_data[27] => hex_io.DATAB
st_data[27] => hex_io.DATAB
st_data[27] => hex_io.DATAB
st_data[27] => hex_io.DATAB
st_data[27] => hex_io.DATAB
st_data[27] => hex_io.DATAB
st_data[28] => hex_io.DATAB
st_data[28] => hex_io.DATAB
st_data[28] => hex_io.DATAB
st_data[28] => hex_io.DATAB
st_data[28] => hex_io.DATAB
st_data[28] => hex_io.DATAB
st_data[28] => hex_io.DATAB
st_data[28] => hex_io.DATAB
st_data[29] => hex_io.DATAB
st_data[29] => hex_io.DATAB
st_data[29] => hex_io.DATAB
st_data[29] => hex_io.DATAB
st_data[29] => hex_io.DATAB
st_data[29] => hex_io.DATAB
st_data[29] => hex_io.DATAB
st_data[29] => hex_io.DATAB
st_data[30] => hex_io.DATAB
st_data[30] => hex_io.DATAB
st_data[30] => hex_io.DATAB
st_data[30] => hex_io.DATAB
st_data[30] => hex_io.DATAB
st_data[30] => hex_io.DATAB
st_data[30] => hex_io.DATAB
st_data[30] => hex_io.DATAB
st_data[31] => ~NO_FANOUT~
o_io_hex0[0] <= hex_io[0][0].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex0[1] <= hex_io[0][1].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex0[2] <= hex_io[0][2].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex0[3] <= hex_io[0][3].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex0[4] <= hex_io[0][4].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex0[5] <= hex_io[0][5].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex0[6] <= hex_io[0][6].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex1[0] <= hex_io[1][0].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex1[1] <= hex_io[1][1].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex1[2] <= hex_io[1][2].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex1[3] <= hex_io[1][3].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex1[4] <= hex_io[1][4].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex1[5] <= hex_io[1][5].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex1[6] <= hex_io[1][6].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex2[0] <= hex_io[2][0].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex2[1] <= hex_io[2][1].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex2[2] <= hex_io[2][2].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex2[3] <= hex_io[2][3].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex2[4] <= hex_io[2][4].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex2[5] <= hex_io[2][5].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex2[6] <= hex_io[2][6].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex3[0] <= hex_io[3][0].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex3[1] <= hex_io[3][1].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex3[2] <= hex_io[3][2].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex3[3] <= hex_io[3][3].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex3[4] <= hex_io[3][4].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex3[5] <= hex_io[3][5].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex3[6] <= hex_io[3][6].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex4[0] <= hex_io[4][0].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex4[1] <= hex_io[4][1].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex4[2] <= hex_io[4][2].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex4[3] <= hex_io[4][3].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex4[4] <= hex_io[4][4].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex4[5] <= hex_io[4][5].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex4[6] <= hex_io[4][6].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex5[0] <= hex_io[5][0].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex5[1] <= hex_io[5][1].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex5[2] <= hex_io[5][2].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex5[3] <= hex_io[5][3].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex5[4] <= hex_io[5][4].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex5[5] <= hex_io[5][5].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex5[6] <= hex_io[5][6].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex6[0] <= hex_io[6][0].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex6[1] <= hex_io[6][1].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex6[2] <= hex_io[6][2].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex6[3] <= hex_io[6][3].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex6[4] <= hex_io[6][4].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex6[5] <= hex_io[6][5].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex6[6] <= hex_io[6][6].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex7[0] <= hex_io[7][0].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex7[1] <= hex_io[7][1].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex7[2] <= hex_io[7][2].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex7[3] <= hex_io[7][3].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex7[4] <= hex_io[7][4].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex7[5] <= hex_io[7][5].DB_MAX_OUTPUT_PORT_TYPE
o_io_hex7[6] <= hex_io[7][6].DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|LSU:LSU|Output_Periph:Output_Periph|LED:LED
clk_i => o_io_ledg[0]~reg0.CLK
clk_i => o_io_ledg[1]~reg0.CLK
clk_i => o_io_ledg[2]~reg0.CLK
clk_i => o_io_ledg[3]~reg0.CLK
clk_i => o_io_ledg[4]~reg0.CLK
clk_i => o_io_ledg[5]~reg0.CLK
clk_i => o_io_ledg[6]~reg0.CLK
clk_i => o_io_ledg[7]~reg0.CLK
clk_i => o_io_ledr[0]~reg0.CLK
clk_i => o_io_ledr[1]~reg0.CLK
clk_i => o_io_ledr[2]~reg0.CLK
clk_i => o_io_ledr[3]~reg0.CLK
clk_i => o_io_ledr[4]~reg0.CLK
clk_i => o_io_ledr[5]~reg0.CLK
clk_i => o_io_ledr[6]~reg0.CLK
clk_i => o_io_ledr[7]~reg0.CLK
clk_i => o_io_ledr[8]~reg0.CLK
clk_i => o_io_ledr[9]~reg0.CLK
clk_i => o_io_ledr[10]~reg0.CLK
clk_i => o_io_ledr[11]~reg0.CLK
clk_i => o_io_ledr[12]~reg0.CLK
clk_i => o_io_ledr[13]~reg0.CLK
clk_i => o_io_ledr[14]~reg0.CLK
clk_i => o_io_ledr[15]~reg0.CLK
clk_i => o_io_ledr[16]~reg0.CLK
rst_ni => o_io_ledg[0]~reg0.ACLR
rst_ni => o_io_ledg[1]~reg0.ACLR
rst_ni => o_io_ledg[2]~reg0.ACLR
rst_ni => o_io_ledg[3]~reg0.ACLR
rst_ni => o_io_ledg[4]~reg0.ACLR
rst_ni => o_io_ledg[5]~reg0.ACLR
rst_ni => o_io_ledg[6]~reg0.ACLR
rst_ni => o_io_ledg[7]~reg0.ACLR
rst_ni => o_io_ledr[0]~reg0.ACLR
rst_ni => o_io_ledr[1]~reg0.ACLR
rst_ni => o_io_ledr[2]~reg0.ACLR
rst_ni => o_io_ledr[3]~reg0.ACLR
rst_ni => o_io_ledr[4]~reg0.ACLR
rst_ni => o_io_ledr[5]~reg0.ACLR
rst_ni => o_io_ledr[6]~reg0.ACLR
rst_ni => o_io_ledr[7]~reg0.ACLR
rst_ni => o_io_ledr[8]~reg0.ACLR
rst_ni => o_io_ledr[9]~reg0.ACLR
rst_ni => o_io_ledr[10]~reg0.ACLR
rst_ni => o_io_ledr[11]~reg0.ACLR
rst_ni => o_io_ledr[12]~reg0.ACLR
rst_ni => o_io_ledr[13]~reg0.ACLR
rst_ni => o_io_ledr[14]~reg0.ACLR
rst_ni => o_io_ledr[15]~reg0.ACLR
rst_ni => o_io_ledr[16]~reg0.ACLR
st_en => o_io_ledg[0]~reg0.ENA
st_en => o_io_ledr[16]~reg0.ENA
st_en => o_io_ledr[15]~reg0.ENA
st_en => o_io_ledr[14]~reg0.ENA
st_en => o_io_ledr[13]~reg0.ENA
st_en => o_io_ledr[12]~reg0.ENA
st_en => o_io_ledr[11]~reg0.ENA
st_en => o_io_ledr[10]~reg0.ENA
st_en => o_io_ledr[9]~reg0.ENA
st_en => o_io_ledr[8]~reg0.ENA
st_en => o_io_ledr[7]~reg0.ENA
st_en => o_io_ledr[6]~reg0.ENA
st_en => o_io_ledr[5]~reg0.ENA
st_en => o_io_ledr[4]~reg0.ENA
st_en => o_io_ledr[3]~reg0.ENA
st_en => o_io_ledr[2]~reg0.ENA
st_en => o_io_ledr[1]~reg0.ENA
st_en => o_io_ledr[0]~reg0.ENA
st_en => o_io_ledg[7]~reg0.ENA
st_en => o_io_ledg[6]~reg0.ENA
st_en => o_io_ledg[5]~reg0.ENA
st_en => o_io_ledg[4]~reg0.ENA
st_en => o_io_ledg[3]~reg0.ENA
st_en => o_io_ledg[2]~reg0.ENA
st_en => o_io_ledg[1]~reg0.ENA
addr => o_io_ledr.OUTPUTSELECT
addr => o_io_ledr.OUTPUTSELECT
addr => o_io_ledr.OUTPUTSELECT
addr => o_io_ledr.OUTPUTSELECT
addr => o_io_ledr.OUTPUTSELECT
addr => o_io_ledr.OUTPUTSELECT
addr => o_io_ledr.OUTPUTSELECT
addr => o_io_ledr.OUTPUTSELECT
addr => o_io_ledr.OUTPUTSELECT
addr => o_io_ledr.OUTPUTSELECT
addr => o_io_ledr.OUTPUTSELECT
addr => o_io_ledr.OUTPUTSELECT
addr => o_io_ledr.OUTPUTSELECT
addr => o_io_ledr.OUTPUTSELECT
addr => o_io_ledr.OUTPUTSELECT
addr => o_io_ledr.OUTPUTSELECT
addr => o_io_ledr.OUTPUTSELECT
addr => o_io_ledg.OUTPUTSELECT
addr => o_io_ledg.OUTPUTSELECT
addr => o_io_ledg.OUTPUTSELECT
addr => o_io_ledg.OUTPUTSELECT
addr => o_io_ledg.OUTPUTSELECT
addr => o_io_ledg.OUTPUTSELECT
addr => o_io_ledg.OUTPUTSELECT
addr => o_io_ledg.OUTPUTSELECT
funct3[0] => Equal0.IN5
funct3[0] => Equal1.IN5
funct3[1] => Equal0.IN4
funct3[1] => Equal1.IN4
funct3[2] => Equal0.IN3
funct3[2] => Equal1.IN3
st_data[0] => o_io_ledr.DATAB
st_data[0] => o_io_ledg.DATAA
st_data[1] => o_io_ledr.DATAB
st_data[1] => o_io_ledg.DATAA
st_data[2] => o_io_ledr.DATAB
st_data[2] => o_io_ledg.DATAA
st_data[3] => o_io_ledr.DATAB
st_data[3] => o_io_ledg.DATAA
st_data[4] => o_io_ledr.DATAB
st_data[4] => o_io_ledg.DATAA
st_data[5] => o_io_ledr.DATAB
st_data[5] => o_io_ledg.DATAA
st_data[6] => o_io_ledr.DATAB
st_data[6] => o_io_ledg.DATAA
st_data[7] => o_io_ledr.DATAB
st_data[7] => o_io_ledg.DATAA
st_data[8] => o_io_ledr.DATAA
st_data[9] => o_io_ledr.DATAA
st_data[10] => o_io_ledr.DATAA
st_data[11] => o_io_ledr.DATAA
st_data[12] => o_io_ledr.DATAA
st_data[13] => o_io_ledr.DATAA
st_data[14] => o_io_ledr.DATAA
st_data[15] => o_io_ledr.DATAA
st_data[16] => o_io_ledr.DATAB
o_io_ledr[0] <= o_io_ledr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_io_ledr[1] <= o_io_ledr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_io_ledr[2] <= o_io_ledr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_io_ledr[3] <= o_io_ledr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_io_ledr[4] <= o_io_ledr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_io_ledr[5] <= o_io_ledr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_io_ledr[6] <= o_io_ledr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_io_ledr[7] <= o_io_ledr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_io_ledr[8] <= o_io_ledr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_io_ledr[9] <= o_io_ledr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_io_ledr[10] <= o_io_ledr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_io_ledr[11] <= o_io_ledr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_io_ledr[12] <= o_io_ledr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_io_ledr[13] <= o_io_ledr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_io_ledr[14] <= o_io_ledr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_io_ledr[15] <= o_io_ledr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_io_ledr[16] <= o_io_ledr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_io_ledg[0] <= o_io_ledg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_io_ledg[1] <= o_io_ledg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_io_ledg[2] <= o_io_ledg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_io_ledg[3] <= o_io_ledg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_io_ledg[4] <= o_io_ledg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_io_ledg[5] <= o_io_ledg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_io_ledg[6] <= o_io_ledg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_io_ledg[7] <= o_io_ledg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|LSU:LSU|Output_Periph:Output_Periph|LCD:LCD
clk_i => o_io_lcd[0]~reg0.CLK
clk_i => o_io_lcd[1]~reg0.CLK
clk_i => o_io_lcd[2]~reg0.CLK
clk_i => o_io_lcd[3]~reg0.CLK
clk_i => o_io_lcd[4]~reg0.CLK
clk_i => o_io_lcd[5]~reg0.CLK
clk_i => o_io_lcd[6]~reg0.CLK
clk_i => o_io_lcd[7]~reg0.CLK
clk_i => o_io_lcd[8]~reg0.CLK
clk_i => o_io_lcd[9]~reg0.CLK
clk_i => o_io_lcd[10]~reg0.CLK
clk_i => o_io_lcd[11]~reg0.CLK
rst_ni => o_io_lcd[0]~reg0.ACLR
rst_ni => o_io_lcd[1]~reg0.ACLR
rst_ni => o_io_lcd[2]~reg0.ACLR
rst_ni => o_io_lcd[3]~reg0.ACLR
rst_ni => o_io_lcd[4]~reg0.ACLR
rst_ni => o_io_lcd[5]~reg0.ACLR
rst_ni => o_io_lcd[6]~reg0.ACLR
rst_ni => o_io_lcd[7]~reg0.ACLR
rst_ni => o_io_lcd[8]~reg0.ACLR
rst_ni => o_io_lcd[9]~reg0.ACLR
rst_ni => o_io_lcd[10]~reg0.ACLR
rst_ni => o_io_lcd[11]~reg0.ACLR
st_en => o_io_lcd[0]~reg0.ENA
st_en => o_io_lcd[11]~reg0.ENA
st_en => o_io_lcd[10]~reg0.ENA
st_en => o_io_lcd[9]~reg0.ENA
st_en => o_io_lcd[8]~reg0.ENA
st_en => o_io_lcd[7]~reg0.ENA
st_en => o_io_lcd[6]~reg0.ENA
st_en => o_io_lcd[5]~reg0.ENA
st_en => o_io_lcd[4]~reg0.ENA
st_en => o_io_lcd[3]~reg0.ENA
st_en => o_io_lcd[2]~reg0.ENA
st_en => o_io_lcd[1]~reg0.ENA
funct3[0] => Equal0.IN5
funct3[0] => Equal1.IN5
funct3[1] => Equal0.IN4
funct3[1] => Equal1.IN4
funct3[2] => Equal0.IN3
funct3[2] => Equal1.IN3
st_data[0] => o_io_lcd[0]~reg0.DATAIN
st_data[1] => o_io_lcd[1]~reg0.DATAIN
st_data[2] => o_io_lcd[2]~reg0.DATAIN
st_data[3] => o_io_lcd[3]~reg0.DATAIN
st_data[4] => o_io_lcd[4]~reg0.DATAIN
st_data[5] => o_io_lcd[5]~reg0.DATAIN
st_data[6] => o_io_lcd[6]~reg0.DATAIN
st_data[7] => o_io_lcd[7]~reg0.DATAIN
st_data[8] => o_io_lcd.DATAA
st_data[9] => o_io_lcd.DATAA
st_data[10] => o_io_lcd.DATAA
st_data[11] => Selector0.IN4
st_data[12] => ~NO_FANOUT~
st_data[13] => ~NO_FANOUT~
st_data[14] => ~NO_FANOUT~
st_data[15] => ~NO_FANOUT~
st_data[16] => ~NO_FANOUT~
st_data[17] => ~NO_FANOUT~
st_data[18] => ~NO_FANOUT~
st_data[19] => ~NO_FANOUT~
st_data[20] => ~NO_FANOUT~
st_data[21] => ~NO_FANOUT~
st_data[22] => ~NO_FANOUT~
st_data[23] => ~NO_FANOUT~
st_data[24] => ~NO_FANOUT~
st_data[25] => ~NO_FANOUT~
st_data[26] => ~NO_FANOUT~
st_data[27] => ~NO_FANOUT~
st_data[28] => ~NO_FANOUT~
st_data[29] => ~NO_FANOUT~
st_data[30] => ~NO_FANOUT~
st_data[31] => Selector0.IN3
o_io_lcd[0] <= o_io_lcd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_io_lcd[1] <= o_io_lcd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_io_lcd[2] <= o_io_lcd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_io_lcd[3] <= o_io_lcd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_io_lcd[4] <= o_io_lcd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_io_lcd[5] <= o_io_lcd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_io_lcd[6] <= o_io_lcd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_io_lcd[7] <= o_io_lcd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_io_lcd[8] <= o_io_lcd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_io_lcd[9] <= o_io_lcd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_io_lcd[10] <= o_io_lcd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_io_lcd[11] <= o_io_lcd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|LSU:LSU|Data_memory:Data_memory
st_en => st_en.IN4
clk_i => clk_i.IN4
addr[0] => Decoder0.IN1
addr[0] => Decoder1.IN1
addr[0] => Decoder2.IN1
addr[0] => Decoder3.IN1
addr[0] => Mux0.IN5
addr[0] => Mux1.IN5
addr[0] => Mux2.IN5
addr[0] => Mux3.IN5
addr[0] => Mux4.IN5
addr[0] => Mux5.IN5
addr[0] => Mux6.IN5
addr[0] => Mux7.IN5
addr[0] => Mux8.IN5
addr[0] => Mux9.IN5
addr[0] => Mux10.IN5
addr[0] => Mux11.IN5
addr[0] => Mux12.IN5
addr[0] => Mux13.IN5
addr[0] => Mux14.IN5
addr[0] => Mux15.IN5
addr[0] => Mux16.IN5
addr[0] => Mux17.IN5
addr[0] => Mux18.IN5
addr[0] => Mux19.IN5
addr[0] => Mux20.IN5
addr[0] => Mux21.IN5
addr[0] => Mux22.IN5
addr[0] => Mux23.IN5
addr[0] => Mux24.IN5
addr[0] => Mux25.IN5
addr[0] => Mux26.IN5
addr[0] => Mux27.IN5
addr[0] => Mux28.IN5
addr[0] => Mux29.IN5
addr[0] => Mux30.IN5
addr[0] => Mux31.IN5
addr[0] => Decoder4.IN1
addr[0] => Mux32.IN5
addr[0] => Mux33.IN5
addr[0] => Mux34.IN5
addr[0] => Mux35.IN5
addr[0] => Mux36.IN5
addr[0] => Mux37.IN5
addr[0] => Mux38.IN5
addr[0] => Mux39.IN5
addr[0] => Mux40.IN5
addr[0] => Mux41.IN5
addr[0] => Mux42.IN5
addr[0] => Mux43.IN5
addr[0] => Mux44.IN5
addr[0] => Mux45.IN5
addr[0] => Mux46.IN5
addr[0] => Mux47.IN5
addr[0] => Mux48.IN5
addr[0] => Mux49.IN5
addr[0] => Mux50.IN5
addr[0] => Mux51.IN5
addr[0] => Mux52.IN5
addr[0] => Mux53.IN5
addr[0] => Mux54.IN5
addr[0] => Mux55.IN5
addr[0] => Mux56.IN5
addr[0] => Mux57.IN5
addr[0] => Mux58.IN5
addr[0] => Mux59.IN5
addr[0] => Mux60.IN5
addr[0] => Mux61.IN5
addr[0] => Mux62.IN5
addr[0] => Mux63.IN5
addr[0] => Decoder5.IN1
addr[0] => Decoder6.IN1
addr[0] => Decoder7.IN1
addr[0] => Mux107.IN1
addr[0] => Decoder10.IN1
addr[0] => Mux108.IN1
addr[0] => Decoder11.IN1
addr[0] => Decoder12.IN1
addr[0] => Decoder13.IN1
addr[0] => Mux109.IN1
addr[0] => Mux110.IN1
addr[0] => Mux111.IN1
addr[0] => Mux112.IN1
addr[0] => Mux113.IN1
addr[0] => Mux114.IN1
addr[0] => Mux115.IN1
addr[0] => Mux116.IN1
addr[0] => Mux117.IN1
addr[0] => Mux118.IN1
addr[0] => Mux119.IN1
addr[0] => Mux120.IN1
addr[0] => Mux121.IN1
addr[0] => Mux122.IN1
addr[0] => Mux123.IN1
addr[0] => Mux124.IN1
addr[0] => Decoder14.IN1
addr[0] => Mux125.IN1
addr[0] => Mux126.IN1
addr[0] => Mux127.IN1
addr[0] => Mux128.IN1
addr[0] => Mux129.IN1
addr[0] => Mux130.IN1
addr[0] => Mux131.IN1
addr[0] => Mux132.IN1
addr[0] => Mux133.IN1
addr[0] => Mux134.IN1
addr[0] => Mux135.IN1
addr[0] => Mux136.IN1
addr[0] => Mux137.IN1
addr[0] => Mux138.IN1
addr[1] => Decoder0.IN0
addr[1] => Decoder1.IN0
addr[1] => Decoder2.IN0
addr[1] => Decoder3.IN0
addr[1] => Mux0.IN4
addr[1] => Mux1.IN4
addr[1] => Mux2.IN4
addr[1] => Mux3.IN4
addr[1] => Mux4.IN4
addr[1] => Mux5.IN4
addr[1] => Mux6.IN4
addr[1] => Mux7.IN4
addr[1] => Mux8.IN4
addr[1] => Mux9.IN4
addr[1] => Mux10.IN4
addr[1] => Mux11.IN4
addr[1] => Mux12.IN4
addr[1] => Mux13.IN4
addr[1] => Mux14.IN4
addr[1] => Mux15.IN4
addr[1] => Mux16.IN4
addr[1] => Mux17.IN4
addr[1] => Mux18.IN4
addr[1] => Mux19.IN4
addr[1] => Mux20.IN4
addr[1] => Mux21.IN4
addr[1] => Mux22.IN4
addr[1] => Mux23.IN4
addr[1] => Mux24.IN4
addr[1] => Mux25.IN4
addr[1] => Mux26.IN4
addr[1] => Mux27.IN4
addr[1] => Mux28.IN4
addr[1] => Mux29.IN4
addr[1] => Mux30.IN4
addr[1] => Mux31.IN4
addr[1] => Decoder4.IN0
addr[1] => Mux32.IN4
addr[1] => Mux33.IN4
addr[1] => Mux34.IN4
addr[1] => Mux35.IN4
addr[1] => Mux36.IN4
addr[1] => Mux37.IN4
addr[1] => Mux38.IN4
addr[1] => Mux39.IN4
addr[1] => Mux40.IN4
addr[1] => Mux41.IN4
addr[1] => Mux42.IN4
addr[1] => Mux43.IN4
addr[1] => Mux44.IN4
addr[1] => Mux45.IN4
addr[1] => Mux46.IN4
addr[1] => Mux47.IN4
addr[1] => Mux48.IN4
addr[1] => Mux49.IN4
addr[1] => Mux50.IN4
addr[1] => Mux51.IN4
addr[1] => Mux52.IN4
addr[1] => Mux53.IN4
addr[1] => Mux54.IN4
addr[1] => Mux55.IN4
addr[1] => Mux56.IN4
addr[1] => Mux57.IN4
addr[1] => Mux58.IN4
addr[1] => Mux59.IN4
addr[1] => Mux60.IN4
addr[1] => Mux61.IN4
addr[1] => Mux62.IN4
addr[1] => Mux63.IN4
addr[1] => Decoder5.IN0
addr[1] => Decoder6.IN0
addr[1] => Decoder7.IN0
addr[1] => Mux107.IN0
addr[1] => Decoder10.IN0
addr[1] => Mux108.IN0
addr[1] => Decoder11.IN0
addr[1] => Decoder12.IN0
addr[1] => Decoder13.IN0
addr[1] => Mux109.IN0
addr[1] => Mux110.IN0
addr[1] => Mux111.IN0
addr[1] => Mux112.IN0
addr[1] => Mux113.IN0
addr[1] => Mux114.IN0
addr[1] => Mux115.IN0
addr[1] => Mux116.IN0
addr[1] => Mux117.IN0
addr[1] => Mux118.IN0
addr[1] => Mux119.IN0
addr[1] => Mux120.IN0
addr[1] => Mux121.IN0
addr[1] => Mux122.IN0
addr[1] => Mux123.IN0
addr[1] => Mux124.IN0
addr[1] => Decoder14.IN0
addr[1] => Mux125.IN0
addr[1] => Mux126.IN0
addr[1] => Mux127.IN0
addr[1] => Mux128.IN0
addr[1] => Mux129.IN0
addr[1] => Mux130.IN0
addr[1] => Mux131.IN0
addr[1] => Mux132.IN0
addr[1] => Mux133.IN0
addr[1] => Mux134.IN0
addr[1] => Mux135.IN0
addr[1] => Mux136.IN0
addr[1] => Mux137.IN0
addr[1] => Mux138.IN0
addr[2] => addr3[0].IN1
addr[3] => addr3[1].IN1
addr[4] => addr3[2].IN1
addr[5] => addr3[3].IN1
addr[6] => addr3[4].IN1
addr[7] => addr3[5].IN1
addr[8] => addr3[6].IN1
addr[9] => addr3[7].IN1
addr[10] => addr3[8].IN1
addr[11] => addr3[9].IN1
addr[12] => addr3[10].IN1
funct3[0] => Mux64.IN5
funct3[0] => Mux65.IN5
funct3[0] => Mux66.IN5
funct3[0] => Mux67.IN5
funct3[0] => Mux68.IN5
funct3[0] => Mux69.IN5
funct3[0] => Mux70.IN5
funct3[0] => Mux71.IN5
funct3[0] => Mux72.IN5
funct3[0] => Mux73.IN5
funct3[0] => Mux74.IN5
funct3[0] => Mux75.IN5
funct3[0] => Mux76.IN5
funct3[0] => Mux77.IN5
funct3[0] => Mux78.IN5
funct3[0] => Mux79.IN5
funct3[0] => Mux80.IN5
funct3[0] => Mux81.IN5
funct3[0] => Mux82.IN5
funct3[0] => Mux83.IN5
funct3[0] => Mux84.IN5
funct3[0] => Mux85.IN5
funct3[0] => Mux86.IN5
funct3[0] => Mux87.IN5
funct3[0] => Mux88.IN5
funct3[0] => Mux89.IN5
funct3[0] => Mux90.IN5
funct3[0] => Mux91.IN5
funct3[0] => Mux92.IN5
funct3[0] => Mux93.IN5
funct3[0] => Mux94.IN5
funct3[0] => Mux95.IN5
funct3[0] => Mux96.IN10
funct3[0] => Mux97.IN10
funct3[0] => Mux98.IN10
funct3[0] => Mux99.IN10
funct3[0] => Mux100.IN10
funct3[0] => Mux101.IN10
funct3[0] => Mux102.IN10
funct3[0] => Mux103.IN10
funct3[0] => Mux104.IN10
funct3[0] => Mux105.IN10
funct3[0] => Mux106.IN10
funct3[0] => Decoder8.IN2
funct3[0] => Decoder9.IN2
funct3[0] => Mux139.IN10
funct3[0] => Mux140.IN10
funct3[0] => Mux141.IN10
funct3[0] => Mux142.IN10
funct3[0] => Mux143.IN10
funct3[0] => Mux144.IN10
funct3[0] => Mux145.IN10
funct3[0] => Mux146.IN10
funct3[0] => Mux147.IN10
funct3[0] => Mux148.IN10
funct3[0] => Mux149.IN10
funct3[0] => Mux150.IN10
funct3[0] => Mux151.IN10
funct3[0] => Mux152.IN10
funct3[0] => Mux153.IN10
funct3[0] => Mux154.IN10
funct3[0] => Mux155.IN10
funct3[0] => Mux156.IN10
funct3[0] => Mux157.IN10
funct3[0] => Mux158.IN10
funct3[0] => Mux159.IN10
funct3[0] => Mux160.IN10
funct3[0] => Mux161.IN10
funct3[0] => Mux162.IN10
funct3[0] => Mux163.IN10
funct3[0] => Mux164.IN10
funct3[0] => Mux165.IN10
funct3[0] => Mux166.IN10
funct3[0] => Mux167.IN10
funct3[0] => Mux168.IN10
funct3[0] => Mux169.IN10
funct3[0] => Mux170.IN10
funct3[0] => Mux171.IN10
funct3[0] => Mux172.IN10
funct3[0] => Mux173.IN10
funct3[0] => Mux174.IN10
funct3[0] => Mux175.IN10
funct3[0] => Mux176.IN10
funct3[0] => Mux177.IN10
funct3[0] => Mux178.IN10
funct3[0] => Mux179.IN10
funct3[0] => Mux180.IN10
funct3[0] => Mux181.IN10
funct3[0] => Decoder15.IN2
funct3[0] => Decoder16.IN2
funct3[1] => Mux64.IN4
funct3[1] => Mux65.IN4
funct3[1] => Mux66.IN4
funct3[1] => Mux67.IN4
funct3[1] => Mux68.IN4
funct3[1] => Mux69.IN4
funct3[1] => Mux70.IN4
funct3[1] => Mux71.IN4
funct3[1] => Mux72.IN4
funct3[1] => Mux73.IN4
funct3[1] => Mux74.IN4
funct3[1] => Mux75.IN4
funct3[1] => Mux76.IN4
funct3[1] => Mux77.IN4
funct3[1] => Mux78.IN4
funct3[1] => Mux79.IN4
funct3[1] => Mux80.IN4
funct3[1] => Mux81.IN4
funct3[1] => Mux82.IN4
funct3[1] => Mux83.IN4
funct3[1] => Mux84.IN4
funct3[1] => Mux85.IN4
funct3[1] => Mux86.IN4
funct3[1] => Mux87.IN4
funct3[1] => Mux88.IN4
funct3[1] => Mux89.IN4
funct3[1] => Mux90.IN4
funct3[1] => Mux91.IN4
funct3[1] => Mux92.IN4
funct3[1] => Mux93.IN4
funct3[1] => Mux94.IN4
funct3[1] => Mux95.IN4
funct3[1] => Mux96.IN9
funct3[1] => Mux97.IN9
funct3[1] => Mux98.IN9
funct3[1] => Mux99.IN9
funct3[1] => Mux100.IN9
funct3[1] => Mux101.IN9
funct3[1] => Mux102.IN9
funct3[1] => Mux103.IN9
funct3[1] => Mux104.IN9
funct3[1] => Mux105.IN9
funct3[1] => Mux106.IN9
funct3[1] => Decoder8.IN1
funct3[1] => Decoder9.IN1
funct3[1] => Mux139.IN9
funct3[1] => Mux140.IN9
funct3[1] => Mux141.IN9
funct3[1] => Mux142.IN9
funct3[1] => Mux143.IN9
funct3[1] => Mux144.IN9
funct3[1] => Mux145.IN9
funct3[1] => Mux146.IN9
funct3[1] => Mux147.IN9
funct3[1] => Mux148.IN9
funct3[1] => Mux149.IN9
funct3[1] => Mux150.IN9
funct3[1] => Mux151.IN9
funct3[1] => Mux152.IN9
funct3[1] => Mux153.IN9
funct3[1] => Mux154.IN9
funct3[1] => Mux155.IN9
funct3[1] => Mux156.IN9
funct3[1] => Mux157.IN9
funct3[1] => Mux158.IN9
funct3[1] => Mux159.IN9
funct3[1] => Mux160.IN9
funct3[1] => Mux161.IN9
funct3[1] => Mux162.IN9
funct3[1] => Mux163.IN9
funct3[1] => Mux164.IN9
funct3[1] => Mux165.IN9
funct3[1] => Mux166.IN9
funct3[1] => Mux167.IN9
funct3[1] => Mux168.IN9
funct3[1] => Mux169.IN9
funct3[1] => Mux170.IN9
funct3[1] => Mux171.IN9
funct3[1] => Mux172.IN9
funct3[1] => Mux173.IN9
funct3[1] => Mux174.IN9
funct3[1] => Mux175.IN9
funct3[1] => Mux176.IN9
funct3[1] => Mux177.IN9
funct3[1] => Mux178.IN9
funct3[1] => Mux179.IN9
funct3[1] => Mux180.IN9
funct3[1] => Mux181.IN9
funct3[1] => Decoder15.IN1
funct3[1] => Decoder16.IN1
funct3[2] => Mux64.IN3
funct3[2] => Mux65.IN3
funct3[2] => Mux66.IN3
funct3[2] => Mux67.IN3
funct3[2] => Mux68.IN3
funct3[2] => Mux69.IN3
funct3[2] => Mux70.IN3
funct3[2] => Mux71.IN3
funct3[2] => Mux72.IN3
funct3[2] => Mux73.IN3
funct3[2] => Mux74.IN3
funct3[2] => Mux75.IN3
funct3[2] => Mux76.IN3
funct3[2] => Mux77.IN3
funct3[2] => Mux78.IN3
funct3[2] => Mux79.IN3
funct3[2] => Mux80.IN3
funct3[2] => Mux81.IN3
funct3[2] => Mux82.IN3
funct3[2] => Mux83.IN3
funct3[2] => Mux84.IN3
funct3[2] => Mux85.IN3
funct3[2] => Mux86.IN3
funct3[2] => Mux87.IN3
funct3[2] => Mux88.IN3
funct3[2] => Mux89.IN3
funct3[2] => Mux90.IN3
funct3[2] => Mux91.IN3
funct3[2] => Mux92.IN3
funct3[2] => Mux93.IN3
funct3[2] => Mux94.IN3
funct3[2] => Mux95.IN3
funct3[2] => Mux96.IN8
funct3[2] => Mux97.IN8
funct3[2] => Mux98.IN8
funct3[2] => Mux99.IN8
funct3[2] => Mux100.IN8
funct3[2] => Mux101.IN8
funct3[2] => Mux102.IN8
funct3[2] => Mux103.IN8
funct3[2] => Mux104.IN8
funct3[2] => Mux105.IN8
funct3[2] => Mux106.IN8
funct3[2] => Decoder8.IN0
funct3[2] => Decoder9.IN0
funct3[2] => Mux139.IN8
funct3[2] => Mux140.IN8
funct3[2] => Mux141.IN8
funct3[2] => Mux142.IN8
funct3[2] => Mux143.IN8
funct3[2] => Mux144.IN8
funct3[2] => Mux145.IN8
funct3[2] => Mux146.IN8
funct3[2] => Mux147.IN8
funct3[2] => Mux148.IN8
funct3[2] => Mux149.IN8
funct3[2] => Mux150.IN8
funct3[2] => Mux151.IN8
funct3[2] => Mux152.IN8
funct3[2] => Mux153.IN8
funct3[2] => Mux154.IN8
funct3[2] => Mux155.IN8
funct3[2] => Mux156.IN8
funct3[2] => Mux157.IN8
funct3[2] => Mux158.IN8
funct3[2] => Mux159.IN8
funct3[2] => Mux160.IN8
funct3[2] => Mux161.IN8
funct3[2] => Mux162.IN8
funct3[2] => Mux163.IN8
funct3[2] => Mux164.IN8
funct3[2] => Mux165.IN8
funct3[2] => Mux166.IN8
funct3[2] => Mux167.IN8
funct3[2] => Mux168.IN8
funct3[2] => Mux169.IN8
funct3[2] => Mux170.IN8
funct3[2] => Mux171.IN8
funct3[2] => Mux172.IN8
funct3[2] => Mux173.IN8
funct3[2] => Mux174.IN8
funct3[2] => Mux175.IN8
funct3[2] => Mux176.IN8
funct3[2] => Mux177.IN8
funct3[2] => Mux178.IN8
funct3[2] => Mux179.IN8
funct3[2] => Mux180.IN8
funct3[2] => Mux181.IN8
funct3[2] => Decoder15.IN0
funct3[2] => Decoder16.IN0
st_data[0] => st_data0.DATAB
st_data[0] => st_data1.DATAB
st_data[0] => st_data2.DATAB
st_data[0] => st_data3.DATAB
st_data[0] => Mux7.IN3
st_data[0] => Mux15.IN3
st_data[0] => Mux23.IN3
st_data[0] => Mux31.IN3
st_data[0] => Mux39.IN3
st_data[0] => Mux47.IN3
st_data[0] => Mux55.IN3
st_data[0] => Mux63.IN3
st_data[0] => Mux71.IN6
st_data[0] => Mux71.IN7
st_data[0] => Mux71.IN8
st_data[0] => Mux71.IN9
st_data[0] => Mux71.IN10
st_data[1] => st_data0.DATAB
st_data[1] => st_data1.DATAB
st_data[1] => st_data2.DATAB
st_data[1] => st_data3.DATAB
st_data[1] => Mux6.IN3
st_data[1] => Mux14.IN3
st_data[1] => Mux22.IN3
st_data[1] => Mux30.IN3
st_data[1] => Mux38.IN3
st_data[1] => Mux46.IN3
st_data[1] => Mux54.IN3
st_data[1] => Mux62.IN3
st_data[1] => Mux70.IN6
st_data[1] => Mux70.IN7
st_data[1] => Mux70.IN8
st_data[1] => Mux70.IN9
st_data[1] => Mux70.IN10
st_data[2] => st_data0.DATAB
st_data[2] => st_data1.DATAB
st_data[2] => st_data2.DATAB
st_data[2] => st_data3.DATAB
st_data[2] => Mux5.IN3
st_data[2] => Mux13.IN3
st_data[2] => Mux21.IN3
st_data[2] => Mux29.IN3
st_data[2] => Mux37.IN3
st_data[2] => Mux45.IN3
st_data[2] => Mux53.IN3
st_data[2] => Mux61.IN3
st_data[2] => Mux69.IN6
st_data[2] => Mux69.IN7
st_data[2] => Mux69.IN8
st_data[2] => Mux69.IN9
st_data[2] => Mux69.IN10
st_data[3] => st_data0.DATAB
st_data[3] => st_data1.DATAB
st_data[3] => st_data2.DATAB
st_data[3] => st_data3.DATAB
st_data[3] => Mux4.IN3
st_data[3] => Mux12.IN3
st_data[3] => Mux20.IN3
st_data[3] => Mux28.IN3
st_data[3] => Mux36.IN3
st_data[3] => Mux44.IN3
st_data[3] => Mux52.IN3
st_data[3] => Mux60.IN3
st_data[3] => Mux68.IN6
st_data[3] => Mux68.IN7
st_data[3] => Mux68.IN8
st_data[3] => Mux68.IN9
st_data[3] => Mux68.IN10
st_data[4] => st_data0.DATAB
st_data[4] => st_data1.DATAB
st_data[4] => st_data2.DATAB
st_data[4] => st_data3.DATAB
st_data[4] => Mux3.IN3
st_data[4] => Mux11.IN3
st_data[4] => Mux19.IN3
st_data[4] => Mux27.IN3
st_data[4] => Mux35.IN3
st_data[4] => Mux43.IN3
st_data[4] => Mux51.IN3
st_data[4] => Mux59.IN3
st_data[4] => Mux67.IN6
st_data[4] => Mux67.IN7
st_data[4] => Mux67.IN8
st_data[4] => Mux67.IN9
st_data[4] => Mux67.IN10
st_data[5] => st_data0.DATAB
st_data[5] => st_data1.DATAB
st_data[5] => st_data2.DATAB
st_data[5] => st_data3.DATAB
st_data[5] => Mux2.IN3
st_data[5] => Mux10.IN3
st_data[5] => Mux18.IN3
st_data[5] => Mux26.IN3
st_data[5] => Mux34.IN3
st_data[5] => Mux42.IN3
st_data[5] => Mux50.IN3
st_data[5] => Mux58.IN3
st_data[5] => Mux66.IN6
st_data[5] => Mux66.IN7
st_data[5] => Mux66.IN8
st_data[5] => Mux66.IN9
st_data[5] => Mux66.IN10
st_data[6] => st_data0.DATAB
st_data[6] => st_data1.DATAB
st_data[6] => st_data2.DATAB
st_data[6] => st_data3.DATAB
st_data[6] => Mux1.IN3
st_data[6] => Mux9.IN3
st_data[6] => Mux17.IN3
st_data[6] => Mux25.IN3
st_data[6] => Mux33.IN3
st_data[6] => Mux41.IN3
st_data[6] => Mux49.IN3
st_data[6] => Mux57.IN3
st_data[6] => Mux65.IN6
st_data[6] => Mux65.IN7
st_data[6] => Mux65.IN8
st_data[6] => Mux65.IN9
st_data[6] => Mux65.IN10
st_data[7] => st_data0.DATAB
st_data[7] => st_data1.DATAB
st_data[7] => st_data2.DATAB
st_data[7] => st_data3.DATAB
st_data[7] => Mux0.IN3
st_data[7] => Mux8.IN3
st_data[7] => Mux16.IN3
st_data[7] => Mux24.IN3
st_data[7] => Mux32.IN3
st_data[7] => Mux40.IN3
st_data[7] => Mux48.IN3
st_data[7] => Mux56.IN3
st_data[7] => Mux64.IN6
st_data[7] => Mux64.IN7
st_data[7] => Mux64.IN8
st_data[7] => Mux64.IN9
st_data[7] => Mux64.IN10
st_data[8] => Mux7.IN2
st_data[8] => Mux15.IN2
st_data[8] => Mux23.IN2
st_data[8] => Mux31.IN2
st_data[8] => Mux39.IN2
st_data[8] => Mux47.IN2
st_data[8] => Mux55.IN2
st_data[8] => Mux63.IN2
st_data[8] => Mux79.IN6
st_data[8] => Mux79.IN7
st_data[8] => Mux79.IN8
st_data[8] => Mux79.IN9
st_data[8] => Mux79.IN10
st_data[9] => Mux6.IN2
st_data[9] => Mux14.IN2
st_data[9] => Mux22.IN2
st_data[9] => Mux30.IN2
st_data[9] => Mux38.IN2
st_data[9] => Mux46.IN2
st_data[9] => Mux54.IN2
st_data[9] => Mux62.IN2
st_data[9] => Mux78.IN6
st_data[9] => Mux78.IN7
st_data[9] => Mux78.IN8
st_data[9] => Mux78.IN9
st_data[9] => Mux78.IN10
st_data[10] => Mux5.IN2
st_data[10] => Mux13.IN2
st_data[10] => Mux21.IN2
st_data[10] => Mux29.IN2
st_data[10] => Mux37.IN2
st_data[10] => Mux45.IN2
st_data[10] => Mux53.IN2
st_data[10] => Mux61.IN2
st_data[10] => Mux77.IN6
st_data[10] => Mux77.IN7
st_data[10] => Mux77.IN8
st_data[10] => Mux77.IN9
st_data[10] => Mux77.IN10
st_data[11] => Mux4.IN2
st_data[11] => Mux12.IN2
st_data[11] => Mux20.IN2
st_data[11] => Mux28.IN2
st_data[11] => Mux36.IN2
st_data[11] => Mux44.IN2
st_data[11] => Mux52.IN2
st_data[11] => Mux60.IN2
st_data[11] => Mux76.IN6
st_data[11] => Mux76.IN7
st_data[11] => Mux76.IN8
st_data[11] => Mux76.IN9
st_data[11] => Mux76.IN10
st_data[12] => Mux3.IN2
st_data[12] => Mux11.IN2
st_data[12] => Mux19.IN2
st_data[12] => Mux27.IN2
st_data[12] => Mux35.IN2
st_data[12] => Mux43.IN2
st_data[12] => Mux51.IN2
st_data[12] => Mux59.IN2
st_data[12] => Mux75.IN6
st_data[12] => Mux75.IN7
st_data[12] => Mux75.IN8
st_data[12] => Mux75.IN9
st_data[12] => Mux75.IN10
st_data[13] => Mux2.IN2
st_data[13] => Mux10.IN2
st_data[13] => Mux18.IN2
st_data[13] => Mux26.IN2
st_data[13] => Mux34.IN2
st_data[13] => Mux42.IN2
st_data[13] => Mux50.IN2
st_data[13] => Mux58.IN2
st_data[13] => Mux74.IN6
st_data[13] => Mux74.IN7
st_data[13] => Mux74.IN8
st_data[13] => Mux74.IN9
st_data[13] => Mux74.IN10
st_data[14] => Mux1.IN2
st_data[14] => Mux9.IN2
st_data[14] => Mux17.IN2
st_data[14] => Mux25.IN2
st_data[14] => Mux33.IN2
st_data[14] => Mux41.IN2
st_data[14] => Mux49.IN2
st_data[14] => Mux57.IN2
st_data[14] => Mux73.IN6
st_data[14] => Mux73.IN7
st_data[14] => Mux73.IN8
st_data[14] => Mux73.IN9
st_data[14] => Mux73.IN10
st_data[15] => Mux0.IN2
st_data[15] => Mux8.IN2
st_data[15] => Mux16.IN2
st_data[15] => Mux24.IN2
st_data[15] => Mux32.IN2
st_data[15] => Mux40.IN2
st_data[15] => Mux48.IN2
st_data[15] => Mux56.IN2
st_data[15] => Mux72.IN6
st_data[15] => Mux72.IN7
st_data[15] => Mux72.IN8
st_data[15] => Mux72.IN9
st_data[15] => Mux72.IN10
st_data[16] => Mux39.IN1
st_data[16] => Mux47.IN1
st_data[16] => Mux55.IN1
st_data[16] => Mux63.IN1
st_data[16] => Mux87.IN6
st_data[16] => Mux87.IN7
st_data[16] => Mux87.IN8
st_data[16] => Mux87.IN9
st_data[16] => Mux87.IN10
st_data[17] => Mux38.IN1
st_data[17] => Mux46.IN1
st_data[17] => Mux54.IN1
st_data[17] => Mux62.IN1
st_data[17] => Mux86.IN6
st_data[17] => Mux86.IN7
st_data[17] => Mux86.IN8
st_data[17] => Mux86.IN9
st_data[17] => Mux86.IN10
st_data[18] => Mux37.IN1
st_data[18] => Mux45.IN1
st_data[18] => Mux53.IN1
st_data[18] => Mux61.IN1
st_data[18] => Mux85.IN6
st_data[18] => Mux85.IN7
st_data[18] => Mux85.IN8
st_data[18] => Mux85.IN9
st_data[18] => Mux85.IN10
st_data[19] => Mux36.IN1
st_data[19] => Mux44.IN1
st_data[19] => Mux52.IN1
st_data[19] => Mux60.IN1
st_data[19] => Mux84.IN6
st_data[19] => Mux84.IN7
st_data[19] => Mux84.IN8
st_data[19] => Mux84.IN9
st_data[19] => Mux84.IN10
st_data[20] => Mux35.IN1
st_data[20] => Mux43.IN1
st_data[20] => Mux51.IN1
st_data[20] => Mux59.IN1
st_data[20] => Mux83.IN6
st_data[20] => Mux83.IN7
st_data[20] => Mux83.IN8
st_data[20] => Mux83.IN9
st_data[20] => Mux83.IN10
st_data[21] => Mux34.IN1
st_data[21] => Mux42.IN1
st_data[21] => Mux50.IN1
st_data[21] => Mux58.IN1
st_data[21] => Mux82.IN6
st_data[21] => Mux82.IN7
st_data[21] => Mux82.IN8
st_data[21] => Mux82.IN9
st_data[21] => Mux82.IN10
st_data[22] => Mux33.IN1
st_data[22] => Mux41.IN1
st_data[22] => Mux49.IN1
st_data[22] => Mux57.IN1
st_data[22] => Mux81.IN6
st_data[22] => Mux81.IN7
st_data[22] => Mux81.IN8
st_data[22] => Mux81.IN9
st_data[22] => Mux81.IN10
st_data[23] => Mux32.IN1
st_data[23] => Mux40.IN1
st_data[23] => Mux48.IN1
st_data[23] => Mux56.IN1
st_data[23] => Mux80.IN6
st_data[23] => Mux80.IN7
st_data[23] => Mux80.IN8
st_data[23] => Mux80.IN9
st_data[23] => Mux80.IN10
st_data[24] => Mux39.IN0
st_data[24] => Mux47.IN0
st_data[24] => Mux55.IN0
st_data[24] => Mux63.IN0
st_data[24] => Mux95.IN6
st_data[24] => Mux95.IN7
st_data[24] => Mux95.IN8
st_data[24] => Mux95.IN9
st_data[24] => Mux95.IN10
st_data[25] => Mux38.IN0
st_data[25] => Mux46.IN0
st_data[25] => Mux54.IN0
st_data[25] => Mux62.IN0
st_data[25] => Mux94.IN6
st_data[25] => Mux94.IN7
st_data[25] => Mux94.IN8
st_data[25] => Mux94.IN9
st_data[25] => Mux94.IN10
st_data[26] => Mux37.IN0
st_data[26] => Mux45.IN0
st_data[26] => Mux53.IN0
st_data[26] => Mux61.IN0
st_data[26] => Mux93.IN6
st_data[26] => Mux93.IN7
st_data[26] => Mux93.IN8
st_data[26] => Mux93.IN9
st_data[26] => Mux93.IN10
st_data[27] => Mux36.IN0
st_data[27] => Mux44.IN0
st_data[27] => Mux52.IN0
st_data[27] => Mux60.IN0
st_data[27] => Mux92.IN6
st_data[27] => Mux92.IN7
st_data[27] => Mux92.IN8
st_data[27] => Mux92.IN9
st_data[27] => Mux92.IN10
st_data[28] => Mux35.IN0
st_data[28] => Mux43.IN0
st_data[28] => Mux51.IN0
st_data[28] => Mux59.IN0
st_data[28] => Mux91.IN6
st_data[28] => Mux91.IN7
st_data[28] => Mux91.IN8
st_data[28] => Mux91.IN9
st_data[28] => Mux91.IN10
st_data[29] => Mux34.IN0
st_data[29] => Mux42.IN0
st_data[29] => Mux50.IN0
st_data[29] => Mux58.IN0
st_data[29] => Mux90.IN6
st_data[29] => Mux90.IN7
st_data[29] => Mux90.IN8
st_data[29] => Mux90.IN9
st_data[29] => Mux90.IN10
st_data[30] => Mux33.IN0
st_data[30] => Mux41.IN0
st_data[30] => Mux49.IN0
st_data[30] => Mux57.IN0
st_data[30] => Mux89.IN6
st_data[30] => Mux89.IN7
st_data[30] => Mux89.IN8
st_data[30] => Mux89.IN9
st_data[30] => Mux89.IN10
st_data[31] => Mux32.IN0
st_data[31] => Mux40.IN0
st_data[31] => Mux48.IN0
st_data[31] => Mux56.IN0
st_data[31] => Mux88.IN6
st_data[31] => Mux88.IN7
st_data[31] => Mux88.IN8
st_data[31] => Mux88.IN9
st_data[31] => Mux88.IN10
ld_data[0] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[1] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[2] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[3] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[4] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[5] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[6] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[7] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[8] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[9] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[10] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[11] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[12] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[13] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[14] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[15] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[16] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[17] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[18] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[19] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[20] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[21] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[22] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[23] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[24] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[25] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[26] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[27] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[28] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[29] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[30] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[31] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|LSU:LSU|Data_memory:Data_memory|user_ram:bank0
we => ram.we_a.DATAIN
we => q[0]~reg0.ENA
we => q[1]~reg0.ENA
we => q[2]~reg0.ENA
we => q[3]~reg0.ENA
we => q[4]~reg0.ENA
we => q[5]~reg0.ENA
we => q[6]~reg0.ENA
we => q[7]~reg0.ENA
we => ram.WE
clk => ram.we_a.CLK
clk => ram.waddr_a[10].CLK
clk => ram.waddr_a[9].CLK
clk => ram.waddr_a[8].CLK
clk => ram.waddr_a[7].CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => ram.CLK0
addr[0] => ram.waddr_a[0].DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram.waddr_a[1].DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram.waddr_a[2].DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram.waddr_a[3].DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
addr[4] => ram.waddr_a[4].DATAIN
addr[4] => ram.WADDR4
addr[4] => ram.RADDR4
addr[5] => ram.waddr_a[5].DATAIN
addr[5] => ram.WADDR5
addr[5] => ram.RADDR5
addr[6] => ram.waddr_a[6].DATAIN
addr[6] => ram.WADDR6
addr[6] => ram.RADDR6
addr[7] => ram.waddr_a[7].DATAIN
addr[7] => ram.WADDR7
addr[7] => ram.RADDR7
addr[8] => ram.waddr_a[8].DATAIN
addr[8] => ram.WADDR8
addr[8] => ram.RADDR8
addr[9] => ram.waddr_a[9].DATAIN
addr[9] => ram.WADDR9
addr[9] => ram.RADDR9
addr[10] => ram.waddr_a[10].DATAIN
addr[10] => ram.WADDR10
addr[10] => ram.RADDR10
wdata[0] => ram.data_a[0].DATAIN
wdata[0] => ram.DATAIN
wdata[1] => ram.data_a[1].DATAIN
wdata[1] => ram.DATAIN1
wdata[2] => ram.data_a[2].DATAIN
wdata[2] => ram.DATAIN2
wdata[3] => ram.data_a[3].DATAIN
wdata[3] => ram.DATAIN3
wdata[4] => ram.data_a[4].DATAIN
wdata[4] => ram.DATAIN4
wdata[5] => ram.data_a[5].DATAIN
wdata[5] => ram.DATAIN5
wdata[6] => ram.data_a[6].DATAIN
wdata[6] => ram.DATAIN6
wdata[7] => ram.data_a[7].DATAIN
wdata[7] => ram.DATAIN7
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|LSU:LSU|Data_memory:Data_memory|user_ram:bank1
we => ram.we_a.DATAIN
we => q[0]~reg0.ENA
we => q[1]~reg0.ENA
we => q[2]~reg0.ENA
we => q[3]~reg0.ENA
we => q[4]~reg0.ENA
we => q[5]~reg0.ENA
we => q[6]~reg0.ENA
we => q[7]~reg0.ENA
we => ram.WE
clk => ram.we_a.CLK
clk => ram.waddr_a[10].CLK
clk => ram.waddr_a[9].CLK
clk => ram.waddr_a[8].CLK
clk => ram.waddr_a[7].CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => ram.CLK0
addr[0] => ram.waddr_a[0].DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram.waddr_a[1].DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram.waddr_a[2].DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram.waddr_a[3].DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
addr[4] => ram.waddr_a[4].DATAIN
addr[4] => ram.WADDR4
addr[4] => ram.RADDR4
addr[5] => ram.waddr_a[5].DATAIN
addr[5] => ram.WADDR5
addr[5] => ram.RADDR5
addr[6] => ram.waddr_a[6].DATAIN
addr[6] => ram.WADDR6
addr[6] => ram.RADDR6
addr[7] => ram.waddr_a[7].DATAIN
addr[7] => ram.WADDR7
addr[7] => ram.RADDR7
addr[8] => ram.waddr_a[8].DATAIN
addr[8] => ram.WADDR8
addr[8] => ram.RADDR8
addr[9] => ram.waddr_a[9].DATAIN
addr[9] => ram.WADDR9
addr[9] => ram.RADDR9
addr[10] => ram.waddr_a[10].DATAIN
addr[10] => ram.WADDR10
addr[10] => ram.RADDR10
wdata[0] => ram.data_a[0].DATAIN
wdata[0] => ram.DATAIN
wdata[1] => ram.data_a[1].DATAIN
wdata[1] => ram.DATAIN1
wdata[2] => ram.data_a[2].DATAIN
wdata[2] => ram.DATAIN2
wdata[3] => ram.data_a[3].DATAIN
wdata[3] => ram.DATAIN3
wdata[4] => ram.data_a[4].DATAIN
wdata[4] => ram.DATAIN4
wdata[5] => ram.data_a[5].DATAIN
wdata[5] => ram.DATAIN5
wdata[6] => ram.data_a[6].DATAIN
wdata[6] => ram.DATAIN6
wdata[7] => ram.data_a[7].DATAIN
wdata[7] => ram.DATAIN7
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|LSU:LSU|Data_memory:Data_memory|user_ram:bank2
we => ram.we_a.DATAIN
we => q[0]~reg0.ENA
we => q[1]~reg0.ENA
we => q[2]~reg0.ENA
we => q[3]~reg0.ENA
we => q[4]~reg0.ENA
we => q[5]~reg0.ENA
we => q[6]~reg0.ENA
we => q[7]~reg0.ENA
we => ram.WE
clk => ram.we_a.CLK
clk => ram.waddr_a[10].CLK
clk => ram.waddr_a[9].CLK
clk => ram.waddr_a[8].CLK
clk => ram.waddr_a[7].CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => ram.CLK0
addr[0] => ram.waddr_a[0].DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram.waddr_a[1].DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram.waddr_a[2].DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram.waddr_a[3].DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
addr[4] => ram.waddr_a[4].DATAIN
addr[4] => ram.WADDR4
addr[4] => ram.RADDR4
addr[5] => ram.waddr_a[5].DATAIN
addr[5] => ram.WADDR5
addr[5] => ram.RADDR5
addr[6] => ram.waddr_a[6].DATAIN
addr[6] => ram.WADDR6
addr[6] => ram.RADDR6
addr[7] => ram.waddr_a[7].DATAIN
addr[7] => ram.WADDR7
addr[7] => ram.RADDR7
addr[8] => ram.waddr_a[8].DATAIN
addr[8] => ram.WADDR8
addr[8] => ram.RADDR8
addr[9] => ram.waddr_a[9].DATAIN
addr[9] => ram.WADDR9
addr[9] => ram.RADDR9
addr[10] => ram.waddr_a[10].DATAIN
addr[10] => ram.WADDR10
addr[10] => ram.RADDR10
wdata[0] => ram.data_a[0].DATAIN
wdata[0] => ram.DATAIN
wdata[1] => ram.data_a[1].DATAIN
wdata[1] => ram.DATAIN1
wdata[2] => ram.data_a[2].DATAIN
wdata[2] => ram.DATAIN2
wdata[3] => ram.data_a[3].DATAIN
wdata[3] => ram.DATAIN3
wdata[4] => ram.data_a[4].DATAIN
wdata[4] => ram.DATAIN4
wdata[5] => ram.data_a[5].DATAIN
wdata[5] => ram.DATAIN5
wdata[6] => ram.data_a[6].DATAIN
wdata[6] => ram.DATAIN6
wdata[7] => ram.data_a[7].DATAIN
wdata[7] => ram.DATAIN7
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|LSU:LSU|Data_memory:Data_memory|user_ram:bank3
we => ram.we_a.DATAIN
we => q[0]~reg0.ENA
we => q[1]~reg0.ENA
we => q[2]~reg0.ENA
we => q[3]~reg0.ENA
we => q[4]~reg0.ENA
we => q[5]~reg0.ENA
we => q[6]~reg0.ENA
we => q[7]~reg0.ENA
we => ram.WE
clk => ram.we_a.CLK
clk => ram.waddr_a[10].CLK
clk => ram.waddr_a[9].CLK
clk => ram.waddr_a[8].CLK
clk => ram.waddr_a[7].CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => ram.CLK0
addr[0] => ram.waddr_a[0].DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram.waddr_a[1].DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram.waddr_a[2].DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram.waddr_a[3].DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
addr[4] => ram.waddr_a[4].DATAIN
addr[4] => ram.WADDR4
addr[4] => ram.RADDR4
addr[5] => ram.waddr_a[5].DATAIN
addr[5] => ram.WADDR5
addr[5] => ram.RADDR5
addr[6] => ram.waddr_a[6].DATAIN
addr[6] => ram.WADDR6
addr[6] => ram.RADDR6
addr[7] => ram.waddr_a[7].DATAIN
addr[7] => ram.WADDR7
addr[7] => ram.RADDR7
addr[8] => ram.waddr_a[8].DATAIN
addr[8] => ram.WADDR8
addr[8] => ram.RADDR8
addr[9] => ram.waddr_a[9].DATAIN
addr[9] => ram.WADDR9
addr[9] => ram.RADDR9
addr[10] => ram.waddr_a[10].DATAIN
addr[10] => ram.WADDR10
addr[10] => ram.RADDR10
wdata[0] => ram.data_a[0].DATAIN
wdata[0] => ram.DATAIN
wdata[1] => ram.data_a[1].DATAIN
wdata[1] => ram.DATAIN1
wdata[2] => ram.data_a[2].DATAIN
wdata[2] => ram.DATAIN2
wdata[3] => ram.data_a[3].DATAIN
wdata[3] => ram.DATAIN3
wdata[4] => ram.data_a[4].DATAIN
wdata[4] => ram.DATAIN4
wdata[5] => ram.data_a[5].DATAIN
wdata[5] => ram.DATAIN5
wdata[6] => ram.data_a[6].DATAIN
wdata[6] => ram.DATAIN6
wdata[7] => ram.data_a[7].DATAIN
wdata[7] => ram.DATAIN7
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|LSU:LSU|Input_Periph:Input_Periph
clk_i => ld_data[0]~reg0.CLK
clk_i => ld_data[1]~reg0.CLK
clk_i => ld_data[2]~reg0.CLK
clk_i => ld_data[3]~reg0.CLK
clk_i => ld_data[4]~reg0.CLK
clk_i => ld_data[5]~reg0.CLK
clk_i => ld_data[6]~reg0.CLK
clk_i => ld_data[7]~reg0.CLK
clk_i => ld_data[8]~reg0.CLK
clk_i => ld_data[9]~reg0.CLK
clk_i => ld_data[10]~reg0.CLK
clk_i => ld_data[11]~reg0.CLK
clk_i => ld_data[12]~reg0.CLK
clk_i => ld_data[13]~reg0.CLK
clk_i => ld_data[14]~reg0.CLK
clk_i => ld_data[15]~reg0.CLK
clk_i => ld_data[16]~reg0.CLK
clk_i => ld_data[17]~reg0.CLK
clk_i => ld_data[18]~reg0.CLK
clk_i => ld_data[19]~reg0.CLK
clk_i => ld_data[20]~reg0.CLK
clk_i => ld_data[21]~reg0.CLK
clk_i => ld_data[22]~reg0.CLK
clk_i => ld_data[23]~reg0.CLK
clk_i => ld_data[24]~reg0.CLK
clk_i => ld_data[25]~reg0.CLK
clk_i => ld_data[26]~reg0.CLK
clk_i => ld_data[27]~reg0.CLK
clk_i => ld_data[28]~reg0.CLK
clk_i => ld_data[29]~reg0.CLK
clk_i => ld_data[30]~reg0.CLK
clk_i => ld_data[31]~reg0.CLK
rst_ni => ld_data[0]~reg0.ACLR
rst_ni => ld_data[1]~reg0.ACLR
rst_ni => ld_data[2]~reg0.ACLR
rst_ni => ld_data[3]~reg0.ACLR
rst_ni => ld_data[4]~reg0.ACLR
rst_ni => ld_data[5]~reg0.ACLR
rst_ni => ld_data[6]~reg0.ACLR
rst_ni => ld_data[7]~reg0.ACLR
rst_ni => ld_data[8]~reg0.ACLR
rst_ni => ld_data[9]~reg0.ACLR
rst_ni => ld_data[10]~reg0.ACLR
rst_ni => ld_data[11]~reg0.ACLR
rst_ni => ld_data[12]~reg0.ACLR
rst_ni => ld_data[13]~reg0.ACLR
rst_ni => ld_data[14]~reg0.ACLR
rst_ni => ld_data[15]~reg0.ACLR
rst_ni => ld_data[16]~reg0.ACLR
rst_ni => ld_data[17]~reg0.ACLR
rst_ni => ld_data[18]~reg0.ACLR
rst_ni => ld_data[19]~reg0.ACLR
rst_ni => ld_data[20]~reg0.ACLR
rst_ni => ld_data[21]~reg0.ACLR
rst_ni => ld_data[22]~reg0.ACLR
rst_ni => ld_data[23]~reg0.ACLR
rst_ni => ld_data[24]~reg0.ACLR
rst_ni => ld_data[25]~reg0.ACLR
rst_ni => ld_data[26]~reg0.ACLR
rst_ni => ld_data[27]~reg0.ACLR
rst_ni => ld_data[28]~reg0.ACLR
rst_ni => ld_data[29]~reg0.ACLR
rst_ni => ld_data[30]~reg0.ACLR
rst_ni => ld_data[31]~reg0.ACLR
i_io_sw[0] => ld_data[0]~reg0.DATAIN
i_io_sw[1] => ld_data[1]~reg0.DATAIN
i_io_sw[2] => ld_data[2]~reg0.DATAIN
i_io_sw[3] => ld_data[3]~reg0.DATAIN
i_io_sw[4] => ld_data[4]~reg0.DATAIN
i_io_sw[5] => ld_data[5]~reg0.DATAIN
i_io_sw[6] => ld_data[6]~reg0.DATAIN
i_io_sw[7] => ld_data[7]~reg0.DATAIN
i_io_sw[8] => ld_data[8]~reg0.DATAIN
i_io_sw[9] => ld_data[9]~reg0.DATAIN
i_io_sw[10] => ld_data[10]~reg0.DATAIN
i_io_sw[11] => ld_data[11]~reg0.DATAIN
i_io_sw[12] => ld_data[12]~reg0.DATAIN
i_io_sw[13] => ld_data[13]~reg0.DATAIN
i_io_sw[14] => ld_data[14]~reg0.DATAIN
i_io_sw[15] => ld_data[15]~reg0.DATAIN
i_io_sw[16] => ld_data[16]~reg0.DATAIN
ld_data[0] <= ld_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_data[1] <= ld_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_data[2] <= ld_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_data[3] <= ld_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_data[4] <= ld_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_data[5] <= ld_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_data[6] <= ld_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_data[7] <= ld_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_data[8] <= ld_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_data[9] <= ld_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_data[10] <= ld_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_data[11] <= ld_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_data[12] <= ld_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_data[13] <= ld_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_data[14] <= ld_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_data[15] <= ld_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_data[16] <= ld_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_data[17] <= ld_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_data[18] <= ld_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_data[19] <= ld_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_data[20] <= ld_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_data[21] <= ld_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_data[22] <= ld_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_data[23] <= ld_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_data[24] <= ld_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_data[25] <= ld_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_data[26] <= ld_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_data[27] <= ld_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_data[28] <= ld_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_data[29] <= ld_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_data[30] <= ld_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_data[31] <= ld_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|MUX3_1:WB_MUX
A[0] => Mux31.IN0
A[1] => Mux30.IN0
A[2] => Mux29.IN0
A[3] => Mux28.IN0
A[4] => Mux27.IN0
A[5] => Mux26.IN0
A[6] => Mux25.IN0
A[7] => Mux24.IN0
A[8] => Mux23.IN0
A[9] => Mux22.IN0
A[10] => Mux21.IN0
A[11] => Mux20.IN0
A[12] => Mux19.IN0
A[13] => Mux18.IN0
A[14] => Mux17.IN0
A[15] => Mux16.IN0
A[16] => Mux15.IN0
A[17] => Mux14.IN0
A[18] => Mux13.IN0
A[19] => Mux12.IN0
A[20] => Mux11.IN0
A[21] => Mux10.IN0
A[22] => Mux9.IN0
A[23] => Mux8.IN0
A[24] => Mux7.IN0
A[25] => Mux6.IN0
A[26] => Mux5.IN0
A[27] => Mux4.IN0
A[28] => Mux3.IN0
A[29] => Mux2.IN0
A[30] => Mux1.IN0
A[31] => Mux0.IN0
B[0] => Mux31.IN1
B[1] => Mux30.IN1
B[2] => Mux29.IN1
B[3] => Mux28.IN1
B[4] => Mux27.IN1
B[5] => Mux26.IN1
B[6] => Mux25.IN1
B[7] => Mux24.IN1
B[8] => Mux23.IN1
B[9] => Mux22.IN1
B[10] => Mux21.IN1
B[11] => Mux20.IN1
B[12] => Mux19.IN1
B[13] => Mux18.IN1
B[14] => Mux17.IN1
B[15] => Mux16.IN1
B[16] => Mux15.IN1
B[17] => Mux14.IN1
B[18] => Mux13.IN1
B[19] => Mux12.IN1
B[20] => Mux11.IN1
B[21] => Mux10.IN1
B[22] => Mux9.IN1
B[23] => Mux8.IN1
B[24] => Mux7.IN1
B[25] => Mux6.IN1
B[26] => Mux5.IN1
B[27] => Mux4.IN1
B[28] => Mux3.IN1
B[29] => Mux2.IN1
B[30] => Mux1.IN1
B[31] => Mux0.IN1
C[0] => Mux31.IN2
C[1] => Mux30.IN2
C[2] => Mux29.IN2
C[3] => Mux28.IN2
C[4] => Mux27.IN2
C[5] => Mux26.IN2
C[6] => Mux25.IN2
C[7] => Mux24.IN2
C[8] => Mux23.IN2
C[9] => Mux22.IN2
C[10] => Mux21.IN2
C[11] => Mux20.IN2
C[12] => Mux19.IN2
C[13] => Mux18.IN2
C[14] => Mux17.IN2
C[15] => Mux16.IN2
C[16] => Mux15.IN2
C[17] => Mux14.IN2
C[18] => Mux13.IN2
C[19] => Mux12.IN2
C[20] => Mux11.IN2
C[21] => Mux10.IN2
C[22] => Mux9.IN2
C[23] => Mux8.IN2
C[24] => Mux7.IN2
C[25] => Mux6.IN2
C[26] => Mux5.IN2
C[27] => Mux4.IN2
C[28] => Mux3.IN2
C[29] => Mux2.IN2
C[30] => Mux1.IN2
C[31] => Mux0.IN2
D[0] => Mux31.IN3
D[1] => Mux30.IN3
D[2] => Mux29.IN3
D[3] => Mux28.IN3
D[4] => Mux27.IN3
D[5] => Mux26.IN3
D[6] => Mux25.IN3
D[7] => Mux24.IN3
D[8] => Mux23.IN3
D[9] => Mux22.IN3
D[10] => Mux21.IN3
D[11] => Mux20.IN3
D[12] => Mux19.IN3
D[13] => Mux18.IN3
D[14] => Mux17.IN3
D[15] => Mux16.IN3
D[16] => Mux15.IN3
D[17] => Mux14.IN3
D[18] => Mux13.IN3
D[19] => Mux12.IN3
D[20] => Mux11.IN3
D[21] => Mux10.IN3
D[22] => Mux9.IN3
D[23] => Mux8.IN3
D[24] => Mux7.IN3
D[25] => Mux6.IN3
D[26] => Mux5.IN3
D[27] => Mux4.IN3
D[28] => Mux3.IN3
D[29] => Mux2.IN3
D[30] => Mux1.IN3
D[31] => Mux0.IN3
Option[0] => Mux0.IN5
Option[0] => Mux1.IN5
Option[0] => Mux2.IN5
Option[0] => Mux3.IN5
Option[0] => Mux4.IN5
Option[0] => Mux5.IN5
Option[0] => Mux6.IN5
Option[0] => Mux7.IN5
Option[0] => Mux8.IN5
Option[0] => Mux9.IN5
Option[0] => Mux10.IN5
Option[0] => Mux11.IN5
Option[0] => Mux12.IN5
Option[0] => Mux13.IN5
Option[0] => Mux14.IN5
Option[0] => Mux15.IN5
Option[0] => Mux16.IN5
Option[0] => Mux17.IN5
Option[0] => Mux18.IN5
Option[0] => Mux19.IN5
Option[0] => Mux20.IN5
Option[0] => Mux21.IN5
Option[0] => Mux22.IN5
Option[0] => Mux23.IN5
Option[0] => Mux24.IN5
Option[0] => Mux25.IN5
Option[0] => Mux26.IN5
Option[0] => Mux27.IN5
Option[0] => Mux28.IN5
Option[0] => Mux29.IN5
Option[0] => Mux30.IN5
Option[0] => Mux31.IN5
Option[1] => Mux0.IN4
Option[1] => Mux1.IN4
Option[1] => Mux2.IN4
Option[1] => Mux3.IN4
Option[1] => Mux4.IN4
Option[1] => Mux5.IN4
Option[1] => Mux6.IN4
Option[1] => Mux7.IN4
Option[1] => Mux8.IN4
Option[1] => Mux9.IN4
Option[1] => Mux10.IN4
Option[1] => Mux11.IN4
Option[1] => Mux12.IN4
Option[1] => Mux13.IN4
Option[1] => Mux14.IN4
Option[1] => Mux15.IN4
Option[1] => Mux16.IN4
Option[1] => Mux17.IN4
Option[1] => Mux18.IN4
Option[1] => Mux19.IN4
Option[1] => Mux20.IN4
Option[1] => Mux21.IN4
Option[1] => Mux22.IN4
Option[1] => Mux23.IN4
Option[1] => Mux24.IN4
Option[1] => Mux25.IN4
Option[1] => Mux26.IN4
Option[1] => Mux27.IN4
Option[1] => Mux28.IN4
Option[1] => Mux29.IN4
Option[1] => Mux30.IN4
Option[1] => Mux31.IN4
Out[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|ALU_Control:ALU_Control
ALUOp[0] => Decoder1.IN1
ALUOp[0] => Mux1.IN4
ALUOp[0] => Mux2.IN5
ALUOp[0] => Mux3.IN5
ALUOp[1] => Decoder1.IN0
ALUOp[1] => Mux1.IN3
ALUOp[1] => Mux2.IN4
ALUOp[1] => Mux3.IN4
funct7 => Mux0.IN6
funct7 => Mux0.IN7
funct7 => Mux1.IN5
funct7 => Operation.OUTPUTSELECT
funct7 => Operation.OUTPUTSELECT
funct3[0] => Decoder0.IN2
funct3[0] => Mux0.IN10
funct3[1] => Decoder0.IN1
funct3[1] => Mux0.IN9
funct3[2] => Decoder0.IN0
funct3[2] => Mux0.IN8
Operation[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Operation[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Operation[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Operation[3] <= Operation.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|ControlUnit:Control_Unit
Opcode[0] => Decoder0.IN6
Opcode[1] => Decoder0.IN5
Opcode[2] => Decoder0.IN4
Opcode[3] => Decoder0.IN3
Opcode[4] => Decoder0.IN2
Opcode[5] => Decoder0.IN1
Opcode[6] => Decoder0.IN0
Branch => Selector0.IN5
br_sel <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
rd_wren <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
op_a_sel <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
op_b_sel <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
mem_wren <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
alu_op[0] <= alu_op.DB_MAX_OUTPUT_PORT_TYPE
alu_op[1] <= alu_op.DB_MAX_OUTPUT_PORT_TYPE
wb_sel[0] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
wb_sel[1] <= alu_op.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|clock_divider:clock_divier
clk => clk.IN1
rst => rst.IN2
clk_div4 <= dff_user:dff1.q


|Single_Cycle|clock_divider:clock_divier|dff_user:dff0
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle|clock_divider:clock_divier|dff_user:dff1
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


