# RISC-V-Pipelined-CPU
A 5-Stage Pipelined RISC-V CPU with advanced features.
Only the final report is attached to prevent plagiarism.
Python script for generating a 32x32 Dadda multiplier in SystemVerilog is purposefully incomplete to prevent plagiarism
