/* Copyright (C) 2025 Alif Semiconductor - All Rights Reserved.
 * Use, distribution and modification of this code is permitted under the
 * terms stated in the Alif Semiconductor Software License Agreement
 *
 * You should have received a copy of the Alif Semiconductor Software
 * License Agreement with this file. If not, please write to:
 * contact@alifsemi.com, or visit: https://alifsemi.com/license
 *
 */

#ifndef SOC_FEATURES_H
#define SOC_FEATURES_H

/* Cores */
#define SOC_FEAT_HAS_CORE_M55_HE        (1)

#define SOC_FEAT_M55_HE_CORE_ID         (3)

/* Clocks */
#define SOC_FEAT_M55_HE_MAX_HZ          (160000000)

#define SOC_FEAT_ACLK_MAX_HZ            (160000000)
#define SOC_FEAT_HCLK_MAX_HZ            (80000000)
#define SOC_FEAT_PCLK_MAX_HZ            (40000000)
#define SOC_FEAT_REFCLK_MAX_HZ          (80000000)
#define SOC_FEAT_HFOSC_MAX_HZ           (38400000)
#define SOC_FEAT_PLL_CLK1_MAX_HZ        (160000000)
#define SOC_FEAT_PLL_CLK2_MAX_HZ        (120000000)

/* Memory Regions */
#define SOC_FEAT_MRAM_SIZE              (0x0018C000)
#define SOC_FEAT_MRAM_BASE              (0x80000000)

#define SOC_FEAT_HAS_BULK_SRAM          (0)

#define SOC_FEAT_HE_ITCM_SIZE           (0x00080000)
#define SOC_FEAT_HE_ITCM_BASE           (0x58000000)

#define SOC_FEAT_HE_DTCM_SIZE           (0x00180000)
#define SOC_FEAT_HE_DTCM_BASE           (0x58800000)


/* Peripheral Features */
#define SOC_FEAT_HAS_EVTRTR0            (0)

#define SOC_FEAT_HAS_FLT_ENA_IN_DMA_SEL_REG (0)
#define SOC_FEAT_DMA2_HAS_FLT_ENA0_REG      (1)
#define SOC_FEAT_DMA2_HAS_FLT_ENA1_REG      (1)

#define SOC_FEAT_HAS_UTIMER4_15         (0)
#define SOC_FEAT_QEC_HAS_SEP_CHANNELS   (0)
#define SOC_FEAT_HAS_LPTIMER2_3         (0)
#define SOC_FEAT_LPTIMER_HAS_PWM        (1)

#define SOC_FEAT_HAS_LPRTC1             (1)

#define SOC_FEAT_HAS_BLE                (0)

#define SOC_FEAT_USB_EP_TOTAL           (11)
#define SOC_FEAT_USB_EP_IN_MAX          (5)

#define SOC_FEAT_LPSPI_HAS_MASTER_SLAVE (1)

#define SOC_FEAT_OSPI_HAS_XIP_SER       (0)
#define SOC_FEAT_OSPI_HAS_CLK_ENABLE    (1)
#define SOC_FEAT_OSPI_ADDR_IN_SINGLE_FIFO_LOCATION (1)

#define SOC_FEAT_I2S0_MASTER_MODE       (1)
#define SOC_FEAT_I2S1_MASTER_MODE       (0)
#define SOC_FEAT_LPI2S_MASTER_MODE      (1)

#define SOC_FEAT_I2S_HAS_EXT_AUDIO_CLK  (0)

#define SOC_FEAT_HSCMP_REG_ALIASING      (0)

#define SOC_FEAT_HSCMP_INT_STATUS_MASK   (3U)
#define SOC_FEAT_HSCMP_WINDOW_ENABLE_VAL (1U)

#define SOC_FEAT_CANFD0_CANFD1_CTRL     (1)

#define SOC_FEAT_GPIO_HAS_CLOCK_ENABLE  (1)
#define SOC_FEAT_GPIO_HAS_HARDWARE_CTRL_MODE  (1)
#define SOC_FEAT_GPIO_HAS_HW_BIT_MANIPULATION (1)
#define SOC_FEAT_LPGPIO_HAS_PIN2_7      (0)
#define SOC_FEAT_GPIO1_FLEXIO_PIN_MASK  ((1U << 3) | (1U << 4) | (1U << 5) | (1U << 6) | (1U << 7))
#define SOC_FEAT_GPIO7_FLEXIO_PIN_MASK  (0)
#define SOC_FEAT_LPGPIO_FLEXIO_PIN_MASK (1U << 0)

#define SOC_FEAT_FORCE_ENABLE_SYSTEM_CLOCKS (0)

#define SOC_FEAT_CRC_RESULT_REFLECT_ENABLE  (0)

#define SOC_FEAT_I3C_CORE_CLK_AXI       (1)

#define SOC_FEAT_I2C_HAS_RESTART_CAP    (0)

#endif /* SOC_FEATURES_H */
