RASU8(ML610112)Relocatable Assembler, Ver.1.61.2    assemble list. page:   1 
 Source File: _output\_obj\main.asm
 Object File: _output\_obj\main.obj
 Date  : 2014/06/17 Tue.[18:54]
 Title : 
## Loc. Object                   Line   Source Statements

                                    1   ;; Compile Options : /TML610112 /MS /near /Icommon /Imain /Iirq /Itimer /Iclock /Itbc /Iuart /Ii2c /SS 256 /SD /Oa /Ot /W 3 /Wc /Fa_output\_obj\ 
                                    2   ;; Version Number  : Ver.3.41.8
                                    3   ;; File Name       : main.c
                                    4   
                                    5   	type (ML610112) 
                                    6   	model small, near
                                    7   	$$NINITVAR segment data 2h #0h
                                    8   	$$NINITTAB segment table 2h any
                                    9   	$$Initialization$main segment code 2h #0h
                                   10   	$$NOPms$main segment code 2h #0h
                                   11   	$$PortA_Low$main segment code 2h #0h
                                   12   	$$PortB_Low$main segment code 2h #0h
                                   13   	$$PortC_Low$main segment code 2h #0h
                                   14   	$$PortD_Low$main segment code 2h #0h
                                   15   	$$SetOSC$main segment code 2h #0h
                                   16   	$$TAB_uartSetParam$main segment table 2h #0h
                                   17   	$$_funcI2CFin$main segment code 2h #0h
                                   18   	$$_funcUartFin$main segment code 2h #0h
                                   19   	$$_intADC$main segment code 2h #0h
                                   20   	$$_intI2c$main segment code 2h #0h
                                   21   	$$_intUart$main segment code 2h #0h
                                   22   	$$main$main segment code 2h #0h
                                   23   	$$main_clrWDT$main segment code 2h #0h
                                   24   	$$main_reqNotHalt$main segment code 2h #0h
                                   25   	STACKSEG 0100h
                                   26   CVERSION 3.41.8
                                   27   CGLOBAL 01H 03H 0000H "NOPms" 08H 02H 0C0H 00H 81H 0aH 00H 00H 07H
                                   28   CGLOBAL 01H 03H 0000H "main_clrWDT" 08H 02H 0B3H 00H 80H 00H 00H 00H 07H
                                   29   CSGLOBAL 03H 0000H "_funcUartFin" 08H 02H 0BAH 00H 81H 02H 00H 00H 07H
                                   30   CGLOBAL 01H 03H 0000H "main_reqNotHalt" 08H 02H 0BCH 00H 80H 00H 00H 00H 07H
                                   31   CSGLOBAL 03H 0000H "Initialization" 08H 02H 0B4H 00H 81H 04H 00H 00H 07H
                                   32   CGLOBAL 01H 03H 0000H "main" 08H 02H 0C1H 00H 80H 00H 00H 00H 01H
                                   33   CSGLOBAL 03H 0000H "_intUart" 08H 02H 0BDH 00H 80H 00H 00H 00H 07H
                                   34   CGLOBAL 01H 03H 0000H "PortD_Low" 08H 02H 0B9H 00H 80H 00H 00H 00H 07H
                                   35   CSGLOBAL 03H 0000H "_intI2c" 08H 02H 0BEH 00H 81H 02H 00H 00H 07H
                                   36   CSGLOBAL 03H 0000H "SetOSC" 08H 02H 0B5H 00H 80H 00H 00H 00H 07H
                                   37   CGLOBAL 01H 03H 0000H "PortC_Low" 08H 02H 0B8H 00H 80H 00H 00H 00H 07H
                                   38   CSGLOBAL 03H 0000H "_intADC" 08H 02H 0BFH 00H 80H 00H 00H 00H 07H
                                   39   CGLOBAL 01H 03H 0000H "PortB_Low" 08H 02H 0B7H 00H 80H 00H 00H 00H 07H
                                   40   CGLOBAL 01H 03H 0000H "PortA_Low" 08H 02H 0B6H 00H 80H 00H 00H 00H 07H
                                   41   CSGLOBAL 03H 0000H "_funcI2CFin" 08H 02H 0BBH 00H 81H 02H 00H 00H 07H
                                   42   CSTRUCTTAG 0000H 0000H 0005H 000CH 00000016H "_Notag"
                                   43   CSTRUCTMEM 42H 00000002H 00000000H "_Mode" 02H 00H 08H
                                   44   CSTRUCTMEM 43H 00000002H 00000002H "_Handle" 02H 00H 08H
                                   45   CSTRUCTMEM 42H 00000002H 00000004H "_Buf" 04H 03H 00H 00H 00H
                                   46   CSTRUCTMEM 42H 00000002H 00000006H "_Bend" 04H 03H 00H 00H 00H
                                   47   CSTRUCTMEM 42H 00000002H 00000008H "_Next" 04H 03H 00H 00H 00H
                                   48   CSTRUCTMEM 42H 00000002H 0000000AH "_Rend" 04H 03H 00H 00H 00H
                                   49   CSTRUCTMEM 42H 00000002H 0000000CH "_Rsave" 04H 03H 00H 00H 00H
                                   50   CSTRUCTMEM 42H 00000002H 0000000EH "_Wend" 04H 03H 00H 00H 00H
                                   51   CSTRUCTMEM 42H 00000002H 00000010H "_Back" 05H 01H 02H 00H 00H 00H
                                   52   CSTRUCTMEM 42H 00000001H 00000012H "_Cbuf" 02H 00H 00H
                                   53   CSTRUCTMEM 42H 00000001H 00000013H "_Nback" 02H 00H 00H
                                   54   CSTRUCTMEM 43H 00000002H 00000014H "_Tmpnam" 04H 03H 00H 00H 00H
                                   55   CSTRUCTTAG 0000H 0000H 0004H 0001H 00000004H "_Notag"
                                   56   CSTRUCTMEM 42H 00000004H 00000000H "_Off" 02H 00H 02H
                                   57   CSTRUCTTAG 0000H 0000H 0003H 0006H 0000000AH "_Notag"
                                   58   CSTRUCTMEM 42H 00000004H 00000000H "br" 02H 00H 02H
                                   59   CSTRUCTMEM 42H 00000001H 00000004H "lg" 02H 00H 00H
                                   60   CSTRUCTMEM 42H 00000001H 00000005H "pt" 02H 00H 00H
                                   61   CSTRUCTMEM 42H 00000001H 00000006H "stp" 02H 00H 00H
                                   62   CSTRUCTMEM 42H 00000001H 00000007H "neg" 02H 00H 00H
                                   63   CSTRUCTMEM 42H 00000001H 00000008H "dir" 02H 00H 00H
                                   64   CSTRUCTTAG 0000H 0000H 0002H 0002H 00000008H "_Notag"
                                   65   CSTRUCTMEM 43H 00000004H 00000000H "quot" 02H 00H 02H
                                   66   CSTRUCTMEM 43H 00000004H 00000004H "rem" 02H 00H 02H
                                   67   CSTRUCTTAG 0000H 0000H 0001H 0002H 00000004H "_Notag"
                                   68   CSTRUCTMEM 43H 00000002H 00000000H "quot" 02H 00H 01H
                                   69   CSTRUCTMEM 43H 00000002H 00000002H "rem" 02H 00H 01H
                                   70   CSTRUCTTAG 0000H 0000H 0000H 0008H 00000001H "_Notag"
                                   71   CSTRUCTMEM 52H 00000001H 00000000H "b0" 02H 00H 00H
                                   72   CSTRUCTMEM 52H 00000001H 00000001H "b1" 02H 00H 00H
                                   73   CSTRUCTMEM 52H 00000001H 00000002H "b2" 02H 00H 00H
                                   74   CSTRUCTMEM 52H 00000001H 00000003H "b3" 02H 00H 00H
                                   75   CSTRUCTMEM 52H 00000001H 00000004H "b4" 02H 00H 00H
                                   76   CSTRUCTMEM 52H 00000001H 00000005H "b5" 02H 00H 00H
                                   77   CSTRUCTMEM 52H 00000001H 00000006H "b6" 02H 00H 00H
                                   78   CSTRUCTMEM 52H 00000001H 00000007H "b7" 02H 00H 00H
                                   79   CTYPEDEF 0000H 0000H 43H "_Ptrdifft" 02H 00H 01H
                                   80   CTYPEDEF 0000H 0000H 42H "_Sizet" 02H 00H 01H
                                   81   CTYPEDEF 0000H 0000H 43H "tUartSetParam" 04H 00H 05H 03H 00H
                                   82   CTYPEDEF 0000H 0000H 42H "size_t" 02H 00H 01H
                                   83   CTYPEDEF 0000H 0000H 43H "cbfUart" 0AH 03H 00H 02H 2EH 00H 00H 00H 00H 00H 07H
                                   84   CTYPEDEF 0000H 0000H 43H "fpos_t" 04H 00H 05H 04H 00H
                                   85   CTYPEDEF 0000H 0000H 43H "cbfI2c" 0AH 03H 00H 02H 43H 00H 00H 00H 00H 00H 07H
                                   86   CTYPEDEF 0000H 0000H 03H "_Cmpfun_nf" 08H 02H 01H 00H 00H 00H 00H 00H 01H
                                   87   CTYPEDEF 0000H 0000H 03H "_Cmpfun_nn" 08H 02H 00H 00H 00H 00H 00H 00H 01H
                                   88   CTYPEDEF 0000H 0000H 03H "_Cmpfun_ff" 08H 02H 03H 00H 00H 00H 00H 00H 01H
                                   89   CTYPEDEF 0000H 0000H 03H "_Cmpfun_fn" 08H 02H 02H 00H 00H 00H 00H 00H 01H
                                   90   CTYPEDEF 0000H 0000H 43H "FILE" 04H 00H 05H 05H 00H
                                   91   CTYPEDEF 0000H 0000H 43H "div_t" 04H 00H 05H 01H 00H
                                   92   CTYPEDEF 0000H 0000H 43H "ldiv_t" 04H 00H 05H 02H 00H
                                   93   CTYPEDEF 0000H 0000H 43H "_BYTE_FIELD" 04H 00H 05H 00H 00H
                                   94   CGLOBAL 00H 42H 0001H "_flgUartFin" 02H 00H 00H
                                   95   CGLOBAL 00H 42H 0002H "testI2C" 02H 00H 01H
                                   96   CGLOBAL 00H 42H 0002H "ret" 02H 00H 01H
                                   97   CSGLOBAL 01H 000AH "_uartSetParam" 04H 00H 05H 03H 00H
                                   98   CGLOBAL 01H 42H 0002H "UVReturn" 02H 00H 01H
                                   99   CGLOBAL 01H 42H 000EH "HelloWorld" 05H 01H 0EH 00H 00H 00H
                                  100   CGLOBAL 00H 42H 0001H "_flgI2CFin" 02H 00H 00H
                                  101   CGLOBAL 01H 42H 0002H "Test" 02H 00H 01H
                                  102   CGLOBAL 00H 42H 0001H "_reqNotHalt" 02H 00H 00H
                                  103   CGLOBAL 00H 42H 0001H "_flgADCFin" 02H 00H 00H
                                  104   CGLOBAL 01H 42H 0002H "ScaledUVReturn" 02H 00H 01H
                                  105   CFILE 0001H 0000085AH "main\\ML610112.H"
                                  106   CFILE 0002H 000000D8H "main\\stdlib.h"
                                  107   CFILE 0003H 0000007AH "main\\yvals.h"
                                  108   CFILE 0004H 0000006BH "uart\\uart.h"
                                  109   CFILE 0005H 00000027H "common\\common.h"
                                  110   CFILE 0006H 00000057H "irq\\irq.h"
                                  111   CFILE 0007H 00000023H "main\\mcu.h"
                                  112   CFILE 0008H 00000045H "i2c\\i2c.h"
                                  113   CFILE 0009H 00000046H "tbc\\tbc.h"
                                  114   CFILE 000AH 000001B8H "timer\\timer.h"
                                  115   CFILE 000BH 000000EEH "main\\stdio.h"
                                  116   CFILE 0000H 00000313H "main\\main.c"
                                  117   
  --------------------------      118   	rseg $$main$main
                                  119   CFUNCTION 193
                                  120   
00:0000                           121   _main	:
                                  122   CBLOCK 193 1 219
                                  123   
                                  124   ;;{
                                  125   CLINEA 0000H 0001H 00DBH 0001H 0001H
                                  126   CBLOCK 193 2 219
                                  127   
                                  128   ;;	Initialization(); //Ports, UART, Timers, Oscillator, Comparators, etc.
                                  129   CLINEA 0000H 0001H 00DEH 0002H 0047H
00:0000 01-F0'00-00'              130   	bl	_Initialization
                                  131   
                                  132   ;;Loop:	
                                  133   CLINEA 0000H 0001H 00E0H 0001H 0006H
                                  134   CLABEL 0020H "Loop"
00:0004                           135   _$L32 :
                                  136   
                                  137   ;;		main_clrWDT();
                                  138   CLINEA 0000H 0001H 00E1H 0003H 0010H
00:0004 01-F0'00-00'              139   	bl	_main_clrWDT
                                  140   
                                  141   ;;		_flgADCFin = 0;
                                  142   CLINEA 0000H 0001H 00E3H 0003H 0011H
00:0008 00 00                     143   	mov	r0,	#00h
00:000A 11-90 00-00'              144   	st	r0,	NEAR __flgADCFin
                                  145   
                                  146   ;;		SARUN = 1;					//Start Obtaining ADC Info
                                  147   CLINEA 0000H 0001H 00E5H 0003H 002BH
00:000E 80-A0 F1-F2               148   	sb	0f2f1h.0
                                  149   
                                  150   ;;		while(_flgADCFin == 0)		//Wait for ADC to finish running
                                  151   CLINEA 0000H 0000H 00E6H 0001H 0001H
00:0012 02 CE                     152   	bal	_$L37
                                  153   
                                  154   ;;		while(_flgADCFin == 0)		//Wait for ADC to finish running
                                  155   CLINEA 0000H 0000H 00E6H 0003H 003AH
00:0014                           156   _$L35 :
                                  157   CBLOCK 193 3 231
                                  158   
                                  159   ;;			main_clrWDT();
                                  160   CLINEA 0000H 0001H 00E8H 0004H 0011H
00:0014 01-F0'00-00'              161   	bl	_main_clrWDT
                                  162   CBLOCKEND 193 3 233
                                  163   
                                  164   ;;		while(_flgADCFin == 0)		//Wait for ADC to finish running
                                  165   CLINEA 0000H 0000H 00E6H 0001H 0001H
00:0018                           166   _$L37 :
00:0018 10-90 00-00'              167   	l	r0,	NEAR __flgADCFin
00:001C FB C9                     168   	beq	_$L35
                                  169   
                                  170   ;;		UVReturn = (SADR1L>>6)+(SADR1H<<2);		//Format RAW UV Sensor Output
                                  171   CLINEA 0000H 0001H 00EAH 0003H 0044H
00:001E 10-90 D2-F2               172   	l	r0,	0f2d2h
00:0022 00 01                     173   	mov	r1,	#00h
00:0024 6D-90                     174   	srlc	r0,	#06h
00:0026 6E-91                     175   	sra	r1,	#06h
00:0028 10-92 D3-F2               176   	l	r2,	0f2d3h
00:002C 00 03                     177   	mov	r3,	#00h
00:002E 2B-93                     178   	sllc	r3,	#02h
00:0030 2A-92                     179   	sll	r2,	#02h
00:0032 06-F2                     180   	add	er2,	er0
00:0034 13-92 00-00'              181   	st	er2,	NEAR _UVReturn
                                  182   
                                  183   ;;		Test ^= 1;	//Function Code Goes here
                                  184   CLINEA 0000H 0001H 00F0H 0003H 0026H
00:0038 12-90 00-00'              185   	l	er0,	NEAR _Test
00:003C 01 40                     186   	xor	r0,	#01h
00:003E 13-90 00-00'              187   	st	er0,	NEAR _Test
                                  188   
                                  189   ;;		HLT = 1;	//Confirmed that this works... tested using WDT = 8sec and it does take that much time to get back into the loop.
                                  190   CLINEA 0000H 0001H 00F3H 0003H 007CH
00:0042 80-A0 09-F0               191   	sb	0f009h.0
                                  192   
                                  193   ;;		goto Loop;
                                  194   CLINEA 0000H 0001H 00F5H 0003H 000CH
00:0046 DE CE                     195   	bal	_$L32
                                  196   CBLOCKEND 193 2 246
                                  197   
                                  198   ;;}
                                  199   CLINEA 0000H 0001H 00F6H 0001H 0001H
                                  200   CBLOCKEND 193 1 246
                                  201   CFUNCTIONEND 193
                                  202   
                                  203   
  --------------------------      204   	rseg $$main_clrWDT$main
                                  205   CFUNCTION 179
                                  206   
00:0000                           207   _main_clrWDT	:
                                  208   CBLOCK 179 1 281
                                  209   
                                  210   ;;{
                                  211   CLINEA 0000H 0001H 0119H 0001H 0001H
                                  212   CBLOCK 179 2 281
                                  213   
                                  214   ;;	do {
                                  215   CLINEA 0000H 0001H 011CH 0002H 0005H
00:0000                           216   _$L41 :
                                  217   CBLOCK 179 3 284
                                  218   
                                  219   ;;		WDTCON = 0x5Au;
                                  220   CLINEA 0000H 0001H 011DH 0003H 0011H
00:0000 5A 00                     221   	mov	r0,	#05ah
00:0002 11-90 0E-F0               222   	st	r0,	0f00eh
                                  223   CBLOCKEND 179 3 286
                                  224   
                                  225   ;;	} while (WDP != 1);
                                  226   CLINEA 0000H 0000H 011EH 0002H 0014H
00:0006 81-A0 0E-F0               227   	tb	0f00eh.0
00:000A FA C9                     228   	beq	_$L41
                                  229   
                                  230   ;;	WDTCON = 0xA5u;
                                  231   CLINEA 0000H 0001H 011FH 0002H 0010H
00:000C A5 00                     232   	mov	r0,	#0a5h
00:000E 11-90 0E-F0               233   	st	r0,	0f00eh
                                  234   CBLOCKEND 179 2 288
                                  235   
                                  236   ;;}
                                  237   CLINEA 0000H 0001H 0120H 0001H 0001H
00:0012 1F-FE                     238   	rt
                                  239   CBLOCKEND 179 1 288
                                  240   CFUNCTIONEND 179
                                  241   
                                  242   
  --------------------------      243   	rseg $$Initialization$main
                                  244   CFUNCTION 180
                                  245   
00:0000                           246   _Initialization	:
                                  247   CBLOCK 180 1 293
                                  248   
                                  249   ;;static void Initialization(void){
                                  250   CLINEA 0000H 0001H 0125H 0001H 0021H
00:0000 CE-F8                     251   	push	lr
                                  252   CBLOCK 180 2 293
                                  253   CRET 0000H
                                  254   
                                  255   ;;	DSIO0 = 1; // 0=> Enables Synchronous Serial Port 0 (initial value).
                                  256   CLINEA 0000H 0001H 0129H 0002H 0045H
00:0002 80-A0 2A-F0               257   	sb	0f02ah.0
                                  258   
                                  259   ;;	DUA0  = 1; // 0=> Enables the operation of UART0 (initial value).
                                  260   CLINEA 0000H 0001H 012AH 0002H 0042H
00:0006 A0-A0 2A-F0               261   	sb	0f02ah.2
                                  262   
                                  263   ;;	DUA1  = 1; // 0=> Enables Uart1 (initial value). 
                                  264   CLINEA 0000H 0001H 012BH 0002H 0032H
00:000A B0-A0 2A-F0               265   	sb	0f02ah.3
                                  266   
                                  267   ;;	DI2C1 = 1; // 0=> Enables I2C bus Interface (Slave) (initial value).
                                  268   CLINEA 0000H 0001H 012CH 0002H 0045H
00:000E E0-A0 2A-F0               269   	sb	0f02ah.6
                                  270   
                                  271   ;;	DI2C0 = 0; // 0=> Enables I2C bus Interface (Master) (initial value).	
                                  272   CLINEA 0000H 0001H 012DH 0002H 0047H
00:0012 F2-A0 2A-F0               273   	rb	0f02ah.7
                                  274   
                                  275   ;;	BLKCON4 = 0x00; // 0=> Enables SA-ADC
                                  276   CLINEA 0000H 0001H 012FH 0002H 0026H
00:0016 00 00                     277   	mov	r0,	#00h
00:0018 11-90 2C-F0               278   	st	r0,	0f02ch
                                  279   
                                  280   ;;	BLKCON6 = 0x00; // (1=disables; 0=enables) the operation of Timers 8, 9, A, E, F.
                                  281   CLINEA 0000H 0001H 0130H 0002H 0052H
00:001C 11-90 2E-F0               282   	st	r0,	0f02eh
                                  283   
                                  284   ;;	BLKCON7 = 0x0F; // (1=disables; 0=enables) the operation of PWM (PWMC, PWMD, PWME, PWMF
                                  285   CLINEA 0000H 0001H 0131H 0002H 0058H
00:0020 0F 00                     286   	mov	r0,	#0fh
00:0022 11-90 2F-F0               287   	st	r0,	0f02fh
                                  288   
                                  289   ;;	PortA_Low();	//Initialize all 3 Ports of Port A to GPIO-Low
                                  290   CLINEA 0000H 0001H 0134H 0002H 003CH
00:0026 01-F0'00-00'              291   	bl	_PortA_Low
                                  292   
                                  293   ;;	PortB_Low();	//Initialize all 8 Ports of Port B to GPIO-Low
                                  294   CLINEA 0000H 0001H 0135H 0002H 003CH
00:002A 01-F0'00-00'              295   	bl	_PortB_Low
                                  296   
                                  297   ;;	PortC_Low();	//Initialize all 8 Ports of Port C to GPIO-Low
                                  298   CLINEA 0000H 0001H 0136H 0002H 003CH
00:002E 01-F0'00-00'              299   	bl	_PortC_Low
                                  300   
                                  301   ;;	PortD_Low();	//Initialize all 6 Ports of Port D to GPIO-Low
                                  302   CLINEA 0000H 0001H 0137H 0002H 003CH
00:0032 01-F0'00-00'              303   	bl	_PortD_Low
                                  304   
                                  305   ;;	PA0DIR = 0;		
                                  306   CLINEA 0000H 0001H 013CH 0002H 000EH
00:0036 82-A0 51-F2               307   	rb	0f251h.0
                                  308   
                                  309   ;;	PA0C0 = 0;		
                                  310   CLINEA 0000H 0001H 013DH 0002H 000DH
00:003A 82-A0 52-F2               311   	rb	0f252h.0
                                  312   
                                  313   ;;	PA0C1 = 0;		
                                  314   CLINEA 0000H 0001H 013EH 0002H 000DH
00:003E 82-A0 53-F2               315   	rb	0f253h.0
                                  316   
                                  317   ;;	PA0MD0 = 0;
                                  318   CLINEA 0000H 0001H 013FH 0002H 000CH
00:0042 82-A0 54-F2               319   	rb	0f254h.0
                                  320   
                                  321   ;;	PA0MD1 = 0;
                                  322   CLINEA 0000H 0001H 0140H 0002H 000CH
00:0046 82-A0 55-F2               323   	rb	0f255h.0
                                  324   
                                  325   ;;	PA1DIR = 1;		//GPIO Input
                                  326   CLINEA 0000H 0001H 0143H 0002H 001AH
00:004A 90-A0 51-F2               327   	sb	0f251h.1
                                  328   
                                  329   ;;	SACH1 = 1;		//This enables the ADC Channel 1 from the corrected pin
                                  330   CLINEA 0000H 0001H 0144H 0002H 0044H
00:004E 90-A0 F2-F2               331   	sb	0f2f2h.1
                                  332   
                                  333   ;;	SALP = 0;		//Single Read or Continuous Read... Single = 0, Consecutive = 1
                                  334   CLINEA 0000H 0001H 0145H 0002H 004BH
00:0052 82-A0 F0-F2               335   	rb	0f2f0h.0
                                  336   
                                  337   ;;    SetOSC();
                                  338   CLINEA 0000H 0001H 0148H 0005H 000DH
00:0056 01-F0'00-00'              339   	bl	_SetOSC
                                  340   
                                  341   ;;	irq_di();	// Disable Interrupts
                                  342   CLINEA 0000H 0001H 014CH 0002H 0020H
00:005A 01-F0'00-00'              343   	bl	_irq_di
                                  344   
                                  345   ;;	irq_init();	// Initialize Interrupts (All Off and NO Requests)
                                  346   CLINEA 0000H 0001H 014DH 0002H 003FH
00:005E 01-F0'00-00'              347   	bl	_irq_init
                                  348   
                                  349   ;;	IE0 = IE1 = IE2 = IE3 = IE4 = IE5 = IE6 = IE7 = 0;
                                  350   CLINEA 0000H 0001H 0150H 0002H 0033H
00:0062 00 00                     351   	mov	r0,	#00h
00:0064 11-90 17-F0               352   	st	r0,	0f017h
00:0068 11-90 16-F0               353   	st	r0,	0f016h
00:006C 11-90 15-F0               354   	st	r0,	0f015h
00:0070 11-90 14-F0               355   	st	r0,	0f014h
00:0074 11-90 13-F0               356   	st	r0,	0f013h
00:0078 11-90 12-F0               357   	st	r0,	0f012h
00:007C 11-90 11-F0               358   	st	r0,	0f011h
00:0080 11-90 10-F0               359   	st	r0,	0f010h
                                  360   
                                  361   ;;	IRQ0 = IRQ1 = IRQ2 = IRQ3 = IRQ4 = IRQ5 = IRQ6 = IRQ7 = 0;
                                  362   CLINEA 0000H 0001H 0152H 0002H 003BH
00:0084 11-90 1F-F0               363   	st	r0,	0f01fh
00:0088 11-90 1E-F0               364   	st	r0,	0f01eh
00:008C 11-90 1D-F0               365   	st	r0,	0f01dh
00:0090 11-90 1C-F0               366   	st	r0,	0f01ch
00:0094 11-90 1B-F0               367   	st	r0,	0f01bh
00:0098 11-90 1A-F0               368   	st	r0,	0f01ah
00:009C 11-90 19-F0               369   	st	r0,	0f019h
00:00A0 11-90 18-F0               370   	st	r0,	0f018h
                                  371   
                                  372   ;;	E2H = 0;	// E2H is the Enable flag for 2Hz TBC Interrupt (1=ENABLED)
                                  373   CLINEA 0000H 0001H 0154H 0002H 0045H
00:00A4 B2-A0 17-F0               374   	rb	0f017h.3
                                  375   
                                  376   ;;	(void)irq_setHdr( (unsigned char)IRQ_NO_UA0INT, _intUart );
                                  377   CLINEA 0000H 0001H 0156H 0002H 003CH
00:00A8 00'02                     378   	mov	r2,	#BYTE1 OFFSET __intUart
00:00AA 00'03                     379   	mov	r3,	#BYTE2 OFFSET __intUart
00:00AC 0F 00                     380   	mov	r0,	#0fh
00:00AE 01-F0'00-00'              381   	bl	_irq_setHdr
                                  382   
                                  383   ;;	EUA0 = 1; 	// EUA0 is the enable flag for the UART0 interrupt (1=ENABLED)
                                  384   CLINEA 0000H 0001H 0157H 0002H 004AH
00:00B2 80-A0 14-F0               385   	sb	0f014h.0
                                  386   
                                  387   ;;	(void)irq_setHdr( (unsigned char)IRQ_NO_I2CMINT, _intI2c );
                                  388   CLINEA 0000H 0001H 0159H 0002H 003CH
00:00B6 00'02                     389   	mov	r2,	#BYTE1 OFFSET __intI2c
00:00B8 00'03                     390   	mov	r3,	#BYTE2 OFFSET __intI2c
00:00BA 0C 00                     391   	mov	r0,	#0ch
00:00BC 01-F0'00-00'              392   	bl	_irq_setHdr
                                  393   
                                  394   ;;	EI2CM = 1;
                                  395   CLINEA 0000H 0001H 015AH 0002H 000BH
00:00C0 F0-A0 12-F0               396   	sb	0f012h.7
                                  397   
                                  398   ;;	QI2CM = 0;
                                  399   CLINEA 0000H 0001H 015BH 0002H 000BH
00:00C4 F2-A0 1A-F0               400   	rb	0f01ah.7
                                  401   
                                  402   ;;	(void)irq_setHdr( (unsigned char)IRQ_NO_SADINT, _intADC );
                                  403   CLINEA 0000H 0001H 015EH 0002H 003BH
00:00C8 00'02                     404   	mov	r2,	#BYTE1 OFFSET __intADC
00:00CA 00'03                     405   	mov	r3,	#BYTE2 OFFSET __intADC
00:00CC 0A 00                     406   	mov	r0,	#0ah
00:00CE 01-F0'00-00'              407   	bl	_irq_setHdr
                                  408   
                                  409   ;;	ESAD = 1;
                                  410   CLINEA 0000H 0001H 015FH 0002H 000AH
00:00D2 A0-A0 12-F0               411   	sb	0f012h.2
                                  412   
                                  413   ;;	QSAD = 0;
                                  414   CLINEA 0000H 0001H 0160H 0002H 000AH
00:00D6 A2-A0 1A-F0               415   	rb	0f01ah.2
                                  416   
                                  417   ;;	irq_ei(); // Enable Interrupts
                                  418   CLINEA 0000H 0001H 016CH 0002H 001FH
00:00DA 01-F0'00-00'              419   	bl	_irq_ei
                                  420   
                                  421   ;;	WDTMOD = 0x03; 	
                                  422   CLINEA 0000H 0001H 0178H 0002H 0011H
00:00DE 03 00                     423   	mov	r0,	#03h
00:00E0 11-90 0F-F0               424   	st	r0,	0f00fh
                                  425   
                                  426   ;;	main_clrWDT(); 	// Clear WDT
                                  427   CLINEA 0000H 0001H 0179H 0002H 001DH
00:00E4 01-F0'00-00'              428   	bl	_main_clrWDT
                                  429   
                                  430   ;;	HelloWorld[12] 	= 0x0D;
                                  431   CLINEA 0000H 0001H 017CH 0002H 0018H
00:00E8 0D 00                     432   	mov	r0,	#0dh
00:00EA 11-90 00-00'              433   	st	r0,	NEAR _HelloWorld+0ch
                                  434   
                                  435   ;;	HelloWorld[13] 	= 0x0A;
                                  436   CLINEA 0000H 0001H 017DH 0002H 0018H
00:00EE 0A 00                     437   	mov	r0,	#0ah
00:00F0 11-90 00-00'              438   	st	r0,	NEAR _HelloWorld+0dh
                                  439   
                                  440   ;;	(void)i2c_init(I2C_MOD_FST, (unsigned short)HSCLK_KHZ, I2C_SYN_OFF);
                                  441   CLINEA 0000H 0001H 0183H 0002H 0045H
00:00F4 00 00                     442   	mov	r0,	#00h
00:00F6 4E-F0                     443   	push	r0
00:00F8 40 02                     444   	mov	r2,	#040h
00:00FA 1F 03                     445   	mov	r3,	#01fh
00:00FC 01 00                     446   	mov	r0,	#01h
00:00FE 01-F0'00-00'              447   	bl	_i2c_init
00:0102 02 E1                     448   	add	sp,	#2 
                                  449   CBLOCKEND 180 2 389
                                  450   
                                  451   ;;}//End Initialization
                                  452   CLINEA 0000H 0001H 0185H 0001H 0015H
00:0104 8E-F2                     453   	pop	pc
                                  454   CBLOCKEND 180 1 389
                                  455   CFUNCTIONEND 180
                                  456   
                                  457   
  --------------------------      458   	rseg $$_funcUartFin$main
                                  459   CFUNCTION 186
                                  460   
00:0000                           461   __funcUartFin	:
                                  462   CBLOCK 186 1 401
                                  463   
                                  464   ;;{
                                  465   CLINEA 0000H 0001H 0191H 0001H 0001H
00:0000 CE-F8                     466   	push	lr
                                  467   CBLOCK 186 2 401
                                  468   CRET 0000H
                                  469   CARGUMENT 46H 0002H 0000H "size" 02H 00H 01H
                                  470   CARGUMENT 46H 0001H 0000H "errStat" 02H 00H 00H
                                  471   
                                  472   ;;	uart_continue();					// Function in UART.c: process to continue send and receive...
                                  473   CLINEA 0000H 0001H 0192H 0002H 0054H
00:0002 01-F0'00-00'              474   	bl	_uart_continue
                                  475   
                                  476   ;;	_flgUartFin = (unsigned char)FLG_SET;
                                  477   CLINEA 0000H 0001H 0193H 0002H 0026H
00:0006 01 00                     478   	mov	r0,	#01h
00:0008 11-90 00-00'              479   	st	r0,	NEAR __flgUartFin
                                  480   
                                  481   ;;	main_reqNotHalt();				// uncommented 5/2/2013
                                  482   CLINEA 0000H 0001H 0194H 0002H 002EH
00:000C 01-F0'00-00'              483   	bl	_main_reqNotHalt
                                  484   CBLOCKEND 186 2 405
                                  485   
                                  486   ;;}
                                  487   CLINEA 0000H 0001H 0195H 0001H 0001H
00:0010 8E-F2                     488   	pop	pc
                                  489   CBLOCKEND 186 1 405
                                  490   CFUNCTIONEND 186
                                  491   
                                  492   
  --------------------------      493   	rseg $$_funcI2CFin$main
                                  494   CFUNCTION 187
                                  495   
00:0000                           496   __funcI2CFin	:
                                  497   CBLOCK 187 1 416
                                  498   
                                  499   ;;{
                                  500   CLINEA 0000H 0001H 01A0H 0001H 0001H
00:0000 CE-F8                     501   	push	lr
                                  502   CBLOCK 187 2 416
                                  503   CRET 0000H
                                  504   CARGUMENT 46H 0002H 0000H "size" 02H 00H 01H
                                  505   CARGUMENT 46H 0001H 0000H "errStat" 02H 00H 00H
                                  506   
                                  507   ;;	i2c_continue();					// Function in UART.c: process to continue send and receive...
                                  508   CLINEA 0000H 0001H 01A1H 0002H 0053H
00:0002 01-F0'00-00'              509   	bl	_i2c_continue
                                  510   
                                  511   ;;	_flgI2CFin = (unsigned char)FLG_SET;
                                  512   CLINEA 0000H 0001H 01A2H 0002H 0025H
00:0006 01 00                     513   	mov	r0,	#01h
00:0008 11-90 00-00'              514   	st	r0,	NEAR __flgI2CFin
                                  515   
                                  516   ;;	main_reqNotHalt();				// uncommented 5/2/2013
                                  517   CLINEA 0000H 0001H 01A3H 0002H 002EH
00:000C 01-F0'00-00'              518   	bl	_main_reqNotHalt
                                  519   CBLOCKEND 187 2 420
                                  520   
                                  521   ;;}
                                  522   CLINEA 0000H 0001H 01A4H 0001H 0001H
00:0010 8E-F2                     523   	pop	pc
                                  524   CBLOCKEND 187 1 420
                                  525   CFUNCTIONEND 187
                                  526   
                                  527   
  --------------------------      528   	rseg $$_intI2c$main
                                  529   CFUNCTION 190
                                  530   
00:0000                           531   __intI2c	:
                                  532   CBLOCK 190 1 430
                                  533   
                                  534   ;;{
                                  535   CLINEA 0000H 0001H 01AEH 0001H 0001H
00:0000 CE-F8                     536   	push	lr
                                  537   CBLOCK 190 2 430
                                  538   CRET 0000H
                                  539   
                                  540   ;;	(void)i2c_continue();
                                  541   CLINEA 0000H 0001H 01AFH 0002H 0016H
00:0002 01-F0'00-00'              542   	bl	_i2c_continue
                                  543   
                                  544   ;;	main_reqNotHalt();
                                  545   CLINEA 0000H 0001H 01B0H 0002H 0013H
00:0006 01-F0'00-00'              546   	bl	_main_reqNotHalt
                                  547   CBLOCKEND 190 2 433
                                  548   
                                  549   ;;}
                                  550   CLINEA 0000H 0001H 01B1H 0001H 0001H
00:000A 8E-F2                     551   	pop	pc
                                  552   CBLOCKEND 190 1 433
                                  553   CFUNCTIONEND 190
                                  554   
                                  555   
  --------------------------      556   	rseg $$_intADC$main
                                  557   CFUNCTION 191
                                  558   
00:0000                           559   __intADC	:
                                  560   CBLOCK 191 1 443
                                  561   
                                  562   ;;{
                                  563   CLINEA 0000H 0001H 01BBH 0001H 0001H
                                  564   CBLOCK 191 2 443
                                  565   
                                  566   ;;	_flgADCFin = 1;
                                  567   CLINEA 0000H 0001H 01BCH 0002H 0010H
00:0000 01 00                     568   	mov	r0,	#01h
00:0002 11-90 00-00'              569   	st	r0,	NEAR __flgADCFin
                                  570   CBLOCKEND 191 2 445
                                  571   
                                  572   ;;}
                                  573   CLINEA 0000H 0001H 01BDH 0001H 0001H
00:0006 1F-FE                     574   	rt
                                  575   CBLOCKEND 191 1 445
                                  576   CFUNCTIONEND 191
                                  577   
                                  578   
  --------------------------      579   	rseg $$main_reqNotHalt$main
                                  580   CFUNCTION 188
                                  581   
00:0000                           582   _main_reqNotHalt	:
                                  583   CBLOCK 188 1 455
                                  584   
                                  585   ;;{
                                  586   CLINEA 0000H 0001H 01C7H 0001H 0001H
                                  587   CBLOCK 188 2 455
                                  588   
                                  589   ;;	_reqNotHalt = (unsigned char)FLG_SET;
                                  590   CLINEA 0000H 0001H 01C8H 0002H 0026H
00:0000 01 00                     591   	mov	r0,	#01h
00:0002 11-90 00-00'              592   	st	r0,	NEAR __reqNotHalt
                                  593   CBLOCKEND 188 2 457
                                  594   
                                  595   ;;}
                                  596   CLINEA 0000H 0001H 01C9H 0001H 0001H
00:0006 1F-FE                     597   	rt
                                  598   CBLOCKEND 188 1 457
                                  599   CFUNCTIONEND 188
                                  600   
                                  601   
  --------------------------      602   	rseg $$_intUart$main
                                  603   CFUNCTION 189
                                  604   
00:0000                           605   __intUart	:
                                  606   CBLOCK 189 1 467
                                  607   
                                  608   ;;{
                                  609   CLINEA 0000H 0001H 01D3H 0001H 0001H
                                  610   CBLOCK 189 2 467
                                  611   
                                  612   ;;	uart_continue(); 	//in UART.c: process to continue send and receive...
                                  613   CLINEA 0000H 0001H 01D4H 0002H 0047H
00:0000 00-F0'00-00'              614   	b	_uart_continue
                                  615   CBLOCKEND 189 2 469
                                  616   CLINEA 0000H 0001H 01D5H 0001H 0001H
                                  617   CBLOCKEND 189 1 469
                                  618   CFUNCTIONEND 189
                                  619   
                                  620   
  --------------------------      621   	rseg $$SetOSC$main
                                  622   CFUNCTION 181
                                  623   
00:0000                           624   _SetOSC	:
                                  625   CBLOCK 181 1 474
                                  626   
                                  627   ;;static void SetOSC(void){
                                  628   CLINEA 0000H 0001H 01DAH 0001H 0019H
                                  629   CBLOCK 181 2 474
                                  630   
                                  631   ;;	SYSC0 = 0;			// Used to select the frequency of the HSCLK => 00=8.192MHz.
                                  632   CLINEA 0000H 0001H 01DDH 0002H 004AH
00:0000 82-A0 02-F0               633   	rb	0f002h.0
                                  634   
                                  635   ;;	SYSC1 = 0;
                                  636   CLINEA 0000H 0001H 01DEH 0002H 000BH
00:0004 92-A0 02-F0               637   	rb	0f002h.1
                                  638   
                                  639   ;;	OSCM1 = 1;			// 10 => Built-in PLL oscillation mode
                                  640   CLINEA 0000H 0001H 01E0H 0002H 0034H
00:0008 B0-A0 02-F0               641   	sb	0f002h.3
                                  642   
                                  643   ;;	OSCM0 = 0;
                                  644   CLINEA 0000H 0001H 01E1H 0002H 000BH
00:000C A2-A0 02-F0               645   	rb	0f002h.2
                                  646   
                                  647   ;;	ENOSC = 1;			//1=Enable High Speed Oscillator...
                                  648   CLINEA 0000H 0001H 01E3H 0002H 0031H
00:0010 90-A0 03-F0               649   	sb	0f003h.1
                                  650   
                                  651   ;;	SYSCLK = 1;			//1=HSCLK; 0=LSCLK 
                                  652   CLINEA 0000H 0001H 01E4H 0002H 0022H
00:0014 80-A0 03-F0               653   	sb	0f003h.0
                                  654   
                                  655   ;;	LPLL = 1;			//1=Enables the use of PLL oscillation - ADDED 4/30/2013
                                  656   CLINEA 0000H 0001H 01E6H 0002H 0045H
00:0018 F0-A0 03-F0               657   	sb	0f003h.7
                                  658   
                                  659   ;;	__EI();			//INT enable
                                  660   CLINEA 0000H 0001H 01E8H 0002H 0017H
00:001C 08-ED                     661   	ei
                                  662   CBLOCKEND 181 2 489
                                  663   
                                  664   ;;}
                                  665   CLINEA 0000H 0001H 01E9H 0001H 0001H
00:001E 1F-FE                     666   	rt
                                  667   CBLOCKEND 181 1 489
                                  668   CFUNCTIONEND 181
                                  669   
                                  670   
  --------------------------      671   	rseg $$PortA_Low$main
                                  672   CFUNCTION 182
                                  673   
00:0000                           674   _PortA_Low	:
                                  675   CBLOCK 182 1 495
                                  676   
                                  677   ;;void PortA_Low(void){
                                  678   CLINEA 0000H 0001H 01EFH 0001H 0015H
                                  679   CBLOCK 182 2 495
                                  680   
                                  681   ;;	PA0DIR = 0;		// PortA Bit0 set to Output Mode...
                                  682   CLINEA 0000H 0001H 01F9H 0002H 0031H
00:0000 82-A0 51-F2               683   	rb	0f251h.0
                                  684   
                                  685   ;;	PA1DIR = 0;		// PortA Bit1 set to Output Mode...
                                  686   CLINEA 0000H 0001H 01FAH 0002H 0031H
00:0004 92-A0 51-F2               687   	rb	0f251h.1
                                  688   
                                  689   ;;	PA2DIR = 0;		// PortA Bit2 set to Output Mode...
                                  690   CLINEA 0000H 0001H 01FBH 0002H 0031H
00:0008 A2-A0 51-F2               691   	rb	0f251h.2
                                  692   
                                  693   ;;	PA0C1  = 1;		// PortA Bit0 set to CMOS Output...
                                  694   CLINEA 0000H 0001H 01FEH 0002H 0031H
00:000C 80-A0 53-F2               695   	sb	0f253h.0
                                  696   
                                  697   ;;	PA0C0  = 1;		
                                  698   CLINEA 0000H 0001H 01FFH 0002H 000EH
00:0010 80-A0 52-F2               699   	sb	0f252h.0
                                  700   
                                  701   ;;	PA1C1  = 1;		// PortA Bit1 set to CMOS Output...
                                  702   CLINEA 0000H 0001H 0200H 0002H 0031H
00:0014 90-A0 53-F2               703   	sb	0f253h.1
                                  704   
                                  705   ;;	PA1C0  = 1;	
                                  706   CLINEA 0000H 0001H 0201H 0002H 000DH
00:0018 90-A0 52-F2               707   	sb	0f252h.1
                                  708   
                                  709   ;;	PA2C1  = 1;		// PortA Bit2 set to CMOS Output...
                                  710   CLINEA 0000H 0001H 0202H 0002H 0031H
00:001C A0-A0 53-F2               711   	sb	0f253h.2
                                  712   
                                  713   ;;	PA2C0  = 1;	
                                  714   CLINEA 0000H 0001H 0203H 0002H 000DH
00:0020 A0-A0 52-F2               715   	sb	0f252h.2
                                  716   
                                  717   ;;	PA0MD1  = 0;	// PortA Bit0 set to General Purpose Output...
                                  718   CLINEA 0000H 0001H 0206H 0002H 003CH
00:0024 82-A0 55-F2               719   	rb	0f255h.0
                                  720   
                                  721   ;;	PA0MD0  = 0;	
                                  722   CLINEA 0000H 0001H 0207H 0002H 000EH
00:0028 82-A0 54-F2               723   	rb	0f254h.0
                                  724   
                                  725   ;;	PA1MD1  = 0;	// PortA Bit1 set to General Purpose Output...
                                  726   CLINEA 0000H 0001H 0208H 0002H 003CH
00:002C 92-A0 55-F2               727   	rb	0f255h.1
                                  728   
                                  729   ;;	PA1MD0  = 0;	
                                  730   CLINEA 0000H 0001H 0209H 0002H 000EH
00:0030 92-A0 54-F2               731   	rb	0f254h.1
                                  732   
                                  733   ;;	PA2MD1  = 0;	// PortA Bit2 set to General Purpose Output...
                                  734   CLINEA 0000H 0001H 020AH 0002H 003CH
00:0034 A2-A0 55-F2               735   	rb	0f255h.2
                                  736   
                                  737   ;;	PA2MD0  = 0;	
                                  738   CLINEA 0000H 0001H 020BH 0002H 000EH
00:0038 A2-A0 54-F2               739   	rb	0f254h.2
                                  740   
                                  741   ;;	PA0D = 0;		// A.0 Output OFF....
                                  742   CLINEA 0000H 0001H 020EH 0002H 0021H
00:003C 82-A0 50-F2               743   	rb	0f250h.0
                                  744   
                                  745   ;;	PA1D = 0;		// A.1 Output OFF....
                                  746   CLINEA 0000H 0001H 020FH 0002H 0021H
00:0040 92-A0 50-F2               747   	rb	0f250h.1
                                  748   
                                  749   ;;	PA2D = 0;		// A.2 Output OFF....
                                  750   CLINEA 0000H 0001H 0210H 0002H 0021H
00:0044 A2-A0 50-F2               751   	rb	0f250h.2
                                  752   
                                  753   ;;	main_clrWDT(); 	// Clear WDT
                                  754   CLINEA 0000H 0001H 0212H 0002H 001DH
00:0048 00-F0'00-00'              755   	b	_main_clrWDT
                                  756   CBLOCKEND 182 2 531
                                  757   CLINEA 0000H 0001H 0213H 0001H 0001H
                                  758   CBLOCKEND 182 1 531
                                  759   CFUNCTIONEND 182
                                  760   
                                  761   
  --------------------------      762   	rseg $$PortB_Low$main
                                  763   CFUNCTION 183
                                  764   
00:0000                           765   _PortB_Low	:
                                  766   CBLOCK 183 1 537
                                  767   
                                  768   ;;void PortB_Low(void){
                                  769   CLINEA 0000H 0001H 0219H 0001H 0015H
                                  770   CBLOCK 183 2 537
                                  771   
                                  772   ;;	PB0DIR = 0;		// PortB Bit0 set to Output Mode...
                                  773   CLINEA 0000H 0001H 0223H 0002H 0031H
00:0000 82-A0 59-F2               774   	rb	0f259h.0
                                  775   
                                  776   ;;	PB1DIR = 0;		// PortB Bit1 set to Output Mode...
                                  777   CLINEA 0000H 0001H 0224H 0002H 0031H
00:0004 92-A0 59-F2               778   	rb	0f259h.1
                                  779   
                                  780   ;;	PB2DIR = 0;		// PortB Bit2 set to Output Mode...
                                  781   CLINEA 0000H 0001H 0225H 0002H 0031H
00:0008 A2-A0 59-F2               782   	rb	0f259h.2
                                  783   
                                  784   ;;	PB3DIR = 0;		// PortB Bit3 set to Output Mode...
                                  785   CLINEA 0000H 0001H 0226H 0002H 0031H
00:000C B2-A0 59-F2               786   	rb	0f259h.3
                                  787   
                                  788   ;;	PB4DIR = 0;		// PortB Bit4 set to Output Mode...
                                  789   CLINEA 0000H 0001H 0227H 0002H 0031H
00:0010 C2-A0 59-F2               790   	rb	0f259h.4
                                  791   
                                  792   ;;	PB5DIR = 0;		// PortB Bit5 set to Output Mode...
                                  793   CLINEA 0000H 0001H 0228H 0002H 0031H
00:0014 D2-A0 59-F2               794   	rb	0f259h.5
                                  795   
                                  796   ;;	PB6DIR = 0;		// PortB Bit6 set to Output Mode...
                                  797   CLINEA 0000H 0001H 0229H 0002H 0031H
00:0018 E2-A0 59-F2               798   	rb	0f259h.6
                                  799   
                                  800   ;;	PB7DIR = 0;		// PortB Bit7 set to Output Mode...
                                  801   CLINEA 0000H 0001H 022AH 0002H 0031H
00:001C F2-A0 59-F2               802   	rb	0f259h.7
                                  803   
                                  804   ;;	PB0C1  = 1;		// PortB Bit0 set to CMOS Output...
                                  805   CLINEA 0000H 0001H 022DH 0002H 0031H
00:0020 80-A0 5B-F2               806   	sb	0f25bh.0
                                  807   
                                  808   ;;	PB0C0  = 1;		
                                  809   CLINEA 0000H 0001H 022EH 0002H 000EH
00:0024 80-A0 5A-F2               810   	sb	0f25ah.0
                                  811   
                                  812   ;;	PB1C1  = 1;		// PortB Bit1 set to CMOS Output...
                                  813   CLINEA 0000H 0001H 022FH 0002H 0031H
00:0028 90-A0 5B-F2               814   	sb	0f25bh.1
                                  815   
                                  816   ;;	PB1C0  = 1;	
                                  817   CLINEA 0000H 0001H 0230H 0002H 000DH
00:002C 90-A0 5A-F2               818   	sb	0f25ah.1
                                  819   
                                  820   ;;	PB2C1  = 1;		// PortB Bit2 set to CMOS Output...
                                  821   CLINEA 0000H 0001H 0231H 0002H 0031H
00:0030 A0-A0 5B-F2               822   	sb	0f25bh.2
                                  823   
                                  824   ;;	PB2C0  = 1;	
                                  825   CLINEA 0000H 0001H 0232H 0002H 000DH
00:0034 A0-A0 5A-F2               826   	sb	0f25ah.2
                                  827   
                                  828   ;;	PB3C1  = 1;		// PortB Bit3 set to CMOS Output...
                                  829   CLINEA 0000H 0001H 0233H 0002H 0031H
00:0038 B0-A0 5B-F2               830   	sb	0f25bh.3
                                  831   
                                  832   ;;	PB3C0  = 1;		
                                  833   CLINEA 0000H 0001H 0234H 0002H 000EH
00:003C B0-A0 5A-F2               834   	sb	0f25ah.3
                                  835   
                                  836   ;;	PB4C1  = 1;		// PortB Bit4 set to CMOS Output...
                                  837   CLINEA 0000H 0001H 0235H 0002H 0031H
00:0040 C0-A0 5B-F2               838   	sb	0f25bh.4
                                  839   
                                  840   ;;	PB4C0  = 1;	
                                  841   CLINEA 0000H 0001H 0236H 0002H 000DH
00:0044 C0-A0 5A-F2               842   	sb	0f25ah.4
                                  843   
                                  844   ;;	PB5C1  = 1;		// PortB Bit5 set to CMOS Output...
                                  845   CLINEA 0000H 0001H 0237H 0002H 0031H
00:0048 D0-A0 5B-F2               846   	sb	0f25bh.5
                                  847   
                                  848   ;;	PB5C0  = 1;	
                                  849   CLINEA 0000H 0001H 0238H 0002H 000DH
00:004C D0-A0 5A-F2               850   	sb	0f25ah.5
                                  851   
                                  852   ;;	PB6C1  = 1;		// PortB Bit6 set to CMOS Output...
                                  853   CLINEA 0000H 0001H 0239H 0002H 0031H
00:0050 E0-A0 5B-F2               854   	sb	0f25bh.6
                                  855   
                                  856   ;;	PB6C0  = 1;	
                                  857   CLINEA 0000H 0001H 023AH 0002H 000DH
00:0054 E0-A0 5A-F2               858   	sb	0f25ah.6
                                  859   
                                  860   ;;	PB7C1  = 1;		// PortB Bit7 set to CMOS Output...
                                  861   CLINEA 0000H 0001H 023BH 0002H 0031H
00:0058 F0-A0 5B-F2               862   	sb	0f25bh.7
                                  863   
                                  864   ;;	PB7C0  = 1;	
                                  865   CLINEA 0000H 0001H 023CH 0002H 000DH
00:005C F0-A0 5A-F2               866   	sb	0f25ah.7
                                  867   
                                  868   ;;	PB0MD1  = 0;	// PortB Bit0 set to General Purpose Output...
                                  869   CLINEA 0000H 0001H 023FH 0002H 003CH
00:0060 82-A0 5D-F2               870   	rb	0f25dh.0
                                  871   
                                  872   ;;	PB0MD0  = 0;	
                                  873   CLINEA 0000H 0001H 0240H 0002H 000EH
00:0064 82-A0 5C-F2               874   	rb	0f25ch.0
                                  875   
                                  876   ;;	PB1MD1  = 0;	// PortB Bit1 set to General Purpose Output...
                                  877   CLINEA 0000H 0001H 0241H 0002H 003CH
00:0068 92-A0 5D-F2               878   	rb	0f25dh.1
                                  879   
                                  880   ;;	PB1MD0  = 0;	
                                  881   CLINEA 0000H 0001H 0242H 0002H 000EH
00:006C 92-A0 5C-F2               882   	rb	0f25ch.1
                                  883   
                                  884   ;;	PB2MD1  = 0;	// PortB Bit2 set to General Purpose Output...
                                  885   CLINEA 0000H 0001H 0243H 0002H 003CH
00:0070 A2-A0 5D-F2               886   	rb	0f25dh.2
                                  887   
                                  888   ;;	PB2MD0  = 0;	
                                  889   CLINEA 0000H 0001H 0244H 0002H 000EH
00:0074 A2-A0 5C-F2               890   	rb	0f25ch.2
                                  891   
                                  892   ;;	PB3MD1  = 0;	// PortB Bit3 set to General Purpose Output...
                                  893   CLINEA 0000H 0001H 0245H 0002H 003CH
00:0078 B2-A0 5D-F2               894   	rb	0f25dh.3
                                  895   
                                  896   ;;	PB3MD0  = 0;	
                                  897   CLINEA 0000H 0001H 0246H 0002H 000EH
00:007C B2-A0 5C-F2               898   	rb	0f25ch.3
                                  899   
                                  900   ;;	PB4MD1  = 0;	// PortB Bit4 set to General Purpose Output...
                                  901   CLINEA 0000H 0001H 0247H 0002H 003CH
00:0080 C2-A0 5D-F2               902   	rb	0f25dh.4
                                  903   
                                  904   ;;	PB4MD0  = 0;	
                                  905   CLINEA 0000H 0001H 0248H 0002H 000EH
00:0084 C2-A0 5C-F2               906   	rb	0f25ch.4
                                  907   
                                  908   ;;	PB5MD1  = 0;	// PortB Bit5 set to General Purpose Output...
                                  909   CLINEA 0000H 0001H 0249H 0002H 003CH
00:0088 D2-A0 5D-F2               910   	rb	0f25dh.5
                                  911   
                                  912   ;;	PB5MD0  = 0;
                                  913   CLINEA 0000H 0001H 024AH 0002H 000DH
00:008C D2-A0 5C-F2               914   	rb	0f25ch.5
                                  915   
                                  916   ;;	PB6MD1  = 0;	// PortB Bit6 set to General Purpose Output...
                                  917   CLINEA 0000H 0001H 024BH 0002H 003CH
00:0090 E2-A0 5D-F2               918   	rb	0f25dh.6
                                  919   
                                  920   ;;	PB6MD0  = 0;	
                                  921   CLINEA 0000H 0001H 024CH 0002H 000EH
00:0094 E2-A0 5C-F2               922   	rb	0f25ch.6
                                  923   
                                  924   ;;	PB7MD1  = 0;	// PortB Bit7 set to General Purpose Output...
                                  925   CLINEA 0000H 0001H 024DH 0002H 003CH
00:0098 F2-A0 5D-F2               926   	rb	0f25dh.7
                                  927   
                                  928   ;;	PB7MD0  = 0;
                                  929   CLINEA 0000H 0001H 024EH 0002H 000DH
00:009C F2-A0 5C-F2               930   	rb	0f25ch.7
                                  931   
                                  932   ;;	PB0D = 0;		// B.0 Output OFF....
                                  933   CLINEA 0000H 0001H 0251H 0002H 0021H
00:00A0 82-A0 58-F2               934   	rb	0f258h.0
                                  935   
                                  936   ;;	PB1D = 0;		// B.1 Output OFF....
                                  937   CLINEA 0000H 0001H 0252H 0002H 0021H
00:00A4 92-A0 58-F2               938   	rb	0f258h.1
                                  939   
                                  940   ;;	PB2D = 0;		// B.2 Output OFF....
                                  941   CLINEA 0000H 0001H 0253H 0002H 0021H
00:00A8 A2-A0 58-F2               942   	rb	0f258h.2
                                  943   
                                  944   ;;	PB3D = 0;		// B.3 Output OFF....
                                  945   CLINEA 0000H 0001H 0254H 0002H 0021H
00:00AC B2-A0 58-F2               946   	rb	0f258h.3
                                  947   
                                  948   ;;	PB4D = 0;		// B.4 Output OFF....
                                  949   CLINEA 0000H 0001H 0255H 0002H 0021H
00:00B0 C2-A0 58-F2               950   	rb	0f258h.4
                                  951   
                                  952   ;;	PB5D = 0;		// B.5 Output OFF....
                                  953   CLINEA 0000H 0001H 0256H 0002H 0021H
00:00B4 D2-A0 58-F2               954   	rb	0f258h.5
                                  955   
                                  956   ;;	PB6D = 0;		// B.6 Output OFF....
                                  957   CLINEA 0000H 0001H 0257H 0002H 0021H
00:00B8 E2-A0 58-F2               958   	rb	0f258h.6
                                  959   
                                  960   ;;	PB7D = 0;		// B.7 Output OFF....
                                  961   CLINEA 0000H 0001H 0258H 0002H 0021H
00:00BC F2-A0 58-F2               962   	rb	0f258h.7
                                  963   
                                  964   ;;	main_clrWDT(); 	// Clear WDT
                                  965   CLINEA 0000H 0001H 025AH 0002H 001DH
00:00C0 00-F0'00-00'              966   	b	_main_clrWDT
                                  967   CBLOCKEND 183 2 603
                                  968   CLINEA 0000H 0001H 025BH 0001H 0001H
                                  969   CBLOCKEND 183 1 603
                                  970   CFUNCTIONEND 183
                                  971   
                                  972   
  --------------------------      973   	rseg $$PortC_Low$main
                                  974   CFUNCTION 184
                                  975   
00:0000                           976   _PortC_Low	:
                                  977   CBLOCK 184 1 609
                                  978   
                                  979   ;;void PortC_Low(void){
                                  980   CLINEA 0000H 0001H 0261H 0001H 0015H
                                  981   CBLOCK 184 2 609
                                  982   
                                  983   ;;	PC0DIR = 0;		// PortC Bit0 set to Output Mode...
                                  984   CLINEA 0000H 0001H 026BH 0002H 0031H
00:0000 82-A0 61-F2               985   	rb	0f261h.0
                                  986   
                                  987   ;;	PC1DIR = 0;		// PortC Bit1 set to Output Mode...
                                  988   CLINEA 0000H 0001H 026CH 0002H 0031H
00:0004 92-A0 61-F2               989   	rb	0f261h.1
                                  990   
                                  991   ;;	PC2DIR = 0;		// PortC Bit2 set to Output Mode...
                                  992   CLINEA 0000H 0001H 026DH 0002H 0031H
00:0008 A2-A0 61-F2               993   	rb	0f261h.2
                                  994   
                                  995   ;;	PC3DIR = 0;		// PortC Bit3 set to Output Mode...
                                  996   CLINEA 0000H 0001H 026EH 0002H 0031H
00:000C B2-A0 61-F2               997   	rb	0f261h.3
                                  998   
                                  999   ;;	PC4DIR = 0;		// PortC Bit4 set to Output Mode...
                                 1000   CLINEA 0000H 0001H 026FH 0002H 0031H
00:0010 C2-A0 61-F2              1001   	rb	0f261h.4
                                 1002   
                                 1003   ;;	PC5DIR = 0;		// PortC Bit5 set to Output Mode...
                                 1004   CLINEA 0000H 0001H 0270H 0002H 0031H
00:0014 D2-A0 61-F2              1005   	rb	0f261h.5
                                 1006   
                                 1007   ;;	PC6DIR = 0;		// PortC Bit6 set to Output Mode...
                                 1008   CLINEA 0000H 0001H 0271H 0002H 0031H
00:0018 E2-A0 61-F2              1009   	rb	0f261h.6
                                 1010   
                                 1011   ;;	PC7DIR = 0;		// PortC Bit7 set to Output Mode...
                                 1012   CLINEA 0000H 0001H 0272H 0002H 0031H
00:001C F2-A0 61-F2              1013   	rb	0f261h.7
                                 1014   
                                 1015   ;;	PC0C1  = 1;		// PortC Bit0 set to High-Impedance Output...
                                 1016   CLINEA 0000H 0001H 0275H 0002H 003BH
00:0020 80-A0 63-F2              1017   	sb	0f263h.0
                                 1018   
                                 1019   ;;	PC0C0  = 1;		
                                 1020   CLINEA 0000H 0001H 0276H 0002H 000EH
00:0024 80-A0 62-F2              1021   	sb	0f262h.0
                                 1022   
                                 1023   ;;	PC1C1  = 1;		// PortC Bit1 set to High-Impedance Output...
                                 1024   CLINEA 0000H 0001H 0277H 0002H 003BH
00:0028 90-A0 63-F2              1025   	sb	0f263h.1
                                 1026   
                                 1027   ;;	PC1C0  = 1;	
                                 1028   CLINEA 0000H 0001H 0278H 0002H 000DH
00:002C 90-A0 62-F2              1029   	sb	0f262h.1
                                 1030   
                                 1031   ;;	PC2C1  = 1;		// PortC Bit2 set to High-Impedance Output...
                                 1032   CLINEA 0000H 0001H 0279H 0002H 003BH
00:0030 A0-A0 63-F2              1033   	sb	0f263h.2
                                 1034   
                                 1035   ;;	PC2C0  = 1;	
                                 1036   CLINEA 0000H 0001H 027AH 0002H 000DH
00:0034 A0-A0 62-F2              1037   	sb	0f262h.2
                                 1038   
                                 1039   ;;	PC3C1  = 1;		// PortC Bit3 set to High-Impedance Output...
                                 1040   CLINEA 0000H 0001H 027BH 0002H 003BH
00:0038 B0-A0 63-F2              1041   	sb	0f263h.3
                                 1042   
                                 1043   ;;	PC3C0  = 1;		
                                 1044   CLINEA 0000H 0001H 027CH 0002H 000EH
00:003C B0-A0 62-F2              1045   	sb	0f262h.3
                                 1046   
                                 1047   ;;	PC4C1  = 1;		// PortC Bit4 set to High-Impedance Output...
                                 1048   CLINEA 0000H 0001H 027DH 0002H 003BH
00:0040 C0-A0 63-F2              1049   	sb	0f263h.4
                                 1050   
                                 1051   ;;	PC4C0  = 1;	
                                 1052   CLINEA 0000H 0001H 027EH 0002H 000DH
00:0044 C0-A0 62-F2              1053   	sb	0f262h.4
                                 1054   
                                 1055   ;;	PC5C1  = 1;		// PortC Bit5 set to High-Impedance Output...
                                 1056   CLINEA 0000H 0001H 027FH 0002H 003BH
00:0048 D0-A0 63-F2              1057   	sb	0f263h.5
                                 1058   
                                 1059   ;;	PC5C0  = 1;	
                                 1060   CLINEA 0000H 0001H 0280H 0002H 000DH
00:004C D0-A0 62-F2              1061   	sb	0f262h.5
                                 1062   
                                 1063   ;;	PC6C1  = 1;		// PortC Bit6 set to High-Impedance Output...
                                 1064   CLINEA 0000H 0001H 0281H 0002H 003BH
00:0050 E0-A0 63-F2              1065   	sb	0f263h.6
                                 1066   
                                 1067   ;;	PC6C0  = 1;	
                                 1068   CLINEA 0000H 0001H 0282H 0002H 000DH
00:0054 E0-A0 62-F2              1069   	sb	0f262h.6
                                 1070   
                                 1071   ;;	PC7C1  = 1;		// PortC Bit7 set to High-Impedance Output...
                                 1072   CLINEA 0000H 0001H 0283H 0002H 003BH
00:0058 F0-A0 63-F2              1073   	sb	0f263h.7
                                 1074   
                                 1075   ;;	PC7C0  = 1;	
                                 1076   CLINEA 0000H 0001H 0284H 0002H 000DH
00:005C F0-A0 62-F2              1077   	sb	0f262h.7
                                 1078   
                                 1079   ;;	PC0MD1  = 0;	// PortC Bit0 set to General Purpose Output...
                                 1080   CLINEA 0000H 0001H 0287H 0002H 003CH
00:0060 82-A0 65-F2              1081   	rb	0f265h.0
                                 1082   
                                 1083   ;;	PC0MD0  = 0;	
                                 1084   CLINEA 0000H 0001H 0288H 0002H 000EH
00:0064 82-A0 64-F2              1085   	rb	0f264h.0
                                 1086   
                                 1087   ;;	PC1MD1  = 0;	// PortC Bit1 set to General Purpose Output...
                                 1088   CLINEA 0000H 0001H 0289H 0002H 003CH
00:0068 92-A0 65-F2              1089   	rb	0f265h.1
                                 1090   
                                 1091   ;;	PC1MD0  = 0;	
                                 1092   CLINEA 0000H 0001H 028AH 0002H 000EH
00:006C 92-A0 64-F2              1093   	rb	0f264h.1
                                 1094   
                                 1095   ;;	PC2MD1  = 0;	// PortC Bit2 set to General Purpose Output...
                                 1096   CLINEA 0000H 0001H 028BH 0002H 003CH
00:0070 A2-A0 65-F2              1097   	rb	0f265h.2
                                 1098   
                                 1099   ;;	PC2MD0  = 0;	
                                 1100   CLINEA 0000H 0001H 028CH 0002H 000EH
00:0074 A2-A0 64-F2              1101   	rb	0f264h.2
                                 1102   
                                 1103   ;;	PC3MD1  = 0;	// PortC Bit3 set to General Purpose Output...
                                 1104   CLINEA 0000H 0001H 028DH 0002H 003CH
00:0078 B2-A0 65-F2              1105   	rb	0f265h.3
                                 1106   
                                 1107   ;;	PC3MD0  = 0;	
                                 1108   CLINEA 0000H 0001H 028EH 0002H 000EH
00:007C B2-A0 64-F2              1109   	rb	0f264h.3
                                 1110   
                                 1111   ;;	PC4MD1  = 0;	// PortC Bit4 set to General Purpose Output...
                                 1112   CLINEA 0000H 0001H 028FH 0002H 003CH
00:0080 C2-A0 65-F2              1113   	rb	0f265h.4
                                 1114   
                                 1115   ;;	PC4MD0  = 0;	
                                 1116   CLINEA 0000H 0001H 0290H 0002H 000EH
00:0084 C2-A0 64-F2              1117   	rb	0f264h.4
                                 1118   
                                 1119   ;;	PC5MD1  = 0;	// PortC Bit5 set to General Purpose Output...
                                 1120   CLINEA 0000H 0001H 0291H 0002H 003CH
00:0088 D2-A0 65-F2              1121   	rb	0f265h.5
                                 1122   
                                 1123   ;;	PC5MD0  = 0;
                                 1124   CLINEA 0000H 0001H 0292H 0002H 000DH
00:008C D2-A0 64-F2              1125   	rb	0f264h.5
                                 1126   
                                 1127   ;;	PC6MD1  = 0;	// PortC Bit6 set to General Purpose Output...
                                 1128   CLINEA 0000H 0001H 0293H 0002H 003CH
00:0090 E2-A0 65-F2              1129   	rb	0f265h.6
                                 1130   
                                 1131   ;;	PC6MD0  = 0;	
                                 1132   CLINEA 0000H 0001H 0294H 0002H 000EH
00:0094 E2-A0 64-F2              1133   	rb	0f264h.6
                                 1134   
                                 1135   ;;	PC7MD1  = 0;	// PortC Bit7 set to General Purpose Output...
                                 1136   CLINEA 0000H 0001H 0295H 0002H 003CH
00:0098 F2-A0 65-F2              1137   	rb	0f265h.7
                                 1138   
                                 1139   ;;	PC7MD0  = 0;
                                 1140   CLINEA 0000H 0001H 0296H 0002H 000DH
00:009C F2-A0 64-F2              1141   	rb	0f264h.7
                                 1142   
                                 1143   ;;	PC0D = 0;		// C.0 Output OFF....
                                 1144   CLINEA 0000H 0001H 0299H 0002H 0021H
00:00A0 82-A0 60-F2              1145   	rb	0f260h.0
                                 1146   
                                 1147   ;;	PC1D = 0;		// C.1 Output OFF....
                                 1148   CLINEA 0000H 0001H 029AH 0002H 0021H
00:00A4 92-A0 60-F2              1149   	rb	0f260h.1
                                 1150   
                                 1151   ;;	PC2D = 0;		// C.2 Output OFF....
                                 1152   CLINEA 0000H 0001H 029BH 0002H 0021H
00:00A8 A2-A0 60-F2              1153   	rb	0f260h.2
                                 1154   
                                 1155   ;;	PC3D = 0;		// C.3 Output OFF....
                                 1156   CLINEA 0000H 0001H 029CH 0002H 0021H
00:00AC B2-A0 60-F2              1157   	rb	0f260h.3
                                 1158   
                                 1159   ;;	PC4D = 0;		// C.4 Output OFF....
                                 1160   CLINEA 0000H 0001H 029DH 0002H 0021H
00:00B0 C2-A0 60-F2              1161   	rb	0f260h.4
                                 1162   
                                 1163   ;;	PC5D = 0;		// C.5 Output OFF....
                                 1164   CLINEA 0000H 0001H 029EH 0002H 0021H
00:00B4 D2-A0 60-F2              1165   	rb	0f260h.5
                                 1166   
                                 1167   ;;	PC6D = 0;		// C.6 Output OFF....
                                 1168   CLINEA 0000H 0001H 029FH 0002H 0021H
00:00B8 E2-A0 60-F2              1169   	rb	0f260h.6
                                 1170   
                                 1171   ;;	PC7D = 0;		// C.7 Output OFF....
                                 1172   CLINEA 0000H 0001H 02A0H 0002H 0021H
00:00BC F2-A0 60-F2              1173   	rb	0f260h.7
                                 1174   
                                 1175   ;;	main_clrWDT(); 	// Clear WDT
                                 1176   CLINEA 0000H 0001H 02A2H 0002H 001DH
00:00C0 00-F0'00-00'             1177   	b	_main_clrWDT
                                 1178   CBLOCKEND 184 2 676
                                 1179   CLINEA 0000H 0001H 02A4H 0001H 0001H
                                 1180   CBLOCKEND 184 1 676
                                 1181   CFUNCTIONEND 184
                                 1182   
                                 1183   
  --------------------------     1184   	rseg $$PortD_Low$main
                                 1185   CFUNCTION 185
                                 1186   
00:0000                          1187   _PortD_Low	:
                                 1188   CBLOCK 185 1 682
                                 1189   
                                 1190   ;;void PortD_Low(void){
                                 1191   CLINEA 0000H 0001H 02AAH 0001H 0015H
                                 1192   CBLOCK 185 2 682
                                 1193   
                                 1194   ;;	PD0DIR = 0;		// PortD Bit0 set to Output Mode...
                                 1195   CLINEA 0000H 0001H 02B3H 0002H 0031H
00:0000 82-A0 69-F2              1196   	rb	0f269h.0
                                 1197   
                                 1198   ;;	PD1DIR = 0;		// PortD Bit1 set to Output Mode...
                                 1199   CLINEA 0000H 0001H 02B4H 0002H 0031H
00:0004 92-A0 69-F2              1200   	rb	0f269h.1
                                 1201   
                                 1202   ;;	PD2DIR = 0;		// PortD Bit2 set to Output Mode...
                                 1203   CLINEA 0000H 0001H 02B5H 0002H 0031H
00:0008 A2-A0 69-F2              1204   	rb	0f269h.2
                                 1205   
                                 1206   ;;	PD3DIR = 0;		// PortD Bit3 set to Output Mode...
                                 1207   CLINEA 0000H 0001H 02B6H 0002H 0031H
00:000C B2-A0 69-F2              1208   	rb	0f269h.3
                                 1209   
                                 1210   ;;	PD4DIR = 0;		// PortD Bit4 set to Output Mode...
                                 1211   CLINEA 0000H 0001H 02B7H 0002H 0031H
00:0010 C2-A0 69-F2              1212   	rb	0f269h.4
                                 1213   
                                 1214   ;;	PD5DIR = 0;		// PortD Bit5 set to Output Mode...
                                 1215   CLINEA 0000H 0001H 02B8H 0002H 0031H
00:0014 D2-A0 69-F2              1216   	rb	0f269h.5
                                 1217   
                                 1218   ;;	PD0C1= 1;		// PortD Bit0 set to CMOS Output...
                                 1219   CLINEA 0000H 0001H 02BBH 0002H 002FH
00:0018 80-A0 6B-F2              1220   	sb	0f26bh.0
                                 1221   
                                 1222   ;;	PD0C0= 1;		
                                 1223   CLINEA 0000H 0001H 02BCH 0002H 000CH
00:001C 80-A0 6A-F2              1224   	sb	0f26ah.0
                                 1225   
                                 1226   ;;	PD1C1= 1;		// PortD Bit1 set to CMOS Output...
                                 1227   CLINEA 0000H 0001H 02BDH 0002H 002FH
00:0020 90-A0 6B-F2              1228   	sb	0f26bh.1
                                 1229   
                                 1230   ;;	PD1C0= 1;	
                                 1231   CLINEA 0000H 0001H 02BEH 0002H 000BH
00:0024 90-A0 6A-F2              1232   	sb	0f26ah.1
                                 1233   
                                 1234   ;;	PD2C1= 1;		// PortD Bit2 set to CMOS Output...
                                 1235   CLINEA 0000H 0001H 02BFH 0002H 002FH
00:0028 A0-A0 6B-F2              1236   	sb	0f26bh.2
                                 1237   
                                 1238   ;;	PD2C0= 1;	
                                 1239   CLINEA 0000H 0001H 02C0H 0002H 000BH
00:002C A0-A0 6A-F2              1240   	sb	0f26ah.2
                                 1241   
                                 1242   ;;	PD3C1= 1;		// PortD Bit3 set to CMOS Output...
                                 1243   CLINEA 0000H 0001H 02C1H 0002H 002FH
00:0030 B0-A0 6B-F2              1244   	sb	0f26bh.3
                                 1245   
                                 1246   ;;	PD3C0= 1;		
                                 1247   CLINEA 0000H 0001H 02C2H 0002H 000CH
00:0034 B0-A0 6A-F2              1248   	sb	0f26ah.3
                                 1249   
                                 1250   ;;	PD4C1= 1;		// PortD Bit4 set to CMOS Output...
                                 1251   CLINEA 0000H 0001H 02C3H 0002H 002FH
00:0038 C0-A0 6B-F2              1252   	sb	0f26bh.4
                                 1253   
                                 1254   ;;	PD4C0= 1;	
                                 1255   CLINEA 0000H 0001H 02C4H 0002H 000BH
00:003C C0-A0 6A-F2              1256   	sb	0f26ah.4
                                 1257   
                                 1258   ;;	PD5C1= 1;		// PortD Bit5 set to CMOS Output...
                                 1259   CLINEA 0000H 0001H 02C5H 0002H 002FH
00:0040 D0-A0 6B-F2              1260   	sb	0f26bh.5
                                 1261   
                                 1262   ;;	PD5C0= 1;	
                                 1263   CLINEA 0000H 0001H 02C6H 0002H 000BH
00:0044 D0-A0 6A-F2              1264   	sb	0f26ah.5
                                 1265   
                                 1266   ;;	PD0D = 0;		// D.0 Output OFF....
                                 1267   CLINEA 0000H 0001H 02C9H 0002H 0021H
00:0048 82-A0 68-F2              1268   	rb	0f268h.0
                                 1269   
                                 1270   ;;	PD1D = 0;		// D.1 Output OFF....
                                 1271   CLINEA 0000H 0001H 02CAH 0002H 0021H
00:004C 92-A0 68-F2              1272   	rb	0f268h.1
                                 1273   
                                 1274   ;;	PD2D = 0;		// D.2 Output OFF....
                                 1275   CLINEA 0000H 0001H 02CBH 0002H 0021H
00:0050 A2-A0 68-F2              1276   	rb	0f268h.2
                                 1277   
                                 1278   ;;	PD3D = 0;		// D.3 Output OFF....
                                 1279   CLINEA 0000H 0001H 02CCH 0002H 0021H
00:0054 B2-A0 68-F2              1280   	rb	0f268h.3
                                 1281   
                                 1282   ;;	PD4D = 0;		// D.4 Output OFF....
                                 1283   CLINEA 0000H 0001H 02CDH 0002H 0021H
00:0058 C2-A0 68-F2              1284   	rb	0f268h.4
                                 1285   
                                 1286   ;;	PD5D = 0;		// D.5 Output OFF....
                                 1287   CLINEA 0000H 0001H 02CEH 0002H 0021H
00:005C D2-A0 68-F2              1288   	rb	0f268h.5
                                 1289   
                                 1290   ;;	main_clrWDT(); 	// Clear WDT
                                 1291   CLINEA 0000H 0001H 02D0H 0002H 001DH
00:0060 00-F0'00-00'             1292   	b	_main_clrWDT
                                 1293   CBLOCKEND 185 2 721
                                 1294   CLINEA 0000H 0001H 02D1H 0001H 0001H
                                 1295   CBLOCKEND 185 1 721
                                 1296   CFUNCTIONEND 185
                                 1297   
                                 1298   
  --------------------------     1299   	rseg $$NOPms$main
                                 1300   CFUNCTION 192
                                 1301   
00:0000                          1302   _NOPms	:
                                 1303   CBLOCK 192 1 736
                                 1304   
                                 1305   ;;{
                                 1306   CLINEA 0000H 0001H 02E0H 0001H 0001H
00:0000 CE-F8                    1307   	push	lr
00:0002 6E-F4                    1308   	push	xr4
00:0004 5E-FC                    1309   	push	bp
00:0006 5E-F8                    1310   	push	er8
00:0008 05-F8                    1311   	mov	er8,	er0
                                 1312   CBLOCK 192 2 736
                                 1313   CRET 0008H
                                 1314   CARGUMENT 46H 0002H 0028H "ms" 02H 00H 01H
                                 1315   CLOCAL 46H 0002H 002AH 0002H "timerThres" 02H 00H 01H
                                 1316   CLOCAL 46H 0001H 001AH 0002H "TimeFlag" 02H 00H 00H
                                 1317   CLOCAL 46H 0002H 0026H 0002H "TempSec" 02H 00H 01H
                                 1318   CLOCAL 46H 0002H 0024H 0002H "timer" 02H 00H 01H
                                 1319   CLOCAL 4AH 0002H 0000H 0002H "timertest" 02H 00H 01H
                                 1320   
                                 1321   ;;	TempSec = ms;
                                 1322   CLINEA 0000H 0001H 02E7H 0002H 000EH
00:000A 05-F4                    1323   	mov	er4,	er0
                                 1324   
                                 1325   ;;	TimeFlag = 0;
                                 1326   CLINEA 0000H 0001H 02E8H 0002H 000EH
00:000C 00 06                    1327   	mov	r6,	#00h
                                 1328   
                                 1329   ;;	tm_init(TM_CH_NO_AB);
                                 1330   CLINEA 0000H 0001H 02EAH 0002H 0016H
00:000E 01 00                    1331   	mov	r0,	#01h
00:0010 01-F0'00-00'             1332   	bl	_tm_init
                                 1333   
                                 1334   ;;	tm_setABSource(TM_CS_HTBCLK);
                                 1335   CLINEA 0000H 0000H 018DH 0002H 0015H
00:0014 80-A0 EA-F8              1336   	sb	0f8eah.0
                                 1337   
                                 1338   ;;	tm_setABSource(TM_CS_HTBCLK);
                                 1339   CLINEA 0000H 0000H 018EH 0002H 001AH
00:0018 92-A0 EA-F8              1340   	rb	0f8eah.1
                                 1341   
                                 1342   ;;	tm_setABData(0xffff);
                                 1343   CLINEA 0000H 0000H 0157H 0002H 0025H
00:001C FF 00                    1344   	mov	r0,	#0ffh
00:001E 11-90 E8-F8              1345   	st	r0,	0f8e8h
                                 1346   
                                 1347   ;;	tm_setABData(0xffff);
                                 1348   CLINEA 0000H 0000H 0158H 0002H 0023H
00:0022 11-90 EC-F8              1349   	st	r0,	0f8ech
                                 1350   
                                 1351   ;;	if(ms < 128){
                                 1352   CLINEA 0000H 0001H 02EEH 0002H 000EH
00:0026 85-F0                    1353   	mov	er0,	er8
00:0028 80 78                    1354   	cmp	r8,	#080h
00:002A 00 59                    1355   	cmpc	r9,	#00h
00:002C 07 C0                    1356   	bge	_$L56
                                 1357   CBLOCK 192 3 750
                                 1358   
                                 1359   ;;		timerThres = 0x1FF * ms;
                                 1360   CLINEA 0000H 0001H 02EFH 0003H 001AH
00:002E 7B-91                    1361   	sllc	r1,	#07h
00:0030 7A-90                    1362   	sll	r0,	#07h
00:0032 2B-91                    1363   	sllc	r1,	#02h
00:0034 2A-90                    1364   	sll	r0,	#02h
00:0036 88-80                    1365   	sub	r0,	r8
00:0038 99-81                    1366   	subc	r1,	r9
00:003A 05-FC                    1367   	mov	bp,	er0
                                 1368   
                                 1369   ;;		TimeFlag = 0;
                                 1370   CLINEA 0000H 0001H 02F0H 0003H 000FH
                                 1371   CBLOCKEND 192 3 753
                                 1372   
                                 1373   ;;	}
                                 1374   CLINEA 0000H 0000H 02F1H 0002H 0002H
00:003C                          1375   _$L56 :
                                 1376   
                                 1377   ;;	if(ms == 128){
                                 1378   CLINEA 0000H 0001H 02F2H 0002H 000FH
00:003C 80 78                    1379   	cmp	r8,	#080h
00:003E 00 59                    1380   	cmpc	r9,	#00h
00:0040 02 C8                    1381   	bne	_$L58
                                 1382   CBLOCK 192 4 754
                                 1383   
                                 1384   ;;		timerThres = 0xFFFF;
                                 1385   CLINEA 0000H 0001H 02F3H 0003H 0016H
00:0042 7F EC                    1386   	mov	bp,	#-1
                                 1387   
                                 1388   ;;		TimeFlag = 0;
                                 1389   CLINEA 0000H 0001H 02F4H 0003H 000FH
00:0044 00 06                    1390   	mov	r6,	#00h
                                 1391   CBLOCKEND 192 4 757
                                 1392   
                                 1393   ;;	}
                                 1394   CLINEA 0000H 0000H 02F5H 0002H 0002H
00:0046                          1395   _$L58 :
                                 1396   
                                 1397   ;;	if(ms > 128){
                                 1398   CLINEA 0000H 0001H 02F6H 0002H 000EH
00:0046 80 78                    1399   	cmp	r8,	#080h
00:0048 00 59                    1400   	cmpc	r9,	#00h
00:004A 15 C3                    1401   	ble	_$L68
                                 1402   CBLOCK 192 5 758
                                 1403   
                                 1404   ;;		while(TempSec > 128){
                                 1405   CLINEA 0000H 0000H 02F7H 0001H 0001H
00:004C 04 CE                    1406   	bal	_$L78
                                 1407   
                                 1408   ;;		while(TempSec > 128){
                                 1409   CLINEA 0000H 0000H 02F7H 0003H 0017H
00:004E                          1410   _$L64 :
                                 1411   CBLOCK 192 6 759
                                 1412   
                                 1413   ;;			TempSec -= 128;
                                 1414   CLINEA 0000H 0001H 02F8H 0004H 0012H
00:004E 80 10                    1415   	add	r0,	#080h
00:0050 FF 61                    1416   	addc	r1,	#0ffh
00:0052 05-F4                    1417   	mov	er4,	er0
                                 1418   
                                 1419   ;;			TimeFlag++;
                                 1420   CLINEA 0000H 0000H 02F9H 0004H 000EH
00:0054 01 16                    1421   	add	r6,	#01h
                                 1422   CBLOCKEND 192 6 762
                                 1423   
                                 1424   ;;		while(TempSec > 128){
                                 1425   CLINEA 0000H 0000H 02F7H 0001H 0001H
00:0056                          1426   _$L78 :
00:0056 45-F0                    1427   	mov	er0,	er4
00:0058 80 74                    1428   	cmp	r4,	#080h
00:005A 00 55                    1429   	cmpc	r5,	#00h
00:005C F8 C2                    1430   	bgt	_$L64
                                 1431   
                                 1432   ;;		if(TempSec != 0){
                                 1433   CLINEA 0000H 0001H 02FBH 0003H 0013H
00:005E 45-F4                    1434   	mov	er4,	er4
00:0060 08 C9                    1435   	beq	_$L66
                                 1436   CBLOCK 192 7 763
                                 1437   
                                 1438   ;;			timerThres = 0x1FF * TempSec;
                                 1439   CLINEA 0000H 0001H 02FCH 0004H 0020H
00:0062 7B-91                    1440   	sllc	r1,	#07h
00:0064 7A-90                    1441   	sll	r0,	#07h
00:0066 2B-91                    1442   	sllc	r1,	#02h
00:0068 2A-90                    1443   	sll	r0,	#02h
00:006A 48-80                    1444   	sub	r0,	r4
00:006C 59-81                    1445   	subc	r1,	r5
00:006E 05-FC                    1446   	mov	bp,	er0
                                 1447   CBLOCKEND 192 7 765
                                 1448   
                                 1449   ;;		else{
                                 1450   CLINEA 0000H 0001H 02FEH 0003H 0007H
00:0070 02 CE                    1451   	bal	_$L68
00:0072                          1452   _$L66 :
                                 1453   CBLOCK 192 8 766
                                 1454   
                                 1455   ;;			timerThres = 0xFFFF;
                                 1456   CLINEA 0000H 0001H 02FFH 0004H 0017H
00:0072 7F EC                    1457   	mov	bp,	#-1
                                 1458   
                                 1459   ;;			TimeFlag--;
                                 1460   CLINEA 0000H 0000H 0300H 0004H 000EH
00:0074 FF 16                    1461   	add	r6,	#0ffh
                                 1462   CBLOCKEND 192 8 769
                                 1463   
                                 1464   ;;		}
                                 1465   CLINEA 0000H 0000H 0301H 0003H 0003H
00:0076                          1466   _$L68 :
                                 1467   CBLOCKEND 192 5 770
                                 1468   
                                 1469   ;;	main_clrWDT();	
                                 1470   CLINEA 0000H 0001H 0305H 0002H 0010H
00:0076 01-F0'00-00'             1471   	bl	_main_clrWDT
                                 1472   
                                 1473   ;;	tm_startAB();
                                 1474   CLINEA 0000H 0001H 00D1H 0002H 000AH
00:007A 00 00                    1475   	mov	r0,	#00h
00:007C 11-90 E9-F8              1476   	st	r0,	0f8e9h
                                 1477   
                                 1478   ;;	tm_startAB();
                                 1479   CLINEA 0000H 0000H 00D2H 0002H 000BH
00:0080 80-A0 EB-F8              1480   	sb	0f8ebh.0
                                 1481   
                                 1482   ;;	timer = tm_getABCounter();
                                 1483   CLINEA 0000H 0000H 0120H 0002H 001BH
00:0084 10-90 E9-F8              1484   	l	r0,	0f8e9h
00:0088 00 01                    1485   	mov	r1,	#00h
00:008A 05-F2                    1486   	mov	er2,	er0
                                 1487   
                                 1488   ;;	timer = tm_getABCounter();
                                 1489   CLINEA 0000H 0000H 0121H 0002H 0014H
00:008C 10-90 ED-F8              1490   	l	r0,	0f8edh
00:0090 03-83                    1491   	or	r3,	r0
                                 1492   
                                 1493   ;;	timer = tm_getABCounter();
                                 1494   CLINEA 0000H 0000H 0122H 0002H 000CH
00:0092 25-F0                    1495   	mov	er0,	er2
                                 1496   
                                 1497   ;;	while(timer < timerThres){
                                 1498   CLINEA 0000H 0001H 0309H 0002H 001BH
00:0094 08 CE                    1499   	bal	_$L71
00:0096                          1500   _$L73 :
                                 1501   CBLOCK 192 9 777
                                 1502   
                                 1503   ;;		timer = tm_getABCounter();
                                 1504   CLINEA 0000H 0000H 0120H 0002H 001BH
00:0096 10-90 E9-F8              1505   	l	r0,	0f8e9h
00:009A 00 01                    1506   	mov	r1,	#00h
00:009C 05-F2                    1507   	mov	er2,	er0
                                 1508   
                                 1509   ;;		timer = tm_getABCounter();
                                 1510   CLINEA 0000H 0000H 0121H 0002H 0014H
00:009E 10-90 ED-F8              1511   	l	r0,	0f8edh
00:00A2 03-83                    1512   	or	r3,	r0
                                 1513   
                                 1514   ;;		timer = tm_getABCounter();
                                 1515   CLINEA 0000H 0000H 0122H 0002H 000CH
00:00A4 25-F0                    1516   	mov	er0,	er2
                                 1517   
                                 1518   ;;		timer = tm_getABCounter();
                                 1519   CLINEA 0000H 0000H 030AH 0003H 001CH
                                 1520   CBLOCKEND 192 9 780
                                 1521   
                                 1522   ;;	}
                                 1523   CLINEA 0000H 0000H 030CH 0002H 0002H
00:00A6                          1524   _$L71 :
                                 1525   
                                 1526   ;;	while(timer < timerThres){
                                 1527   CLINEA 0000H 0000H 0309H 0000H 0000H
00:00A6 C7-F0                    1528   	cmp	er0,	bp
00:00A8 F6 C1                    1529   	blt	_$L73
                                 1530   
                                 1531   ;;	if(TimeFlag !=0){
                                 1532   CLINEA 0000H 0001H 030DH 0002H 0012H
00:00AA 00 76                    1533   	cmp	r6,	#00h
00:00AC 05 C9                    1534   	beq	_$L76
                                 1535   
                                 1536   ;;		tm_stopAB();
                                 1537   CLINEA 0000H 0001H 0105H 0002H 000BH
00:00AE 82-A0 EB-F8              1538   	rb	0f8ebh.0
                                 1539   
                                 1540   ;;		TimeFlag--;
                                 1541   CLINEA 0000H 0000H 030FH 0003H 000DH
00:00B2 FF 16                    1542   	add	r6,	#0ffh
                                 1543   
                                 1544   ;;		timerThres = 0xFFFF;
                                 1545   CLINEA 0000H 0001H 0310H 0003H 0016H
00:00B4 7F EC                    1546   	mov	bp,	#-1
                                 1547   
                                 1548   ;;		goto TimerRestart;
                                 1549   CLINEA 0000H 0001H 0311H 0003H 0014H
00:00B6 DF CE                    1550   	bal	_$L68
                                 1551   
                                 1552   ;;	}
                                 1553   CLINEA 0000H 0000H 0312H 0002H 0002H
00:00B8                          1554   _$L76 :
                                 1555   CBLOCKEND 192 2 787
                                 1556   
                                 1557   ;;}
                                 1558   CLINEA 0000H 0001H 0313H 0001H 0001H
00:00B8 1E-F8                    1559   	pop	er8
00:00BA 1E-FC                    1560   	pop	bp
00:00BC 2E-F4                    1561   	pop	xr4
00:00BE 8E-F2                    1562   	pop	pc
                                 1563   CBLOCKEND 192 1 787
                                 1564   CFUNCTIONEND 192
                                 1565   
                                 1566   	public _NOPms
                                 1567   	public _main_clrWDT
                                 1568   	public _main_reqNotHalt
                                 1569   	public _main
                                 1570   	public _PortD_Low
                                 1571   	public _UVReturn
                                 1572   	public _PortC_Low
                                 1573   	public _HelloWorld
                                 1574   	public _Test
                                 1575   	public _PortB_Low
                                 1576   	public _PortA_Low
                                 1577   	public _ScaledUVReturn
                                 1578   	__flgUartFin comm data 01h #00h
                                 1579   	_testI2C comm data 02h #00h
                                 1580   	_ret comm data 02h #00h
                                 1581   	__flgI2CFin comm data 01h #00h
                                 1582   	__reqNotHalt comm data 01h #00h
                                 1583   	__flgADCFin comm data 01h #00h
                                 1584   	extrn code near : _irq_init
                                 1585   	extrn code near : _i2c_continue
                                 1586   	extrn code near : _irq_di
                                 1587   	extrn code near : _irq_ei
                                 1588   	extrn code near : _irq_setHdr
                                 1589   	extrn code near : _uart_continue
                                 1590   	extrn code near : _i2c_init
                                 1591   	extrn code near : _tm_init
                                 1592   	extrn code : $$start_up
                                 1593   
  --------------------------     1594   	cseg #00h at 02h
00:0002 00-00'                   1595   	dw	$$start_up
                                 1596   
  --------------------------     1597   	rseg $$NINITTAB
??:0000 48 65 6C 6C 6F 20 57 6F  1598   	DB	"Hello World!  "
??:0008 72 6C 64 21 20 20         >>>   
??:000E 00-00                    1599   	dw	00h
??:0010 00-00                    1600   	dw	00h
??:0012 00-00                    1601   	dw	00h
                                 1602   
  --------------------------     1603   	rseg $$TAB_uartSetParam$main
00:0000                          1604   __uartSetParam :
00:0000 80-25                    1605   	dw	02580h
00:0002 00-00                    1606   	dw	00h
00:0004 00                       1607   	db	00h
00:0005 02                       1608   	db	02h
00:0006 00                       1609   	db	00h
00:0007 00                       1610   	db	00h
00:0008 00                       1611   	db	00h
00:0009 00                       1612   	align
                                 1613   
  --------------------------     1614   	rseg $$NINITVAR
00:0000                          1615   _HelloWorld :
00:0000                          1616   	ds	0eh
00:000E                          1617   _Test :
00:000E                          1618   	ds	02h
00:0010                          1619   _UVReturn :
00:0010                          1620   	ds	02h
00:0012                          1621   _ScaledUVReturn :
00:0012                          1622   	ds	02h
                                 1623   
                                 1624   	end



  Target       : ML610112 (nX-U8/100)
  Memory Model : SMALL
  Data   Model : NEAR
  ROM WINDOW   : (not specified)
  Internal RAM : E000H to EFFFH

  Errors   : 0
  Warnings : 0  (/Wrpeast)
  Lines    : 1624
