{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 18 09:16:17 2018 " "Info: Processing started: Thu Jan 18 09:16:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lihua -c lihua " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off lihua -c lihua" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "lihua EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"lihua\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Workspace/Coding/AT89C51/FPGA/lihua/" 0 { } { { 0 { 0 ""} 0 124 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Workspace/Coding/AT89C51/FPGA/lihua/" 0 { } { { 0 { 0 ""} 0 125 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Workspace/Coding/AT89C51/FPGA/lihua/" 0 { } { { 0 { 0 ""} 0 126 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk1 (placed in PIN 23 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk1 (placed in PIN 23 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { clk1 } } } { "d:/program_files/eda/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program_files/eda/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk1" } } } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 2 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Workspace/Coding/AT89C51/FPGA/lihua/" 0 { } { { 0 { 0 ""} 0 58 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.056 ns register register " "Info: Estimated most critical path is register to register delay of 4.056 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CNT27B:comb_3\|sout\[0\] 1 REG LAB_X32_Y6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X32_Y6; Fanout = 3; REG Node = 'CNT27B:comb_3\|sout\[0\]'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CNT27B:comb_3|sout[0] } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.596 ns) 1.271 ns CNT27B:comb_3\|sout\[1\]~27 2 COMB LAB_X32_Y6 2 " "Info: 2: + IC(0.675 ns) + CELL(0.596 ns) = 1.271 ns; Loc. = LAB_X32_Y6; Fanout = 2; COMB Node = 'CNT27B:comb_3\|sout\[1\]~27'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "1.271 ns" { CNT27B:comb_3|sout[0] CNT27B:comb_3|sout[1]~27 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.357 ns CNT27B:comb_3\|sout\[2\]~29 3 COMB LAB_X32_Y6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.357 ns; Loc. = LAB_X32_Y6; Fanout = 2; COMB Node = 'CNT27B:comb_3\|sout\[2\]~29'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { CNT27B:comb_3|sout[1]~27 CNT27B:comb_3|sout[2]~29 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.443 ns CNT27B:comb_3\|sout\[3\]~31 4 COMB LAB_X32_Y6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.443 ns; Loc. = LAB_X32_Y6; Fanout = 2; COMB Node = 'CNT27B:comb_3\|sout\[3\]~31'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { CNT27B:comb_3|sout[2]~29 CNT27B:comb_3|sout[3]~31 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.529 ns CNT27B:comb_3\|sout\[4\]~33 5 COMB LAB_X32_Y6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.529 ns; Loc. = LAB_X32_Y6; Fanout = 2; COMB Node = 'CNT27B:comb_3\|sout\[4\]~33'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { CNT27B:comb_3|sout[3]~31 CNT27B:comb_3|sout[4]~33 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.615 ns CNT27B:comb_3\|sout\[5\]~35 6 COMB LAB_X32_Y6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.615 ns; Loc. = LAB_X32_Y6; Fanout = 2; COMB Node = 'CNT27B:comb_3\|sout\[5\]~35'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { CNT27B:comb_3|sout[4]~33 CNT27B:comb_3|sout[5]~35 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.701 ns CNT27B:comb_3\|sout\[6\]~37 7 COMB LAB_X32_Y6 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.701 ns; Loc. = LAB_X32_Y6; Fanout = 2; COMB Node = 'CNT27B:comb_3\|sout\[6\]~37'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { CNT27B:comb_3|sout[5]~35 CNT27B:comb_3|sout[6]~37 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.787 ns CNT27B:comb_3\|sout\[7\]~39 8 COMB LAB_X32_Y6 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.787 ns; Loc. = LAB_X32_Y6; Fanout = 2; COMB Node = 'CNT27B:comb_3\|sout\[7\]~39'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { CNT27B:comb_3|sout[6]~37 CNT27B:comb_3|sout[7]~39 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.873 ns CNT27B:comb_3\|sout\[8\]~41 9 COMB LAB_X32_Y6 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 1.873 ns; Loc. = LAB_X32_Y6; Fanout = 2; COMB Node = 'CNT27B:comb_3\|sout\[8\]~41'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { CNT27B:comb_3|sout[7]~39 CNT27B:comb_3|sout[8]~41 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.959 ns CNT27B:comb_3\|sout\[9\]~43 10 COMB LAB_X32_Y6 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 1.959 ns; Loc. = LAB_X32_Y6; Fanout = 2; COMB Node = 'CNT27B:comb_3\|sout\[9\]~43'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { CNT27B:comb_3|sout[8]~41 CNT27B:comb_3|sout[9]~43 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.045 ns CNT27B:comb_3\|sout\[10\]~45 11 COMB LAB_X32_Y6 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.045 ns; Loc. = LAB_X32_Y6; Fanout = 2; COMB Node = 'CNT27B:comb_3\|sout\[10\]~45'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { CNT27B:comb_3|sout[9]~43 CNT27B:comb_3|sout[10]~45 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.131 ns CNT27B:comb_3\|sout\[11\]~47 12 COMB LAB_X32_Y6 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.131 ns; Loc. = LAB_X32_Y6; Fanout = 2; COMB Node = 'CNT27B:comb_3\|sout\[11\]~47'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { CNT27B:comb_3|sout[10]~45 CNT27B:comb_3|sout[11]~47 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.217 ns CNT27B:comb_3\|sout\[12\]~49 13 COMB LAB_X32_Y6 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.217 ns; Loc. = LAB_X32_Y6; Fanout = 2; COMB Node = 'CNT27B:comb_3\|sout\[12\]~49'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { CNT27B:comb_3|sout[11]~47 CNT27B:comb_3|sout[12]~49 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.303 ns CNT27B:comb_3\|sout\[13\]~51 14 COMB LAB_X32_Y6 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.303 ns; Loc. = LAB_X32_Y6; Fanout = 2; COMB Node = 'CNT27B:comb_3\|sout\[13\]~51'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { CNT27B:comb_3|sout[12]~49 CNT27B:comb_3|sout[13]~51 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 2.496 ns CNT27B:comb_3\|sout\[14\]~53 15 COMB LAB_X32_Y5 2 " "Info: 15: + IC(0.107 ns) + CELL(0.086 ns) = 2.496 ns; Loc. = LAB_X32_Y5; Fanout = 2; COMB Node = 'CNT27B:comb_3\|sout\[14\]~53'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.193 ns" { CNT27B:comb_3|sout[13]~51 CNT27B:comb_3|sout[14]~53 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.582 ns CNT27B:comb_3\|sout\[15\]~55 16 COMB LAB_X32_Y5 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 2.582 ns; Loc. = LAB_X32_Y5; Fanout = 2; COMB Node = 'CNT27B:comb_3\|sout\[15\]~55'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { CNT27B:comb_3|sout[14]~53 CNT27B:comb_3|sout[15]~55 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.668 ns CNT27B:comb_3\|sout\[16\]~57 17 COMB LAB_X32_Y5 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 2.668 ns; Loc. = LAB_X32_Y5; Fanout = 2; COMB Node = 'CNT27B:comb_3\|sout\[16\]~57'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { CNT27B:comb_3|sout[15]~55 CNT27B:comb_3|sout[16]~57 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.754 ns CNT27B:comb_3\|sout\[17\]~59 18 COMB LAB_X32_Y5 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 2.754 ns; Loc. = LAB_X32_Y5; Fanout = 2; COMB Node = 'CNT27B:comb_3\|sout\[17\]~59'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { CNT27B:comb_3|sout[16]~57 CNT27B:comb_3|sout[17]~59 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.840 ns CNT27B:comb_3\|sout\[18\]~61 19 COMB LAB_X32_Y5 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 2.840 ns; Loc. = LAB_X32_Y5; Fanout = 2; COMB Node = 'CNT27B:comb_3\|sout\[18\]~61'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { CNT27B:comb_3|sout[17]~59 CNT27B:comb_3|sout[18]~61 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.926 ns CNT27B:comb_3\|sout\[19\]~63 20 COMB LAB_X32_Y5 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 2.926 ns; Loc. = LAB_X32_Y5; Fanout = 2; COMB Node = 'CNT27B:comb_3\|sout\[19\]~63'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { CNT27B:comb_3|sout[18]~61 CNT27B:comb_3|sout[19]~63 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.012 ns CNT27B:comb_3\|sout\[20\]~65 21 COMB LAB_X32_Y5 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 3.012 ns; Loc. = LAB_X32_Y5; Fanout = 2; COMB Node = 'CNT27B:comb_3\|sout\[20\]~65'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { CNT27B:comb_3|sout[19]~63 CNT27B:comb_3|sout[20]~65 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.098 ns CNT27B:comb_3\|sout\[21\]~67 22 COMB LAB_X32_Y5 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 3.098 ns; Loc. = LAB_X32_Y5; Fanout = 2; COMB Node = 'CNT27B:comb_3\|sout\[21\]~67'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { CNT27B:comb_3|sout[20]~65 CNT27B:comb_3|sout[21]~67 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.184 ns CNT27B:comb_3\|sout\[22\]~69 23 COMB LAB_X32_Y5 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 3.184 ns; Loc. = LAB_X32_Y5; Fanout = 2; COMB Node = 'CNT27B:comb_3\|sout\[22\]~69'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { CNT27B:comb_3|sout[21]~67 CNT27B:comb_3|sout[22]~69 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.270 ns CNT27B:comb_3\|sout\[23\]~71 24 COMB LAB_X32_Y5 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 3.270 ns; Loc. = LAB_X32_Y5; Fanout = 2; COMB Node = 'CNT27B:comb_3\|sout\[23\]~71'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { CNT27B:comb_3|sout[22]~69 CNT27B:comb_3|sout[23]~71 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.356 ns CNT27B:comb_3\|sout\[24\]~73 25 COMB LAB_X32_Y5 2 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 3.356 ns; Loc. = LAB_X32_Y5; Fanout = 2; COMB Node = 'CNT27B:comb_3\|sout\[24\]~73'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { CNT27B:comb_3|sout[23]~71 CNT27B:comb_3|sout[24]~73 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.442 ns CNT27B:comb_3\|sout\[25\]~75 26 COMB LAB_X32_Y5 1 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 3.442 ns; Loc. = LAB_X32_Y5; Fanout = 1; COMB Node = 'CNT27B:comb_3\|sout\[25\]~75'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { CNT27B:comb_3|sout[24]~73 CNT27B:comb_3|sout[25]~75 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.948 ns CNT27B:comb_3\|sout\[26\]~76 27 COMB LAB_X32_Y5 1 " "Info: 27: + IC(0.000 ns) + CELL(0.506 ns) = 3.948 ns; Loc. = LAB_X32_Y5; Fanout = 1; COMB Node = 'CNT27B:comb_3\|sout\[26\]~76'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.506 ns" { CNT27B:comb_3|sout[25]~75 CNT27B:comb_3|sout[26]~76 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.056 ns CNT27B:comb_3\|sout\[26\] 28 REG LAB_X32_Y5 8 " "Info: 28: + IC(0.000 ns) + CELL(0.108 ns) = 4.056 ns; Loc. = LAB_X32_Y5; Fanout = 8; REG Node = 'CNT27B:comb_3\|sout\[26\]'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { CNT27B:comb_3|sout[26]~76 CNT27B:comb_3|sout[26] } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.274 ns ( 80.72 % ) " "Info: Total cell delay = 3.274 ns ( 80.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 19.28 % ) " "Info: Total interconnect delay = 0.782 ns ( 19.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "4.056 ns" { CNT27B:comb_3|sout[0] CNT27B:comb_3|sout[1]~27 CNT27B:comb_3|sout[2]~29 CNT27B:comb_3|sout[3]~31 CNT27B:comb_3|sout[4]~33 CNT27B:comb_3|sout[5]~35 CNT27B:comb_3|sout[6]~37 CNT27B:comb_3|sout[7]~39 CNT27B:comb_3|sout[8]~41 CNT27B:comb_3|sout[9]~43 CNT27B:comb_3|sout[10]~45 CNT27B:comb_3|sout[11]~47 CNT27B:comb_3|sout[12]~49 CNT27B:comb_3|sout[13]~51 CNT27B:comb_3|sout[14]~53 CNT27B:comb_3|sout[15]~55 CNT27B:comb_3|sout[16]~57 CNT27B:comb_3|sout[17]~59 CNT27B:comb_3|sout[18]~61 CNT27B:comb_3|sout[19]~63 CNT27B:comb_3|sout[20]~65 CNT27B:comb_3|sout[21]~67 CNT27B:comb_3|sout[22]~69 CNT27B:comb_3|sout[23]~71 CNT27B:comb_3|sout[24]~73 CNT27B:comb_3|sout[25]~75 CNT27B:comb_3|sout[26]~76 CNT27B:comb_3|sout[26] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y10 X34_Y19 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y10 to location X34_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Warning: Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED7\[0\] 0 " "Info: Pin \"LED7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED7\[1\] 0 " "Info: Pin \"LED7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED7\[2\] 0 " "Info: Pin \"LED7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED7\[3\] 0 " "Info: Pin \"LED7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED7\[4\] 0 " "Info: Pin \"LED7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED7\[5\] 0 " "Info: Pin \"LED7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED7\[6\] 0 " "Info: Pin \"LED7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED7\[7\] 0 " "Info: Pin \"LED7\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig1\[0\] 0 " "Info: Pin \"dig1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig1\[1\] 0 " "Info: Pin \"dig1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig1\[2\] 0 " "Info: Pin \"dig1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig1\[3\] 0 " "Info: Pin \"dig1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig1\[4\] 0 " "Info: Pin \"dig1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig1\[5\] 0 " "Info: Pin \"dig1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig1\[6\] 0 " "Info: Pin \"dig1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig1\[7\] 0 " "Info: Pin \"dig1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.fit.smsg " "Info: Generated suppressed messages file F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "304 " "Info: Peak virtual memory: 304 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 18 09:16:21 2018 " "Info: Processing ended: Thu Jan 18 09:16:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
