|Project
SW[0] => difficulty[0].IN1
SW[1] => difficulty[1].IN1
SW[2] => difficulty[2].IN1
SW[3] => difficulty[3].IN1
SW[4] => difficulty[4].IN1
SW[5] => difficulty[5].IN1
SW[6] => difficulty[6].IN1
SW[7] => difficulty[7].IN1
SW[8] => difficulty[8].IN1
SW[9] => difficulty[9].IN1
KEY[0] => KEY[0].IN1
KEY[1] => confirmBlock.IN1
KEY[2] => leftDown.IN2
KEY[3] => rightUp.IN2
CLOCK_50 => clk50m.IN8
VGA_CLK <= vga_adapter:VGA.VGA_CLK
VGA_HS <= vga_adapter:VGA.VGA_HS
VGA_VS <= vga_adapter:VGA.VGA_VS
VGA_BLANK_N <= vga_adapter:VGA.VGA_BLANK
VGA_SYNC_N <= vga_adapter:VGA.VGA_SYNC
VGA_R[0] <= vga_adapter:VGA.VGA_R
VGA_R[1] <= vga_adapter:VGA.VGA_R
VGA_R[2] <= vga_adapter:VGA.VGA_R
VGA_R[3] <= vga_adapter:VGA.VGA_R
VGA_R[4] <= vga_adapter:VGA.VGA_R
VGA_R[5] <= vga_adapter:VGA.VGA_R
VGA_R[6] <= vga_adapter:VGA.VGA_R
VGA_R[7] <= vga_adapter:VGA.VGA_R
VGA_G[0] <= vga_adapter:VGA.VGA_G
VGA_G[1] <= vga_adapter:VGA.VGA_G
VGA_G[2] <= vga_adapter:VGA.VGA_G
VGA_G[3] <= vga_adapter:VGA.VGA_G
VGA_G[4] <= vga_adapter:VGA.VGA_G
VGA_G[5] <= vga_adapter:VGA.VGA_G
VGA_G[6] <= vga_adapter:VGA.VGA_G
VGA_G[7] <= vga_adapter:VGA.VGA_G
VGA_B[0] <= vga_adapter:VGA.VGA_B
VGA_B[1] <= vga_adapter:VGA.VGA_B
VGA_B[2] <= vga_adapter:VGA.VGA_B
VGA_B[3] <= vga_adapter:VGA.VGA_B
VGA_B[4] <= vga_adapter:VGA.VGA_B
VGA_B[5] <= vga_adapter:VGA.VGA_B
VGA_B[6] <= vga_adapter:VGA.VGA_B
VGA_B[7] <= vga_adapter:VGA.VGA_B
HEX0[0] <= hex_decoder:h0.port1
HEX0[1] <= hex_decoder:h0.port1
HEX0[2] <= hex_decoder:h0.port1
HEX0[3] <= hex_decoder:h0.port1
HEX0[4] <= hex_decoder:h0.port1
HEX0[5] <= hex_decoder:h0.port1
HEX0[6] <= hex_decoder:h0.port1
HEX1[0] <= hex_decoder:h1.port1
HEX1[1] <= hex_decoder:h1.port1
HEX1[2] <= hex_decoder:h1.port1
HEX1[3] <= hex_decoder:h1.port1
HEX1[4] <= hex_decoder:h1.port1
HEX1[5] <= hex_decoder:h1.port1
HEX1[6] <= hex_decoder:h1.port1
HEX2[0] <= hex_decoder:h2.port1
HEX2[1] <= hex_decoder:h2.port1
HEX2[2] <= hex_decoder:h2.port1
HEX2[3] <= hex_decoder:h2.port1
HEX2[4] <= hex_decoder:h2.port1
HEX2[5] <= hex_decoder:h2.port1
HEX2[6] <= hex_decoder:h2.port1
PS2_CLK <> PS2_Controller:PS2.PS2_CLK
PS2_DAT <> PS2_Controller:PS2.PS2_DAT


|Project|hex_decoder:h0
hex_digit[0] => Decoder0.IN3
hex_digit[1] => Decoder0.IN2
hex_digit[2] => Decoder0.IN1
hex_digit[3] => Decoder0.IN0
segments[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Project|hex_decoder:h1
hex_digit[0] => Decoder0.IN3
hex_digit[1] => Decoder0.IN2
hex_digit[2] => Decoder0.IN1
hex_digit[3] => Decoder0.IN0
segments[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Project|hex_decoder:h2
hex_digit[0] => Decoder0.IN3
hex_digit[1] => Decoder0.IN2
hex_digit[2] => Decoder0.IN1
hex_digit[3] => Decoder0.IN0
segments[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Project|vga_adapter:VGA
resetn => resetn.IN1
clock => clock.IN2
colour[0] => colour[0].IN1
colour[1] => colour[1].IN1
colour[2] => colour[2].IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
plot => writeEn.IN1
VGA_R[0] <= vga_controller:controller.VGA_R
VGA_R[1] <= vga_controller:controller.VGA_R
VGA_R[2] <= vga_controller:controller.VGA_R
VGA_R[3] <= vga_controller:controller.VGA_R
VGA_R[4] <= vga_controller:controller.VGA_R
VGA_R[5] <= vga_controller:controller.VGA_R
VGA_R[6] <= vga_controller:controller.VGA_R
VGA_R[7] <= vga_controller:controller.VGA_R
VGA_G[0] <= vga_controller:controller.VGA_G
VGA_G[1] <= vga_controller:controller.VGA_G
VGA_G[2] <= vga_controller:controller.VGA_G
VGA_G[3] <= vga_controller:controller.VGA_G
VGA_G[4] <= vga_controller:controller.VGA_G
VGA_G[5] <= vga_controller:controller.VGA_G
VGA_G[6] <= vga_controller:controller.VGA_G
VGA_G[7] <= vga_controller:controller.VGA_G
VGA_B[0] <= vga_controller:controller.VGA_B
VGA_B[1] <= vga_controller:controller.VGA_B
VGA_B[2] <= vga_controller:controller.VGA_B
VGA_B[3] <= vga_controller:controller.VGA_B
VGA_B[4] <= vga_controller:controller.VGA_B
VGA_B[5] <= vga_controller:controller.VGA_B
VGA_B[6] <= vga_controller:controller.VGA_B
VGA_B[7] <= vga_controller:controller.VGA_B
VGA_HS <= vga_controller:controller.VGA_HS
VGA_VS <= vga_controller:controller.VGA_VS
VGA_BLANK <= vga_controller:controller.VGA_BLANK
VGA_SYNC <= vga_controller:controller.VGA_SYNC
VGA_CLK <= vga_controller:controller.VGA_CLK


|Project|vga_adapter:VGA|vga_address_translator:user_input_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Project|vga_adapter:VGA|altsyncram:VideoMemory
wren_a => altsyncram_usm1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_usm1:auto_generated.data_a[0]
data_a[1] => altsyncram_usm1:auto_generated.data_a[1]
data_a[2] => altsyncram_usm1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
address_a[0] => altsyncram_usm1:auto_generated.address_a[0]
address_a[1] => altsyncram_usm1:auto_generated.address_a[1]
address_a[2] => altsyncram_usm1:auto_generated.address_a[2]
address_a[3] => altsyncram_usm1:auto_generated.address_a[3]
address_a[4] => altsyncram_usm1:auto_generated.address_a[4]
address_a[5] => altsyncram_usm1:auto_generated.address_a[5]
address_a[6] => altsyncram_usm1:auto_generated.address_a[6]
address_a[7] => altsyncram_usm1:auto_generated.address_a[7]
address_a[8] => altsyncram_usm1:auto_generated.address_a[8]
address_a[9] => altsyncram_usm1:auto_generated.address_a[9]
address_a[10] => altsyncram_usm1:auto_generated.address_a[10]
address_a[11] => altsyncram_usm1:auto_generated.address_a[11]
address_a[12] => altsyncram_usm1:auto_generated.address_a[12]
address_a[13] => altsyncram_usm1:auto_generated.address_a[13]
address_a[14] => altsyncram_usm1:auto_generated.address_a[14]
address_b[0] => altsyncram_usm1:auto_generated.address_b[0]
address_b[1] => altsyncram_usm1:auto_generated.address_b[1]
address_b[2] => altsyncram_usm1:auto_generated.address_b[2]
address_b[3] => altsyncram_usm1:auto_generated.address_b[3]
address_b[4] => altsyncram_usm1:auto_generated.address_b[4]
address_b[5] => altsyncram_usm1:auto_generated.address_b[5]
address_b[6] => altsyncram_usm1:auto_generated.address_b[6]
address_b[7] => altsyncram_usm1:auto_generated.address_b[7]
address_b[8] => altsyncram_usm1:auto_generated.address_b[8]
address_b[9] => altsyncram_usm1:auto_generated.address_b[9]
address_b[10] => altsyncram_usm1:auto_generated.address_b[10]
address_b[11] => altsyncram_usm1:auto_generated.address_b[11]
address_b[12] => altsyncram_usm1:auto_generated.address_b[12]
address_b[13] => altsyncram_usm1:auto_generated.address_b[13]
address_b[14] => altsyncram_usm1:auto_generated.address_b[14]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_usm1:auto_generated.clock0
clock1 => altsyncram_usm1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_b[0] <= altsyncram_usm1:auto_generated.q_b[0]
q_b[1] <= altsyncram_usm1:auto_generated.q_b[1]
q_b[2] <= altsyncram_usm1:auto_generated.q_b[2]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_usm1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[13] => decode_7la:decode2.data[0]
address_a[13] => decode_7la:wren_decode_a.data[0]
address_a[14] => decode_7la:decode2.data[1]
address_a[14] => decode_7la:wren_decode_a.data[1]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_01a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_01a:rden_decode_b.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
q_b[0] <= mux_ifb:mux3.result[0]
q_b[1] <= mux_ifb:mux3.result[1]
q_b[2] <= mux_ifb:mux3.result[2]
wren_a => decode_7la:decode2.enable
wren_a => decode_7la:wren_decode_a.enable


|Project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_usm1:auto_generated|decode_7la:decode2
data[0] => w_anode105w[1].IN0
data[0] => w_anode118w[1].IN1
data[0] => w_anode126w[1].IN0
data[0] => w_anode134w[1].IN1
data[1] => w_anode105w[2].IN0
data[1] => w_anode118w[2].IN0
data[1] => w_anode126w[2].IN1
data[1] => w_anode134w[2].IN1
enable => w_anode105w[1].IN0
enable => w_anode118w[1].IN0
enable => w_anode126w[1].IN0
enable => w_anode134w[1].IN0
eq[0] <= w_anode105w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode118w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode126w[2].DB_MAX_OUTPUT_PORT_TYPE


|Project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_usm1:auto_generated|decode_01a:rden_decode_b
data[0] => w_anode143w[1].IN0
data[0] => w_anode157w[1].IN1
data[0] => w_anode166w[1].IN0
data[0] => w_anode175w[1].IN1
data[1] => w_anode143w[2].IN0
data[1] => w_anode157w[2].IN0
data[1] => w_anode166w[2].IN1
data[1] => w_anode175w[2].IN1
eq[0] <= w_anode143w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode157w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode166w[2].DB_MAX_OUTPUT_PORT_TYPE


|Project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_usm1:auto_generated|decode_7la:wren_decode_a
data[0] => w_anode105w[1].IN0
data[0] => w_anode118w[1].IN1
data[0] => w_anode126w[1].IN0
data[0] => w_anode134w[1].IN1
data[1] => w_anode105w[2].IN0
data[1] => w_anode118w[2].IN0
data[1] => w_anode126w[2].IN1
data[1] => w_anode134w[2].IN1
enable => w_anode105w[1].IN0
enable => w_anode118w[1].IN0
enable => w_anode126w[1].IN0
enable => w_anode134w[1].IN0
eq[0] <= w_anode105w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode118w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode126w[2].DB_MAX_OUTPUT_PORT_TYPE


|Project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_usm1:auto_generated|mux_ifb:mux3
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data1_wire[0].IN0
data[4] => data1_wire[1].IN0
data[5] => data1_wire[2].IN0
data[6] => data2_wire[0].IN0
data[7] => data2_wire[1].IN0
data[8] => data2_wire[2].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[2].IN0
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|Project|vga_adapter:VGA|vga_pll:mypll
clock_in => clock_input_bus[0].IN1
clock_out <= altpll:altpll_component.clk


|Project|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
inclk[0] => altpll_80u:auto_generated.inclk[0]
inclk[1] => altpll_80u:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Project|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|Project|vga_adapter:VGA|vga_controller:controller
vga_clock => VGA_BLANK~reg0.CLK
vga_clock => VGA_VS~reg0.CLK
vga_clock => VGA_HS~reg0.CLK
vga_clock => VGA_BLANK1.CLK
vga_clock => VGA_VS1.CLK
vga_clock => VGA_HS1.CLK
vga_clock => yCounter[0].CLK
vga_clock => yCounter[1].CLK
vga_clock => yCounter[2].CLK
vga_clock => yCounter[3].CLK
vga_clock => yCounter[4].CLK
vga_clock => yCounter[5].CLK
vga_clock => yCounter[6].CLK
vga_clock => yCounter[7].CLK
vga_clock => yCounter[8].CLK
vga_clock => yCounter[9].CLK
vga_clock => xCounter[0].CLK
vga_clock => xCounter[1].CLK
vga_clock => xCounter[2].CLK
vga_clock => xCounter[3].CLK
vga_clock => xCounter[4].CLK
vga_clock => xCounter[5].CLK
vga_clock => xCounter[6].CLK
vga_clock => xCounter[7].CLK
vga_clock => xCounter[8].CLK
vga_clock => xCounter[9].CLK
vga_clock => VGA_CLK.DATAIN
resetn => xCounter[0].ACLR
resetn => xCounter[1].ACLR
resetn => xCounter[2].ACLR
resetn => xCounter[3].ACLR
resetn => xCounter[4].ACLR
resetn => xCounter[5].ACLR
resetn => xCounter[6].ACLR
resetn => xCounter[7].ACLR
resetn => xCounter[8].ACLR
resetn => xCounter[9].ACLR
resetn => yCounter[0].ACLR
resetn => yCounter[1].ACLR
resetn => yCounter[2].ACLR
resetn => yCounter[3].ACLR
resetn => yCounter[4].ACLR
resetn => yCounter[5].ACLR
resetn => yCounter[6].ACLR
resetn => yCounter[7].ACLR
resetn => yCounter[8].ACLR
resetn => yCounter[9].ACLR
pixel_colour[0] => VGA_B[0].DATAIN
pixel_colour[0] => VGA_B[9].DATAIN
pixel_colour[0] => VGA_B[8].DATAIN
pixel_colour[0] => VGA_B[7].DATAIN
pixel_colour[0] => VGA_B[6].DATAIN
pixel_colour[0] => VGA_B[5].DATAIN
pixel_colour[0] => VGA_B[4].DATAIN
pixel_colour[0] => VGA_B[3].DATAIN
pixel_colour[0] => VGA_B[2].DATAIN
pixel_colour[0] => VGA_B[1].DATAIN
pixel_colour[1] => VGA_G[0].DATAIN
pixel_colour[1] => VGA_G[9].DATAIN
pixel_colour[1] => VGA_G[8].DATAIN
pixel_colour[1] => VGA_G[7].DATAIN
pixel_colour[1] => VGA_G[6].DATAIN
pixel_colour[1] => VGA_G[5].DATAIN
pixel_colour[1] => VGA_G[4].DATAIN
pixel_colour[1] => VGA_G[3].DATAIN
pixel_colour[1] => VGA_G[2].DATAIN
pixel_colour[1] => VGA_G[1].DATAIN
pixel_colour[2] => VGA_R[0].DATAIN
pixel_colour[2] => VGA_R[9].DATAIN
pixel_colour[2] => VGA_R[8].DATAIN
pixel_colour[2] => VGA_R[7].DATAIN
pixel_colour[2] => VGA_R[6].DATAIN
pixel_colour[2] => VGA_R[5].DATAIN
pixel_colour[2] => VGA_R[4].DATAIN
pixel_colour[2] => VGA_R[3].DATAIN
pixel_colour[2] => VGA_R[2].DATAIN
pixel_colour[2] => VGA_R[1].DATAIN
memory_address[0] <= vga_address_translator:controller_translator.mem_address
memory_address[1] <= vga_address_translator:controller_translator.mem_address
memory_address[2] <= vga_address_translator:controller_translator.mem_address
memory_address[3] <= vga_address_translator:controller_translator.mem_address
memory_address[4] <= vga_address_translator:controller_translator.mem_address
memory_address[5] <= vga_address_translator:controller_translator.mem_address
memory_address[6] <= vga_address_translator:controller_translator.mem_address
memory_address[7] <= vga_address_translator:controller_translator.mem_address
memory_address[8] <= vga_address_translator:controller_translator.mem_address
memory_address[9] <= vga_address_translator:controller_translator.mem_address
memory_address[10] <= vga_address_translator:controller_translator.mem_address
memory_address[11] <= vga_address_translator:controller_translator.mem_address
memory_address[12] <= vga_address_translator:controller_translator.mem_address
memory_address[13] <= vga_address_translator:controller_translator.mem_address
memory_address[14] <= vga_address_translator:controller_translator.mem_address
VGA_R[0] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[9] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[9] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[9] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= <VCC>
VGA_CLK <= vga_clock.DB_MAX_OUTPUT_PORT_TYPE


|Project|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Project|moveBlockFSM:M1
blockSelection[0] => blockSelection[0].IN1
blockSelection[1] => blockSelection[1].IN1
blockSelection[2] => blockSelection[2].IN1
blockSelection[3] => blockSelection[3].IN1
blockSelection[4] => blockSelection[4].IN1
clk50m => clk50m.IN2
reset => reset.IN2
confirmBlock => confirmBlock.IN1
leftDown => leftDown.IN1
rightUp => rightUp.IN1
doneWrite <= moveBlockFSM_control:MC1.doneWrite
x_read[0] => x_read[0].IN1
x_read[1] => x_read[1].IN1
x_read[2] => x_read[2].IN1
x_read[3] => x_read[3].IN1
x_read[4] => x_read[4].IN1
x_read[5] => x_read[5].IN1
x_read[6] => x_read[6].IN1
x_read[7] => x_read[7].IN1
y_read[0] => y_read[0].IN1
y_read[1] => y_read[1].IN1
y_read[2] => y_read[2].IN1
y_read[3] => y_read[3].IN1
y_read[4] => y_read[4].IN1
y_read[5] => y_read[5].IN1
y_read[6] => y_read[6].IN1
colour_read[0] => colour_read[0].IN1
colour_read[1] => colour_read[1].IN1
colour_read[2] => colour_read[2].IN1
orientation_read => orientation_read.IN1
addressState[0] <= moveBlockFSM_datapath:MD1.addressState
addressState[1] <= moveBlockFSM_datapath:MD1.addressState
addressState[2] <= moveBlockFSM_datapath:MD1.addressState
addressState[3] <= moveBlockFSM_datapath:MD1.addressState
addressState[4] <= moveBlockFSM_datapath:MD1.addressState
wren <= moveBlockFSM_control:MC1.wren
address[0] <= moveBlockFSM_datapath:MD1.address
address[1] <= moveBlockFSM_datapath:MD1.address
address[2] <= moveBlockFSM_datapath:MD1.address
address[3] <= moveBlockFSM_datapath:MD1.address
address[4] <= moveBlockFSM_datapath:MD1.address
win <= moveBlockFSM_datapath:MD1.declareWin
rowData_read[0] => rowData_read[0].IN1
rowData_read[1] => rowData_read[1].IN1
rowData_read[2] => rowData_read[2].IN1
rowData_read[3] => rowData_read[3].IN1
rowData_read[4] => rowData_read[4].IN1
rowData_read[5] => rowData_read[5].IN1
boardStateWren <= moveBlockFSM_control:MC1.boardStateWren
difficulty[0] => difficulty[0].IN1
difficulty[1] => difficulty[1].IN1
difficulty[2] => difficulty[2].IN1
difficulty[3] => difficulty[3].IN1
difficulty[4] => difficulty[4].IN1
difficulty[5] => difficulty[5].IN1
difficulty[6] => difficulty[6].IN1
difficulty[7] => difficulty[7].IN1
difficulty[8] => difficulty[8].IN1
difficulty[9] => difficulty[9].IN1
x_write[0] <= moveBlockFSM_datapath:MD1.x_write
x_write[1] <= moveBlockFSM_datapath:MD1.x_write
x_write[2] <= moveBlockFSM_datapath:MD1.x_write
x_write[3] <= moveBlockFSM_datapath:MD1.x_write
x_write[4] <= moveBlockFSM_datapath:MD1.x_write
x_write[5] <= moveBlockFSM_datapath:MD1.x_write
x_write[6] <= moveBlockFSM_datapath:MD1.x_write
x_write[7] <= moveBlockFSM_datapath:MD1.x_write
y_write[0] <= moveBlockFSM_datapath:MD1.y_write
y_write[1] <= moveBlockFSM_datapath:MD1.y_write
y_write[2] <= moveBlockFSM_datapath:MD1.y_write
y_write[3] <= moveBlockFSM_datapath:MD1.y_write
y_write[4] <= moveBlockFSM_datapath:MD1.y_write
y_write[5] <= moveBlockFSM_datapath:MD1.y_write
y_write[6] <= moveBlockFSM_datapath:MD1.y_write
colour_write[0] <= moveBlockFSM_datapath:MD1.colour_write
colour_write[1] <= moveBlockFSM_datapath:MD1.colour_write
colour_write[2] <= moveBlockFSM_datapath:MD1.colour_write
orientation_write <= moveBlockFSM_datapath:MD1.orientation_write


|Project|moveBlockFSM:M1|moveBlockFSM_control:MC1
clk50m => count[0].CLK
clk50m => count[1].CLK
clk50m => count[2].CLK
clk50m => count[3].CLK
clk50m => count[4].CLK
clk50m => count[5].CLK
clk50m => count[6].CLK
clk50m => count[7].CLK
clk50m => count[8].CLK
clk50m => count[9].CLK
clk50m => count[10].CLK
clk50m => current_state~1.DATAIN
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
confirmBlock => next_state.OUTPUTSELECT
confirmBlock => next_state.OUTPUTSELECT
confirmBlock => next_state.OUTPUTSELECT
confirmBlock => Selector1.IN1
confirmBlock => Selector0.IN4
confirmBlock => Selector2.IN2
confirmBlock => Selector0.IN2
leftDown => next_state.OUTPUTSELECT
leftDown => next_state.OUTPUTSELECT
leftDown => next_state.DATAA
leftDown => Selector4.IN3
leftDown => Selector6.IN1
rightUp => next_state.DATAA
rightUp => Selector5.IN3
rightUp => Selector6.IN2
rightUp => next_state.DATAA
checkWin <= checkWin.DB_MAX_OUTPUT_PORT_TYPE
checkWin2 <= checkWin2.DB_MAX_OUTPUT_PORT_TYPE
boardStateWren <= <GND>
ld_initial <= ld_initial.DB_MAX_OUTPUT_PORT_TYPE
wren <= wren.DB_MAX_OUTPUT_PORT_TYPE
ld_address <= ld_address.DB_MAX_OUTPUT_PORT_TYPE
ld_info <= ld_info.DB_MAX_OUTPUT_PORT_TYPE
ld_memory <= ld_memory.DB_MAX_OUTPUT_PORT_TYPE
alu_RU <= alu_RU.DB_MAX_OUTPUT_PORT_TYPE
alu_LD <= alu_LD.DB_MAX_OUTPUT_PORT_TYPE
doneWrite <= doneWrite.DB_MAX_OUTPUT_PORT_TYPE


|Project|moveBlockFSM:M1|moveBlockFSM_datapath:MD1
clk50m => addressState[0]~reg0.CLK
clk50m => addressState[1]~reg0.CLK
clk50m => addressState[2]~reg0.CLK
clk50m => addressState[3]~reg0.CLK
clk50m => addressState[4]~reg0.CLK
clk50m => colour_write[0]~reg0.CLK
clk50m => colour_write[1]~reg0.CLK
clk50m => colour_write[2]~reg0.CLK
clk50m => orientation_write~reg0.CLK
clk50m => y_write[0]~reg0.CLK
clk50m => y_write[1]~reg0.CLK
clk50m => y_write[2]~reg0.CLK
clk50m => y_write[3]~reg0.CLK
clk50m => y_write[4]~reg0.CLK
clk50m => y_write[5]~reg0.CLK
clk50m => y_write[6]~reg0.CLK
clk50m => x_write[0]~reg0.CLK
clk50m => x_write[1]~reg0.CLK
clk50m => x_write[2]~reg0.CLK
clk50m => x_write[3]~reg0.CLK
clk50m => x_write[4]~reg0.CLK
clk50m => x_write[5]~reg0.CLK
clk50m => x_write[6]~reg0.CLK
clk50m => x_write[7]~reg0.CLK
clk50m => address[0]~reg0.CLK
clk50m => address[1]~reg0.CLK
clk50m => address[2]~reg0.CLK
clk50m => address[3]~reg0.CLK
clk50m => address[4]~reg0.CLK
clk50m => xCheck[0].CLK
clk50m => xCheck[1].CLK
clk50m => xCheck[2].CLK
clk50m => legal.CLK
clk50m => declareWin~reg0.CLK
clk50m => counter[0].CLK
clk50m => counter[1].CLK
clk50m => counter[2].CLK
clk50m => counter[3].CLK
clk50m => colourreg[0].CLK
clk50m => colourreg[1].CLK
clk50m => colourreg[2].CLK
clk50m => orientationreg.CLK
clk50m => yreg[0].CLK
clk50m => yreg[1].CLK
clk50m => yreg[2].CLK
clk50m => yreg[3].CLK
clk50m => yreg[4].CLK
clk50m => yreg[5].CLK
clk50m => yreg[6].CLK
clk50m => xreg[0].CLK
clk50m => xreg[1].CLK
clk50m => xreg[2].CLK
clk50m => xreg[3].CLK
clk50m => xreg[4].CLK
clk50m => xreg[5].CLK
clk50m => xreg[6].CLK
clk50m => xreg[7].CLK
clk50m => addressreg[0].CLK
clk50m => addressreg[1].CLK
clk50m => addressreg[2].CLK
clk50m => addressreg[3].CLK
clk50m => addressreg[4].CLK
reset => addressreg.OUTPUTSELECT
reset => addressreg.OUTPUTSELECT
reset => addressreg.OUTPUTSELECT
reset => addressreg.OUTPUTSELECT
reset => addressreg.OUTPUTSELECT
reset => xreg.OUTPUTSELECT
reset => xreg.OUTPUTSELECT
reset => xreg.OUTPUTSELECT
reset => xreg.OUTPUTSELECT
reset => xreg.OUTPUTSELECT
reset => xreg.OUTPUTSELECT
reset => xreg.OUTPUTSELECT
reset => xreg.OUTPUTSELECT
reset => yreg.OUTPUTSELECT
reset => yreg.OUTPUTSELECT
reset => yreg.OUTPUTSELECT
reset => yreg.OUTPUTSELECT
reset => yreg.OUTPUTSELECT
reset => yreg.OUTPUTSELECT
reset => yreg.OUTPUTSELECT
reset => orientationreg.OUTPUTSELECT
reset => colourreg.OUTPUTSELECT
reset => colourreg.OUTPUTSELECT
reset => colourreg.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => declareWin.OUTPUTSELECT
reset => legal.OUTPUTSELECT
reset => xCheck.OUTPUTSELECT
reset => xCheck.OUTPUTSELECT
reset => xCheck.OUTPUTSELECT
reset => alu_x[6].IN0
switches[0] => addressreg.DATAB
switches[0] => address.DATAB
switches[0] => address.DATAB
switches[1] => addressreg.DATAB
switches[1] => address.DATAB
switches[1] => address.DATAB
switches[2] => addressreg.DATAB
switches[2] => address.DATAB
switches[2] => address.DATAB
switches[3] => addressreg.DATAB
switches[3] => address.DATAB
switches[3] => address.DATAB
switches[4] => addressreg.DATAB
switches[4] => address.DATAB
switches[4] => address.DATAB
x_read[0] => LessThan0.IN16
x_read[0] => xreg.DATAB
x_read[1] => LessThan0.IN15
x_read[1] => xreg.DATAB
x_read[2] => LessThan0.IN14
x_read[2] => xreg.DATAB
x_read[3] => LessThan0.IN13
x_read[3] => xreg.DATAB
x_read[4] => LessThan0.IN12
x_read[4] => xreg.DATAB
x_read[5] => LessThan0.IN11
x_read[5] => xreg.DATAB
x_read[6] => LessThan0.IN10
x_read[6] => xreg.DATAB
x_read[7] => LessThan0.IN9
x_read[7] => xreg.DATAB
y_read[0] => yreg.DATAB
y_read[1] => yreg.DATAB
y_read[2] => yreg.DATAB
y_read[3] => yreg.DATAB
y_read[4] => yreg.DATAB
y_read[5] => yreg.DATAB
y_read[6] => yreg.DATAB
colour_read[0] => colourreg.DATAB
colour_read[1] => colourreg.DATAB
colour_read[2] => colourreg.DATAB
orientation_read => orientationreg.DATAB
difficulty[0] => Equal0.IN0
difficulty[0] => Equal1.IN9
difficulty[0] => Equal2.IN1
difficulty[1] => Equal0.IN9
difficulty[1] => Equal1.IN0
difficulty[1] => Equal2.IN0
difficulty[2] => Equal0.IN8
difficulty[2] => Equal1.IN8
difficulty[2] => Equal2.IN9
difficulty[3] => Equal0.IN7
difficulty[3] => Equal1.IN7
difficulty[3] => Equal2.IN8
difficulty[4] => Equal0.IN6
difficulty[4] => Equal1.IN6
difficulty[4] => Equal2.IN7
difficulty[5] => Equal0.IN5
difficulty[5] => Equal1.IN5
difficulty[5] => Equal2.IN6
difficulty[6] => Equal0.IN4
difficulty[6] => Equal1.IN4
difficulty[6] => Equal2.IN5
difficulty[7] => Equal0.IN3
difficulty[7] => Equal1.IN3
difficulty[7] => Equal2.IN4
difficulty[8] => Equal0.IN2
difficulty[8] => Equal1.IN2
difficulty[8] => Equal2.IN3
difficulty[9] => Equal0.IN1
difficulty[9] => Equal1.IN1
difficulty[9] => Equal2.IN2
address[0] <= address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addressState[0] <= addressState[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addressState[1] <= addressState[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addressState[2] <= addressState[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addressState[3] <= addressState[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addressState[4] <= addressState[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
declareWin <= declareWin~reg0.DB_MAX_OUTPUT_PORT_TYPE
checkWin => address.OUTPUTSELECT
checkWin => address.OUTPUTSELECT
checkWin => address.OUTPUTSELECT
checkWin => address.OUTPUTSELECT
checkWin => address.OUTPUTSELECT
checkWin2 => declareWin.OUTPUTSELECT
x_write[0] <= x_write[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_write[1] <= x_write[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_write[2] <= x_write[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_write[3] <= x_write[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_write[4] <= x_write[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_write[5] <= x_write[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_write[6] <= x_write[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_write[7] <= x_write[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_write[0] <= y_write[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_write[1] <= y_write[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_write[2] <= y_write[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_write[3] <= y_write[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_write[4] <= y_write[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_write[5] <= y_write[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_write[6] <= y_write[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_write[0] <= colour_write[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_write[1] <= colour_write[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_write[2] <= colour_write[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orientation_write <= orientation_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
rowData_read[0] => Mux0.IN7
rowData_read[1] => Mux0.IN6
rowData_read[2] => Mux0.IN5
rowData_read[3] => Mux0.IN4
rowData_read[4] => Mux0.IN3
rowData_read[5] => Mux0.IN2
ld_initial => always0.IN1
ld_initial => always0.IN1
ld_initial => always0.IN1
ld_initial => address.OUTPUTSELECT
ld_initial => address.OUTPUTSELECT
ld_initial => address.OUTPUTSELECT
ld_initial => address.OUTPUTSELECT
ld_initial => address.OUTPUTSELECT
ld_initial => x_write.OUTPUTSELECT
ld_initial => x_write.OUTPUTSELECT
ld_initial => x_write.OUTPUTSELECT
ld_initial => x_write.OUTPUTSELECT
ld_initial => x_write.OUTPUTSELECT
ld_initial => x_write.OUTPUTSELECT
ld_initial => x_write.OUTPUTSELECT
ld_initial => x_write.OUTPUTSELECT
ld_initial => y_write.OUTPUTSELECT
ld_initial => y_write.OUTPUTSELECT
ld_initial => y_write.OUTPUTSELECT
ld_initial => y_write.OUTPUTSELECT
ld_initial => y_write.OUTPUTSELECT
ld_initial => y_write.OUTPUTSELECT
ld_initial => y_write.OUTPUTSELECT
ld_initial => orientation_write.OUTPUTSELECT
ld_initial => colour_write.OUTPUTSELECT
ld_initial => colour_write.OUTPUTSELECT
ld_initial => colour_write.OUTPUTSELECT
ld_initial => counter.OUTPUTSELECT
ld_initial => counter.OUTPUTSELECT
ld_initial => counter.OUTPUTSELECT
ld_initial => counter.OUTPUTSELECT
ld_address => addressreg.OUTPUTSELECT
ld_address => addressreg.OUTPUTSELECT
ld_address => addressreg.OUTPUTSELECT
ld_address => addressreg.OUTPUTSELECT
ld_address => addressreg.OUTPUTSELECT
ld_address => address.OUTPUTSELECT
ld_address => address.OUTPUTSELECT
ld_address => address.OUTPUTSELECT
ld_address => address.OUTPUTSELECT
ld_address => address.OUTPUTSELECT
ld_info => address.OUTPUTSELECT
ld_info => address.OUTPUTSELECT
ld_info => address.OUTPUTSELECT
ld_info => address.OUTPUTSELECT
ld_info => address.OUTPUTSELECT
ld_info => xreg.OUTPUTSELECT
ld_info => xreg.OUTPUTSELECT
ld_info => xreg.OUTPUTSELECT
ld_info => xreg.OUTPUTSELECT
ld_info => xreg.OUTPUTSELECT
ld_info => xreg.OUTPUTSELECT
ld_info => xreg.OUTPUTSELECT
ld_info => xreg.OUTPUTSELECT
ld_info => yreg.OUTPUTSELECT
ld_info => yreg.OUTPUTSELECT
ld_info => yreg.OUTPUTSELECT
ld_info => yreg.OUTPUTSELECT
ld_info => yreg.OUTPUTSELECT
ld_info => yreg.OUTPUTSELECT
ld_info => yreg.OUTPUTSELECT
ld_info => orientationreg.OUTPUTSELECT
ld_info => colourreg.OUTPUTSELECT
ld_info => colourreg.OUTPUTSELECT
ld_info => colourreg.OUTPUTSELECT
ld_memory => address.OUTPUTSELECT
ld_memory => address.OUTPUTSELECT
ld_memory => address.OUTPUTSELECT
ld_memory => address.OUTPUTSELECT
ld_memory => address.OUTPUTSELECT
ld_memory => x_write.OUTPUTSELECT
ld_memory => x_write.OUTPUTSELECT
ld_memory => x_write.OUTPUTSELECT
ld_memory => x_write.OUTPUTSELECT
ld_memory => x_write.OUTPUTSELECT
ld_memory => x_write.OUTPUTSELECT
ld_memory => x_write.OUTPUTSELECT
ld_memory => x_write.OUTPUTSELECT
ld_memory => y_write.OUTPUTSELECT
ld_memory => y_write.OUTPUTSELECT
ld_memory => y_write.OUTPUTSELECT
ld_memory => y_write.OUTPUTSELECT
ld_memory => y_write.OUTPUTSELECT
ld_memory => y_write.OUTPUTSELECT
ld_memory => y_write.OUTPUTSELECT
ld_memory => orientation_write.OUTPUTSELECT
ld_memory => colour_write.OUTPUTSELECT
ld_memory => colour_write.OUTPUTSELECT
ld_memory => colour_write.OUTPUTSELECT
alu_RU => addressState.OUTPUTSELECT
alu_RU => addressState.OUTPUTSELECT
alu_RU => addressState.OUTPUTSELECT
alu_RU => addressState.OUTPUTSELECT
alu_RU => addressState.OUTPUTSELECT
alu_RU => xCheck.OUTPUTSELECT
alu_RU => xCheck.OUTPUTSELECT
alu_RU => xCheck.OUTPUTSELECT
alu_RU => legal.OUTPUTSELECT
alu_RU => alu_y[0].OUTPUTSELECT
alu_RU => alu_y[1].OUTPUTSELECT
alu_RU => alu_y[2].OUTPUTSELECT
alu_RU => alu_y[3].OUTPUTSELECT
alu_RU => alu_y[4].OUTPUTSELECT
alu_RU => alu_y[5].OUTPUTSELECT
alu_RU => alu_y[6].OUTPUTSELECT
alu_RU => alu_x[0].OUTPUTSELECT
alu_RU => alu_x[1].OUTPUTSELECT
alu_RU => alu_x[2].OUTPUTSELECT
alu_RU => alu_x[3].OUTPUTSELECT
alu_RU => alu_x[4].OUTPUTSELECT
alu_RU => alu_x[5].OUTPUTSELECT
alu_RU => alu_x[6].OUTPUTSELECT
alu_RU => alu_x[6].IN1
alu_RU => alu_x[7].OUTPUTSELECT
alu_LD => addressState.OUTPUTSELECT
alu_LD => addressState.OUTPUTSELECT
alu_LD => addressState.OUTPUTSELECT
alu_LD => addressState.OUTPUTSELECT
alu_LD => addressState.OUTPUTSELECT
alu_LD => xCheck.OUTPUTSELECT
alu_LD => xCheck.OUTPUTSELECT
alu_LD => xCheck.OUTPUTSELECT
alu_LD => legal.OUTPUTSELECT
alu_LD => alu_y[0].OUTPUTSELECT
alu_LD => alu_y[1].OUTPUTSELECT
alu_LD => alu_y[2].OUTPUTSELECT
alu_LD => alu_y[3].OUTPUTSELECT
alu_LD => alu_y[4].OUTPUTSELECT
alu_LD => alu_y[5].OUTPUTSELECT
alu_LD => alu_y[6].OUTPUTSELECT
alu_LD => alu_x[0].OUTPUTSELECT
alu_LD => alu_x[1].OUTPUTSELECT
alu_LD => alu_x[2].OUTPUTSELECT
alu_LD => alu_x[3].OUTPUTSELECT
alu_LD => alu_x[4].OUTPUTSELECT
alu_LD => alu_x[5].OUTPUTSELECT
alu_LD => alu_x[6].OUTPUTSELECT
alu_LD => alu_x[6].IN1
alu_LD => alu_x[7].OUTPUTSELECT


|Project|drawFSM:D1
reset => reset.IN2
clk50m => clk50m.IN2
leftDown => leftDown.IN1
rightUp => rightUp.IN1
drawRead <= drawFSM_control:DC1.drawRead
doneWrite => doneWrite.IN1
x_read[0] => x_read[0].IN1
x_read[1] => x_read[1].IN1
x_read[2] => x_read[2].IN1
x_read[3] => x_read[3].IN1
x_read[4] => x_read[4].IN1
x_read[5] => x_read[5].IN1
x_read[6] => x_read[6].IN1
x_read[7] => x_read[7].IN1
y_read[0] => y_read[0].IN1
y_read[1] => y_read[1].IN1
y_read[2] => y_read[2].IN1
y_read[3] => y_read[3].IN1
y_read[4] => y_read[4].IN1
y_read[5] => y_read[5].IN1
y_read[6] => y_read[6].IN1
orientation_read => orientation_read.IN1
colour_read[0] => colour_read[0].IN1
colour_read[1] => colour_read[1].IN1
colour_read[2] => colour_read[2].IN1
current_block[0] => current_block[0].IN1
current_block[1] => current_block[1].IN1
current_block[2] => current_block[2].IN1
current_block[3] => current_block[3].IN1
current_block[4] => current_block[4].IN1
x_toDraw[0] <= drawFSM_datapath:DD1.x_draw
x_toDraw[1] <= drawFSM_datapath:DD1.x_draw
x_toDraw[2] <= drawFSM_datapath:DD1.x_draw
x_toDraw[3] <= drawFSM_datapath:DD1.x_draw
x_toDraw[4] <= drawFSM_datapath:DD1.x_draw
x_toDraw[5] <= drawFSM_datapath:DD1.x_draw
x_toDraw[6] <= drawFSM_datapath:DD1.x_draw
x_toDraw[7] <= drawFSM_datapath:DD1.x_draw
y_toDraw[0] <= drawFSM_datapath:DD1.y_draw
y_toDraw[1] <= drawFSM_datapath:DD1.y_draw
y_toDraw[2] <= drawFSM_datapath:DD1.y_draw
y_toDraw[3] <= drawFSM_datapath:DD1.y_draw
y_toDraw[4] <= drawFSM_datapath:DD1.y_draw
y_toDraw[5] <= drawFSM_datapath:DD1.y_draw
y_toDraw[6] <= drawFSM_datapath:DD1.y_draw
colour_toDraw[0] <= drawFSM_datapath:DD1.colour_draw
colour_toDraw[1] <= drawFSM_datapath:DD1.colour_draw
colour_toDraw[2] <= drawFSM_datapath:DD1.colour_draw
win => win.IN2
address[0] <= drawFSM_datapath:DD1.address
address[1] <= drawFSM_datapath:DD1.address
address[2] <= drawFSM_datapath:DD1.address
address[3] <= drawFSM_datapath:DD1.address
address[4] <= drawFSM_datapath:DD1.address
plot_out <= plot.DB_MAX_OUTPUT_PORT_TYPE
wren <= drawFSM_control:DC1.wren
doneDraw <= drawFSM_control:DC1.doneDraw


|Project|drawFSM:D1|drawFSM_control:DC1
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => current_state~1.DATAIN
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => Selector0.IN4
reset => next_state.WIN.DATAB
leftDown => trigger.IN0
rightUp => trigger.IN1
drawRead <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
win => current_state.OUTPUTSELECT
win => current_state.OUTPUTSELECT
win => current_state.OUTPUTSELECT
win => current_state.OUTPUTSELECT
win => current_state.OUTPUTSELECT
win => current_state.OUTPUTSELECT
win => current_state.OUTPUTSELECT
win => current_state.OUTPUTSELECT
win => current_state.OUTPUTSELECT
win => current_state.OUTPUTSELECT
win => current_state.OUTPUTSELECT
win => current_state.OUTPUTSELECT
win => current_state.OUTPUTSELECT
win => current_state.OUTPUTSELECT
win => current_state.OUTPUTSELECT
win => current_state.OUTPUTSELECT
win => current_state.OUTPUTSELECT
win => current_state.OUTPUTSELECT
win => current_state.OUTPUTSELECT
win => current_state.OUTPUTSELECT
win => current_state.OUTPUTSELECT
win => current_state.OUTPUTSELECT
win => current_state.OUTPUTSELECT
win => current_state.OUTPUTSELECT
win => current_state.OUTPUTSELECT
win => current_state.OUTPUTSELECT
win => current_state.OUTPUTSELECT
win => current_state.OUTPUTSELECT
win => current_state.OUTPUTSELECT
win => current_state.OUTPUTSELECT
win => current_state.OUTPUTSELECT
win => current_state.OUTPUTSELECT
win => current_state.OUTPUTSELECT
win => current_state.OUTPUTSELECT
win => current_state.OUTPUTSELECT
win => count.OUTPUTSELECT
win => count.OUTPUTSELECT
win => count.OUTPUTSELECT
win => count.OUTPUTSELECT
win => count.OUTPUTSELECT
win => count.OUTPUTSELECT
win => count.OUTPUTSELECT
win => count.OUTPUTSELECT
win => count.OUTPUTSELECT
win => count.OUTPUTSELECT
win => count.OUTPUTSELECT
loadXY[0] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
loadXY[1] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
loadXY[2] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
loadXY[3] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
loadXY[4] <= loadXY[4].DB_MAX_OUTPUT_PORT_TYPE
wren <= <GND>
plot <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
clear <= clear.DB_MAX_OUTPUT_PORT_TYPE
doneWrite => Selector1.IN3
doneWrite => Selector0.IN2
doneDraw <= doneDraw.DB_MAX_OUTPUT_PORT_TYPE


|Project|drawFSM:D1|drawFSM_datapath:DD1
clk => xy_counter[0].CLK
clk => xy_counter[1].CLK
clk => xy_counter[2].CLK
clk => xy_counter[3].CLK
clk => xy_counter[4].CLK
clk => xy_counter[5].CLK
clk => xy_counter[6].CLK
clk => xy_counter[7].CLK
clk => xy_counter[8].CLK
clk => xy_counter[9].CLK
clk => colour_draw[0]~reg0.CLK
clk => colour_draw[1]~reg0.CLK
clk => colour_draw[2]~reg0.CLK
clk => y_draw[0]~reg0.CLK
clk => y_draw[1]~reg0.CLK
clk => y_draw[2]~reg0.CLK
clk => y_draw[3]~reg0.CLK
clk => y_draw[4]~reg0.CLK
clk => y_draw[5]~reg0.CLK
clk => y_draw[6]~reg0.CLK
clk => x_draw[0]~reg0.CLK
clk => x_draw[1]~reg0.CLK
clk => x_draw[2]~reg0.CLK
clk => x_draw[3]~reg0.CLK
clk => x_draw[4]~reg0.CLK
clk => x_draw[5]~reg0.CLK
clk => x_draw[6]~reg0.CLK
clk => x_draw[7]~reg0.CLK
clk => clear_counter[0].CLK
clk => clear_counter[1].CLK
clk => clear_counter[2].CLK
clk => clear_counter[3].CLK
clk => clear_counter[4].CLK
clk => clear_counter[5].CLK
clk => clear_counter[6].CLK
clk => clear_counter[7].CLK
clk => clear_counter[8].CLK
clk => clear_counter[9].CLK
clk => clear_counter[10].CLK
clk => clear_counter[11].CLK
clk => clear_counter[12].CLK
clk => clear_counter[13].CLK
clk => clear_counter[14].CLK
clk => colourreg[0].CLK
clk => colourreg[1].CLK
clk => colourreg[2].CLK
clk => yreg[0].CLK
clk => yreg[1].CLK
clk => yreg[2].CLK
clk => yreg[3].CLK
clk => yreg[4].CLK
clk => yreg[5].CLK
clk => yreg[6].CLK
clk => xreg[0].CLK
clk => xreg[1].CLK
clk => xreg[2].CLK
clk => xreg[3].CLK
clk => xreg[4].CLK
clk => xreg[5].CLK
clk => xreg[6].CLK
clk => xreg[7].CLK
clk => address[0]~reg0.CLK
clk => address[1]~reg0.CLK
clk => address[2]~reg0.CLK
clk => address[3]~reg0.CLK
clk => address[4]~reg0.CLK
reset => clear_counter.OUTPUTSELECT
reset => clear_counter.OUTPUTSELECT
reset => clear_counter.OUTPUTSELECT
reset => clear_counter.OUTPUTSELECT
reset => clear_counter.OUTPUTSELECT
reset => clear_counter.OUTPUTSELECT
reset => clear_counter.OUTPUTSELECT
reset => clear_counter.OUTPUTSELECT
reset => clear_counter.OUTPUTSELECT
reset => clear_counter.OUTPUTSELECT
reset => clear_counter.OUTPUTSELECT
reset => clear_counter.OUTPUTSELECT
reset => clear_counter.OUTPUTSELECT
reset => clear_counter.OUTPUTSELECT
reset => clear_counter.OUTPUTSELECT
reset => x_draw.OUTPUTSELECT
reset => x_draw.OUTPUTSELECT
reset => x_draw.OUTPUTSELECT
reset => x_draw.OUTPUTSELECT
reset => x_draw.OUTPUTSELECT
reset => x_draw.OUTPUTSELECT
reset => x_draw.OUTPUTSELECT
reset => x_draw.OUTPUTSELECT
reset => y_draw.OUTPUTSELECT
reset => y_draw.OUTPUTSELECT
reset => y_draw.OUTPUTSELECT
reset => y_draw.OUTPUTSELECT
reset => y_draw.OUTPUTSELECT
reset => y_draw.OUTPUTSELECT
reset => y_draw.OUTPUTSELECT
reset => xy_counter.OUTPUTSELECT
reset => xy_counter.OUTPUTSELECT
reset => xy_counter.OUTPUTSELECT
reset => xy_counter.OUTPUTSELECT
reset => xy_counter.OUTPUTSELECT
reset => xy_counter.OUTPUTSELECT
reset => xy_counter.OUTPUTSELECT
reset => xy_counter.OUTPUTSELECT
reset => xy_counter.OUTPUTSELECT
reset => xy_counter.OUTPUTSELECT
reset => colour_draw.OUTPUTSELECT
reset => colour_draw.OUTPUTSELECT
reset => colour_draw.OUTPUTSELECT
loadXY[0] => Equal0.IN0
loadXY[0] => Equal2.IN4
loadXY[0] => Equal4.IN1
loadXY[0] => Equal6.IN4
loadXY[0] => Equal8.IN1
loadXY[0] => Equal10.IN4
loadXY[0] => Equal12.IN2
loadXY[0] => Equal14.IN4
loadXY[0] => Equal16.IN1
loadXY[0] => Equal18.IN4
loadXY[0] => Equal20.IN2
loadXY[0] => Equal22.IN4
loadXY[0] => Equal24.IN2
loadXY[0] => Equal26.IN4
loadXY[0] => Equal28.IN3
loadXY[0] => Equal30.IN4
loadXY[1] => Equal0.IN4
loadXY[1] => Equal2.IN0
loadXY[1] => Equal4.IN0
loadXY[1] => Equal6.IN3
loadXY[1] => Equal8.IN4
loadXY[1] => Equal10.IN1
loadXY[1] => Equal12.IN1
loadXY[1] => Equal14.IN3
loadXY[1] => Equal16.IN4
loadXY[1] => Equal18.IN1
loadXY[1] => Equal20.IN1
loadXY[1] => Equal22.IN3
loadXY[1] => Equal24.IN4
loadXY[1] => Equal26.IN2
loadXY[1] => Equal28.IN2
loadXY[1] => Equal30.IN3
loadXY[2] => Equal0.IN3
loadXY[2] => Equal2.IN3
loadXY[2] => Equal4.IN4
loadXY[2] => Equal6.IN0
loadXY[2] => Equal8.IN0
loadXY[2] => Equal10.IN0
loadXY[2] => Equal12.IN0
loadXY[2] => Equal14.IN2
loadXY[2] => Equal16.IN3
loadXY[2] => Equal18.IN3
loadXY[2] => Equal20.IN4
loadXY[2] => Equal22.IN1
loadXY[2] => Equal24.IN1
loadXY[2] => Equal26.IN1
loadXY[2] => Equal28.IN1
loadXY[2] => Equal30.IN2
loadXY[3] => Equal0.IN2
loadXY[3] => Equal2.IN2
loadXY[3] => Equal4.IN3
loadXY[3] => Equal6.IN2
loadXY[3] => Equal8.IN3
loadXY[3] => Equal10.IN3
loadXY[3] => Equal12.IN4
loadXY[3] => Equal14.IN0
loadXY[3] => Equal16.IN0
loadXY[3] => Equal18.IN0
loadXY[3] => Equal20.IN0
loadXY[3] => Equal22.IN0
loadXY[3] => Equal24.IN0
loadXY[3] => Equal26.IN0
loadXY[3] => Equal28.IN0
loadXY[3] => Equal30.IN1
loadXY[4] => Equal0.IN1
loadXY[4] => Equal2.IN1
loadXY[4] => Equal4.IN2
loadXY[4] => Equal6.IN1
loadXY[4] => Equal8.IN2
loadXY[4] => Equal10.IN2
loadXY[4] => Equal12.IN3
loadXY[4] => Equal14.IN1
loadXY[4] => Equal16.IN2
loadXY[4] => Equal18.IN2
loadXY[4] => Equal20.IN3
loadXY[4] => Equal22.IN2
loadXY[4] => Equal24.IN3
loadXY[4] => Equal26.IN3
loadXY[4] => Equal28.IN4
loadXY[4] => Equal30.IN0
clear => always1.IN0
plot => x_draw.OUTPUTSELECT
plot => x_draw.OUTPUTSELECT
plot => x_draw.OUTPUTSELECT
plot => x_draw.OUTPUTSELECT
plot => x_draw.OUTPUTSELECT
plot => x_draw.OUTPUTSELECT
plot => x_draw.OUTPUTSELECT
plot => x_draw.OUTPUTSELECT
plot => y_draw.OUTPUTSELECT
plot => y_draw.OUTPUTSELECT
plot => y_draw.OUTPUTSELECT
plot => y_draw.OUTPUTSELECT
plot => y_draw.OUTPUTSELECT
plot => y_draw.OUTPUTSELECT
plot => y_draw.OUTPUTSELECT
plot => colour_draw.OUTPUTSELECT
plot => colour_draw.OUTPUTSELECT
plot => colour_draw.OUTPUTSELECT
plot => xy_counter.OUTPUTSELECT
plot => xy_counter.OUTPUTSELECT
plot => xy_counter.OUTPUTSELECT
plot => xy_counter.OUTPUTSELECT
plot => xy_counter.OUTPUTSELECT
plot => xy_counter.OUTPUTSELECT
plot => xy_counter.OUTPUTSELECT
plot => xy_counter.OUTPUTSELECT
plot => xy_counter.OUTPUTSELECT
plot => xy_counter.OUTPUTSELECT
current_block[0] => Equal1.IN0
current_block[0] => Equal3.IN4
current_block[0] => Equal5.IN1
current_block[0] => Equal7.IN4
current_block[0] => Equal9.IN1
current_block[0] => Equal11.IN4
current_block[0] => Equal13.IN2
current_block[0] => Equal15.IN4
current_block[0] => Equal17.IN1
current_block[0] => Equal19.IN4
current_block[0] => Equal21.IN2
current_block[0] => Equal23.IN4
current_block[0] => Equal25.IN2
current_block[0] => Equal27.IN4
current_block[0] => Equal29.IN3
current_block[0] => Equal31.IN4
current_block[1] => Equal1.IN4
current_block[1] => Equal3.IN0
current_block[1] => Equal5.IN0
current_block[1] => Equal7.IN3
current_block[1] => Equal9.IN4
current_block[1] => Equal11.IN1
current_block[1] => Equal13.IN1
current_block[1] => Equal15.IN3
current_block[1] => Equal17.IN4
current_block[1] => Equal19.IN1
current_block[1] => Equal21.IN1
current_block[1] => Equal23.IN3
current_block[1] => Equal25.IN4
current_block[1] => Equal27.IN2
current_block[1] => Equal29.IN2
current_block[1] => Equal31.IN3
current_block[2] => Equal1.IN3
current_block[2] => Equal3.IN3
current_block[2] => Equal5.IN4
current_block[2] => Equal7.IN0
current_block[2] => Equal9.IN0
current_block[2] => Equal11.IN0
current_block[2] => Equal13.IN0
current_block[2] => Equal15.IN2
current_block[2] => Equal17.IN3
current_block[2] => Equal19.IN3
current_block[2] => Equal21.IN4
current_block[2] => Equal23.IN1
current_block[2] => Equal25.IN1
current_block[2] => Equal27.IN1
current_block[2] => Equal29.IN1
current_block[2] => Equal31.IN2
current_block[3] => Equal1.IN2
current_block[3] => Equal3.IN2
current_block[3] => Equal5.IN3
current_block[3] => Equal7.IN2
current_block[3] => Equal9.IN3
current_block[3] => Equal11.IN3
current_block[3] => Equal13.IN4
current_block[3] => Equal15.IN0
current_block[3] => Equal17.IN0
current_block[3] => Equal19.IN0
current_block[3] => Equal21.IN0
current_block[3] => Equal23.IN0
current_block[3] => Equal25.IN0
current_block[3] => Equal27.IN0
current_block[3] => Equal29.IN0
current_block[3] => Equal31.IN1
current_block[4] => Equal1.IN1
current_block[4] => Equal3.IN1
current_block[4] => Equal5.IN2
current_block[4] => Equal7.IN1
current_block[4] => Equal9.IN2
current_block[4] => Equal11.IN2
current_block[4] => Equal13.IN3
current_block[4] => Equal15.IN1
current_block[4] => Equal17.IN2
current_block[4] => Equal19.IN2
current_block[4] => Equal21.IN3
current_block[4] => Equal23.IN2
current_block[4] => Equal25.IN3
current_block[4] => Equal27.IN3
current_block[4] => Equal29.IN4
current_block[4] => Equal31.IN0
x_read[0] => xreg.DATAB
x_read[0] => xreg.DATAB
x_read[0] => xreg.DATAB
x_read[0] => xreg.DATAB
x_read[0] => xreg.DATAB
x_read[0] => xreg.DATAB
x_read[0] => xreg.DATAB
x_read[0] => xreg.DATAB
x_read[0] => xreg.DATAB
x_read[0] => xreg.DATAB
x_read[0] => xreg.DATAB
x_read[0] => xreg.DATAB
x_read[0] => xreg.DATAB
x_read[0] => xreg.DATAB
x_read[0] => xreg.DATAB
x_read[0] => xreg.DATAB
x_read[1] => xreg.DATAB
x_read[1] => xreg.DATAB
x_read[1] => xreg.DATAB
x_read[1] => xreg.DATAB
x_read[1] => xreg.DATAB
x_read[1] => xreg.DATAB
x_read[1] => xreg.DATAB
x_read[1] => xreg.DATAB
x_read[1] => xreg.DATAB
x_read[1] => xreg.DATAB
x_read[1] => xreg.DATAB
x_read[1] => xreg.DATAB
x_read[1] => xreg.DATAB
x_read[1] => xreg.DATAB
x_read[1] => xreg.DATAB
x_read[1] => xreg.DATAB
x_read[2] => xreg.DATAB
x_read[2] => xreg.DATAB
x_read[2] => xreg.DATAB
x_read[2] => xreg.DATAB
x_read[2] => xreg.DATAB
x_read[2] => xreg.DATAB
x_read[2] => xreg.DATAB
x_read[2] => xreg.DATAB
x_read[2] => xreg.DATAB
x_read[2] => xreg.DATAB
x_read[2] => xreg.DATAB
x_read[2] => xreg.DATAB
x_read[2] => xreg.DATAB
x_read[2] => xreg.DATAB
x_read[2] => xreg.DATAB
x_read[2] => xreg.DATAB
x_read[3] => xreg.DATAB
x_read[3] => xreg.DATAB
x_read[3] => xreg.DATAB
x_read[3] => xreg.DATAB
x_read[3] => xreg.DATAB
x_read[3] => xreg.DATAB
x_read[3] => xreg.DATAB
x_read[3] => xreg.DATAB
x_read[3] => xreg.DATAB
x_read[3] => xreg.DATAB
x_read[3] => xreg.DATAB
x_read[3] => xreg.DATAB
x_read[3] => xreg.DATAB
x_read[3] => xreg.DATAB
x_read[3] => xreg.DATAB
x_read[3] => xreg.DATAB
x_read[4] => xreg.DATAB
x_read[4] => xreg.DATAB
x_read[4] => xreg.DATAB
x_read[4] => xreg.DATAB
x_read[4] => xreg.DATAB
x_read[4] => xreg.DATAB
x_read[4] => xreg.DATAB
x_read[4] => xreg.DATAB
x_read[4] => xreg.DATAB
x_read[4] => xreg.DATAB
x_read[4] => xreg.DATAB
x_read[4] => xreg.DATAB
x_read[4] => xreg.DATAB
x_read[4] => xreg.DATAB
x_read[4] => xreg.DATAB
x_read[4] => xreg.DATAB
x_read[5] => xreg.DATAB
x_read[5] => xreg.DATAB
x_read[5] => xreg.DATAB
x_read[5] => xreg.DATAB
x_read[5] => xreg.DATAB
x_read[5] => xreg.DATAB
x_read[5] => xreg.DATAB
x_read[5] => xreg.DATAB
x_read[5] => xreg.DATAB
x_read[5] => xreg.DATAB
x_read[5] => xreg.DATAB
x_read[5] => xreg.DATAB
x_read[5] => xreg.DATAB
x_read[5] => xreg.DATAB
x_read[5] => xreg.DATAB
x_read[5] => xreg.DATAB
x_read[6] => xreg.DATAB
x_read[6] => xreg.DATAB
x_read[6] => xreg.DATAB
x_read[6] => xreg.DATAB
x_read[6] => xreg.DATAB
x_read[6] => xreg.DATAB
x_read[6] => xreg.DATAB
x_read[6] => xreg.DATAB
x_read[6] => xreg.DATAB
x_read[6] => xreg.DATAB
x_read[6] => xreg.DATAB
x_read[6] => xreg.DATAB
x_read[6] => xreg.DATAB
x_read[6] => xreg.DATAB
x_read[6] => xreg.DATAB
x_read[6] => xreg.DATAB
x_read[7] => xreg.DATAB
x_read[7] => xreg.DATAB
x_read[7] => xreg.DATAB
x_read[7] => xreg.DATAB
x_read[7] => xreg.DATAB
x_read[7] => xreg.DATAB
x_read[7] => xreg.DATAB
x_read[7] => xreg.DATAB
x_read[7] => xreg.DATAB
x_read[7] => xreg.DATAB
x_read[7] => xreg.DATAB
x_read[7] => xreg.DATAB
x_read[7] => xreg.DATAB
x_read[7] => xreg.DATAB
x_read[7] => xreg.DATAB
x_read[7] => xreg.DATAB
y_read[0] => yreg.DATAB
y_read[0] => yreg.DATAB
y_read[0] => yreg.DATAB
y_read[0] => yreg.DATAB
y_read[0] => yreg.DATAB
y_read[0] => yreg.DATAB
y_read[0] => yreg.DATAB
y_read[0] => yreg.DATAB
y_read[0] => yreg.DATAB
y_read[0] => yreg.DATAB
y_read[0] => yreg.DATAB
y_read[0] => yreg.DATAB
y_read[0] => yreg.DATAB
y_read[0] => yreg.DATAB
y_read[0] => yreg.DATAB
y_read[0] => yreg.DATAB
y_read[1] => yreg.DATAB
y_read[1] => yreg.DATAB
y_read[1] => yreg.DATAB
y_read[1] => yreg.DATAB
y_read[1] => yreg.DATAB
y_read[1] => yreg.DATAB
y_read[1] => yreg.DATAB
y_read[1] => yreg.DATAB
y_read[1] => yreg.DATAB
y_read[1] => yreg.DATAB
y_read[1] => yreg.DATAB
y_read[1] => yreg.DATAB
y_read[1] => yreg.DATAB
y_read[1] => yreg.DATAB
y_read[1] => yreg.DATAB
y_read[1] => yreg.DATAB
y_read[2] => yreg.DATAB
y_read[2] => yreg.DATAB
y_read[2] => yreg.DATAB
y_read[2] => yreg.DATAB
y_read[2] => yreg.DATAB
y_read[2] => yreg.DATAB
y_read[2] => yreg.DATAB
y_read[2] => yreg.DATAB
y_read[2] => yreg.DATAB
y_read[2] => yreg.DATAB
y_read[2] => yreg.DATAB
y_read[2] => yreg.DATAB
y_read[2] => yreg.DATAB
y_read[2] => yreg.DATAB
y_read[2] => yreg.DATAB
y_read[2] => yreg.DATAB
y_read[3] => yreg.DATAB
y_read[3] => yreg.DATAB
y_read[3] => yreg.DATAB
y_read[3] => yreg.DATAB
y_read[3] => yreg.DATAB
y_read[3] => yreg.DATAB
y_read[3] => yreg.DATAB
y_read[3] => yreg.DATAB
y_read[3] => yreg.DATAB
y_read[3] => yreg.DATAB
y_read[3] => yreg.DATAB
y_read[3] => yreg.DATAB
y_read[3] => yreg.DATAB
y_read[3] => yreg.DATAB
y_read[3] => yreg.DATAB
y_read[3] => yreg.DATAB
y_read[4] => yreg.DATAB
y_read[4] => yreg.DATAB
y_read[4] => yreg.DATAB
y_read[4] => yreg.DATAB
y_read[4] => yreg.DATAB
y_read[4] => yreg.DATAB
y_read[4] => yreg.DATAB
y_read[4] => yreg.DATAB
y_read[4] => yreg.DATAB
y_read[4] => yreg.DATAB
y_read[4] => yreg.DATAB
y_read[4] => yreg.DATAB
y_read[4] => yreg.DATAB
y_read[4] => yreg.DATAB
y_read[4] => yreg.DATAB
y_read[4] => yreg.DATAB
y_read[5] => yreg.DATAB
y_read[5] => yreg.DATAB
y_read[5] => yreg.DATAB
y_read[5] => yreg.DATAB
y_read[5] => yreg.DATAB
y_read[5] => yreg.DATAB
y_read[5] => yreg.DATAB
y_read[5] => yreg.DATAB
y_read[5] => yreg.DATAB
y_read[5] => yreg.DATAB
y_read[5] => yreg.DATAB
y_read[5] => yreg.DATAB
y_read[5] => yreg.DATAB
y_read[5] => yreg.DATAB
y_read[5] => yreg.DATAB
y_read[5] => yreg.DATAB
y_read[6] => yreg.DATAB
y_read[6] => yreg.DATAB
y_read[6] => yreg.DATAB
y_read[6] => yreg.DATAB
y_read[6] => yreg.DATAB
y_read[6] => yreg.DATAB
y_read[6] => yreg.DATAB
y_read[6] => yreg.DATAB
y_read[6] => yreg.DATAB
y_read[6] => yreg.DATAB
y_read[6] => yreg.DATAB
y_read[6] => yreg.DATAB
y_read[6] => yreg.DATAB
y_read[6] => yreg.DATAB
y_read[6] => yreg.DATAB
y_read[6] => yreg.DATAB
colour_read[0] => colourreg.DATAA
colour_read[0] => colourreg.DATAA
colour_read[0] => colourreg.DATAA
colour_read[0] => colourreg.DATAA
colour_read[0] => colourreg.DATAA
colour_read[0] => colourreg.DATAA
colour_read[0] => colourreg.DATAA
colour_read[0] => colourreg.DATAA
colour_read[0] => colourreg.DATAA
colour_read[0] => colourreg.DATAA
colour_read[0] => colourreg.DATAA
colour_read[0] => colourreg.DATAA
colour_read[0] => colourreg.DATAA
colour_read[0] => colourreg.DATAA
colour_read[0] => colourreg.DATAA
colour_read[0] => colourreg.DATAA
colour_read[1] => colourreg.DATAA
colour_read[1] => colourreg.DATAA
colour_read[1] => colourreg.DATAA
colour_read[1] => colourreg.DATAA
colour_read[1] => colourreg.DATAA
colour_read[1] => colourreg.DATAA
colour_read[1] => colourreg.DATAA
colour_read[1] => colourreg.DATAA
colour_read[1] => colourreg.DATAA
colour_read[1] => colourreg.DATAA
colour_read[1] => colourreg.DATAA
colour_read[1] => colourreg.DATAA
colour_read[1] => colourreg.DATAA
colour_read[1] => colourreg.DATAA
colour_read[1] => colourreg.DATAA
colour_read[1] => colourreg.DATAA
colour_read[2] => colourreg.DATAA
colour_read[2] => colourreg.DATAA
colour_read[2] => colourreg.DATAA
colour_read[2] => colourreg.DATAA
colour_read[2] => colourreg.DATAA
colour_read[2] => colourreg.DATAA
colour_read[2] => colourreg.DATAA
colour_read[2] => colourreg.DATAA
colour_read[2] => colourreg.DATAA
colour_read[2] => colourreg.DATAA
colour_read[2] => colourreg.DATAA
colour_read[2] => colourreg.DATAA
colour_read[2] => colourreg.DATAA
colour_read[2] => colourreg.DATAA
colour_read[2] => colourreg.DATAA
colour_read[2] => colourreg.DATAA
orientation_read => x_draw.OUTPUTSELECT
orientation_read => x_draw.OUTPUTSELECT
orientation_read => x_draw.OUTPUTSELECT
orientation_read => x_draw.OUTPUTSELECT
orientation_read => x_draw.OUTPUTSELECT
orientation_read => x_draw.OUTPUTSELECT
orientation_read => x_draw.OUTPUTSELECT
orientation_read => x_draw.OUTPUTSELECT
orientation_read => y_draw.OUTPUTSELECT
orientation_read => y_draw.OUTPUTSELECT
orientation_read => y_draw.OUTPUTSELECT
orientation_read => y_draw.OUTPUTSELECT
orientation_read => y_draw.OUTPUTSELECT
orientation_read => y_draw.OUTPUTSELECT
orientation_read => y_draw.OUTPUTSELECT
win => always1.IN1
win => always1.IN1
win => colour_draw.DATAA
win => colour_draw.OUTPUTSELECT
win => colourreg[0].ENA
win => colourreg[1].ENA
win => colourreg[2].ENA
win => yreg[0].ENA
win => yreg[1].ENA
win => yreg[2].ENA
win => yreg[3].ENA
win => yreg[4].ENA
win => yreg[5].ENA
win => yreg[6].ENA
win => xreg[0].ENA
win => xreg[1].ENA
win => xreg[2].ENA
win => xreg[3].ENA
win => xreg[4].ENA
win => xreg[5].ENA
win => xreg[6].ENA
win => xreg[7].ENA
win => address[0]~reg0.ENA
win => address[1]~reg0.ENA
win => address[2]~reg0.ENA
win => address[3]~reg0.ENA
win => address[4]~reg0.ENA
x_draw[0] <= x_draw[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_draw[1] <= x_draw[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_draw[2] <= x_draw[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_draw[3] <= x_draw[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_draw[4] <= x_draw[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_draw[5] <= x_draw[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_draw[6] <= x_draw[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_draw[7] <= x_draw[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_draw[0] <= y_draw[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_draw[1] <= y_draw[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_draw[2] <= y_draw[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_draw[3] <= y_draw[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_draw[4] <= y_draw[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_draw[5] <= y_draw[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_draw[6] <= y_draw[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_draw[0] <= colour_draw[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_draw[1] <= colour_draw[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_draw[2] <= colour_draw[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Project|boardStateFSM:S1
clk50m => clk50m.IN2
reset => reset.IN2
x_read[0] => x_read[0].IN1
x_read[1] => x_read[1].IN1
x_read[2] => x_read[2].IN1
x_read[3] => x_read[3].IN1
x_read[4] => x_read[4].IN1
x_read[5] => x_read[5].IN1
x_read[6] => x_read[6].IN1
x_read[7] => x_read[7].IN1
y_read[0] => y_read[0].IN1
y_read[1] => y_read[1].IN1
y_read[2] => y_read[2].IN1
y_read[3] => y_read[3].IN1
y_read[4] => y_read[4].IN1
y_read[5] => y_read[5].IN1
y_read[6] => y_read[6].IN1
colour_read[0] => colour_read[0].IN1
colour_read[1] => colour_read[1].IN1
colour_read[2] => colour_read[2].IN1
orientation_read => orientation_read.IN1
doneDraw => doneDraw.IN1
stateRead <= boardStateFSM_control:BC1.stateRead
boardStateWren <= boardStateFSM_control:BC1.boardStateWren
state_wren <= boardStateFSM_control:BC1.state_wren
blockAddress[0] <= boardStateFSM_datapath:BD1.address
blockAddress[1] <= boardStateFSM_datapath:BD1.address
blockAddress[2] <= boardStateFSM_datapath:BD1.address
blockAddress[3] <= boardStateFSM_datapath:BD1.address
blockAddress[4] <= boardStateFSM_datapath:BD1.address
rowData_write[0] <= boardStateFSM_datapath:BD1.rowData_write
rowData_write[1] <= boardStateFSM_datapath:BD1.rowData_write
rowData_write[2] <= boardStateFSM_datapath:BD1.rowData_write
rowData_write[3] <= boardStateFSM_datapath:BD1.rowData_write
rowData_write[4] <= boardStateFSM_datapath:BD1.rowData_write
rowData_write[5] <= boardStateFSM_datapath:BD1.rowData_write
rowData_read[0] => rowData_read[0].IN1
rowData_read[1] => rowData_read[1].IN1
rowData_read[2] => rowData_read[2].IN1
rowData_read[3] => rowData_read[3].IN1
rowData_read[4] => rowData_read[4].IN1
rowData_read[5] => rowData_read[5].IN1


|Project|boardStateFSM:S1|boardStateFSM_control:BC1
clk50m => count[0].CLK
clk50m => count[1].CLK
clk50m => count[2].CLK
clk50m => count[3].CLK
clk50m => count[4].CLK
clk50m => count[5].CLK
clk50m => current_state~1.DATAIN
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
doneDraw => next_state.RESET.DATAB
doneDraw => Selector0.IN2
copyNum[0] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
copyNum[1] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
copyNum[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
copyNum[3] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
copyNum[4] <= copyNum[4].DB_MAX_OUTPUT_PORT_TYPE
stateRead <= stateRead.DB_MAX_OUTPUT_PORT_TYPE
boardStateWren <= boardStateWren.DB_MAX_OUTPUT_PORT_TYPE
state_wren <= <GND>
load_copies <= load_copies.DB_MAX_OUTPUT_PORT_TYPE
extract <= boardStateWren.DB_MAX_OUTPUT_PORT_TYPE
resetMem <= resetMem.DB_MAX_OUTPUT_PORT_TYPE


|Project|boardStateFSM:S1|boardStateFSM_datapath:BD1
reset => row1.OUTPUTSELECT
reset => row1.OUTPUTSELECT
reset => row1.OUTPUTSELECT
reset => row1.OUTPUTSELECT
reset => row1.OUTPUTSELECT
reset => row1.OUTPUTSELECT
reset => row2.OUTPUTSELECT
reset => row2.OUTPUTSELECT
reset => row2.OUTPUTSELECT
reset => row2.OUTPUTSELECT
reset => row2.OUTPUTSELECT
reset => row2.OUTPUTSELECT
reset => row3.OUTPUTSELECT
reset => row3.OUTPUTSELECT
reset => row3.OUTPUTSELECT
reset => row3.OUTPUTSELECT
reset => row3.OUTPUTSELECT
reset => row3.OUTPUTSELECT
reset => row4.OUTPUTSELECT
reset => row4.OUTPUTSELECT
reset => row4.OUTPUTSELECT
reset => row4.OUTPUTSELECT
reset => row4.OUTPUTSELECT
reset => row4.OUTPUTSELECT
reset => row5.OUTPUTSELECT
reset => row5.OUTPUTSELECT
reset => row5.OUTPUTSELECT
reset => row5.OUTPUTSELECT
reset => row5.OUTPUTSELECT
reset => row5.OUTPUTSELECT
reset => row6.OUTPUTSELECT
reset => row6.OUTPUTSELECT
reset => row6.OUTPUTSELECT
reset => row6.OUTPUTSELECT
reset => row6.OUTPUTSELECT
reset => row6.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => countreset.OUTPUTSELECT
reset => countreset.OUTPUTSELECT
reset => countreset.OUTPUTSELECT
reset => address[1]~reg0.ENA
reset => address[0]~reg0.ENA
reset => rowData_write[5]~reg0.ENA
reset => rowData_write[4]~reg0.ENA
reset => rowData_write[3]~reg0.ENA
reset => rowData_write[2]~reg0.ENA
reset => rowData_write[1]~reg0.ENA
reset => rowData_write[0]~reg0.ENA
reset => address[2]~reg0.ENA
reset => address[3]~reg0.ENA
reset => address[4]~reg0.ENA
clk50m => rowData_write[0]~reg0.CLK
clk50m => rowData_write[1]~reg0.CLK
clk50m => rowData_write[2]~reg0.CLK
clk50m => rowData_write[3]~reg0.CLK
clk50m => rowData_write[4]~reg0.CLK
clk50m => rowData_write[5]~reg0.CLK
clk50m => address[0]~reg0.CLK
clk50m => address[1]~reg0.CLK
clk50m => address[2]~reg0.CLK
clk50m => address[3]~reg0.CLK
clk50m => address[4]~reg0.CLK
clk50m => countreset[0].CLK
clk50m => countreset[1].CLK
clk50m => countreset[2].CLK
clk50m => count[0].CLK
clk50m => count[1].CLK
clk50m => count[2].CLK
clk50m => row6[0].CLK
clk50m => row6[1].CLK
clk50m => row6[2].CLK
clk50m => row6[3].CLK
clk50m => row6[4].CLK
clk50m => row6[5].CLK
clk50m => row5[0].CLK
clk50m => row5[1].CLK
clk50m => row5[2].CLK
clk50m => row5[3].CLK
clk50m => row5[4].CLK
clk50m => row5[5].CLK
clk50m => row4[0].CLK
clk50m => row4[1].CLK
clk50m => row4[2].CLK
clk50m => row4[3].CLK
clk50m => row4[4].CLK
clk50m => row4[5].CLK
clk50m => row3[0].CLK
clk50m => row3[1].CLK
clk50m => row3[2].CLK
clk50m => row3[3].CLK
clk50m => row3[4].CLK
clk50m => row3[5].CLK
clk50m => row2[0].CLK
clk50m => row2[1].CLK
clk50m => row2[2].CLK
clk50m => row2[3].CLK
clk50m => row2[4].CLK
clk50m => row2[5].CLK
clk50m => row1[0].CLK
clk50m => row1[1].CLK
clk50m => row1[2].CLK
clk50m => row1[3].CLK
clk50m => row1[4].CLK
clk50m => row1[5].CLK
resetMem => countreset.OUTPUTSELECT
resetMem => countreset.OUTPUTSELECT
resetMem => countreset.OUTPUTSELECT
resetMem => address.OUTPUTSELECT
resetMem => address.OUTPUTSELECT
resetMem => address.OUTPUTSELECT
resetMem => address.OUTPUTSELECT
resetMem => address.OUTPUTSELECT
resetMem => row1.OUTPUTSELECT
resetMem => row1.OUTPUTSELECT
resetMem => row1.OUTPUTSELECT
resetMem => row1.OUTPUTSELECT
resetMem => row1.OUTPUTSELECT
resetMem => row1.OUTPUTSELECT
resetMem => row2.OUTPUTSELECT
resetMem => row2.OUTPUTSELECT
resetMem => row2.OUTPUTSELECT
resetMem => row2.OUTPUTSELECT
resetMem => row2.OUTPUTSELECT
resetMem => row2.OUTPUTSELECT
resetMem => row3.OUTPUTSELECT
resetMem => row3.OUTPUTSELECT
resetMem => row3.OUTPUTSELECT
resetMem => row3.OUTPUTSELECT
resetMem => row3.OUTPUTSELECT
resetMem => row3.OUTPUTSELECT
resetMem => row4.OUTPUTSELECT
resetMem => row4.OUTPUTSELECT
resetMem => row4.OUTPUTSELECT
resetMem => row4.OUTPUTSELECT
resetMem => row4.OUTPUTSELECT
resetMem => row4.OUTPUTSELECT
resetMem => row5.OUTPUTSELECT
resetMem => row5.OUTPUTSELECT
resetMem => row5.OUTPUTSELECT
resetMem => row5.OUTPUTSELECT
resetMem => row5.OUTPUTSELECT
resetMem => row5.OUTPUTSELECT
resetMem => row6.OUTPUTSELECT
resetMem => row6.OUTPUTSELECT
resetMem => row6.OUTPUTSELECT
resetMem => row6.OUTPUTSELECT
resetMem => row6.OUTPUTSELECT
resetMem => row6.OUTPUTSELECT
resetMem => count.OUTPUTSELECT
resetMem => count.OUTPUTSELECT
resetMem => count.OUTPUTSELECT
resetMem => rowData_write.OUTPUTSELECT
resetMem => rowData_write.OUTPUTSELECT
resetMem => rowData_write.OUTPUTSELECT
resetMem => rowData_write.OUTPUTSELECT
resetMem => rowData_write.OUTPUTSELECT
resetMem => rowData_write.OUTPUTSELECT
x_read[0] => Decoder0.IN7
x_read[1] => Decoder0.IN6
x_read[2] => Decoder0.IN5
x_read[3] => Decoder0.IN4
x_read[4] => Decoder0.IN3
x_read[5] => Decoder0.IN2
x_read[6] => Decoder0.IN1
x_read[7] => Decoder0.IN0
y_read[0] => Equal6.IN6
y_read[0] => Equal7.IN4
y_read[0] => Equal8.IN6
y_read[0] => Equal9.IN1
y_read[0] => Equal10.IN6
y_read[0] => Equal11.IN3
y_read[1] => Equal6.IN2
y_read[1] => Equal7.IN3
y_read[1] => Equal8.IN5
y_read[1] => Equal9.IN6
y_read[1] => Equal10.IN2
y_read[1] => Equal11.IN2
y_read[2] => Equal6.IN5
y_read[2] => Equal7.IN2
y_read[2] => Equal8.IN3
y_read[2] => Equal9.IN5
y_read[2] => Equal10.IN1
y_read[2] => Equal11.IN6
y_read[3] => Equal6.IN4
y_read[3] => Equal7.IN6
y_read[3] => Equal8.IN2
y_read[3] => Equal9.IN4
y_read[3] => Equal10.IN5
y_read[3] => Equal11.IN1
y_read[4] => Equal6.IN1
y_read[4] => Equal7.IN1
y_read[4] => Equal8.IN1
y_read[4] => Equal9.IN3
y_read[4] => Equal10.IN4
y_read[4] => Equal11.IN5
y_read[5] => Equal6.IN0
y_read[5] => Equal7.IN0
y_read[5] => Equal8.IN0
y_read[5] => Equal9.IN2
y_read[5] => Equal10.IN3
y_read[5] => Equal11.IN4
y_read[6] => Equal6.IN3
y_read[6] => Equal7.IN5
y_read[6] => Equal8.IN4
y_read[6] => Equal9.IN0
y_read[6] => Equal10.IN0
y_read[6] => Equal11.IN0
colour_read[0] => ~NO_FANOUT~
colour_read[1] => ~NO_FANOUT~
colour_read[2] => ~NO_FANOUT~
rowData_read[0] => ~NO_FANOUT~
rowData_read[1] => ~NO_FANOUT~
rowData_read[2] => ~NO_FANOUT~
rowData_read[3] => ~NO_FANOUT~
rowData_read[4] => ~NO_FANOUT~
rowData_read[5] => ~NO_FANOUT~
orientation_read => row5.OUTPUTSELECT
orientation_read => row5.OUTPUTSELECT
orientation_read => row5.OUTPUTSELECT
orientation_read => row5.OUTPUTSELECT
orientation_read => row5.OUTPUTSELECT
orientation_read => row6.OUTPUTSELECT
orientation_read => row6.OUTPUTSELECT
orientation_read => row6.OUTPUTSELECT
orientation_read => row6.OUTPUTSELECT
orientation_read => row6.OUTPUTSELECT
orientation_read => row6.OUTPUTSELECT
orientation_read => row6.OUTPUTSELECT
orientation_read => row6.OUTPUTSELECT
orientation_read => row6.OUTPUTSELECT
orientation_read => row6.OUTPUTSELECT
orientation_read => row6.OUTPUTSELECT
orientation_read => row6.OUTPUTSELECT
orientation_read => row4.OUTPUTSELECT
orientation_read => row4.OUTPUTSELECT
orientation_read => row4.OUTPUTSELECT
orientation_read => row4.OUTPUTSELECT
orientation_read => row4.OUTPUTSELECT
orientation_read => row5.OUTPUTSELECT
orientation_read => row5.OUTPUTSELECT
orientation_read => row5.OUTPUTSELECT
orientation_read => row5.OUTPUTSELECT
orientation_read => row5.OUTPUTSELECT
orientation_read => row5.OUTPUTSELECT
orientation_read => row3.OUTPUTSELECT
orientation_read => row3.OUTPUTSELECT
orientation_read => row3.OUTPUTSELECT
orientation_read => row3.OUTPUTSELECT
orientation_read => row3.OUTPUTSELECT
orientation_read => row4.OUTPUTSELECT
orientation_read => row4.OUTPUTSELECT
orientation_read => row4.OUTPUTSELECT
orientation_read => row4.OUTPUTSELECT
orientation_read => row4.OUTPUTSELECT
orientation_read => row4.OUTPUTSELECT
orientation_read => row2.OUTPUTSELECT
orientation_read => row2.OUTPUTSELECT
orientation_read => row2.OUTPUTSELECT
orientation_read => row2.OUTPUTSELECT
orientation_read => row2.OUTPUTSELECT
orientation_read => row3.OUTPUTSELECT
orientation_read => row3.OUTPUTSELECT
orientation_read => row3.OUTPUTSELECT
orientation_read => row3.OUTPUTSELECT
orientation_read => row3.OUTPUTSELECT
orientation_read => row3.OUTPUTSELECT
orientation_read => row1.OUTPUTSELECT
orientation_read => row1.OUTPUTSELECT
orientation_read => row1.OUTPUTSELECT
orientation_read => row1.OUTPUTSELECT
orientation_read => row1.OUTPUTSELECT
orientation_read => row2.OUTPUTSELECT
orientation_read => row2.OUTPUTSELECT
orientation_read => row2.OUTPUTSELECT
orientation_read => row2.OUTPUTSELECT
orientation_read => row2.OUTPUTSELECT
orientation_read => row2.OUTPUTSELECT
load_copies => count.OUTPUTSELECT
load_copies => count.OUTPUTSELECT
load_copies => count.OUTPUTSELECT
load_copies => address.OUTPUTSELECT
load_copies => address.OUTPUTSELECT
load_copies => address.OUTPUTSELECT
load_copies => address.OUTPUTSELECT
load_copies => address.OUTPUTSELECT
load_copies => rowData_write.OUTPUTSELECT
load_copies => rowData_write.OUTPUTSELECT
load_copies => rowData_write.OUTPUTSELECT
load_copies => rowData_write.OUTPUTSELECT
load_copies => rowData_write.OUTPUTSELECT
load_copies => rowData_write.OUTPUTSELECT
copyNum[0] => address.DATAB
copyNum[1] => address.DATAB
copyNum[2] => address.DATAB
copyNum[3] => address.DATAB
copyNum[4] => address.DATAB
extract => address.OUTPUTSELECT
extract => address.OUTPUTSELECT
extract => address.OUTPUTSELECT
extract => address.OUTPUTSELECT
extract => address.OUTPUTSELECT
extract => row1.OUTPUTSELECT
extract => row1.OUTPUTSELECT
extract => row1.OUTPUTSELECT
extract => row1.OUTPUTSELECT
extract => row1.OUTPUTSELECT
extract => row1.OUTPUTSELECT
extract => row2.OUTPUTSELECT
extract => row2.OUTPUTSELECT
extract => row2.OUTPUTSELECT
extract => row2.OUTPUTSELECT
extract => row2.OUTPUTSELECT
extract => row2.OUTPUTSELECT
extract => row3.OUTPUTSELECT
extract => row3.OUTPUTSELECT
extract => row3.OUTPUTSELECT
extract => row3.OUTPUTSELECT
extract => row3.OUTPUTSELECT
extract => row3.OUTPUTSELECT
extract => row4.OUTPUTSELECT
extract => row4.OUTPUTSELECT
extract => row4.OUTPUTSELECT
extract => row4.OUTPUTSELECT
extract => row4.OUTPUTSELECT
extract => row4.OUTPUTSELECT
extract => row5.OUTPUTSELECT
extract => row5.OUTPUTSELECT
extract => row5.OUTPUTSELECT
extract => row5.OUTPUTSELECT
extract => row5.OUTPUTSELECT
extract => row5.OUTPUTSELECT
extract => row6.OUTPUTSELECT
extract => row6.OUTPUTSELECT
extract => row6.OUTPUTSELECT
extract => row6.OUTPUTSELECT
extract => row6.OUTPUTSELECT
extract => row6.OUTPUTSELECT
extract => count.OUTPUTSELECT
extract => count.OUTPUTSELECT
extract => count.OUTPUTSELECT
extract => rowData_write.OUTPUTSELECT
extract => rowData_write.OUTPUTSELECT
extract => rowData_write.OUTPUTSELECT
extract => rowData_write.OUTPUTSELECT
extract => rowData_write.OUTPUTSELECT
extract => rowData_write.OUTPUTSELECT
address[0] <= address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rowData_write[0] <= rowData_write[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rowData_write[1] <= rowData_write[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rowData_write[2] <= rowData_write[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rowData_write[3] <= rowData_write[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rowData_write[4] <= rowData_write[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rowData_write[5] <= rowData_write[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Project|memoryStore:M0
reset => ~NO_FANOUT~
clk => clk.IN1
x_in[0] => data_in[0].DATAIN
x_in[1] => data_in[1].DATAIN
x_in[2] => data_in[2].DATAIN
x_in[3] => data_in[3].DATAIN
x_in[4] => data_in[4].DATAIN
x_in[5] => data_in[5].DATAIN
x_in[6] => data_in[6].DATAIN
x_in[7] => data_in[7].DATAIN
y_in[0] => data_in[8].DATAIN
y_in[1] => data_in[9].DATAIN
y_in[2] => data_in[10].DATAIN
y_in[3] => data_in[11].DATAIN
y_in[4] => data_in[12].DATAIN
y_in[5] => data_in[13].DATAIN
y_in[6] => data_in[14].DATAIN
orientation_in => data_in[15].DATAIN
colour_in[0] => data_in[16].DATAIN
colour_in[1] => data_in[17].DATAIN
colour_in[2] => data_in[18].DATAIN
wren => wren_choose.DATAA
address[0] => add.DATAA
address[1] => add.DATAA
address[2] => add.DATAA
address[3] => add.DATAA
address[4] => add.DATAA
x_out[0] <= x_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[1] <= x_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[2] <= x_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[3] <= x_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[4] <= x_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[5] <= x_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[6] <= x_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[7] <= x_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[0] <= y_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[1] <= y_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[2] <= y_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[3] <= y_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[4] <= y_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[5] <= y_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[6] <= y_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orientation_out <= orientation_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[0] <= colour_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[1] <= colour_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[2] <= colour_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawRead => add.OUTPUTSELECT
drawRead => add.OUTPUTSELECT
drawRead => add.OUTPUTSELECT
drawRead => add.OUTPUTSELECT
drawRead => add.OUTPUTSELECT
drawRead => wren_choose.OUTPUTSELECT
drawRead => colour_out[0]~reg0.ENA
drawRead => colour_out[1]~reg0.ENA
drawRead => colour_out[2]~reg0.ENA
drawRead => orientation_out~reg0.ENA
drawRead => y_out[0]~reg0.ENA
drawRead => y_out[1]~reg0.ENA
drawRead => y_out[2]~reg0.ENA
drawRead => y_out[3]~reg0.ENA
drawRead => y_out[4]~reg0.ENA
drawRead => y_out[5]~reg0.ENA
drawRead => y_out[6]~reg0.ENA
drawRead => x_out[0]~reg0.ENA
drawRead => x_out[1]~reg0.ENA
drawRead => x_out[2]~reg0.ENA
drawRead => x_out[3]~reg0.ENA
drawRead => x_out[4]~reg0.ENA
drawRead => x_out[5]~reg0.ENA
drawRead => x_out[6]~reg0.ENA
drawRead => x_out[7]~reg0.ENA
drawRead => colour_out_state[0]~reg0.ENA
drawRead => colour_out_state[1]~reg0.ENA
drawRead => colour_out_state[2]~reg0.ENA
drawRead => orientation_out_state~reg0.ENA
drawRead => y_out_state[0]~reg0.ENA
drawRead => y_out_state[1]~reg0.ENA
drawRead => y_out_state[2]~reg0.ENA
drawRead => y_out_state[3]~reg0.ENA
drawRead => y_out_state[4]~reg0.ENA
drawRead => y_out_state[5]~reg0.ENA
drawRead => y_out_state[6]~reg0.ENA
drawRead => x_out_state[0]~reg0.ENA
drawRead => x_out_state[1]~reg0.ENA
drawRead => x_out_state[2]~reg0.ENA
drawRead => x_out_state[3]~reg0.ENA
drawRead => x_out_state[4]~reg0.ENA
drawRead => x_out_state[5]~reg0.ENA
drawRead => x_out_state[6]~reg0.ENA
drawRead => x_out_state[7]~reg0.ENA
drawRead => colour_out_draw[0]~reg0.ENA
drawRead => colour_out_draw[1]~reg0.ENA
drawRead => colour_out_draw[2]~reg0.ENA
drawRead => orientation_out_draw~reg0.ENA
drawRead => y_out_draw[0]~reg0.ENA
drawRead => y_out_draw[1]~reg0.ENA
drawRead => y_out_draw[2]~reg0.ENA
drawRead => y_out_draw[3]~reg0.ENA
drawRead => y_out_draw[4]~reg0.ENA
drawRead => y_out_draw[5]~reg0.ENA
drawRead => y_out_draw[6]~reg0.ENA
drawRead => x_out_draw[0]~reg0.ENA
drawRead => x_out_draw[1]~reg0.ENA
drawRead => x_out_draw[2]~reg0.ENA
drawRead => x_out_draw[3]~reg0.ENA
drawRead => x_out_draw[4]~reg0.ENA
drawRead => x_out_draw[5]~reg0.ENA
drawRead => x_out_draw[6]~reg0.ENA
drawRead => x_out_draw[7]~reg0.ENA
draw_wren => wren_choose.DATAB
addressDraw[0] => add.DATAB
addressDraw[1] => add.DATAB
addressDraw[2] => add.DATAB
addressDraw[3] => add.DATAB
addressDraw[4] => add.DATAB
x_out_draw[0] <= x_out_draw[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out_draw[1] <= x_out_draw[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out_draw[2] <= x_out_draw[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out_draw[3] <= x_out_draw[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out_draw[4] <= x_out_draw[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out_draw[5] <= x_out_draw[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out_draw[6] <= x_out_draw[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out_draw[7] <= x_out_draw[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out_draw[0] <= y_out_draw[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out_draw[1] <= y_out_draw[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out_draw[2] <= y_out_draw[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out_draw[3] <= y_out_draw[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out_draw[4] <= y_out_draw[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out_draw[5] <= y_out_draw[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out_draw[6] <= y_out_draw[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orientation_out_draw <= orientation_out_draw~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out_draw[0] <= colour_out_draw[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out_draw[1] <= colour_out_draw[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out_draw[2] <= colour_out_draw[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stateRead => add.OUTPUTSELECT
stateRead => add.OUTPUTSELECT
stateRead => add.OUTPUTSELECT
stateRead => add.OUTPUTSELECT
stateRead => add.OUTPUTSELECT
stateRead => wren_choose.OUTPUTSELECT
stateRead => x_out_state.OUTPUTSELECT
stateRead => x_out_state.OUTPUTSELECT
stateRead => x_out_state.OUTPUTSELECT
stateRead => x_out_state.OUTPUTSELECT
stateRead => x_out_state.OUTPUTSELECT
stateRead => x_out_state.OUTPUTSELECT
stateRead => x_out_state.OUTPUTSELECT
stateRead => x_out_state.OUTPUTSELECT
stateRead => y_out_state.OUTPUTSELECT
stateRead => y_out_state.OUTPUTSELECT
stateRead => y_out_state.OUTPUTSELECT
stateRead => y_out_state.OUTPUTSELECT
stateRead => y_out_state.OUTPUTSELECT
stateRead => y_out_state.OUTPUTSELECT
stateRead => y_out_state.OUTPUTSELECT
stateRead => orientation_out_state.OUTPUTSELECT
stateRead => colour_out_state.OUTPUTSELECT
stateRead => colour_out_state.OUTPUTSELECT
stateRead => colour_out_state.OUTPUTSELECT
stateRead => x_out.OUTPUTSELECT
stateRead => x_out.OUTPUTSELECT
stateRead => x_out.OUTPUTSELECT
stateRead => x_out.OUTPUTSELECT
stateRead => x_out.OUTPUTSELECT
stateRead => x_out.OUTPUTSELECT
stateRead => x_out.OUTPUTSELECT
stateRead => x_out.OUTPUTSELECT
stateRead => y_out.OUTPUTSELECT
stateRead => y_out.OUTPUTSELECT
stateRead => y_out.OUTPUTSELECT
stateRead => y_out.OUTPUTSELECT
stateRead => y_out.OUTPUTSELECT
stateRead => y_out.OUTPUTSELECT
stateRead => y_out.OUTPUTSELECT
stateRead => orientation_out.OUTPUTSELECT
stateRead => colour_out.OUTPUTSELECT
stateRead => colour_out.OUTPUTSELECT
stateRead => colour_out.OUTPUTSELECT
state_wren => wren_choose.DATAB
addressState[0] => add.DATAB
addressState[1] => add.DATAB
addressState[2] => add.DATAB
addressState[3] => add.DATAB
addressState[4] => add.DATAB
x_out_state[0] <= x_out_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out_state[1] <= x_out_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out_state[2] <= x_out_state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out_state[3] <= x_out_state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out_state[4] <= x_out_state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out_state[5] <= x_out_state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out_state[6] <= x_out_state[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out_state[7] <= x_out_state[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out_state[0] <= y_out_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out_state[1] <= y_out_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out_state[2] <= y_out_state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out_state[3] <= y_out_state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out_state[4] <= y_out_state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out_state[5] <= y_out_state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out_state[6] <= y_out_state[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orientation_out_state <= orientation_out_state~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out_state[0] <= colour_out_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out_state[1] <= colour_out_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out_state[2] <= colour_out_state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Project|memoryStore:M0|memory:M1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a


|Project|memoryStore:M0|memory:M1|altsyncram:altsyncram_component
wren_a => altsyncram_6bm1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_6bm1:auto_generated.data_a[0]
data_a[1] => altsyncram_6bm1:auto_generated.data_a[1]
data_a[2] => altsyncram_6bm1:auto_generated.data_a[2]
data_a[3] => altsyncram_6bm1:auto_generated.data_a[3]
data_a[4] => altsyncram_6bm1:auto_generated.data_a[4]
data_a[5] => altsyncram_6bm1:auto_generated.data_a[5]
data_a[6] => altsyncram_6bm1:auto_generated.data_a[6]
data_a[7] => altsyncram_6bm1:auto_generated.data_a[7]
data_a[8] => altsyncram_6bm1:auto_generated.data_a[8]
data_a[9] => altsyncram_6bm1:auto_generated.data_a[9]
data_a[10] => altsyncram_6bm1:auto_generated.data_a[10]
data_a[11] => altsyncram_6bm1:auto_generated.data_a[11]
data_a[12] => altsyncram_6bm1:auto_generated.data_a[12]
data_a[13] => altsyncram_6bm1:auto_generated.data_a[13]
data_a[14] => altsyncram_6bm1:auto_generated.data_a[14]
data_a[15] => altsyncram_6bm1:auto_generated.data_a[15]
data_a[16] => altsyncram_6bm1:auto_generated.data_a[16]
data_a[17] => altsyncram_6bm1:auto_generated.data_a[17]
data_a[18] => altsyncram_6bm1:auto_generated.data_a[18]
data_a[19] => altsyncram_6bm1:auto_generated.data_a[19]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_6bm1:auto_generated.address_a[0]
address_a[1] => altsyncram_6bm1:auto_generated.address_a[1]
address_a[2] => altsyncram_6bm1:auto_generated.address_a[2]
address_a[3] => altsyncram_6bm1:auto_generated.address_a[3]
address_a[4] => altsyncram_6bm1:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6bm1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_6bm1:auto_generated.q_a[0]
q_a[1] <= altsyncram_6bm1:auto_generated.q_a[1]
q_a[2] <= altsyncram_6bm1:auto_generated.q_a[2]
q_a[3] <= altsyncram_6bm1:auto_generated.q_a[3]
q_a[4] <= altsyncram_6bm1:auto_generated.q_a[4]
q_a[5] <= altsyncram_6bm1:auto_generated.q_a[5]
q_a[6] <= altsyncram_6bm1:auto_generated.q_a[6]
q_a[7] <= altsyncram_6bm1:auto_generated.q_a[7]
q_a[8] <= altsyncram_6bm1:auto_generated.q_a[8]
q_a[9] <= altsyncram_6bm1:auto_generated.q_a[9]
q_a[10] <= altsyncram_6bm1:auto_generated.q_a[10]
q_a[11] <= altsyncram_6bm1:auto_generated.q_a[11]
q_a[12] <= altsyncram_6bm1:auto_generated.q_a[12]
q_a[13] <= altsyncram_6bm1:auto_generated.q_a[13]
q_a[14] <= altsyncram_6bm1:auto_generated.q_a[14]
q_a[15] <= altsyncram_6bm1:auto_generated.q_a[15]
q_a[16] <= altsyncram_6bm1:auto_generated.q_a[16]
q_a[17] <= altsyncram_6bm1:auto_generated.q_a[17]
q_a[18] <= altsyncram_6bm1:auto_generated.q_a[18]
q_a[19] <= altsyncram_6bm1:auto_generated.q_a[19]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Project|memoryStore:M0|memory:M1|altsyncram:altsyncram_component|altsyncram_6bm1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE


|Project|boardStateMemoryHelper:B0
address1[0] => address.DATAB
address1[1] => address.DATAB
address1[2] => address.DATAB
address1[3] => address.DATAB
address1[4] => address.DATAB
address2[0] => address.DATAA
address2[1] => address.DATAA
address2[2] => address.DATAA
address2[3] => address.DATAA
address2[4] => address.DATAA
clk50m => clk50m.IN1
rowData_write[0] => rowData_write[0].IN1
rowData_write[1] => rowData_write[1].IN1
rowData_write[2] => rowData_write[2].IN1
rowData_write[3] => rowData_write[3].IN1
rowData_write[4] => rowData_write[4].IN1
rowData_write[5] => rowData_write[5].IN1
boardStateWren => wren.DATAB
boardStateWren2 => wren.DATAA
stateRead => wren.OUTPUTSELECT
stateRead => address.OUTPUTSELECT
stateRead => address.OUTPUTSELECT
stateRead => address.OUTPUTSELECT
stateRead => address.OUTPUTSELECT
stateRead => address.OUTPUTSELECT
rowData_read[0] <= boardStateMemory:B1.q
rowData_read[1] <= boardStateMemory:B1.q
rowData_read[2] <= boardStateMemory:B1.q
rowData_read[3] <= boardStateMemory:B1.q
rowData_read[4] <= boardStateMemory:B1.q
rowData_read[5] <= boardStateMemory:B1.q


|Project|boardStateMemoryHelper:B0|boardStateMemory:B1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a


|Project|boardStateMemoryHelper:B0|boardStateMemory:B1|altsyncram:altsyncram_component
wren_a => altsyncram_q9m1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_q9m1:auto_generated.data_a[0]
data_a[1] => altsyncram_q9m1:auto_generated.data_a[1]
data_a[2] => altsyncram_q9m1:auto_generated.data_a[2]
data_a[3] => altsyncram_q9m1:auto_generated.data_a[3]
data_a[4] => altsyncram_q9m1:auto_generated.data_a[4]
data_a[5] => altsyncram_q9m1:auto_generated.data_a[5]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_q9m1:auto_generated.address_a[0]
address_a[1] => altsyncram_q9m1:auto_generated.address_a[1]
address_a[2] => altsyncram_q9m1:auto_generated.address_a[2]
address_a[3] => altsyncram_q9m1:auto_generated.address_a[3]
address_a[4] => altsyncram_q9m1:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_q9m1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_q9m1:auto_generated.q_a[0]
q_a[1] <= altsyncram_q9m1:auto_generated.q_a[1]
q_a[2] <= altsyncram_q9m1:auto_generated.q_a[2]
q_a[3] <= altsyncram_q9m1:auto_generated.q_a[3]
q_a[4] <= altsyncram_q9m1:auto_generated.q_a[4]
q_a[5] <= altsyncram_q9m1:auto_generated.q_a[5]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Project|boardStateMemoryHelper:B0|boardStateMemory:B1|altsyncram:altsyncram_component|altsyncram_q9m1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE


|Project|PS2_Controller:PS2
CLOCK_50 => CLOCK_50.IN2
reset => reset.IN2
the_command[0] => the_command_w[0].IN1
the_command[1] => the_command_w[1].IN1
the_command[2] => the_command_w[2].IN1
the_command[3] => the_command_w[3].IN1
the_command[4] => the_command_w[4].IN1
the_command[5] => the_command_w[5].IN1
the_command[6] => the_command_w[6].IN1
the_command[7] => the_command_w[7].IN1
send_command => send_command_w.IN1
PS2_CLK <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_CLK
PS2_DAT <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_DAT
command_was_sent <= Altera_UP_PS2_Command_Out:PS2_Command_Out.command_was_sent
error_communication_timed_out <= Altera_UP_PS2_Command_Out:PS2_Command_Out.error_communication_timed_out
received_data[0] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[1] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[2] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[3] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[4] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[5] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[6] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[7] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data_en <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data_en


|Project|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In
clk => received_data_en~reg0.CLK
clk => received_data[0]~reg0.CLK
clk => received_data[1]~reg0.CLK
clk => received_data[2]~reg0.CLK
clk => received_data[3]~reg0.CLK
clk => received_data[4]~reg0.CLK
clk => received_data[5]~reg0.CLK
clk => received_data[6]~reg0.CLK
clk => received_data[7]~reg0.CLK
clk => data_shift_reg[0].CLK
clk => data_shift_reg[1].CLK
clk => data_shift_reg[2].CLK
clk => data_shift_reg[3].CLK
clk => data_shift_reg[4].CLK
clk => data_shift_reg[5].CLK
clk => data_shift_reg[6].CLK
clk => data_shift_reg[7].CLK
clk => data_count[0].CLK
clk => data_count[1].CLK
clk => data_count[2].CLK
clk => data_count[3].CLK
clk => s_ps2_receiver~1.DATAIN
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data_en.OUTPUTSELECT
wait_for_incoming_data => always1.IN1
wait_for_incoming_data => ns_ps2_receiver.DATAA
wait_for_incoming_data => ns_ps2_receiver.DATAA
start_receiving_data => always1.IN1
ps2_clk_posedge => always1.IN0
ps2_clk_posedge => always1.IN1
ps2_clk_posedge => always2.IN0
ps2_clk_posedge => always5.IN0
ps2_clk_posedge => Selector4.IN3
ps2_clk_posedge => Selector0.IN4
ps2_clk_posedge => Selector4.IN1
ps2_clk_posedge => Selector3.IN2
ps2_clk_negedge => ~NO_FANOUT~
ps2_data => data_shift_reg.DATAB
ps2_data => always1.IN1
received_data[0] <= received_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[1] <= received_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[2] <= received_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[3] <= received_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[4] <= received_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[5] <= received_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[6] <= received_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[7] <= received_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en <= received_data_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Project|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out
clk => error_communication_timed_out~reg0.CLK
clk => command_was_sent~reg0.CLK
clk => cur_bit[0].CLK
clk => cur_bit[1].CLK
clk => cur_bit[2].CLK
clk => cur_bit[3].CLK
clk => transfer_counter[1].CLK
clk => transfer_counter[2].CLK
clk => transfer_counter[3].CLK
clk => transfer_counter[4].CLK
clk => transfer_counter[5].CLK
clk => transfer_counter[6].CLK
clk => transfer_counter[7].CLK
clk => transfer_counter[8].CLK
clk => transfer_counter[9].CLK
clk => transfer_counter[10].CLK
clk => transfer_counter[11].CLK
clk => transfer_counter[12].CLK
clk => transfer_counter[13].CLK
clk => transfer_counter[14].CLK
clk => transfer_counter[15].CLK
clk => transfer_counter[16].CLK
clk => transfer_counter[17].CLK
clk => waiting_counter[1].CLK
clk => waiting_counter[2].CLK
clk => waiting_counter[3].CLK
clk => waiting_counter[4].CLK
clk => waiting_counter[5].CLK
clk => waiting_counter[6].CLK
clk => waiting_counter[7].CLK
clk => waiting_counter[8].CLK
clk => waiting_counter[9].CLK
clk => waiting_counter[10].CLK
clk => waiting_counter[11].CLK
clk => waiting_counter[12].CLK
clk => waiting_counter[13].CLK
clk => waiting_counter[14].CLK
clk => waiting_counter[15].CLK
clk => waiting_counter[16].CLK
clk => waiting_counter[17].CLK
clk => waiting_counter[18].CLK
clk => waiting_counter[19].CLK
clk => waiting_counter[20].CLK
clk => command_initiate_counter[1].CLK
clk => command_initiate_counter[2].CLK
clk => command_initiate_counter[3].CLK
clk => command_initiate_counter[4].CLK
clk => command_initiate_counter[5].CLK
clk => command_initiate_counter[6].CLK
clk => command_initiate_counter[7].CLK
clk => command_initiate_counter[8].CLK
clk => command_initiate_counter[9].CLK
clk => command_initiate_counter[10].CLK
clk => command_initiate_counter[11].CLK
clk => command_initiate_counter[12].CLK
clk => command_initiate_counter[13].CLK
clk => ps2_command[0].CLK
clk => ps2_command[1].CLK
clk => ps2_command[2].CLK
clk => ps2_command[3].CLK
clk => ps2_command[4].CLK
clk => ps2_command[5].CLK
clk => ps2_command[6].CLK
clk => ps2_command[7].CLK
clk => ps2_command[8].CLK
clk => s_ps2_transmitter~1.DATAIN
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => command_was_sent.OUTPUTSELECT
reset => error_communication_timed_out.OUTPUTSELECT
the_command[0] => WideXor0.IN0
the_command[0] => ps2_command.DATAB
the_command[1] => WideXor0.IN1
the_command[1] => ps2_command.DATAB
the_command[2] => WideXor0.IN2
the_command[2] => ps2_command.DATAB
the_command[3] => WideXor0.IN3
the_command[3] => ps2_command.DATAB
the_command[4] => WideXor0.IN4
the_command[4] => ps2_command.DATAB
the_command[5] => WideXor0.IN5
the_command[5] => ps2_command.DATAB
the_command[6] => WideXor0.IN6
the_command[6] => ps2_command.DATAB
the_command[7] => WideXor0.IN7
the_command[7] => ps2_command.DATAB
send_command => Selector1.IN3
send_command => Selector6.IN2
send_command => Selector7.IN6
send_command => command_was_sent.OUTPUTSELECT
send_command => error_communication_timed_out.OUTPUTSELECT
send_command => Selector0.IN1
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => Selector6.IN3
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always1.IN1
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always6.IN0
ps2_clk_negedge => Selector3.IN3
ps2_clk_negedge => Selector5.IN3
PS2_CLK <> PS2_CLK
PS2_DAT <> PS2_DAT
command_was_sent <= command_was_sent~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_communication_timed_out <= error_communication_timed_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Project|keyboardFSM:K1
clk50m => ~NO_FANOUT~
reset => ~NO_FANOUT~
ps2_key_pressed => ~NO_FANOUT~
ps2_key_data[0] => Decoder0.IN7
ps2_key_data[1] => Decoder0.IN6
ps2_key_data[2] => Decoder0.IN5
ps2_key_data[3] => Decoder0.IN4
ps2_key_data[4] => Decoder0.IN3
ps2_key_data[5] => Decoder0.IN2
ps2_key_data[6] => Decoder0.IN1
ps2_key_data[7] => Decoder0.IN0
blockAddress_toSet[0] <= blockAddress_toSet[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
blockAddress_toSet[1] <= blockAddress_toSet[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
blockAddress_toSet[2] <= blockAddress_toSet[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
blockAddress_toSet[3] <= blockAddress_toSet[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
blockAddress_toSet[4] <= <GND>


