\hypertarget{reg__rcc_8h}{}\doxysection{C\+:/\+Users/\+Xeroly\+Skinner/\+Desktop/\+MM\+\_\+\+Device/\+MM32\+F327x/\+Include/reg\+\_\+rcc.h 文件参考}
\label{reg__rcc_8h}\index{C:/Users/XerolySkinner/Desktop/MM\_Device/MM32F327x/Include/reg\_rcc.h@{C:/Users/XerolySkinner/Desktop/MM\_Device/MM32F327x/Include/reg\_rcc.h}}


THIS FILE CONTAINS ALL THE FUNCTIONS PROTOTYPES FOR THE SERIES OF MM32 FIRMWARE LIBRARY.  


{\ttfamily \#include $<$stdint.\+h$>$}\newline
{\ttfamily \#include $<$stdbool.\+h$>$}\newline
{\ttfamily \#include \char`\"{}types.\+h\char`\"{}}\newline
\doxysubsection*{类}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em RCC Register Structure Definition \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{宏定义}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}}~(\mbox{\hyperlink{reg__common_8h_a92eb5d49730765d2abd0f5b09548f9f5}{AHBPERIPH\+\_\+\+BASE}} + 0x1000)
\begin{DoxyCompactList}\small\item\em RCC Base Address Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a74944438a086975793d26ae48d5882d4}{RCC}}~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}}$\ast$) \mbox{\hyperlink{reg__rcc_8h_a0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})
\begin{DoxyCompactList}\small\item\em RCC type pointer Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a24995a185bfa02f4ed0624e1a5921585}{RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Pos}}~(0)
\begin{DoxyCompactList}\small\item\em RCC\+\_\+\+CR Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_af4fcacf94a97f7d49a70e089b39cf474}{RCC\+\_\+\+CR\+\_\+\+HSION}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a24995a185bfa02f4ed0624e1a5921585}{RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Internal High Speed clock enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a77c32f27431ef9437aa34fb0f1d41da9}{RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Pos}}~(1)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a9dbac3f2bc04f04ebafe1e66ae3fcf0d}{RCC\+\_\+\+CR\+\_\+\+HSIRDY}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a77c32f27431ef9437aa34fb0f1d41da9}{RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Internal High Speed clock ready flag \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_af010d03073d246be618d38dfc02e003d}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+\+Pos}}~(11)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a0ce41d86b3de48ec80f230381bcd5046}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+0}}~(0x00U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_af010d03073d246be618d38dfc02e003d}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em HSI regardless of frequency \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a955d82cf94af28b08afcb83a9f852f2c}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+2}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_af010d03073d246be618d38dfc02e003d}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em HSI 2 frequency division \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_aa2004eb0292646109b952f098d6f4e96}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+4}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_af010d03073d246be618d38dfc02e003d}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em HSI 4 frequency division \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a637113a8938220c13c9048fde6c00ef0}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+8}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_af010d03073d246be618d38dfc02e003d}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em HSI eight points and frequency \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_af3a55c679e4cb1904f87e1a46d108f33}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+16}}~(0x04U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_af010d03073d246be618d38dfc02e003d}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em HSI 16 points and frequency \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ad767d334585b6072cfbdfda367f0336f}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+32}}~(0x05U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_af010d03073d246be618d38dfc02e003d}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em HSI 32 points and frequency \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a6965e2cf2fe97acea79e464bcad3c235}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+64}}~(0x06U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_af010d03073d246be618d38dfc02e003d}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em HSI 64 frequency division \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a20f66eda08de771c810636d5256a6273}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+128}}~(0x07U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_af010d03073d246be618d38dfc02e003d}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em HSI 128 frequency division \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_acf45a431682229e7131fab4a9df6bb8a}{RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Pos}}~(16)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_adb8228c9020595b4cf9995137b8c9a7d}{RCC\+\_\+\+CR\+\_\+\+HSEON}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_acf45a431682229e7131fab4a9df6bb8a}{RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em External High Speed clock enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a0b35f100d3353d0d73ef1f9099a70285}{RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Pos}}~(17)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a86a34e00182c83409d89ff566cb02cc4}{RCC\+\_\+\+CR\+\_\+\+HSERDY}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a0b35f100d3353d0d73ef1f9099a70285}{RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em External High Speed clock ready flag \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ac11714ac23d6cbef2f25c8b6c38e07f9}{RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Pos}}~(18)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_aa3288090671af5a959aae4d7f7696d55}{RCC\+\_\+\+CR\+\_\+\+HSEBYP}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ac11714ac23d6cbef2f25c8b6c38e07f9}{RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em External High Speed clock Bypass \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_abf8f4f358e06d0c2b8a040474c0c75aa}{RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Pos}}~(19)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_acc05308869ad055e1e6f2c32d738aecd}{RCC\+\_\+\+CR\+\_\+\+CSSON}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_abf8f4f358e06d0c2b8a040474c0c75aa}{RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Clock Security System enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a9969597c000e9ed714c2472e019f7df3}{RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Pos}}~(24)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ad0e73d5b0a4883e074d40029b49ee47e}{RCC\+\_\+\+CR\+\_\+\+PLLON}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a9969597c000e9ed714c2472e019f7df3}{RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em PLL enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_aa99ebf56183320b517b804fbc76e8ce4}{RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Pos}}~(25)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_afa12d7ac6a7f0f91d066aeb2c6071888}{RCC\+\_\+\+CR\+\_\+\+PLLRDY}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_aa99ebf56183320b517b804fbc76e8ce4}{RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em PLL clock ready flag ///////////////////////////////////////////////////////////////////////////// \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}}~(0)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a0eea5e5f7743a7e8995b8beeb18355c1}{RCC\+\_\+\+CFGR\+\_\+\+SW}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em SW\mbox{[}1\+:0\mbox{]} bits (System clock Switch) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a2ee10a15ccf7af8a3d246b6243221c7e}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSI\+\_\+\+DIV6}}~(0x00U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em HSI/6 selected as system clock \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_afb563f217242d969f4355d0818fde705}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSE}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em HSE selected as system clock \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a87389cacb2eaf53730da13a2a33cd487}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+PLL}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em PLL selected as system clock \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a6ff20e7c52db696ec5b8e0b781c89dbc}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+LSI}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em LSI selected as system clock \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ab79d13a977d5b0c2e132b4939663158d}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos}}~(2)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a15bf2269500dc97e137315f44aa015c9}{RCC\+\_\+\+CFGR\+\_\+\+SWS}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ab79d13a977d5b0c2e132b4939663158d}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em SWS\mbox{[}1\+:0\mbox{]} bits (System Clock Switch Status) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a8becdbd3b825272bf545a50688a7ce89}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSI\+\_\+\+DIV6}}~(0x00U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ab79d13a977d5b0c2e132b4939663158d}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em HSI/6 oscillator used as system clock \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ae09a0202f441c1a43e69c62331d50a08}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSE}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ab79d13a977d5b0c2e132b4939663158d}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em HSE oscillator used as system clock \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a2c67e2279804a83ef24438267d9d4a6c}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+PLL}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ab79d13a977d5b0c2e132b4939663158d}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em PLL used as system clock \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_aeca2424e26c8eca90e9117c19603eb36}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+LSI}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ab79d13a977d5b0c2e132b4939663158d}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em LSI used as system clock \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a2447eb7ab6388f0446e7550df8f50d90}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}}~(4)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_afe10e66938644ee8054a2426ff23efea}{RCC\+\_\+\+CFGR\+\_\+\+HPRE}}~(0x0\+FU $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a2447eb7ab6388f0446e7550df8f50d90}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em HPRE\mbox{[}3\+:0\mbox{]} bits (AHB prescaler) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ad4c209254b4d64fed532dc3b1b225cad}{RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+0}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a2447eb7ab6388f0446e7550df8f50d90}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a739d2ec3ef025971724c56bd441a028c}{RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+1}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a2447eb7ab6388f0446e7550df8f50d90}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a9dd1090e3533051080ad6330c23bb1e8}{RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+2}}~(0x04U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a2447eb7ab6388f0446e7550df8f50d90}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 2 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ac71a9f5fc044c76e56563d29c8621550}{RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+3}}~(0x08U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a2447eb7ab6388f0446e7550df8f50d90}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 3 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a2b7d7f29b09a49c31404fc0d44645c84}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV1}}~(0x00U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a2447eb7ab6388f0446e7550df8f50d90}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em AHB = FCLK = SYSCLK not divided \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_aa9eeb5e38e53e79b08a4ac438497ebea}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV2}}~(0x08U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a2447eb7ab6388f0446e7550df8f50d90}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em AHB = FCLK = SYSCLK divided by 2 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_affe860867ae4b1b6d28473ded1546d91}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV4}}~(0x09U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a2447eb7ab6388f0446e7550df8f50d90}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em AHB = FCLK = SYSCLK divided by 4 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_aca71d6b42bdb83b5ff5320578869a058}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV8}}~(0x0\+AU $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a2447eb7ab6388f0446e7550df8f50d90}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em AHB = FCLK = SYSCLK divided by 8 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a3806da4f1afc9e5be0fca001c8c57815}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV16}}~(0x0\+BU $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a2447eb7ab6388f0446e7550df8f50d90}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em AHB = FCLK = SYSCLK divided by 16 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a1caeba8dc2b4c0bb11be600e983e3370}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV64}}~(0x0\+CU $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a2447eb7ab6388f0446e7550df8f50d90}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em AHB = FCLK = SYSCLK divided by 64 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a280da821f0da1bec1f4c0e132ddf8eab}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV128}}~(0x0\+DU $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a2447eb7ab6388f0446e7550df8f50d90}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em AHB = FCLK = SYSCLK divided by 128 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a089930cedd5b2cb201e717438f29d25b}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV256}}~(0x0\+EU $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a2447eb7ab6388f0446e7550df8f50d90}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em AHB = FCLK = SYSCLK divided by 256 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ae5088dcbaefc55d4b6693e9b1e595ed0}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV512}}~(0x0\+FU $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a2447eb7ab6388f0446e7550df8f50d90}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em AHB = FCLK = SYSCLK divided by 512 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_af0f0825acc89712f58b97844fbac93ca}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos}}~(8)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a50b2423a5fea74a47b9eb8ab51869412}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1}}~(0x07U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_af0f0825acc89712f58b97844fbac93ca}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em PRE1\mbox{[}2\+:0\mbox{]} bits (APB1 prescaler) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a2d37c20686faa340a77021117f5908b7}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+0}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_af0f0825acc89712f58b97844fbac93ca}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ad41049f8a28fdced6bb4d9267845ffa2}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+1}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_af0f0825acc89712f58b97844fbac93ca}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a5fcb524f6ca203ddff1862c124d4f89f}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+2}}~(0x04U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_af0f0825acc89712f58b97844fbac93ca}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 2 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ac8f6562bb2ecf65055a2f42cbb48ef11}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV1}}~(0x00U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_af0f0825acc89712f58b97844fbac93ca}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em APB1 = HCLK not divided \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_af832ad6844c907d9bb37c1536defcb0d}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV2}}~(0x04U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_af0f0825acc89712f58b97844fbac93ca}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em APB1 = HCLK divided by 2 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a0e340725f46e9462d9b02a079b9fa8ae}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV4}}~(0x05U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_af0f0825acc89712f58b97844fbac93ca}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em APB1 = HCLK divided by 4 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a9ddd6d657837e1971bb86e3bf1c15e72}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV8}}~(0x06U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_af0f0825acc89712f58b97844fbac93ca}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em APB1 = HCLK divided by 8 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a5c38ba326bde7c7a18c4f7f2aacf823f}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV16}}~(0x07U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_af0f0825acc89712f58b97844fbac93ca}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em APB1 = HCLK divided by 16 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a562db8b1e75fa862a3652b56a29b9fb6}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos}}~(11)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ad61bd4f9f345ba41806813b0bfff1311}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2}}~(0x07U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a562db8b1e75fa862a3652b56a29b9fb6}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em PRE2\mbox{[}2\+:0\mbox{]} bits (APB2 prescaler) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a82ca63155494ed59eb5e34bec1e5f4e9}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+0}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a562db8b1e75fa862a3652b56a29b9fb6}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_afdb19c9e76fe8e8a7c991714c92e937f}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+1}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a562db8b1e75fa862a3652b56a29b9fb6}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a9adc802687eab5b6ece99a20793219db}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+2}}~(0x04U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a562db8b1e75fa862a3652b56a29b9fb6}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 2 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a247aebf1999a38ea07785558d277bb1a}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV1}}~(0x00U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a562db8b1e75fa862a3652b56a29b9fb6}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em APB2 = HCLK not divided \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a99d9c91eaad122460d324a71cc939d1b}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV2}}~(0x04U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a562db8b1e75fa862a3652b56a29b9fb6}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em APB2 = HCLK divided by 2 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a4340fc3fc52eca36eb302959fbecb715}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV4}}~(0x05U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a562db8b1e75fa862a3652b56a29b9fb6}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em APB2 = HCLK divided by 4 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a412b382a1134e0ee5614e0f4bcf97552}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV8}}~(0x06U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a562db8b1e75fa862a3652b56a29b9fb6}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em APB2 = HCLK divided by 8 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_aece3ee58d4138f7452733bfa1ad37eb9}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV16}}~(0x07U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a562db8b1e75fa862a3652b56a29b9fb6}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em APB2 = HCLK divided by 16 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a13eb4b661aba9e1ef61f1697268730af}{RCC\+\_\+\+CFGR\+\_\+\+USBPRE\+\_\+\+Pos}}~(22)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ade6d5077566e1bf81dd47156743dd05e}{RCC\+\_\+\+CFGR\+\_\+\+USBPRE}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a13eb4b661aba9e1ef61f1697268730af}{RCC\+\_\+\+CFGR\+\_\+\+USBPRE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em USB prescaler BIT\mbox{[}1\+:0\mbox{]} \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a06e27915d55d2c06625bffe6e7b16512}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+Pos}}~(24)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_af2d7212d83114d355736613e6dc1dbde}{RCC\+\_\+\+CFGR\+\_\+\+MCO}}~(0x07U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a06e27915d55d2c06625bffe6e7b16512}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em MCO\mbox{[}2\+:0\mbox{]} bits (Microcontroller Clock Output) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ab345908eef02b3029dd78be58baa0c8d}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+NOCLOCK}}~(0x00U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a06e27915d55d2c06625bffe6e7b16512}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em No clock \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a96c817553f5f226b1d661b1448ed820a}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+LSI}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a06e27915d55d2c06625bffe6e7b16512}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em LSI clock \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ad10ee688b7cf27e652ffd003f177fdcd}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+LSE}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a06e27915d55d2c06625bffe6e7b16512}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em LSE clock \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_aecf3b078108fdaf7e66d15ae71ec4181}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+SYSCLK}}~(0x04U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a06e27915d55d2c06625bffe6e7b16512}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em System clock selected \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a91f0ac507b8c4e5d443c107d934cfdb1}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+HSI}}~(0x05U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a06e27915d55d2c06625bffe6e7b16512}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Internal 48 MHz RC oscillator clock selected \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a183179f1b1763f38ae88f2d8d90acd70}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+HSE}}~(0x06U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a06e27915d55d2c06625bffe6e7b16512}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em External 1-\/25 MHz oscillator clock selected \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ac1b83ae21df9327e2a705b19ce981da6}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+PLL}}~(0x07U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a06e27915d55d2c06625bffe6e7b16512}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em PLL clock divided by 2 selected \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a9e24ddcd9380a97107db8d483fdd9cb2}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYF\+\_\+\+Pos}}~(0)
\begin{DoxyCompactList}\small\item\em RCC\+\_\+\+CIR Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_acb94ccfe6a212f020e732d1dd787a6fb}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYF}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a9e24ddcd9380a97107db8d483fdd9cb2}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYF\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em LSI Ready Interrupt flag \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a9a2be1b77680f922f877e6d1b56287f3}{RCC\+\_\+\+CIR\+\_\+\+LSERDYF\+\_\+\+Pos}}~(1)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_abfc100e7ae673dfcec7be79af0d91dfe}{RCC\+\_\+\+CIR\+\_\+\+LSERDYF}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a9a2be1b77680f922f877e6d1b56287f3}{RCC\+\_\+\+CIR\+\_\+\+LSERDYF\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em LSE Ready Interrupt flag \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ab8f2d94fb254c9a2fe2c9aadcef7e147}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYF\+\_\+\+Pos}}~(2)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ad38877547c4cbbb94659d5726f377163}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYF}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ab8f2d94fb254c9a2fe2c9aadcef7e147}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYF\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em HSI Ready Interrupt flag \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a37a0fe34b1b1c44c6982a69fa082f6c0}{RCC\+\_\+\+CIR\+\_\+\+HSERDYF\+\_\+\+Pos}}~(3)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a11ea196450aac9ac35e283a66afc3da6}{RCC\+\_\+\+CIR\+\_\+\+HSERDYF}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a37a0fe34b1b1c44c6982a69fa082f6c0}{RCC\+\_\+\+CIR\+\_\+\+HSERDYF\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em HSE Ready Interrupt flag \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a4be890d102ccff40b4e370d575940af5}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYF\+\_\+\+Pos}}~(4)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a0f007895a17e668f22f7b8b24ca90aec}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYF}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a4be890d102ccff40b4e370d575940af5}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYF\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em PLL Ready Interrupt flag \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ab82aae1efb70d76f85bcad7ec0632d4c}{RCC\+\_\+\+CIR\+\_\+\+CSSF\+\_\+\+Pos}}~(7)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ad66b719e4061294de35af58cc27aba7f}{RCC\+\_\+\+CIR\+\_\+\+CSSF}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ab82aae1efb70d76f85bcad7ec0632d4c}{RCC\+\_\+\+CIR\+\_\+\+CSSF\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Clock Security System Interrupt flag \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a085c2d83db641a456df4a5f67582bff5}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYIE\+\_\+\+Pos}}~(8)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a872ba937149a7372138df06f8188ab56}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYIE}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a085c2d83db641a456df4a5f67582bff5}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYIE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em LSI Ready Interrupt Enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a7eabf777f7d12a95038d5408cd9a3225}{RCC\+\_\+\+CIR\+\_\+\+LSERDYIE\+\_\+\+Pos}}~(9)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a6a0ad2672c9ba1b26012cbc6d423dff8}{RCC\+\_\+\+CIR\+\_\+\+LSERDYIE}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a7eabf777f7d12a95038d5408cd9a3225}{RCC\+\_\+\+CIR\+\_\+\+LSERDYIE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em LSE Ready Interrupt Enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_afc61d466aac29f7fbd88b0245d6cf8c1}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYIE\+\_\+\+Pos}}~(10)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ac714351a6f9dab4741354fb017638580}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYIE}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_afc61d466aac29f7fbd88b0245d6cf8c1}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYIE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em HSI Ready Interrupt Enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a8a258b8f9041e6a3e30a12f371e1e289}{RCC\+\_\+\+CIR\+\_\+\+HSERDYIE\+\_\+\+Pos}}~(11)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a5492f9b58600cf66616eb931b48b3c11}{RCC\+\_\+\+CIR\+\_\+\+HSERDYIE}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_afc61d466aac29f7fbd88b0245d6cf8c1}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYIE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em HSE Ready Interrupt Enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a54f619655facb49336e0baf439ef130b}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYIE\+\_\+\+Pos}}~(12)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a1b70927cab2ba9cf82d1620cf88b0f95}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYIE}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a54f619655facb49336e0baf439ef130b}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYIE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em PLL Ready Interrupt Enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a1baeac3a2504113deb0a65d46d7314e2}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYC\+\_\+\+Pos}}~(16)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a982989563f1a95c89bf7f4a25d99f704}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYC}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a1baeac3a2504113deb0a65d46d7314e2}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYC\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em LSI Ready Interrupt Clear \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a0f106e06b78f78c5a520faa1b180de2e}{RCC\+\_\+\+CIR\+\_\+\+LSERDYC\+\_\+\+Pos}}~(17)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a144b5147f3a8d0bfda04618e301986aa}{RCC\+\_\+\+CIR\+\_\+\+LSERDYC}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a0f106e06b78f78c5a520faa1b180de2e}{RCC\+\_\+\+CIR\+\_\+\+LSERDYC\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em LSE Ready Interrupt Clear \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_af2ccc89ed1b4d16c5f2804c216c5adc3}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYC\+\_\+\+Pos}}~(18)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ad1b58377908e5c31a684747d0a80ecb2}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYC}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_af2ccc89ed1b4d16c5f2804c216c5adc3}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYC\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em HSI Ready Interrupt Clear \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a34e713e2755ef1c9210e3b8c8f2c718e}{RCC\+\_\+\+CIR\+\_\+\+HSERDYC\+\_\+\+Pos}}~(19)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a9464e8188d717902990b467a9396d238}{RCC\+\_\+\+CIR\+\_\+\+HSERDYC}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a34e713e2755ef1c9210e3b8c8f2c718e}{RCC\+\_\+\+CIR\+\_\+\+HSERDYC\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em HSE Ready Interrupt Clear \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a2884b24e49761690cfc68a9929c7b10d}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYC\+\_\+\+Pos}}~(20)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a245af864b194f0c2b2389ea1ee49a396}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYC}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a2884b24e49761690cfc68a9929c7b10d}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYC\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em PLL Ready Interrupt Clear \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a5c7cf29f8c4b46a59751e6fdc44f8153}{RCC\+\_\+\+CIR\+\_\+\+CSSC\+\_\+\+Pos}}~(23)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a46edb2b9568f002feba7b4312ed92c1f}{RCC\+\_\+\+CIR\+\_\+\+CSSC}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a5c7cf29f8c4b46a59751e6fdc44f8153}{RCC\+\_\+\+CIR\+\_\+\+CSSC\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Clock Security System Interrupt Clear \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a9882ab4f29b07e7277badfeab59485e3}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+\_\+\+Pos}}~(0)
\begin{DoxyCompactList}\small\item\em RCC\+\_\+\+APB2\+RSTR Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a8c0a5ea7b83d01c1056e52ada97bfbac}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a9882ab4f29b07e7277badfeab59485e3}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em TIM1 reset \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ae992cbe4f797941c5525eea798576213}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM8\+\_\+\+Pos}}~(1)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a891b0921a9ffd0a951af6f2a0e4a2970}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM8}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ae992cbe4f797941c5525eea798576213}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM8\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em TIM8 reset \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a864055fa517e2a1d9fe5b35bca967a29}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+UART1\+\_\+\+Pos}}~(4)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_aa2803977318ea87bfeab501ba33efc44}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+UART1}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a864055fa517e2a1d9fe5b35bca967a29}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+UART1\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em UART1 reset \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a72285c202be71fd42c211a2ba029ba06}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+UART6\+\_\+\+Pos}}~(5)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ad34cb0f49a81aa63135edba5531a5059}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+UART6}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a72285c202be71fd42c211a2ba029ba06}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+UART6\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em UART6 reset \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a501eace38d303e85a2156a03a6aadbf8}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADC1\+\_\+\+Pos}}~(8)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_aded8e83c2625ea002611ad2295a17eee}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADC1}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a501eace38d303e85a2156a03a6aadbf8}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADC1\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em ADC1 reset \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a71ceb0cf0792e77a88895205e1b074fa}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADC2\+\_\+\+Pos}}~(9)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a5a635825b7c59dcf7af73a4dbb85d9c8}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADC2}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a71ceb0cf0792e77a88895205e1b074fa}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADC2\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em ADC2 reset \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_af2c8fc8e377b2d36265dc73b6296a437}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADC3\+\_\+\+Pos}}~(10)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a3165bbea8ae2e49dc5e0c9b655f608f8}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADC3}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_af2c8fc8e377b2d36265dc73b6296a437}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADC3\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em ADC3 reset \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a555b20e5cc4343fc85442a569f7f881e}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+\_\+\+Pos}}~(12)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a38f676c6c842fc9471d51a50584fbe91}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a555b20e5cc4343fc85442a569f7f881e}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em SPI1 reset \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a9ebeeacb5303d317bd86ad2b6a53cf30}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFG\+\_\+\+Pos}}~(14)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a4a869b617b1b8c18fe86eca50ed5cf56}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFG}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a9ebeeacb5303d317bd86ad2b6a53cf30}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFG\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em SYSCFG reset \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a302041539de4286aebd3a8d386ea6f35}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+COMP\+\_\+\+Pos}}~(15)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a39acd85a3590958c3e0b34351e59b546}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+COMP}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a302041539de4286aebd3a8d386ea6f35}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+COMP\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em COMP reset \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a19defd866f988d33f441496509ee24ac}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+FSMC\+\_\+\+Pos}}~(0)
\begin{DoxyCompactList}\small\item\em RCC\+\_\+\+AHB3\+RSTR Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a0f1f3de9cbcc9d32216114f8b13779ab}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+FSMC}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a19defd866f988d33f441496509ee24ac}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+FSMC\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em FSMC reset \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a68dd97c58c6f884325dbe208dcefcb39}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM2\+\_\+\+Pos}}~(0)
\begin{DoxyCompactList}\small\item\em RCC\+\_\+\+APB1\+RSTR Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ac0603be12ce449d4dece8265deeb1c8b}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM2}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a68dd97c58c6f884325dbe208dcefcb39}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM2\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Timer 2 reset \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_af864c689842179af531ed0579c039658}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM3\+\_\+\+Pos}}~(1)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a8890b2d7f86e0136a32409427b25b51e}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM3}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_af864c689842179af531ed0579c039658}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM3\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Timer 3 reset \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a741ee44752c6d6af8003c2ca355b3cf2}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM4\+\_\+\+Pos}}~(2)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a48e75b6d94acd4ace9bf92aacef67c2b}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM4}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a741ee44752c6d6af8003c2ca355b3cf2}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM4\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Timer 4 reset \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a4812953855a89ea0eca92bb43b21d57c}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM5\+\_\+\+Pos}}~(3)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a4c0c392375118e130e3e3208ab99b0d4}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM5}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a4812953855a89ea0eca92bb43b21d57c}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM5\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Timer 5 reset \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_adffbec2a7ffd9ddfaa57a1faa72e97bf}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM6\+\_\+\+Pos}}~(4)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_aae5bf63c05aab56927dad130f2eae0e2}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM6}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_adffbec2a7ffd9ddfaa57a1faa72e97bf}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM6\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Timer 6 reset \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_aaec8b1daad72e7057b55cbfd2906fd88}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM7\+\_\+\+Pos}}~(5)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a838da6a6cc48c99037464044bec85c07}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM7}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_aaec8b1daad72e7057b55cbfd2906fd88}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM7\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Timer 7 reset \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ab56fe2f341dc4b0067d990449764638e}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDG\+\_\+\+Pos}}~(11)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a20176ff20fae842440bff9788cea477c}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDG}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ab56fe2f341dc4b0067d990449764638e}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDG\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Window Watchdog reset \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a80fd57899025c35c4031a19f3a47c3ac}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+\_\+\+Pos}}~(14)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a405e469e37a9e664d74a59783b4496d1}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a80fd57899025c35c4031a19f3a47c3ac}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em SPI 2 reset \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_aef3c736a8da848b0980d23a8b01b08df}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI3\+\_\+\+Pos}}~(15)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a3d5c47116fc059163a9af5420339b879}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI3}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_aef3c736a8da848b0980d23a8b01b08df}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI3\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em SPI 3 reset \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a3120f81f8edb49d86bd162257b952395}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART2\+\_\+\+Pos}}~(17)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_acba297d36c880ca2ba9e1a3b63f01fda}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART2}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a3120f81f8edb49d86bd162257b952395}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART2\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em UART 2 reset \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_aa793bc1495baaae3fb0f9c7118a8db52}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART3\+\_\+\+Pos}}~(18)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a422c545bea8b2447a4f849220f5f70f3}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART3}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_aa793bc1495baaae3fb0f9c7118a8db52}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART3\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em UART 3 reset \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_af2184e509b27cfa41cb9b183d1e2044b}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART4\+\_\+\+Pos}}~(19)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_aa9569d8fd249496aac9f15f2e300a42c}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART4}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_af2184e509b27cfa41cb9b183d1e2044b}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART4\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em UART 4 reset \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a634a80fb5071fc8c8598d4287ad22384}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART5\+\_\+\+Pos}}~(20)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_acae2139059d70d3567cdb340d8896490}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART5}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a634a80fb5071fc8c8598d4287ad22384}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART5\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em UART 5 reset \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_af8c460bacc5d91cee1ebb0c32ca5593e}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+\_\+\+Pos}}~(21)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a023830ce6d45b6317c0e173aff0fb2ba}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_af8c460bacc5d91cee1ebb0c32ca5593e}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em I2C 1 reset \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a4a495053cdd220330251fc099168049e}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+\_\+\+Pos}}~(22)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a5723ae1df8b4a9636b705f92fc01f61e}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a4a495053cdd220330251fc099168049e}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em I2C 2 reset \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a58741b5921b6f319fed0df0b569dadf3}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+CRS\+\_\+\+Pos}}~(24)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_adf3b607f76ae60c06b04fe4e33063337}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+CRS}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a58741b5921b6f319fed0df0b569dadf3}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+CRS\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em CRS reset \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a563252abfc51d8547b604e6c5ea87e01}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+CAN\+\_\+\+Pos}}~(25)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ad93419e8835f489c6f1b2635d16f13a8}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+CAN}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a563252abfc51d8547b604e6c5ea87e01}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+CAN\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em CAN reset \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a9960b343725dbd58e01ed0b8cd6634c4}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+BKP\+\_\+\+Pos}}~(27)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a098a3459b5b2207c573351746b333a00}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+BKP}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a9960b343725dbd58e01ed0b8cd6634c4}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+BKP\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Backup interface reset \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a9235750c77000d4c17c8bf6e42e32bea}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWR\+\_\+\+Pos}}~(28)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a382ebffd56fdd11e2c2e68ce08a444d9}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWR}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a9235750c77000d4c17c8bf6e42e32bea}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWR\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Power interface reset \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ac9380a0b5cdd4ccebea02d9415d08dd0}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+DAC\+\_\+\+Pos}}~(29)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ac504bd9df49ea48373dbe122fe1df230}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+DAC}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ac9380a0b5cdd4ccebea02d9415d08dd0}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+DAC\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em DAC interface reset \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a1380ba570f6115119c82f6c8f130407c}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART7\+\_\+\+Pos}}~(30)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a2cc39ade6618f1d76c106866bb2a46b1}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART7}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a1380ba570f6115119c82f6c8f130407c}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART7\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em UART7 reset \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ad99e31257cee325fc5b1bb6c25da9d61}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART8\+\_\+\+Pos}}~(31)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a7ee0d231723745bf48c0fd49f34088d1}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART8}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ad99e31257cee325fc5b1bb6c25da9d61}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART8\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em UART8 reset \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a74bf9e6e1c092c3e60ed762fe17d8c11}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+USBFS\+\_\+\+Pos}}~(7)
\begin{DoxyCompactList}\small\item\em RCC\+\_\+\+AHB2\+RSTR Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ae3b60a94cac5848c7118951de2f7436d}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+USBFS}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a74bf9e6e1c092c3e60ed762fe17d8c11}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+USBFS\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em USBFS reset ///////////////////////////////////////////////////////////////////////////// \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a898b33e808be0802efb19e81fde2510c}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+FSMC\+\_\+\+Pos}}~(0)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_adc426ddaf42d93aa14a3275e5df447fd}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+FSMC}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a898b33e808be0802efb19e81fde2510c}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+FSMC\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em FSMC reset \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a3e687ff4770f814b8d2531a03340c2ec}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+USBFS\+\_\+\+Pos}}~(7)
\begin{DoxyCompactList}\small\item\em RCC\+\_\+\+AHB2\+ENR Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a9b838f5483705a0ae0f43d74d93d4628}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+USBFS}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a3e687ff4770f814b8d2531a03340c2ec}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+USBFS\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em USBFS reset \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a5ad3769236bb894b82a5a8e19fcb5c99}{RCC\+\_\+\+AHBENR\+\_\+\+GPIOA\+\_\+\+Pos}}~(0)
\begin{DoxyCompactList}\small\item\em RCC\+\_\+\+AHBENR Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a0f97885a2aedb2eff45d8488a9ff2ceb}{RCC\+\_\+\+AHBENR\+\_\+\+GPIOA}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a5ad3769236bb894b82a5a8e19fcb5c99}{RCC\+\_\+\+AHBENR\+\_\+\+GPIOA\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em GPIOA clock enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ac76c74000f8ea6354c53566db5bd90a6}{RCC\+\_\+\+AHBENR\+\_\+\+GPIOB\+\_\+\+Pos}}~(1)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a13c8a7851b0752ecb279bd9aa75eeeb0}{RCC\+\_\+\+AHBENR\+\_\+\+GPIOB}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ac76c74000f8ea6354c53566db5bd90a6}{RCC\+\_\+\+AHBENR\+\_\+\+GPIOB\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em GPIOB clock enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a7783e3160b2d71da4a042dabc10f921d}{RCC\+\_\+\+AHBENR\+\_\+\+GPIOC\+\_\+\+Pos}}~(2)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_af6b45402c79ec30f54cd638a9c71196f}{RCC\+\_\+\+AHBENR\+\_\+\+GPIOC}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a7783e3160b2d71da4a042dabc10f921d}{RCC\+\_\+\+AHBENR\+\_\+\+GPIOC\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em GPIOC clock enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a2b3d10684db12dd2b3e37c9814abe27c}{RCC\+\_\+\+AHBENR\+\_\+\+GPIOD\+\_\+\+Pos}}~(3)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a58fbce884120dc03c23af37ed4033cd9}{RCC\+\_\+\+AHBENR\+\_\+\+GPIOD}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a2b3d10684db12dd2b3e37c9814abe27c}{RCC\+\_\+\+AHBENR\+\_\+\+GPIOD\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em GPIOD clock enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a49fdbb74560f8bb41521bdb63b004034}{RCC\+\_\+\+AHBENR\+\_\+\+GPIOE\+\_\+\+Pos}}~(4)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ac260a71f4a9a5b1881a037116d7b683c}{RCC\+\_\+\+AHBENR\+\_\+\+GPIOE}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a49fdbb74560f8bb41521bdb63b004034}{RCC\+\_\+\+AHBENR\+\_\+\+GPIOE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em GPIOE clock enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a6f2e4b1a8678bbcabcaacf0445b2f543}{RCC\+\_\+\+AHBENR\+\_\+\+GPIOF\+\_\+\+Pos}}~(5)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ada674d5d4a4115475625d242ae93eb7d}{RCC\+\_\+\+AHBENR\+\_\+\+GPIOF}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a6f2e4b1a8678bbcabcaacf0445b2f543}{RCC\+\_\+\+AHBENR\+\_\+\+GPIOF\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em GPIOF clock enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a065100d8953561b3828f822269f310a3}{RCC\+\_\+\+AHBENR\+\_\+\+GPIOG\+\_\+\+Pos}}~(6)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_aebe6850dc1f7d8942d9a664541cbb6b9}{RCC\+\_\+\+AHBENR\+\_\+\+GPIOG}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a065100d8953561b3828f822269f310a3}{RCC\+\_\+\+AHBENR\+\_\+\+GPIOG\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em GPIOG clock enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a28bb410bf48e69555606a43402735cc9}{RCC\+\_\+\+AHBENR\+\_\+\+GPIOH\+\_\+\+Pos}}~(7)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_acd6b2caafc38a31cc1e67728b91c9804}{RCC\+\_\+\+AHBENR\+\_\+\+GPIOH}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a28bb410bf48e69555606a43402735cc9}{RCC\+\_\+\+AHBENR\+\_\+\+GPIOH\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em GPIOH clock enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_acc60dd1d2ecb6f39ad7ca96a7f0b26c8}{RCC\+\_\+\+AHBENR\+\_\+\+SDIO\+\_\+\+Pos}}~(10)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ad8aaabe0b4fd4a4ddd08a76574df24bf}{RCC\+\_\+\+AHBENR\+\_\+\+SDIO}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_acc60dd1d2ecb6f39ad7ca96a7f0b26c8}{RCC\+\_\+\+AHBENR\+\_\+\+SDIO\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em SDIO clock enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a80fbec412d768b4bce98d2e8b9bdc676}{RCC\+\_\+\+AHBENR\+\_\+\+CRC\+\_\+\+Pos}}~(12)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a5730e02f9a146cb9a3fb72f5ccafc2df}{RCC\+\_\+\+AHBENR\+\_\+\+CRC}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a80fbec412d768b4bce98d2e8b9bdc676}{RCC\+\_\+\+AHBENR\+\_\+\+CRC\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em CRC clock enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a36e76a2415b2cb1232c8a951b43b7c24}{RCC\+\_\+\+AHBENR\+\_\+\+FLASH\+\_\+\+Pos}}~(13)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_aa1f791b542a9dbee666a9ee9f965c794}{RCC\+\_\+\+AHBENR\+\_\+\+FLASH}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a36e76a2415b2cb1232c8a951b43b7c24}{RCC\+\_\+\+AHBENR\+\_\+\+FLASH\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em FLASH clock enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a9a4d4cf429c8ee37d0db3c579260af32}{RCC\+\_\+\+AHBENR\+\_\+\+SRAM\+\_\+\+Pos}}~(14)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a7ff05a06c5f4f8ac2a33043a60630bb5}{RCC\+\_\+\+AHBENR\+\_\+\+SRAM}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a9a4d4cf429c8ee37d0db3c579260af32}{RCC\+\_\+\+AHBENR\+\_\+\+SRAM\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em SRAM clock enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a2c90f77ac01cf0f1757307cff9d887a5}{RCC\+\_\+\+AHBENR\+\_\+\+DMA1\+\_\+\+Pos}}~(21)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a7ec81fdd105aa47448923b76f917ee21}{RCC\+\_\+\+AHBENR\+\_\+\+DMA1}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a2c90f77ac01cf0f1757307cff9d887a5}{RCC\+\_\+\+AHBENR\+\_\+\+DMA1\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em DMA1 clock enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a2339a4388632ecb39ef8985ce4a8d175}{RCC\+\_\+\+AHBENR\+\_\+\+DMA2\+\_\+\+Pos}}~(22)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ac9b6fdb412b30536f23de597d08004c9}{RCC\+\_\+\+AHBENR\+\_\+\+DMA2}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a2339a4388632ecb39ef8985ce4a8d175}{RCC\+\_\+\+AHBENR\+\_\+\+DMA2\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em DMA2 clock enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a20774eefa252c6f3d522c0ef44c3ed10}{RCC\+\_\+\+AHBENR\+\_\+\+ETHMAC\+\_\+\+Pos}}~(25)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a5905284b3a01a09d67ecfafacd51afe2}{RCC\+\_\+\+AHBENR\+\_\+\+ETHMAC}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a20774eefa252c6f3d522c0ef44c3ed10}{RCC\+\_\+\+AHBENR\+\_\+\+ETHMAC\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em ETHMAC clock enable ///////////////////////////////////////////////////////////////////////////// \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ad90a382c59580589b53a280ce45a60bb}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+\_\+\+Pos}}~(0)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a17a4c8e75993923652e34c929c3b188e}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ad90a382c59580589b53a280ce45a60bb}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em TIM1 enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_adb1db49eb6d4d3544e1a593fccd4c267}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+\_\+\+Pos}}~(1)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a0131359f5c53687401c77a6f3b565baf}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_adb1db49eb6d4d3544e1a593fccd4c267}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em TIM8 enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a8efa4c8983cc01b379214abab68c5c42}{RCC\+\_\+\+APB2\+ENR\+\_\+\+UART1\+\_\+\+Pos}}~(4)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_aa8ce9e672584dea09f07bfbb57493a22}{RCC\+\_\+\+APB2\+ENR\+\_\+\+UART1}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a8efa4c8983cc01b379214abab68c5c42}{RCC\+\_\+\+APB2\+ENR\+\_\+\+UART1\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em UART1 enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_adcb08700b0980269d6f90b0ddbc6a744}{RCC\+\_\+\+APB2\+ENR\+\_\+\+UART6\+\_\+\+Pos}}~(5)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ae3c72d9608cc93d6bce1930c3bf2cd59}{RCC\+\_\+\+APB2\+ENR\+\_\+\+UART6}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_adcb08700b0980269d6f90b0ddbc6a744}{RCC\+\_\+\+APB2\+ENR\+\_\+\+UART6\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em UART6 enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a444cc34351e83789eb5abaa7af14b0f1}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+\_\+\+Pos}}~(8)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_aa90fe26cd02819c0c0d4530a2a995e7b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a444cc34351e83789eb5abaa7af14b0f1}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em ADC1 enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ad3f9e0e44d1592dd2b0865241de9542d}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC2\+\_\+\+Pos}}~(9)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a0933d1e3ec4b2540c28a036df63dd6a8}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC2}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ad3f9e0e44d1592dd2b0865241de9542d}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC2\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em ADC2 enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a6666bef4e1ebcb7eb314caa7d72cdb2a}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC3\+\_\+\+Pos}}~(10)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a25548e96ad891a148389618ee48fb553}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC3}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a6666bef4e1ebcb7eb314caa7d72cdb2a}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC3\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em ADC3 enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a25f23e2307c4761b2c2d03f2cf6bd85f}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+\_\+\+Pos}}~(12)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a74aa570cf0a080ddc1cc55e98984908d}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a25f23e2307c4761b2c2d03f2cf6bd85f}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em SPI1 enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a2a61975558a7599e1683d89dbe032282}{RCC\+\_\+\+APB2\+ENR\+\_\+\+EXTI\+\_\+\+Pos}}~(14)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_aa1ae4b2164cc2ae053f3bf7254ac05d6}{RCC\+\_\+\+APB2\+ENR\+\_\+\+EXTI}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a2a61975558a7599e1683d89dbe032282}{RCC\+\_\+\+APB2\+ENR\+\_\+\+EXTI\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em EXTI Block enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_aac0eab5851ffd0c43b790651aa7675b4}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFG\+\_\+\+Pos}}~(14)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_af515306d861310a4e7cfb526a683e10a}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFG}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_aac0eab5851ffd0c43b790651aa7675b4}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFG\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em SYSCFG enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ac750d3583614e774a67b9cc7d2c86907}{RCC\+\_\+\+APB2\+ENR\+\_\+\+COMP\+\_\+\+Pos}}~(15)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a524aca388d9b6709e1be9ffa962bdfb6}{RCC\+\_\+\+APB2\+ENR\+\_\+\+COMP}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ac750d3583614e774a67b9cc7d2c86907}{RCC\+\_\+\+APB2\+ENR\+\_\+\+COMP\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em COMP enable ///////////////////////////////////////////////////////////////////////////// \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a6c7cb162bdda0758d16c29b581ba753d}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2\+\_\+\+Pos}}~(0)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a5b166361d241c79a3b48a8454b79f133}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a6c7cb162bdda0758d16c29b581ba753d}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Timer 2 clock enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_aa721fe7b595c7736cba42d570d98d149}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM3\+\_\+\+Pos}}~(1)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ab8b259c41707214022883995e87f066b}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM3}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_aa721fe7b595c7736cba42d570d98d149}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM3\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Timer 3 clock enabled \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a3e439491c35d5beeee5555041b408161}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM4\+\_\+\+Pos}}~(2)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a7493c297ca52581ca8a8d7c305629861}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM4}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a3e439491c35d5beeee5555041b408161}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM4\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Timer 4 clock enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_abf33ef27a138412e42574b26e556f6c3}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+\_\+\+Pos}}~(3)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a58bde0e532c1f2fa1548406de453bba9}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_abf33ef27a138412e42574b26e556f6c3}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em TIM5 Timer clock enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a13728073ea03a4266345097facd2126f}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM6\+\_\+\+Pos}}~(4)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_addd7bcf15eb47cf137a6eb23af3df492}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM6}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a13728073ea03a4266345097facd2126f}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM6\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em TIM6 Timer clock enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_aa843bd4d7024e5e0259eed1e4cc6a66a}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM7\+\_\+\+Pos}}~(5)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a55640ae105fe5bc2b77748ce2eacae8e}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM7}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_aa843bd4d7024e5e0259eed1e4cc6a66a}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM7\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em TIM7 Timer clock enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a3956257ca73f638ecd8b90cb8fd2464a}{RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDG\+\_\+\+Pos}}~(11)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a8b6aabe81364c62e1d11072afe34ed40}{RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDG}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a3956257ca73f638ecd8b90cb8fd2464a}{RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDG\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Window Watchdog clock enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a879cde55a0d38c4dda0c042d5a4de500}{RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+\_\+\+Pos}}~(14)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_aaaa58bba232844e8ca460fdbdc9f7670}{RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a879cde55a0d38c4dda0c042d5a4de500}{RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em SPI 2 clock enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_acbbfbce83296aea6aff49018766d5c34}{RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI3\+\_\+\+Pos}}~(15)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ae0da11274768a6429f8bf7896a3f14d6}{RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI3}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_acbbfbce83296aea6aff49018766d5c34}{RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI3\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em SPI 3 clock enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ae23d5f694819cb72b102110379025637}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART2\+\_\+\+Pos}}~(17)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a74b068192dadfbdfbe8cc11a238c4506}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART2}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ae23d5f694819cb72b102110379025637}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART2\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em UART 2 clock enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a4ecde4174a321f10e4ed823ef78ad416}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART3\+\_\+\+Pos}}~(18)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_aa124733f1467092ee5936aff7d5dbbca}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART3}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a4ecde4174a321f10e4ed823ef78ad416}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART3\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em UART 3 clock enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a244014ed836e0a49328714d102284257}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART4\+\_\+\+Pos}}~(19)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a355cbc601c9a76df99a831c33eaec465}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART4}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a244014ed836e0a49328714d102284257}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART4\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em UART 4 clock enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a80e42450f897b150a02b0dbfc691dd3f}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART5\+\_\+\+Pos}}~(20)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ae3f2be53731fbe27e604ba054c04dcfe}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART5}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a80e42450f897b150a02b0dbfc691dd3f}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART5\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em UART 5 clock enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a82bcb8920b06d73cee855124f6771642}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+\_\+\+Pos}}~(21)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a40940c44021ae66b8e40660e31f91125}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a82bcb8920b06d73cee855124f6771642}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em I2C 1 clock enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a37154f114e2f1f0d4319d3c7732fca63}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+\_\+\+Pos}}~(22)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a702ed4f2180dc904927420d3e2dedaaa}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a37154f114e2f1f0d4319d3c7732fca63}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em I2C 2 clock enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a263b07221b553957fb683dc1dc30c5ef}{RCC\+\_\+\+APB1\+ENR\+\_\+\+CRS\+\_\+\+Pos}}~(24)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ab228ac4777fd19a05a3878c9c918398e}{RCC\+\_\+\+APB1\+ENR\+\_\+\+CRS}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a263b07221b553957fb683dc1dc30c5ef}{RCC\+\_\+\+APB1\+ENR\+\_\+\+CRS\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em CRS 4 clock enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a9a2d4a22a7b79100810202cd009198b0}{RCC\+\_\+\+APB1\+ENR\+\_\+\+CAN\+\_\+\+Pos}}~(25)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a9656ae4c7c5cd9b03c5234af6d587ef3}{RCC\+\_\+\+APB1\+ENR\+\_\+\+CAN}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a9a2d4a22a7b79100810202cd009198b0}{RCC\+\_\+\+APB1\+ENR\+\_\+\+CAN\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em CAN 5 clock enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a52d1fd785ce0af485a266f6e8dbeb1cf}{RCC\+\_\+\+APB1\+ENR\+\_\+\+BKP\+\_\+\+Pos}}~(27)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_aae6088849790691a4cb5dc5f6d620084}{RCC\+\_\+\+APB1\+ENR\+\_\+\+BKP}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a52d1fd785ce0af485a266f6e8dbeb1cf}{RCC\+\_\+\+APB1\+ENR\+\_\+\+BKP\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Backup interface clock enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ae7c8da25babf359e20b148a14bbed370}{RCC\+\_\+\+APB1\+ENR\+\_\+\+PWR\+\_\+\+Pos}}~(28)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ae630b8e610ae204fdada83dccb07b55c}{RCC\+\_\+\+APB1\+ENR\+\_\+\+PWR}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ae7c8da25babf359e20b148a14bbed370}{RCC\+\_\+\+APB1\+ENR\+\_\+\+PWR\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Power interface clock enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a4693384336d76531242b938c45f8938e}{RCC\+\_\+\+APB1\+ENR\+\_\+\+DBGMCU\+\_\+\+Pos}}~(28)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a854d2d69c9a1251414e977465b91ae58}{RCC\+\_\+\+APB1\+ENR\+\_\+\+DBGMCU}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a4693384336d76531242b938c45f8938e}{RCC\+\_\+\+APB1\+ENR\+\_\+\+DBGMCU\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em DBGMCU clock enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a9da51d83f56c3c97bce2db4c376a4aa4}{RCC\+\_\+\+APB1\+ENR\+\_\+\+DAC\+\_\+\+Pos}}~(29)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a32a97a00986e72b45810e2b303bf3512}{RCC\+\_\+\+APB1\+ENR\+\_\+\+DAC}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a9da51d83f56c3c97bce2db4c376a4aa4}{RCC\+\_\+\+APB1\+ENR\+\_\+\+DAC\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em DAC interface clock enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a06d3f6f05767f2e3ab8d91da0459f84e}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART7\+\_\+\+Pos}}~(30)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_adc042e3398c4b2b292c9ad274653e9d2}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART7}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a06d3f6f05767f2e3ab8d91da0459f84e}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART7\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em UART7 interface clock enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a508c3a07bd9e900b02f080c389e9fcda}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART8\+\_\+\+Pos}}~(31)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a358c896847575448a587282a2275916d}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART8}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a508c3a07bd9e900b02f080c389e9fcda}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART8\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em UART8 interface clock enable ///////////////////////////////////////////////////////////////////////////// \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a016de845d59f61611054d27511a3fa68}{RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Pos}}~(0)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a00145f8814cb9a5b180d76499d97aead}{RCC\+\_\+\+BDCR\+\_\+\+LSEON}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a016de845d59f61611054d27511a3fa68}{RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em External Low Speed oscillator enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a1d373419116fa0446eee779da5292b02}{RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Pos}}~(1)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_aafca81172ed857ce6b94582fcaada87c}{RCC\+\_\+\+BDCR\+\_\+\+LSERDY}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a1d373419116fa0446eee779da5292b02}{RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em External Low Speed oscillator Ready \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a8900b556c097b54266370f197517c2b4}{RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Pos}}~(2)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a542dffd7f8dc4da5401b54d822a22af0}{RCC\+\_\+\+BDCR\+\_\+\+LSEBYP}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a8900b556c097b54266370f197517c2b4}{RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em External Low Speed oscillator Bypass \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a1ba11e8b21a7165e4b8e9a2cbf5a323d}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos}}~(8)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_abe30dbd38f6456990ee641648bc05d40}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a1ba11e8b21a7165e4b8e9a2cbf5a323d}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em RTCSEL\mbox{[}1\+:0\mbox{]} bits (RTC clock source selection) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a07f6cd2e581dabf6d442145603033205}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+LSE}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a1ba11e8b21a7165e4b8e9a2cbf5a323d}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em LSE oscillator clock used as RTC clock \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a66773d3ffb98fb0c7a72e39a224f1cfd}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+LSI}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a1ba11e8b21a7165e4b8e9a2cbf5a323d}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em LSI oscillator clock used as RTC clock \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ac9db61bfa161573b4225c147d4ea0c3e}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+HSE}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a1ba11e8b21a7165e4b8e9a2cbf5a323d}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em HSE oscillator clock divided by 128 used as RTC clock \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ad32e3fd78eebb6ac9bb446a9fdda3d0d}{RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Pos}}~(15)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a79ea6f2df75f09b17df9582037ed6a53}{RCC\+\_\+\+BDCR\+\_\+\+RTCEN}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ad32e3fd78eebb6ac9bb446a9fdda3d0d}{RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em RTC clock enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ac787de49ce5fa9a2e0123ddf33f4e26e}{RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Pos}}~(16)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a2b85b3ab656dfa2809b15e6e530c17a2}{RCC\+\_\+\+BDCR\+\_\+\+BDRST}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ac787de49ce5fa9a2e0123ddf33f4e26e}{RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Backup domain software reset \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a62a7fab9bd427315971da48ca4a573c7}{RCC\+\_\+\+BDCR\+\_\+\+DBP\+\_\+\+Pos}}~(24)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ab56a1848dcac240ec805f568e4a49d60}{RCC\+\_\+\+BDCR\+\_\+\+DBP}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a62a7fab9bd427315971da48ca4a573c7}{RCC\+\_\+\+BDCR\+\_\+\+DBP\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em DBP clock enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_afc156654e34b1b6206760ba8d864c6c8}{RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Pos}}~(0)
\begin{DoxyCompactList}\small\item\em RCC\+\_\+\+CSR Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a803cbf97bda1ebaf9afee2a3c9f0851b}{RCC\+\_\+\+CSR\+\_\+\+LSION}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_afc156654e34b1b6206760ba8d864c6c8}{RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Internal Low Speed oscillator enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a68272a20b7fe83a0e08b1deb4aeacf55}{RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Pos}}~(1)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ab569110e757aee573ebf9ad80812e8bb}{RCC\+\_\+\+CSR\+\_\+\+LSIRDY}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a68272a20b7fe83a0e08b1deb4aeacf55}{RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Internal Low Speed oscillator Ready \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ab32c5a1a5e4ab3658a1065f0c03a709f}{RCC\+\_\+\+CSR\+\_\+\+LSIOENLV\+\_\+\+Pos}}~(5)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a359ab3bb762de95deb4cfcc477699b33}{RCC\+\_\+\+CSR\+\_\+\+LSIOENLV}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ab32c5a1a5e4ab3658a1065f0c03a709f}{RCC\+\_\+\+CSR\+\_\+\+LSIOENLV\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em LSI output enable lower voltage \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a420733e2699b1ce524d4788a580c0c4b}{RCC\+\_\+\+CSR\+\_\+\+PVDRSTEN\+\_\+\+Pos}}~(6)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a33bf967d5c98d4762f0797111a545cc3}{RCC\+\_\+\+CSR\+\_\+\+PVDRSTEN}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a420733e2699b1ce524d4788a580c0c4b}{RCC\+\_\+\+CSR\+\_\+\+PVDRSTEN\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em PVD reset enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_aa2cb457317dca20d2c95f522b390f2f9}{RCC\+\_\+\+CSR\+\_\+\+LOCKUPEN\+\_\+\+Pos}}~(7)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_af8994a8134e24cfeb277990a5443fb4d}{RCC\+\_\+\+CSR\+\_\+\+LOCKUPEN}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_aa2cb457317dca20d2c95f522b390f2f9}{RCC\+\_\+\+CSR\+\_\+\+LOCKUPEN\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em CPU lockup reset enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_adfeb19ddc8fce8884ec21c73b858859e}{RCC\+\_\+\+CSR\+\_\+\+VDTRSTNEN\+\_\+\+Pos}}~(8)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a677330faeee8515fd17ecc405cf75c05}{RCC\+\_\+\+CSR\+\_\+\+VDTRSTNEN}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_adfeb19ddc8fce8884ec21c73b858859e}{RCC\+\_\+\+CSR\+\_\+\+VDTRSTNEN\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Voltage detect reset enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ab9726bdc3f4d87b059fe27abd9a96e64}{RCC\+\_\+\+CSR\+\_\+\+VDTRSTF\+\_\+\+Pos}}~(21)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a1e14d6628bcf1aace4f610e58f56ebba}{RCC\+\_\+\+CSR\+\_\+\+VDTRSTF}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ab9726bdc3f4d87b059fe27abd9a96e64}{RCC\+\_\+\+CSR\+\_\+\+VDTRSTF\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Voltage detect reset flag \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a7c4a8b8adf34a1f9284a5287079eeeca}{RCC\+\_\+\+CSR\+\_\+\+PVDRSTF\+\_\+\+Pos}}~(22)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a8551f232045bf22a07ba4ef75becd0d2}{RCC\+\_\+\+CSR\+\_\+\+PVDRSTF}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a7c4a8b8adf34a1f9284a5287079eeeca}{RCC\+\_\+\+CSR\+\_\+\+PVDRSTF\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em PVD reset flag \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_afa3227639ffd2fe757bacab3177c319e}{RCC\+\_\+\+CSR\+\_\+\+LOCKUPF\+\_\+\+Pos}}~(23)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_adf4442eda9fc694f8282e1eb435c8535}{RCC\+\_\+\+CSR\+\_\+\+LOCKUPF}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_afa3227639ffd2fe757bacab3177c319e}{RCC\+\_\+\+CSR\+\_\+\+LOCKUPF\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em CPU lockup reset flag \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ae97ee308ed96cdb97bc991b34aa95be4}{RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Pos}}~(24)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_afc26c5996b14005a70afbeaa29aae716}{RCC\+\_\+\+CSR\+\_\+\+RMVF}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ae97ee308ed96cdb97bc991b34aa95be4}{RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Remove reset flag \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a47a45faed934912e57c0dea6d6af8227}{RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Pos}}~(26)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a4e26d2902d11e638cd0b702332f53ab1}{RCC\+\_\+\+CSR\+\_\+\+PINRSTF}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a47a45faed934912e57c0dea6d6af8227}{RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em PIN reset flag \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ab8d531dd5cf68eb67b1bce22ceddaac4}{RCC\+\_\+\+CSR\+\_\+\+PORRSTF\+\_\+\+Pos}}~(27)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a837e2d7e2395ac45ebe2aea95ecde9bf}{RCC\+\_\+\+CSR\+\_\+\+PORRSTF}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ab8d531dd5cf68eb67b1bce22ceddaac4}{RCC\+\_\+\+CSR\+\_\+\+PORRSTF\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em POR/\+PDR reset flag \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a02078fdb0a3610702b75d5e05dbb92af}{RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Pos}}~(28)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a16e89534934436ee8958440882b71e6f}{RCC\+\_\+\+CSR\+\_\+\+SFTRSTF}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a02078fdb0a3610702b75d5e05dbb92af}{RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Software Reset flag \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a8fbb93c907ec9ca631e6657eb22b85a3}{RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Pos}}~(29)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a22a7079ba87dd7acd5ed7fe7b704e85f}{RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a8fbb93c907ec9ca631e6657eb22b85a3}{RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Independent Watchdog reset flag \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ac3b146c508145d8e03143a991615ed81}{RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Pos}}~(30)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_acabd7bbde7e78c9c8f5fd46e34771826}{RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ac3b146c508145d8e03143a991615ed81}{RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Window watchdog reset flag \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_abbb531a2aa1d3ff2db8a99453a126d1b}{RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOA\+\_\+\+Pos}}~(0)
\begin{DoxyCompactList}\small\item\em RCC\+\_\+\+AHBRSTR Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a325a00300919fc7f5254491f802e127e}{RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOA}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_abbb531a2aa1d3ff2db8a99453a126d1b}{RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOA\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em GPIOA clock reset \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_af69e3ba8c842f64c4d232882498936f8}{RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOB\+\_\+\+Pos}}~(1)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a6a53114c72291002fd38cd876ee7b4d8}{RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOB}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_af69e3ba8c842f64c4d232882498936f8}{RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOB\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em GPIOB clock reset \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a1a940736108e77db46135f9281108f54}{RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOC\+\_\+\+Pos}}~(2)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a3d3c52b0dfe6090135ad0d3ebe51e892}{RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOC}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a1a940736108e77db46135f9281108f54}{RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOC\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em GPIOC clock reset \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a1706138002a8ae4df4d097046e3fed65}{RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOD\+\_\+\+Pos}}~(3)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_aebfcbfe450a758bdfaf32387347adcb5}{RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOD}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a1706138002a8ae4df4d097046e3fed65}{RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOD\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em GPIOD clock reset \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_abbeb4903fa57bd2fc5114eceeff44913}{RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOE\+\_\+\+Pos}}~(4)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a408d02ad06d924f7261a9c43e50e4a35}{RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOE}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_abbeb4903fa57bd2fc5114eceeff44913}{RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em GPIOE clock reset \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_abe917c6e9fc4fe954e1812435045f3b5}{RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOF\+\_\+\+Pos}}~(5)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a05023e311b7266cc76b97c2c04d8c1b0}{RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOF}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_abe917c6e9fc4fe954e1812435045f3b5}{RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOF\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em GPIOF clock reset \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a4ed71d39904ca77396a269302375b105}{RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOG\+\_\+\+Pos}}~(6)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a1edd5c08b4ed484aff02c88dc2c7ddfb}{RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOG}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a4ed71d39904ca77396a269302375b105}{RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOG\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em GPIOG clock reset \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_acee4ac22323f24900af8f38556778150}{RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOH\+\_\+\+Pos}}~(7)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a06ba8080047c81d1e2a73bc81a597b6b}{RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOH}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_acee4ac22323f24900af8f38556778150}{RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOH\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em GPIOH clock reset \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_aab0c26fd902503053f81ace4ce7a1479}{RCC\+\_\+\+AHBRSTR\+\_\+\+SDIO\+\_\+\+Pos}}~(10)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a40bb8718a36c4c723cc90d8d25b93742}{RCC\+\_\+\+AHBRSTR\+\_\+\+SDIO}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_aab0c26fd902503053f81ace4ce7a1479}{RCC\+\_\+\+AHBRSTR\+\_\+\+SDIO\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em SDIO clock reset \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a24fd2f90e6834e3a06c48116c4e78c30}{RCC\+\_\+\+AHBRSTR\+\_\+\+CRC\+\_\+\+Pos}}~(12)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a2ec0561cae50c9a628e37ad92ef9d06a}{RCC\+\_\+\+AHBRSTR\+\_\+\+CRC}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a24fd2f90e6834e3a06c48116c4e78c30}{RCC\+\_\+\+AHBRSTR\+\_\+\+CRC\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em CRC clock reset \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a16b6ccd36808fd78c73f255c7dd60e7e}{RCC\+\_\+\+AHBRSTR\+\_\+\+DMA1\+\_\+\+Pos}}~(21)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ad25ab10c3edbdb6eda3834e073acf2fe}{RCC\+\_\+\+AHBRSTR\+\_\+\+DMA1}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a16b6ccd36808fd78c73f255c7dd60e7e}{RCC\+\_\+\+AHBRSTR\+\_\+\+DMA1\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em DMA1 clock reset \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a34943659e9ce0734c11126d442885cef}{RCC\+\_\+\+AHBRSTR\+\_\+\+DMA2\+\_\+\+Pos}}~(22)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_adf87ebf06bf4fb69daf872cdfa30605b}{RCC\+\_\+\+AHBRSTR\+\_\+\+DMA2}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a34943659e9ce0734c11126d442885cef}{RCC\+\_\+\+AHBRSTR\+\_\+\+DMA2\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em DMA2 clock reset \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ada2384fc4fcef5b44aff64b74a7336a3}{RCC\+\_\+\+AHBRSTR\+\_\+\+ETHMAC\+\_\+\+Pos}}~(25)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a786b4dd7c020a10cc6aacb3f2077d37e}{RCC\+\_\+\+AHBRSTR\+\_\+\+ETHMAC}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ada2384fc4fcef5b44aff64b74a7336a3}{RCC\+\_\+\+AHBRSTR\+\_\+\+ETHMAC\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em ETHMAC clock reset ///////////////////////////////////////////////////////////////////////////// \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a1c6dbb7930ad9c6856732c20900f039b}{RCC\+\_\+\+SYSCFG\+\_\+\+PROGCHECKEN\+\_\+\+Pos}}~(0)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a50c3167ce01b01a8cef5d486c24279b1}{RCC\+\_\+\+SYSCFG\+\_\+\+PROGCHECKEN}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a1c6dbb7930ad9c6856732c20900f039b}{RCC\+\_\+\+SYSCFG\+\_\+\+PROGCHECKEN\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Whether to check the number in Flash when writing to Flash \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_aa7b40f15c8a1ddbe381ac1000700d0da}{RCC\+\_\+\+SYSCFG\+\_\+\+SECTOR1\+KCFG\+\_\+\+Pos}}~(1)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a11ff6b9790f3a8967d770ec44424aaf6}{RCC\+\_\+\+SYSCFG\+\_\+\+SECTOR1\+KCFG}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_aa7b40f15c8a1ddbe381ac1000700d0da}{RCC\+\_\+\+SYSCFG\+\_\+\+SECTOR1\+KCFG\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em The size of the Flash page when erased. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_acb6b3afa45427ee0f9f638e23706833e}{RCC\+\_\+\+SYSCFG\+\_\+\+DATAPREFETCH\+\_\+\+Pos}}~(2)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ae46e25962debc1c92b3b925497d6d3d0}{RCC\+\_\+\+SYSCFG\+\_\+\+DATAPREFETCH}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_acb6b3afa45427ee0f9f638e23706833e}{RCC\+\_\+\+SYSCFG\+\_\+\+DATAPREFETCH\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em DATA prefetch module enable bit \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a1293a79d5bc2307b05a24cf97f490bb3}{RCC\+\_\+\+SYSCFG\+\_\+\+PAD\+\_\+\+OSC\+\_\+\+TRIM\+\_\+\+Pos}}~(8)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_abecbbef51aabb809cbb94f73f2bbdda7}{RCC\+\_\+\+SYSCFG\+\_\+\+PAD\+\_\+\+OSC\+\_\+\+TRIM}}~(0x1\+FU $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a1293a79d5bc2307b05a24cf97f490bb3}{RCC\+\_\+\+SYSCFG\+\_\+\+PAD\+\_\+\+OSC\+\_\+\+TRIM\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Calibration value of external crystal vibration \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_aeaf61a0879435e951631b1671c1ded3c}{RCC\+\_\+\+SYSCFG\+\_\+\+OSC\+\_\+\+LPFEN\+\_\+\+Pos}}~(14)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a530f27df32f43e5025fdd09b015ef874}{RCC\+\_\+\+SYSCFG\+\_\+\+OSC\+\_\+\+LPFEN}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_aeaf61a0879435e951631b1671c1ded3c}{RCC\+\_\+\+SYSCFG\+\_\+\+OSC\+\_\+\+LPFEN\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em External crystal oscillator low pass filtering enables ~\newline
 ///////////////////////////////////////////////////////////////////////////// \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a4ab22d095d80a414fc5d0da868366370}{RCC\+\_\+\+CFGR2\+\_\+\+TIMADVCKSEL\+\_\+\+Pos}}~(1)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_affab5771af99043711b76f4535129f69}{RCC\+\_\+\+CFGR2\+\_\+\+TIMADVCKSEL}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a4ab22d095d80a414fc5d0da868366370}{RCC\+\_\+\+CFGR2\+\_\+\+TIMADVCKSEL\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em TIMADV\+\_\+\+CKSEL \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a3404f972beda52c3fde87250117061d9}{RCC\+\_\+\+CFGR2\+\_\+\+TIMADV\+\_\+\+PRE\+\_\+\+Pos}}~(1)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a4e803756398fa2f8f557687e2f36539c}{RCC\+\_\+\+CFGR2\+\_\+\+TIMADV\+\_\+\+PRE}}~(0x07U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a3404f972beda52c3fde87250117061d9}{RCC\+\_\+\+CFGR2\+\_\+\+TIMADV\+\_\+\+PRE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em SYSCLK\textquotesingle{}s advance points are controlled by the software Frequency coefficient \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a667595e226c5add3c337b0af257ada57}{RCC\+\_\+\+CFGR2\+\_\+\+FSMC\+\_\+\+PRE\+\_\+\+Pos}}~(8)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a6e2fdcc7751e19917ef7ae6b87c09e50}{RCC\+\_\+\+CFGR2\+\_\+\+FSMC\+\_\+\+PRE}}~(0x1\+FU $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a667595e226c5add3c337b0af257ada57}{RCC\+\_\+\+CFGR2\+\_\+\+FSMC\+\_\+\+PRE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em FSMC Output clock frequency division factor \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a7f2b4c4903761c7f264574fa831f5331}{RCC\+\_\+\+CFGR2\+\_\+\+APB1\+\_\+\+CLK\+\_\+\+HV\+\_\+\+PRE\+\_\+\+Pos}}~(16)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a2d3768faff9e2754580375289554b6f1}{RCC\+\_\+\+CFGR2\+\_\+\+APB1\+\_\+\+CLK\+\_\+\+HV\+\_\+\+PRE}}~(0x0\+FU $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a7f2b4c4903761c7f264574fa831f5331}{RCC\+\_\+\+CFGR2\+\_\+\+APB1\+\_\+\+CLK\+\_\+\+HV\+\_\+\+PRE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em APB1 Output clock frequency division factor ///////////////////////////////////////////////////////////////////////////// \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a3c54154a16dfe04c787ac4fb3b241549}{RCC\+\_\+\+ICSCR\+\_\+\+TIME\+\_\+\+CRS\+\_\+\+SEL\+\_\+\+Pos}}~(0)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a40da70bd275d7364e3e42a0c8cc84937}{RCC\+\_\+\+ICSCR\+\_\+\+TIME\+\_\+\+CRS\+\_\+\+SEL}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a3c54154a16dfe04c787ac4fb3b241549}{RCC\+\_\+\+ICSCR\+\_\+\+TIME\+\_\+\+CRS\+\_\+\+SEL\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Whether to use the CRS module as source \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a5dd07dc257752020926a913bc53ec808}{RCC\+\_\+\+ICSCR\+\_\+\+HSI\+\_\+\+CAL\+\_\+\+SEL\+\_\+\+Pos}}~(11)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a64f6ce1dcce42c05becb71d7962469d1}{RCC\+\_\+\+ICSCR\+\_\+\+HSI\+\_\+\+CAL\+\_\+\+SEL}}~(0x1\+FU $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a5dd07dc257752020926a913bc53ec808}{RCC\+\_\+\+ICSCR\+\_\+\+HSI\+\_\+\+CAL\+\_\+\+SEL\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Select the internal high speed clock calibration value \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_aa8a45eeb6a025f84e7e2964c002b4d9b}{RCC\+\_\+\+ICSCR\+\_\+\+HSI\+\_\+\+CAL\+\_\+\+SFT\+\_\+\+Pos}}~(16)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a83f7c809724ea060827415552c1c63bb}{RCC\+\_\+\+ICSCR\+\_\+\+HSI\+\_\+\+CAL\+\_\+\+SFT}}~(0x3\+FU $<$$<$ \mbox{\hyperlink{reg__rcc_8h_aa8a45eeb6a025f84e7e2964c002b4d9b}{RCC\+\_\+\+ICSCR\+\_\+\+HSI\+\_\+\+CAL\+\_\+\+SFT\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Internal high-\/speed clock calibration ///////////////////////////////////////////////////////////////////////////// \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ae44f5b0b3eaa9d6f11eac2a8b1328cd7}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+Pos}}~(0)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a92cb53ea81d2c47537eb217cc6659a2e}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ae44f5b0b3eaa9d6f11eac2a8b1328cd7}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em PLL entry clock source \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_adbf7d741500d789c01a51f76d49f0cc2}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLXTPRE\+\_\+\+Pos}}~(1)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a688964adc7a4a2b8a83464cc0b5f026f}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLXTPRE}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_adbf7d741500d789c01a51f76d49f0cc2}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLXTPRE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em HSE divider for PLL entry \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a34260cdf0a5844d6a15c0010a5b822f3}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL\+\_\+\+ICTRL\+\_\+\+Pos}}~(2)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ad0c5fce40639bc270cf05df3c9c9dab5}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL\+\_\+\+ICTRL}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a34260cdf0a5844d6a15c0010a5b822f3}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL\+\_\+\+ICTRL\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em PLL CP current control signals \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a0d1448e3c3aa504d5e282dc8b4db8fff}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL\+\_\+\+LDS\+\_\+\+Pos}}~(4)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a0c0d12c8653cb335be37e2063b313082}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL\+\_\+\+LDS}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a0d1448e3c3aa504d5e282dc8b4db8fff}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL\+\_\+\+LDS\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em PLL lock detector accuracy select \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_afee85633cdd348752c941efb7a57ae4d}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL\+\_\+\+DP\+\_\+\+Pos}}~(8)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a6afbbbdea7ade5c6343886afb45fb41a}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL\+\_\+\+DP}}~(0x07U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_afee85633cdd348752c941efb7a57ae4d}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL\+\_\+\+DP\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em PLL divider factor DP \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_ae05cb1a1054014a63f9aba06b60baeee}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL\+\_\+\+DN\+\_\+\+Pos}}~(16)
\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a75a60f299b808c6481da3f3928ef1be2}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL\+\_\+\+DN}}~(0x7\+FU $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ae05cb1a1054014a63f9aba06b60baeee}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL\+\_\+\+DN\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em PLL divider factor DN ///////////////////////////////////////////////////////////////////////////// \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a82a6e42194bd64b187dc74ecf32d5b9b}{RCC\+\_\+\+HSIDLY\+\_\+\+HSI\+\_\+\+EQU\+\_\+\+CNT}}~(0x\+FFU)
\begin{DoxyCompactList}\small\item\em HSI delay time ///////////////////////////////////////////////////////////////////////////// \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_a154d62c9e4c73026fb5b3593cd5d10f6}{RCC\+\_\+\+HSEDLY\+\_\+\+HSI\+\_\+\+EQU\+\_\+\+CNT}}~(0x\+FFFFU)
\begin{DoxyCompactList}\small\item\em HSE delay time ///////////////////////////////////////////////////////////////////////////// \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__rcc_8h_afc549501ab2ee5a07fd6ddcdf516f9e0}{RCC\+\_\+\+PLLDLY\+\_\+\+HSI\+\_\+\+EQU\+\_\+\+CNT}}~(0x\+FFU)
\begin{DoxyCompactList}\small\item\em PLL delay time \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{详细描述}
THIS FILE CONTAINS ALL THE FUNCTIONS PROTOTYPES FOR THE SERIES OF MM32 FIRMWARE LIBRARY. 

\begin{DoxyAuthor}{作者}
AE TEAM 
\end{DoxyAuthor}
\begin{DoxyAttention}{注意}

\end{DoxyAttention}
THE EXISTING FIRMWARE IS ONLY FOR REFERENCE, WHICH IS DESIGNED TO PROVIDE CUSTOMERS WITH CODING INFORMATION ABOUT THEIR PRODUCTS SO THEY CAN SAVE TIME. THEREFORE, MINDMOTION SHALL NOT BE LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES ABOUT ANY CLAIMS ARISING OUT OF THE CONTENT OF SUCH HARDWARE AND/\+OR THE USE OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH PRODUCTS MADE BY CUSTOMERS.

\doxysubsubsection*{\begin{center} COPYRIGHT MINDMOTION \end{center} }

在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 中定义.



\doxysubsection{宏定义说明}
\mbox{\Hypertarget{reg__rcc_8h_a74944438a086975793d26ae48d5882d4}\label{reg__rcc_8h_a74944438a086975793d26ae48d5882d4}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC@{RCC}}
\index{RCC@{RCC}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC}{RCC}}
{\footnotesize\ttfamily \#define RCC~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}}$\ast$) \mbox{\hyperlink{reg__rcc_8h_a0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})}



RCC type pointer Definition 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00092}{92}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a9b838f5483705a0ae0f43d74d93d4628}\label{reg__rcc_8h_a9b838f5483705a0ae0f43d74d93d4628}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHB2ENR\_USBFS@{RCC\_AHB2ENR\_USBFS}}
\index{RCC\_AHB2ENR\_USBFS@{RCC\_AHB2ENR\_USBFS}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB2ENR\_USBFS}{RCC\_AHB2ENR\_USBFS}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB2\+ENR\+\_\+\+USBFS~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a3e687ff4770f814b8d2531a03340c2ec}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+USBFS\+\_\+\+Pos}})}



USBFS reset 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00363}{363}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a3e687ff4770f814b8d2531a03340c2ec}\label{reg__rcc_8h_a3e687ff4770f814b8d2531a03340c2ec}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHB2ENR\_USBFS\_Pos@{RCC\_AHB2ENR\_USBFS\_Pos}}
\index{RCC\_AHB2ENR\_USBFS\_Pos@{RCC\_AHB2ENR\_USBFS\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB2ENR\_USBFS\_Pos}{RCC\_AHB2ENR\_USBFS\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB2\+ENR\+\_\+\+USBFS\+\_\+\+Pos~(7)}



RCC\+\_\+\+AHB2\+ENR Register Bit Definition 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00362}{362}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ae3b60a94cac5848c7118951de2f7436d}\label{reg__rcc_8h_ae3b60a94cac5848c7118951de2f7436d}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHB2RSTR\_USBFS@{RCC\_AHB2RSTR\_USBFS}}
\index{RCC\_AHB2RSTR\_USBFS@{RCC\_AHB2RSTR\_USBFS}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB2RSTR\_USBFS}{RCC\_AHB2RSTR\_USBFS}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB2\+RSTR\+\_\+\+USBFS~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a74bf9e6e1c092c3e60ed762fe17d8c11}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+USBFS\+\_\+\+Pos}})}



USBFS reset ///////////////////////////////////////////////////////////////////////////// 

RCC\+\_\+\+AHB3\+ENR Register Bit Definition 

在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00355}{355}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a74bf9e6e1c092c3e60ed762fe17d8c11}\label{reg__rcc_8h_a74bf9e6e1c092c3e60ed762fe17d8c11}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHB2RSTR\_USBFS\_Pos@{RCC\_AHB2RSTR\_USBFS\_Pos}}
\index{RCC\_AHB2RSTR\_USBFS\_Pos@{RCC\_AHB2RSTR\_USBFS\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB2RSTR\_USBFS\_Pos}{RCC\_AHB2RSTR\_USBFS\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB2\+RSTR\+\_\+\+USBFS\+\_\+\+Pos~(7)}



RCC\+\_\+\+AHB2\+RSTR Register Bit Definition 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00351}{351}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_adc426ddaf42d93aa14a3275e5df447fd}\label{reg__rcc_8h_adc426ddaf42d93aa14a3275e5df447fd}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHB3ENR\_FSMC@{RCC\_AHB3ENR\_FSMC}}
\index{RCC\_AHB3ENR\_FSMC@{RCC\_AHB3ENR\_FSMC}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB3ENR\_FSMC}{RCC\_AHB3ENR\_FSMC}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB3\+ENR\+\_\+\+FSMC~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a898b33e808be0802efb19e81fde2510c}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+FSMC\+\_\+\+Pos}})}



FSMC reset 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00357}{357}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a898b33e808be0802efb19e81fde2510c}\label{reg__rcc_8h_a898b33e808be0802efb19e81fde2510c}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHB3ENR\_FSMC\_Pos@{RCC\_AHB3ENR\_FSMC\_Pos}}
\index{RCC\_AHB3ENR\_FSMC\_Pos@{RCC\_AHB3ENR\_FSMC\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB3ENR\_FSMC\_Pos}{RCC\_AHB3ENR\_FSMC\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB3\+ENR\+\_\+\+FSMC\+\_\+\+Pos~(0)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00356}{356}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a0f1f3de9cbcc9d32216114f8b13779ab}\label{reg__rcc_8h_a0f1f3de9cbcc9d32216114f8b13779ab}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHB3RSTR\_FSMC@{RCC\_AHB3RSTR\_FSMC}}
\index{RCC\_AHB3RSTR\_FSMC@{RCC\_AHB3RSTR\_FSMC}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB3RSTR\_FSMC}{RCC\_AHB3RSTR\_FSMC}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB3\+RSTR\+\_\+\+FSMC~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a19defd866f988d33f441496509ee24ac}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+FSMC\+\_\+\+Pos}})}



FSMC reset 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00289}{289}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a19defd866f988d33f441496509ee24ac}\label{reg__rcc_8h_a19defd866f988d33f441496509ee24ac}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHB3RSTR\_FSMC\_Pos@{RCC\_AHB3RSTR\_FSMC\_Pos}}
\index{RCC\_AHB3RSTR\_FSMC\_Pos@{RCC\_AHB3RSTR\_FSMC\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB3RSTR\_FSMC\_Pos}{RCC\_AHB3RSTR\_FSMC\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB3\+RSTR\+\_\+\+FSMC\+\_\+\+Pos~(0)}



RCC\+\_\+\+AHB3\+RSTR Register Bit Definition 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00288}{288}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a5730e02f9a146cb9a3fb72f5ccafc2df}\label{reg__rcc_8h_a5730e02f9a146cb9a3fb72f5ccafc2df}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBENR\_CRC@{RCC\_AHBENR\_CRC}}
\index{RCC\_AHBENR\_CRC@{RCC\_AHBENR\_CRC}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBENR\_CRC}{RCC\_AHBENR\_CRC}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBENR\+\_\+\+CRC~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a80fbec412d768b4bce98d2e8b9bdc676}{RCC\+\_\+\+AHBENR\+\_\+\+CRC\+\_\+\+Pos}})}



CRC clock enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00390}{390}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a80fbec412d768b4bce98d2e8b9bdc676}\label{reg__rcc_8h_a80fbec412d768b4bce98d2e8b9bdc676}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBENR\_CRC\_Pos@{RCC\_AHBENR\_CRC\_Pos}}
\index{RCC\_AHBENR\_CRC\_Pos@{RCC\_AHBENR\_CRC\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBENR\_CRC\_Pos}{RCC\_AHBENR\_CRC\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBENR\+\_\+\+CRC\+\_\+\+Pos~(12)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00389}{389}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a7ec81fdd105aa47448923b76f917ee21}\label{reg__rcc_8h_a7ec81fdd105aa47448923b76f917ee21}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBENR\_DMA1@{RCC\_AHBENR\_DMA1}}
\index{RCC\_AHBENR\_DMA1@{RCC\_AHBENR\_DMA1}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBENR\_DMA1}{RCC\_AHBENR\_DMA1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBENR\+\_\+\+DMA1~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a2c90f77ac01cf0f1757307cff9d887a5}{RCC\+\_\+\+AHBENR\+\_\+\+DMA1\+\_\+\+Pos}})}



DMA1 clock enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00396}{396}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a2c90f77ac01cf0f1757307cff9d887a5}\label{reg__rcc_8h_a2c90f77ac01cf0f1757307cff9d887a5}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBENR\_DMA1\_Pos@{RCC\_AHBENR\_DMA1\_Pos}}
\index{RCC\_AHBENR\_DMA1\_Pos@{RCC\_AHBENR\_DMA1\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBENR\_DMA1\_Pos}{RCC\_AHBENR\_DMA1\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBENR\+\_\+\+DMA1\+\_\+\+Pos~(21)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00395}{395}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ac9b6fdb412b30536f23de597d08004c9}\label{reg__rcc_8h_ac9b6fdb412b30536f23de597d08004c9}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBENR\_DMA2@{RCC\_AHBENR\_DMA2}}
\index{RCC\_AHBENR\_DMA2@{RCC\_AHBENR\_DMA2}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBENR\_DMA2}{RCC\_AHBENR\_DMA2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBENR\+\_\+\+DMA2~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a2339a4388632ecb39ef8985ce4a8d175}{RCC\+\_\+\+AHBENR\+\_\+\+DMA2\+\_\+\+Pos}})}



DMA2 clock enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00398}{398}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a2339a4388632ecb39ef8985ce4a8d175}\label{reg__rcc_8h_a2339a4388632ecb39ef8985ce4a8d175}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBENR\_DMA2\_Pos@{RCC\_AHBENR\_DMA2\_Pos}}
\index{RCC\_AHBENR\_DMA2\_Pos@{RCC\_AHBENR\_DMA2\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBENR\_DMA2\_Pos}{RCC\_AHBENR\_DMA2\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBENR\+\_\+\+DMA2\+\_\+\+Pos~(22)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00397}{397}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a5905284b3a01a09d67ecfafacd51afe2}\label{reg__rcc_8h_a5905284b3a01a09d67ecfafacd51afe2}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBENR\_ETHMAC@{RCC\_AHBENR\_ETHMAC}}
\index{RCC\_AHBENR\_ETHMAC@{RCC\_AHBENR\_ETHMAC}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBENR\_ETHMAC}{RCC\_AHBENR\_ETHMAC}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBENR\+\_\+\+ETHMAC~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a20774eefa252c6f3d522c0ef44c3ed10}{RCC\+\_\+\+AHBENR\+\_\+\+ETHMAC\+\_\+\+Pos}})}



ETHMAC clock enable ///////////////////////////////////////////////////////////////////////////// 

RCC\+\_\+\+APB2\+ENR Register Bit Definition 

在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00403}{403}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a20774eefa252c6f3d522c0ef44c3ed10}\label{reg__rcc_8h_a20774eefa252c6f3d522c0ef44c3ed10}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBENR\_ETHMAC\_Pos@{RCC\_AHBENR\_ETHMAC\_Pos}}
\index{RCC\_AHBENR\_ETHMAC\_Pos@{RCC\_AHBENR\_ETHMAC\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBENR\_ETHMAC\_Pos}{RCC\_AHBENR\_ETHMAC\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBENR\+\_\+\+ETHMAC\+\_\+\+Pos~(25)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00399}{399}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_aa1f791b542a9dbee666a9ee9f965c794}\label{reg__rcc_8h_aa1f791b542a9dbee666a9ee9f965c794}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBENR\_FLASH@{RCC\_AHBENR\_FLASH}}
\index{RCC\_AHBENR\_FLASH@{RCC\_AHBENR\_FLASH}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBENR\_FLASH}{RCC\_AHBENR\_FLASH}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBENR\+\_\+\+FLASH~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a36e76a2415b2cb1232c8a951b43b7c24}{RCC\+\_\+\+AHBENR\+\_\+\+FLASH\+\_\+\+Pos}})}



FLASH clock enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00392}{392}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a36e76a2415b2cb1232c8a951b43b7c24}\label{reg__rcc_8h_a36e76a2415b2cb1232c8a951b43b7c24}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBENR\_FLASH\_Pos@{RCC\_AHBENR\_FLASH\_Pos}}
\index{RCC\_AHBENR\_FLASH\_Pos@{RCC\_AHBENR\_FLASH\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBENR\_FLASH\_Pos}{RCC\_AHBENR\_FLASH\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBENR\+\_\+\+FLASH\+\_\+\+Pos~(13)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00391}{391}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a0f97885a2aedb2eff45d8488a9ff2ceb}\label{reg__rcc_8h_a0f97885a2aedb2eff45d8488a9ff2ceb}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBENR\_GPIOA@{RCC\_AHBENR\_GPIOA}}
\index{RCC\_AHBENR\_GPIOA@{RCC\_AHBENR\_GPIOA}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBENR\_GPIOA}{RCC\_AHBENR\_GPIOA}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBENR\+\_\+\+GPIOA~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a5ad3769236bb894b82a5a8e19fcb5c99}{RCC\+\_\+\+AHBENR\+\_\+\+GPIOA\+\_\+\+Pos}})}



GPIOA clock enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00372}{372}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a5ad3769236bb894b82a5a8e19fcb5c99}\label{reg__rcc_8h_a5ad3769236bb894b82a5a8e19fcb5c99}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBENR\_GPIOA\_Pos@{RCC\_AHBENR\_GPIOA\_Pos}}
\index{RCC\_AHBENR\_GPIOA\_Pos@{RCC\_AHBENR\_GPIOA\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBENR\_GPIOA\_Pos}{RCC\_AHBENR\_GPIOA\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBENR\+\_\+\+GPIOA\+\_\+\+Pos~(0)}



RCC\+\_\+\+AHBENR Register Bit Definition 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00371}{371}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a13c8a7851b0752ecb279bd9aa75eeeb0}\label{reg__rcc_8h_a13c8a7851b0752ecb279bd9aa75eeeb0}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBENR\_GPIOB@{RCC\_AHBENR\_GPIOB}}
\index{RCC\_AHBENR\_GPIOB@{RCC\_AHBENR\_GPIOB}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBENR\_GPIOB}{RCC\_AHBENR\_GPIOB}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBENR\+\_\+\+GPIOB~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ac76c74000f8ea6354c53566db5bd90a6}{RCC\+\_\+\+AHBENR\+\_\+\+GPIOB\+\_\+\+Pos}})}



GPIOB clock enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00374}{374}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ac76c74000f8ea6354c53566db5bd90a6}\label{reg__rcc_8h_ac76c74000f8ea6354c53566db5bd90a6}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBENR\_GPIOB\_Pos@{RCC\_AHBENR\_GPIOB\_Pos}}
\index{RCC\_AHBENR\_GPIOB\_Pos@{RCC\_AHBENR\_GPIOB\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBENR\_GPIOB\_Pos}{RCC\_AHBENR\_GPIOB\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBENR\+\_\+\+GPIOB\+\_\+\+Pos~(1)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00373}{373}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_af6b45402c79ec30f54cd638a9c71196f}\label{reg__rcc_8h_af6b45402c79ec30f54cd638a9c71196f}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBENR\_GPIOC@{RCC\_AHBENR\_GPIOC}}
\index{RCC\_AHBENR\_GPIOC@{RCC\_AHBENR\_GPIOC}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBENR\_GPIOC}{RCC\_AHBENR\_GPIOC}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBENR\+\_\+\+GPIOC~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a7783e3160b2d71da4a042dabc10f921d}{RCC\+\_\+\+AHBENR\+\_\+\+GPIOC\+\_\+\+Pos}})}



GPIOC clock enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00376}{376}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a7783e3160b2d71da4a042dabc10f921d}\label{reg__rcc_8h_a7783e3160b2d71da4a042dabc10f921d}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBENR\_GPIOC\_Pos@{RCC\_AHBENR\_GPIOC\_Pos}}
\index{RCC\_AHBENR\_GPIOC\_Pos@{RCC\_AHBENR\_GPIOC\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBENR\_GPIOC\_Pos}{RCC\_AHBENR\_GPIOC\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBENR\+\_\+\+GPIOC\+\_\+\+Pos~(2)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00375}{375}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a58fbce884120dc03c23af37ed4033cd9}\label{reg__rcc_8h_a58fbce884120dc03c23af37ed4033cd9}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBENR\_GPIOD@{RCC\_AHBENR\_GPIOD}}
\index{RCC\_AHBENR\_GPIOD@{RCC\_AHBENR\_GPIOD}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBENR\_GPIOD}{RCC\_AHBENR\_GPIOD}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBENR\+\_\+\+GPIOD~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a2b3d10684db12dd2b3e37c9814abe27c}{RCC\+\_\+\+AHBENR\+\_\+\+GPIOD\+\_\+\+Pos}})}



GPIOD clock enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00378}{378}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a2b3d10684db12dd2b3e37c9814abe27c}\label{reg__rcc_8h_a2b3d10684db12dd2b3e37c9814abe27c}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBENR\_GPIOD\_Pos@{RCC\_AHBENR\_GPIOD\_Pos}}
\index{RCC\_AHBENR\_GPIOD\_Pos@{RCC\_AHBENR\_GPIOD\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBENR\_GPIOD\_Pos}{RCC\_AHBENR\_GPIOD\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBENR\+\_\+\+GPIOD\+\_\+\+Pos~(3)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00377}{377}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ac260a71f4a9a5b1881a037116d7b683c}\label{reg__rcc_8h_ac260a71f4a9a5b1881a037116d7b683c}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBENR\_GPIOE@{RCC\_AHBENR\_GPIOE}}
\index{RCC\_AHBENR\_GPIOE@{RCC\_AHBENR\_GPIOE}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBENR\_GPIOE}{RCC\_AHBENR\_GPIOE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBENR\+\_\+\+GPIOE~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a49fdbb74560f8bb41521bdb63b004034}{RCC\+\_\+\+AHBENR\+\_\+\+GPIOE\+\_\+\+Pos}})}



GPIOE clock enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00380}{380}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a49fdbb74560f8bb41521bdb63b004034}\label{reg__rcc_8h_a49fdbb74560f8bb41521bdb63b004034}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBENR\_GPIOE\_Pos@{RCC\_AHBENR\_GPIOE\_Pos}}
\index{RCC\_AHBENR\_GPIOE\_Pos@{RCC\_AHBENR\_GPIOE\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBENR\_GPIOE\_Pos}{RCC\_AHBENR\_GPIOE\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBENR\+\_\+\+GPIOE\+\_\+\+Pos~(4)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00379}{379}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ada674d5d4a4115475625d242ae93eb7d}\label{reg__rcc_8h_ada674d5d4a4115475625d242ae93eb7d}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBENR\_GPIOF@{RCC\_AHBENR\_GPIOF}}
\index{RCC\_AHBENR\_GPIOF@{RCC\_AHBENR\_GPIOF}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBENR\_GPIOF}{RCC\_AHBENR\_GPIOF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBENR\+\_\+\+GPIOF~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a6f2e4b1a8678bbcabcaacf0445b2f543}{RCC\+\_\+\+AHBENR\+\_\+\+GPIOF\+\_\+\+Pos}})}



GPIOF clock enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00382}{382}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a6f2e4b1a8678bbcabcaacf0445b2f543}\label{reg__rcc_8h_a6f2e4b1a8678bbcabcaacf0445b2f543}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBENR\_GPIOF\_Pos@{RCC\_AHBENR\_GPIOF\_Pos}}
\index{RCC\_AHBENR\_GPIOF\_Pos@{RCC\_AHBENR\_GPIOF\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBENR\_GPIOF\_Pos}{RCC\_AHBENR\_GPIOF\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBENR\+\_\+\+GPIOF\+\_\+\+Pos~(5)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00381}{381}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_aebe6850dc1f7d8942d9a664541cbb6b9}\label{reg__rcc_8h_aebe6850dc1f7d8942d9a664541cbb6b9}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBENR\_GPIOG@{RCC\_AHBENR\_GPIOG}}
\index{RCC\_AHBENR\_GPIOG@{RCC\_AHBENR\_GPIOG}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBENR\_GPIOG}{RCC\_AHBENR\_GPIOG}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBENR\+\_\+\+GPIOG~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a065100d8953561b3828f822269f310a3}{RCC\+\_\+\+AHBENR\+\_\+\+GPIOG\+\_\+\+Pos}})}



GPIOG clock enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00384}{384}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a065100d8953561b3828f822269f310a3}\label{reg__rcc_8h_a065100d8953561b3828f822269f310a3}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBENR\_GPIOG\_Pos@{RCC\_AHBENR\_GPIOG\_Pos}}
\index{RCC\_AHBENR\_GPIOG\_Pos@{RCC\_AHBENR\_GPIOG\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBENR\_GPIOG\_Pos}{RCC\_AHBENR\_GPIOG\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBENR\+\_\+\+GPIOG\+\_\+\+Pos~(6)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00383}{383}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_acd6b2caafc38a31cc1e67728b91c9804}\label{reg__rcc_8h_acd6b2caafc38a31cc1e67728b91c9804}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBENR\_GPIOH@{RCC\_AHBENR\_GPIOH}}
\index{RCC\_AHBENR\_GPIOH@{RCC\_AHBENR\_GPIOH}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBENR\_GPIOH}{RCC\_AHBENR\_GPIOH}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBENR\+\_\+\+GPIOH~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a28bb410bf48e69555606a43402735cc9}{RCC\+\_\+\+AHBENR\+\_\+\+GPIOH\+\_\+\+Pos}})}



GPIOH clock enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00386}{386}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a28bb410bf48e69555606a43402735cc9}\label{reg__rcc_8h_a28bb410bf48e69555606a43402735cc9}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBENR\_GPIOH\_Pos@{RCC\_AHBENR\_GPIOH\_Pos}}
\index{RCC\_AHBENR\_GPIOH\_Pos@{RCC\_AHBENR\_GPIOH\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBENR\_GPIOH\_Pos}{RCC\_AHBENR\_GPIOH\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBENR\+\_\+\+GPIOH\+\_\+\+Pos~(7)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00385}{385}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ad8aaabe0b4fd4a4ddd08a76574df24bf}\label{reg__rcc_8h_ad8aaabe0b4fd4a4ddd08a76574df24bf}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBENR\_SDIO@{RCC\_AHBENR\_SDIO}}
\index{RCC\_AHBENR\_SDIO@{RCC\_AHBENR\_SDIO}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBENR\_SDIO}{RCC\_AHBENR\_SDIO}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBENR\+\_\+\+SDIO~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_acc60dd1d2ecb6f39ad7ca96a7f0b26c8}{RCC\+\_\+\+AHBENR\+\_\+\+SDIO\+\_\+\+Pos}})}



SDIO clock enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00388}{388}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_acc60dd1d2ecb6f39ad7ca96a7f0b26c8}\label{reg__rcc_8h_acc60dd1d2ecb6f39ad7ca96a7f0b26c8}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBENR\_SDIO\_Pos@{RCC\_AHBENR\_SDIO\_Pos}}
\index{RCC\_AHBENR\_SDIO\_Pos@{RCC\_AHBENR\_SDIO\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBENR\_SDIO\_Pos}{RCC\_AHBENR\_SDIO\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBENR\+\_\+\+SDIO\+\_\+\+Pos~(10)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00387}{387}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a7ff05a06c5f4f8ac2a33043a60630bb5}\label{reg__rcc_8h_a7ff05a06c5f4f8ac2a33043a60630bb5}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBENR\_SRAM@{RCC\_AHBENR\_SRAM}}
\index{RCC\_AHBENR\_SRAM@{RCC\_AHBENR\_SRAM}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBENR\_SRAM}{RCC\_AHBENR\_SRAM}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBENR\+\_\+\+SRAM~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a9a4d4cf429c8ee37d0db3c579260af32}{RCC\+\_\+\+AHBENR\+\_\+\+SRAM\+\_\+\+Pos}})}



SRAM clock enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00394}{394}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a9a4d4cf429c8ee37d0db3c579260af32}\label{reg__rcc_8h_a9a4d4cf429c8ee37d0db3c579260af32}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBENR\_SRAM\_Pos@{RCC\_AHBENR\_SRAM\_Pos}}
\index{RCC\_AHBENR\_SRAM\_Pos@{RCC\_AHBENR\_SRAM\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBENR\_SRAM\_Pos}{RCC\_AHBENR\_SRAM\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBENR\+\_\+\+SRAM\+\_\+\+Pos~(14)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00393}{393}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a2ec0561cae50c9a628e37ad92ef9d06a}\label{reg__rcc_8h_a2ec0561cae50c9a628e37ad92ef9d06a}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBRSTR\_CRC@{RCC\_AHBRSTR\_CRC}}
\index{RCC\_AHBRSTR\_CRC@{RCC\_AHBRSTR\_CRC}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBRSTR\_CRC}{RCC\_AHBRSTR\_CRC}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBRSTR\+\_\+\+CRC~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a24fd2f90e6834e3a06c48116c4e78c30}{RCC\+\_\+\+AHBRSTR\+\_\+\+CRC\+\_\+\+Pos}})}



CRC clock reset 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00575}{575}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a24fd2f90e6834e3a06c48116c4e78c30}\label{reg__rcc_8h_a24fd2f90e6834e3a06c48116c4e78c30}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBRSTR\_CRC\_Pos@{RCC\_AHBRSTR\_CRC\_Pos}}
\index{RCC\_AHBRSTR\_CRC\_Pos@{RCC\_AHBRSTR\_CRC\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBRSTR\_CRC\_Pos}{RCC\_AHBRSTR\_CRC\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBRSTR\+\_\+\+CRC\+\_\+\+Pos~(12)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00574}{574}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ad25ab10c3edbdb6eda3834e073acf2fe}\label{reg__rcc_8h_ad25ab10c3edbdb6eda3834e073acf2fe}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBRSTR\_DMA1@{RCC\_AHBRSTR\_DMA1}}
\index{RCC\_AHBRSTR\_DMA1@{RCC\_AHBRSTR\_DMA1}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBRSTR\_DMA1}{RCC\_AHBRSTR\_DMA1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBRSTR\+\_\+\+DMA1~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a16b6ccd36808fd78c73f255c7dd60e7e}{RCC\+\_\+\+AHBRSTR\+\_\+\+DMA1\+\_\+\+Pos}})}



DMA1 clock reset 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00577}{577}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a16b6ccd36808fd78c73f255c7dd60e7e}\label{reg__rcc_8h_a16b6ccd36808fd78c73f255c7dd60e7e}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBRSTR\_DMA1\_Pos@{RCC\_AHBRSTR\_DMA1\_Pos}}
\index{RCC\_AHBRSTR\_DMA1\_Pos@{RCC\_AHBRSTR\_DMA1\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBRSTR\_DMA1\_Pos}{RCC\_AHBRSTR\_DMA1\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBRSTR\+\_\+\+DMA1\+\_\+\+Pos~(21)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00576}{576}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_adf87ebf06bf4fb69daf872cdfa30605b}\label{reg__rcc_8h_adf87ebf06bf4fb69daf872cdfa30605b}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBRSTR\_DMA2@{RCC\_AHBRSTR\_DMA2}}
\index{RCC\_AHBRSTR\_DMA2@{RCC\_AHBRSTR\_DMA2}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBRSTR\_DMA2}{RCC\_AHBRSTR\_DMA2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBRSTR\+\_\+\+DMA2~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a34943659e9ce0734c11126d442885cef}{RCC\+\_\+\+AHBRSTR\+\_\+\+DMA2\+\_\+\+Pos}})}



DMA2 clock reset 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00579}{579}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a34943659e9ce0734c11126d442885cef}\label{reg__rcc_8h_a34943659e9ce0734c11126d442885cef}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBRSTR\_DMA2\_Pos@{RCC\_AHBRSTR\_DMA2\_Pos}}
\index{RCC\_AHBRSTR\_DMA2\_Pos@{RCC\_AHBRSTR\_DMA2\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBRSTR\_DMA2\_Pos}{RCC\_AHBRSTR\_DMA2\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBRSTR\+\_\+\+DMA2\+\_\+\+Pos~(22)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00578}{578}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a786b4dd7c020a10cc6aacb3f2077d37e}\label{reg__rcc_8h_a786b4dd7c020a10cc6aacb3f2077d37e}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBRSTR\_ETHMAC@{RCC\_AHBRSTR\_ETHMAC}}
\index{RCC\_AHBRSTR\_ETHMAC@{RCC\_AHBRSTR\_ETHMAC}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBRSTR\_ETHMAC}{RCC\_AHBRSTR\_ETHMAC}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBRSTR\+\_\+\+ETHMAC~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ada2384fc4fcef5b44aff64b74a7336a3}{RCC\+\_\+\+AHBRSTR\+\_\+\+ETHMAC\+\_\+\+Pos}})}



ETHMAC clock reset ///////////////////////////////////////////////////////////////////////////// 

RCC\+\_\+\+SYSCFG Register Bit Definition 

在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00584}{584}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ada2384fc4fcef5b44aff64b74a7336a3}\label{reg__rcc_8h_ada2384fc4fcef5b44aff64b74a7336a3}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBRSTR\_ETHMAC\_Pos@{RCC\_AHBRSTR\_ETHMAC\_Pos}}
\index{RCC\_AHBRSTR\_ETHMAC\_Pos@{RCC\_AHBRSTR\_ETHMAC\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBRSTR\_ETHMAC\_Pos}{RCC\_AHBRSTR\_ETHMAC\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBRSTR\+\_\+\+ETHMAC\+\_\+\+Pos~(25)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00580}{580}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a325a00300919fc7f5254491f802e127e}\label{reg__rcc_8h_a325a00300919fc7f5254491f802e127e}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBRSTR\_GPIOA@{RCC\_AHBRSTR\_GPIOA}}
\index{RCC\_AHBRSTR\_GPIOA@{RCC\_AHBRSTR\_GPIOA}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBRSTR\_GPIOA}{RCC\_AHBRSTR\_GPIOA}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOA~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_abbb531a2aa1d3ff2db8a99453a126d1b}{RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOA\+\_\+\+Pos}})}



GPIOA clock reset 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00557}{557}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_abbb531a2aa1d3ff2db8a99453a126d1b}\label{reg__rcc_8h_abbb531a2aa1d3ff2db8a99453a126d1b}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBRSTR\_GPIOA\_Pos@{RCC\_AHBRSTR\_GPIOA\_Pos}}
\index{RCC\_AHBRSTR\_GPIOA\_Pos@{RCC\_AHBRSTR\_GPIOA\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBRSTR\_GPIOA\_Pos}{RCC\_AHBRSTR\_GPIOA\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOA\+\_\+\+Pos~(0)}



RCC\+\_\+\+AHBRSTR Register Bit Definition 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00556}{556}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a6a53114c72291002fd38cd876ee7b4d8}\label{reg__rcc_8h_a6a53114c72291002fd38cd876ee7b4d8}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBRSTR\_GPIOB@{RCC\_AHBRSTR\_GPIOB}}
\index{RCC\_AHBRSTR\_GPIOB@{RCC\_AHBRSTR\_GPIOB}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBRSTR\_GPIOB}{RCC\_AHBRSTR\_GPIOB}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOB~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_af69e3ba8c842f64c4d232882498936f8}{RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOB\+\_\+\+Pos}})}



GPIOB clock reset 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00559}{559}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_af69e3ba8c842f64c4d232882498936f8}\label{reg__rcc_8h_af69e3ba8c842f64c4d232882498936f8}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBRSTR\_GPIOB\_Pos@{RCC\_AHBRSTR\_GPIOB\_Pos}}
\index{RCC\_AHBRSTR\_GPIOB\_Pos@{RCC\_AHBRSTR\_GPIOB\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBRSTR\_GPIOB\_Pos}{RCC\_AHBRSTR\_GPIOB\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOB\+\_\+\+Pos~(1)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00558}{558}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a3d3c52b0dfe6090135ad0d3ebe51e892}\label{reg__rcc_8h_a3d3c52b0dfe6090135ad0d3ebe51e892}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBRSTR\_GPIOC@{RCC\_AHBRSTR\_GPIOC}}
\index{RCC\_AHBRSTR\_GPIOC@{RCC\_AHBRSTR\_GPIOC}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBRSTR\_GPIOC}{RCC\_AHBRSTR\_GPIOC}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOC~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a1a940736108e77db46135f9281108f54}{RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOC\+\_\+\+Pos}})}



GPIOC clock reset 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00561}{561}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a1a940736108e77db46135f9281108f54}\label{reg__rcc_8h_a1a940736108e77db46135f9281108f54}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBRSTR\_GPIOC\_Pos@{RCC\_AHBRSTR\_GPIOC\_Pos}}
\index{RCC\_AHBRSTR\_GPIOC\_Pos@{RCC\_AHBRSTR\_GPIOC\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBRSTR\_GPIOC\_Pos}{RCC\_AHBRSTR\_GPIOC\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOC\+\_\+\+Pos~(2)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00560}{560}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_aebfcbfe450a758bdfaf32387347adcb5}\label{reg__rcc_8h_aebfcbfe450a758bdfaf32387347adcb5}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBRSTR\_GPIOD@{RCC\_AHBRSTR\_GPIOD}}
\index{RCC\_AHBRSTR\_GPIOD@{RCC\_AHBRSTR\_GPIOD}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBRSTR\_GPIOD}{RCC\_AHBRSTR\_GPIOD}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOD~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a1706138002a8ae4df4d097046e3fed65}{RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOD\+\_\+\+Pos}})}



GPIOD clock reset 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00563}{563}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a1706138002a8ae4df4d097046e3fed65}\label{reg__rcc_8h_a1706138002a8ae4df4d097046e3fed65}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBRSTR\_GPIOD\_Pos@{RCC\_AHBRSTR\_GPIOD\_Pos}}
\index{RCC\_AHBRSTR\_GPIOD\_Pos@{RCC\_AHBRSTR\_GPIOD\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBRSTR\_GPIOD\_Pos}{RCC\_AHBRSTR\_GPIOD\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOD\+\_\+\+Pos~(3)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00562}{562}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a408d02ad06d924f7261a9c43e50e4a35}\label{reg__rcc_8h_a408d02ad06d924f7261a9c43e50e4a35}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBRSTR\_GPIOE@{RCC\_AHBRSTR\_GPIOE}}
\index{RCC\_AHBRSTR\_GPIOE@{RCC\_AHBRSTR\_GPIOE}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBRSTR\_GPIOE}{RCC\_AHBRSTR\_GPIOE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOE~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_abbeb4903fa57bd2fc5114eceeff44913}{RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOE\+\_\+\+Pos}})}



GPIOE clock reset 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00565}{565}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_abbeb4903fa57bd2fc5114eceeff44913}\label{reg__rcc_8h_abbeb4903fa57bd2fc5114eceeff44913}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBRSTR\_GPIOE\_Pos@{RCC\_AHBRSTR\_GPIOE\_Pos}}
\index{RCC\_AHBRSTR\_GPIOE\_Pos@{RCC\_AHBRSTR\_GPIOE\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBRSTR\_GPIOE\_Pos}{RCC\_AHBRSTR\_GPIOE\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOE\+\_\+\+Pos~(4)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00564}{564}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a05023e311b7266cc76b97c2c04d8c1b0}\label{reg__rcc_8h_a05023e311b7266cc76b97c2c04d8c1b0}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBRSTR\_GPIOF@{RCC\_AHBRSTR\_GPIOF}}
\index{RCC\_AHBRSTR\_GPIOF@{RCC\_AHBRSTR\_GPIOF}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBRSTR\_GPIOF}{RCC\_AHBRSTR\_GPIOF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOF~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_abe917c6e9fc4fe954e1812435045f3b5}{RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOF\+\_\+\+Pos}})}



GPIOF clock reset 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00567}{567}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_abe917c6e9fc4fe954e1812435045f3b5}\label{reg__rcc_8h_abe917c6e9fc4fe954e1812435045f3b5}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBRSTR\_GPIOF\_Pos@{RCC\_AHBRSTR\_GPIOF\_Pos}}
\index{RCC\_AHBRSTR\_GPIOF\_Pos@{RCC\_AHBRSTR\_GPIOF\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBRSTR\_GPIOF\_Pos}{RCC\_AHBRSTR\_GPIOF\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOF\+\_\+\+Pos~(5)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00566}{566}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a1edd5c08b4ed484aff02c88dc2c7ddfb}\label{reg__rcc_8h_a1edd5c08b4ed484aff02c88dc2c7ddfb}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBRSTR\_GPIOG@{RCC\_AHBRSTR\_GPIOG}}
\index{RCC\_AHBRSTR\_GPIOG@{RCC\_AHBRSTR\_GPIOG}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBRSTR\_GPIOG}{RCC\_AHBRSTR\_GPIOG}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOG~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a4ed71d39904ca77396a269302375b105}{RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOG\+\_\+\+Pos}})}



GPIOG clock reset 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00569}{569}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a4ed71d39904ca77396a269302375b105}\label{reg__rcc_8h_a4ed71d39904ca77396a269302375b105}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBRSTR\_GPIOG\_Pos@{RCC\_AHBRSTR\_GPIOG\_Pos}}
\index{RCC\_AHBRSTR\_GPIOG\_Pos@{RCC\_AHBRSTR\_GPIOG\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBRSTR\_GPIOG\_Pos}{RCC\_AHBRSTR\_GPIOG\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOG\+\_\+\+Pos~(6)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00568}{568}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a06ba8080047c81d1e2a73bc81a597b6b}\label{reg__rcc_8h_a06ba8080047c81d1e2a73bc81a597b6b}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBRSTR\_GPIOH@{RCC\_AHBRSTR\_GPIOH}}
\index{RCC\_AHBRSTR\_GPIOH@{RCC\_AHBRSTR\_GPIOH}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBRSTR\_GPIOH}{RCC\_AHBRSTR\_GPIOH}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOH~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_acee4ac22323f24900af8f38556778150}{RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOH\+\_\+\+Pos}})}



GPIOH clock reset 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00571}{571}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_acee4ac22323f24900af8f38556778150}\label{reg__rcc_8h_acee4ac22323f24900af8f38556778150}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBRSTR\_GPIOH\_Pos@{RCC\_AHBRSTR\_GPIOH\_Pos}}
\index{RCC\_AHBRSTR\_GPIOH\_Pos@{RCC\_AHBRSTR\_GPIOH\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBRSTR\_GPIOH\_Pos}{RCC\_AHBRSTR\_GPIOH\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBRSTR\+\_\+\+GPIOH\+\_\+\+Pos~(7)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00570}{570}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a40bb8718a36c4c723cc90d8d25b93742}\label{reg__rcc_8h_a40bb8718a36c4c723cc90d8d25b93742}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBRSTR\_SDIO@{RCC\_AHBRSTR\_SDIO}}
\index{RCC\_AHBRSTR\_SDIO@{RCC\_AHBRSTR\_SDIO}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBRSTR\_SDIO}{RCC\_AHBRSTR\_SDIO}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBRSTR\+\_\+\+SDIO~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_aab0c26fd902503053f81ace4ce7a1479}{RCC\+\_\+\+AHBRSTR\+\_\+\+SDIO\+\_\+\+Pos}})}



SDIO clock reset 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00573}{573}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_aab0c26fd902503053f81ace4ce7a1479}\label{reg__rcc_8h_aab0c26fd902503053f81ace4ce7a1479}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_AHBRSTR\_SDIO\_Pos@{RCC\_AHBRSTR\_SDIO\_Pos}}
\index{RCC\_AHBRSTR\_SDIO\_Pos@{RCC\_AHBRSTR\_SDIO\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_AHBRSTR\_SDIO\_Pos}{RCC\_AHBRSTR\_SDIO\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBRSTR\+\_\+\+SDIO\+\_\+\+Pos~(10)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00572}{572}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_aae6088849790691a4cb5dc5f6d620084}\label{reg__rcc_8h_aae6088849790691a4cb5dc5f6d620084}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1ENR\_BKP@{RCC\_APB1ENR\_BKP}}
\index{RCC\_APB1ENR\_BKP@{RCC\_APB1ENR\_BKP}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1ENR\_BKP}{RCC\_APB1ENR\_BKP}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+BKP~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a52d1fd785ce0af485a266f6e8dbeb1cf}{RCC\+\_\+\+APB1\+ENR\+\_\+\+BKP\+\_\+\+Pos}})}



Backup interface clock enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00475}{475}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a52d1fd785ce0af485a266f6e8dbeb1cf}\label{reg__rcc_8h_a52d1fd785ce0af485a266f6e8dbeb1cf}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1ENR\_BKP\_Pos@{RCC\_APB1ENR\_BKP\_Pos}}
\index{RCC\_APB1ENR\_BKP\_Pos@{RCC\_APB1ENR\_BKP\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1ENR\_BKP\_Pos}{RCC\_APB1ENR\_BKP\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+BKP\+\_\+\+Pos~(27)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00474}{474}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a9656ae4c7c5cd9b03c5234af6d587ef3}\label{reg__rcc_8h_a9656ae4c7c5cd9b03c5234af6d587ef3}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1ENR\_CAN@{RCC\_APB1ENR\_CAN}}
\index{RCC\_APB1ENR\_CAN@{RCC\_APB1ENR\_CAN}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1ENR\_CAN}{RCC\_APB1ENR\_CAN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+CAN~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a9a2d4a22a7b79100810202cd009198b0}{RCC\+\_\+\+APB1\+ENR\+\_\+\+CAN\+\_\+\+Pos}})}



CAN 5 clock enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00470}{470}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a9a2d4a22a7b79100810202cd009198b0}\label{reg__rcc_8h_a9a2d4a22a7b79100810202cd009198b0}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1ENR\_CAN\_Pos@{RCC\_APB1ENR\_CAN\_Pos}}
\index{RCC\_APB1ENR\_CAN\_Pos@{RCC\_APB1ENR\_CAN\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1ENR\_CAN\_Pos}{RCC\_APB1ENR\_CAN\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+CAN\+\_\+\+Pos~(25)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00469}{469}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ab228ac4777fd19a05a3878c9c918398e}\label{reg__rcc_8h_ab228ac4777fd19a05a3878c9c918398e}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1ENR\_CRS@{RCC\_APB1ENR\_CRS}}
\index{RCC\_APB1ENR\_CRS@{RCC\_APB1ENR\_CRS}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1ENR\_CRS}{RCC\_APB1ENR\_CRS}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+CRS~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a263b07221b553957fb683dc1dc30c5ef}{RCC\+\_\+\+APB1\+ENR\+\_\+\+CRS\+\_\+\+Pos}})}



CRS 4 clock enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00468}{468}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a263b07221b553957fb683dc1dc30c5ef}\label{reg__rcc_8h_a263b07221b553957fb683dc1dc30c5ef}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1ENR\_CRS\_Pos@{RCC\_APB1ENR\_CRS\_Pos}}
\index{RCC\_APB1ENR\_CRS\_Pos@{RCC\_APB1ENR\_CRS\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1ENR\_CRS\_Pos}{RCC\_APB1ENR\_CRS\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+CRS\+\_\+\+Pos~(24)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00467}{467}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a32a97a00986e72b45810e2b303bf3512}\label{reg__rcc_8h_a32a97a00986e72b45810e2b303bf3512}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1ENR\_DAC@{RCC\_APB1ENR\_DAC}}
\index{RCC\_APB1ENR\_DAC@{RCC\_APB1ENR\_DAC}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1ENR\_DAC}{RCC\_APB1ENR\_DAC}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+DAC~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a9da51d83f56c3c97bce2db4c376a4aa4}{RCC\+\_\+\+APB1\+ENR\+\_\+\+DAC\+\_\+\+Pos}})}



DAC interface clock enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00485}{485}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a9da51d83f56c3c97bce2db4c376a4aa4}\label{reg__rcc_8h_a9da51d83f56c3c97bce2db4c376a4aa4}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1ENR\_DAC\_Pos@{RCC\_APB1ENR\_DAC\_Pos}}
\index{RCC\_APB1ENR\_DAC\_Pos@{RCC\_APB1ENR\_DAC\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1ENR\_DAC\_Pos}{RCC\_APB1ENR\_DAC\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+DAC\+\_\+\+Pos~(29)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00484}{484}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a854d2d69c9a1251414e977465b91ae58}\label{reg__rcc_8h_a854d2d69c9a1251414e977465b91ae58}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1ENR\_DBGMCU@{RCC\_APB1ENR\_DBGMCU}}
\index{RCC\_APB1ENR\_DBGMCU@{RCC\_APB1ENR\_DBGMCU}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1ENR\_DBGMCU}{RCC\_APB1ENR\_DBGMCU}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+DBGMCU~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a4693384336d76531242b938c45f8938e}{RCC\+\_\+\+APB1\+ENR\+\_\+\+DBGMCU\+\_\+\+Pos}})}



DBGMCU clock enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00481}{481}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a4693384336d76531242b938c45f8938e}\label{reg__rcc_8h_a4693384336d76531242b938c45f8938e}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1ENR\_DBGMCU\_Pos@{RCC\_APB1ENR\_DBGMCU\_Pos}}
\index{RCC\_APB1ENR\_DBGMCU\_Pos@{RCC\_APB1ENR\_DBGMCU\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1ENR\_DBGMCU\_Pos}{RCC\_APB1ENR\_DBGMCU\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+DBGMCU\+\_\+\+Pos~(28)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00480}{480}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a40940c44021ae66b8e40660e31f91125}\label{reg__rcc_8h_a40940c44021ae66b8e40660e31f91125}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1ENR\_I2C1@{RCC\_APB1ENR\_I2C1}}
\index{RCC\_APB1ENR\_I2C1@{RCC\_APB1ENR\_I2C1}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1ENR\_I2C1}{RCC\_APB1ENR\_I2C1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a82bcb8920b06d73cee855124f6771642}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+\_\+\+Pos}})}



I2C 1 clock enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00464}{464}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a82bcb8920b06d73cee855124f6771642}\label{reg__rcc_8h_a82bcb8920b06d73cee855124f6771642}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1ENR\_I2C1\_Pos@{RCC\_APB1ENR\_I2C1\_Pos}}
\index{RCC\_APB1ENR\_I2C1\_Pos@{RCC\_APB1ENR\_I2C1\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1ENR\_I2C1\_Pos}{RCC\_APB1ENR\_I2C1\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+\_\+\+Pos~(21)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00463}{463}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a702ed4f2180dc904927420d3e2dedaaa}\label{reg__rcc_8h_a702ed4f2180dc904927420d3e2dedaaa}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1ENR\_I2C2@{RCC\_APB1ENR\_I2C2}}
\index{RCC\_APB1ENR\_I2C2@{RCC\_APB1ENR\_I2C2}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1ENR\_I2C2}{RCC\_APB1ENR\_I2C2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a37154f114e2f1f0d4319d3c7732fca63}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+\_\+\+Pos}})}



I2C 2 clock enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00466}{466}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a37154f114e2f1f0d4319d3c7732fca63}\label{reg__rcc_8h_a37154f114e2f1f0d4319d3c7732fca63}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1ENR\_I2C2\_Pos@{RCC\_APB1ENR\_I2C2\_Pos}}
\index{RCC\_APB1ENR\_I2C2\_Pos@{RCC\_APB1ENR\_I2C2\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1ENR\_I2C2\_Pos}{RCC\_APB1ENR\_I2C2\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+\_\+\+Pos~(22)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00465}{465}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ae630b8e610ae204fdada83dccb07b55c}\label{reg__rcc_8h_ae630b8e610ae204fdada83dccb07b55c}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1ENR\_PWR@{RCC\_APB1ENR\_PWR}}
\index{RCC\_APB1ENR\_PWR@{RCC\_APB1ENR\_PWR}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1ENR\_PWR}{RCC\_APB1ENR\_PWR}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+PWR~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ae7c8da25babf359e20b148a14bbed370}{RCC\+\_\+\+APB1\+ENR\+\_\+\+PWR\+\_\+\+Pos}})}



Power interface clock enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00478}{478}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ae7c8da25babf359e20b148a14bbed370}\label{reg__rcc_8h_ae7c8da25babf359e20b148a14bbed370}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1ENR\_PWR\_Pos@{RCC\_APB1ENR\_PWR\_Pos}}
\index{RCC\_APB1ENR\_PWR\_Pos@{RCC\_APB1ENR\_PWR\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1ENR\_PWR\_Pos}{RCC\_APB1ENR\_PWR\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+PWR\+\_\+\+Pos~(28)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00477}{477}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_aaaa58bba232844e8ca460fdbdc9f7670}\label{reg__rcc_8h_aaaa58bba232844e8ca460fdbdc9f7670}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1ENR\_SPI2@{RCC\_APB1ENR\_SPI2}}
\index{RCC\_APB1ENR\_SPI2@{RCC\_APB1ENR\_SPI2}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1ENR\_SPI2}{RCC\_APB1ENR\_SPI2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a879cde55a0d38c4dda0c042d5a4de500}{RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+\_\+\+Pos}})}



SPI 2 clock enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00451}{451}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a879cde55a0d38c4dda0c042d5a4de500}\label{reg__rcc_8h_a879cde55a0d38c4dda0c042d5a4de500}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1ENR\_SPI2\_Pos@{RCC\_APB1ENR\_SPI2\_Pos}}
\index{RCC\_APB1ENR\_SPI2\_Pos@{RCC\_APB1ENR\_SPI2\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1ENR\_SPI2\_Pos}{RCC\_APB1ENR\_SPI2\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+\_\+\+Pos~(14)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00450}{450}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ae0da11274768a6429f8bf7896a3f14d6}\label{reg__rcc_8h_ae0da11274768a6429f8bf7896a3f14d6}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1ENR\_SPI3@{RCC\_APB1ENR\_SPI3}}
\index{RCC\_APB1ENR\_SPI3@{RCC\_APB1ENR\_SPI3}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1ENR\_SPI3}{RCC\_APB1ENR\_SPI3}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI3~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_acbbfbce83296aea6aff49018766d5c34}{RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI3\+\_\+\+Pos}})}



SPI 3 clock enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00453}{453}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_acbbfbce83296aea6aff49018766d5c34}\label{reg__rcc_8h_acbbfbce83296aea6aff49018766d5c34}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1ENR\_SPI3\_Pos@{RCC\_APB1ENR\_SPI3\_Pos}}
\index{RCC\_APB1ENR\_SPI3\_Pos@{RCC\_APB1ENR\_SPI3\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1ENR\_SPI3\_Pos}{RCC\_APB1ENR\_SPI3\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI3\+\_\+\+Pos~(15)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00452}{452}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a5b166361d241c79a3b48a8454b79f133}\label{reg__rcc_8h_a5b166361d241c79a3b48a8454b79f133}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1ENR\_TIM2@{RCC\_APB1ENR\_TIM2}}
\index{RCC\_APB1ENR\_TIM2@{RCC\_APB1ENR\_TIM2}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1ENR\_TIM2}{RCC\_APB1ENR\_TIM2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a6c7cb162bdda0758d16c29b581ba753d}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2\+\_\+\+Pos}})}



Timer 2 clock enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00430}{430}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a6c7cb162bdda0758d16c29b581ba753d}\label{reg__rcc_8h_a6c7cb162bdda0758d16c29b581ba753d}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1ENR\_TIM2\_Pos@{RCC\_APB1ENR\_TIM2\_Pos}}
\index{RCC\_APB1ENR\_TIM2\_Pos@{RCC\_APB1ENR\_TIM2\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1ENR\_TIM2\_Pos}{RCC\_APB1ENR\_TIM2\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2\+\_\+\+Pos~(0)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00429}{429}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ab8b259c41707214022883995e87f066b}\label{reg__rcc_8h_ab8b259c41707214022883995e87f066b}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1ENR\_TIM3@{RCC\_APB1ENR\_TIM3}}
\index{RCC\_APB1ENR\_TIM3@{RCC\_APB1ENR\_TIM3}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1ENR\_TIM3}{RCC\_APB1ENR\_TIM3}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM3~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_aa721fe7b595c7736cba42d570d98d149}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM3\+\_\+\+Pos}})}



Timer 3 clock enabled 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00433}{433}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_aa721fe7b595c7736cba42d570d98d149}\label{reg__rcc_8h_aa721fe7b595c7736cba42d570d98d149}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1ENR\_TIM3\_Pos@{RCC\_APB1ENR\_TIM3\_Pos}}
\index{RCC\_APB1ENR\_TIM3\_Pos@{RCC\_APB1ENR\_TIM3\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1ENR\_TIM3\_Pos}{RCC\_APB1ENR\_TIM3\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM3\+\_\+\+Pos~(1)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00432}{432}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a7493c297ca52581ca8a8d7c305629861}\label{reg__rcc_8h_a7493c297ca52581ca8a8d7c305629861}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1ENR\_TIM4@{RCC\_APB1ENR\_TIM4}}
\index{RCC\_APB1ENR\_TIM4@{RCC\_APB1ENR\_TIM4}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1ENR\_TIM4}{RCC\_APB1ENR\_TIM4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM4~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a3e439491c35d5beeee5555041b408161}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM4\+\_\+\+Pos}})}



Timer 4 clock enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00436}{436}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a3e439491c35d5beeee5555041b408161}\label{reg__rcc_8h_a3e439491c35d5beeee5555041b408161}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1ENR\_TIM4\_Pos@{RCC\_APB1ENR\_TIM4\_Pos}}
\index{RCC\_APB1ENR\_TIM4\_Pos@{RCC\_APB1ENR\_TIM4\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1ENR\_TIM4\_Pos}{RCC\_APB1ENR\_TIM4\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM4\+\_\+\+Pos~(2)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00435}{435}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a58bde0e532c1f2fa1548406de453bba9}\label{reg__rcc_8h_a58bde0e532c1f2fa1548406de453bba9}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1ENR\_TIM5@{RCC\_APB1ENR\_TIM5}}
\index{RCC\_APB1ENR\_TIM5@{RCC\_APB1ENR\_TIM5}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1ENR\_TIM5}{RCC\_APB1ENR\_TIM5}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_abf33ef27a138412e42574b26e556f6c3}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+\_\+\+Pos}})}



TIM5 Timer clock enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00440}{440}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_abf33ef27a138412e42574b26e556f6c3}\label{reg__rcc_8h_abf33ef27a138412e42574b26e556f6c3}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1ENR\_TIM5\_Pos@{RCC\_APB1ENR\_TIM5\_Pos}}
\index{RCC\_APB1ENR\_TIM5\_Pos@{RCC\_APB1ENR\_TIM5\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1ENR\_TIM5\_Pos}{RCC\_APB1ENR\_TIM5\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+\_\+\+Pos~(3)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00439}{439}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_addd7bcf15eb47cf137a6eb23af3df492}\label{reg__rcc_8h_addd7bcf15eb47cf137a6eb23af3df492}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1ENR\_TIM6@{RCC\_APB1ENR\_TIM6}}
\index{RCC\_APB1ENR\_TIM6@{RCC\_APB1ENR\_TIM6}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1ENR\_TIM6}{RCC\_APB1ENR\_TIM6}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM6~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a13728073ea03a4266345097facd2126f}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM6\+\_\+\+Pos}})}



TIM6 Timer clock enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00442}{442}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a13728073ea03a4266345097facd2126f}\label{reg__rcc_8h_a13728073ea03a4266345097facd2126f}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1ENR\_TIM6\_Pos@{RCC\_APB1ENR\_TIM6\_Pos}}
\index{RCC\_APB1ENR\_TIM6\_Pos@{RCC\_APB1ENR\_TIM6\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1ENR\_TIM6\_Pos}{RCC\_APB1ENR\_TIM6\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM6\+\_\+\+Pos~(4)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00441}{441}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a55640ae105fe5bc2b77748ce2eacae8e}\label{reg__rcc_8h_a55640ae105fe5bc2b77748ce2eacae8e}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1ENR\_TIM7@{RCC\_APB1ENR\_TIM7}}
\index{RCC\_APB1ENR\_TIM7@{RCC\_APB1ENR\_TIM7}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1ENR\_TIM7}{RCC\_APB1ENR\_TIM7}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM7~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_aa843bd4d7024e5e0259eed1e4cc6a66a}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM7\+\_\+\+Pos}})}



TIM7 Timer clock enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00444}{444}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_aa843bd4d7024e5e0259eed1e4cc6a66a}\label{reg__rcc_8h_aa843bd4d7024e5e0259eed1e4cc6a66a}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1ENR\_TIM7\_Pos@{RCC\_APB1ENR\_TIM7\_Pos}}
\index{RCC\_APB1ENR\_TIM7\_Pos@{RCC\_APB1ENR\_TIM7\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1ENR\_TIM7\_Pos}{RCC\_APB1ENR\_TIM7\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM7\+\_\+\+Pos~(5)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00443}{443}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a74b068192dadfbdfbe8cc11a238c4506}\label{reg__rcc_8h_a74b068192dadfbdfbe8cc11a238c4506}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1ENR\_UART2@{RCC\_APB1ENR\_UART2}}
\index{RCC\_APB1ENR\_UART2@{RCC\_APB1ENR\_UART2}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1ENR\_UART2}{RCC\_APB1ENR\_UART2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+UART2~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ae23d5f694819cb72b102110379025637}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART2\+\_\+\+Pos}})}



UART 2 clock enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00456}{456}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ae23d5f694819cb72b102110379025637}\label{reg__rcc_8h_ae23d5f694819cb72b102110379025637}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1ENR\_UART2\_Pos@{RCC\_APB1ENR\_UART2\_Pos}}
\index{RCC\_APB1ENR\_UART2\_Pos@{RCC\_APB1ENR\_UART2\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1ENR\_UART2\_Pos}{RCC\_APB1ENR\_UART2\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+UART2\+\_\+\+Pos~(17)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00455}{455}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_aa124733f1467092ee5936aff7d5dbbca}\label{reg__rcc_8h_aa124733f1467092ee5936aff7d5dbbca}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1ENR\_UART3@{RCC\_APB1ENR\_UART3}}
\index{RCC\_APB1ENR\_UART3@{RCC\_APB1ENR\_UART3}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1ENR\_UART3}{RCC\_APB1ENR\_UART3}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+UART3~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a4ecde4174a321f10e4ed823ef78ad416}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART3\+\_\+\+Pos}})}



UART 3 clock enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00458}{458}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a4ecde4174a321f10e4ed823ef78ad416}\label{reg__rcc_8h_a4ecde4174a321f10e4ed823ef78ad416}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1ENR\_UART3\_Pos@{RCC\_APB1ENR\_UART3\_Pos}}
\index{RCC\_APB1ENR\_UART3\_Pos@{RCC\_APB1ENR\_UART3\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1ENR\_UART3\_Pos}{RCC\_APB1ENR\_UART3\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+UART3\+\_\+\+Pos~(18)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00457}{457}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a355cbc601c9a76df99a831c33eaec465}\label{reg__rcc_8h_a355cbc601c9a76df99a831c33eaec465}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1ENR\_UART4@{RCC\_APB1ENR\_UART4}}
\index{RCC\_APB1ENR\_UART4@{RCC\_APB1ENR\_UART4}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1ENR\_UART4}{RCC\_APB1ENR\_UART4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+UART4~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a244014ed836e0a49328714d102284257}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART4\+\_\+\+Pos}})}



UART 4 clock enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00460}{460}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a244014ed836e0a49328714d102284257}\label{reg__rcc_8h_a244014ed836e0a49328714d102284257}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1ENR\_UART4\_Pos@{RCC\_APB1ENR\_UART4\_Pos}}
\index{RCC\_APB1ENR\_UART4\_Pos@{RCC\_APB1ENR\_UART4\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1ENR\_UART4\_Pos}{RCC\_APB1ENR\_UART4\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+UART4\+\_\+\+Pos~(19)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00459}{459}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ae3f2be53731fbe27e604ba054c04dcfe}\label{reg__rcc_8h_ae3f2be53731fbe27e604ba054c04dcfe}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1ENR\_UART5@{RCC\_APB1ENR\_UART5}}
\index{RCC\_APB1ENR\_UART5@{RCC\_APB1ENR\_UART5}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1ENR\_UART5}{RCC\_APB1ENR\_UART5}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+UART5~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a80e42450f897b150a02b0dbfc691dd3f}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART5\+\_\+\+Pos}})}



UART 5 clock enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00462}{462}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a80e42450f897b150a02b0dbfc691dd3f}\label{reg__rcc_8h_a80e42450f897b150a02b0dbfc691dd3f}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1ENR\_UART5\_Pos@{RCC\_APB1ENR\_UART5\_Pos}}
\index{RCC\_APB1ENR\_UART5\_Pos@{RCC\_APB1ENR\_UART5\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1ENR\_UART5\_Pos}{RCC\_APB1ENR\_UART5\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+UART5\+\_\+\+Pos~(20)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00461}{461}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_adc042e3398c4b2b292c9ad274653e9d2}\label{reg__rcc_8h_adc042e3398c4b2b292c9ad274653e9d2}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1ENR\_UART7@{RCC\_APB1ENR\_UART7}}
\index{RCC\_APB1ENR\_UART7@{RCC\_APB1ENR\_UART7}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1ENR\_UART7}{RCC\_APB1ENR\_UART7}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+UART7~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a06d3f6f05767f2e3ab8d91da0459f84e}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART7\+\_\+\+Pos}})}



UART7 interface clock enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00487}{487}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a06d3f6f05767f2e3ab8d91da0459f84e}\label{reg__rcc_8h_a06d3f6f05767f2e3ab8d91da0459f84e}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1ENR\_UART7\_Pos@{RCC\_APB1ENR\_UART7\_Pos}}
\index{RCC\_APB1ENR\_UART7\_Pos@{RCC\_APB1ENR\_UART7\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1ENR\_UART7\_Pos}{RCC\_APB1ENR\_UART7\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+UART7\+\_\+\+Pos~(30)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00486}{486}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a358c896847575448a587282a2275916d}\label{reg__rcc_8h_a358c896847575448a587282a2275916d}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1ENR\_UART8@{RCC\_APB1ENR\_UART8}}
\index{RCC\_APB1ENR\_UART8@{RCC\_APB1ENR\_UART8}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1ENR\_UART8}{RCC\_APB1ENR\_UART8}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+UART8~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a508c3a07bd9e900b02f080c389e9fcda}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART8\+\_\+\+Pos}})}



UART8 interface clock enable ///////////////////////////////////////////////////////////////////////////// 

RCC\+\_\+\+BDCR Register Bit Definition 

在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00492}{492}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a508c3a07bd9e900b02f080c389e9fcda}\label{reg__rcc_8h_a508c3a07bd9e900b02f080c389e9fcda}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1ENR\_UART8\_Pos@{RCC\_APB1ENR\_UART8\_Pos}}
\index{RCC\_APB1ENR\_UART8\_Pos@{RCC\_APB1ENR\_UART8\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1ENR\_UART8\_Pos}{RCC\_APB1ENR\_UART8\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+UART8\+\_\+\+Pos~(31)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00488}{488}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a8b6aabe81364c62e1d11072afe34ed40}\label{reg__rcc_8h_a8b6aabe81364c62e1d11072afe34ed40}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1ENR\_WWDG@{RCC\_APB1ENR\_WWDG}}
\index{RCC\_APB1ENR\_WWDG@{RCC\_APB1ENR\_WWDG}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1ENR\_WWDG}{RCC\_APB1ENR\_WWDG}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDG~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a3956257ca73f638ecd8b90cb8fd2464a}{RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDG\+\_\+\+Pos}})}



Window Watchdog clock enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00447}{447}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a3956257ca73f638ecd8b90cb8fd2464a}\label{reg__rcc_8h_a3956257ca73f638ecd8b90cb8fd2464a}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1ENR\_WWDG\_Pos@{RCC\_APB1ENR\_WWDG\_Pos}}
\index{RCC\_APB1ENR\_WWDG\_Pos@{RCC\_APB1ENR\_WWDG\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1ENR\_WWDG\_Pos}{RCC\_APB1ENR\_WWDG\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDG\+\_\+\+Pos~(11)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00446}{446}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a098a3459b5b2207c573351746b333a00}\label{reg__rcc_8h_a098a3459b5b2207c573351746b333a00}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1RSTR\_BKP@{RCC\_APB1RSTR\_BKP}}
\index{RCC\_APB1RSTR\_BKP@{RCC\_APB1RSTR\_BKP}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_BKP}{RCC\_APB1RSTR\_BKP}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+BKP~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a9960b343725dbd58e01ed0b8cd6634c4}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+BKP\+\_\+\+Pos}})}



Backup interface reset 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00335}{335}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a9960b343725dbd58e01ed0b8cd6634c4}\label{reg__rcc_8h_a9960b343725dbd58e01ed0b8cd6634c4}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1RSTR\_BKP\_Pos@{RCC\_APB1RSTR\_BKP\_Pos}}
\index{RCC\_APB1RSTR\_BKP\_Pos@{RCC\_APB1RSTR\_BKP\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_BKP\_Pos}{RCC\_APB1RSTR\_BKP\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+BKP\+\_\+\+Pos~(27)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00334}{334}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ad93419e8835f489c6f1b2635d16f13a8}\label{reg__rcc_8h_ad93419e8835f489c6f1b2635d16f13a8}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1RSTR\_CAN@{RCC\_APB1RSTR\_CAN}}
\index{RCC\_APB1RSTR\_CAN@{RCC\_APB1RSTR\_CAN}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_CAN}{RCC\_APB1RSTR\_CAN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+CAN~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a563252abfc51d8547b604e6c5ea87e01}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+CAN\+\_\+\+Pos}})}



CAN reset 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00332}{332}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a563252abfc51d8547b604e6c5ea87e01}\label{reg__rcc_8h_a563252abfc51d8547b604e6c5ea87e01}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1RSTR\_CAN\_Pos@{RCC\_APB1RSTR\_CAN\_Pos}}
\index{RCC\_APB1RSTR\_CAN\_Pos@{RCC\_APB1RSTR\_CAN\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_CAN\_Pos}{RCC\_APB1RSTR\_CAN\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+CAN\+\_\+\+Pos~(25)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00331}{331}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_adf3b607f76ae60c06b04fe4e33063337}\label{reg__rcc_8h_adf3b607f76ae60c06b04fe4e33063337}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1RSTR\_CRS@{RCC\_APB1RSTR\_CRS}}
\index{RCC\_APB1RSTR\_CRS@{RCC\_APB1RSTR\_CRS}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_CRS}{RCC\_APB1RSTR\_CRS}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+CRS~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a58741b5921b6f319fed0df0b569dadf3}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+CRS\+\_\+\+Pos}})}



CRS reset 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00330}{330}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a58741b5921b6f319fed0df0b569dadf3}\label{reg__rcc_8h_a58741b5921b6f319fed0df0b569dadf3}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1RSTR\_CRS\_Pos@{RCC\_APB1RSTR\_CRS\_Pos}}
\index{RCC\_APB1RSTR\_CRS\_Pos@{RCC\_APB1RSTR\_CRS\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_CRS\_Pos}{RCC\_APB1RSTR\_CRS\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+CRS\+\_\+\+Pos~(24)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00329}{329}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ac504bd9df49ea48373dbe122fe1df230}\label{reg__rcc_8h_ac504bd9df49ea48373dbe122fe1df230}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1RSTR\_DAC@{RCC\_APB1RSTR\_DAC}}
\index{RCC\_APB1RSTR\_DAC@{RCC\_APB1RSTR\_DAC}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_DAC}{RCC\_APB1RSTR\_DAC}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+DAC~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ac9380a0b5cdd4ccebea02d9415d08dd0}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+DAC\+\_\+\+Pos}})}



DAC interface reset 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00340}{340}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ac9380a0b5cdd4ccebea02d9415d08dd0}\label{reg__rcc_8h_ac9380a0b5cdd4ccebea02d9415d08dd0}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1RSTR\_DAC\_Pos@{RCC\_APB1RSTR\_DAC\_Pos}}
\index{RCC\_APB1RSTR\_DAC\_Pos@{RCC\_APB1RSTR\_DAC\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_DAC\_Pos}{RCC\_APB1RSTR\_DAC\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+DAC\+\_\+\+Pos~(29)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00339}{339}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a023830ce6d45b6317c0e173aff0fb2ba}\label{reg__rcc_8h_a023830ce6d45b6317c0e173aff0fb2ba}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1RSTR\_I2C1@{RCC\_APB1RSTR\_I2C1}}
\index{RCC\_APB1RSTR\_I2C1@{RCC\_APB1RSTR\_I2C1}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_I2C1}{RCC\_APB1RSTR\_I2C1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_af8c460bacc5d91cee1ebb0c32ca5593e}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+\_\+\+Pos}})}



I2C 1 reset 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00325}{325}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_af8c460bacc5d91cee1ebb0c32ca5593e}\label{reg__rcc_8h_af8c460bacc5d91cee1ebb0c32ca5593e}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1RSTR\_I2C1\_Pos@{RCC\_APB1RSTR\_I2C1\_Pos}}
\index{RCC\_APB1RSTR\_I2C1\_Pos@{RCC\_APB1RSTR\_I2C1\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_I2C1\_Pos}{RCC\_APB1RSTR\_I2C1\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+\_\+\+Pos~(21)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00324}{324}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a5723ae1df8b4a9636b705f92fc01f61e}\label{reg__rcc_8h_a5723ae1df8b4a9636b705f92fc01f61e}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1RSTR\_I2C2@{RCC\_APB1RSTR\_I2C2}}
\index{RCC\_APB1RSTR\_I2C2@{RCC\_APB1RSTR\_I2C2}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_I2C2}{RCC\_APB1RSTR\_I2C2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a4a495053cdd220330251fc099168049e}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+\_\+\+Pos}})}



I2C 2 reset 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00327}{327}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a4a495053cdd220330251fc099168049e}\label{reg__rcc_8h_a4a495053cdd220330251fc099168049e}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1RSTR\_I2C2\_Pos@{RCC\_APB1RSTR\_I2C2\_Pos}}
\index{RCC\_APB1RSTR\_I2C2\_Pos@{RCC\_APB1RSTR\_I2C2\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_I2C2\_Pos}{RCC\_APB1RSTR\_I2C2\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+\_\+\+Pos~(22)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00326}{326}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a382ebffd56fdd11e2c2e68ce08a444d9}\label{reg__rcc_8h_a382ebffd56fdd11e2c2e68ce08a444d9}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1RSTR\_PWR@{RCC\_APB1RSTR\_PWR}}
\index{RCC\_APB1RSTR\_PWR@{RCC\_APB1RSTR\_PWR}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_PWR}{RCC\_APB1RSTR\_PWR}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWR~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a9235750c77000d4c17c8bf6e42e32bea}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWR\+\_\+\+Pos}})}



Power interface reset 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00338}{338}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a9235750c77000d4c17c8bf6e42e32bea}\label{reg__rcc_8h_a9235750c77000d4c17c8bf6e42e32bea}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1RSTR\_PWR\_Pos@{RCC\_APB1RSTR\_PWR\_Pos}}
\index{RCC\_APB1RSTR\_PWR\_Pos@{RCC\_APB1RSTR\_PWR\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_PWR\_Pos}{RCC\_APB1RSTR\_PWR\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWR\+\_\+\+Pos~(28)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00337}{337}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a405e469e37a9e664d74a59783b4496d1}\label{reg__rcc_8h_a405e469e37a9e664d74a59783b4496d1}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1RSTR\_SPI2@{RCC\_APB1RSTR\_SPI2}}
\index{RCC\_APB1RSTR\_SPI2@{RCC\_APB1RSTR\_SPI2}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_SPI2}{RCC\_APB1RSTR\_SPI2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a80fd57899025c35c4031a19f3a47c3ac}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+\_\+\+Pos}})}



SPI 2 reset 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00312}{312}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a80fd57899025c35c4031a19f3a47c3ac}\label{reg__rcc_8h_a80fd57899025c35c4031a19f3a47c3ac}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1RSTR\_SPI2\_Pos@{RCC\_APB1RSTR\_SPI2\_Pos}}
\index{RCC\_APB1RSTR\_SPI2\_Pos@{RCC\_APB1RSTR\_SPI2\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_SPI2\_Pos}{RCC\_APB1RSTR\_SPI2\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+\_\+\+Pos~(14)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00311}{311}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a3d5c47116fc059163a9af5420339b879}\label{reg__rcc_8h_a3d5c47116fc059163a9af5420339b879}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1RSTR\_SPI3@{RCC\_APB1RSTR\_SPI3}}
\index{RCC\_APB1RSTR\_SPI3@{RCC\_APB1RSTR\_SPI3}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_SPI3}{RCC\_APB1RSTR\_SPI3}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI3~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_aef3c736a8da848b0980d23a8b01b08df}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI3\+\_\+\+Pos}})}



SPI 3 reset 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00314}{314}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_aef3c736a8da848b0980d23a8b01b08df}\label{reg__rcc_8h_aef3c736a8da848b0980d23a8b01b08df}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1RSTR\_SPI3\_Pos@{RCC\_APB1RSTR\_SPI3\_Pos}}
\index{RCC\_APB1RSTR\_SPI3\_Pos@{RCC\_APB1RSTR\_SPI3\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_SPI3\_Pos}{RCC\_APB1RSTR\_SPI3\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI3\+\_\+\+Pos~(15)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00313}{313}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ac0603be12ce449d4dece8265deeb1c8b}\label{reg__rcc_8h_ac0603be12ce449d4dece8265deeb1c8b}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1RSTR\_TIM2@{RCC\_APB1RSTR\_TIM2}}
\index{RCC\_APB1RSTR\_TIM2@{RCC\_APB1RSTR\_TIM2}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_TIM2}{RCC\_APB1RSTR\_TIM2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM2~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a68dd97c58c6f884325dbe208dcefcb39}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM2\+\_\+\+Pos}})}



Timer 2 reset 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00296}{296}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a68dd97c58c6f884325dbe208dcefcb39}\label{reg__rcc_8h_a68dd97c58c6f884325dbe208dcefcb39}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1RSTR\_TIM2\_Pos@{RCC\_APB1RSTR\_TIM2\_Pos}}
\index{RCC\_APB1RSTR\_TIM2\_Pos@{RCC\_APB1RSTR\_TIM2\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_TIM2\_Pos}{RCC\_APB1RSTR\_TIM2\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM2\+\_\+\+Pos~(0)}



RCC\+\_\+\+APB1\+RSTR Register Bit Definition 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00295}{295}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a8890b2d7f86e0136a32409427b25b51e}\label{reg__rcc_8h_a8890b2d7f86e0136a32409427b25b51e}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1RSTR\_TIM3@{RCC\_APB1RSTR\_TIM3}}
\index{RCC\_APB1RSTR\_TIM3@{RCC\_APB1RSTR\_TIM3}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_TIM3}{RCC\_APB1RSTR\_TIM3}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM3~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_af864c689842179af531ed0579c039658}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM3\+\_\+\+Pos}})}



Timer 3 reset 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00298}{298}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_af864c689842179af531ed0579c039658}\label{reg__rcc_8h_af864c689842179af531ed0579c039658}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1RSTR\_TIM3\_Pos@{RCC\_APB1RSTR\_TIM3\_Pos}}
\index{RCC\_APB1RSTR\_TIM3\_Pos@{RCC\_APB1RSTR\_TIM3\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_TIM3\_Pos}{RCC\_APB1RSTR\_TIM3\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM3\+\_\+\+Pos~(1)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00297}{297}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a48e75b6d94acd4ace9bf92aacef67c2b}\label{reg__rcc_8h_a48e75b6d94acd4ace9bf92aacef67c2b}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1RSTR\_TIM4@{RCC\_APB1RSTR\_TIM4}}
\index{RCC\_APB1RSTR\_TIM4@{RCC\_APB1RSTR\_TIM4}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_TIM4}{RCC\_APB1RSTR\_TIM4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM4~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a741ee44752c6d6af8003c2ca355b3cf2}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM4\+\_\+\+Pos}})}



Timer 4 reset 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00301}{301}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a741ee44752c6d6af8003c2ca355b3cf2}\label{reg__rcc_8h_a741ee44752c6d6af8003c2ca355b3cf2}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1RSTR\_TIM4\_Pos@{RCC\_APB1RSTR\_TIM4\_Pos}}
\index{RCC\_APB1RSTR\_TIM4\_Pos@{RCC\_APB1RSTR\_TIM4\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_TIM4\_Pos}{RCC\_APB1RSTR\_TIM4\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM4\+\_\+\+Pos~(2)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00300}{300}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a4c0c392375118e130e3e3208ab99b0d4}\label{reg__rcc_8h_a4c0c392375118e130e3e3208ab99b0d4}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1RSTR\_TIM5@{RCC\_APB1RSTR\_TIM5}}
\index{RCC\_APB1RSTR\_TIM5@{RCC\_APB1RSTR\_TIM5}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_TIM5}{RCC\_APB1RSTR\_TIM5}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM5~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a4812953855a89ea0eca92bb43b21d57c}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM5\+\_\+\+Pos}})}



Timer 5 reset 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00303}{303}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a4812953855a89ea0eca92bb43b21d57c}\label{reg__rcc_8h_a4812953855a89ea0eca92bb43b21d57c}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1RSTR\_TIM5\_Pos@{RCC\_APB1RSTR\_TIM5\_Pos}}
\index{RCC\_APB1RSTR\_TIM5\_Pos@{RCC\_APB1RSTR\_TIM5\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_TIM5\_Pos}{RCC\_APB1RSTR\_TIM5\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM5\+\_\+\+Pos~(3)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00302}{302}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_aae5bf63c05aab56927dad130f2eae0e2}\label{reg__rcc_8h_aae5bf63c05aab56927dad130f2eae0e2}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1RSTR\_TIM6@{RCC\_APB1RSTR\_TIM6}}
\index{RCC\_APB1RSTR\_TIM6@{RCC\_APB1RSTR\_TIM6}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_TIM6}{RCC\_APB1RSTR\_TIM6}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM6~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_adffbec2a7ffd9ddfaa57a1faa72e97bf}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM6\+\_\+\+Pos}})}



Timer 6 reset 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00305}{305}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_adffbec2a7ffd9ddfaa57a1faa72e97bf}\label{reg__rcc_8h_adffbec2a7ffd9ddfaa57a1faa72e97bf}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1RSTR\_TIM6\_Pos@{RCC\_APB1RSTR\_TIM6\_Pos}}
\index{RCC\_APB1RSTR\_TIM6\_Pos@{RCC\_APB1RSTR\_TIM6\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_TIM6\_Pos}{RCC\_APB1RSTR\_TIM6\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM6\+\_\+\+Pos~(4)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00304}{304}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a838da6a6cc48c99037464044bec85c07}\label{reg__rcc_8h_a838da6a6cc48c99037464044bec85c07}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1RSTR\_TIM7@{RCC\_APB1RSTR\_TIM7}}
\index{RCC\_APB1RSTR\_TIM7@{RCC\_APB1RSTR\_TIM7}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_TIM7}{RCC\_APB1RSTR\_TIM7}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM7~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_aaec8b1daad72e7057b55cbfd2906fd88}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM7\+\_\+\+Pos}})}



Timer 7 reset 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00307}{307}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_aaec8b1daad72e7057b55cbfd2906fd88}\label{reg__rcc_8h_aaec8b1daad72e7057b55cbfd2906fd88}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1RSTR\_TIM7\_Pos@{RCC\_APB1RSTR\_TIM7\_Pos}}
\index{RCC\_APB1RSTR\_TIM7\_Pos@{RCC\_APB1RSTR\_TIM7\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_TIM7\_Pos}{RCC\_APB1RSTR\_TIM7\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM7\+\_\+\+Pos~(5)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00306}{306}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_acba297d36c880ca2ba9e1a3b63f01fda}\label{reg__rcc_8h_acba297d36c880ca2ba9e1a3b63f01fda}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1RSTR\_UART2@{RCC\_APB1RSTR\_UART2}}
\index{RCC\_APB1RSTR\_UART2@{RCC\_APB1RSTR\_UART2}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_UART2}{RCC\_APB1RSTR\_UART2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART2~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a3120f81f8edb49d86bd162257b952395}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART2\+\_\+\+Pos}})}



UART 2 reset 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00317}{317}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a3120f81f8edb49d86bd162257b952395}\label{reg__rcc_8h_a3120f81f8edb49d86bd162257b952395}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1RSTR\_UART2\_Pos@{RCC\_APB1RSTR\_UART2\_Pos}}
\index{RCC\_APB1RSTR\_UART2\_Pos@{RCC\_APB1RSTR\_UART2\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_UART2\_Pos}{RCC\_APB1RSTR\_UART2\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART2\+\_\+\+Pos~(17)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00316}{316}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a422c545bea8b2447a4f849220f5f70f3}\label{reg__rcc_8h_a422c545bea8b2447a4f849220f5f70f3}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1RSTR\_UART3@{RCC\_APB1RSTR\_UART3}}
\index{RCC\_APB1RSTR\_UART3@{RCC\_APB1RSTR\_UART3}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_UART3}{RCC\_APB1RSTR\_UART3}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART3~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_aa793bc1495baaae3fb0f9c7118a8db52}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART3\+\_\+\+Pos}})}



UART 3 reset 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00319}{319}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_aa793bc1495baaae3fb0f9c7118a8db52}\label{reg__rcc_8h_aa793bc1495baaae3fb0f9c7118a8db52}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1RSTR\_UART3\_Pos@{RCC\_APB1RSTR\_UART3\_Pos}}
\index{RCC\_APB1RSTR\_UART3\_Pos@{RCC\_APB1RSTR\_UART3\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_UART3\_Pos}{RCC\_APB1RSTR\_UART3\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART3\+\_\+\+Pos~(18)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00318}{318}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_aa9569d8fd249496aac9f15f2e300a42c}\label{reg__rcc_8h_aa9569d8fd249496aac9f15f2e300a42c}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1RSTR\_UART4@{RCC\_APB1RSTR\_UART4}}
\index{RCC\_APB1RSTR\_UART4@{RCC\_APB1RSTR\_UART4}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_UART4}{RCC\_APB1RSTR\_UART4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART4~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_af2184e509b27cfa41cb9b183d1e2044b}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART4\+\_\+\+Pos}})}



UART 4 reset 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00321}{321}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_af2184e509b27cfa41cb9b183d1e2044b}\label{reg__rcc_8h_af2184e509b27cfa41cb9b183d1e2044b}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1RSTR\_UART4\_Pos@{RCC\_APB1RSTR\_UART4\_Pos}}
\index{RCC\_APB1RSTR\_UART4\_Pos@{RCC\_APB1RSTR\_UART4\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_UART4\_Pos}{RCC\_APB1RSTR\_UART4\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART4\+\_\+\+Pos~(19)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00320}{320}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_acae2139059d70d3567cdb340d8896490}\label{reg__rcc_8h_acae2139059d70d3567cdb340d8896490}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1RSTR\_UART5@{RCC\_APB1RSTR\_UART5}}
\index{RCC\_APB1RSTR\_UART5@{RCC\_APB1RSTR\_UART5}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_UART5}{RCC\_APB1RSTR\_UART5}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART5~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a634a80fb5071fc8c8598d4287ad22384}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART5\+\_\+\+Pos}})}



UART 5 reset 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00323}{323}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a634a80fb5071fc8c8598d4287ad22384}\label{reg__rcc_8h_a634a80fb5071fc8c8598d4287ad22384}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1RSTR\_UART5\_Pos@{RCC\_APB1RSTR\_UART5\_Pos}}
\index{RCC\_APB1RSTR\_UART5\_Pos@{RCC\_APB1RSTR\_UART5\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_UART5\_Pos}{RCC\_APB1RSTR\_UART5\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART5\+\_\+\+Pos~(20)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00322}{322}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a2cc39ade6618f1d76c106866bb2a46b1}\label{reg__rcc_8h_a2cc39ade6618f1d76c106866bb2a46b1}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1RSTR\_UART7@{RCC\_APB1RSTR\_UART7}}
\index{RCC\_APB1RSTR\_UART7@{RCC\_APB1RSTR\_UART7}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_UART7}{RCC\_APB1RSTR\_UART7}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART7~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a1380ba570f6115119c82f6c8f130407c}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART7\+\_\+\+Pos}})}



UART7 reset 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00344}{344}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a1380ba570f6115119c82f6c8f130407c}\label{reg__rcc_8h_a1380ba570f6115119c82f6c8f130407c}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1RSTR\_UART7\_Pos@{RCC\_APB1RSTR\_UART7\_Pos}}
\index{RCC\_APB1RSTR\_UART7\_Pos@{RCC\_APB1RSTR\_UART7\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_UART7\_Pos}{RCC\_APB1RSTR\_UART7\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART7\+\_\+\+Pos~(30)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00343}{343}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a7ee0d231723745bf48c0fd49f34088d1}\label{reg__rcc_8h_a7ee0d231723745bf48c0fd49f34088d1}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1RSTR\_UART8@{RCC\_APB1RSTR\_UART8}}
\index{RCC\_APB1RSTR\_UART8@{RCC\_APB1RSTR\_UART8}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_UART8}{RCC\_APB1RSTR\_UART8}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART8~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ad99e31257cee325fc5b1bb6c25da9d61}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART8\+\_\+\+Pos}})}



UART8 reset 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00346}{346}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ad99e31257cee325fc5b1bb6c25da9d61}\label{reg__rcc_8h_ad99e31257cee325fc5b1bb6c25da9d61}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1RSTR\_UART8\_Pos@{RCC\_APB1RSTR\_UART8\_Pos}}
\index{RCC\_APB1RSTR\_UART8\_Pos@{RCC\_APB1RSTR\_UART8\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_UART8\_Pos}{RCC\_APB1RSTR\_UART8\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART8\+\_\+\+Pos~(31)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00345}{345}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a20176ff20fae842440bff9788cea477c}\label{reg__rcc_8h_a20176ff20fae842440bff9788cea477c}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1RSTR\_WWDG@{RCC\_APB1RSTR\_WWDG}}
\index{RCC\_APB1RSTR\_WWDG@{RCC\_APB1RSTR\_WWDG}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_WWDG}{RCC\_APB1RSTR\_WWDG}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDG~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ab56fe2f341dc4b0067d990449764638e}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDG\+\_\+\+Pos}})}



Window Watchdog reset 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00310}{310}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ab56fe2f341dc4b0067d990449764638e}\label{reg__rcc_8h_ab56fe2f341dc4b0067d990449764638e}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB1RSTR\_WWDG\_Pos@{RCC\_APB1RSTR\_WWDG\_Pos}}
\index{RCC\_APB1RSTR\_WWDG\_Pos@{RCC\_APB1RSTR\_WWDG\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_WWDG\_Pos}{RCC\_APB1RSTR\_WWDG\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDG\+\_\+\+Pos~(11)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00309}{309}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_aa90fe26cd02819c0c0d4530a2a995e7b}\label{reg__rcc_8h_aa90fe26cd02819c0c0d4530a2a995e7b}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB2ENR\_ADC1@{RCC\_APB2ENR\_ADC1}}
\index{RCC\_APB2ENR\_ADC1@{RCC\_APB2ENR\_ADC1}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2ENR\_ADC1}{RCC\_APB2ENR\_ADC1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a444cc34351e83789eb5abaa7af14b0f1}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+\_\+\+Pos}})}



ADC1 enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00413}{413}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a444cc34351e83789eb5abaa7af14b0f1}\label{reg__rcc_8h_a444cc34351e83789eb5abaa7af14b0f1}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB2ENR\_ADC1\_Pos@{RCC\_APB2ENR\_ADC1\_Pos}}
\index{RCC\_APB2ENR\_ADC1\_Pos@{RCC\_APB2ENR\_ADC1\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2ENR\_ADC1\_Pos}{RCC\_APB2ENR\_ADC1\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+\_\+\+Pos~(8)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00412}{412}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a0933d1e3ec4b2540c28a036df63dd6a8}\label{reg__rcc_8h_a0933d1e3ec4b2540c28a036df63dd6a8}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB2ENR\_ADC2@{RCC\_APB2ENR\_ADC2}}
\index{RCC\_APB2ENR\_ADC2@{RCC\_APB2ENR\_ADC2}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2ENR\_ADC2}{RCC\_APB2ENR\_ADC2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC2~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ad3f9e0e44d1592dd2b0865241de9542d}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC2\+\_\+\+Pos}})}



ADC2 enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00415}{415}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ad3f9e0e44d1592dd2b0865241de9542d}\label{reg__rcc_8h_ad3f9e0e44d1592dd2b0865241de9542d}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB2ENR\_ADC2\_Pos@{RCC\_APB2ENR\_ADC2\_Pos}}
\index{RCC\_APB2ENR\_ADC2\_Pos@{RCC\_APB2ENR\_ADC2\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2ENR\_ADC2\_Pos}{RCC\_APB2ENR\_ADC2\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC2\+\_\+\+Pos~(9)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00414}{414}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a25548e96ad891a148389618ee48fb553}\label{reg__rcc_8h_a25548e96ad891a148389618ee48fb553}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB2ENR\_ADC3@{RCC\_APB2ENR\_ADC3}}
\index{RCC\_APB2ENR\_ADC3@{RCC\_APB2ENR\_ADC3}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2ENR\_ADC3}{RCC\_APB2ENR\_ADC3}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC3~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a6666bef4e1ebcb7eb314caa7d72cdb2a}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC3\+\_\+\+Pos}})}



ADC3 enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00417}{417}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a6666bef4e1ebcb7eb314caa7d72cdb2a}\label{reg__rcc_8h_a6666bef4e1ebcb7eb314caa7d72cdb2a}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB2ENR\_ADC3\_Pos@{RCC\_APB2ENR\_ADC3\_Pos}}
\index{RCC\_APB2ENR\_ADC3\_Pos@{RCC\_APB2ENR\_ADC3\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2ENR\_ADC3\_Pos}{RCC\_APB2ENR\_ADC3\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC3\+\_\+\+Pos~(10)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00416}{416}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a524aca388d9b6709e1be9ffa962bdfb6}\label{reg__rcc_8h_a524aca388d9b6709e1be9ffa962bdfb6}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB2ENR\_COMP@{RCC\_APB2ENR\_COMP}}
\index{RCC\_APB2ENR\_COMP@{RCC\_APB2ENR\_COMP}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2ENR\_COMP}{RCC\_APB2ENR\_COMP}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+COMP~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ac750d3583614e774a67b9cc7d2c86907}{RCC\+\_\+\+APB2\+ENR\+\_\+\+COMP\+\_\+\+Pos}})}



COMP enable ///////////////////////////////////////////////////////////////////////////// 

RCC\+\_\+\+APB1\+ENR Register Bit Definition 

在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00428}{428}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ac750d3583614e774a67b9cc7d2c86907}\label{reg__rcc_8h_ac750d3583614e774a67b9cc7d2c86907}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB2ENR\_COMP\_Pos@{RCC\_APB2ENR\_COMP\_Pos}}
\index{RCC\_APB2ENR\_COMP\_Pos@{RCC\_APB2ENR\_COMP\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2ENR\_COMP\_Pos}{RCC\_APB2ENR\_COMP\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+COMP\+\_\+\+Pos~(15)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00424}{424}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_aa1ae4b2164cc2ae053f3bf7254ac05d6}\label{reg__rcc_8h_aa1ae4b2164cc2ae053f3bf7254ac05d6}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB2ENR\_EXTI@{RCC\_APB2ENR\_EXTI}}
\index{RCC\_APB2ENR\_EXTI@{RCC\_APB2ENR\_EXTI}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2ENR\_EXTI}{RCC\_APB2ENR\_EXTI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+EXTI~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a2a61975558a7599e1683d89dbe032282}{RCC\+\_\+\+APB2\+ENR\+\_\+\+EXTI\+\_\+\+Pos}})}



EXTI Block enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00421}{421}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a2a61975558a7599e1683d89dbe032282}\label{reg__rcc_8h_a2a61975558a7599e1683d89dbe032282}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB2ENR\_EXTI\_Pos@{RCC\_APB2ENR\_EXTI\_Pos}}
\index{RCC\_APB2ENR\_EXTI\_Pos@{RCC\_APB2ENR\_EXTI\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2ENR\_EXTI\_Pos}{RCC\_APB2ENR\_EXTI\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+EXTI\+\_\+\+Pos~(14)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00420}{420}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a74aa570cf0a080ddc1cc55e98984908d}\label{reg__rcc_8h_a74aa570cf0a080ddc1cc55e98984908d}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB2ENR\_SPI1@{RCC\_APB2ENR\_SPI1}}
\index{RCC\_APB2ENR\_SPI1@{RCC\_APB2ENR\_SPI1}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2ENR\_SPI1}{RCC\_APB2ENR\_SPI1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a25f23e2307c4761b2c2d03f2cf6bd85f}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+\_\+\+Pos}})}



SPI1 enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00419}{419}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a25f23e2307c4761b2c2d03f2cf6bd85f}\label{reg__rcc_8h_a25f23e2307c4761b2c2d03f2cf6bd85f}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB2ENR\_SPI1\_Pos@{RCC\_APB2ENR\_SPI1\_Pos}}
\index{RCC\_APB2ENR\_SPI1\_Pos@{RCC\_APB2ENR\_SPI1\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2ENR\_SPI1\_Pos}{RCC\_APB2ENR\_SPI1\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+\_\+\+Pos~(12)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00418}{418}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_af515306d861310a4e7cfb526a683e10a}\label{reg__rcc_8h_af515306d861310a4e7cfb526a683e10a}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB2ENR\_SYSCFG@{RCC\_APB2ENR\_SYSCFG}}
\index{RCC\_APB2ENR\_SYSCFG@{RCC\_APB2ENR\_SYSCFG}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2ENR\_SYSCFG}{RCC\_APB2ENR\_SYSCFG}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFG~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_aac0eab5851ffd0c43b790651aa7675b4}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFG\+\_\+\+Pos}})}



SYSCFG enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00423}{423}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_aac0eab5851ffd0c43b790651aa7675b4}\label{reg__rcc_8h_aac0eab5851ffd0c43b790651aa7675b4}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB2ENR\_SYSCFG\_Pos@{RCC\_APB2ENR\_SYSCFG\_Pos}}
\index{RCC\_APB2ENR\_SYSCFG\_Pos@{RCC\_APB2ENR\_SYSCFG\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2ENR\_SYSCFG\_Pos}{RCC\_APB2ENR\_SYSCFG\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFG\+\_\+\+Pos~(14)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00422}{422}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a17a4c8e75993923652e34c929c3b188e}\label{reg__rcc_8h_a17a4c8e75993923652e34c929c3b188e}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB2ENR\_TIM1@{RCC\_APB2ENR\_TIM1}}
\index{RCC\_APB2ENR\_TIM1@{RCC\_APB2ENR\_TIM1}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2ENR\_TIM1}{RCC\_APB2ENR\_TIM1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ad90a382c59580589b53a280ce45a60bb}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+\_\+\+Pos}})}



TIM1 enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00405}{405}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ad90a382c59580589b53a280ce45a60bb}\label{reg__rcc_8h_ad90a382c59580589b53a280ce45a60bb}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB2ENR\_TIM1\_Pos@{RCC\_APB2ENR\_TIM1\_Pos}}
\index{RCC\_APB2ENR\_TIM1\_Pos@{RCC\_APB2ENR\_TIM1\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2ENR\_TIM1\_Pos}{RCC\_APB2ENR\_TIM1\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+\_\+\+Pos~(0)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00404}{404}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a0131359f5c53687401c77a6f3b565baf}\label{reg__rcc_8h_a0131359f5c53687401c77a6f3b565baf}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB2ENR\_TIM8@{RCC\_APB2ENR\_TIM8}}
\index{RCC\_APB2ENR\_TIM8@{RCC\_APB2ENR\_TIM8}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2ENR\_TIM8}{RCC\_APB2ENR\_TIM8}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_adb1db49eb6d4d3544e1a593fccd4c267}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+\_\+\+Pos}})}



TIM8 enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00407}{407}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_adb1db49eb6d4d3544e1a593fccd4c267}\label{reg__rcc_8h_adb1db49eb6d4d3544e1a593fccd4c267}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB2ENR\_TIM8\_Pos@{RCC\_APB2ENR\_TIM8\_Pos}}
\index{RCC\_APB2ENR\_TIM8\_Pos@{RCC\_APB2ENR\_TIM8\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2ENR\_TIM8\_Pos}{RCC\_APB2ENR\_TIM8\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+\_\+\+Pos~(1)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00406}{406}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_aa8ce9e672584dea09f07bfbb57493a22}\label{reg__rcc_8h_aa8ce9e672584dea09f07bfbb57493a22}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB2ENR\_UART1@{RCC\_APB2ENR\_UART1}}
\index{RCC\_APB2ENR\_UART1@{RCC\_APB2ENR\_UART1}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2ENR\_UART1}{RCC\_APB2ENR\_UART1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+UART1~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a8efa4c8983cc01b379214abab68c5c42}{RCC\+\_\+\+APB2\+ENR\+\_\+\+UART1\+\_\+\+Pos}})}



UART1 enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00409}{409}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a8efa4c8983cc01b379214abab68c5c42}\label{reg__rcc_8h_a8efa4c8983cc01b379214abab68c5c42}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB2ENR\_UART1\_Pos@{RCC\_APB2ENR\_UART1\_Pos}}
\index{RCC\_APB2ENR\_UART1\_Pos@{RCC\_APB2ENR\_UART1\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2ENR\_UART1\_Pos}{RCC\_APB2ENR\_UART1\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+UART1\+\_\+\+Pos~(4)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00408}{408}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ae3c72d9608cc93d6bce1930c3bf2cd59}\label{reg__rcc_8h_ae3c72d9608cc93d6bce1930c3bf2cd59}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB2ENR\_UART6@{RCC\_APB2ENR\_UART6}}
\index{RCC\_APB2ENR\_UART6@{RCC\_APB2ENR\_UART6}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2ENR\_UART6}{RCC\_APB2ENR\_UART6}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+UART6~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_adcb08700b0980269d6f90b0ddbc6a744}{RCC\+\_\+\+APB2\+ENR\+\_\+\+UART6\+\_\+\+Pos}})}



UART6 enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00411}{411}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_adcb08700b0980269d6f90b0ddbc6a744}\label{reg__rcc_8h_adcb08700b0980269d6f90b0ddbc6a744}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB2ENR\_UART6\_Pos@{RCC\_APB2ENR\_UART6\_Pos}}
\index{RCC\_APB2ENR\_UART6\_Pos@{RCC\_APB2ENR\_UART6\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2ENR\_UART6\_Pos}{RCC\_APB2ENR\_UART6\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+UART6\+\_\+\+Pos~(5)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00410}{410}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_aded8e83c2625ea002611ad2295a17eee}\label{reg__rcc_8h_aded8e83c2625ea002611ad2295a17eee}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB2RSTR\_ADC1@{RCC\_APB2RSTR\_ADC1}}
\index{RCC\_APB2RSTR\_ADC1@{RCC\_APB2RSTR\_ADC1}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2RSTR\_ADC1}{RCC\_APB2RSTR\_ADC1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADC1~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a501eace38d303e85a2156a03a6aadbf8}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADC1\+\_\+\+Pos}})}



ADC1 reset 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00266}{266}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a501eace38d303e85a2156a03a6aadbf8}\label{reg__rcc_8h_a501eace38d303e85a2156a03a6aadbf8}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB2RSTR\_ADC1\_Pos@{RCC\_APB2RSTR\_ADC1\_Pos}}
\index{RCC\_APB2RSTR\_ADC1\_Pos@{RCC\_APB2RSTR\_ADC1\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2RSTR\_ADC1\_Pos}{RCC\_APB2RSTR\_ADC1\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADC1\+\_\+\+Pos~(8)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00265}{265}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a5a635825b7c59dcf7af73a4dbb85d9c8}\label{reg__rcc_8h_a5a635825b7c59dcf7af73a4dbb85d9c8}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB2RSTR\_ADC2@{RCC\_APB2RSTR\_ADC2}}
\index{RCC\_APB2RSTR\_ADC2@{RCC\_APB2RSTR\_ADC2}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2RSTR\_ADC2}{RCC\_APB2RSTR\_ADC2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADC2~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a71ceb0cf0792e77a88895205e1b074fa}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADC2\+\_\+\+Pos}})}



ADC2 reset 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00268}{268}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a71ceb0cf0792e77a88895205e1b074fa}\label{reg__rcc_8h_a71ceb0cf0792e77a88895205e1b074fa}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB2RSTR\_ADC2\_Pos@{RCC\_APB2RSTR\_ADC2\_Pos}}
\index{RCC\_APB2RSTR\_ADC2\_Pos@{RCC\_APB2RSTR\_ADC2\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2RSTR\_ADC2\_Pos}{RCC\_APB2RSTR\_ADC2\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADC2\+\_\+\+Pos~(9)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00267}{267}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a3165bbea8ae2e49dc5e0c9b655f608f8}\label{reg__rcc_8h_a3165bbea8ae2e49dc5e0c9b655f608f8}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB2RSTR\_ADC3@{RCC\_APB2RSTR\_ADC3}}
\index{RCC\_APB2RSTR\_ADC3@{RCC\_APB2RSTR\_ADC3}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2RSTR\_ADC3}{RCC\_APB2RSTR\_ADC3}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADC3~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_af2c8fc8e377b2d36265dc73b6296a437}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADC3\+\_\+\+Pos}})}



ADC3 reset 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00270}{270}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_af2c8fc8e377b2d36265dc73b6296a437}\label{reg__rcc_8h_af2c8fc8e377b2d36265dc73b6296a437}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB2RSTR\_ADC3\_Pos@{RCC\_APB2RSTR\_ADC3\_Pos}}
\index{RCC\_APB2RSTR\_ADC3\_Pos@{RCC\_APB2RSTR\_ADC3\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2RSTR\_ADC3\_Pos}{RCC\_APB2RSTR\_ADC3\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADC3\+\_\+\+Pos~(10)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00269}{269}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a39acd85a3590958c3e0b34351e59b546}\label{reg__rcc_8h_a39acd85a3590958c3e0b34351e59b546}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB2RSTR\_COMP@{RCC\_APB2RSTR\_COMP}}
\index{RCC\_APB2RSTR\_COMP@{RCC\_APB2RSTR\_COMP}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2RSTR\_COMP}{RCC\_APB2RSTR\_COMP}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+COMP~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a302041539de4286aebd3a8d386ea6f35}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+COMP\+\_\+\+Pos}})}



COMP reset 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00276}{276}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a302041539de4286aebd3a8d386ea6f35}\label{reg__rcc_8h_a302041539de4286aebd3a8d386ea6f35}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB2RSTR\_COMP\_Pos@{RCC\_APB2RSTR\_COMP\_Pos}}
\index{RCC\_APB2RSTR\_COMP\_Pos@{RCC\_APB2RSTR\_COMP\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2RSTR\_COMP\_Pos}{RCC\_APB2RSTR\_COMP\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+COMP\+\_\+\+Pos~(15)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00275}{275}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a38f676c6c842fc9471d51a50584fbe91}\label{reg__rcc_8h_a38f676c6c842fc9471d51a50584fbe91}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB2RSTR\_SPI1@{RCC\_APB2RSTR\_SPI1}}
\index{RCC\_APB2RSTR\_SPI1@{RCC\_APB2RSTR\_SPI1}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2RSTR\_SPI1}{RCC\_APB2RSTR\_SPI1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a555b20e5cc4343fc85442a569f7f881e}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+\_\+\+Pos}})}



SPI1 reset 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00272}{272}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a555b20e5cc4343fc85442a569f7f881e}\label{reg__rcc_8h_a555b20e5cc4343fc85442a569f7f881e}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB2RSTR\_SPI1\_Pos@{RCC\_APB2RSTR\_SPI1\_Pos}}
\index{RCC\_APB2RSTR\_SPI1\_Pos@{RCC\_APB2RSTR\_SPI1\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2RSTR\_SPI1\_Pos}{RCC\_APB2RSTR\_SPI1\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+\_\+\+Pos~(12)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00271}{271}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a4a869b617b1b8c18fe86eca50ed5cf56}\label{reg__rcc_8h_a4a869b617b1b8c18fe86eca50ed5cf56}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB2RSTR\_SYSCFG@{RCC\_APB2RSTR\_SYSCFG}}
\index{RCC\_APB2RSTR\_SYSCFG@{RCC\_APB2RSTR\_SYSCFG}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2RSTR\_SYSCFG}{RCC\_APB2RSTR\_SYSCFG}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFG~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a9ebeeacb5303d317bd86ad2b6a53cf30}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFG\+\_\+\+Pos}})}



SYSCFG reset 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00274}{274}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a9ebeeacb5303d317bd86ad2b6a53cf30}\label{reg__rcc_8h_a9ebeeacb5303d317bd86ad2b6a53cf30}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB2RSTR\_SYSCFG\_Pos@{RCC\_APB2RSTR\_SYSCFG\_Pos}}
\index{RCC\_APB2RSTR\_SYSCFG\_Pos@{RCC\_APB2RSTR\_SYSCFG\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2RSTR\_SYSCFG\_Pos}{RCC\_APB2RSTR\_SYSCFG\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFG\+\_\+\+Pos~(14)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00273}{273}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a8c0a5ea7b83d01c1056e52ada97bfbac}\label{reg__rcc_8h_a8c0a5ea7b83d01c1056e52ada97bfbac}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB2RSTR\_TIM1@{RCC\_APB2RSTR\_TIM1}}
\index{RCC\_APB2RSTR\_TIM1@{RCC\_APB2RSTR\_TIM1}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2RSTR\_TIM1}{RCC\_APB2RSTR\_TIM1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a9882ab4f29b07e7277badfeab59485e3}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+\_\+\+Pos}})}



TIM1 reset 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00258}{258}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a9882ab4f29b07e7277badfeab59485e3}\label{reg__rcc_8h_a9882ab4f29b07e7277badfeab59485e3}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB2RSTR\_TIM1\_Pos@{RCC\_APB2RSTR\_TIM1\_Pos}}
\index{RCC\_APB2RSTR\_TIM1\_Pos@{RCC\_APB2RSTR\_TIM1\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2RSTR\_TIM1\_Pos}{RCC\_APB2RSTR\_TIM1\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+\_\+\+Pos~(0)}



RCC\+\_\+\+APB2\+RSTR Register Bit Definition 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00257}{257}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a891b0921a9ffd0a951af6f2a0e4a2970}\label{reg__rcc_8h_a891b0921a9ffd0a951af6f2a0e4a2970}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB2RSTR\_TIM8@{RCC\_APB2RSTR\_TIM8}}
\index{RCC\_APB2RSTR\_TIM8@{RCC\_APB2RSTR\_TIM8}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2RSTR\_TIM8}{RCC\_APB2RSTR\_TIM8}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM8~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ae992cbe4f797941c5525eea798576213}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM8\+\_\+\+Pos}})}



TIM8 reset 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00260}{260}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ae992cbe4f797941c5525eea798576213}\label{reg__rcc_8h_ae992cbe4f797941c5525eea798576213}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB2RSTR\_TIM8\_Pos@{RCC\_APB2RSTR\_TIM8\_Pos}}
\index{RCC\_APB2RSTR\_TIM8\_Pos@{RCC\_APB2RSTR\_TIM8\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2RSTR\_TIM8\_Pos}{RCC\_APB2RSTR\_TIM8\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM8\+\_\+\+Pos~(1)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00259}{259}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_aa2803977318ea87bfeab501ba33efc44}\label{reg__rcc_8h_aa2803977318ea87bfeab501ba33efc44}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB2RSTR\_UART1@{RCC\_APB2RSTR\_UART1}}
\index{RCC\_APB2RSTR\_UART1@{RCC\_APB2RSTR\_UART1}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2RSTR\_UART1}{RCC\_APB2RSTR\_UART1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+UART1~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a864055fa517e2a1d9fe5b35bca967a29}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+UART1\+\_\+\+Pos}})}



UART1 reset 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00262}{262}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a864055fa517e2a1d9fe5b35bca967a29}\label{reg__rcc_8h_a864055fa517e2a1d9fe5b35bca967a29}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB2RSTR\_UART1\_Pos@{RCC\_APB2RSTR\_UART1\_Pos}}
\index{RCC\_APB2RSTR\_UART1\_Pos@{RCC\_APB2RSTR\_UART1\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2RSTR\_UART1\_Pos}{RCC\_APB2RSTR\_UART1\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+UART1\+\_\+\+Pos~(4)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00261}{261}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ad34cb0f49a81aa63135edba5531a5059}\label{reg__rcc_8h_ad34cb0f49a81aa63135edba5531a5059}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB2RSTR\_UART6@{RCC\_APB2RSTR\_UART6}}
\index{RCC\_APB2RSTR\_UART6@{RCC\_APB2RSTR\_UART6}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2RSTR\_UART6}{RCC\_APB2RSTR\_UART6}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+UART6~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a72285c202be71fd42c211a2ba029ba06}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+UART6\+\_\+\+Pos}})}



UART6 reset 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00264}{264}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a72285c202be71fd42c211a2ba029ba06}\label{reg__rcc_8h_a72285c202be71fd42c211a2ba029ba06}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_APB2RSTR\_UART6\_Pos@{RCC\_APB2RSTR\_UART6\_Pos}}
\index{RCC\_APB2RSTR\_UART6\_Pos@{RCC\_APB2RSTR\_UART6\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2RSTR\_UART6\_Pos}{RCC\_APB2RSTR\_UART6\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+UART6\+\_\+\+Pos~(5)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00263}{263}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a0e681b03f364532055d88f63fec0d99d}\label{reg__rcc_8h_a0e681b03f364532055d88f63fec0d99d}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_BASE@{RCC\_BASE}}
\index{RCC\_BASE@{RCC\_BASE}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_BASE}{RCC\_BASE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BASE~(\mbox{\hyperlink{reg__common_8h_a92eb5d49730765d2abd0f5b09548f9f5}{AHBPERIPH\+\_\+\+BASE}} + 0x1000)}



RCC Base Address Definition 

Base Address\+: 0x40021000 

在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00047}{47}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a2b85b3ab656dfa2809b15e6e530c17a2}\label{reg__rcc_8h_a2b85b3ab656dfa2809b15e6e530c17a2}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_BDCR\_BDRST@{RCC\_BDCR\_BDRST}}
\index{RCC\_BDCR\_BDRST@{RCC\_BDCR\_BDRST}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_BDCR\_BDRST}{RCC\_BDCR\_BDRST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDCR\+\_\+\+BDRST~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ac787de49ce5fa9a2e0123ddf33f4e26e}{RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Pos}})}



Backup domain software reset 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00509}{509}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ac787de49ce5fa9a2e0123ddf33f4e26e}\label{reg__rcc_8h_ac787de49ce5fa9a2e0123ddf33f4e26e}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_BDCR\_BDRST\_Pos@{RCC\_BDCR\_BDRST\_Pos}}
\index{RCC\_BDCR\_BDRST\_Pos@{RCC\_BDCR\_BDRST\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_BDCR\_BDRST\_Pos}{RCC\_BDCR\_BDRST\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Pos~(16)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00508}{508}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ab56a1848dcac240ec805f568e4a49d60}\label{reg__rcc_8h_ab56a1848dcac240ec805f568e4a49d60}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_BDCR\_DBP@{RCC\_BDCR\_DBP}}
\index{RCC\_BDCR\_DBP@{RCC\_BDCR\_DBP}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_BDCR\_DBP}{RCC\_BDCR\_DBP}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDCR\+\_\+\+DBP~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a62a7fab9bd427315971da48ca4a573c7}{RCC\+\_\+\+BDCR\+\_\+\+DBP\+\_\+\+Pos}})}



DBP clock enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00511}{511}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a62a7fab9bd427315971da48ca4a573c7}\label{reg__rcc_8h_a62a7fab9bd427315971da48ca4a573c7}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_BDCR\_DBP\_Pos@{RCC\_BDCR\_DBP\_Pos}}
\index{RCC\_BDCR\_DBP\_Pos@{RCC\_BDCR\_DBP\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_BDCR\_DBP\_Pos}{RCC\_BDCR\_DBP\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDCR\+\_\+\+DBP\+\_\+\+Pos~(24)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00510}{510}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a542dffd7f8dc4da5401b54d822a22af0}\label{reg__rcc_8h_a542dffd7f8dc4da5401b54d822a22af0}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_BDCR\_LSEBYP@{RCC\_BDCR\_LSEBYP}}
\index{RCC\_BDCR\_LSEBYP@{RCC\_BDCR\_LSEBYP}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_BDCR\_LSEBYP}{RCC\_BDCR\_LSEBYP}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDCR\+\_\+\+LSEBYP~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a8900b556c097b54266370f197517c2b4}{RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Pos}})}



External Low Speed oscillator Bypass 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00498}{498}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a8900b556c097b54266370f197517c2b4}\label{reg__rcc_8h_a8900b556c097b54266370f197517c2b4}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_BDCR\_LSEBYP\_Pos@{RCC\_BDCR\_LSEBYP\_Pos}}
\index{RCC\_BDCR\_LSEBYP\_Pos@{RCC\_BDCR\_LSEBYP\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_BDCR\_LSEBYP\_Pos}{RCC\_BDCR\_LSEBYP\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Pos~(2)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00497}{497}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a00145f8814cb9a5b180d76499d97aead}\label{reg__rcc_8h_a00145f8814cb9a5b180d76499d97aead}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_BDCR\_LSEON@{RCC\_BDCR\_LSEON}}
\index{RCC\_BDCR\_LSEON@{RCC\_BDCR\_LSEON}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_BDCR\_LSEON}{RCC\_BDCR\_LSEON}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDCR\+\_\+\+LSEON~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a016de845d59f61611054d27511a3fa68}{RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Pos}})}



External Low Speed oscillator enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00494}{494}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a016de845d59f61611054d27511a3fa68}\label{reg__rcc_8h_a016de845d59f61611054d27511a3fa68}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_BDCR\_LSEON\_Pos@{RCC\_BDCR\_LSEON\_Pos}}
\index{RCC\_BDCR\_LSEON\_Pos@{RCC\_BDCR\_LSEON\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_BDCR\_LSEON\_Pos}{RCC\_BDCR\_LSEON\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Pos~(0)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00493}{493}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_aafca81172ed857ce6b94582fcaada87c}\label{reg__rcc_8h_aafca81172ed857ce6b94582fcaada87c}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_BDCR\_LSERDY@{RCC\_BDCR\_LSERDY}}
\index{RCC\_BDCR\_LSERDY@{RCC\_BDCR\_LSERDY}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_BDCR\_LSERDY}{RCC\_BDCR\_LSERDY}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDCR\+\_\+\+LSERDY~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a1d373419116fa0446eee779da5292b02}{RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Pos}})}



External Low Speed oscillator Ready 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00496}{496}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a1d373419116fa0446eee779da5292b02}\label{reg__rcc_8h_a1d373419116fa0446eee779da5292b02}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_BDCR\_LSERDY\_Pos@{RCC\_BDCR\_LSERDY\_Pos}}
\index{RCC\_BDCR\_LSERDY\_Pos@{RCC\_BDCR\_LSERDY\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_BDCR\_LSERDY\_Pos}{RCC\_BDCR\_LSERDY\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Pos~(1)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00495}{495}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a79ea6f2df75f09b17df9582037ed6a53}\label{reg__rcc_8h_a79ea6f2df75f09b17df9582037ed6a53}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_BDCR\_RTCEN@{RCC\_BDCR\_RTCEN}}
\index{RCC\_BDCR\_RTCEN@{RCC\_BDCR\_RTCEN}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_BDCR\_RTCEN}{RCC\_BDCR\_RTCEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDCR\+\_\+\+RTCEN~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ad32e3fd78eebb6ac9bb446a9fdda3d0d}{RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Pos}})}



RTC clock enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00507}{507}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ad32e3fd78eebb6ac9bb446a9fdda3d0d}\label{reg__rcc_8h_ad32e3fd78eebb6ac9bb446a9fdda3d0d}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_BDCR\_RTCEN\_Pos@{RCC\_BDCR\_RTCEN\_Pos}}
\index{RCC\_BDCR\_RTCEN\_Pos@{RCC\_BDCR\_RTCEN\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_BDCR\_RTCEN\_Pos}{RCC\_BDCR\_RTCEN\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Pos~(15)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00506}{506}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_abe30dbd38f6456990ee641648bc05d40}\label{reg__rcc_8h_abe30dbd38f6456990ee641648bc05d40}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_BDCR\_RTCSEL@{RCC\_BDCR\_RTCSEL}}
\index{RCC\_BDCR\_RTCSEL@{RCC\_BDCR\_RTCSEL}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_BDCR\_RTCSEL}{RCC\_BDCR\_RTCSEL}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDCR\+\_\+\+RTCSEL~(0x03U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a1ba11e8b21a7165e4b8e9a2cbf5a323d}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos}})}



RTCSEL\mbox{[}1\+:0\mbox{]} bits (RTC clock source selection) 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00501}{501}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ac9db61bfa161573b4225c147d4ea0c3e}\label{reg__rcc_8h_ac9db61bfa161573b4225c147d4ea0c3e}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_BDCR\_RTCSEL\_HSE@{RCC\_BDCR\_RTCSEL\_HSE}}
\index{RCC\_BDCR\_RTCSEL\_HSE@{RCC\_BDCR\_RTCSEL\_HSE}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_BDCR\_RTCSEL\_HSE}{RCC\_BDCR\_RTCSEL\_HSE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+HSE~(0x03U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a1ba11e8b21a7165e4b8e9a2cbf5a323d}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos}})}



HSE oscillator clock divided by 128 used as RTC clock 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00504}{504}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a07f6cd2e581dabf6d442145603033205}\label{reg__rcc_8h_a07f6cd2e581dabf6d442145603033205}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_BDCR\_RTCSEL\_LSE@{RCC\_BDCR\_RTCSEL\_LSE}}
\index{RCC\_BDCR\_RTCSEL\_LSE@{RCC\_BDCR\_RTCSEL\_LSE}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_BDCR\_RTCSEL\_LSE}{RCC\_BDCR\_RTCSEL\_LSE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+LSE~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a1ba11e8b21a7165e4b8e9a2cbf5a323d}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos}})}



LSE oscillator clock used as RTC clock 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00502}{502}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a66773d3ffb98fb0c7a72e39a224f1cfd}\label{reg__rcc_8h_a66773d3ffb98fb0c7a72e39a224f1cfd}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_BDCR\_RTCSEL\_LSI@{RCC\_BDCR\_RTCSEL\_LSI}}
\index{RCC\_BDCR\_RTCSEL\_LSI@{RCC\_BDCR\_RTCSEL\_LSI}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_BDCR\_RTCSEL\_LSI}{RCC\_BDCR\_RTCSEL\_LSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+LSI~(0x02U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a1ba11e8b21a7165e4b8e9a2cbf5a323d}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos}})}



LSI oscillator clock used as RTC clock 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00503}{503}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a1ba11e8b21a7165e4b8e9a2cbf5a323d}\label{reg__rcc_8h_a1ba11e8b21a7165e4b8e9a2cbf5a323d}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_BDCR\_RTCSEL\_Pos@{RCC\_BDCR\_RTCSEL\_Pos}}
\index{RCC\_BDCR\_RTCSEL\_Pos@{RCC\_BDCR\_RTCSEL\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_BDCR\_RTCSEL\_Pos}{RCC\_BDCR\_RTCSEL\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos~(8)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00500}{500}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a2d3768faff9e2754580375289554b6f1}\label{reg__rcc_8h_a2d3768faff9e2754580375289554b6f1}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR2\_APB1\_CLK\_HV\_PRE@{RCC\_CFGR2\_APB1\_CLK\_HV\_PRE}}
\index{RCC\_CFGR2\_APB1\_CLK\_HV\_PRE@{RCC\_CFGR2\_APB1\_CLK\_HV\_PRE}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR2\_APB1\_CLK\_HV\_PRE}{RCC\_CFGR2\_APB1\_CLK\_HV\_PRE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR2\+\_\+\+APB1\+\_\+\+CLK\+\_\+\+HV\+\_\+\+PRE~(0x0\+FU $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a7f2b4c4903761c7f264574fa831f5331}{RCC\+\_\+\+CFGR2\+\_\+\+APB1\+\_\+\+CLK\+\_\+\+HV\+\_\+\+PRE\+\_\+\+Pos}})}



APB1 Output clock frequency division factor ///////////////////////////////////////////////////////////////////////////// 

RCC\+\_\+\+ICSCR Register Bit Definition 

在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00609}{609}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a7f2b4c4903761c7f264574fa831f5331}\label{reg__rcc_8h_a7f2b4c4903761c7f264574fa831f5331}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR2\_APB1\_CLK\_HV\_PRE\_Pos@{RCC\_CFGR2\_APB1\_CLK\_HV\_PRE\_Pos}}
\index{RCC\_CFGR2\_APB1\_CLK\_HV\_PRE\_Pos@{RCC\_CFGR2\_APB1\_CLK\_HV\_PRE\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR2\_APB1\_CLK\_HV\_PRE\_Pos}{RCC\_CFGR2\_APB1\_CLK\_HV\_PRE\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR2\+\_\+\+APB1\+\_\+\+CLK\+\_\+\+HV\+\_\+\+PRE\+\_\+\+Pos~(16)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00605}{605}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a6e2fdcc7751e19917ef7ae6b87c09e50}\label{reg__rcc_8h_a6e2fdcc7751e19917ef7ae6b87c09e50}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR2\_FSMC\_PRE@{RCC\_CFGR2\_FSMC\_PRE}}
\index{RCC\_CFGR2\_FSMC\_PRE@{RCC\_CFGR2\_FSMC\_PRE}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR2\_FSMC\_PRE}{RCC\_CFGR2\_FSMC\_PRE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR2\+\_\+\+FSMC\+\_\+\+PRE~(0x1\+FU $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a667595e226c5add3c337b0af257ada57}{RCC\+\_\+\+CFGR2\+\_\+\+FSMC\+\_\+\+PRE\+\_\+\+Pos}})}



FSMC Output clock frequency division factor 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00604}{604}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a667595e226c5add3c337b0af257ada57}\label{reg__rcc_8h_a667595e226c5add3c337b0af257ada57}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR2\_FSMC\_PRE\_Pos@{RCC\_CFGR2\_FSMC\_PRE\_Pos}}
\index{RCC\_CFGR2\_FSMC\_PRE\_Pos@{RCC\_CFGR2\_FSMC\_PRE\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR2\_FSMC\_PRE\_Pos}{RCC\_CFGR2\_FSMC\_PRE\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR2\+\_\+\+FSMC\+\_\+\+PRE\+\_\+\+Pos~(8)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00603}{603}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a4e803756398fa2f8f557687e2f36539c}\label{reg__rcc_8h_a4e803756398fa2f8f557687e2f36539c}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR2\_TIMADV\_PRE@{RCC\_CFGR2\_TIMADV\_PRE}}
\index{RCC\_CFGR2\_TIMADV\_PRE@{RCC\_CFGR2\_TIMADV\_PRE}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR2\_TIMADV\_PRE}{RCC\_CFGR2\_TIMADV\_PRE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR2\+\_\+\+TIMADV\+\_\+\+PRE~(0x07U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a3404f972beda52c3fde87250117061d9}{RCC\+\_\+\+CFGR2\+\_\+\+TIMADV\+\_\+\+PRE\+\_\+\+Pos}})}



SYSCLK\textquotesingle{}s advance points are controlled by the software Frequency coefficient 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00602}{602}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a3404f972beda52c3fde87250117061d9}\label{reg__rcc_8h_a3404f972beda52c3fde87250117061d9}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR2\_TIMADV\_PRE\_Pos@{RCC\_CFGR2\_TIMADV\_PRE\_Pos}}
\index{RCC\_CFGR2\_TIMADV\_PRE\_Pos@{RCC\_CFGR2\_TIMADV\_PRE\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR2\_TIMADV\_PRE\_Pos}{RCC\_CFGR2\_TIMADV\_PRE\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR2\+\_\+\+TIMADV\+\_\+\+PRE\+\_\+\+Pos~(1)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00601}{601}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_affab5771af99043711b76f4535129f69}\label{reg__rcc_8h_affab5771af99043711b76f4535129f69}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR2\_TIMADVCKSEL@{RCC\_CFGR2\_TIMADVCKSEL}}
\index{RCC\_CFGR2\_TIMADVCKSEL@{RCC\_CFGR2\_TIMADVCKSEL}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR2\_TIMADVCKSEL}{RCC\_CFGR2\_TIMADVCKSEL}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR2\+\_\+\+TIMADVCKSEL~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a4ab22d095d80a414fc5d0da868366370}{RCC\+\_\+\+CFGR2\+\_\+\+TIMADVCKSEL\+\_\+\+Pos}})}



TIMADV\+\_\+\+CKSEL 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00600}{600}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a4ab22d095d80a414fc5d0da868366370}\label{reg__rcc_8h_a4ab22d095d80a414fc5d0da868366370}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR2\_TIMADVCKSEL\_Pos@{RCC\_CFGR2\_TIMADVCKSEL\_Pos}}
\index{RCC\_CFGR2\_TIMADVCKSEL\_Pos@{RCC\_CFGR2\_TIMADVCKSEL\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR2\_TIMADVCKSEL\_Pos}{RCC\_CFGR2\_TIMADVCKSEL\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR2\+\_\+\+TIMADVCKSEL\+\_\+\+Pos~(1)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00599}{599}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_afe10e66938644ee8054a2426ff23efea}\label{reg__rcc_8h_afe10e66938644ee8054a2426ff23efea}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_HPRE@{RCC\_CFGR\_HPRE}}
\index{RCC\_CFGR\_HPRE@{RCC\_CFGR\_HPRE}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_HPRE}{RCC\_CFGR\_HPRE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE~(0x0\+FU $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a2447eb7ab6388f0446e7550df8f50d90}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}})}



HPRE\mbox{[}3\+:0\mbox{]} bits (AHB prescaler) 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00148}{148}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a2b7d7f29b09a49c31404fc0d44645c84}\label{reg__rcc_8h_a2b7d7f29b09a49c31404fc0d44645c84}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_HPRE\_DIV1@{RCC\_CFGR\_HPRE\_DIV1}}
\index{RCC\_CFGR\_HPRE\_DIV1@{RCC\_CFGR\_HPRE\_DIV1}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_HPRE\_DIV1}{RCC\_CFGR\_HPRE\_DIV1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV1~(0x00U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a2447eb7ab6388f0446e7550df8f50d90}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}})}



AHB = FCLK = SYSCLK not divided 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00154}{154}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a280da821f0da1bec1f4c0e132ddf8eab}\label{reg__rcc_8h_a280da821f0da1bec1f4c0e132ddf8eab}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_HPRE\_DIV128@{RCC\_CFGR\_HPRE\_DIV128}}
\index{RCC\_CFGR\_HPRE\_DIV128@{RCC\_CFGR\_HPRE\_DIV128}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_HPRE\_DIV128}{RCC\_CFGR\_HPRE\_DIV128}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV128~(0x0\+DU $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a2447eb7ab6388f0446e7550df8f50d90}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}})}



AHB = FCLK = SYSCLK divided by 128 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00160}{160}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a3806da4f1afc9e5be0fca001c8c57815}\label{reg__rcc_8h_a3806da4f1afc9e5be0fca001c8c57815}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_HPRE\_DIV16@{RCC\_CFGR\_HPRE\_DIV16}}
\index{RCC\_CFGR\_HPRE\_DIV16@{RCC\_CFGR\_HPRE\_DIV16}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_HPRE\_DIV16}{RCC\_CFGR\_HPRE\_DIV16}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV16~(0x0\+BU $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a2447eb7ab6388f0446e7550df8f50d90}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}})}



AHB = FCLK = SYSCLK divided by 16 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00158}{158}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_aa9eeb5e38e53e79b08a4ac438497ebea}\label{reg__rcc_8h_aa9eeb5e38e53e79b08a4ac438497ebea}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_HPRE\_DIV2@{RCC\_CFGR\_HPRE\_DIV2}}
\index{RCC\_CFGR\_HPRE\_DIV2@{RCC\_CFGR\_HPRE\_DIV2}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_HPRE\_DIV2}{RCC\_CFGR\_HPRE\_DIV2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV2~(0x08U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a2447eb7ab6388f0446e7550df8f50d90}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}})}



AHB = FCLK = SYSCLK divided by 2 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00155}{155}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a089930cedd5b2cb201e717438f29d25b}\label{reg__rcc_8h_a089930cedd5b2cb201e717438f29d25b}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_HPRE\_DIV256@{RCC\_CFGR\_HPRE\_DIV256}}
\index{RCC\_CFGR\_HPRE\_DIV256@{RCC\_CFGR\_HPRE\_DIV256}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_HPRE\_DIV256}{RCC\_CFGR\_HPRE\_DIV256}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV256~(0x0\+EU $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a2447eb7ab6388f0446e7550df8f50d90}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}})}



AHB = FCLK = SYSCLK divided by 256 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00161}{161}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_affe860867ae4b1b6d28473ded1546d91}\label{reg__rcc_8h_affe860867ae4b1b6d28473ded1546d91}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_HPRE\_DIV4@{RCC\_CFGR\_HPRE\_DIV4}}
\index{RCC\_CFGR\_HPRE\_DIV4@{RCC\_CFGR\_HPRE\_DIV4}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_HPRE\_DIV4}{RCC\_CFGR\_HPRE\_DIV4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV4~(0x09U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a2447eb7ab6388f0446e7550df8f50d90}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}})}



AHB = FCLK = SYSCLK divided by 4 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00156}{156}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ae5088dcbaefc55d4b6693e9b1e595ed0}\label{reg__rcc_8h_ae5088dcbaefc55d4b6693e9b1e595ed0}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_HPRE\_DIV512@{RCC\_CFGR\_HPRE\_DIV512}}
\index{RCC\_CFGR\_HPRE\_DIV512@{RCC\_CFGR\_HPRE\_DIV512}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_HPRE\_DIV512}{RCC\_CFGR\_HPRE\_DIV512}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV512~(0x0\+FU $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a2447eb7ab6388f0446e7550df8f50d90}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}})}



AHB = FCLK = SYSCLK divided by 512 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00162}{162}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a1caeba8dc2b4c0bb11be600e983e3370}\label{reg__rcc_8h_a1caeba8dc2b4c0bb11be600e983e3370}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_HPRE\_DIV64@{RCC\_CFGR\_HPRE\_DIV64}}
\index{RCC\_CFGR\_HPRE\_DIV64@{RCC\_CFGR\_HPRE\_DIV64}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_HPRE\_DIV64}{RCC\_CFGR\_HPRE\_DIV64}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV64~(0x0\+CU $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a2447eb7ab6388f0446e7550df8f50d90}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}})}



AHB = FCLK = SYSCLK divided by 64 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00159}{159}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_aca71d6b42bdb83b5ff5320578869a058}\label{reg__rcc_8h_aca71d6b42bdb83b5ff5320578869a058}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_HPRE\_DIV8@{RCC\_CFGR\_HPRE\_DIV8}}
\index{RCC\_CFGR\_HPRE\_DIV8@{RCC\_CFGR\_HPRE\_DIV8}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_HPRE\_DIV8}{RCC\_CFGR\_HPRE\_DIV8}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV8~(0x0\+AU $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a2447eb7ab6388f0446e7550df8f50d90}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}})}



AHB = FCLK = SYSCLK divided by 8 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00157}{157}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a2447eb7ab6388f0446e7550df8f50d90}\label{reg__rcc_8h_a2447eb7ab6388f0446e7550df8f50d90}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_HPRE\_Pos@{RCC\_CFGR\_HPRE\_Pos}}
\index{RCC\_CFGR\_HPRE\_Pos@{RCC\_CFGR\_HPRE\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_HPRE\_Pos}{RCC\_CFGR\_HPRE\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos~(4)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00147}{147}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_af2d7212d83114d355736613e6dc1dbde}\label{reg__rcc_8h_af2d7212d83114d355736613e6dc1dbde}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_MCO@{RCC\_CFGR\_MCO}}
\index{RCC\_CFGR\_MCO@{RCC\_CFGR\_MCO}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_MCO}{RCC\_CFGR\_MCO}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+MCO~(0x07U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a06e27915d55d2c06625bffe6e7b16512}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+Pos}})}



MCO\mbox{[}2\+:0\mbox{]} bits (Microcontroller Clock Output) 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00193}{193}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a183179f1b1763f38ae88f2d8d90acd70}\label{reg__rcc_8h_a183179f1b1763f38ae88f2d8d90acd70}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_MCO\_HSE@{RCC\_CFGR\_MCO\_HSE}}
\index{RCC\_CFGR\_MCO\_HSE@{RCC\_CFGR\_MCO\_HSE}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_MCO\_HSE}{RCC\_CFGR\_MCO\_HSE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+HSE~(0x06U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a06e27915d55d2c06625bffe6e7b16512}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+Pos}})}



External 1-\/25 MHz oscillator clock selected 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00199}{199}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a91f0ac507b8c4e5d443c107d934cfdb1}\label{reg__rcc_8h_a91f0ac507b8c4e5d443c107d934cfdb1}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_MCO\_HSI@{RCC\_CFGR\_MCO\_HSI}}
\index{RCC\_CFGR\_MCO\_HSI@{RCC\_CFGR\_MCO\_HSI}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_MCO\_HSI}{RCC\_CFGR\_MCO\_HSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+HSI~(0x05U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a06e27915d55d2c06625bffe6e7b16512}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+Pos}})}



Internal 48 MHz RC oscillator clock selected 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00198}{198}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ad10ee688b7cf27e652ffd003f177fdcd}\label{reg__rcc_8h_ad10ee688b7cf27e652ffd003f177fdcd}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_MCO\_LSE@{RCC\_CFGR\_MCO\_LSE}}
\index{RCC\_CFGR\_MCO\_LSE@{RCC\_CFGR\_MCO\_LSE}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_MCO\_LSE}{RCC\_CFGR\_MCO\_LSE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+LSE~(0x03U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a06e27915d55d2c06625bffe6e7b16512}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+Pos}})}



LSE clock 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00196}{196}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a96c817553f5f226b1d661b1448ed820a}\label{reg__rcc_8h_a96c817553f5f226b1d661b1448ed820a}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_MCO\_LSI@{RCC\_CFGR\_MCO\_LSI}}
\index{RCC\_CFGR\_MCO\_LSI@{RCC\_CFGR\_MCO\_LSI}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_MCO\_LSI}{RCC\_CFGR\_MCO\_LSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+LSI~(0x02U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a06e27915d55d2c06625bffe6e7b16512}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+Pos}})}



LSI clock 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00195}{195}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ab345908eef02b3029dd78be58baa0c8d}\label{reg__rcc_8h_ab345908eef02b3029dd78be58baa0c8d}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_MCO\_NOCLOCK@{RCC\_CFGR\_MCO\_NOCLOCK}}
\index{RCC\_CFGR\_MCO\_NOCLOCK@{RCC\_CFGR\_MCO\_NOCLOCK}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_MCO\_NOCLOCK}{RCC\_CFGR\_MCO\_NOCLOCK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+NOCLOCK~(0x00U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a06e27915d55d2c06625bffe6e7b16512}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+Pos}})}



No clock 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00194}{194}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ac1b83ae21df9327e2a705b19ce981da6}\label{reg__rcc_8h_ac1b83ae21df9327e2a705b19ce981da6}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_MCO\_PLL@{RCC\_CFGR\_MCO\_PLL}}
\index{RCC\_CFGR\_MCO\_PLL@{RCC\_CFGR\_MCO\_PLL}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_MCO\_PLL}{RCC\_CFGR\_MCO\_PLL}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+PLL~(0x07U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a06e27915d55d2c06625bffe6e7b16512}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+Pos}})}



PLL clock divided by 2 selected 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00200}{200}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a06e27915d55d2c06625bffe6e7b16512}\label{reg__rcc_8h_a06e27915d55d2c06625bffe6e7b16512}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_MCO\_Pos@{RCC\_CFGR\_MCO\_Pos}}
\index{RCC\_CFGR\_MCO\_Pos@{RCC\_CFGR\_MCO\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_MCO\_Pos}{RCC\_CFGR\_MCO\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+Pos~(24)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00192}{192}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_aecf3b078108fdaf7e66d15ae71ec4181}\label{reg__rcc_8h_aecf3b078108fdaf7e66d15ae71ec4181}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_MCO\_SYSCLK@{RCC\_CFGR\_MCO\_SYSCLK}}
\index{RCC\_CFGR\_MCO\_SYSCLK@{RCC\_CFGR\_MCO\_SYSCLK}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_MCO\_SYSCLK}{RCC\_CFGR\_MCO\_SYSCLK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+SYSCLK~(0x04U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a06e27915d55d2c06625bffe6e7b16512}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+Pos}})}



System clock selected 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00197}{197}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a50b2423a5fea74a47b9eb8ab51869412}\label{reg__rcc_8h_a50b2423a5fea74a47b9eb8ab51869412}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_PPRE1@{RCC\_CFGR\_PPRE1}}
\index{RCC\_CFGR\_PPRE1@{RCC\_CFGR\_PPRE1}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE1}{RCC\_CFGR\_PPRE1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE1~(0x07U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_af0f0825acc89712f58b97844fbac93ca}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos}})}



PRE1\mbox{[}2\+:0\mbox{]} bits (APB1 prescaler) 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00165}{165}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a2d37c20686faa340a77021117f5908b7}\label{reg__rcc_8h_a2d37c20686faa340a77021117f5908b7}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_PPRE1\_0@{RCC\_CFGR\_PPRE1\_0}}
\index{RCC\_CFGR\_PPRE1\_0@{RCC\_CFGR\_PPRE1\_0}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE1\_0}{RCC\_CFGR\_PPRE1\_0}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+0~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_af0f0825acc89712f58b97844fbac93ca}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos}})}



Bit 0 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00166}{166}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ad41049f8a28fdced6bb4d9267845ffa2}\label{reg__rcc_8h_ad41049f8a28fdced6bb4d9267845ffa2}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_PPRE1\_1@{RCC\_CFGR\_PPRE1\_1}}
\index{RCC\_CFGR\_PPRE1\_1@{RCC\_CFGR\_PPRE1\_1}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE1\_1}{RCC\_CFGR\_PPRE1\_1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+1~(0x02U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_af0f0825acc89712f58b97844fbac93ca}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos}})}



Bit 1 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00167}{167}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a5fcb524f6ca203ddff1862c124d4f89f}\label{reg__rcc_8h_a5fcb524f6ca203ddff1862c124d4f89f}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_PPRE1\_2@{RCC\_CFGR\_PPRE1\_2}}
\index{RCC\_CFGR\_PPRE1\_2@{RCC\_CFGR\_PPRE1\_2}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE1\_2}{RCC\_CFGR\_PPRE1\_2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+2~(0x04U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_af0f0825acc89712f58b97844fbac93ca}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos}})}



Bit 2 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00168}{168}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ac8f6562bb2ecf65055a2f42cbb48ef11}\label{reg__rcc_8h_ac8f6562bb2ecf65055a2f42cbb48ef11}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_PPRE1\_DIV1@{RCC\_CFGR\_PPRE1\_DIV1}}
\index{RCC\_CFGR\_PPRE1\_DIV1@{RCC\_CFGR\_PPRE1\_DIV1}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE1\_DIV1}{RCC\_CFGR\_PPRE1\_DIV1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV1~(0x00U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_af0f0825acc89712f58b97844fbac93ca}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos}})}



APB1 = HCLK not divided 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00170}{170}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a5c38ba326bde7c7a18c4f7f2aacf823f}\label{reg__rcc_8h_a5c38ba326bde7c7a18c4f7f2aacf823f}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_PPRE1\_DIV16@{RCC\_CFGR\_PPRE1\_DIV16}}
\index{RCC\_CFGR\_PPRE1\_DIV16@{RCC\_CFGR\_PPRE1\_DIV16}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE1\_DIV16}{RCC\_CFGR\_PPRE1\_DIV16}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV16~(0x07U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_af0f0825acc89712f58b97844fbac93ca}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos}})}



APB1 = HCLK divided by 16 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00174}{174}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_af832ad6844c907d9bb37c1536defcb0d}\label{reg__rcc_8h_af832ad6844c907d9bb37c1536defcb0d}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_PPRE1\_DIV2@{RCC\_CFGR\_PPRE1\_DIV2}}
\index{RCC\_CFGR\_PPRE1\_DIV2@{RCC\_CFGR\_PPRE1\_DIV2}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE1\_DIV2}{RCC\_CFGR\_PPRE1\_DIV2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV2~(0x04U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_af0f0825acc89712f58b97844fbac93ca}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos}})}



APB1 = HCLK divided by 2 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00171}{171}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a0e340725f46e9462d9b02a079b9fa8ae}\label{reg__rcc_8h_a0e340725f46e9462d9b02a079b9fa8ae}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_PPRE1\_DIV4@{RCC\_CFGR\_PPRE1\_DIV4}}
\index{RCC\_CFGR\_PPRE1\_DIV4@{RCC\_CFGR\_PPRE1\_DIV4}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE1\_DIV4}{RCC\_CFGR\_PPRE1\_DIV4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV4~(0x05U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_af0f0825acc89712f58b97844fbac93ca}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos}})}



APB1 = HCLK divided by 4 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00172}{172}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a9ddd6d657837e1971bb86e3bf1c15e72}\label{reg__rcc_8h_a9ddd6d657837e1971bb86e3bf1c15e72}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_PPRE1\_DIV8@{RCC\_CFGR\_PPRE1\_DIV8}}
\index{RCC\_CFGR\_PPRE1\_DIV8@{RCC\_CFGR\_PPRE1\_DIV8}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE1\_DIV8}{RCC\_CFGR\_PPRE1\_DIV8}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV8~(0x06U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_af0f0825acc89712f58b97844fbac93ca}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos}})}



APB1 = HCLK divided by 8 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00173}{173}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_af0f0825acc89712f58b97844fbac93ca}\label{reg__rcc_8h_af0f0825acc89712f58b97844fbac93ca}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_PPRE1\_Pos@{RCC\_CFGR\_PPRE1\_Pos}}
\index{RCC\_CFGR\_PPRE1\_Pos@{RCC\_CFGR\_PPRE1\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE1\_Pos}{RCC\_CFGR\_PPRE1\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos~(8)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00164}{164}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ad61bd4f9f345ba41806813b0bfff1311}\label{reg__rcc_8h_ad61bd4f9f345ba41806813b0bfff1311}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_PPRE2@{RCC\_CFGR\_PPRE2}}
\index{RCC\_CFGR\_PPRE2@{RCC\_CFGR\_PPRE2}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE2}{RCC\_CFGR\_PPRE2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE2~(0x07U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a562db8b1e75fa862a3652b56a29b9fb6}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos}})}



PRE2\mbox{[}2\+:0\mbox{]} bits (APB2 prescaler) 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00177}{177}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a82ca63155494ed59eb5e34bec1e5f4e9}\label{reg__rcc_8h_a82ca63155494ed59eb5e34bec1e5f4e9}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_PPRE2\_0@{RCC\_CFGR\_PPRE2\_0}}
\index{RCC\_CFGR\_PPRE2\_0@{RCC\_CFGR\_PPRE2\_0}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE2\_0}{RCC\_CFGR\_PPRE2\_0}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+0~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a562db8b1e75fa862a3652b56a29b9fb6}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos}})}



Bit 0 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00178}{178}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_afdb19c9e76fe8e8a7c991714c92e937f}\label{reg__rcc_8h_afdb19c9e76fe8e8a7c991714c92e937f}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_PPRE2\_1@{RCC\_CFGR\_PPRE2\_1}}
\index{RCC\_CFGR\_PPRE2\_1@{RCC\_CFGR\_PPRE2\_1}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE2\_1}{RCC\_CFGR\_PPRE2\_1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+1~(0x02U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a562db8b1e75fa862a3652b56a29b9fb6}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos}})}



Bit 1 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00179}{179}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a9adc802687eab5b6ece99a20793219db}\label{reg__rcc_8h_a9adc802687eab5b6ece99a20793219db}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_PPRE2\_2@{RCC\_CFGR\_PPRE2\_2}}
\index{RCC\_CFGR\_PPRE2\_2@{RCC\_CFGR\_PPRE2\_2}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE2\_2}{RCC\_CFGR\_PPRE2\_2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+2~(0x04U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a562db8b1e75fa862a3652b56a29b9fb6}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos}})}



Bit 2 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00180}{180}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a247aebf1999a38ea07785558d277bb1a}\label{reg__rcc_8h_a247aebf1999a38ea07785558d277bb1a}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_PPRE2\_DIV1@{RCC\_CFGR\_PPRE2\_DIV1}}
\index{RCC\_CFGR\_PPRE2\_DIV1@{RCC\_CFGR\_PPRE2\_DIV1}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE2\_DIV1}{RCC\_CFGR\_PPRE2\_DIV1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV1~(0x00U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a562db8b1e75fa862a3652b56a29b9fb6}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos}})}



APB2 = HCLK not divided 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00182}{182}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_aece3ee58d4138f7452733bfa1ad37eb9}\label{reg__rcc_8h_aece3ee58d4138f7452733bfa1ad37eb9}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_PPRE2\_DIV16@{RCC\_CFGR\_PPRE2\_DIV16}}
\index{RCC\_CFGR\_PPRE2\_DIV16@{RCC\_CFGR\_PPRE2\_DIV16}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE2\_DIV16}{RCC\_CFGR\_PPRE2\_DIV16}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV16~(0x07U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a562db8b1e75fa862a3652b56a29b9fb6}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos}})}



APB2 = HCLK divided by 16 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00186}{186}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a99d9c91eaad122460d324a71cc939d1b}\label{reg__rcc_8h_a99d9c91eaad122460d324a71cc939d1b}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_PPRE2\_DIV2@{RCC\_CFGR\_PPRE2\_DIV2}}
\index{RCC\_CFGR\_PPRE2\_DIV2@{RCC\_CFGR\_PPRE2\_DIV2}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE2\_DIV2}{RCC\_CFGR\_PPRE2\_DIV2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV2~(0x04U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a562db8b1e75fa862a3652b56a29b9fb6}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos}})}



APB2 = HCLK divided by 2 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00183}{183}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a4340fc3fc52eca36eb302959fbecb715}\label{reg__rcc_8h_a4340fc3fc52eca36eb302959fbecb715}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_PPRE2\_DIV4@{RCC\_CFGR\_PPRE2\_DIV4}}
\index{RCC\_CFGR\_PPRE2\_DIV4@{RCC\_CFGR\_PPRE2\_DIV4}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE2\_DIV4}{RCC\_CFGR\_PPRE2\_DIV4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV4~(0x05U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a562db8b1e75fa862a3652b56a29b9fb6}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos}})}



APB2 = HCLK divided by 4 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00184}{184}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a412b382a1134e0ee5614e0f4bcf97552}\label{reg__rcc_8h_a412b382a1134e0ee5614e0f4bcf97552}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_PPRE2\_DIV8@{RCC\_CFGR\_PPRE2\_DIV8}}
\index{RCC\_CFGR\_PPRE2\_DIV8@{RCC\_CFGR\_PPRE2\_DIV8}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE2\_DIV8}{RCC\_CFGR\_PPRE2\_DIV8}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV8~(0x06U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a562db8b1e75fa862a3652b56a29b9fb6}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos}})}



APB2 = HCLK divided by 8 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00185}{185}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a562db8b1e75fa862a3652b56a29b9fb6}\label{reg__rcc_8h_a562db8b1e75fa862a3652b56a29b9fb6}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_PPRE2\_Pos@{RCC\_CFGR\_PPRE2\_Pos}}
\index{RCC\_CFGR\_PPRE2\_Pos@{RCC\_CFGR\_PPRE2\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE2\_Pos}{RCC\_CFGR\_PPRE2\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos~(11)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00176}{176}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ad4c209254b4d64fed532dc3b1b225cad}\label{reg__rcc_8h_ad4c209254b4d64fed532dc3b1b225cad}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_PPRE\_0@{RCC\_CFGR\_PPRE\_0}}
\index{RCC\_CFGR\_PPRE\_0@{RCC\_CFGR\_PPRE\_0}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE\_0}{RCC\_CFGR\_PPRE\_0}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+0~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a2447eb7ab6388f0446e7550df8f50d90}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}})}



Bit 0 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00149}{149}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a739d2ec3ef025971724c56bd441a028c}\label{reg__rcc_8h_a739d2ec3ef025971724c56bd441a028c}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_PPRE\_1@{RCC\_CFGR\_PPRE\_1}}
\index{RCC\_CFGR\_PPRE\_1@{RCC\_CFGR\_PPRE\_1}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE\_1}{RCC\_CFGR\_PPRE\_1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+1~(0x02U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a2447eb7ab6388f0446e7550df8f50d90}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}})}



Bit 1 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00150}{150}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a9dd1090e3533051080ad6330c23bb1e8}\label{reg__rcc_8h_a9dd1090e3533051080ad6330c23bb1e8}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_PPRE\_2@{RCC\_CFGR\_PPRE\_2}}
\index{RCC\_CFGR\_PPRE\_2@{RCC\_CFGR\_PPRE\_2}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE\_2}{RCC\_CFGR\_PPRE\_2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+2~(0x04U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a2447eb7ab6388f0446e7550df8f50d90}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}})}



Bit 2 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00151}{151}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ac71a9f5fc044c76e56563d29c8621550}\label{reg__rcc_8h_ac71a9f5fc044c76e56563d29c8621550}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_PPRE\_3@{RCC\_CFGR\_PPRE\_3}}
\index{RCC\_CFGR\_PPRE\_3@{RCC\_CFGR\_PPRE\_3}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE\_3}{RCC\_CFGR\_PPRE\_3}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+3~(0x08U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a2447eb7ab6388f0446e7550df8f50d90}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}})}



Bit 3 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00152}{152}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a0eea5e5f7743a7e8995b8beeb18355c1}\label{reg__rcc_8h_a0eea5e5f7743a7e8995b8beeb18355c1}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_SW@{RCC\_CFGR\_SW}}
\index{RCC\_CFGR\_SW@{RCC\_CFGR\_SW}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_SW}{RCC\_CFGR\_SW}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+SW~(0x03U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}})}



SW\mbox{[}1\+:0\mbox{]} bits (System clock Switch) 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00134}{134}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_afb563f217242d969f4355d0818fde705}\label{reg__rcc_8h_afb563f217242d969f4355d0818fde705}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_SW\_HSE@{RCC\_CFGR\_SW\_HSE}}
\index{RCC\_CFGR\_SW\_HSE@{RCC\_CFGR\_SW\_HSE}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_SW\_HSE}{RCC\_CFGR\_SW\_HSE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSE~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}})}



HSE selected as system clock 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00136}{136}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a2ee10a15ccf7af8a3d246b6243221c7e}\label{reg__rcc_8h_a2ee10a15ccf7af8a3d246b6243221c7e}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_SW\_HSI\_DIV6@{RCC\_CFGR\_SW\_HSI\_DIV6}}
\index{RCC\_CFGR\_SW\_HSI\_DIV6@{RCC\_CFGR\_SW\_HSI\_DIV6}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_SW\_HSI\_DIV6}{RCC\_CFGR\_SW\_HSI\_DIV6}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSI\+\_\+\+DIV6~(0x00U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}})}



HSI/6 selected as system clock 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00135}{135}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a6ff20e7c52db696ec5b8e0b781c89dbc}\label{reg__rcc_8h_a6ff20e7c52db696ec5b8e0b781c89dbc}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_SW\_LSI@{RCC\_CFGR\_SW\_LSI}}
\index{RCC\_CFGR\_SW\_LSI@{RCC\_CFGR\_SW\_LSI}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_SW\_LSI}{RCC\_CFGR\_SW\_LSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+LSI~(0x03U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}})}



LSI selected as system clock 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00138}{138}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a87389cacb2eaf53730da13a2a33cd487}\label{reg__rcc_8h_a87389cacb2eaf53730da13a2a33cd487}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_SW\_PLL@{RCC\_CFGR\_SW\_PLL}}
\index{RCC\_CFGR\_SW\_PLL@{RCC\_CFGR\_SW\_PLL}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_SW\_PLL}{RCC\_CFGR\_SW\_PLL}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+PLL~(0x02U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}})}



PLL selected as system clock 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00137}{137}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a0cf9dd749ab13a3b9d55308e24f60160}\label{reg__rcc_8h_a0cf9dd749ab13a3b9d55308e24f60160}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_SW\_Pos@{RCC\_CFGR\_SW\_Pos}}
\index{RCC\_CFGR\_SW\_Pos@{RCC\_CFGR\_SW\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_SW\_Pos}{RCC\_CFGR\_SW\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos~(0)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00133}{133}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a15bf2269500dc97e137315f44aa015c9}\label{reg__rcc_8h_a15bf2269500dc97e137315f44aa015c9}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_SWS@{RCC\_CFGR\_SWS}}
\index{RCC\_CFGR\_SWS@{RCC\_CFGR\_SWS}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_SWS}{RCC\_CFGR\_SWS}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+SWS~(0x03U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ab79d13a977d5b0c2e132b4939663158d}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos}})}



SWS\mbox{[}1\+:0\mbox{]} bits (System Clock Switch Status) 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00141}{141}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ae09a0202f441c1a43e69c62331d50a08}\label{reg__rcc_8h_ae09a0202f441c1a43e69c62331d50a08}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_SWS\_HSE@{RCC\_CFGR\_SWS\_HSE}}
\index{RCC\_CFGR\_SWS\_HSE@{RCC\_CFGR\_SWS\_HSE}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_SWS\_HSE}{RCC\_CFGR\_SWS\_HSE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSE~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ab79d13a977d5b0c2e132b4939663158d}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos}})}



HSE oscillator used as system clock 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00143}{143}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a8becdbd3b825272bf545a50688a7ce89}\label{reg__rcc_8h_a8becdbd3b825272bf545a50688a7ce89}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_SWS\_HSI\_DIV6@{RCC\_CFGR\_SWS\_HSI\_DIV6}}
\index{RCC\_CFGR\_SWS\_HSI\_DIV6@{RCC\_CFGR\_SWS\_HSI\_DIV6}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_SWS\_HSI\_DIV6}{RCC\_CFGR\_SWS\_HSI\_DIV6}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSI\+\_\+\+DIV6~(0x00U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ab79d13a977d5b0c2e132b4939663158d}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos}})}



HSI/6 oscillator used as system clock 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00142}{142}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_aeca2424e26c8eca90e9117c19603eb36}\label{reg__rcc_8h_aeca2424e26c8eca90e9117c19603eb36}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_SWS\_LSI@{RCC\_CFGR\_SWS\_LSI}}
\index{RCC\_CFGR\_SWS\_LSI@{RCC\_CFGR\_SWS\_LSI}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_SWS\_LSI}{RCC\_CFGR\_SWS\_LSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+LSI~(0x03U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ab79d13a977d5b0c2e132b4939663158d}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos}})}



LSI used as system clock 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00145}{145}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a2c67e2279804a83ef24438267d9d4a6c}\label{reg__rcc_8h_a2c67e2279804a83ef24438267d9d4a6c}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_SWS\_PLL@{RCC\_CFGR\_SWS\_PLL}}
\index{RCC\_CFGR\_SWS\_PLL@{RCC\_CFGR\_SWS\_PLL}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_SWS\_PLL}{RCC\_CFGR\_SWS\_PLL}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+PLL~(0x02U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ab79d13a977d5b0c2e132b4939663158d}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos}})}



PLL used as system clock 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00144}{144}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ab79d13a977d5b0c2e132b4939663158d}\label{reg__rcc_8h_ab79d13a977d5b0c2e132b4939663158d}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_SWS\_Pos@{RCC\_CFGR\_SWS\_Pos}}
\index{RCC\_CFGR\_SWS\_Pos@{RCC\_CFGR\_SWS\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_SWS\_Pos}{RCC\_CFGR\_SWS\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos~(2)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00140}{140}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ade6d5077566e1bf81dd47156743dd05e}\label{reg__rcc_8h_ade6d5077566e1bf81dd47156743dd05e}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_USBPRE@{RCC\_CFGR\_USBPRE}}
\index{RCC\_CFGR\_USBPRE@{RCC\_CFGR\_USBPRE}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_USBPRE}{RCC\_CFGR\_USBPRE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+USBPRE~(0x03U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a13eb4b661aba9e1ef61f1697268730af}{RCC\+\_\+\+CFGR\+\_\+\+USBPRE\+\_\+\+Pos}})}



USB prescaler BIT\mbox{[}1\+:0\mbox{]} 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00190}{190}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a13eb4b661aba9e1ef61f1697268730af}\label{reg__rcc_8h_a13eb4b661aba9e1ef61f1697268730af}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CFGR\_USBPRE\_Pos@{RCC\_CFGR\_USBPRE\_Pos}}
\index{RCC\_CFGR\_USBPRE\_Pos@{RCC\_CFGR\_USBPRE\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_USBPRE\_Pos}{RCC\_CFGR\_USBPRE\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+USBPRE\+\_\+\+Pos~(22)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00189}{189}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a46edb2b9568f002feba7b4312ed92c1f}\label{reg__rcc_8h_a46edb2b9568f002feba7b4312ed92c1f}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CIR\_CSSC@{RCC\_CIR\_CSSC}}
\index{RCC\_CIR\_CSSC@{RCC\_CIR\_CSSC}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CIR\_CSSC}{RCC\_CIR\_CSSC}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+CSSC~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a5c7cf29f8c4b46a59751e6fdc44f8153}{RCC\+\_\+\+CIR\+\_\+\+CSSC\+\_\+\+Pos}})}



Clock Security System Interrupt Clear 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00252}{252}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a5c7cf29f8c4b46a59751e6fdc44f8153}\label{reg__rcc_8h_a5c7cf29f8c4b46a59751e6fdc44f8153}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CIR\_CSSC\_Pos@{RCC\_CIR\_CSSC\_Pos}}
\index{RCC\_CIR\_CSSC\_Pos@{RCC\_CIR\_CSSC\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CIR\_CSSC\_Pos}{RCC\_CIR\_CSSC\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+CSSC\+\_\+\+Pos~(23)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00251}{251}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ad66b719e4061294de35af58cc27aba7f}\label{reg__rcc_8h_ad66b719e4061294de35af58cc27aba7f}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CIR\_CSSF@{RCC\_CIR\_CSSF}}
\index{RCC\_CIR\_CSSF@{RCC\_CIR\_CSSF}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CIR\_CSSF}{RCC\_CIR\_CSSF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+CSSF~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ab82aae1efb70d76f85bcad7ec0632d4c}{RCC\+\_\+\+CIR\+\_\+\+CSSF\+\_\+\+Pos}})}



Clock Security System Interrupt flag 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00222}{222}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ab82aae1efb70d76f85bcad7ec0632d4c}\label{reg__rcc_8h_ab82aae1efb70d76f85bcad7ec0632d4c}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CIR\_CSSF\_Pos@{RCC\_CIR\_CSSF\_Pos}}
\index{RCC\_CIR\_CSSF\_Pos@{RCC\_CIR\_CSSF\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CIR\_CSSF\_Pos}{RCC\_CIR\_CSSF\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+CSSF\+\_\+\+Pos~(7)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00221}{221}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a9464e8188d717902990b467a9396d238}\label{reg__rcc_8h_a9464e8188d717902990b467a9396d238}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CIR\_HSERDYC@{RCC\_CIR\_HSERDYC}}
\index{RCC\_CIR\_HSERDYC@{RCC\_CIR\_HSERDYC}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CIR\_HSERDYC}{RCC\_CIR\_HSERDYC}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+HSERDYC~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a34e713e2755ef1c9210e3b8c8f2c718e}{RCC\+\_\+\+CIR\+\_\+\+HSERDYC\+\_\+\+Pos}})}



HSE Ready Interrupt Clear 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00246}{246}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a34e713e2755ef1c9210e3b8c8f2c718e}\label{reg__rcc_8h_a34e713e2755ef1c9210e3b8c8f2c718e}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CIR\_HSERDYC\_Pos@{RCC\_CIR\_HSERDYC\_Pos}}
\index{RCC\_CIR\_HSERDYC\_Pos@{RCC\_CIR\_HSERDYC\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CIR\_HSERDYC\_Pos}{RCC\_CIR\_HSERDYC\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+HSERDYC\+\_\+\+Pos~(19)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00245}{245}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a11ea196450aac9ac35e283a66afc3da6}\label{reg__rcc_8h_a11ea196450aac9ac35e283a66afc3da6}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CIR\_HSERDYF@{RCC\_CIR\_HSERDYF}}
\index{RCC\_CIR\_HSERDYF@{RCC\_CIR\_HSERDYF}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CIR\_HSERDYF}{RCC\_CIR\_HSERDYF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+HSERDYF~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a37a0fe34b1b1c44c6982a69fa082f6c0}{RCC\+\_\+\+CIR\+\_\+\+HSERDYF\+\_\+\+Pos}})}



HSE Ready Interrupt flag 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00216}{216}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a37a0fe34b1b1c44c6982a69fa082f6c0}\label{reg__rcc_8h_a37a0fe34b1b1c44c6982a69fa082f6c0}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CIR\_HSERDYF\_Pos@{RCC\_CIR\_HSERDYF\_Pos}}
\index{RCC\_CIR\_HSERDYF\_Pos@{RCC\_CIR\_HSERDYF\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CIR\_HSERDYF\_Pos}{RCC\_CIR\_HSERDYF\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+HSERDYF\+\_\+\+Pos~(3)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00215}{215}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a5492f9b58600cf66616eb931b48b3c11}\label{reg__rcc_8h_a5492f9b58600cf66616eb931b48b3c11}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CIR\_HSERDYIE@{RCC\_CIR\_HSERDYIE}}
\index{RCC\_CIR\_HSERDYIE@{RCC\_CIR\_HSERDYIE}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CIR\_HSERDYIE}{RCC\_CIR\_HSERDYIE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+HSERDYIE~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_afc61d466aac29f7fbd88b0245d6cf8c1}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYIE\+\_\+\+Pos}})}



HSE Ready Interrupt Enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00232}{232}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a8a258b8f9041e6a3e30a12f371e1e289}\label{reg__rcc_8h_a8a258b8f9041e6a3e30a12f371e1e289}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CIR\_HSERDYIE\_Pos@{RCC\_CIR\_HSERDYIE\_Pos}}
\index{RCC\_CIR\_HSERDYIE\_Pos@{RCC\_CIR\_HSERDYIE\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CIR\_HSERDYIE\_Pos}{RCC\_CIR\_HSERDYIE\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+HSERDYIE\+\_\+\+Pos~(11)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00231}{231}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ad1b58377908e5c31a684747d0a80ecb2}\label{reg__rcc_8h_ad1b58377908e5c31a684747d0a80ecb2}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CIR\_HSIRDYC@{RCC\_CIR\_HSIRDYC}}
\index{RCC\_CIR\_HSIRDYC@{RCC\_CIR\_HSIRDYC}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CIR\_HSIRDYC}{RCC\_CIR\_HSIRDYC}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+HSIRDYC~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_af2ccc89ed1b4d16c5f2804c216c5adc3}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYC\+\_\+\+Pos}})}



HSI Ready Interrupt Clear 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00244}{244}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_af2ccc89ed1b4d16c5f2804c216c5adc3}\label{reg__rcc_8h_af2ccc89ed1b4d16c5f2804c216c5adc3}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CIR\_HSIRDYC\_Pos@{RCC\_CIR\_HSIRDYC\_Pos}}
\index{RCC\_CIR\_HSIRDYC\_Pos@{RCC\_CIR\_HSIRDYC\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CIR\_HSIRDYC\_Pos}{RCC\_CIR\_HSIRDYC\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+HSIRDYC\+\_\+\+Pos~(18)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00243}{243}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ad38877547c4cbbb94659d5726f377163}\label{reg__rcc_8h_ad38877547c4cbbb94659d5726f377163}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CIR\_HSIRDYF@{RCC\_CIR\_HSIRDYF}}
\index{RCC\_CIR\_HSIRDYF@{RCC\_CIR\_HSIRDYF}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CIR\_HSIRDYF}{RCC\_CIR\_HSIRDYF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+HSIRDYF~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ab8f2d94fb254c9a2fe2c9aadcef7e147}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYF\+\_\+\+Pos}})}



HSI Ready Interrupt flag 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00214}{214}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ab8f2d94fb254c9a2fe2c9aadcef7e147}\label{reg__rcc_8h_ab8f2d94fb254c9a2fe2c9aadcef7e147}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CIR\_HSIRDYF\_Pos@{RCC\_CIR\_HSIRDYF\_Pos}}
\index{RCC\_CIR\_HSIRDYF\_Pos@{RCC\_CIR\_HSIRDYF\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CIR\_HSIRDYF\_Pos}{RCC\_CIR\_HSIRDYF\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+HSIRDYF\+\_\+\+Pos~(2)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00213}{213}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ac714351a6f9dab4741354fb017638580}\label{reg__rcc_8h_ac714351a6f9dab4741354fb017638580}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CIR\_HSIRDYIE@{RCC\_CIR\_HSIRDYIE}}
\index{RCC\_CIR\_HSIRDYIE@{RCC\_CIR\_HSIRDYIE}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CIR\_HSIRDYIE}{RCC\_CIR\_HSIRDYIE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+HSIRDYIE~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_afc61d466aac29f7fbd88b0245d6cf8c1}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYIE\+\_\+\+Pos}})}



HSI Ready Interrupt Enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00230}{230}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_afc61d466aac29f7fbd88b0245d6cf8c1}\label{reg__rcc_8h_afc61d466aac29f7fbd88b0245d6cf8c1}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CIR\_HSIRDYIE\_Pos@{RCC\_CIR\_HSIRDYIE\_Pos}}
\index{RCC\_CIR\_HSIRDYIE\_Pos@{RCC\_CIR\_HSIRDYIE\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CIR\_HSIRDYIE\_Pos}{RCC\_CIR\_HSIRDYIE\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+HSIRDYIE\+\_\+\+Pos~(10)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00229}{229}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a144b5147f3a8d0bfda04618e301986aa}\label{reg__rcc_8h_a144b5147f3a8d0bfda04618e301986aa}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CIR\_LSERDYC@{RCC\_CIR\_LSERDYC}}
\index{RCC\_CIR\_LSERDYC@{RCC\_CIR\_LSERDYC}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CIR\_LSERDYC}{RCC\_CIR\_LSERDYC}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+LSERDYC~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a0f106e06b78f78c5a520faa1b180de2e}{RCC\+\_\+\+CIR\+\_\+\+LSERDYC\+\_\+\+Pos}})}



LSE Ready Interrupt Clear 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00241}{241}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a0f106e06b78f78c5a520faa1b180de2e}\label{reg__rcc_8h_a0f106e06b78f78c5a520faa1b180de2e}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CIR\_LSERDYC\_Pos@{RCC\_CIR\_LSERDYC\_Pos}}
\index{RCC\_CIR\_LSERDYC\_Pos@{RCC\_CIR\_LSERDYC\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CIR\_LSERDYC\_Pos}{RCC\_CIR\_LSERDYC\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+LSERDYC\+\_\+\+Pos~(17)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00240}{240}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_abfc100e7ae673dfcec7be79af0d91dfe}\label{reg__rcc_8h_abfc100e7ae673dfcec7be79af0d91dfe}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CIR\_LSERDYF@{RCC\_CIR\_LSERDYF}}
\index{RCC\_CIR\_LSERDYF@{RCC\_CIR\_LSERDYF}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CIR\_LSERDYF}{RCC\_CIR\_LSERDYF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+LSERDYF~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a9a2be1b77680f922f877e6d1b56287f3}{RCC\+\_\+\+CIR\+\_\+\+LSERDYF\+\_\+\+Pos}})}



LSE Ready Interrupt flag 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00211}{211}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a9a2be1b77680f922f877e6d1b56287f3}\label{reg__rcc_8h_a9a2be1b77680f922f877e6d1b56287f3}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CIR\_LSERDYF\_Pos@{RCC\_CIR\_LSERDYF\_Pos}}
\index{RCC\_CIR\_LSERDYF\_Pos@{RCC\_CIR\_LSERDYF\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CIR\_LSERDYF\_Pos}{RCC\_CIR\_LSERDYF\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+LSERDYF\+\_\+\+Pos~(1)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00210}{210}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a6a0ad2672c9ba1b26012cbc6d423dff8}\label{reg__rcc_8h_a6a0ad2672c9ba1b26012cbc6d423dff8}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CIR\_LSERDYIE@{RCC\_CIR\_LSERDYIE}}
\index{RCC\_CIR\_LSERDYIE@{RCC\_CIR\_LSERDYIE}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CIR\_LSERDYIE}{RCC\_CIR\_LSERDYIE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+LSERDYIE~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a7eabf777f7d12a95038d5408cd9a3225}{RCC\+\_\+\+CIR\+\_\+\+LSERDYIE\+\_\+\+Pos}})}



LSE Ready Interrupt Enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00227}{227}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a7eabf777f7d12a95038d5408cd9a3225}\label{reg__rcc_8h_a7eabf777f7d12a95038d5408cd9a3225}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CIR\_LSERDYIE\_Pos@{RCC\_CIR\_LSERDYIE\_Pos}}
\index{RCC\_CIR\_LSERDYIE\_Pos@{RCC\_CIR\_LSERDYIE\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CIR\_LSERDYIE\_Pos}{RCC\_CIR\_LSERDYIE\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+LSERDYIE\+\_\+\+Pos~(9)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00226}{226}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a982989563f1a95c89bf7f4a25d99f704}\label{reg__rcc_8h_a982989563f1a95c89bf7f4a25d99f704}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CIR\_LSIRDYC@{RCC\_CIR\_LSIRDYC}}
\index{RCC\_CIR\_LSIRDYC@{RCC\_CIR\_LSIRDYC}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CIR\_LSIRDYC}{RCC\_CIR\_LSIRDYC}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+LSIRDYC~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a1baeac3a2504113deb0a65d46d7314e2}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYC\+\_\+\+Pos}})}



LSI Ready Interrupt Clear 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00238}{238}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a1baeac3a2504113deb0a65d46d7314e2}\label{reg__rcc_8h_a1baeac3a2504113deb0a65d46d7314e2}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CIR\_LSIRDYC\_Pos@{RCC\_CIR\_LSIRDYC\_Pos}}
\index{RCC\_CIR\_LSIRDYC\_Pos@{RCC\_CIR\_LSIRDYC\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CIR\_LSIRDYC\_Pos}{RCC\_CIR\_LSIRDYC\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+LSIRDYC\+\_\+\+Pos~(16)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00237}{237}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_acb94ccfe6a212f020e732d1dd787a6fb}\label{reg__rcc_8h_acb94ccfe6a212f020e732d1dd787a6fb}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CIR\_LSIRDYF@{RCC\_CIR\_LSIRDYF}}
\index{RCC\_CIR\_LSIRDYF@{RCC\_CIR\_LSIRDYF}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CIR\_LSIRDYF}{RCC\_CIR\_LSIRDYF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+LSIRDYF~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a9e24ddcd9380a97107db8d483fdd9cb2}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYF\+\_\+\+Pos}})}



LSI Ready Interrupt flag 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00208}{208}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a9e24ddcd9380a97107db8d483fdd9cb2}\label{reg__rcc_8h_a9e24ddcd9380a97107db8d483fdd9cb2}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CIR\_LSIRDYF\_Pos@{RCC\_CIR\_LSIRDYF\_Pos}}
\index{RCC\_CIR\_LSIRDYF\_Pos@{RCC\_CIR\_LSIRDYF\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CIR\_LSIRDYF\_Pos}{RCC\_CIR\_LSIRDYF\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+LSIRDYF\+\_\+\+Pos~(0)}



RCC\+\_\+\+CIR Register Bit Definition 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00207}{207}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a872ba937149a7372138df06f8188ab56}\label{reg__rcc_8h_a872ba937149a7372138df06f8188ab56}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CIR\_LSIRDYIE@{RCC\_CIR\_LSIRDYIE}}
\index{RCC\_CIR\_LSIRDYIE@{RCC\_CIR\_LSIRDYIE}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CIR\_LSIRDYIE}{RCC\_CIR\_LSIRDYIE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+LSIRDYIE~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a085c2d83db641a456df4a5f67582bff5}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYIE\+\_\+\+Pos}})}



LSI Ready Interrupt Enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00224}{224}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a085c2d83db641a456df4a5f67582bff5}\label{reg__rcc_8h_a085c2d83db641a456df4a5f67582bff5}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CIR\_LSIRDYIE\_Pos@{RCC\_CIR\_LSIRDYIE\_Pos}}
\index{RCC\_CIR\_LSIRDYIE\_Pos@{RCC\_CIR\_LSIRDYIE\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CIR\_LSIRDYIE\_Pos}{RCC\_CIR\_LSIRDYIE\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+LSIRDYIE\+\_\+\+Pos~(8)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00223}{223}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a245af864b194f0c2b2389ea1ee49a396}\label{reg__rcc_8h_a245af864b194f0c2b2389ea1ee49a396}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CIR\_PLLRDYC@{RCC\_CIR\_PLLRDYC}}
\index{RCC\_CIR\_PLLRDYC@{RCC\_CIR\_PLLRDYC}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CIR\_PLLRDYC}{RCC\_CIR\_PLLRDYC}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+PLLRDYC~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a2884b24e49761690cfc68a9929c7b10d}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYC\+\_\+\+Pos}})}



PLL Ready Interrupt Clear 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00249}{249}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a2884b24e49761690cfc68a9929c7b10d}\label{reg__rcc_8h_a2884b24e49761690cfc68a9929c7b10d}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CIR\_PLLRDYC\_Pos@{RCC\_CIR\_PLLRDYC\_Pos}}
\index{RCC\_CIR\_PLLRDYC\_Pos@{RCC\_CIR\_PLLRDYC\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CIR\_PLLRDYC\_Pos}{RCC\_CIR\_PLLRDYC\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+PLLRDYC\+\_\+\+Pos~(20)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00248}{248}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a0f007895a17e668f22f7b8b24ca90aec}\label{reg__rcc_8h_a0f007895a17e668f22f7b8b24ca90aec}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CIR\_PLLRDYF@{RCC\_CIR\_PLLRDYF}}
\index{RCC\_CIR\_PLLRDYF@{RCC\_CIR\_PLLRDYF}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CIR\_PLLRDYF}{RCC\_CIR\_PLLRDYF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+PLLRDYF~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a4be890d102ccff40b4e370d575940af5}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYF\+\_\+\+Pos}})}



PLL Ready Interrupt flag 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00219}{219}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a4be890d102ccff40b4e370d575940af5}\label{reg__rcc_8h_a4be890d102ccff40b4e370d575940af5}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CIR\_PLLRDYF\_Pos@{RCC\_CIR\_PLLRDYF\_Pos}}
\index{RCC\_CIR\_PLLRDYF\_Pos@{RCC\_CIR\_PLLRDYF\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CIR\_PLLRDYF\_Pos}{RCC\_CIR\_PLLRDYF\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+PLLRDYF\+\_\+\+Pos~(4)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00218}{218}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a1b70927cab2ba9cf82d1620cf88b0f95}\label{reg__rcc_8h_a1b70927cab2ba9cf82d1620cf88b0f95}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CIR\_PLLRDYIE@{RCC\_CIR\_PLLRDYIE}}
\index{RCC\_CIR\_PLLRDYIE@{RCC\_CIR\_PLLRDYIE}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CIR\_PLLRDYIE}{RCC\_CIR\_PLLRDYIE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+PLLRDYIE~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a54f619655facb49336e0baf439ef130b}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYIE\+\_\+\+Pos}})}



PLL Ready Interrupt Enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00235}{235}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a54f619655facb49336e0baf439ef130b}\label{reg__rcc_8h_a54f619655facb49336e0baf439ef130b}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CIR\_PLLRDYIE\_Pos@{RCC\_CIR\_PLLRDYIE\_Pos}}
\index{RCC\_CIR\_PLLRDYIE\_Pos@{RCC\_CIR\_PLLRDYIE\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CIR\_PLLRDYIE\_Pos}{RCC\_CIR\_PLLRDYIE\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+PLLRDYIE\+\_\+\+Pos~(12)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00234}{234}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_acc05308869ad055e1e6f2c32d738aecd}\label{reg__rcc_8h_acc05308869ad055e1e6f2c32d738aecd}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CR\_CSSON@{RCC\_CR\_CSSON}}
\index{RCC\_CR\_CSSON@{RCC\_CR\_CSSON}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CR\_CSSON}{RCC\_CR\_CSSON}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+CSSON~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_abf8f4f358e06d0c2b8a040474c0c75aa}{RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Pos}})}



Clock Security System enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00123}{123}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_abf8f4f358e06d0c2b8a040474c0c75aa}\label{reg__rcc_8h_abf8f4f358e06d0c2b8a040474c0c75aa}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CR\_CSSON\_Pos@{RCC\_CR\_CSSON\_Pos}}
\index{RCC\_CR\_CSSON\_Pos@{RCC\_CR\_CSSON\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CR\_CSSON\_Pos}{RCC\_CR\_CSSON\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Pos~(19)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00122}{122}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_aa3288090671af5a959aae4d7f7696d55}\label{reg__rcc_8h_aa3288090671af5a959aae4d7f7696d55}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CR\_HSEBYP@{RCC\_CR\_HSEBYP}}
\index{RCC\_CR\_HSEBYP@{RCC\_CR\_HSEBYP}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CR\_HSEBYP}{RCC\_CR\_HSEBYP}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSEBYP~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ac11714ac23d6cbef2f25c8b6c38e07f9}{RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Pos}})}



External High Speed clock Bypass 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00121}{121}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ac11714ac23d6cbef2f25c8b6c38e07f9}\label{reg__rcc_8h_ac11714ac23d6cbef2f25c8b6c38e07f9}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CR\_HSEBYP\_Pos@{RCC\_CR\_HSEBYP\_Pos}}
\index{RCC\_CR\_HSEBYP\_Pos@{RCC\_CR\_HSEBYP\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CR\_HSEBYP\_Pos}{RCC\_CR\_HSEBYP\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Pos~(18)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00120}{120}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_adb8228c9020595b4cf9995137b8c9a7d}\label{reg__rcc_8h_adb8228c9020595b4cf9995137b8c9a7d}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CR\_HSEON@{RCC\_CR\_HSEON}}
\index{RCC\_CR\_HSEON@{RCC\_CR\_HSEON}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CR\_HSEON}{RCC\_CR\_HSEON}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSEON~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_acf45a431682229e7131fab4a9df6bb8a}{RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Pos}})}



External High Speed clock enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00117}{117}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_acf45a431682229e7131fab4a9df6bb8a}\label{reg__rcc_8h_acf45a431682229e7131fab4a9df6bb8a}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CR\_HSEON\_Pos@{RCC\_CR\_HSEON\_Pos}}
\index{RCC\_CR\_HSEON\_Pos@{RCC\_CR\_HSEON\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CR\_HSEON\_Pos}{RCC\_CR\_HSEON\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Pos~(16)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00116}{116}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a86a34e00182c83409d89ff566cb02cc4}\label{reg__rcc_8h_a86a34e00182c83409d89ff566cb02cc4}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CR\_HSERDY@{RCC\_CR\_HSERDY}}
\index{RCC\_CR\_HSERDY@{RCC\_CR\_HSERDY}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CR\_HSERDY}{RCC\_CR\_HSERDY}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSERDY~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a0b35f100d3353d0d73ef1f9099a70285}{RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Pos}})}



External High Speed clock ready flag 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00119}{119}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a0b35f100d3353d0d73ef1f9099a70285}\label{reg__rcc_8h_a0b35f100d3353d0d73ef1f9099a70285}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CR\_HSERDY\_Pos@{RCC\_CR\_HSERDY\_Pos}}
\index{RCC\_CR\_HSERDY\_Pos@{RCC\_CR\_HSERDY\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CR\_HSERDY\_Pos}{RCC\_CR\_HSERDY\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Pos~(17)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00118}{118}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a0ce41d86b3de48ec80f230381bcd5046}\label{reg__rcc_8h_a0ce41d86b3de48ec80f230381bcd5046}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CR\_HSIDIV\_0@{RCC\_CR\_HSIDIV\_0}}
\index{RCC\_CR\_HSIDIV\_0@{RCC\_CR\_HSIDIV\_0}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CR\_HSIDIV\_0}{RCC\_CR\_HSIDIV\_0}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+0~(0x00U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_af010d03073d246be618d38dfc02e003d}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+\+Pos}})}



HSI regardless of frequency 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00108}{108}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a20f66eda08de771c810636d5256a6273}\label{reg__rcc_8h_a20f66eda08de771c810636d5256a6273}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CR\_HSIDIV\_128@{RCC\_CR\_HSIDIV\_128}}
\index{RCC\_CR\_HSIDIV\_128@{RCC\_CR\_HSIDIV\_128}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CR\_HSIDIV\_128}{RCC\_CR\_HSIDIV\_128}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+128~(0x07U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_af010d03073d246be618d38dfc02e003d}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+\+Pos}})}



HSI 128 frequency division 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00115}{115}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_af3a55c679e4cb1904f87e1a46d108f33}\label{reg__rcc_8h_af3a55c679e4cb1904f87e1a46d108f33}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CR\_HSIDIV\_16@{RCC\_CR\_HSIDIV\_16}}
\index{RCC\_CR\_HSIDIV\_16@{RCC\_CR\_HSIDIV\_16}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CR\_HSIDIV\_16}{RCC\_CR\_HSIDIV\_16}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+16~(0x04U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_af010d03073d246be618d38dfc02e003d}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+\+Pos}})}



HSI 16 points and frequency 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00112}{112}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a955d82cf94af28b08afcb83a9f852f2c}\label{reg__rcc_8h_a955d82cf94af28b08afcb83a9f852f2c}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CR\_HSIDIV\_2@{RCC\_CR\_HSIDIV\_2}}
\index{RCC\_CR\_HSIDIV\_2@{RCC\_CR\_HSIDIV\_2}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CR\_HSIDIV\_2}{RCC\_CR\_HSIDIV\_2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+2~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_af010d03073d246be618d38dfc02e003d}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+\+Pos}})}



HSI 2 frequency division 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00109}{109}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ad767d334585b6072cfbdfda367f0336f}\label{reg__rcc_8h_ad767d334585b6072cfbdfda367f0336f}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CR\_HSIDIV\_32@{RCC\_CR\_HSIDIV\_32}}
\index{RCC\_CR\_HSIDIV\_32@{RCC\_CR\_HSIDIV\_32}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CR\_HSIDIV\_32}{RCC\_CR\_HSIDIV\_32}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+32~(0x05U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_af010d03073d246be618d38dfc02e003d}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+\+Pos}})}



HSI 32 points and frequency 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00113}{113}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_aa2004eb0292646109b952f098d6f4e96}\label{reg__rcc_8h_aa2004eb0292646109b952f098d6f4e96}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CR\_HSIDIV\_4@{RCC\_CR\_HSIDIV\_4}}
\index{RCC\_CR\_HSIDIV\_4@{RCC\_CR\_HSIDIV\_4}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CR\_HSIDIV\_4}{RCC\_CR\_HSIDIV\_4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+4~(0x02U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_af010d03073d246be618d38dfc02e003d}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+\+Pos}})}



HSI 4 frequency division 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00110}{110}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a6965e2cf2fe97acea79e464bcad3c235}\label{reg__rcc_8h_a6965e2cf2fe97acea79e464bcad3c235}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CR\_HSIDIV\_64@{RCC\_CR\_HSIDIV\_64}}
\index{RCC\_CR\_HSIDIV\_64@{RCC\_CR\_HSIDIV\_64}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CR\_HSIDIV\_64}{RCC\_CR\_HSIDIV\_64}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+64~(0x06U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_af010d03073d246be618d38dfc02e003d}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+\+Pos}})}



HSI 64 frequency division 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00114}{114}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a637113a8938220c13c9048fde6c00ef0}\label{reg__rcc_8h_a637113a8938220c13c9048fde6c00ef0}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CR\_HSIDIV\_8@{RCC\_CR\_HSIDIV\_8}}
\index{RCC\_CR\_HSIDIV\_8@{RCC\_CR\_HSIDIV\_8}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CR\_HSIDIV\_8}{RCC\_CR\_HSIDIV\_8}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+8~(0x03U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_af010d03073d246be618d38dfc02e003d}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+\+Pos}})}



HSI eight points and frequency 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00111}{111}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_af010d03073d246be618d38dfc02e003d}\label{reg__rcc_8h_af010d03073d246be618d38dfc02e003d}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CR\_HSIDIV\_Pos@{RCC\_CR\_HSIDIV\_Pos}}
\index{RCC\_CR\_HSIDIV\_Pos@{RCC\_CR\_HSIDIV\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CR\_HSIDIV\_Pos}{RCC\_CR\_HSIDIV\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+\+Pos~(11)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00107}{107}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_af4fcacf94a97f7d49a70e089b39cf474}\label{reg__rcc_8h_af4fcacf94a97f7d49a70e089b39cf474}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CR\_HSION@{RCC\_CR\_HSION}}
\index{RCC\_CR\_HSION@{RCC\_CR\_HSION}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CR\_HSION}{RCC\_CR\_HSION}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSION~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a24995a185bfa02f4ed0624e1a5921585}{RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Pos}})}



Internal High Speed clock enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00100}{100}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a24995a185bfa02f4ed0624e1a5921585}\label{reg__rcc_8h_a24995a185bfa02f4ed0624e1a5921585}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CR\_HSION\_Pos@{RCC\_CR\_HSION\_Pos}}
\index{RCC\_CR\_HSION\_Pos@{RCC\_CR\_HSION\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CR\_HSION\_Pos}{RCC\_CR\_HSION\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Pos~(0)}



RCC\+\_\+\+CR Register Bit Definition 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00099}{99}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a9dbac3f2bc04f04ebafe1e66ae3fcf0d}\label{reg__rcc_8h_a9dbac3f2bc04f04ebafe1e66ae3fcf0d}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CR\_HSIRDY@{RCC\_CR\_HSIRDY}}
\index{RCC\_CR\_HSIRDY@{RCC\_CR\_HSIRDY}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CR\_HSIRDY}{RCC\_CR\_HSIRDY}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSIRDY~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a77c32f27431ef9437aa34fb0f1d41da9}{RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Pos}})}



Internal High Speed clock ready flag 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00103}{103}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a77c32f27431ef9437aa34fb0f1d41da9}\label{reg__rcc_8h_a77c32f27431ef9437aa34fb0f1d41da9}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CR\_HSIRDY\_Pos@{RCC\_CR\_HSIRDY\_Pos}}
\index{RCC\_CR\_HSIRDY\_Pos@{RCC\_CR\_HSIRDY\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CR\_HSIRDY\_Pos}{RCC\_CR\_HSIRDY\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Pos~(1)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00102}{102}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ad0e73d5b0a4883e074d40029b49ee47e}\label{reg__rcc_8h_ad0e73d5b0a4883e074d40029b49ee47e}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CR\_PLLON@{RCC\_CR\_PLLON}}
\index{RCC\_CR\_PLLON@{RCC\_CR\_PLLON}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CR\_PLLON}{RCC\_CR\_PLLON}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+PLLON~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a9969597c000e9ed714c2472e019f7df3}{RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Pos}})}



PLL enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00127}{127}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a9969597c000e9ed714c2472e019f7df3}\label{reg__rcc_8h_a9969597c000e9ed714c2472e019f7df3}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CR\_PLLON\_Pos@{RCC\_CR\_PLLON\_Pos}}
\index{RCC\_CR\_PLLON\_Pos@{RCC\_CR\_PLLON\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CR\_PLLON\_Pos}{RCC\_CR\_PLLON\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Pos~(24)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00126}{126}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_afa12d7ac6a7f0f91d066aeb2c6071888}\label{reg__rcc_8h_afa12d7ac6a7f0f91d066aeb2c6071888}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CR\_PLLRDY@{RCC\_CR\_PLLRDY}}
\index{RCC\_CR\_PLLRDY@{RCC\_CR\_PLLRDY}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CR\_PLLRDY}{RCC\_CR\_PLLRDY}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+PLLRDY~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_aa99ebf56183320b517b804fbc76e8ce4}{RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Pos}})}



PLL clock ready flag ///////////////////////////////////////////////////////////////////////////// 

RCC\+\_\+\+CFGR Register Bit Definition 

在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00132}{132}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_aa99ebf56183320b517b804fbc76e8ce4}\label{reg__rcc_8h_aa99ebf56183320b517b804fbc76e8ce4}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CR\_PLLRDY\_Pos@{RCC\_CR\_PLLRDY\_Pos}}
\index{RCC\_CR\_PLLRDY\_Pos@{RCC\_CR\_PLLRDY\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CR\_PLLRDY\_Pos}{RCC\_CR\_PLLRDY\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Pos~(25)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00128}{128}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a22a7079ba87dd7acd5ed7fe7b704e85f}\label{reg__rcc_8h_a22a7079ba87dd7acd5ed7fe7b704e85f}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CSR\_IWDGRSTF@{RCC\_CSR\_IWDGRSTF}}
\index{RCC\_CSR\_IWDGRSTF@{RCC\_CSR\_IWDGRSTF}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CSR\_IWDGRSTF}{RCC\_CSR\_IWDGRSTF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a8fbb93c907ec9ca631e6657eb22b85a3}{RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Pos}})}



Independent Watchdog reset flag 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00548}{548}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a8fbb93c907ec9ca631e6657eb22b85a3}\label{reg__rcc_8h_a8fbb93c907ec9ca631e6657eb22b85a3}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CSR\_IWDGRSTF\_Pos@{RCC\_CSR\_IWDGRSTF\_Pos}}
\index{RCC\_CSR\_IWDGRSTF\_Pos@{RCC\_CSR\_IWDGRSTF\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CSR\_IWDGRSTF\_Pos}{RCC\_CSR\_IWDGRSTF\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Pos~(29)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00547}{547}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_af8994a8134e24cfeb277990a5443fb4d}\label{reg__rcc_8h_af8994a8134e24cfeb277990a5443fb4d}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CSR\_LOCKUPEN@{RCC\_CSR\_LOCKUPEN}}
\index{RCC\_CSR\_LOCKUPEN@{RCC\_CSR\_LOCKUPEN}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CSR\_LOCKUPEN}{RCC\_CSR\_LOCKUPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+LOCKUPEN~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_aa2cb457317dca20d2c95f522b390f2f9}{RCC\+\_\+\+CSR\+\_\+\+LOCKUPEN\+\_\+\+Pos}})}



CPU lockup reset enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00526}{526}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_aa2cb457317dca20d2c95f522b390f2f9}\label{reg__rcc_8h_aa2cb457317dca20d2c95f522b390f2f9}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CSR\_LOCKUPEN\_Pos@{RCC\_CSR\_LOCKUPEN\_Pos}}
\index{RCC\_CSR\_LOCKUPEN\_Pos@{RCC\_CSR\_LOCKUPEN\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CSR\_LOCKUPEN\_Pos}{RCC\_CSR\_LOCKUPEN\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+LOCKUPEN\+\_\+\+Pos~(7)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00525}{525}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_adf4442eda9fc694f8282e1eb435c8535}\label{reg__rcc_8h_adf4442eda9fc694f8282e1eb435c8535}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CSR\_LOCKUPF@{RCC\_CSR\_LOCKUPF}}
\index{RCC\_CSR\_LOCKUPF@{RCC\_CSR\_LOCKUPF}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CSR\_LOCKUPF}{RCC\_CSR\_LOCKUPF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+LOCKUPF~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_afa3227639ffd2fe757bacab3177c319e}{RCC\+\_\+\+CSR\+\_\+\+LOCKUPF\+\_\+\+Pos}})}



CPU lockup reset flag 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00534}{534}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_afa3227639ffd2fe757bacab3177c319e}\label{reg__rcc_8h_afa3227639ffd2fe757bacab3177c319e}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CSR\_LOCKUPF\_Pos@{RCC\_CSR\_LOCKUPF\_Pos}}
\index{RCC\_CSR\_LOCKUPF\_Pos@{RCC\_CSR\_LOCKUPF\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CSR\_LOCKUPF\_Pos}{RCC\_CSR\_LOCKUPF\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+LOCKUPF\+\_\+\+Pos~(23)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00533}{533}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a359ab3bb762de95deb4cfcc477699b33}\label{reg__rcc_8h_a359ab3bb762de95deb4cfcc477699b33}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CSR\_LSIOENLV@{RCC\_CSR\_LSIOENLV}}
\index{RCC\_CSR\_LSIOENLV@{RCC\_CSR\_LSIOENLV}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CSR\_LSIOENLV}{RCC\_CSR\_LSIOENLV}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+LSIOENLV~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ab32c5a1a5e4ab3658a1065f0c03a709f}{RCC\+\_\+\+CSR\+\_\+\+LSIOENLV\+\_\+\+Pos}})}



LSI output enable lower voltage 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00522}{522}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ab32c5a1a5e4ab3658a1065f0c03a709f}\label{reg__rcc_8h_ab32c5a1a5e4ab3658a1065f0c03a709f}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CSR\_LSIOENLV\_Pos@{RCC\_CSR\_LSIOENLV\_Pos}}
\index{RCC\_CSR\_LSIOENLV\_Pos@{RCC\_CSR\_LSIOENLV\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CSR\_LSIOENLV\_Pos}{RCC\_CSR\_LSIOENLV\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+LSIOENLV\+\_\+\+Pos~(5)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00521}{521}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a803cbf97bda1ebaf9afee2a3c9f0851b}\label{reg__rcc_8h_a803cbf97bda1ebaf9afee2a3c9f0851b}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CSR\_LSION@{RCC\_CSR\_LSION}}
\index{RCC\_CSR\_LSION@{RCC\_CSR\_LSION}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CSR\_LSION}{RCC\_CSR\_LSION}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+LSION~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_afc156654e34b1b6206760ba8d864c6c8}{RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Pos}})}



Internal Low Speed oscillator enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00518}{518}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_afc156654e34b1b6206760ba8d864c6c8}\label{reg__rcc_8h_afc156654e34b1b6206760ba8d864c6c8}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CSR\_LSION\_Pos@{RCC\_CSR\_LSION\_Pos}}
\index{RCC\_CSR\_LSION\_Pos@{RCC\_CSR\_LSION\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CSR\_LSION\_Pos}{RCC\_CSR\_LSION\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Pos~(0)}



RCC\+\_\+\+CSR Register Bit Definition 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00517}{517}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ab569110e757aee573ebf9ad80812e8bb}\label{reg__rcc_8h_ab569110e757aee573ebf9ad80812e8bb}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CSR\_LSIRDY@{RCC\_CSR\_LSIRDY}}
\index{RCC\_CSR\_LSIRDY@{RCC\_CSR\_LSIRDY}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CSR\_LSIRDY}{RCC\_CSR\_LSIRDY}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+LSIRDY~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a68272a20b7fe83a0e08b1deb4aeacf55}{RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Pos}})}



Internal Low Speed oscillator Ready 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00520}{520}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a68272a20b7fe83a0e08b1deb4aeacf55}\label{reg__rcc_8h_a68272a20b7fe83a0e08b1deb4aeacf55}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CSR\_LSIRDY\_Pos@{RCC\_CSR\_LSIRDY\_Pos}}
\index{RCC\_CSR\_LSIRDY\_Pos@{RCC\_CSR\_LSIRDY\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CSR\_LSIRDY\_Pos}{RCC\_CSR\_LSIRDY\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Pos~(1)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00519}{519}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a4e26d2902d11e638cd0b702332f53ab1}\label{reg__rcc_8h_a4e26d2902d11e638cd0b702332f53ab1}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CSR\_PINRSTF@{RCC\_CSR\_PINRSTF}}
\index{RCC\_CSR\_PINRSTF@{RCC\_CSR\_PINRSTF}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CSR\_PINRSTF}{RCC\_CSR\_PINRSTF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+PINRSTF~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a47a45faed934912e57c0dea6d6af8227}{RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Pos}})}



PIN reset flag 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00539}{539}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a47a45faed934912e57c0dea6d6af8227}\label{reg__rcc_8h_a47a45faed934912e57c0dea6d6af8227}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CSR\_PINRSTF\_Pos@{RCC\_CSR\_PINRSTF\_Pos}}
\index{RCC\_CSR\_PINRSTF\_Pos@{RCC\_CSR\_PINRSTF\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CSR\_PINRSTF\_Pos}{RCC\_CSR\_PINRSTF\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Pos~(26)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00538}{538}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a837e2d7e2395ac45ebe2aea95ecde9bf}\label{reg__rcc_8h_a837e2d7e2395ac45ebe2aea95ecde9bf}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CSR\_PORRSTF@{RCC\_CSR\_PORRSTF}}
\index{RCC\_CSR\_PORRSTF@{RCC\_CSR\_PORRSTF}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CSR\_PORRSTF}{RCC\_CSR\_PORRSTF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+PORRSTF~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ab8d531dd5cf68eb67b1bce22ceddaac4}{RCC\+\_\+\+CSR\+\_\+\+PORRSTF\+\_\+\+Pos}})}



POR/\+PDR reset flag 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00542}{542}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ab8d531dd5cf68eb67b1bce22ceddaac4}\label{reg__rcc_8h_ab8d531dd5cf68eb67b1bce22ceddaac4}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CSR\_PORRSTF\_Pos@{RCC\_CSR\_PORRSTF\_Pos}}
\index{RCC\_CSR\_PORRSTF\_Pos@{RCC\_CSR\_PORRSTF\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CSR\_PORRSTF\_Pos}{RCC\_CSR\_PORRSTF\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+PORRSTF\+\_\+\+Pos~(27)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00541}{541}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a33bf967d5c98d4762f0797111a545cc3}\label{reg__rcc_8h_a33bf967d5c98d4762f0797111a545cc3}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CSR\_PVDRSTEN@{RCC\_CSR\_PVDRSTEN}}
\index{RCC\_CSR\_PVDRSTEN@{RCC\_CSR\_PVDRSTEN}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CSR\_PVDRSTEN}{RCC\_CSR\_PVDRSTEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+PVDRSTEN~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a420733e2699b1ce524d4788a580c0c4b}{RCC\+\_\+\+CSR\+\_\+\+PVDRSTEN\+\_\+\+Pos}})}



PVD reset enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00524}{524}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a420733e2699b1ce524d4788a580c0c4b}\label{reg__rcc_8h_a420733e2699b1ce524d4788a580c0c4b}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CSR\_PVDRSTEN\_Pos@{RCC\_CSR\_PVDRSTEN\_Pos}}
\index{RCC\_CSR\_PVDRSTEN\_Pos@{RCC\_CSR\_PVDRSTEN\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CSR\_PVDRSTEN\_Pos}{RCC\_CSR\_PVDRSTEN\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+PVDRSTEN\+\_\+\+Pos~(6)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00523}{523}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a8551f232045bf22a07ba4ef75becd0d2}\label{reg__rcc_8h_a8551f232045bf22a07ba4ef75becd0d2}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CSR\_PVDRSTF@{RCC\_CSR\_PVDRSTF}}
\index{RCC\_CSR\_PVDRSTF@{RCC\_CSR\_PVDRSTF}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CSR\_PVDRSTF}{RCC\_CSR\_PVDRSTF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+PVDRSTF~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a7c4a8b8adf34a1f9284a5287079eeeca}{RCC\+\_\+\+CSR\+\_\+\+PVDRSTF\+\_\+\+Pos}})}



PVD reset flag 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00532}{532}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a7c4a8b8adf34a1f9284a5287079eeeca}\label{reg__rcc_8h_a7c4a8b8adf34a1f9284a5287079eeeca}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CSR\_PVDRSTF\_Pos@{RCC\_CSR\_PVDRSTF\_Pos}}
\index{RCC\_CSR\_PVDRSTF\_Pos@{RCC\_CSR\_PVDRSTF\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CSR\_PVDRSTF\_Pos}{RCC\_CSR\_PVDRSTF\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+PVDRSTF\+\_\+\+Pos~(22)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00531}{531}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_afc26c5996b14005a70afbeaa29aae716}\label{reg__rcc_8h_afc26c5996b14005a70afbeaa29aae716}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CSR\_RMVF@{RCC\_CSR\_RMVF}}
\index{RCC\_CSR\_RMVF@{RCC\_CSR\_RMVF}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CSR\_RMVF}{RCC\_CSR\_RMVF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+RMVF~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ae97ee308ed96cdb97bc991b34aa95be4}{RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Pos}})}



Remove reset flag 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00537}{537}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ae97ee308ed96cdb97bc991b34aa95be4}\label{reg__rcc_8h_ae97ee308ed96cdb97bc991b34aa95be4}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CSR\_RMVF\_Pos@{RCC\_CSR\_RMVF\_Pos}}
\index{RCC\_CSR\_RMVF\_Pos@{RCC\_CSR\_RMVF\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CSR\_RMVF\_Pos}{RCC\_CSR\_RMVF\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Pos~(24)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00536}{536}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a16e89534934436ee8958440882b71e6f}\label{reg__rcc_8h_a16e89534934436ee8958440882b71e6f}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CSR\_SFTRSTF@{RCC\_CSR\_SFTRSTF}}
\index{RCC\_CSR\_SFTRSTF@{RCC\_CSR\_SFTRSTF}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CSR\_SFTRSTF}{RCC\_CSR\_SFTRSTF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+SFTRSTF~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a02078fdb0a3610702b75d5e05dbb92af}{RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Pos}})}



Software Reset flag 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00545}{545}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a02078fdb0a3610702b75d5e05dbb92af}\label{reg__rcc_8h_a02078fdb0a3610702b75d5e05dbb92af}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CSR\_SFTRSTF\_Pos@{RCC\_CSR\_SFTRSTF\_Pos}}
\index{RCC\_CSR\_SFTRSTF\_Pos@{RCC\_CSR\_SFTRSTF\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CSR\_SFTRSTF\_Pos}{RCC\_CSR\_SFTRSTF\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Pos~(28)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00544}{544}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a1e14d6628bcf1aace4f610e58f56ebba}\label{reg__rcc_8h_a1e14d6628bcf1aace4f610e58f56ebba}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CSR\_VDTRSTF@{RCC\_CSR\_VDTRSTF}}
\index{RCC\_CSR\_VDTRSTF@{RCC\_CSR\_VDTRSTF}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CSR\_VDTRSTF}{RCC\_CSR\_VDTRSTF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+VDTRSTF~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ab9726bdc3f4d87b059fe27abd9a96e64}{RCC\+\_\+\+CSR\+\_\+\+VDTRSTF\+\_\+\+Pos}})}



Voltage detect reset flag 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00530}{530}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ab9726bdc3f4d87b059fe27abd9a96e64}\label{reg__rcc_8h_ab9726bdc3f4d87b059fe27abd9a96e64}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CSR\_VDTRSTF\_Pos@{RCC\_CSR\_VDTRSTF\_Pos}}
\index{RCC\_CSR\_VDTRSTF\_Pos@{RCC\_CSR\_VDTRSTF\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CSR\_VDTRSTF\_Pos}{RCC\_CSR\_VDTRSTF\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+VDTRSTF\+\_\+\+Pos~(21)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00529}{529}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a677330faeee8515fd17ecc405cf75c05}\label{reg__rcc_8h_a677330faeee8515fd17ecc405cf75c05}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CSR\_VDTRSTNEN@{RCC\_CSR\_VDTRSTNEN}}
\index{RCC\_CSR\_VDTRSTNEN@{RCC\_CSR\_VDTRSTNEN}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CSR\_VDTRSTNEN}{RCC\_CSR\_VDTRSTNEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+VDTRSTNEN~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_adfeb19ddc8fce8884ec21c73b858859e}{RCC\+\_\+\+CSR\+\_\+\+VDTRSTNEN\+\_\+\+Pos}})}



Voltage detect reset enable 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00528}{528}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_adfeb19ddc8fce8884ec21c73b858859e}\label{reg__rcc_8h_adfeb19ddc8fce8884ec21c73b858859e}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CSR\_VDTRSTNEN\_Pos@{RCC\_CSR\_VDTRSTNEN\_Pos}}
\index{RCC\_CSR\_VDTRSTNEN\_Pos@{RCC\_CSR\_VDTRSTNEN\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CSR\_VDTRSTNEN\_Pos}{RCC\_CSR\_VDTRSTNEN\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+VDTRSTNEN\+\_\+\+Pos~(8)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00527}{527}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_acabd7bbde7e78c9c8f5fd46e34771826}\label{reg__rcc_8h_acabd7bbde7e78c9c8f5fd46e34771826}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CSR\_WWDGRSTF@{RCC\_CSR\_WWDGRSTF}}
\index{RCC\_CSR\_WWDGRSTF@{RCC\_CSR\_WWDGRSTF}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CSR\_WWDGRSTF}{RCC\_CSR\_WWDGRSTF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ac3b146c508145d8e03143a991615ed81}{RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Pos}})}



Window watchdog reset flag 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00551}{551}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ac3b146c508145d8e03143a991615ed81}\label{reg__rcc_8h_ac3b146c508145d8e03143a991615ed81}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_CSR\_WWDGRSTF\_Pos@{RCC\_CSR\_WWDGRSTF\_Pos}}
\index{RCC\_CSR\_WWDGRSTF\_Pos@{RCC\_CSR\_WWDGRSTF\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CSR\_WWDGRSTF\_Pos}{RCC\_CSR\_WWDGRSTF\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Pos~(30)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00550}{550}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a154d62c9e4c73026fb5b3593cd5d10f6}\label{reg__rcc_8h_a154d62c9e4c73026fb5b3593cd5d10f6}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_HSEDLY\_HSI\_EQU\_CNT@{RCC\_HSEDLY\_HSI\_EQU\_CNT}}
\index{RCC\_HSEDLY\_HSI\_EQU\_CNT@{RCC\_HSEDLY\_HSI\_EQU\_CNT}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_HSEDLY\_HSI\_EQU\_CNT}{RCC\_HSEDLY\_HSI\_EQU\_CNT}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HSEDLY\+\_\+\+HSI\+\_\+\+EQU\+\_\+\+CNT~(0x\+FFFFU)}



HSE delay time ///////////////////////////////////////////////////////////////////////////// 

RCC\+\_\+\+PLLDLY Register Bit Definition 

在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00641}{641}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a82a6e42194bd64b187dc74ecf32d5b9b}\label{reg__rcc_8h_a82a6e42194bd64b187dc74ecf32d5b9b}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_HSIDLY\_HSI\_EQU\_CNT@{RCC\_HSIDLY\_HSI\_EQU\_CNT}}
\index{RCC\_HSIDLY\_HSI\_EQU\_CNT@{RCC\_HSIDLY\_HSI\_EQU\_CNT}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_HSIDLY\_HSI\_EQU\_CNT}{RCC\_HSIDLY\_HSI\_EQU\_CNT}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HSIDLY\+\_\+\+HSI\+\_\+\+EQU\+\_\+\+CNT~(0x\+FFU)}



HSI delay time ///////////////////////////////////////////////////////////////////////////// 

RCC\+\_\+\+HSEDLY Register Bit Definition 

在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00637}{637}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a64f6ce1dcce42c05becb71d7962469d1}\label{reg__rcc_8h_a64f6ce1dcce42c05becb71d7962469d1}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_ICSCR\_HSI\_CAL\_SEL@{RCC\_ICSCR\_HSI\_CAL\_SEL}}
\index{RCC\_ICSCR\_HSI\_CAL\_SEL@{RCC\_ICSCR\_HSI\_CAL\_SEL}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_ICSCR\_HSI\_CAL\_SEL}{RCC\_ICSCR\_HSI\_CAL\_SEL}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+ICSCR\+\_\+\+HSI\+\_\+\+CAL\+\_\+\+SEL~(0x1\+FU $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a5dd07dc257752020926a913bc53ec808}{RCC\+\_\+\+ICSCR\+\_\+\+HSI\+\_\+\+CAL\+\_\+\+SEL\+\_\+\+Pos}})}



Select the internal high speed clock calibration value 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00613}{613}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a5dd07dc257752020926a913bc53ec808}\label{reg__rcc_8h_a5dd07dc257752020926a913bc53ec808}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_ICSCR\_HSI\_CAL\_SEL\_Pos@{RCC\_ICSCR\_HSI\_CAL\_SEL\_Pos}}
\index{RCC\_ICSCR\_HSI\_CAL\_SEL\_Pos@{RCC\_ICSCR\_HSI\_CAL\_SEL\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_ICSCR\_HSI\_CAL\_SEL\_Pos}{RCC\_ICSCR\_HSI\_CAL\_SEL\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+ICSCR\+\_\+\+HSI\+\_\+\+CAL\+\_\+\+SEL\+\_\+\+Pos~(11)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00612}{612}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a83f7c809724ea060827415552c1c63bb}\label{reg__rcc_8h_a83f7c809724ea060827415552c1c63bb}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_ICSCR\_HSI\_CAL\_SFT@{RCC\_ICSCR\_HSI\_CAL\_SFT}}
\index{RCC\_ICSCR\_HSI\_CAL\_SFT@{RCC\_ICSCR\_HSI\_CAL\_SFT}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_ICSCR\_HSI\_CAL\_SFT}{RCC\_ICSCR\_HSI\_CAL\_SFT}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+ICSCR\+\_\+\+HSI\+\_\+\+CAL\+\_\+\+SFT~(0x3\+FU $<$$<$ \mbox{\hyperlink{reg__rcc_8h_aa8a45eeb6a025f84e7e2964c002b4d9b}{RCC\+\_\+\+ICSCR\+\_\+\+HSI\+\_\+\+CAL\+\_\+\+SFT\+\_\+\+Pos}})}



Internal high-\/speed clock calibration ///////////////////////////////////////////////////////////////////////////// 

RCC\+\_\+\+PLLCFGR Register Bit Definition 

在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00618}{618}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_aa8a45eeb6a025f84e7e2964c002b4d9b}\label{reg__rcc_8h_aa8a45eeb6a025f84e7e2964c002b4d9b}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_ICSCR\_HSI\_CAL\_SFT\_Pos@{RCC\_ICSCR\_HSI\_CAL\_SFT\_Pos}}
\index{RCC\_ICSCR\_HSI\_CAL\_SFT\_Pos@{RCC\_ICSCR\_HSI\_CAL\_SFT\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_ICSCR\_HSI\_CAL\_SFT\_Pos}{RCC\_ICSCR\_HSI\_CAL\_SFT\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+ICSCR\+\_\+\+HSI\+\_\+\+CAL\+\_\+\+SFT\+\_\+\+Pos~(16)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00614}{614}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a40da70bd275d7364e3e42a0c8cc84937}\label{reg__rcc_8h_a40da70bd275d7364e3e42a0c8cc84937}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_ICSCR\_TIME\_CRS\_SEL@{RCC\_ICSCR\_TIME\_CRS\_SEL}}
\index{RCC\_ICSCR\_TIME\_CRS\_SEL@{RCC\_ICSCR\_TIME\_CRS\_SEL}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_ICSCR\_TIME\_CRS\_SEL}{RCC\_ICSCR\_TIME\_CRS\_SEL}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+ICSCR\+\_\+\+TIME\+\_\+\+CRS\+\_\+\+SEL~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a3c54154a16dfe04c787ac4fb3b241549}{RCC\+\_\+\+ICSCR\+\_\+\+TIME\+\_\+\+CRS\+\_\+\+SEL\+\_\+\+Pos}})}



Whether to use the CRS module as source 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00611}{611}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a3c54154a16dfe04c787ac4fb3b241549}\label{reg__rcc_8h_a3c54154a16dfe04c787ac4fb3b241549}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_ICSCR\_TIME\_CRS\_SEL\_Pos@{RCC\_ICSCR\_TIME\_CRS\_SEL\_Pos}}
\index{RCC\_ICSCR\_TIME\_CRS\_SEL\_Pos@{RCC\_ICSCR\_TIME\_CRS\_SEL\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_ICSCR\_TIME\_CRS\_SEL\_Pos}{RCC\_ICSCR\_TIME\_CRS\_SEL\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+ICSCR\+\_\+\+TIME\+\_\+\+CRS\+\_\+\+SEL\+\_\+\+Pos~(0)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00610}{610}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a75a60f299b808c6481da3f3928ef1be2}\label{reg__rcc_8h_a75a60f299b808c6481da3f3928ef1be2}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_PLLCFGR\_PLL\_DN@{RCC\_PLLCFGR\_PLL\_DN}}
\index{RCC\_PLLCFGR\_PLL\_DN@{RCC\_PLLCFGR\_PLL\_DN}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_PLLCFGR\_PLL\_DN}{RCC\_PLLCFGR\_PLL\_DN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLL\+\_\+\+DN~(0x7\+FU $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ae05cb1a1054014a63f9aba06b60baeee}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL\+\_\+\+DN\+\_\+\+Pos}})}



PLL divider factor DN ///////////////////////////////////////////////////////////////////////////// 

RCC\+\_\+\+HSIDLY Register Bit Definition 

在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00633}{633}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ae05cb1a1054014a63f9aba06b60baeee}\label{reg__rcc_8h_ae05cb1a1054014a63f9aba06b60baeee}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_PLLCFGR\_PLL\_DN\_Pos@{RCC\_PLLCFGR\_PLL\_DN\_Pos}}
\index{RCC\_PLLCFGR\_PLL\_DN\_Pos@{RCC\_PLLCFGR\_PLL\_DN\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_PLLCFGR\_PLL\_DN\_Pos}{RCC\_PLLCFGR\_PLL\_DN\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLL\+\_\+\+DN\+\_\+\+Pos~(16)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00629}{629}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a6afbbbdea7ade5c6343886afb45fb41a}\label{reg__rcc_8h_a6afbbbdea7ade5c6343886afb45fb41a}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_PLLCFGR\_PLL\_DP@{RCC\_PLLCFGR\_PLL\_DP}}
\index{RCC\_PLLCFGR\_PLL\_DP@{RCC\_PLLCFGR\_PLL\_DP}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_PLLCFGR\_PLL\_DP}{RCC\_PLLCFGR\_PLL\_DP}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLL\+\_\+\+DP~(0x07U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_afee85633cdd348752c941efb7a57ae4d}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL\+\_\+\+DP\+\_\+\+Pos}})}



PLL divider factor DP 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00628}{628}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_afee85633cdd348752c941efb7a57ae4d}\label{reg__rcc_8h_afee85633cdd348752c941efb7a57ae4d}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_PLLCFGR\_PLL\_DP\_Pos@{RCC\_PLLCFGR\_PLL\_DP\_Pos}}
\index{RCC\_PLLCFGR\_PLL\_DP\_Pos@{RCC\_PLLCFGR\_PLL\_DP\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_PLLCFGR\_PLL\_DP\_Pos}{RCC\_PLLCFGR\_PLL\_DP\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLL\+\_\+\+DP\+\_\+\+Pos~(8)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00627}{627}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ad0c5fce40639bc270cf05df3c9c9dab5}\label{reg__rcc_8h_ad0c5fce40639bc270cf05df3c9c9dab5}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_PLLCFGR\_PLL\_ICTRL@{RCC\_PLLCFGR\_PLL\_ICTRL}}
\index{RCC\_PLLCFGR\_PLL\_ICTRL@{RCC\_PLLCFGR\_PLL\_ICTRL}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_PLLCFGR\_PLL\_ICTRL}{RCC\_PLLCFGR\_PLL\_ICTRL}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLL\+\_\+\+ICTRL~(0x03U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a34260cdf0a5844d6a15c0010a5b822f3}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL\+\_\+\+ICTRL\+\_\+\+Pos}})}



PLL CP current control signals 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00624}{624}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a34260cdf0a5844d6a15c0010a5b822f3}\label{reg__rcc_8h_a34260cdf0a5844d6a15c0010a5b822f3}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_PLLCFGR\_PLL\_ICTRL\_Pos@{RCC\_PLLCFGR\_PLL\_ICTRL\_Pos}}
\index{RCC\_PLLCFGR\_PLL\_ICTRL\_Pos@{RCC\_PLLCFGR\_PLL\_ICTRL\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_PLLCFGR\_PLL\_ICTRL\_Pos}{RCC\_PLLCFGR\_PLL\_ICTRL\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLL\+\_\+\+ICTRL\+\_\+\+Pos~(2)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00623}{623}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a0c0d12c8653cb335be37e2063b313082}\label{reg__rcc_8h_a0c0d12c8653cb335be37e2063b313082}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_PLLCFGR\_PLL\_LDS@{RCC\_PLLCFGR\_PLL\_LDS}}
\index{RCC\_PLLCFGR\_PLL\_LDS@{RCC\_PLLCFGR\_PLL\_LDS}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_PLLCFGR\_PLL\_LDS}{RCC\_PLLCFGR\_PLL\_LDS}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLL\+\_\+\+LDS~(0x03U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a0d1448e3c3aa504d5e282dc8b4db8fff}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL\+\_\+\+LDS\+\_\+\+Pos}})}



PLL lock detector accuracy select 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00626}{626}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a0d1448e3c3aa504d5e282dc8b4db8fff}\label{reg__rcc_8h_a0d1448e3c3aa504d5e282dc8b4db8fff}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_PLLCFGR\_PLL\_LDS\_Pos@{RCC\_PLLCFGR\_PLL\_LDS\_Pos}}
\index{RCC\_PLLCFGR\_PLL\_LDS\_Pos@{RCC\_PLLCFGR\_PLL\_LDS\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_PLLCFGR\_PLL\_LDS\_Pos}{RCC\_PLLCFGR\_PLL\_LDS\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLL\+\_\+\+LDS\+\_\+\+Pos~(4)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00625}{625}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a92cb53ea81d2c47537eb217cc6659a2e}\label{reg__rcc_8h_a92cb53ea81d2c47537eb217cc6659a2e}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_PLLCFGR\_PLLSRC@{RCC\_PLLCFGR\_PLLSRC}}
\index{RCC\_PLLCFGR\_PLLSRC@{RCC\_PLLCFGR\_PLLSRC}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_PLLCFGR\_PLLSRC}{RCC\_PLLCFGR\_PLLSRC}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_ae44f5b0b3eaa9d6f11eac2a8b1328cd7}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+Pos}})}



PLL entry clock source 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00620}{620}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ae44f5b0b3eaa9d6f11eac2a8b1328cd7}\label{reg__rcc_8h_ae44f5b0b3eaa9d6f11eac2a8b1328cd7}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_PLLCFGR\_PLLSRC\_Pos@{RCC\_PLLCFGR\_PLLSRC\_Pos}}
\index{RCC\_PLLCFGR\_PLLSRC\_Pos@{RCC\_PLLCFGR\_PLLSRC\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_PLLCFGR\_PLLSRC\_Pos}{RCC\_PLLCFGR\_PLLSRC\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+Pos~(0)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00619}{619}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a688964adc7a4a2b8a83464cc0b5f026f}\label{reg__rcc_8h_a688964adc7a4a2b8a83464cc0b5f026f}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_PLLCFGR\_PLLXTPRE@{RCC\_PLLCFGR\_PLLXTPRE}}
\index{RCC\_PLLCFGR\_PLLXTPRE@{RCC\_PLLCFGR\_PLLXTPRE}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_PLLCFGR\_PLLXTPRE}{RCC\_PLLCFGR\_PLLXTPRE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLXTPRE~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_adbf7d741500d789c01a51f76d49f0cc2}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLXTPRE\+\_\+\+Pos}})}



HSE divider for PLL entry 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00622}{622}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_adbf7d741500d789c01a51f76d49f0cc2}\label{reg__rcc_8h_adbf7d741500d789c01a51f76d49f0cc2}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_PLLCFGR\_PLLXTPRE\_Pos@{RCC\_PLLCFGR\_PLLXTPRE\_Pos}}
\index{RCC\_PLLCFGR\_PLLXTPRE\_Pos@{RCC\_PLLCFGR\_PLLXTPRE\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_PLLCFGR\_PLLXTPRE\_Pos}{RCC\_PLLCFGR\_PLLXTPRE\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLXTPRE\+\_\+\+Pos~(1)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00621}{621}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_afc549501ab2ee5a07fd6ddcdf516f9e0}\label{reg__rcc_8h_afc549501ab2ee5a07fd6ddcdf516f9e0}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_PLLDLY\_HSI\_EQU\_CNT@{RCC\_PLLDLY\_HSI\_EQU\_CNT}}
\index{RCC\_PLLDLY\_HSI\_EQU\_CNT@{RCC\_PLLDLY\_HSI\_EQU\_CNT}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_PLLDLY\_HSI\_EQU\_CNT}{RCC\_PLLDLY\_HSI\_EQU\_CNT}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLDLY\+\_\+\+HSI\+\_\+\+EQU\+\_\+\+CNT~(0x\+FFU)}



PLL delay time 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00642}{642}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_ae46e25962debc1c92b3b925497d6d3d0}\label{reg__rcc_8h_ae46e25962debc1c92b3b925497d6d3d0}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_SYSCFG\_DATAPREFETCH@{RCC\_SYSCFG\_DATAPREFETCH}}
\index{RCC\_SYSCFG\_DATAPREFETCH@{RCC\_SYSCFG\_DATAPREFETCH}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_SYSCFG\_DATAPREFETCH}{RCC\_SYSCFG\_DATAPREFETCH}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCFG\+\_\+\+DATAPREFETCH~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_acb6b3afa45427ee0f9f638e23706833e}{RCC\+\_\+\+SYSCFG\+\_\+\+DATAPREFETCH\+\_\+\+Pos}})}



DATA prefetch module enable bit 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00591}{591}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_acb6b3afa45427ee0f9f638e23706833e}\label{reg__rcc_8h_acb6b3afa45427ee0f9f638e23706833e}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_SYSCFG\_DATAPREFETCH\_Pos@{RCC\_SYSCFG\_DATAPREFETCH\_Pos}}
\index{RCC\_SYSCFG\_DATAPREFETCH\_Pos@{RCC\_SYSCFG\_DATAPREFETCH\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_SYSCFG\_DATAPREFETCH\_Pos}{RCC\_SYSCFG\_DATAPREFETCH\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCFG\+\_\+\+DATAPREFETCH\+\_\+\+Pos~(2)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00590}{590}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a530f27df32f43e5025fdd09b015ef874}\label{reg__rcc_8h_a530f27df32f43e5025fdd09b015ef874}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_SYSCFG\_OSC\_LPFEN@{RCC\_SYSCFG\_OSC\_LPFEN}}
\index{RCC\_SYSCFG\_OSC\_LPFEN@{RCC\_SYSCFG\_OSC\_LPFEN}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_SYSCFG\_OSC\_LPFEN}{RCC\_SYSCFG\_OSC\_LPFEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCFG\+\_\+\+OSC\+\_\+\+LPFEN~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_aeaf61a0879435e951631b1671c1ded3c}{RCC\+\_\+\+SYSCFG\+\_\+\+OSC\+\_\+\+LPFEN\+\_\+\+Pos}})}



External crystal oscillator low pass filtering enables ~\newline
 ///////////////////////////////////////////////////////////////////////////// 

RCC\+\_\+\+CFGR2 Register Bit Definition 

在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00598}{598}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_aeaf61a0879435e951631b1671c1ded3c}\label{reg__rcc_8h_aeaf61a0879435e951631b1671c1ded3c}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_SYSCFG\_OSC\_LPFEN\_Pos@{RCC\_SYSCFG\_OSC\_LPFEN\_Pos}}
\index{RCC\_SYSCFG\_OSC\_LPFEN\_Pos@{RCC\_SYSCFG\_OSC\_LPFEN\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_SYSCFG\_OSC\_LPFEN\_Pos}{RCC\_SYSCFG\_OSC\_LPFEN\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCFG\+\_\+\+OSC\+\_\+\+LPFEN\+\_\+\+Pos~(14)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00594}{594}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_abecbbef51aabb809cbb94f73f2bbdda7}\label{reg__rcc_8h_abecbbef51aabb809cbb94f73f2bbdda7}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_SYSCFG\_PAD\_OSC\_TRIM@{RCC\_SYSCFG\_PAD\_OSC\_TRIM}}
\index{RCC\_SYSCFG\_PAD\_OSC\_TRIM@{RCC\_SYSCFG\_PAD\_OSC\_TRIM}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_SYSCFG\_PAD\_OSC\_TRIM}{RCC\_SYSCFG\_PAD\_OSC\_TRIM}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCFG\+\_\+\+PAD\+\_\+\+OSC\+\_\+\+TRIM~(0x1\+FU $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a1293a79d5bc2307b05a24cf97f490bb3}{RCC\+\_\+\+SYSCFG\+\_\+\+PAD\+\_\+\+OSC\+\_\+\+TRIM\+\_\+\+Pos}})}



Calibration value of external crystal vibration 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00593}{593}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a1293a79d5bc2307b05a24cf97f490bb3}\label{reg__rcc_8h_a1293a79d5bc2307b05a24cf97f490bb3}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_SYSCFG\_PAD\_OSC\_TRIM\_Pos@{RCC\_SYSCFG\_PAD\_OSC\_TRIM\_Pos}}
\index{RCC\_SYSCFG\_PAD\_OSC\_TRIM\_Pos@{RCC\_SYSCFG\_PAD\_OSC\_TRIM\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_SYSCFG\_PAD\_OSC\_TRIM\_Pos}{RCC\_SYSCFG\_PAD\_OSC\_TRIM\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCFG\+\_\+\+PAD\+\_\+\+OSC\+\_\+\+TRIM\+\_\+\+Pos~(8)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00592}{592}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a50c3167ce01b01a8cef5d486c24279b1}\label{reg__rcc_8h_a50c3167ce01b01a8cef5d486c24279b1}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_SYSCFG\_PROGCHECKEN@{RCC\_SYSCFG\_PROGCHECKEN}}
\index{RCC\_SYSCFG\_PROGCHECKEN@{RCC\_SYSCFG\_PROGCHECKEN}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_SYSCFG\_PROGCHECKEN}{RCC\_SYSCFG\_PROGCHECKEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCFG\+\_\+\+PROGCHECKEN~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_a1c6dbb7930ad9c6856732c20900f039b}{RCC\+\_\+\+SYSCFG\+\_\+\+PROGCHECKEN\+\_\+\+Pos}})}



Whether to check the number in Flash when writing to Flash 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00587}{587}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a1c6dbb7930ad9c6856732c20900f039b}\label{reg__rcc_8h_a1c6dbb7930ad9c6856732c20900f039b}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_SYSCFG\_PROGCHECKEN\_Pos@{RCC\_SYSCFG\_PROGCHECKEN\_Pos}}
\index{RCC\_SYSCFG\_PROGCHECKEN\_Pos@{RCC\_SYSCFG\_PROGCHECKEN\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_SYSCFG\_PROGCHECKEN\_Pos}{RCC\_SYSCFG\_PROGCHECKEN\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCFG\+\_\+\+PROGCHECKEN\+\_\+\+Pos~(0)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00586}{586}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_a11ff6b9790f3a8967d770ec44424aaf6}\label{reg__rcc_8h_a11ff6b9790f3a8967d770ec44424aaf6}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_SYSCFG\_SECTOR1KCFG@{RCC\_SYSCFG\_SECTOR1KCFG}}
\index{RCC\_SYSCFG\_SECTOR1KCFG@{RCC\_SYSCFG\_SECTOR1KCFG}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_SYSCFG\_SECTOR1KCFG}{RCC\_SYSCFG\_SECTOR1KCFG}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCFG\+\_\+\+SECTOR1\+KCFG~(0x01U $<$$<$ \mbox{\hyperlink{reg__rcc_8h_aa7b40f15c8a1ddbe381ac1000700d0da}{RCC\+\_\+\+SYSCFG\+\_\+\+SECTOR1\+KCFG\+\_\+\+Pos}})}



The size of the Flash page when erased. 



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00589}{589}} 行定义.

\mbox{\Hypertarget{reg__rcc_8h_aa7b40f15c8a1ddbe381ac1000700d0da}\label{reg__rcc_8h_aa7b40f15c8a1ddbe381ac1000700d0da}} 
\index{reg\_rcc.h@{reg\_rcc.h}!RCC\_SYSCFG\_SECTOR1KCFG\_Pos@{RCC\_SYSCFG\_SECTOR1KCFG\_Pos}}
\index{RCC\_SYSCFG\_SECTOR1KCFG\_Pos@{RCC\_SYSCFG\_SECTOR1KCFG\_Pos}!reg\_rcc.h@{reg\_rcc.h}}
\doxysubsubsection{\texorpdfstring{RCC\_SYSCFG\_SECTOR1KCFG\_Pos}{RCC\_SYSCFG\_SECTOR1KCFG\_Pos}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCFG\+\_\+\+SECTOR1\+KCFG\+\_\+\+Pos~(1)}



在文件 \mbox{\hyperlink{reg__rcc_8h_source}{reg\+\_\+rcc.\+h}} 第 \mbox{\hyperlink{reg__rcc_8h_source_l00588}{588}} 行定义.

