$date
	Sun Jun 14 12:53:17 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module control_unit_tb $end
$var wire 1 ! RegWrite $end
$var wire 1 " RegRead $end
$var wire 1 # PCSrc $end
$var wire 1 $ MemWrite $end
$var wire 1 % MemToReg $end
$var wire 1 & MemRead $end
$var wire 1 ' Branch $end
$var wire 1 ( ALUSrc $end
$var reg 6 ) opcode [5:0] $end
$var reg 2 * xods [1:0] $end
$var reg 10 + xox [9:0] $end
$var reg 9 , xoxo [8:0] $end
$scope module controller $end
$var wire 6 - opcode [5:0] $end
$var wire 2 . xods [1:0] $end
$var wire 10 / xox [9:0] $end
$var wire 9 0 xoxo [8:0] $end
$var reg 1 ( ALUSrc $end
$var reg 1 ' Branch $end
$var reg 1 & MemRead $end
$var reg 1 % MemToReg $end
$var reg 1 $ MemWrite $end
$var reg 1 # PCSrc $end
$var reg 1 " RegRead $end
$var reg 1 ! RegWrite $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100001010 0
bx /
bx .
b11111 -
b100001010 ,
bx +
bx *
b11111 )
0(
0'
0&
0%
0$
0#
1"
1!
$end
#10
1(
1%
1&
0!
1"
b0 *
b0 .
b111010 )
b111010 -
#20
1#
1'
0%
0(
0"
0&
b10010 )
b10010 -
#30
1!
1"
0#
0'
b11100 +
b11100 /
b11111 )
b11111 -
#40
1#
1'
0!
1"
b10011 )
b10011 -
#50
1#
1'
0"
b10010 )
b10010 -
#60
1(
1"
1!
0#
0'
b11010 )
b11010 -
#70
