//Copyright (C)2014-2024 Gowin Semiconductor Corporation.
//All rights reserved.

INTRODUCTION:
The document contains two main sections: Timing Report Directory and Core Timing Report.

============================================================
Note:Timing Report Directory

1. Timing Message
2. Timing Summaries
	2.1 STA Tool Run Summary
	2.2 Clock Summary
	2.3 Max Frequency Summary
	2.4 Total Negative Slack Summary
3. Timing Details
	3.1 Path Slacks Table
		3.1.1 Setup Paths Table
		3.1.2 Hold Paths Table
		3.1.3 Recovery Paths Table
		3.1.4 Removal Paths Table
	3.2 Minimum Pulse Width Table
	3.3 Timing Report By Analysis Type
		3.3.1 Setup Analysis Report
		3.3.2 Hold Analysis Report
		3.3.3 Recovery Analysis Report
		3.3.4 Removal Analysis Report
	3.4 Minimum Pulse Width Report
	3.5 High Fanout Nets Report
	3.6 Route Congestions Report
	3.7 Timing Exceptions Report
		3.7.1 Setup Analysis Report
		3.7.2 Hold Analysis Report
		3.7.3 Recovery Analysis Report
		3.7.4 Recovery Analysis Report
	3.8 Timing Constraints Report

============================================================

Note:Core Timing Report

1. Timing Messages
<Report Title>: Timing Analysis Report
<Design File>: C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\Data_acquisition_prototype\impl\gwsynthesis\Data_acquisition.vg
<Physical Constraints File>: C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\Data_acquisition_prototype\src\PSRAM_UART_pins.cst
<Timing Constraints File>: ---
<Tool Version>: V1.9.9.01 (64-bit)
<Part Number>: GW1NZ-LV1QN48C6/I5
<Device>: GW1NZ-1
<Created Time>: Wed Jan 22 14:05:24 2025


2. Timing Summaries
2.1 STA Tool Run Summary
<Setup Delay Model>:Slow 1.14V 85C C6/I5
<Hold Delay Model>:Fast 1.26V 0C C6/I5
<Numbers of Paths Analyzed>:2537
<Numbers of Endpoints Analyzed>:1229
<Numbers of Falling Endpoints>:96
<Numbers of Setup Violated Endpoints>:0
<Numbers of Hold Violated Endpoints>:0

2.2 Clock Summary
                Clock Name                    Type      Period   Frequency   Rise     Fall        Source       Master            Objects           
 ========================================= =========== ======== =========== ======= ======== ================ ========= ========================== 
  sys_clk                                   Base        37.037   27.000MHz   0.000   18.519                              sys_clk_ibuf/I            
  clk2/rpll_inst/CLKOUT.default_gen_clk     Generated   11.905   84.000MHz   0.000   5.952    sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUT     
  clk2/rpll_inst/CLKOUTP.default_gen_clk    Generated   11.905   84.000MHz   0.000   5.952    sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUTP    
  clk2/rpll_inst/CLKOUTD.default_gen_clk    Generated   23.810   42.000MHz   0.000   11.905   sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUTD    
  clk2/rpll_inst/CLKOUTD3.default_gen_clk   Generated   35.714   28.000MHz   0.000   17.857   sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUTD3   

2.3 Max Frequency Summary
  NO.                Clock Name                 Constraint    Actual Fmax   Level   Entity  
 ===== ======================================= ============= ============= ======= ======== 
  1     clk2/rpll_inst/CLKOUT.default_gen_clk   84.000(MHz)   87.226(MHz)   6       TOP     
No timing paths to get frequency of sys_clk!
No timing paths to get frequency of clk2/rpll_inst/CLKOUTP.default_gen_clk!
No timing paths to get frequency of clk2/rpll_inst/CLKOUTD.default_gen_clk!
No timing paths to get frequency of clk2/rpll_inst/CLKOUTD3.default_gen_clk!

2.4 Total Negative Slack Summary
                Clock Name                  Analysis Type   EndPoints TNS   Number of EndPoints  
 ========================================= =============== =============== ===================== 
  sys_clk                                   setup           0.000           0                    
  sys_clk                                   hold            0.000           0                    
  clk2/rpll_inst/CLKOUT.default_gen_clk     setup           0.000           0                    
  clk2/rpll_inst/CLKOUT.default_gen_clk     hold            0.000           0                    
  clk2/rpll_inst/CLKOUTP.default_gen_clk    setup           0.000           0                    
  clk2/rpll_inst/CLKOUTP.default_gen_clk    hold            0.000           0                    
  clk2/rpll_inst/CLKOUTD.default_gen_clk    setup           0.000           0                    
  clk2/rpll_inst/CLKOUTD.default_gen_clk    hold            0.000           0                    
  clk2/rpll_inst/CLKOUTD3.default_gen_clk   setup           0.000           0                    
  clk2/rpll_inst/CLKOUTD3.default_gen_clk   hold            0.000           0                    


3. Timing Details
3.1 Path Slacks Table
3.1.1 Setup Paths Table
<Report Command>:report_timing -setup -max_paths 25 -max_common_paths 1
  Path Number   Path Slack                From Node                               To Node                                 From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ ===================================== ======================================= =========================================== =========================================== ========== ============ ============ 
  1             0.440        PP_post_process/read_pointer_2_s1/Q   PP_post_process/read_pointer_0_s7/D     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        11.065      
  2             0.837        PP_post_process/read_pointer_2_s1/Q   PP_post_process/read_pointer_7_s4/D     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        10.668      
  3             0.899        initialize/PSRAM_com/counter_4_s1/Q   initialize/PSRAM_com/n425_s0/D          clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   11.905     0.000        10.605      
  4             0.930        process_1_s0/Q                        address_PP_11_s0/D                      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        10.575      
  5             0.955        process_1_s0/Q                        address_PP_20_s0/D                      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        10.550      
  6             1.018        i_2_s0/Q                              en_write_PP_s0/CE                       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        10.844      
  7             1.280        process_1_s0/Q                        bypass_s0/CE                            clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        10.582      
  8             1.305        process_1_s0/Q                        address_PP_18_s0/D                      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        10.199      
  9             1.428        process_1_s0/Q                        address_PP_21_s0/D                      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        10.077      
  10            0.728        initialize/PSRAM_com/counter_2_s1/Q   initialize/PSRAM_com/data_out_0_s1/CE   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   5.952      0.019        5.163       
  11            0.728        initialize/PSRAM_com/counter_2_s1/Q   initialize/PSRAM_com/data_out_1_s0/CE   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   5.952      0.019        5.163       
  12            1.471        initialize/PSRAM_com/counter_4_s1/Q   initialize/PSRAM_com/n428_s0/D          clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   11.905     0.000        10.033      
  13            1.489        initialize/PSRAM_com/counter_4_s1/Q   initialize/PSRAM_com/n426_s0/D          clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   11.905     0.000        10.015      
  14            0.782        initialize/PSRAM_com/counter_2_s1/Q   initialize/PSRAM_com/data_out_2_s0/CE   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   5.952      0.019        5.109       
  15            1.640        process_1_s0/Q                        address_PP_12_s0/D                      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.865       
  16            1.810        PP_post_process/read_pointer_2_s1/Q   PP_post_process/read_pointer_3_s1/CE    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        10.052      
  17            1.885        PP_post_process/read_pointer_2_s1/Q   PP_post_process/read_pointer_1_s1/CE    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.976       
  18            1.885        PP_post_process/read_pointer_2_s1/Q   PP_post_process/read_pointer_2_s1/CE    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.976       
  19            1.885        PP_post_process/read_pointer_2_s1/Q   PP_post_process/read_pointer_4_s1/CE    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.976       
  20            1.885        PP_post_process/read_pointer_2_s1/Q   PP_post_process/read_pointer_5_s1/CE    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.976       
  21            1.892        PP_post_process/read_pointer_2_s1/Q   PP_post_process/read_pointer_6_s1/CE    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.969       
  22            1.895        UART1/rxCounter_0_s1/Q                UART1/rxCounter_2_s1/D                  clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.609       
  23            1.927        UART1/rxCounter_0_s1/Q                UART1/rxCounter_9_s1/D                  clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.578       
  24            1.933        process_2_s0/Q                        led_rgb_2_s3/D                          clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.572       
  25            1.962        UART1/rxCounter_0_s1/Q                UART1/rxCounter_1_s1/D                  clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.542       

3.1.2 Hold Paths Table
<Report Command>:report_timing -hold -max_paths 25 -max_common_paths 1
  Path Number   Path Slack                     From Node                                           To Node                                         From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ =============================================== ====================================================== =========================================== =========================================== ========== ============ ============ 
  1             0.561        debuttonA/sync_button_debounced/resync_2_s0/Q   debuttonA/sync_button_debounced/button_once_s0/RESET   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.576       
  2             0.570        UART1/buffer[4]_2_s0/Q                          UART1/samples_after_2_s0/D                             clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  3             0.571        debuttonA/deb_button/shift_5_s0/Q               debuttonA/deb_button/shift_6_s0/D                      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.571       
  4             0.571        debuttonA/deb_button/shift_3_s0/Q               debuttonA/deb_button/shift_4_s0/D                      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.571       
  5             0.572        initialize/PSRAM_com/data_out_8_s0/Q            initialize/PSRAM_com/data_out_12_s0/D                  clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.572       
  6             0.573        initialize/PSRAM_com/data_out_7_s0/Q            initialize/PSRAM_com/data_out_11_s0/D                  clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.573       
  7             0.573        initialize/PSRAM_com/data_out_9_s0/Q            initialize/PSRAM_com/data_out_13_s0/D                  clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.573       
  8             0.577        UART1/dataIn_4_s0/Q                             UART1/dataIn_3_s0/D                                    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.577       
  9             0.578        UART1/dataIn_2_s0/Q                             UART1/dataIn_1_s0/D                                    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.578       
  10            0.582        debuttonA/deb_button/shift_0_s0/Q               debuttonA/deb_button/shift_1_s0/D                      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.582       
  11            0.708        PP_post_process/buffer_select_s2/Q              PP_post_process/buffer_select_s2/D                     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  12            0.708        UART1/txCounter_3_s2/Q                          UART1/txCounter_3_s2/D                                 clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  13            0.708        UART1/rxBitNumber_1_s1/Q                        UART1/rxBitNumber_1_s1/D                               clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  14            0.708        UART1/rxCounter_9_s1/Q                          UART1/rxCounter_9_s1/D                                 clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  15            0.708        UART1/rxCounter_11_s1/Q                         UART1/rxCounter_11_s1/D                                clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  16            0.708        initialize/command_5_s2/Q                       initialize/command_5_s2/D                              clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  17            0.708        n1719_s1/Q                                      n1719_s1/D                                             clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  18            0.708        led_rgb_0_s2/Q                                  led_rgb_0_s2/D                                         clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  19            0.708        adc_data_in_3_s0/Q                              adc_data_in_3_s0/D                                     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  20            0.708        buttons_pressed_1_s0/Q                          buttons_pressed_1_s0/D                                 clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  21            0.709        UART1/txBitNumber_2_s2/Q                        UART1/txBitNumber_2_s2/D                               clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.709       
  22            0.709        UART1/txCounter_2_s2/Q                          UART1/txCounter_2_s2/D                                 clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.709       
  23            0.709        adc_data_in_0_s0/Q                              adc_data_in_0_s0/D                                     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.709       
  24            0.709        adc_data_in_6_s0/Q                              adc_data_in_6_s0/D                                     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.709       
  25            0.709        buttons_pressed_0_s0/Q                          buttons_pressed_0_s0/D                                 clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.709       

3.1.3 Recovery Paths Table
<Report Command>:report_timing -recovery -max_paths 25 -max_common_paths 1
  Path Number   Path Slack    From Node                    To Node                                   From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ ============= ========================================== =========================================== =========================================== ========== ============ ============ 
  1             9.263        rst_PP_s0/Q   PP_post_process/buffer_select_s2/CLEAR     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.599       
  2             9.263        rst_PP_s0/Q   PP_post_process/read_pointer_7_s4/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.599       
  3             9.426        rst_PP_s0/Q   PP_post_process/read_pointer_3_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.436       
  4             9.426        rst_PP_s0/Q   PP_post_process/d_flag_write_s0/CLEAR      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.436       
  5             9.590        rst_PP_s0/Q   PP_post_process/read_pointer_6_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.272       
  6             9.903        rst_PP_s0/Q   PP_post_process/read_pointer_1_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        1.958       
  7             9.903        rst_PP_s0/Q   PP_post_process/read_pointer_2_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        1.958       
  8             9.903        rst_PP_s0/Q   PP_post_process/read_pointer_4_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        1.958       
  9             9.903        rst_PP_s0/Q   PP_post_process/read_pointer_5_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        1.958       
  10            9.915        rst_PP_s0/Q   PP_post_process/last_switch_s0/CLEAR       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        1.947       
  11            9.915        rst_PP_s0/Q   PP_post_process/stop_PP_s0/CLEAR           clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        1.947       
  12            10.068       rst_PP_s0/Q   PP_post_process/read_pointer_0_s7/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        1.794       
  13            10.068       rst_PP_s0/Q   PP_post_process/write_pointer_7_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        1.794       
  14            10.079       rst_PP_s0/Q   PP_post_process/write_pointer_0_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        1.783       
  15            10.079       rst_PP_s0/Q   PP_post_process/write_pointer_4_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        1.783       
  16            10.079       rst_PP_s0/Q   PP_post_process/read_cmp_s0/CLEAR          clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        1.782       
  17            10.079       rst_PP_s0/Q   PP_post_process/d_flag_read_s0/CLEAR       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        1.782       
  18            10.548       rst_PP_s0/Q   PP_post_process/write_pointer_1_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        1.314       
  19            10.548       rst_PP_s0/Q   PP_post_process/write_pointer_2_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        1.314       
  20            10.548       rst_PP_s0/Q   PP_post_process/write_pointer_3_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        1.314       
  21            10.548       rst_PP_s0/Q   PP_post_process/write_pointer_5_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        1.314       
  22            10.548       rst_PP_s0/Q   PP_post_process/write_pointer_6_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        1.314       

3.1.4 Removal Paths Table
<Report Command>:report_timing -removal -max_paths 25 -max_common_paths 1
  Path Number   Path Slack    From Node                    To Node                                   From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ ============= ========================================== =========================================== =========================================== ========== ============ ============ 
  1             0.905        rst_PP_s0/Q   PP_post_process/write_pointer_1_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.920       
  2             0.905        rst_PP_s0/Q   PP_post_process/write_pointer_2_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.920       
  3             0.905        rst_PP_s0/Q   PP_post_process/write_pointer_3_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.920       
  4             0.905        rst_PP_s0/Q   PP_post_process/write_pointer_5_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.920       
  5             0.905        rst_PP_s0/Q   PP_post_process/write_pointer_6_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.920       
  6             1.088        rst_PP_s0/Q   PP_post_process/write_pointer_0_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.103       
  7             1.088        rst_PP_s0/Q   PP_post_process/write_pointer_4_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.103       
  8             1.158        rst_PP_s0/Q   PP_post_process/read_pointer_6_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.173       
  9             1.164        rst_PP_s0/Q   PP_post_process/read_cmp_s0/CLEAR          clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.179       
  10            1.164        rst_PP_s0/Q   PP_post_process/d_flag_read_s0/CLEAR       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.179       
  11            1.165        rst_PP_s0/Q   PP_post_process/read_pointer_0_s7/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.180       
  12            1.165        rst_PP_s0/Q   PP_post_process/write_pointer_7_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.180       
  13            1.183        rst_PP_s0/Q   PP_post_process/last_switch_s0/CLEAR       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.198       
  14            1.183        rst_PP_s0/Q   PP_post_process/stop_PP_s0/CLEAR           clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.198       
  15            1.184        rst_PP_s0/Q   PP_post_process/read_pointer_1_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.199       
  16            1.184        rst_PP_s0/Q   PP_post_process/read_pointer_2_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.199       
  17            1.184        rst_PP_s0/Q   PP_post_process/read_pointer_4_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.199       
  18            1.184        rst_PP_s0/Q   PP_post_process/read_pointer_5_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.199       
  19            1.450        rst_PP_s0/Q   PP_post_process/read_pointer_3_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.465       
  20            1.450        rst_PP_s0/Q   PP_post_process/d_flag_write_s0/CLEAR      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.465       
  21            1.721        rst_PP_s0/Q   PP_post_process/buffer_select_s2/CLEAR     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.736       
  22            1.721        rst_PP_s0/Q   PP_post_process/read_pointer_7_s4/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.736       

3.2 Minimum Pulse Width Table
Report Command:report_min_pulse_width -nworst 10 -detail
  Number   Slack   Actual Width   Required Width        Type                         Clock                                  Objects                  
 ======== ======= ============== ================ ================= ======================================= ======================================== 
  1        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   d_com_start_s0                          
  2        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   d_flag_acq_s0                           
  3        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   n1722_s0                                
  4        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   n1730_s0                                
  5        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   read_6_s0                               
  6        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   address_acq_18_s0                       
  7        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   i_minus_i_pivot_reg_13_s0               
  8        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   initialize/step_2_s2                    
  9        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   initialize/PSRAM_com/address_aux_14_s0  
  10       4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   initialize/PSRAM_com/address_aux_15_s0  

3.3 Timing Report By Analysis Type
3.3.1 Setup Analysis Report
Report Command:report_timing -setup -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 0.440
Data Arrival Time : 13.691
Data Required Time: 14.132
From              : read_pointer_2_s1
To                : read_pointer_0_s7
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R10C5[0][B]   PP_post_process/read_pointer_2_s1/CLK  
  3.085    0.458   tC2Q   RF   7        R10C5[0][B]   PP_post_process/read_pointer_2_s1/Q    
  4.379    1.294   tNET   FF   1        R4C4[3][A]    PP_post_process/n521_s3/I2             
  5.440    1.061   tINS   FR   2        R4C4[3][A]    PP_post_process/n521_s3/F              
  5.861    0.421   tNET   RR   1        R4C5[3][A]    PP_post_process/n521_s1/I1             
  6.960    1.099   tINS   RF   3        R4C5[3][A]    PP_post_process/n521_s1/F              
  8.266    1.306   tNET   FF   1        R5C8[3][B]    PP_post_process/read_PP_0_s7/I1        
  9.298    1.032   tINS   FF   3        R5C8[3][B]    PP_post_process/read_PP_0_s7/F         
  11.082   1.784   tNET   FF   1        R8C5[2][A]    PP_post_process/read_pointer_7_s5/I2   
  11.904   0.822   tINS   FF   8        R8C5[2][A]    PP_post_process/read_pointer_7_s5/F    
  13.065   1.161   tNET   FF   1        R3C5[2][A]    PP_post_process/n221_s6/I0             
  13.691   0.626   tINS   FF   1        R3C5[2][A]    PP_post_process/n221_s6/F              
  13.691   0.000   tNET   FF   1        R3C5[2][A]    PP_post_process/read_pointer_0_s7/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R3C5[2][A]   PP_post_process/read_pointer_0_s7/CLK  
  14.132   -0.400   tSu         1        R3C5[2][A]   PP_post_process/read_pointer_0_s7      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 6
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.640 41.936%, 
                    route: 5.966 53.922%, 
                    tC2Q: 0.458 4.142%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path2						
Path Summary:
Slack             : 0.837
Data Arrival Time : 13.294
Data Required Time: 14.132
From              : read_pointer_2_s1
To                : read_pointer_7_s4
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R10C5[0][B]   PP_post_process/read_pointer_2_s1/CLK  
  3.085    0.458   tC2Q   RF   7        R10C5[0][B]   PP_post_process/read_pointer_2_s1/Q    
  4.379    1.294   tNET   FF   1        R4C4[3][A]    PP_post_process/n521_s3/I2             
  5.440    1.061   tINS   FR   2        R4C4[3][A]    PP_post_process/n521_s3/F              
  5.861    0.421   tNET   RR   1        R4C5[3][A]    PP_post_process/n521_s1/I1             
  6.960    1.099   tINS   RF   3        R4C5[3][A]    PP_post_process/n521_s1/F              
  8.266    1.306   tNET   FF   1        R5C8[3][B]    PP_post_process/read_PP_0_s7/I1        
  9.298    1.032   tINS   FF   3        R5C8[3][B]    PP_post_process/read_PP_0_s7/F         
  11.082   1.784   tNET   FF   1        R8C5[2][A]    PP_post_process/read_pointer_7_s5/I2   
  11.904   0.822   tINS   FF   8        R8C5[2][A]    PP_post_process/read_pointer_7_s5/F    
  12.262   0.358   tNET   FF   1        R8C5[0][B]    PP_post_process/n214_s5/I0             
  13.294   1.032   tINS   FF   1        R8C5[0][B]    PP_post_process/n214_s5/F              
  13.294   0.000   tNET   FF   1        R8C5[0][B]    PP_post_process/read_pointer_7_s4/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R8C5[0][B]   PP_post_process/read_pointer_7_s4/CLK  
  14.132   -0.400   tSu         1        R8C5[0][B]   PP_post_process/read_pointer_7_s4      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 6
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 5.046 47.302%, 
                    route: 5.163 48.402%, 
                    tC2Q: 0.458 4.296%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path3						
Path Summary:
Slack             : 0.899
Data Arrival Time : 19.203
Data Required Time: 20.103
From              : counter_4_s1
To                : n425_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======= ====== ==== ======== ============ ======================================= 
  5.952    5.952                                     active clock edge time                 
  5.952    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335    2.383   tCL    FF   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  8.598    0.262   tNET   FF   1        R8C3[0][A]   initialize/PSRAM_com/counter_4_s1/CLK  
  9.056    0.458   tC2Q   FF   8        R8C3[0][A]   initialize/PSRAM_com/counter_4_s1/Q    
  10.535   1.479   tNET   FF   1        R3C3[1][A]   initialize/PSRAM_com/n441_s2/I1        
  11.567   1.032   tINS   FF   15       R3C3[1][A]   initialize/PSRAM_com/n441_s2/F         
  12.409   0.842   tNET   FF   1        R5C2[1][B]   initialize/PSRAM_com/n508_s20/I0       
  13.508   1.099   tINS   FF   3        R5C2[1][B]   initialize/PSRAM_com/n508_s20/F        
  14.493   0.985   tNET   FF   1        R7C4[3][B]   initialize/PSRAM_com/n446_s18/I0       
  15.525   1.032   tINS   FF   2        R7C4[3][B]   initialize/PSRAM_com/n446_s18/F        
  16.335   0.810   tNET   FF   1        R8C3[3][B]   initialize/PSRAM_com/n446_s13/I2       
  17.367   1.032   tINS   FF   1        R8C3[3][B]   initialize/PSRAM_com/n446_s13/F        
  18.171   0.804   tNET   FF   1        R7C4[2][B]   initialize/PSRAM_com/n446_s10/I3       
  19.203   1.032   tINS   FF   1        R7C4[2][B]   initialize/PSRAM_com/n446_s10/F        
  19.203   0.000   tNET   FF   1        R7C4[2][B]   initialize/PSRAM_com/n425_s0/D         

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  17.857   17.857                                     active clock edge time                 
  17.857   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  20.240   2.383    tCL    FF   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  20.503   0.262    tNET   FF   1        R7C4[2][B]   initialize/PSRAM_com/n425_s0/CLK       
  20.103   -0.400   tSu         1        R7C4[2][B]   initialize/PSRAM_com/n425_s0           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 6
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 5.227 49.286%, 
                    route: 4.920 46.392%, 
                    tC2Q: 0.458 4.322%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path4						
Path Summary:
Slack             : 0.930
Data Arrival Time : 13.202
Data Required Time: 14.132
From              : process_1_s0
To                : address_PP_11_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R5C9[1][B]    process_1_s0/CLK                       
  3.085    0.458   tC2Q   RF   135      R5C9[1][B]    process_1_s0/Q                         
  5.582    2.497   tNET   FF   1        R10C9[3][A]   n1733_s10/I2                           
  6.614    1.032   tINS   FF   22       R10C9[3][A]   n1733_s10/F                            
  7.930    1.316   tNET   FF   1        R4C7[3][B]    n1409_s12/I0                           
  8.962    1.032   tINS   FF   23       R4C7[3][B]    n1409_s12/F                            
  10.623   1.661   tNET   FF   1        R8C9[1][B]    n1431_s10/I2                           
  11.684   1.061   tINS   FR   1        R8C9[1][B]    n1431_s10/F                            
  12.103   0.419   tNET   RR   1        R7C9[1][B]    n1431_s9/I2                            
  13.202   1.099   tINS   RF   1        R7C9[1][B]    n1431_s9/F                             
  13.202   0.000   tNET   FF   1        R7C9[1][B]    address_PP_11_s0/D                     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R7C9[1][B]   address_PP_11_s0/CLK                   
  14.132   -0.400   tSu         1        R7C9[1][B]   address_PP_11_s0                       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.224 39.944%, 
                    route: 5.892 55.722%, 
                    tC2Q: 0.458 4.334%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path5						
Path Summary:
Slack             : 0.955
Data Arrival Time : 13.176
Data Required Time: 14.132
From              : process_1_s0
To                : address_PP_20_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R5C9[1][B]    process_1_s0/CLK                       
  3.085    0.458   tC2Q   RF   135      R5C9[1][B]    process_1_s0/Q                         
  5.582    2.497   tNET   FF   1        R10C9[3][A]   n1733_s10/I2                           
  6.614    1.032   tINS   FF   22       R10C9[3][A]   n1733_s10/F                            
  7.930    1.316   tNET   FF   1        R4C7[3][B]    n1409_s12/I0                           
  8.962    1.032   tINS   FF   23       R4C7[3][B]    n1409_s12/F                            
  10.632   1.671   tNET   FF   1        R10C8[1][A]   n1413_s10/I3                           
  11.658   1.026   tINS   FR   1        R10C8[1][A]   n1413_s10/F                            
  12.077   0.419   tNET   RR   1        R10C9[2][A]   n1413_s9/I2                            
  13.176   1.099   tINS   RF   1        R10C9[2][A]   n1413_s9/F                             
  13.176   0.000   tNET   FF   1        R10C9[2][A]   address_PP_20_s0/D                     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R10C9[2][A]   address_PP_20_s0/CLK                   
  14.132   -0.400   tSu         1        R10C9[2][A]   address_PP_20_s0                       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.189 39.708%, 
                    route: 5.902 55.948%, 
                    tC2Q: 0.458 4.345%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path6						
Path Summary:
Slack             : 1.018
Data Arrival Time : 13.470
Data Required Time: 14.488
From              : i_2_s0
To                : en_write_PP_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R9C12[2][A]   i_2_s0/CLK                             
  3.085    0.458   tC2Q   RF   12       R9C12[2][A]   i_2_s0/Q                               
  5.058    1.973   tNET   FF   1        R3C9[2][B]    n839_s2/I1                             
  6.090    1.032   tINS   FF   12       R3C9[2][B]    n839_s2/F                              
  7.086    0.996   tNET   FF   1        R5C7[3][B]    n830_s2/I2                             
  8.118    1.032   tINS   FF   10       R5C7[3][B]    n830_s2/F                              
  9.447    1.329   tNET   FF   1        R2C8[0][B]    en_write_PP_s14/I0                     
  10.508   1.061   tINS   FR   1        R2C8[0][B]    en_write_PP_s14/F                      
  10.927   0.419   tNET   RR   1        R2C7[3][A]    en_write_PP_s6/I2                      
  11.959   1.032   tINS   RF   1        R2C7[3][A]    en_write_PP_s6/F                       
  11.965   0.005   tNET   FF   1        R2C7[3][B]    en_write_PP_s4/I1                      
  12.767   0.802   tINS   FR   1        R2C7[3][B]    en_write_PP_s4/F                       
  13.470   0.704   tNET   RR   1        R3C7[0][A]    en_write_PP_s0/CE                      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R3C7[0][A]   en_write_PP_s0/CLK                     
  14.488   -0.043   tSu         1        R3C7[0][A]   en_write_PP_s0                         

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 6
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.959 45.732%, 
                    route: 5.426 50.041%, 
                    tC2Q: 0.458 4.227%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path7						
Path Summary:
Slack             : 1.280
Data Arrival Time : 13.208
Data Required Time: 14.488
From              : process_1_s0
To                : bypass_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R5C9[1][B]    process_1_s0/CLK                       
  3.085    0.458   tC2Q   RF   135      R5C9[1][B]    process_1_s0/Q                         
  5.582    2.497   tNET   FF   1        R10C9[3][A]   n1733_s10/I2                           
  6.614    1.032   tINS   FF   22       R10C9[3][A]   n1733_s10/F                            
  7.930    1.316   tNET   FF   1        R4C7[3][B]    n1409_s12/I0                           
  8.962    1.032   tINS   FF   23       R4C7[3][B]    n1409_s12/F                            
  10.613   1.651   tNET   FF   1        R4C8[0][A]    bypass_s4/I0                           
  11.639   1.026   tINS   FR   1        R4C8[0][A]    bypass_s4/F                            
  13.208   1.569   tNET   RR   1        R4C8[0][A]    bypass_s0/CE                           

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R4C8[0][A]   bypass_s0/CLK                          
  14.488   -0.043   tSu         1        R4C8[0][A]   bypass_s0                              

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.090 29.202%, 
                    route: 7.033 66.467%, 
                    tC2Q: 0.458 4.331%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path8						
Path Summary:
Slack             : 1.305
Data Arrival Time : 12.826
Data Required Time: 14.132
From              : process_1_s0
To                : address_PP_18_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R5C9[1][B]    process_1_s0/CLK                       
  3.085    0.458   tC2Q   RF   135      R5C9[1][B]    process_1_s0/Q                         
  5.582    2.497   tNET   FF   1        R10C9[3][A]   n1733_s10/I2                           
  6.614    1.032   tINS   FF   22       R10C9[3][A]   n1733_s10/F                            
  7.930    1.316   tNET   FF   1        R4C7[3][B]    n1409_s12/I0                           
  8.962    1.032   tINS   FF   23       R4C7[3][B]    n1409_s12/F                            
  10.623   1.661   tNET   FF   1        R8C8[1][B]    n1417_s10/I3                           
  11.722   1.099   tINS   FF   1        R8C8[1][B]    n1417_s10/F                            
  11.727   0.005   tNET   FF   1        R8C8[2][B]    n1417_s9/I2                            
  12.826   1.099   tINS   FF   1        R8C8[2][B]    n1417_s9/F                             
  12.826   0.000   tNET   FF   1        R8C8[2][B]    address_PP_18_s0/D                     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R8C8[2][B]   address_PP_18_s0/CLK                   
  14.132   -0.400   tSu         1        R8C8[2][B]   address_PP_18_s0                       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.262 41.787%, 
                    route: 5.479 53.719%, 
                    tC2Q: 0.458 4.494%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path9						
Path Summary:
Slack             : 1.428
Data Arrival Time : 12.703
Data Required Time: 14.132
From              : process_1_s0
To                : address_PP_21_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R5C9[1][B]    process_1_s0/CLK                       
  3.085    0.458   tC2Q   RF   135      R5C9[1][B]    process_1_s0/Q                         
  5.582    2.497   tNET   FF   1        R10C9[3][A]   n1733_s10/I2                           
  6.614    1.032   tINS   FF   22       R10C9[3][A]   n1733_s10/F                            
  7.930    1.316   tNET   FF   1        R4C7[3][B]    n1409_s12/I0                           
  8.962    1.032   tINS   FF   23       R4C7[3][B]    n1409_s12/F                            
  10.632   1.671   tNET   FF   1        R10C8[1][B]   n1411_s10/I3                           
  11.658   1.026   tINS   FR   1        R10C8[1][B]   n1411_s10/F                            
  12.077   0.419   tNET   RR   1        R9C8[2][B]    n1411_s9/I2                            
  12.703   0.626   tINS   RF   1        R9C8[2][B]    n1411_s9/F                             
  12.703   0.000   tNET   FF   1        R9C8[2][B]    address_PP_21_s0/D                     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R9C8[2][B]   address_PP_21_s0/CLK                   
  14.132   -0.400   tSu         1        R9C8[2][B]   address_PP_21_s0                       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.716 36.878%, 
                    route: 5.902 58.574%, 
                    tC2Q: 0.458 4.549%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path10						
Path Summary:
Slack             : 0.728
Data Arrival Time : 13.761
Data Required Time: 14.488
From              : counter_2_s1
To                : data_out_0_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======= ====== ==== ======== ============ ======================================= 
  5.952    5.952                                     active clock edge time                 
  5.952    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335    2.383   tCL    FF   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  8.598    0.262   tNET   FF   1        R7C4[0][B]   initialize/PSRAM_com/counter_2_s1/CLK  
  9.056    0.458   tC2Q   FF   23       R7C4[0][B]   initialize/PSRAM_com/counter_2_s1/Q    
  10.223   1.166   tNET   FF   1        R3C3[3][A]   initialize/PSRAM_com/n658_s1/I0        
  11.322   1.099   tINS   FF   1        R3C3[3][A]   initialize/PSRAM_com/n658_s1/F         
  11.327   0.005   tNET   FF   1        R3C3[1][B]   initialize/PSRAM_com/n658_s0/I2        
  12.129   0.802   tINS   FR   16       R3C3[1][B]   initialize/PSRAM_com/n658_s0/F         
  13.761   1.632   tNET   RR   1        IOT16[A]     initialize/PSRAM_com/data_out_0_s1/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                       NODE                   
 ======== ======== ====== ==== ======== ========== ======================================== 
  11.905   11.905                                   active clock edge time                  
  11.905   0.000                                    clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   562      PLL_R      clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        IOT16[A]   initialize/PSRAM_com/data_out_0_s1/CLK  
  14.488   -0.043   tSu         1        IOT16[A]   initialize/PSRAM_com/data_out_0_s1      

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 5.952
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 1.901 36.821%, 
                    route: 2.803 54.302%, 
                    tC2Q: 0.458 8.878%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path11						
Path Summary:
Slack             : 0.728
Data Arrival Time : 13.761
Data Required Time: 14.488
From              : counter_2_s1
To                : data_out_1_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======= ====== ==== ======== ============ ======================================= 
  5.952    5.952                                     active clock edge time                 
  5.952    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335    2.383   tCL    FF   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  8.598    0.262   tNET   FF   1        R7C4[0][B]   initialize/PSRAM_com/counter_2_s1/CLK  
  9.056    0.458   tC2Q   FF   23       R7C4[0][B]   initialize/PSRAM_com/counter_2_s1/Q    
  10.223   1.166   tNET   FF   1        R3C3[3][A]   initialize/PSRAM_com/n658_s1/I0        
  11.322   1.099   tINS   FF   1        R3C3[3][A]   initialize/PSRAM_com/n658_s1/F         
  11.327   0.005   tNET   FF   1        R3C3[1][B]   initialize/PSRAM_com/n658_s0/I2        
  12.129   0.802   tINS   FR   16       R3C3[1][B]   initialize/PSRAM_com/n658_s0/F         
  13.761   1.632   tNET   RR   1        IOT16[B]     initialize/PSRAM_com/data_out_1_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                       NODE                   
 ======== ======== ====== ==== ======== ========== ======================================== 
  11.905   11.905                                   active clock edge time                  
  11.905   0.000                                    clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   562      PLL_R      clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        IOT16[B]   initialize/PSRAM_com/data_out_1_s0/CLK  
  14.488   -0.043   tSu         1        IOT16[B]   initialize/PSRAM_com/data_out_1_s0      

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 5.952
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 1.901 36.821%, 
                    route: 2.803 54.302%, 
                    tC2Q: 0.458 8.878%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path12						
Path Summary:
Slack             : 1.471
Data Arrival Time : 18.631
Data Required Time: 20.103
From              : counter_4_s1
To                : n428_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======= ====== ==== ======== ============ ======================================= 
  5.952    5.952                                     active clock edge time                 
  5.952    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335    2.383   tCL    FF   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  8.598    0.262   tNET   FF   1        R8C3[0][A]   initialize/PSRAM_com/counter_4_s1/CLK  
  9.056    0.458   tC2Q   FF   8        R8C3[0][A]   initialize/PSRAM_com/counter_4_s1/Q    
  10.535   1.479   tNET   FF   1        R3C3[1][A]   initialize/PSRAM_com/n441_s2/I1        
  11.567   1.032   tINS   FF   15       R3C3[1][A]   initialize/PSRAM_com/n441_s2/F         
  12.733   1.166   tNET   FF   1        R7C2[0][B]   initialize/PSRAM_com/n446_s14/I3       
  13.832   1.099   tINS   FF   4        R7C2[0][B]   initialize/PSRAM_com/n446_s14/F        
  14.973   1.141   tNET   FF   1        R5C2[2][B]   initialize/PSRAM_com/n541_s9/I0        
  16.005   1.032   tINS   FF   1        R5C2[2][B]   initialize/PSRAM_com/n541_s9/F         
  16.495   0.490   tNET   FF   1        R3C2[2][B]   initialize/PSRAM_com/n541_s2/I3        
  17.594   1.099   tINS   FF   1        R3C2[2][B]   initialize/PSRAM_com/n541_s2/F         
  17.599   0.005   tNET   FF   1        R3C2[1][A]   initialize/PSRAM_com/n541_s0/I1        
  18.631   1.032   tINS   FF   1        R3C2[1][A]   initialize/PSRAM_com/n541_s0/F         
  18.631   0.000   tNET   FF   1        R3C2[1][A]   initialize/PSRAM_com/n428_s0/D         

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  17.857   17.857                                     active clock edge time                 
  17.857   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  20.240   2.383    tCL    FF   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  20.503   0.262    tNET   FF   1        R3C2[1][A]   initialize/PSRAM_com/n428_s0/CLK       
  20.103   -0.400   tSu         1        R3C2[1][A]   initialize/PSRAM_com/n428_s0           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 6
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 5.294 52.764%, 
                    route: 4.281 42.667%, 
                    tC2Q: 0.458 4.568%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path13						
Path Summary:
Slack             : 1.489
Data Arrival Time : 18.613
Data Required Time: 20.103
From              : counter_4_s1
To                : n426_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======= ====== ==== ======== ============ ======================================= 
  5.952    5.952                                     active clock edge time                 
  5.952    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335    2.383   tCL    FF   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  8.598    0.262   tNET   FF   1        R8C3[0][A]   initialize/PSRAM_com/counter_4_s1/CLK  
  9.056    0.458   tC2Q   FF   8        R8C3[0][A]   initialize/PSRAM_com/counter_4_s1/Q    
  10.535   1.479   tNET   FF   1        R3C3[1][A]   initialize/PSRAM_com/n441_s2/I1        
  11.567   1.032   tINS   FF   15       R3C3[1][A]   initialize/PSRAM_com/n441_s2/F         
  12.733   1.166   tNET   FF   1        R7C2[1][B]   initialize/PSRAM_com/n541_s22/I0       
  13.832   1.099   tINS   FF   4        R7C2[1][B]   initialize/PSRAM_com/n541_s22/F        
  14.982   1.150   tNET   FF   1        R8C4[0][B]   initialize/PSRAM_com/n477_s15/I1       
  15.608   0.626   tINS   FF   1        R8C4[0][B]   initialize/PSRAM_com/n477_s15/F        
  16.747   1.139   tNET   FF   1        R7C3[0][A]   initialize/PSRAM_com/n477_s12/I3       
  17.372   0.625   tINS   FR   1        R7C3[0][A]   initialize/PSRAM_com/n477_s12/F        
  17.791   0.419   tNET   RR   1        R7C4[2][A]   initialize/PSRAM_com/n477_s10/I3       
  18.613   0.822   tINS   RF   1        R7C4[2][A]   initialize/PSRAM_com/n477_s10/F        
  18.613   0.000   tNET   FF   1        R7C4[2][A]   initialize/PSRAM_com/n426_s0/D         

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  17.857   17.857                                     active clock edge time                 
  17.857   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  20.240   2.383    tCL    FF   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  20.503   0.262    tNET   FF   1        R7C4[2][A]   initialize/PSRAM_com/n426_s0/CLK       
  20.103   -0.400   tSu         1        R7C4[2][A]   initialize/PSRAM_com/n426_s0           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 6
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 4.204 41.976%, 
                    route: 5.353 53.448%, 
                    tC2Q: 0.458 4.576%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path14						
Path Summary:
Slack             : 0.782
Data Arrival Time : 13.707
Data Required Time: 14.488
From              : counter_2_s1
To                : data_out_2_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======= ====== ==== ======== ============ ======================================= 
  5.952    5.952                                     active clock edge time                 
  5.952    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335    2.383   tCL    FF   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  8.598    0.262   tNET   FF   1        R7C4[0][B]   initialize/PSRAM_com/counter_2_s1/CLK  
  9.056    0.458   tC2Q   FF   23       R7C4[0][B]   initialize/PSRAM_com/counter_2_s1/Q    
  10.223   1.166   tNET   FF   1        R3C3[3][A]   initialize/PSRAM_com/n658_s1/I0        
  11.322   1.099   tINS   FF   1        R3C3[3][A]   initialize/PSRAM_com/n658_s1/F         
  11.327   0.005   tNET   FF   1        R3C3[1][B]   initialize/PSRAM_com/n658_s0/I2        
  12.129   0.802   tINS   FR   16       R3C3[1][B]   initialize/PSRAM_com/n658_s0/F         
  13.707   1.578   tNET   RR   1        IOT17[A]     initialize/PSRAM_com/data_out_2_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                       NODE                   
 ======== ======== ====== ==== ======== ========== ======================================== 
  11.905   11.905                                   active clock edge time                  
  11.905   0.000                                    clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   562      PLL_R      clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        IOT17[A]   initialize/PSRAM_com/data_out_2_s0/CLK  
  14.488   -0.043   tSu         1        IOT17[A]   initialize/PSRAM_com/data_out_2_s0      

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 5.952
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 1.901 37.210%, 
                    route: 2.750 53.819%, 
                    tC2Q: 0.458 8.971%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path15						
Path Summary:
Slack             : 1.640
Data Arrival Time : 12.492
Data Required Time: 14.132
From              : process_1_s0
To                : address_PP_12_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R5C9[1][B]    process_1_s0/CLK                       
  3.085    0.458   tC2Q   RF   135      R5C9[1][B]    process_1_s0/Q                         
  5.582    2.497   tNET   FF   1        R10C9[3][A]   n1733_s10/I2                           
  6.614    1.032   tINS   FF   22       R10C9[3][A]   n1733_s10/F                            
  7.930    1.316   tNET   FF   1        R4C7[3][B]    n1409_s12/I0                           
  8.962    1.032   tINS   FF   23       R4C7[3][B]    n1409_s12/F                            
  10.632   1.671   tNET   FF   1        R7C9[3][A]    n1429_s10/I3                           
  11.664   1.032   tINS   FF   1        R7C9[3][A]    n1429_s10/F                            
  11.670   0.005   tNET   FF   1        R7C9[1][A]    n1429_s9/I2                            
  12.492   0.822   tINS   FF   1        R7C9[1][A]    n1429_s9/F                             
  12.492   0.000   tNET   FF   1        R7C9[1][A]    address_PP_12_s0/D                     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R7C9[1][A]   address_PP_12_s0/CLK                   
  14.132   -0.400   tSu         1        R7C9[1][A]   address_PP_12_s0                       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.918 39.716%, 
                    route: 5.489 55.638%, 
                    tC2Q: 0.458 4.646%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path16						
Path Summary:
Slack             : 1.810
Data Arrival Time : 12.678
Data Required Time: 14.488
From              : read_pointer_2_s1
To                : read_pointer_3_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R10C5[0][B]   PP_post_process/read_pointer_2_s1/CLK  
  3.085    0.458   tC2Q   RF   7        R10C5[0][B]   PP_post_process/read_pointer_2_s1/Q    
  4.379    1.294   tNET   FF   1        R4C4[3][A]    PP_post_process/n521_s3/I2             
  5.440    1.061   tINS   FR   2        R4C4[3][A]    PP_post_process/n521_s3/F              
  5.861    0.421   tNET   RR   1        R4C5[3][A]    PP_post_process/n521_s1/I1             
  6.960    1.099   tINS   RF   3        R4C5[3][A]    PP_post_process/n521_s1/F              
  8.266    1.306   tNET   FF   1        R5C8[3][B]    PP_post_process/read_PP_0_s7/I1        
  9.298    1.032   tINS   FF   3        R5C8[3][B]    PP_post_process/read_PP_0_s7/F         
  11.082   1.784   tNET   FF   1        R8C5[2][A]    PP_post_process/read_pointer_7_s5/I2   
  11.884   0.802   tINS   FR   8        R8C5[2][A]    PP_post_process/read_pointer_7_s5/F    
  12.678   0.794   tNET   RR   1        R5C5[2][A]    PP_post_process/read_pointer_3_s1/CE   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R5C5[2][A]   PP_post_process/read_pointer_3_s1/CLK  
  14.488   -0.043   tSu         1        R5C5[2][A]   PP_post_process/read_pointer_3_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.994 39.735%, 
                    route: 5.599 55.705%, 
                    tC2Q: 0.458 4.560%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path17						
Path Summary:
Slack             : 1.885
Data Arrival Time : 12.603
Data Required Time: 14.488
From              : read_pointer_2_s1
To                : read_pointer_1_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R10C5[0][B]   PP_post_process/read_pointer_2_s1/CLK  
  3.085    0.458   tC2Q   RF   7        R10C5[0][B]   PP_post_process/read_pointer_2_s1/Q    
  4.379    1.294   tNET   FF   1        R4C4[3][A]    PP_post_process/n521_s3/I2             
  5.440    1.061   tINS   FR   2        R4C4[3][A]    PP_post_process/n521_s3/F              
  5.861    0.421   tNET   RR   1        R4C5[3][A]    PP_post_process/n521_s1/I1             
  6.960    1.099   tINS   RF   3        R4C5[3][A]    PP_post_process/n521_s1/F              
  8.266    1.306   tNET   FF   1        R5C8[3][B]    PP_post_process/read_PP_0_s7/I1        
  9.298    1.032   tINS   FF   3        R5C8[3][B]    PP_post_process/read_PP_0_s7/F         
  11.082   1.784   tNET   FF   1        R8C5[2][A]    PP_post_process/read_pointer_7_s5/I2   
  11.884   0.802   tINS   FR   8        R8C5[2][A]    PP_post_process/read_pointer_7_s5/F    
  12.603   0.719   tNET   RR   1        R10C5[0][A]   PP_post_process/read_pointer_1_s1/CE   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R10C5[0][A]   PP_post_process/read_pointer_1_s1/CLK  
  14.488   -0.043   tSu         1        R10C5[0][A]   PP_post_process/read_pointer_1_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.994 40.035%, 
                    route: 5.524 55.371%, 
                    tC2Q: 0.458 4.594%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path18						
Path Summary:
Slack             : 1.885
Data Arrival Time : 12.603
Data Required Time: 14.488
From              : read_pointer_2_s1
To                : read_pointer_2_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R10C5[0][B]   PP_post_process/read_pointer_2_s1/CLK  
  3.085    0.458   tC2Q   RF   7        R10C5[0][B]   PP_post_process/read_pointer_2_s1/Q    
  4.379    1.294   tNET   FF   1        R4C4[3][A]    PP_post_process/n521_s3/I2             
  5.440    1.061   tINS   FR   2        R4C4[3][A]    PP_post_process/n521_s3/F              
  5.861    0.421   tNET   RR   1        R4C5[3][A]    PP_post_process/n521_s1/I1             
  6.960    1.099   tINS   RF   3        R4C5[3][A]    PP_post_process/n521_s1/F              
  8.266    1.306   tNET   FF   1        R5C8[3][B]    PP_post_process/read_PP_0_s7/I1        
  9.298    1.032   tINS   FF   3        R5C8[3][B]    PP_post_process/read_PP_0_s7/F         
  11.082   1.784   tNET   FF   1        R8C5[2][A]    PP_post_process/read_pointer_7_s5/I2   
  11.884   0.802   tINS   FR   8        R8C5[2][A]    PP_post_process/read_pointer_7_s5/F    
  12.603   0.719   tNET   RR   1        R10C5[0][B]   PP_post_process/read_pointer_2_s1/CE   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R10C5[0][B]   PP_post_process/read_pointer_2_s1/CLK  
  14.488   -0.043   tSu         1        R10C5[0][B]   PP_post_process/read_pointer_2_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.994 40.035%, 
                    route: 5.524 55.371%, 
                    tC2Q: 0.458 4.594%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path19						
Path Summary:
Slack             : 1.885
Data Arrival Time : 12.603
Data Required Time: 14.488
From              : read_pointer_2_s1
To                : read_pointer_4_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R10C5[0][B]   PP_post_process/read_pointer_2_s1/CLK  
  3.085    0.458   tC2Q   RF   7        R10C5[0][B]   PP_post_process/read_pointer_2_s1/Q    
  4.379    1.294   tNET   FF   1        R4C4[3][A]    PP_post_process/n521_s3/I2             
  5.440    1.061   tINS   FR   2        R4C4[3][A]    PP_post_process/n521_s3/F              
  5.861    0.421   tNET   RR   1        R4C5[3][A]    PP_post_process/n521_s1/I1             
  6.960    1.099   tINS   RF   3        R4C5[3][A]    PP_post_process/n521_s1/F              
  8.266    1.306   tNET   FF   1        R5C8[3][B]    PP_post_process/read_PP_0_s7/I1        
  9.298    1.032   tINS   FF   3        R5C8[3][B]    PP_post_process/read_PP_0_s7/F         
  11.082   1.784   tNET   FF   1        R8C5[2][A]    PP_post_process/read_pointer_7_s5/I2   
  11.884   0.802   tINS   FR   8        R8C5[2][A]    PP_post_process/read_pointer_7_s5/F    
  12.603   0.719   tNET   RR   1        R10C5[1][A]   PP_post_process/read_pointer_4_s1/CE   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R10C5[1][A]   PP_post_process/read_pointer_4_s1/CLK  
  14.488   -0.043   tSu         1        R10C5[1][A]   PP_post_process/read_pointer_4_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.994 40.035%, 
                    route: 5.524 55.371%, 
                    tC2Q: 0.458 4.594%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path20						
Path Summary:
Slack             : 1.885
Data Arrival Time : 12.603
Data Required Time: 14.488
From              : read_pointer_2_s1
To                : read_pointer_5_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R10C5[0][B]   PP_post_process/read_pointer_2_s1/CLK  
  3.085    0.458   tC2Q   RF   7        R10C5[0][B]   PP_post_process/read_pointer_2_s1/Q    
  4.379    1.294   tNET   FF   1        R4C4[3][A]    PP_post_process/n521_s3/I2             
  5.440    1.061   tINS   FR   2        R4C4[3][A]    PP_post_process/n521_s3/F              
  5.861    0.421   tNET   RR   1        R4C5[3][A]    PP_post_process/n521_s1/I1             
  6.960    1.099   tINS   RF   3        R4C5[3][A]    PP_post_process/n521_s1/F              
  8.266    1.306   tNET   FF   1        R5C8[3][B]    PP_post_process/read_PP_0_s7/I1        
  9.298    1.032   tINS   FF   3        R5C8[3][B]    PP_post_process/read_PP_0_s7/F         
  11.082   1.784   tNET   FF   1        R8C5[2][A]    PP_post_process/read_pointer_7_s5/I2   
  11.884   0.802   tINS   FR   8        R8C5[2][A]    PP_post_process/read_pointer_7_s5/F    
  12.603   0.719   tNET   RR   1        R10C5[1][B]   PP_post_process/read_pointer_5_s1/CE   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R10C5[1][B]   PP_post_process/read_pointer_5_s1/CLK  
  14.488   -0.043   tSu         1        R10C5[1][B]   PP_post_process/read_pointer_5_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.994 40.035%, 
                    route: 5.524 55.371%, 
                    tC2Q: 0.458 4.594%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path21						
Path Summary:
Slack             : 1.892
Data Arrival Time : 12.596
Data Required Time: 14.488
From              : read_pointer_2_s1
To                : read_pointer_6_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R10C5[0][B]   PP_post_process/read_pointer_2_s1/CLK  
  3.085    0.458   tC2Q   RF   7        R10C5[0][B]   PP_post_process/read_pointer_2_s1/Q    
  4.379    1.294   tNET   FF   1        R4C4[3][A]    PP_post_process/n521_s3/I2             
  5.440    1.061   tINS   FR   2        R4C4[3][A]    PP_post_process/n521_s3/F              
  5.861    0.421   tNET   RR   1        R4C5[3][A]    PP_post_process/n521_s1/I1             
  6.960    1.099   tINS   RF   3        R4C5[3][A]    PP_post_process/n521_s1/F              
  8.266    1.306   tNET   FF   1        R5C8[3][B]    PP_post_process/read_PP_0_s7/I1        
  9.298    1.032   tINS   FF   3        R5C8[3][B]    PP_post_process/read_PP_0_s7/F         
  11.082   1.784   tNET   FF   1        R8C5[2][A]    PP_post_process/read_pointer_7_s5/I2   
  11.884   0.802   tINS   FR   8        R8C5[2][A]    PP_post_process/read_pointer_7_s5/F    
  12.596   0.712   tNET   RR   1        R8C4[0][A]    PP_post_process/read_pointer_6_s1/CE   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R8C4[0][A]   PP_post_process/read_pointer_6_s1/CLK  
  14.488   -0.043   tSu         1        R8C4[0][A]   PP_post_process/read_pointer_6_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.994 40.064%, 
                    route: 5.517 55.338%, 
                    tC2Q: 0.458 4.598%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path22						
Path Summary:
Slack             : 1.895
Data Arrival Time : 12.236
Data Required Time: 14.132
From              : rxCounter_0_s1
To                : rxCounter_2_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R3C18[2][A]   UART1/rxCounter_0_s1/CLK               
  3.085    0.458   tC2Q   RF   9        R3C18[2][A]   UART1/rxCounter_0_s1/Q                 
  4.075    0.990   tNET   FF   1        R3C19[3][B]   UART1/n191_s13/I0                      
  5.107    1.032   tINS   FF   4        R3C19[3][B]   UART1/n191_s13/F                       
  5.932    0.826   tNET   FF   1        R2C18[2][B]   UART1/n189_s13/I2                      
  6.958    1.026   tINS   FR   2        R2C18[2][B]   UART1/n189_s13/F                       
  7.379    0.421   tNET   RR   1        R2C19[3][A]   UART1/n182_s16/I0                      
  8.478    1.099   tINS   RF   4        R2C19[3][A]   UART1/n182_s16/F                       
  9.458    0.980   tNET   FF   1        R5C19[0][A]   UART1/n186_s13/I0                      
  10.280   0.822   tINS   FF   9        R5C19[0][A]   UART1/n186_s13/F                       
  11.137   0.857   tNET   FF   1        R3C19[1][A]   UART1/n193_s12/I1                      
  12.236   1.099   tINS   FF   1        R3C19[1][A]   UART1/n193_s12/F                       
  12.236   0.000   tNET   FF   1        R3C19[1][A]   UART1/rxCounter_2_s1/D                 

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R3C19[1][A]   UART1/rxCounter_2_s1/CLK               
  14.132   -0.400   tSu         1        R3C19[1][A]   UART1/rxCounter_2_s1                   

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 6
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 5.078 52.844%, 
                    route: 4.073 42.387%, 
                    tC2Q: 0.458 4.770%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path23						
Path Summary:
Slack             : 1.927
Data Arrival Time : 12.205
Data Required Time: 14.132
From              : rxCounter_0_s1
To                : rxCounter_9_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R3C18[2][A]   UART1/rxCounter_0_s1/CLK               
  3.085    0.458   tC2Q   RF   9        R3C18[2][A]   UART1/rxCounter_0_s1/Q                 
  4.075    0.990   tNET   FF   1        R3C19[3][B]   UART1/n191_s13/I0                      
  5.107    1.032   tINS   FF   4        R3C19[3][B]   UART1/n191_s13/F                       
  5.932    0.826   tNET   FF   1        R2C18[2][B]   UART1/n189_s13/I2                      
  6.958    1.026   tINS   FR   2        R2C18[2][B]   UART1/n189_s13/F                       
  7.379    0.421   tNET   RR   1        R2C19[3][A]   UART1/n182_s16/I0                      
  8.478    1.099   tINS   RF   4        R2C19[3][A]   UART1/n182_s16/F                       
  9.458    0.980   tNET   FF   1        R5C19[0][A]   UART1/n186_s13/I0                      
  10.280   0.822   tINS   FF   9        R5C19[0][A]   UART1/n186_s13/F                       
  11.106   0.825   tNET   FF   1        R3C18[1][A]   UART1/n186_s12/I1                      
  12.205   1.099   tINS   FF   1        R3C18[1][A]   UART1/n186_s12/F                       
  12.205   0.000   tNET   FF   1        R3C18[1][A]   UART1/rxCounter_9_s1/D                 

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R3C18[1][A]   UART1/rxCounter_9_s1/CLK               
  14.132   -0.400   tSu         1        R3C18[1][A]   UART1/rxCounter_9_s1                   

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 6
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 5.078 53.018%, 
                    route: 4.042 42.197%, 
                    tC2Q: 0.458 4.785%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path24						
Path Summary:
Slack             : 1.933
Data Arrival Time : 12.199
Data Required Time: 14.132
From              : process_2_s0
To                : led_rgb_2_s3
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======= ====== ==== ======== ============== ======================================= 
  0.000    0.000                                       active clock edge time                 
  0.000    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   562      PLL_R          clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R5C9[1][A]     process_2_s0/CLK                       
  3.085    0.458   tC2Q   RF   109      R5C9[1][A]     process_2_s0/Q                         
  5.404    2.318   tNET   FF   1        R10C10[3][B]   quad_start_s3/I1                       
  6.436    1.032   tINS   FF   28       R10C10[3][B]   quad_start_s3/F                        
  7.752    1.316   tNET   FF   1        R5C9[3][A]     n1106_s21/I0                           
  8.778    1.026   tINS   FR   2        R5C9[3][A]     n1106_s21/F                            
  9.199    0.421   tNET   RR   1        R4C9[0][B]     n1470_s9/I1                            
  10.231   1.032   tINS   RF   3        R4C9[0][B]     n1470_s9/F                             
  11.377   1.146   tNET   FF   1        R3C10[0][B]    n1141_s11/I2                           
  12.199   0.822   tINS   FF   1        R3C10[0][B]    n1141_s11/F                            
  12.199   0.000   tNET   FF   1        R3C10[0][B]    led_rgb_2_s3/D                         

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R3C10[0][B]   led_rgb_2_s3/CLK                       
  14.132   -0.400   tSu         1        R3C10[0][B]   led_rgb_2_s3                           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.912 40.870%, 
                    route: 5.202 54.342%, 
                    tC2Q: 0.458 4.788%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path25						
Path Summary:
Slack             : 1.962
Data Arrival Time : 12.169
Data Required Time: 14.132
From              : rxCounter_0_s1
To                : rxCounter_1_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R3C18[2][A]   UART1/rxCounter_0_s1/CLK               
  3.085    0.458   tC2Q   RF   9        R3C18[2][A]   UART1/rxCounter_0_s1/Q                 
  4.075    0.990   tNET   FF   1        R3C19[3][B]   UART1/n191_s13/I0                      
  5.107    1.032   tINS   FF   4        R3C19[3][B]   UART1/n191_s13/F                       
  5.932    0.826   tNET   FF   1        R2C18[2][B]   UART1/n189_s13/I2                      
  6.958    1.026   tINS   FR   2        R2C18[2][B]   UART1/n189_s13/F                       
  7.379    0.421   tNET   RR   1        R2C19[3][A]   UART1/n182_s16/I0                      
  8.478    1.099   tINS   RF   4        R2C19[3][A]   UART1/n182_s16/F                       
  9.458    0.980   tNET   FF   1        R5C19[0][A]   UART1/n186_s13/I0                      
  10.280   0.822   tINS   FF   9        R5C19[0][A]   UART1/n186_s13/F                       
  11.137   0.857   tNET   FF   1        R3C19[0][A]   UART1/n194_s12/I1                      
  12.169   1.032   tINS   FF   1        R3C19[0][A]   UART1/n194_s12/F                       
  12.169   0.000   tNET   FF   1        R3C19[0][A]   UART1/rxCounter_1_s1/D                 

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R3C19[0][A]   UART1/rxCounter_1_s1/CLK               
  14.132   -0.400   tSu         1        R3C19[0][A]   UART1/rxCounter_1_s1                   

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 6
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 5.011 52.513%, 
                    route: 4.073 42.684%, 
                    tC2Q: 0.458 4.803%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

3.3.2 Hold Analysis Report
Report Command:report_timing -hold -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 0.561
Data Arrival Time : 3.143
Data Required Time: 2.582
From              : resync_2_s0
To                : button_once_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                               NODE                          
 ======= ======= ====== ==== ======== ============ ====================================================== 
  0.000   0.000                                     active clock edge time                                
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk                 
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                                 
  2.567   0.185   tNET   RR   1        R2C9[2][A]   debuttonA/sync_button_debounced/resync_2_s0/CLK       
  2.901   0.333   tC2Q   RR   2        R2C9[2][A]   debuttonA/sync_button_debounced/resync_2_s0/Q         
  3.143   0.243   tNET   RR   1        R2C9[1][A]   debuttonA/sync_button_debounced/button_once_s0/RESET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                              NODE                         
 ======= ======= ====== ==== ======== ============ ==================================================== 
  0.000   0.000                                     active clock edge time                              
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk               
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                               
  2.567   0.185   tNET   RR   1        R2C9[1][A]   debuttonA/sync_button_debounced/button_once_s0/CLK  
  2.582   0.015   tHld        1        R2C9[1][A]   debuttonA/sync_button_debounced/button_once_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.243 42.123%, 
                    tC2Q: 0.333 57.877%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path2						
Path Summary:
Slack             : 0.570
Data Arrival Time : 3.137
Data Required Time: 2.567
From              : buffer[4]_2_s0
To                : samples_after_2_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R8C15[1][A]   UART1/buffer[4]_2_s0/CLK               
  2.901   0.333   tC2Q   RR   1        R8C15[1][A]   UART1/buffer[4]_2_s0/Q                 
  3.137   0.236   tNET   RR   1        R8C15[2][B]   UART1/samples_after_2_s0/D             

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R8C15[2][B]   UART1/samples_after_2_s0/CLK           
  2.567   0.000   tHld        1        R8C15[2][B]   UART1/samples_after_2_s0               

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path3						
Path Summary:
Slack             : 0.571
Data Arrival Time : 3.138
Data Required Time: 2.567
From              : shift_5_s0
To                : shift_6_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C11[0][A]   debuttonA/deb_button/shift_5_s0/CLK    
  2.901   0.333   tC2Q   RR   3        R2C11[0][A]   debuttonA/deb_button/shift_5_s0/Q      
  3.138   0.238   tNET   RR   1        R2C11[1][B]   debuttonA/deb_button/shift_6_s0/D      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C11[1][B]   debuttonA/deb_button/shift_6_s0/CLK    
  2.567   0.000   tHld        1        R2C11[1][B]   debuttonA/deb_button/shift_6_s0        

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.613%, 
                    tC2Q: 0.333 58.387%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path4						
Path Summary:
Slack             : 0.571
Data Arrival Time : 3.138
Data Required Time: 2.567
From              : shift_3_s0
To                : shift_4_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C10[1][A]   debuttonA/deb_button/shift_3_s0/CLK    
  2.901   0.333   tC2Q   RR   3        R2C10[1][A]   debuttonA/deb_button/shift_3_s0/Q      
  3.138   0.238   tNET   RR   1        R2C10[0][A]   debuttonA/deb_button/shift_4_s0/D      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C10[0][A]   debuttonA/deb_button/shift_4_s0/CLK    
  2.567   0.000   tHld        1        R2C10[0][A]   debuttonA/deb_button/shift_4_s0        

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.613%, 
                    tC2Q: 0.333 58.387%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path5						
Path Summary:
Slack             : 0.572
Data Arrival Time : 3.140
Data Required Time: 2.567
From              : data_out_8_s0
To                : data_out_12_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R3C6[1][B]   initialize/PSRAM_com/data_out_8_s0/CLK  
  2.901   0.333   tC2Q   RR   4        R3C6[1][B]   initialize/PSRAM_com/data_out_8_s0/Q    
  3.140   0.239   tNET   RR   1        R3C6[0][A]   initialize/PSRAM_com/data_out_12_s0/D   

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R3C6[0][A]   initialize/PSRAM_com/data_out_12_s0/CLK  
  2.567   0.000   tHld        1        R3C6[0][A]   initialize/PSRAM_com/data_out_12_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.239 41.734%, 
                    tC2Q: 0.333 58.266%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path6						
Path Summary:
Slack             : 0.573
Data Arrival Time : 3.141
Data Required Time: 2.567
From              : data_out_7_s0
To                : data_out_11_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R4C7[1][B]   initialize/PSRAM_com/data_out_7_s0/CLK  
  2.901   0.333   tC2Q   RR   4        R4C7[1][B]   initialize/PSRAM_com/data_out_7_s0/Q    
  3.141   0.240   tNET   RR   1        R4C7[1][A]   initialize/PSRAM_com/data_out_11_s0/D   

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R4C7[1][A]   initialize/PSRAM_com/data_out_11_s0/CLK  
  2.567   0.000   tHld        1        R4C7[1][A]   initialize/PSRAM_com/data_out_11_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.240 41.854%, 
                    tC2Q: 0.333 58.146%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path7						
Path Summary:
Slack             : 0.573
Data Arrival Time : 3.141
Data Required Time: 2.567
From              : data_out_9_s0
To                : data_out_13_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R3C2[0][A]   initialize/PSRAM_com/data_out_9_s0/CLK  
  2.901   0.333   tC2Q   RR   4        R3C2[0][A]   initialize/PSRAM_com/data_out_9_s0/Q    
  3.141   0.240   tNET   RR   1        R3C2[0][B]   initialize/PSRAM_com/data_out_13_s0/D   

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R3C2[0][B]   initialize/PSRAM_com/data_out_13_s0/CLK  
  2.567   0.000   tHld        1        R3C2[0][B]   initialize/PSRAM_com/data_out_13_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.240 41.854%, 
                    tC2Q: 0.333 58.146%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path8						
Path Summary:
Slack             : 0.577
Data Arrival Time : 3.144
Data Required Time: 2.567
From              : dataIn_4_s0
To                : dataIn_3_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C19[2][B]   UART1/dataIn_4_s0/CLK                  
  2.901   0.333   tC2Q   RR   10       R7C19[2][B]   UART1/dataIn_4_s0/Q                    
  3.144   0.243   tNET   RR   1        R7C19[2][A]   UART1/dataIn_3_s0/D                    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C19[2][A]   UART1/dataIn_3_s0/CLK                  
  2.567   0.000   tHld        1        R7C19[2][A]   UART1/dataIn_3_s0                      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.243 42.211%, 
                    tC2Q: 0.333 57.789%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path9						
Path Summary:
Slack             : 0.578
Data Arrival Time : 3.145
Data Required Time: 2.567
From              : dataIn_2_s0
To                : dataIn_1_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C19[1][B]   UART1/dataIn_2_s0/CLK                  
  2.901   0.333   tC2Q   RR   10       R4C19[1][B]   UART1/dataIn_2_s0/Q                    
  3.145   0.245   tNET   RR   1        R4C19[1][A]   UART1/dataIn_1_s0/D                    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C19[1][A]   UART1/dataIn_1_s0/CLK                  
  2.567   0.000   tHld        1        R4C19[1][A]   UART1/dataIn_1_s0                      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.245 42.329%, 
                    tC2Q: 0.333 57.671%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path10						
Path Summary:
Slack             : 0.582
Data Arrival Time : 3.150
Data Required Time: 2.567
From              : shift_0_s0
To                : shift_1_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C10[2][A]   debuttonA/deb_button/shift_0_s0/CLK    
  2.901   0.333   tC2Q   RR   3        R2C10[2][A]   debuttonA/deb_button/shift_0_s0/Q      
  3.150   0.249   tNET   RR   1        R2C10[2][B]   debuttonA/deb_button/shift_1_s0/D      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C10[2][B]   debuttonA/deb_button/shift_1_s0/CLK    
  2.567   0.000   tHld        1        R2C10[2][B]   debuttonA/deb_button/shift_1_s0        

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.249 42.741%, 
                    tC2Q: 0.333 57.259%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path11						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : buffer_select_s2
To                : buffer_select_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R8C5[0][A]   PP_post_process/buffer_select_s2/CLK   
  2.901   0.333   tC2Q   RR   4        R8C5[0][A]   PP_post_process/buffer_select_s2/Q     
  2.903   0.002   tNET   RR   1        R8C5[0][A]   PP_post_process/n259_s9/I3             
  3.275   0.372   tINS   RF   1        R8C5[0][A]   PP_post_process/n259_s9/F              
  3.275   0.000   tNET   FF   1        R8C5[0][A]   PP_post_process/buffer_select_s2/D     

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R8C5[0][A]   PP_post_process/buffer_select_s2/CLK   
  2.567   0.000   tHld        1        R8C5[0][A]   PP_post_process/buffer_select_s2       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path12						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : txCounter_3_s2
To                : txCounter_3_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C18[0][A]   UART1/txCounter_3_s2/CLK               
  2.901   0.333   tC2Q   RR   3        R2C18[0][A]   UART1/txCounter_3_s2/Q                 
  2.903   0.002   tNET   RR   1        R2C18[0][A]   UART1/n964_s18/I2                      
  3.275   0.372   tINS   RF   1        R2C18[0][A]   UART1/n964_s18/F                       
  3.275   0.000   tNET   FF   1        R2C18[0][A]   UART1/txCounter_3_s2/D                 

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C18[0][A]   UART1/txCounter_3_s2/CLK               
  2.567   0.000   tHld        1        R2C18[0][A]   UART1/txCounter_3_s2                   

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path13						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : rxBitNumber_1_s1
To                : rxBitNumber_1_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R5C19[1][A]   UART1/rxBitNumber_1_s1/CLK             
  2.901   0.333   tC2Q   RR   3        R5C19[1][A]   UART1/rxBitNumber_1_s1/Q               
  2.903   0.002   tNET   RR   1        R5C19[1][A]   UART1/n199_s12/I1                      
  3.275   0.372   tINS   RF   1        R5C19[1][A]   UART1/n199_s12/F                       
  3.275   0.000   tNET   FF   1        R5C19[1][A]   UART1/rxBitNumber_1_s1/D               

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R5C19[1][A]   UART1/rxBitNumber_1_s1/CLK             
  2.567   0.000   tHld        1        R5C19[1][A]   UART1/rxBitNumber_1_s1                 

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path14						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : rxCounter_9_s1
To                : rxCounter_9_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C18[1][A]   UART1/rxCounter_9_s1/CLK               
  2.901   0.333   tC2Q   RR   4        R3C18[1][A]   UART1/rxCounter_9_s1/Q                 
  2.903   0.002   tNET   RR   1        R3C18[1][A]   UART1/n186_s12/I3                      
  3.275   0.372   tINS   RF   1        R3C18[1][A]   UART1/n186_s12/F                       
  3.275   0.000   tNET   FF   1        R3C18[1][A]   UART1/rxCounter_9_s1/D                 

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C18[1][A]   UART1/rxCounter_9_s1/CLK               
  2.567   0.000   tHld        1        R3C18[1][A]   UART1/rxCounter_9_s1                   

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path15						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : rxCounter_11_s1
To                : rxCounter_11_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C19[0][A]   UART1/rxCounter_11_s1/CLK              
  2.901   0.333   tC2Q   RR   4        R2C19[0][A]   UART1/rxCounter_11_s1/Q                
  2.903   0.002   tNET   RR   1        R2C19[0][A]   UART1/n184_s12/I3                      
  3.275   0.372   tINS   RF   1        R2C19[0][A]   UART1/n184_s12/F                       
  3.275   0.000   tNET   FF   1        R2C19[0][A]   UART1/rxCounter_11_s1/D                

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C19[0][A]   UART1/rxCounter_11_s1/CLK              
  2.567   0.000   tHld        1        R2C19[0][A]   UART1/rxCounter_11_s1                  

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path16						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : command_5_s2
To                : command_5_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R9C2[1][A]   initialize/command_5_s2/CLK            
  2.901   0.333   tC2Q   RR   2        R9C2[1][A]   initialize/command_5_s2/Q              
  2.903   0.002   tNET   RR   1        R9C2[1][A]   initialize/n132_s4/I2                  
  3.275   0.372   tINS   RF   1        R9C2[1][A]   initialize/n132_s4/F                   
  3.275   0.000   tNET   FF   1        R9C2[1][A]   initialize/command_5_s2/D              

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R9C2[1][A]   initialize/command_5_s2/CLK            
  2.567   0.000   tHld        1        R9C2[1][A]   initialize/command_5_s2                

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path17						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : n1719_s1
To                : n1719_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R10C4[1][A]   n1719_s1/CLK                           
  2.901   0.333   tC2Q   RR   2        R10C4[1][A]   n1719_s1/Q                             
  2.903   0.002   tNET   RR   1        R10C4[1][A]   n206_s7/I3                             
  3.275   0.372   tINS   RF   1        R10C4[1][A]   n206_s7/F                              
  3.275   0.000   tNET   FF   1        R10C4[1][A]   n1719_s1/D                             

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R10C4[1][A]   n1719_s1/CLK                           
  2.567   0.000   tHld        1        R10C4[1][A]   n1719_s1                               

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path18						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : led_rgb_0_s2
To                : led_rgb_0_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C10[0][A]   led_rgb_0_s2/CLK                       
  2.901   0.333   tC2Q   RR   2        R3C10[0][A]   led_rgb_0_s2/Q                         
  2.903   0.002   tNET   RR   1        R3C10[0][A]   n1145_s11/I1                           
  3.275   0.372   tINS   RF   1        R3C10[0][A]   n1145_s11/F                            
  3.275   0.000   tNET   FF   1        R3C10[0][A]   led_rgb_0_s2/D                         

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C10[0][A]   led_rgb_0_s2/CLK                       
  2.567   0.000   tHld        1        R3C10[0][A]   led_rgb_0_s2                           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path19						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : adc_data_in_3_s0
To                : adc_data_in_3_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C11[1][A]   adc_data_in_3_s0/CLK                   
  2.901   0.333   tC2Q   RR   3        R4C11[1][A]   adc_data_in_3_s0/Q                     
  2.903   0.002   tNET   RR   1        R4C11[1][A]   n796_s1/I2                             
  3.275   0.372   tINS   RF   1        R4C11[1][A]   n796_s1/F                              
  3.275   0.000   tNET   FF   1        R4C11[1][A]   adc_data_in_3_s0/D                     

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C11[1][A]   adc_data_in_3_s0/CLK                   
  2.567   0.000   tHld        1        R4C11[1][A]   adc_data_in_3_s0                       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path20						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : buttons_pressed_1_s0
To                : buttons_pressed_1_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R8C8[0][A]   buttons_pressed_1_s0/CLK               
  2.901   0.333   tC2Q   RR   2        R8C8[0][A]   buttons_pressed_1_s0/Q                 
  2.903   0.002   tNET   RR   1        R8C8[0][A]   n339_s1/I1                             
  3.275   0.372   tINS   RF   1        R8C8[0][A]   n339_s1/F                              
  3.275   0.000   tNET   FF   1        R8C8[0][A]   buttons_pressed_1_s0/D                 

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R8C8[0][A]   buttons_pressed_1_s0/CLK               
  2.567   0.000   tHld        1        R8C8[0][A]   buttons_pressed_1_s0                   

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path21						
Path Summary:
Slack             : 0.709
Data Arrival Time : 3.276
Data Required Time: 2.567
From              : txBitNumber_2_s2
To                : txBitNumber_2_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C17[1][A]   UART1/txBitNumber_2_s2/CLK             
  2.901   0.333   tC2Q   RR   3        R3C17[1][A]   UART1/txBitNumber_2_s2/Q               
  2.904   0.004   tNET   RR   1        R3C17[1][A]   UART1/n982_s12/I2                      
  3.276   0.372   tINS   RF   1        R3C17[1][A]   UART1/n982_s12/F                       
  3.276   0.000   tNET   FF   1        R3C17[1][A]   UART1/txBitNumber_2_s2/D               

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C17[1][A]   UART1/txBitNumber_2_s2/CLK             
  2.567   0.000   tHld        1        R3C17[1][A]   UART1/txBitNumber_2_s2                 

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path22						
Path Summary:
Slack             : 0.709
Data Arrival Time : 3.276
Data Required Time: 2.567
From              : txCounter_2_s2
To                : txCounter_2_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C18[1][A]   UART1/txCounter_2_s2/CLK               
  2.901   0.333   tC2Q   RR   4        R2C18[1][A]   UART1/txCounter_2_s2/Q                 
  2.904   0.004   tNET   RR   1        R2C18[1][A]   UART1/n965_s19/I1                      
  3.276   0.372   tINS   RF   1        R2C18[1][A]   UART1/n965_s19/F                       
  3.276   0.000   tNET   FF   1        R2C18[1][A]   UART1/txCounter_2_s2/D                 

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C18[1][A]   UART1/txCounter_2_s2/CLK               
  2.567   0.000   tHld        1        R2C18[1][A]   UART1/txCounter_2_s2                   

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path23						
Path Summary:
Slack             : 0.709
Data Arrival Time : 3.276
Data Required Time: 2.567
From              : adc_data_in_0_s0
To                : adc_data_in_0_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R9C11[0][A]   adc_data_in_0_s0/CLK                   
  2.901   0.333   tC2Q   RR   6        R9C11[0][A]   adc_data_in_0_s0/Q                     
  2.904   0.004   tNET   RR   1        R9C11[0][A]   n1307_s6/I1                            
  3.276   0.372   tINS   RF   1        R9C11[0][A]   n1307_s6/F                             
  3.276   0.000   tNET   FF   1        R9C11[0][A]   adc_data_in_0_s0/D                     

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R9C11[0][A]   adc_data_in_0_s0/CLK                   
  2.567   0.000   tHld        1        R9C11[0][A]   adc_data_in_0_s0                       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path24						
Path Summary:
Slack             : 0.709
Data Arrival Time : 3.276
Data Required Time: 2.567
From              : adc_data_in_6_s0
To                : adc_data_in_6_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C11[0][A]   adc_data_in_6_s0/CLK                   
  2.901   0.333   tC2Q   RR   3        R3C11[0][A]   adc_data_in_6_s0/Q                     
  2.904   0.004   tNET   RR   1        R3C11[0][A]   n793_s1/I2                             
  3.276   0.372   tINS   RF   1        R3C11[0][A]   n793_s1/F                              
  3.276   0.000   tNET   FF   1        R3C11[0][A]   adc_data_in_6_s0/D                     

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C11[0][A]   adc_data_in_6_s0/CLK                   
  2.567   0.000   tHld        1        R3C11[0][A]   adc_data_in_6_s0                       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path25						
Path Summary:
Slack             : 0.709
Data Arrival Time : 3.276
Data Required Time: 2.567
From              : buttons_pressed_0_s0
To                : buttons_pressed_0_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R8C8[1][A]   buttons_pressed_0_s0/CLK               
  2.901   0.333   tC2Q   RR   3        R8C8[1][A]   buttons_pressed_0_s0/Q                 
  2.904   0.004   tNET   RR   1        R8C8[1][A]   n340_s3/I0                             
  3.276   0.372   tINS   RF   1        R8C8[1][A]   n340_s3/F                              
  3.276   0.000   tNET   FF   1        R8C8[1][A]   buttons_pressed_0_s0/D                 

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R8C8[1][A]   buttons_pressed_0_s0/CLK               
  2.567   0.000   tHld        1        R8C8[1][A]   buttons_pressed_0_s0                   

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

3.3.3 Recovery Analysis Report
Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 9.263
Data Arrival Time : 5.225
Data Required Time: 14.488
From              : rst_PP_s0
To                : buffer_select_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.627   0.244   tNET   RR   1        R2C8[2][A]   rst_PP_s0/CLK                           
  3.085   0.458   tC2Q   RF   33       R2C8[2][A]   rst_PP_s0/Q                             
  5.225   2.140   tNET   FF   1        R8C5[0][A]   PP_post_process/buffer_select_s2/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R8C5[0][A]   PP_post_process/buffer_select_s2/CLK   
  14.488   -0.043   tSu         1        R8C5[0][A]   PP_post_process/buffer_select_s2       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.140 82.363%, 
                    tC2Q: 0.458 17.637%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path2						
Path Summary:
Slack             : 9.263
Data Arrival Time : 5.225
Data Required Time: 14.488
From              : rst_PP_s0
To                : read_pointer_7_s4
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R2C8[2][A]   rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   33       R2C8[2][A]   rst_PP_s0/Q                              
  5.225   2.140   tNET   FF   1        R8C5[0][B]   PP_post_process/read_pointer_7_s4/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R8C5[0][B]   PP_post_process/read_pointer_7_s4/CLK  
  14.488   -0.043   tSu         1        R8C5[0][B]   PP_post_process/read_pointer_7_s4      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.140 82.363%, 
                    tC2Q: 0.458 17.637%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path3						
Path Summary:
Slack             : 9.426
Data Arrival Time : 5.063
Data Required Time: 14.488
From              : rst_PP_s0
To                : read_pointer_3_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R2C8[2][A]   rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   33       R2C8[2][A]   rst_PP_s0/Q                              
  5.063   1.978   tNET   FF   1        R5C5[2][A]   PP_post_process/read_pointer_3_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R5C5[2][A]   PP_post_process/read_pointer_3_s1/CLK  
  14.488   -0.043   tSu         1        R5C5[2][A]   PP_post_process/read_pointer_3_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.978 81.184%, 
                    tC2Q: 0.458 18.816%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path4						
Path Summary:
Slack             : 9.426
Data Arrival Time : 5.063
Data Required Time: 14.488
From              : rst_PP_s0
To                : d_flag_write_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R2C8[2][A]   rst_PP_s0/CLK                          
  3.085   0.458   tC2Q   RF   33       R2C8[2][A]   rst_PP_s0/Q                            
  5.063   1.978   tNET   FF   1        R5C5[0][A]   PP_post_process/d_flag_write_s0/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R5C5[0][A]   PP_post_process/d_flag_write_s0/CLK    
  14.488   -0.043   tSu         1        R5C5[0][A]   PP_post_process/d_flag_write_s0        

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.978 81.184%, 
                    tC2Q: 0.458 18.816%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path5						
Path Summary:
Slack             : 9.590
Data Arrival Time : 4.899
Data Required Time: 14.488
From              : rst_PP_s0
To                : read_pointer_6_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R2C8[2][A]   rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   33       R2C8[2][A]   rst_PP_s0/Q                              
  4.899   1.813   tNET   FF   1        R8C4[0][A]   PP_post_process/read_pointer_6_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R8C4[0][A]   PP_post_process/read_pointer_6_s1/CLK  
  14.488   -0.043   tSu         1        R8C4[0][A]   PP_post_process/read_pointer_6_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.813 79.825%, 
                    tC2Q: 0.458 20.175%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path6						
Path Summary:
Slack             : 9.903
Data Arrival Time : 4.585
Data Required Time: 14.488
From              : rst_PP_s0
To                : read_pointer_1_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                    
 ======= ======= ====== ==== ======== ============= ========================================= 
  0.000   0.000                                      active clock edge time                   
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R2C8[2][A]    rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   33       R2C8[2][A]    rst_PP_s0/Q                              
  4.585   1.500   tNET   FF   1        R10C5[0][A]   PP_post_process/read_pointer_1_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R10C5[0][A]   PP_post_process/read_pointer_1_s1/CLK  
  14.488   -0.043   tSu         1        R10C5[0][A]   PP_post_process/read_pointer_1_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.500 76.593%, 
                    tC2Q: 0.458 23.407%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path7						
Path Summary:
Slack             : 9.903
Data Arrival Time : 4.585
Data Required Time: 14.488
From              : rst_PP_s0
To                : read_pointer_2_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                    
 ======= ======= ====== ==== ======== ============= ========================================= 
  0.000   0.000                                      active clock edge time                   
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R2C8[2][A]    rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   33       R2C8[2][A]    rst_PP_s0/Q                              
  4.585   1.500   tNET   FF   1        R10C5[0][B]   PP_post_process/read_pointer_2_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R10C5[0][B]   PP_post_process/read_pointer_2_s1/CLK  
  14.488   -0.043   tSu         1        R10C5[0][B]   PP_post_process/read_pointer_2_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.500 76.593%, 
                    tC2Q: 0.458 23.407%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path8						
Path Summary:
Slack             : 9.903
Data Arrival Time : 4.585
Data Required Time: 14.488
From              : rst_PP_s0
To                : read_pointer_4_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                    
 ======= ======= ====== ==== ======== ============= ========================================= 
  0.000   0.000                                      active clock edge time                   
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R2C8[2][A]    rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   33       R2C8[2][A]    rst_PP_s0/Q                              
  4.585   1.500   tNET   FF   1        R10C5[1][A]   PP_post_process/read_pointer_4_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R10C5[1][A]   PP_post_process/read_pointer_4_s1/CLK  
  14.488   -0.043   tSu         1        R10C5[1][A]   PP_post_process/read_pointer_4_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.500 76.593%, 
                    tC2Q: 0.458 23.407%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path9						
Path Summary:
Slack             : 9.903
Data Arrival Time : 4.585
Data Required Time: 14.488
From              : rst_PP_s0
To                : read_pointer_5_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                    
 ======= ======= ====== ==== ======== ============= ========================================= 
  0.000   0.000                                      active clock edge time                   
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R2C8[2][A]    rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   33       R2C8[2][A]    rst_PP_s0/Q                              
  4.585   1.500   tNET   FF   1        R10C5[1][B]   PP_post_process/read_pointer_5_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R10C5[1][B]   PP_post_process/read_pointer_5_s1/CLK  
  14.488   -0.043   tSu         1        R10C5[1][B]   PP_post_process/read_pointer_5_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.500 76.593%, 
                    tC2Q: 0.458 23.407%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path10						
Path Summary:
Slack             : 9.915
Data Arrival Time : 4.574
Data Required Time: 14.488
From              : rst_PP_s0
To                : last_switch_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R2C8[2][A]   rst_PP_s0/CLK                          
  3.085   0.458   tC2Q   RF   33       R2C8[2][A]   rst_PP_s0/Q                            
  4.574   1.488   tNET   FF   1        R8C7[0][A]   PP_post_process/last_switch_s0/CLEAR   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R8C7[0][A]   PP_post_process/last_switch_s0/CLK     
  14.488   -0.043   tSu         1        R8C7[0][A]   PP_post_process/last_switch_s0         

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.488 76.457%, 
                    tC2Q: 0.458 23.543%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path11						
Path Summary:
Slack             : 9.915
Data Arrival Time : 4.574
Data Required Time: 14.488
From              : rst_PP_s0
To                : stop_PP_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R2C8[2][A]   rst_PP_s0/CLK                          
  3.085   0.458   tC2Q   RF   33       R2C8[2][A]   rst_PP_s0/Q                            
  4.574   1.488   tNET   FF   1        R8C7[1][A]   PP_post_process/stop_PP_s0/CLEAR       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R8C7[1][A]   PP_post_process/stop_PP_s0/CLK         
  14.488   -0.043   tSu         1        R8C7[1][A]   PP_post_process/stop_PP_s0             

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.488 76.457%, 
                    tC2Q: 0.458 23.543%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path12						
Path Summary:
Slack             : 10.068
Data Arrival Time : 4.420
Data Required Time: 14.488
From              : rst_PP_s0
To                : read_pointer_0_s7
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R2C8[2][A]   rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   33       R2C8[2][A]   rst_PP_s0/Q                              
  4.420   1.335   tNET   FF   1        R3C5[2][A]   PP_post_process/read_pointer_0_s7/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R3C5[2][A]   PP_post_process/read_pointer_0_s7/CLK  
  14.488   -0.043   tSu         1        R3C5[2][A]   PP_post_process/read_pointer_0_s7      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.335 74.445%, 
                    tC2Q: 0.458 25.555%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path13						
Path Summary:
Slack             : 10.068
Data Arrival Time : 4.420
Data Required Time: 14.488
From              : rst_PP_s0
To                : write_pointer_7_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R2C8[2][A]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   33       R2C8[2][A]   rst_PP_s0/Q                               
  4.420   1.335   tNET   FF   1        R3C5[1][A]   PP_post_process/write_pointer_7_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        R3C5[1][A]   PP_post_process/write_pointer_7_s1/CLK  
  14.488   -0.043   tSu         1        R3C5[1][A]   PP_post_process/write_pointer_7_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.335 74.445%, 
                    tC2Q: 0.458 25.555%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path14						
Path Summary:
Slack             : 10.079
Data Arrival Time : 4.410
Data Required Time: 14.488
From              : rst_PP_s0
To                : write_pointer_0_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R2C8[2][A]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   33       R2C8[2][A]   rst_PP_s0/Q                               
  4.410   1.325   tNET   FF   1        R2C4[0][B]   PP_post_process/write_pointer_0_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        R2C4[0][B]   PP_post_process/write_pointer_0_s1/CLK  
  14.488   -0.043   tSu         1        R2C4[0][B]   PP_post_process/write_pointer_0_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.325 74.292%, 
                    tC2Q: 0.458 25.708%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path15						
Path Summary:
Slack             : 10.079
Data Arrival Time : 4.410
Data Required Time: 14.488
From              : rst_PP_s0
To                : write_pointer_4_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R2C8[2][A]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   33       R2C8[2][A]   rst_PP_s0/Q                               
  4.410   1.325   tNET   FF   1        R2C4[0][A]   PP_post_process/write_pointer_4_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        R2C4[0][A]   PP_post_process/write_pointer_4_s1/CLK  
  14.488   -0.043   tSu         1        R2C4[0][A]   PP_post_process/write_pointer_4_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.325 74.292%, 
                    tC2Q: 0.458 25.708%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path16						
Path Summary:
Slack             : 10.079
Data Arrival Time : 4.409
Data Required Time: 14.488
From              : rst_PP_s0
To                : read_cmp_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R2C8[2][A]   rst_PP_s0/CLK                          
  3.085   0.458   tC2Q   RF   33       R2C8[2][A]   rst_PP_s0/Q                            
  4.409   1.324   tNET   FF   1        R5C9[0][B]   PP_post_process/read_cmp_s0/CLEAR      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R5C9[0][B]   PP_post_process/read_cmp_s0/CLK        
  14.488   -0.043   tSu         1        R5C9[0][B]   PP_post_process/read_cmp_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.324 74.283%, 
                    tC2Q: 0.458 25.717%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path17						
Path Summary:
Slack             : 10.079
Data Arrival Time : 4.409
Data Required Time: 14.488
From              : rst_PP_s0
To                : d_flag_read_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R2C8[2][A]   rst_PP_s0/CLK                          
  3.085   0.458   tC2Q   RF   33       R2C8[2][A]   rst_PP_s0/Q                            
  4.409   1.324   tNET   FF   1        R5C9[0][A]   PP_post_process/d_flag_read_s0/CLEAR   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R5C9[0][A]   PP_post_process/d_flag_read_s0/CLK     
  14.488   -0.043   tSu         1        R5C9[0][A]   PP_post_process/d_flag_read_s0         

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.324 74.283%, 
                    tC2Q: 0.458 25.717%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path18						
Path Summary:
Slack             : 10.548
Data Arrival Time : 3.940
Data Required Time: 14.488
From              : rst_PP_s0
To                : write_pointer_1_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R2C8[2][A]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   33       R2C8[2][A]   rst_PP_s0/Q                               
  3.940   0.855   tNET   FF   1        R2C5[2][B]   PP_post_process/write_pointer_1_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        R2C5[2][B]   PP_post_process/write_pointer_1_s1/CLK  
  14.488   -0.043   tSu         1        R2C5[2][B]   PP_post_process/write_pointer_1_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.855 65.106%, 
                    tC2Q: 0.458 34.894%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path19						
Path Summary:
Slack             : 10.548
Data Arrival Time : 3.940
Data Required Time: 14.488
From              : rst_PP_s0
To                : write_pointer_2_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R2C8[2][A]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   33       R2C8[2][A]   rst_PP_s0/Q                               
  3.940   0.855   tNET   FF   1        R2C5[0][A]   PP_post_process/write_pointer_2_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        R2C5[0][A]   PP_post_process/write_pointer_2_s1/CLK  
  14.488   -0.043   tSu         1        R2C5[0][A]   PP_post_process/write_pointer_2_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.855 65.106%, 
                    tC2Q: 0.458 34.894%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path20						
Path Summary:
Slack             : 10.548
Data Arrival Time : 3.940
Data Required Time: 14.488
From              : rst_PP_s0
To                : write_pointer_3_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R2C8[2][A]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   33       R2C8[2][A]   rst_PP_s0/Q                               
  3.940   0.855   tNET   FF   1        R2C5[1][A]   PP_post_process/write_pointer_3_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        R2C5[1][A]   PP_post_process/write_pointer_3_s1/CLK  
  14.488   -0.043   tSu         1        R2C5[1][A]   PP_post_process/write_pointer_3_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.855 65.106%, 
                    tC2Q: 0.458 34.894%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path21						
Path Summary:
Slack             : 10.548
Data Arrival Time : 3.940
Data Required Time: 14.488
From              : rst_PP_s0
To                : write_pointer_5_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R2C8[2][A]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   33       R2C8[2][A]   rst_PP_s0/Q                               
  3.940   0.855   tNET   FF   1        R2C5[2][A]   PP_post_process/write_pointer_5_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        R2C5[2][A]   PP_post_process/write_pointer_5_s1/CLK  
  14.488   -0.043   tSu         1        R2C5[2][A]   PP_post_process/write_pointer_5_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.855 65.106%, 
                    tC2Q: 0.458 34.894%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path22						
Path Summary:
Slack             : 10.548
Data Arrival Time : 3.940
Data Required Time: 14.488
From              : rst_PP_s0
To                : write_pointer_6_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R2C8[2][A]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   33       R2C8[2][A]   rst_PP_s0/Q                               
  3.940   0.855   tNET   FF   1        R2C5[1][B]   PP_post_process/write_pointer_6_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        R2C5[1][B]   PP_post_process/write_pointer_6_s1/CLK  
  14.488   -0.043   tSu         1        R2C5[1][B]   PP_post_process/write_pointer_6_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.855 65.106%, 
                    tC2Q: 0.458 34.894%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

3.3.4 Removal Analysis Report
Report Command:report_timing -removal -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 0.905
Data Arrival Time : 3.488
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_1_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R2C8[2][A]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   33       R2C8[2][A]   rst_PP_s0/Q                               
  3.488   0.587   tNET   RR   1        R2C5[2][B]   PP_post_process/write_pointer_1_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R2C5[2][B]   PP_post_process/write_pointer_1_s1/CLK  
  2.582   0.015   tHld        1        R2C5[2][B]   PP_post_process/write_pointer_1_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.587 63.770%, 
                    tC2Q: 0.333 36.230%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path2						
Path Summary:
Slack             : 0.905
Data Arrival Time : 3.488
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_2_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R2C8[2][A]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   33       R2C8[2][A]   rst_PP_s0/Q                               
  3.488   0.587   tNET   RR   1        R2C5[0][A]   PP_post_process/write_pointer_2_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R2C5[0][A]   PP_post_process/write_pointer_2_s1/CLK  
  2.582   0.015   tHld        1        R2C5[0][A]   PP_post_process/write_pointer_2_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.587 63.770%, 
                    tC2Q: 0.333 36.230%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path3						
Path Summary:
Slack             : 0.905
Data Arrival Time : 3.488
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_3_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R2C8[2][A]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   33       R2C8[2][A]   rst_PP_s0/Q                               
  3.488   0.587   tNET   RR   1        R2C5[1][A]   PP_post_process/write_pointer_3_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R2C5[1][A]   PP_post_process/write_pointer_3_s1/CLK  
  2.582   0.015   tHld        1        R2C5[1][A]   PP_post_process/write_pointer_3_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.587 63.770%, 
                    tC2Q: 0.333 36.230%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path4						
Path Summary:
Slack             : 0.905
Data Arrival Time : 3.488
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_5_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R2C8[2][A]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   33       R2C8[2][A]   rst_PP_s0/Q                               
  3.488   0.587   tNET   RR   1        R2C5[2][A]   PP_post_process/write_pointer_5_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R2C5[2][A]   PP_post_process/write_pointer_5_s1/CLK  
  2.582   0.015   tHld        1        R2C5[2][A]   PP_post_process/write_pointer_5_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.587 63.770%, 
                    tC2Q: 0.333 36.230%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path5						
Path Summary:
Slack             : 0.905
Data Arrival Time : 3.488
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_6_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R2C8[2][A]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   33       R2C8[2][A]   rst_PP_s0/Q                               
  3.488   0.587   tNET   RR   1        R2C5[1][B]   PP_post_process/write_pointer_6_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R2C5[1][B]   PP_post_process/write_pointer_6_s1/CLK  
  2.582   0.015   tHld        1        R2C5[1][B]   PP_post_process/write_pointer_6_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.587 63.770%, 
                    tC2Q: 0.333 36.230%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path6						
Path Summary:
Slack             : 1.088
Data Arrival Time : 3.671
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_0_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R2C8[2][A]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   33       R2C8[2][A]   rst_PP_s0/Q                               
  3.671   0.770   tNET   RR   1        R2C4[0][B]   PP_post_process/write_pointer_0_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R2C4[0][B]   PP_post_process/write_pointer_0_s1/CLK  
  2.582   0.015   tHld        1        R2C4[0][B]   PP_post_process/write_pointer_0_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.770 69.783%, 
                    tC2Q: 0.333 30.217%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path7						
Path Summary:
Slack             : 1.088
Data Arrival Time : 3.671
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_4_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R2C8[2][A]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   33       R2C8[2][A]   rst_PP_s0/Q                               
  3.671   0.770   tNET   RR   1        R2C4[0][A]   PP_post_process/write_pointer_4_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R2C4[0][A]   PP_post_process/write_pointer_4_s1/CLK  
  2.582   0.015   tHld        1        R2C4[0][A]   PP_post_process/write_pointer_4_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.770 69.783%, 
                    tC2Q: 0.333 30.217%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path8						
Path Summary:
Slack             : 1.158
Data Arrival Time : 3.740
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_6_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R2C8[2][A]   rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   33       R2C8[2][A]   rst_PP_s0/Q                              
  3.740   0.839   tNET   RR   1        R8C4[0][A]   PP_post_process/read_pointer_6_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R8C4[0][A]   PP_post_process/read_pointer_6_s1/CLK  
  2.582   0.015   tHld        1        R8C4[0][A]   PP_post_process/read_pointer_6_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.839 71.574%, 
                    tC2Q: 0.333 28.426%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path9						
Path Summary:
Slack             : 1.164
Data Arrival Time : 3.746
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_cmp_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C8[2][A]   rst_PP_s0/CLK                          
  2.901   0.333   tC2Q   RR   33       R2C8[2][A]   rst_PP_s0/Q                            
  3.746   0.845   tNET   RR   1        R5C9[0][B]   PP_post_process/read_cmp_s0/CLEAR      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R5C9[0][B]   PP_post_process/read_cmp_s0/CLK        
  2.582   0.015   tHld        1        R5C9[0][B]   PP_post_process/read_cmp_s0            

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.845 71.717%, 
                    tC2Q: 0.333 28.283%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path10						
Path Summary:
Slack             : 1.164
Data Arrival Time : 3.746
Data Required Time: 2.582
From              : rst_PP_s0
To                : d_flag_read_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C8[2][A]   rst_PP_s0/CLK                          
  2.901   0.333   tC2Q   RR   33       R2C8[2][A]   rst_PP_s0/Q                            
  3.746   0.845   tNET   RR   1        R5C9[0][A]   PP_post_process/d_flag_read_s0/CLEAR   

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R5C9[0][A]   PP_post_process/d_flag_read_s0/CLK     
  2.582   0.015   tHld        1        R5C9[0][A]   PP_post_process/d_flag_read_s0         

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.845 71.717%, 
                    tC2Q: 0.333 28.283%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path11						
Path Summary:
Slack             : 1.165
Data Arrival Time : 3.748
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_0_s7
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R2C8[2][A]   rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   33       R2C8[2][A]   rst_PP_s0/Q                              
  3.748   0.847   tNET   RR   1        R3C5[2][A]   PP_post_process/read_pointer_0_s7/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C5[2][A]   PP_post_process/read_pointer_0_s7/CLK  
  2.582   0.015   tHld        1        R3C5[2][A]   PP_post_process/read_pointer_0_s7      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.847 71.752%, 
                    tC2Q: 0.333 28.248%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path12						
Path Summary:
Slack             : 1.165
Data Arrival Time : 3.748
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_7_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R2C8[2][A]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   33       R2C8[2][A]   rst_PP_s0/Q                               
  3.748   0.847   tNET   RR   1        R3C5[1][A]   PP_post_process/write_pointer_7_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R3C5[1][A]   PP_post_process/write_pointer_7_s1/CLK  
  2.582   0.015   tHld        1        R3C5[1][A]   PP_post_process/write_pointer_7_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.847 71.752%, 
                    tC2Q: 0.333 28.248%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path13						
Path Summary:
Slack             : 1.183
Data Arrival Time : 3.765
Data Required Time: 2.582
From              : rst_PP_s0
To                : last_switch_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C8[2][A]   rst_PP_s0/CLK                          
  2.901   0.333   tC2Q   RR   33       R2C8[2][A]   rst_PP_s0/Q                            
  3.765   0.864   tNET   RR   1        R8C7[0][A]   PP_post_process/last_switch_s0/CLEAR   

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R8C7[0][A]   PP_post_process/last_switch_s0/CLK     
  2.582   0.015   tHld        1        R8C7[0][A]   PP_post_process/last_switch_s0         

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.864 72.168%, 
                    tC2Q: 0.333 27.832%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path14						
Path Summary:
Slack             : 1.183
Data Arrival Time : 3.765
Data Required Time: 2.582
From              : rst_PP_s0
To                : stop_PP_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C8[2][A]   rst_PP_s0/CLK                          
  2.901   0.333   tC2Q   RR   33       R2C8[2][A]   rst_PP_s0/Q                            
  3.765   0.864   tNET   RR   1        R8C7[1][A]   PP_post_process/stop_PP_s0/CLEAR       

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R8C7[1][A]   PP_post_process/stop_PP_s0/CLK         
  2.582   0.015   tHld        1        R8C7[1][A]   PP_post_process/stop_PP_s0             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.864 72.168%, 
                    tC2Q: 0.333 27.832%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path15						
Path Summary:
Slack             : 1.184
Data Arrival Time : 3.767
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_1_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                    
 ======= ======= ====== ==== ======== ============= ========================================= 
  0.000   0.000                                      active clock edge time                   
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R2C8[2][A]    rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   33       R2C8[2][A]    rst_PP_s0/Q                              
  3.767   0.866   tNET   RR   1        R10C5[0][A]   PP_post_process/read_pointer_1_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R10C5[0][A]   PP_post_process/read_pointer_1_s1/CLK  
  2.582   0.015   tHld        1        R10C5[0][A]   PP_post_process/read_pointer_1_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.866 72.202%, 
                    tC2Q: 0.333 27.798%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path16						
Path Summary:
Slack             : 1.184
Data Arrival Time : 3.767
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_2_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                    
 ======= ======= ====== ==== ======== ============= ========================================= 
  0.000   0.000                                      active clock edge time                   
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R2C8[2][A]    rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   33       R2C8[2][A]    rst_PP_s0/Q                              
  3.767   0.866   tNET   RR   1        R10C5[0][B]   PP_post_process/read_pointer_2_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R10C5[0][B]   PP_post_process/read_pointer_2_s1/CLK  
  2.582   0.015   tHld        1        R10C5[0][B]   PP_post_process/read_pointer_2_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.866 72.202%, 
                    tC2Q: 0.333 27.798%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path17						
Path Summary:
Slack             : 1.184
Data Arrival Time : 3.767
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_4_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                    
 ======= ======= ====== ==== ======== ============= ========================================= 
  0.000   0.000                                      active clock edge time                   
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R2C8[2][A]    rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   33       R2C8[2][A]    rst_PP_s0/Q                              
  3.767   0.866   tNET   RR   1        R10C5[1][A]   PP_post_process/read_pointer_4_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R10C5[1][A]   PP_post_process/read_pointer_4_s1/CLK  
  2.582   0.015   tHld        1        R10C5[1][A]   PP_post_process/read_pointer_4_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.866 72.202%, 
                    tC2Q: 0.333 27.798%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path18						
Path Summary:
Slack             : 1.184
Data Arrival Time : 3.767
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_5_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                    
 ======= ======= ====== ==== ======== ============= ========================================= 
  0.000   0.000                                      active clock edge time                   
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R2C8[2][A]    rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   33       R2C8[2][A]    rst_PP_s0/Q                              
  3.767   0.866   tNET   RR   1        R10C5[1][B]   PP_post_process/read_pointer_5_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R10C5[1][B]   PP_post_process/read_pointer_5_s1/CLK  
  2.582   0.015   tHld        1        R10C5[1][B]   PP_post_process/read_pointer_5_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.866 72.202%, 
                    tC2Q: 0.333 27.798%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path19						
Path Summary:
Slack             : 1.450
Data Arrival Time : 4.033
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_3_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R2C8[2][A]   rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   33       R2C8[2][A]   rst_PP_s0/Q                              
  4.033   1.132   tNET   RR   1        R5C5[2][A]   PP_post_process/read_pointer_3_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R5C5[2][A]   PP_post_process/read_pointer_3_s1/CLK  
  2.582   0.015   tHld        1        R5C5[2][A]   PP_post_process/read_pointer_3_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.132 77.249%, 
                    tC2Q: 0.333 22.751%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path20						
Path Summary:
Slack             : 1.450
Data Arrival Time : 4.033
Data Required Time: 2.582
From              : rst_PP_s0
To                : d_flag_write_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C8[2][A]   rst_PP_s0/CLK                          
  2.901   0.333   tC2Q   RR   33       R2C8[2][A]   rst_PP_s0/Q                            
  4.033   1.132   tNET   RR   1        R5C5[0][A]   PP_post_process/d_flag_write_s0/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R5C5[0][A]   PP_post_process/d_flag_write_s0/CLK    
  2.582   0.015   tHld        1        R5C5[0][A]   PP_post_process/d_flag_write_s0        

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.132 77.249%, 
                    tC2Q: 0.333 22.751%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path21						
Path Summary:
Slack             : 1.721
Data Arrival Time : 4.304
Data Required Time: 2.582
From              : rst_PP_s0
To                : buffer_select_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R2C8[2][A]   rst_PP_s0/CLK                           
  2.901   0.333   tC2Q   RR   33       R2C8[2][A]   rst_PP_s0/Q                             
  4.304   1.403   tNET   RR   1        R8C5[0][A]   PP_post_process/buffer_select_s2/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R8C5[0][A]   PP_post_process/buffer_select_s2/CLK   
  2.582   0.015   tHld        1        R8C5[0][A]   PP_post_process/buffer_select_s2       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.403 80.799%, 
                    tC2Q: 0.333 19.201%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path22						
Path Summary:
Slack             : 1.721
Data Arrival Time : 4.304
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_7_s4
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R2C8[2][A]   rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   33       R2C8[2][A]   rst_PP_s0/Q                              
  4.304   1.403   tNET   RR   1        R8C5[0][B]   PP_post_process/read_pointer_7_s4/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   562      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R8C5[0][B]   PP_post_process/read_pointer_7_s4/CLK  
  2.582   0.015   tHld        1        R8C5[0][B]   PP_post_process/read_pointer_7_s4      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.403 80.799%, 
                    tC2Q: 0.333 19.201%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

3.4 Minimum Pulse Width Report
Report Command:report_min_pulse_width -nworst 10 -detail

								MPW1
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        d_com_start_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  8.598   0.262   tNET   FF   d_com_start_s0/CLK                     

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  14.472   0.185   tNET   RR   d_com_start_s0/CLK                     

								MPW2
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        d_flag_acq_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  8.598   0.262   tNET   FF   d_flag_acq_s0/CLK                      

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  14.472   0.185   tNET   RR   d_flag_acq_s0/CLK                      

								MPW3
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        n1722_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  8.598   0.262   tNET   FF   n1722_s0/CLK                           

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  14.472   0.185   tNET   RR   n1722_s0/CLK                           

								MPW4
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        n1730_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  8.598   0.262   tNET   FF   n1730_s0/CLK                           

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  14.472   0.185   tNET   RR   n1730_s0/CLK                           

								MPW5
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        read_6_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  8.598   0.262   tNET   FF   read_6_s0/CLK                          

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  14.472   0.185   tNET   RR   read_6_s0/CLK                          

								MPW6
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        address_acq_18_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  8.598   0.262   tNET   FF   address_acq_18_s0/CLK                  

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  14.472   0.185   tNET   RR   address_acq_18_s0/CLK                  

								MPW7
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        i_minus_i_pivot_reg_13_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  8.598   0.262   tNET   FF   i_minus_i_pivot_reg_13_s0/CLK          

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  14.472   0.185   tNET   RR   i_minus_i_pivot_reg_13_s0/CLK          

								MPW8
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        initialize/step_2_s2

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  8.598   0.262   tNET   FF   initialize/step_2_s2/CLK               

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  14.472   0.185   tNET   RR   initialize/step_2_s2/CLK               

								MPW9
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        initialize/PSRAM_com/address_aux_14_s0

Late clock Path:
   AT     DELAY   TYPE   RF                      NODE                     
 ======= ======= ====== ==== ============================================ 
  5.952   0.000               active clock edge time                      
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk       
  8.335   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                       
  8.598   0.262   tNET   FF   initialize/PSRAM_com/address_aux_14_s0/CLK  

Early clock Path:
    AT     DELAY   TYPE   RF                      NODE                     
 ======== ======= ====== ==== ============================================ 
  11.905   0.000               active clock edge time                      
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk       
  14.288   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                       
  14.472   0.185   tNET   RR   initialize/PSRAM_com/address_aux_14_s0/CLK  

								MPW10
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        initialize/PSRAM_com/address_aux_15_s0

Late clock Path:
   AT     DELAY   TYPE   RF                      NODE                     
 ======= ======= ====== ==== ============================================ 
  5.952   0.000               active clock edge time                      
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk       
  8.335   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                       
  8.598   0.262   tNET   FF   initialize/PSRAM_com/address_aux_15_s0/CLK  

Early clock Path:
    AT     DELAY   TYPE   RF                      NODE                     
 ======== ======= ====== ==== ============================================ 
  11.905   0.000               active clock edge time                      
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk       
  14.288   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                       
  14.472   0.185   tNET   RR   initialize/PSRAM_com/address_aux_15_s0/CLK  

3.5 High Fanout Nets Report
Report Command:report_high_fanout_nets -max_nets 10
  FANOUT        NET NAME        WORST SLACK   MAX DELAY  
 ======== ==================== ============= =========== 
  562      clk_PSRAM            0.440         0.661      
  135      process[1]           0.930         3.827      
  109      process[2]           1.138         3.149      
  100      process[0]           0.975         3.146      
  60       n1094_12             2.945         2.466      
  51       i_21_14              3.170         2.795      
  48       stop_acquisition_8   3.006         1.481      
  44       n1655_8              4.076         1.508      
  33       rst_PP               3.796         2.140      
  32       read_PP_0_12         6.665         1.991      

3.6 Route Congestions Report
Report Command:report_route_congestion -max_grids 10
  GRID LOC   ROUTE CONGESTIONS  
 ========== =================== 
  R2C12      1.000              
  R10C19     1.000              
  R2C13      1.000              
  R5C3       1.000              
  R5C14      1.000              
  R10C11     1.000              
  R10C12     1.000              
  R10C4      1.000              
  R10C6      1.000              
  R10C7      1.000              

3.7 Timing Exceptions Report
3.7.1 Setup Analysis Report
Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.2 Hold Analysis Report
Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.3 Recovery Analysis Report
Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.4 Removal Analysis Report
Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.8 Timing Constraints Report
  SDC Command Type   State   Detail Command  
 ================== ======= ================ 

