Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 549cebae8bd847d1a29af1af057e53aa --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_8 -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L xil_defaultlib -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L xbip_dsp48_acc_v3_0_4 -L xbip_accum_v3_0_4 -L c_accum_v12_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_viv_comp
Compiling package xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv_comp
Compiling package xbip_addsub_v3_0_4.xbip_addsub_v3_0_4_viv_comp
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg_legacy
Compiling package xbip_dsp48_addsub_v3_0_4.xbip_dsp48_addsub_v3_0_4_viv_com...
Compiling package xbip_dsp48_addsub_v3_0_4.xbip_dsp48_addsub_v3_0_4_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_viv_comp
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_pkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_pkg
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv_comp
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_pkg
Compiling module xil_defaultlib.hdmi_in_default
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture mult_gen_1_arch of entity xil_defaultlib.mult_gen_1 [mult_gen_1_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,dreg=0,inmodere...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_4.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_4.xbip_dsp48_addsub_v3_0_4_viv [\xbip_dsp48_addsub_v3_0_4_viv(c_...]
Compiling architecture synth of entity xbip_addsub_v3_0_4.xbip_addsub_v3_0_4_viv [\xbip_addsub_v3_0_4_viv(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_11.c_addsub_v12_0_11 [\c_addsub_v12_0_11(c_xdevicefami...]
Compiling architecture c_addsub_1_arch of entity xil_defaultlib.c_addsub_1 [c_addsub_1_default]
Compiling module xil_defaultlib.delay(N=3)
Compiling module xil_defaultlib.delay_line(N=3,DELAY=7)
Compiling module xil_defaultlib.rgb2ycbcr
Compiling module xil_defaultlib.rgb2ycbcr_0
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,alumodereg=0,...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e_wrapper_v3_0 [\xbip_dsp48e_wrapper_v3_0(preg=1...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_synth [\xbip_dsp48_acc_synth(c_xdevicef...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv [\xbip_dsp48_acc_v3_0_4_viv(c_xde...]
Compiling architecture synth of entity xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv [\xbip_accum_v3_0_4_viv(c_xdevice...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture c_accum_0_arch of entity xil_defaultlib.c_accum_0 [c_accum_0_default]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture mult_32_20_lm_arch of entity xil_defaultlib.mult_32_20_lm [mult_32_20_lm_default]
Compiling module xil_defaultlib.divider_32_20
Compiling module xil_defaultlib.divider_32_20_0
Compiling module xil_defaultlib.centroid(IMG_H=480,IMG_W=640)
Compiling module xil_defaultlib.centroid_0
Compiling module xil_defaultlib.vis_centroid(IMG_H=480,IMG_W=640...
Compiling module xil_defaultlib.vis_centroid_0
Compiling architecture synth of entity xbip_addsub_v3_0_4.xbip_addsub_v3_0_4_viv [\xbip_addsub_v3_0_4_viv(c_xdevic...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_11.c_addsub_v12_0_11 [\c_addsub_v12_0_11(c_xdevicefami...]
Compiling architecture sum_arch of entity xil_defaultlib.sum [sum_default]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=11,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture mult_arch of entity xil_defaultlib.mult [mult_default]
Compiling architecture synth of entity xbip_addsub_v3_0_4.xbip_addsub_v3_0_4_viv [\xbip_addsub_v3_0_4_viv(c_xdevic...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_11.c_addsub_v12_0_11 [\c_addsub_v12_0_11(c_xdevicefami...]
Compiling architecture result_arch of entity xil_defaultlib.result [result_default]
Compiling module xil_defaultlib.delay(N=27)
Compiling module xil_defaultlib.delay_line(N=27,DELAY=7)
Compiling module xil_defaultlib.vis_circle
Compiling module xil_defaultlib.vis_circle_0
Compiling module xil_defaultlib.vp
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
