Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Sep  5 20:03:17 2019
| Host         : floran-HP-ZBook-Studio-G5 running 64-bit Ubuntu 19.04
| Command      : report_control_sets -verbose -file toplevel_wrapper_control_sets_placed.rpt
| Design       : toplevel_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   320 |
| Unused register locations in slices containing registers |   570 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            1 |
|      6 |            4 |
|      8 |           23 |
|     10 |           14 |
|     12 |           17 |
|     14 |            3 |
|    16+ |          256 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             626 |          161 |
| No           | No                    | Yes                    |            5312 |          920 |
| No           | Yes                   | No                     |            1160 |          283 |
| Yes          | No                    | No                     |            4998 |          585 |
| Yes          | No                    | Yes                    |           15976 |         2946 |
| Yes          | Yes                   | No                     |           19150 |         4032 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                            Enable Signal                                                                                           |                                                                          Set/Reset Signal                                                                         | Slice Load Count | Bel Load Count |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                         |                                                                                                                                                                   |                1 |              2 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_srls[0].srl_nx1/shift              |                                                                                                                                                                   |                1 |              2 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/tta_accel_0/tta_axislave_1/wrap_mask_r[13]_i_1_n_0                                                                                                               |                                                                                                                                                                   |                1 |              4 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual |                                                                                                                                                                   |                1 |              6 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual   |                                                                                                                                                                   |                2 |              6 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0          |                                                                                                                                                                   |                1 |              6 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0        |                                                                                                                                                                   |                1 |              6 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/read_offset_reg[0]                                          | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                         |                2 |              8 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                      | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                         |                1 |              8 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                   | toplevel_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0 |                1 |              8 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_srls[3].srl_nx1/shift                           |                                                                                                                                                                   |                1 |              8 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_pipelined.load_mesg                             |                                                                                                                                                                   |                1 |              8 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                           | toplevel_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0              |                1 |              8 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/read_offset_reg[0]                                                             | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                         |                2 |              8 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                        | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                           |                2 |              8 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/read_offset_reg[0]                                                               | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                           |                2 |              8 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/read_offset_reg[0]                                            | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                           |                2 |              8 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1125]_0                                                                                                           | toplevel_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/skid_buffer_reg[1128]         |                1 |              8 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                        |                                                                                                                                                                   |                1 |              8 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | toplevel_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                       |                1 |              8 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_fetch/simm_B2_reg_reg[3][0]                                                                                                                            | toplevel_i/tta_core_toplevel_0/U0/tta_accel_0/dbg_gen[0].debugger_i/mem_en_lock_r_reg                                                                             |                2 |              8 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | toplevel_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                     |                2 |              8 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_fetch/rf_RF32B_wr_opc_reg_reg[3][0]                                                                                                                    | toplevel_i/tta_core_toplevel_0/U0/tta_accel_0/dbg_gen[0].debugger_i/mem_en_lock_r_reg                                                                             |                2 |              8 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | toplevel_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                      |                2 |              8 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_fetch/rf_RF32B_rd_opc_reg_reg[3]_0[0]                                                                                                                  | toplevel_i/tta_core_toplevel_0/U0/tta_accel_0/dbg_gen[0].debugger_i/mem_en_lock_r_reg                                                                             |                2 |              8 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_fetch/B2_src_sel_reg_reg[3]_0[0]                                                                                                                       |                                                                                                                                                                   |                1 |              8 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_fetch/E[0]                                                                                                                                             | toplevel_i/tta_core_toplevel_0/U0/tta_accel_0/dbg_gen[0].debugger_i/mem_en_lock_r_reg                                                                             |                2 |              8 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_fetch/fu_ALU_opc_reg_reg[3][0]                                                                                                                         | toplevel_i/tta_core_toplevel_0/U0/tta_accel_0/dbg_gen[0].debugger_i/mem_en_lock_r_reg                                                                             |                2 |              8 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/fu_DMA/write_channel/m_axi_wstrb_r[3]_i_1_n_0                                                                                                               | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |                3 |              8 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                 |                                                                                                                                                                   |                1 |              8 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/shadow_in3_r_reg[0][0]                                                                                                                         | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |                2 |             10 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/fu_dmem_LSU/pipeline_r_reg[3][width][0]_0                                                                                                                   | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/astrb_r_reg[0][0]                                                                                             |                4 |             10 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_srls[4].srl_nx1/shift                      |                                                                                                                                                                   |                2 |             10 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_pipelined.load_mesg                        |                                                                                                                                                                   |                1 |             10 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/b_reg/exit_bready                                                                                                                        | toplevel_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |                2 |             10 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                             | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                         |                3 |             10 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                         |                2 |             10 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/tta_accel_0/tta_axislave_1/fifo_data_r_reg[2][4]_0[0]                                                                                                            | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |                2 |             10 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                  | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                           |                2 |             10 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                         |                4 |             10 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                               | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                           |                3 |             10 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                   | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                           |                2 |             10 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/tta_accel_0/tta_axislave_1/E[0]                                                                                                                                  | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |                2 |             10 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/tta_accel_0/tta_axislave_1/fifo_data_r_reg[1][4]_0[0]                                                                                                            | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |                2 |             10 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                               | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                    |                2 |             12 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                             | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                  |                3 |             12 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.w_cnt_reg[0][0]                                                                                                     | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                  |                3 |             12 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                             | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                  |                4 |             12 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                       | toplevel_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                               |                1 |             12 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_fetch/socket_LSU1_i1_bus_cntrl_reg_reg[1][0]                                                                                                           | toplevel_i/tta_core_toplevel_0/U0/tta_accel_0/dbg_gen[0].debugger_i/mem_en_lock_r_reg                                                                             |                3 |             12 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push68_out                                                                          |                                                                                                                                                                   |                1 |             12 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                      |                                                                                                                                                                   |                2 |             12 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[10].srl_nx1/shift_qual                                                             |                                                                                                                                                                   |                2 |             12 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                |                2 |             12 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                        | toplevel_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                |                1 |             12 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push68_out                                                                        |                                                                                                                                                                   |                2 |             12 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                               | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                    |                2 |             12 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                  | toplevel_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                 |                2 |             12 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                         | toplevel_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                 |                1 |             12 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                    |                2 |             12 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/fu_DMA/read_command_fifo/E[0]                                                                                                                               | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |                1 |             12 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/tta_accel_0/tta_axislave_1/fifo_data_r_reg[0][4][0]                                                                                                              | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |                2 |             14 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/s_axi_wready                                                                                                                       | toplevel_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |                3 |             14 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/onchip_mem_INSTR/simm_B3_reg_reg[0][0]                                                                                                                           | toplevel_i/tta_core_toplevel_0/U0/tta_accel_0/dbg_gen[0].debugger_i/mem_en_lock_r_reg                                                                             |                2 |             14 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                        |                                                                                                                                                                   |                3 |             16 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/beat_cnt_reg[0][0]                                            | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                           |                3 |             16 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                   | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                         |                4 |             16 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/fu_DMA/read_channel/read_iter_r[7]_i_1__0_n_0                                                                                                               | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |                4 |             16 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][31][3]                                                                  |                                                                                                                                                                   |                3 |             16 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][31][2]                                                                  |                                                                                                                                                                   |                4 |             16 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                        | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                           |                4 |             16 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                  |                                                                                                                                                                   |                2 |             16 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                           |                                                                                                                                                                   |                3 |             16 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/tta_accel_0/tta_axislave_1/read_cnt_r[7]_i_1_n_0                                                                                                                 |                                                                                                                                                                   |                4 |             16 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/beat_cnt_reg[0][0]                                                               | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                           |                3 |             16 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/fu_DMA/write_channel/write_iter_r[7]_i_1_n_0                                                                                                                | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |                3 |             16 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                        | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                    |                3 |             16 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/tta_accel_0/tta_axislave_1/p_2_in                                                                                                                                | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |                6 |             16 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/fu_dmem_LSU/pipeline_r_reg[3][width][0]_0                                                                                                                   |                                                                                                                                                                   |                2 |             16 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                      | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                  |                3 |             16 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/beat_cnt_reg[0][0]                                          | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                         |                4 |             16 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/tta_accel_0/tta_axislave_1/burst_cnt_r[7]_i_1_n_0                                                                                                                | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |                3 |             16 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                      |                                                                                                                                                                   |                2 |             16 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                     | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                           |                3 |             16 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][31][3]                                                                |                                                                                                                                                                   |                4 |             16 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][31][2]                                                                |                                                                                                                                                                   |                4 |             16 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/beat_cnt_reg[0][0]                                                             | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                         |                2 |             16 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                         |                                                                                                                                                                   |                3 |             16 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                |                                                                                                                                                                   |                2 |             16 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | toplevel_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                   |                3 |             16 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                   |                1 |             16 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                      | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                         |                3 |             16 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                               |                                                                                                                                                                   |                2 |             16 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                          |                                                                                                                                                                   |                2 |             16 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                   |                                                                                                                                                                   |                4 |             16 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                             |                                                                                                                                                                   |                2 |             16 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][31][1]                                                                  |                                                                                                                                                                   |                5 |             18 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                        | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                         |                2 |             18 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                          | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                           |                3 |             18 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][31][1]                                                                |                                                                                                                                                                   |                5 |             18 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][31][0]                                                                |                                                                                                                                                                   |                2 |             18 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                           | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                         |                3 |             18 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                             | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                           |                3 |             18 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][31][0]                                                                  |                                                                                                                                                                   |                2 |             18 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_beat_cnt_reg[0][7][0]                             | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                           |                4 |             20 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_beat_cnt_reg[0][7][0]                           | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                         |                4 |             20 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/onchip_mem_INSTR/fu_DMA_in2_load_reg_reg                                                                                                                         | toplevel_i/tta_core_toplevel_0/U0/tta_accel_0/dbg_gen[0].debugger_i/mem_en_lock_r_reg                                                                             |                7 |             22 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                    |                                                                                                                                                                   |                5 |             22 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                           |                                                                                                                                                                   |                3 |             22 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                              | toplevel_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                      |                4 |             24 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                   | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                    |                2 |             24 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                              | toplevel_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                      |                5 |             24 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                              | toplevel_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                      |                4 |             24 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                             | toplevel_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                     |                5 |             24 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                             | toplevel_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                     |                6 |             24 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1035]_i_1__0_n_0                                                                                                        |                                                                                                                                                                   |                4 |             24 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/tta_accel_0/tta_axislave_1/dout_reg[11][0]                                                                                                                       | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |                5 |             24 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                    |                2 |             24 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                        |                                                                                                                                                                   |                3 |             24 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                        |                                                                                                                                                                   |                3 |             24 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[11].srl_nx1/shift                     |                                                                                                                                                                   |                3 |             24 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[11].srl_nx1/shift                     |                                                                                                                                                                   |                3 |             24 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                | toplevel_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                        |                5 |             24 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                               | toplevel_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                       |                4 |             24 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                               | toplevel_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                       |                4 |             24 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                | toplevel_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                        |                4 |             24 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                | toplevel_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                        |                5 |             24 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/tta_accel_0/dbg_gen[0].debugger_i/pc_update_generate_0.pc_reg_reg[12][0]                                                                                         |                                                                                                                                                                   |                5 |             26 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/tta_accel_0/tta_axislave_1/dout_reg[12]_1[0]                                                                                                                     | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |                3 |             26 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                           |                                                                                                                                                                   |                4 |             26 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/tta_accel_0/tta_axislave_1/dout_reg[12][0]                                                                                                                       | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |                3 |             26 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/ra_block.return_addr_reg_reg[0][0]                                                                                                             | toplevel_i/tta_core_toplevel_0/U0/tta_accel_0/dbg_gen[0].debugger_i/mem_en_lock_r_reg                                                                             |                3 |             26 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/tta_accel_0/tta_axislave_1/dout_reg[12]_0[0]                                                                                                                     | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |                2 |             26 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                          |                                                                                                                                                                   |                4 |             28 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/shadow_in2_r_reg[0][0]                                                                                                                         | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |                8 |             32 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                  |               10 |             36 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                        |                                                                                                                                                                   |                5 |             38 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                 |                                                                                                                                                                   |                8 |             38 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/tta_accel_0/tta_axislave_1/axi_addr_r[18]_i_1_n_0                                                                                                                | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |                8 |             38 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_fetch/simm_B1_reg_reg[19][0]                                                                                                                           | toplevel_i/tta_core_toplevel_0/U0/tta_accel_0/dbg_gen[0].debugger_i/mem_en_lock_r_reg                                                                             |               11 |             40 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/tta_accel_0/tta_axislave_1/stall_strb_r                                                                                                                          | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |                7 |             42 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                             |                                                                                                                                                                   |                6 |             54 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                 |                                                                                                                                                                   |                8 |             54 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                |                                                                                                                                                                   |                7 |             54 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                           |                                                                                                                                                                   |                4 |             54 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                          |                                                                                                                                                                   |                5 |             54 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                          |                                                                                                                                                                   |                5 |             54 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                        |                                                                                                                                                                   |                6 |             54 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                           |                                                                                                                                                                   |                5 |             54 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                              |                                                                                                                                                                   |               10 |             60 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                |                                                                                                                                                                   |                7 |             60 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                   | toplevel_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |                9 |             62 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                           | toplevel_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |               10 |             62 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/reg_reg[4][0]_0[0]                                                                                                                             | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |               14 |             64 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/reg_reg[5][0]_0[0]                                                                                                                             | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |               14 |             64 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/fu_dmem_LSU/result_short_r                                                                                                                                  | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |                8 |             64 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/reg_reg[5][0][0]                                                                                                                               | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |               17 |             64 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/reg_reg[3][0][0]                                                                                                                               | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |               15 |             64 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/reg_reg[4][0][0]                                                                                                                               | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |               11 |             64 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/reg_reg[3][0]_0[0]                                                                                                                             | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |               14 |             64 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/reg_reg[2][0]_0[0]                                                                                                                             | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |               13 |             64 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/reg_reg[0][0]_1[0]                                                                                                                             | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |               13 |             64 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r_reg[1023][0]                                                                                                               | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |               15 |             64 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r_reg[511]_3[0]                                                                                                              | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |               22 |             64 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/o1reg_reg[0][0]                                                                                                                                | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |                7 |             64 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/fu_add_mul_sub/r1reg[31]_i_1__0_n_0                                                                                                                         | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |               15 |             64 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/o1reg_reg[0]_0[0]                                                                                                                              | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |                9 |             64 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/o1temp_reg[0]_0[0]                                                                                                                             | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |                9 |             64 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/fu_DMA/write_channel/m_axi_wdata[31]_i_1_n_0                                                                                                                | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |               14 |             64 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/r1data_r_reg[31]_1[0]                                                                                                                          | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |               15 |             64 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/fu_DMA/read_channel/stall_data_valid_r                                                                                                                      | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |                8 |             64 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/reg_reg[0][0]_0[0]                                                                                                                             | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |               15 |             64 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/reg_reg[2][0][0]                                                                                                                               | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |               16 |             64 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/reg_reg[0][31][0]                                                                                                                              | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |               11 |             64 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/reg_reg[10][0][0]                                                                                                                              | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |               13 |             64 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/reg_reg[11][0][0]                                                                                                                              | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |               11 |             64 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/reg_reg[12][0][0]                                                                                                                              | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |               15 |             64 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/reg_reg[13][0][0]                                                                                                                              | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |               19 |             64 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/reg_reg[14][0][0]                                                                                                                              | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |               12 |             64 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/fu_ALU/r1reg[31]_i_1_n_0                                                                                                                                    | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |               23 |             64 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/reg_reg[15][0][0]                                                                                                                              | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |               12 |             64 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/reg_reg[1][0]_0[0]                                                                                                                             | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |               12 |             64 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/reg_reg[1][0]_1[0]                                                                                                                             | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |               16 |             64 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/reg_reg[6][0][0]                                                                                                                               | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |               14 |             64 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                         | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                        |                7 |             64 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/tta_accel_0/tta_axislave_1/s_axi_rdata_r[31]_i_1_n_0                                                                                                             | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |               28 |             64 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/onchip_mem_INSTR/fu_DMA_in2_load_reg_reg                                                                                                                         | toplevel_i/tta_core_toplevel_0/U0/onchip_mem_INSTR/SR[0]                                                                                                          |                9 |             64 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/write_cmd_in_data_r_reg[31][0]                                                                                                                 | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |                7 |             64 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/reg_reg[9][0][0]                                                                                                                               | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |               22 |             64 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/mesg_reg_reg[38][0]                                         |                                                                                                                                                                   |                9 |             64 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[38].srl_nx1/push                                            |                                                                                                                                                                   |                9 |             64 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/tta_accel_0/tta_axislave_1/stall_data_valid_r                                                                                                                    | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |               17 |             64 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/reg_reg[8][0][0]                                                                                                                               | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |               17 |             64 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/reg_reg[7][0]_0[0]                                                                                                                             | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |               19 |             64 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/tta_accel_0/tta_axislave_1/dout_reg[31]_0[0]                                                                                                                     | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |               10 |             64 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/tta_accel_0/dbg_gen[0].debugger_i/tta_continue                                                                                                                   | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |                8 |             64 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/reg_reg[6][0]_0[0]                                                                                                                             | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |               15 |             64 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/reg_reg[7][0][0]                                                                                                                               | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |               16 |             64 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                              |                                                                                                                                                                   |                9 |             64 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/fu_DMA/write_command_fifo/E[0]                                                                                                                              | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |               11 |             66 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                           |                                                                                                                                                                   |                7 |             66 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                         |                                                                                                                                                                   |                6 |             66 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1__1_n_0                                                                                                       |                                                                                                                                                                   |                5 |             66 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                            |                                                                                                                                                                   |                7 |             66 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/fu_DMA/read_channel/data_r[31]_i_1_n_0                                                                                                                      | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |               12 |             66 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                        |                                                                                                                                                                   |               10 |             66 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | toplevel_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                  |                9 |             68 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/mesg_reg_reg[38][0]                                           |                                                                                                                                                                   |               10 |             68 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/t1reg_reg[0][0]                                                                                                                                | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |               11 |             68 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                           | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                          |                5 |             68 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                |                                                                                                                                                                   |                8 |             68 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[38].srl_nx1/push                                              |                                                                                                                                                                   |               10 |             68 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                           |                                                                                                                                                                   |                7 |             72 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/opc1reg_reg[0][0]                                                                                                                              | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |               10 |             72 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                |                                                                                                                                                                   |                9 |             72 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                              |                                                                                                                                                                   |                9 |             72 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                            |                                                                                                                                                                   |                6 |             72 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                        |                                                                                                                                                                   |                7 |             74 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                         |                                                                                                                                                                   |                8 |             74 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                            |                                                                                                                                                                   |               10 |             74 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                          |                                                                                                                                                                   |                5 |             74 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                           |                                                                                                                                                                   |                5 |             74 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                          |                                                                                                                                                                   |                8 |             74 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                         |                                                                                                                                                                   |                6 |             74 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                              |                                                                                                                                                                   |               10 |             74 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | toplevel_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                  |               10 |             74 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                    |                                                                                                                                                                   |                8 |             76 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | toplevel_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                    |               16 |             76 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/tta_accel_0/tta_axislave_1/aaddr_r[16]_i_1_n_0                                                                                                                   | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |               15 |             76 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                  | toplevel_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                 |                8 |             76 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                     |                                                                                                                                                                   |                5 |             76 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                    |                                                                                                                                                                   |                7 |             76 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                  |                                                                                                                                                                   |                6 |             76 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/fu_DMA/read_channel/m_axi_araddr[31]_i_1_n_0                                                                                                                | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |               10 |             80 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | toplevel_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                   |               10 |             80 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                  |               19 |             82 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/read_cmd_in_address_r                                                                                                                          | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |                7 |             84 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                  | toplevel_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                 |               10 |             84 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | toplevel_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                   |               10 |             84 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                    |               17 |             86 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1125]_0                                                                                                           |                                                                                                                                                                   |               11 |             86 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                  |                                                                                                                                                                   |                8 |             88 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                     |                                                                                                                                                                   |                8 |             88 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                       |                                                                                                                                                                   |                9 |             88 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                   |                                                                                                                                                                   |                8 |             88 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                            |                                                                                                                                                                   |               10 |             88 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                       |                                                                                                                                                                   |                7 |             88 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                              |                                                                                                                                                                   |               10 |             88 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                |                                                                                                                                                                   |               11 |             88 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                  |                                                                                                                                                                   |               10 |             88 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1__0_n_0                          |                                                                                                                                                                   |               10 |             88 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                            |                                                                                                                                                                   |               10 |             88 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                             |                                                                                                                                                                   |               10 |             88 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                            |                                                                                                                                                                   |               10 |             88 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                     |                                                                                                                                                                   |                8 |             88 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/fu_DMA/burst_fifo/RAM_ARR_reg_128_191_0_2_i_1_n_0                                                                                                           |                                                                                                                                                                   |               11 |             88 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/fu_DMA/burst_fifo/RAM_ARR_reg_64_127_0_2_i_1_n_0                                                                                                            |                                                                                                                                                                   |               11 |             88 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/fu_DMA/burst_fifo/RAM_ARR_reg_448_511_0_2_i_1_n_0                                                                                                           |                                                                                                                                                                   |               11 |             88 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/fu_DMA/burst_fifo/RAM_ARR_reg_384_447_0_2_i_1_n_0                                                                                                           |                                                                                                                                                                   |               11 |             88 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/fu_DMA/burst_fifo/RAM_ARR_reg_256_319_0_2_i_1_n_0                                                                                                           |                                                                                                                                                                   |               11 |             88 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/fu_DMA/burst_fifo/RAM_ARR_reg_0_63_0_2_i_1_n_0                                                                                                              |                                                                                                                                                                   |               11 |             88 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/fu_DMA/burst_fifo/RAM_ARR_reg_192_255_0_2_i_1_n_0                                                                                                           |                                                                                                                                                                   |               11 |             88 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/fu_DMA/write_command_fifo/cmd_ack_r_reg                                                                                                                     | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |               17 |             88 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/fu_DMA/burst_fifo/RAM_ARR_reg_320_383_0_2_i_1_n_0                                                                                                           |                                                                                                                                                                   |               11 |             88 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                               |                                                                                                                                                                   |               15 |             90 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                              |                                                                                                                                                                   |               12 |             90 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/write_cmd_in_address_r_reg[31][0]                                                                                                              | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |               14 |             94 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                        |                                                                                                                                                                   |               16 |             94 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                      |                                                                                                                                                                   |               12 |             94 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                        |                                                                                                                                                                   |               13 |             94 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                          |                                                                                                                                                                   |               14 |             94 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                      |                                                                                                                                                                   |                6 |             96 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                   |                6 |             96 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                         |                                                                                                                                                                   |                8 |            100 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                         |                                                                                                                                                                   |               10 |            100 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                       |                                                                                                                                                                   |                8 |            100 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                       |                                                                                                                                                                   |                8 |            100 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                   |                7 |            112 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                   |                7 |            112 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                      |                                                                                                                                                                   |                7 |            112 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                   |                7 |            112 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | toplevel_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                |               12 |            114 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | toplevel_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                |               12 |            114 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                    | toplevel_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |               16 |            116 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                          | toplevel_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |                9 |            116 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | toplevel_i/tta_core_toplevel_0/U0/tta_accel_0/dbg_gen[0].debugger_i/mem_en_lock_r_reg                                                                             |               33 |            126 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/onchip_mem_INSTR/o2data_r_reg[31][0]                                                                                                                             | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |               28 |            128 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/onchip_mem_INSTR/debug_counters.lockcnt_r_reg[63]                                                                                                                | toplevel_i/tta_core_toplevel_0/U0/tta_accel_0/dbg_gen[0].debugger_i/mem_en_lock_r_reg                                                                             |               16 |            128 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/fu_DMA/read_command_fifo/RAM_ARR_reg_0_7_0_5_i_1_n_0                                                                                                        |                                                                                                                                                                   |                8 |            128 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/tta_accel_0/dbg_gen[0].debugger_i/dbsm_1/debug_counters.cyclecnt_r_reg[0]                                                                                        | toplevel_i/tta_core_toplevel_0/U0/tta_accel_0/dbg_gen[0].debugger_i/mem_en_lock_r_reg                                                                             |               16 |            128 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/t1reg_reg[0]_0[0]                                                                                                                              | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |               13 |            128 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | toplevel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                           |               32 |            132 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                         |               33 |            138 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | toplevel_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |               32 |            140 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                     |                                                                                                                                                                   |               10 |            160 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                     |                                                                                                                                                                   |               10 |            160 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/fu_DMA/read_channel/a_rdata_r_reg[0][0]                                                                                                                     | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |               28 |            170 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/tta_accel_0/tta_axislave_1/b_rdata_r_reg[0][0]                                                                                                                   | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |               27 |            170 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/onchip_mem_INSTR/p_0_in                                                                                                                                          | toplevel_i/tta_core_toplevel_0/U0/tta_accel_0/dbg_gen[0].debugger_i/mem_en_lock_r_reg                                                                             |               34 |            196 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/fu_DMA/write_command_fifo/RAM_ARR_reg_0_7_0_5_i_1__0_n_0                                                                                                    |                                                                                                                                                                   |               14 |            224 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/tta_accel_0/tta_axislave_1/astrb_r[3]_i_1__0_n_0                                                                                                                 | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |               46 |            248 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/astrb_r_reg[0][0]                                                                                             |               69 |            256 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/fu_dmem_LSU/result_mid_r[127]_i_1_n_0                                                                                                                       | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |               78 |            256 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    |                                                                                                                                                                   |              163 |            632 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r_reg[511]_3[0]                                                                                                              | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r_reg[32]_0[0]                                                                              |              338 |            960 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r_reg[1023][0]                                                                                                               | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r_reg[512][0]                                                                               |              277 |            960 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r_reg[1023][0]                                                                                                               | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r_reg[512][1]                                                                               |              145 |           1024 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/onchip_mem_data/b_rdata_r                                                                                                                                        | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |              293 |           2048 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/onchip_mem_data/a_rdata_r                                                                                                                                        | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |              224 |           2048 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/i___0_n_0                                                                                                                                        | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |              490 |           2048 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/i___1_n_0                                                                                                                                        | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |              410 |           2048 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/i___2_n_0                                                                                                                                        | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |              398 |           2048 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/i__n_0                                                                                                                                           | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |              422 |           2048 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/shadow_in3_r_reg[0]_0[0]                                                                                                                       | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |              463 |           2048 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/shadow_in2_r_reg[0]_0[0]                                                                                                                       | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |              587 |           2048 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/fu_dmem_LSU/rready_r0                                                                                                                                       | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |              195 |           2048 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/fu_dmem_LSU/result_long_r                                                                                                                                   | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |              227 |           2048 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/adata_r_reg[1023]_0[0]                                                                                                                         | toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/astrb_r_reg[0][0]                                                                                             |              683 |           2048 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 | toplevel_i/tta_core_toplevel_0/U0/core/fu_dmem_LSU/pipeline_r_reg[3][width][0]_0                                                                                                                   | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |              440 |           2170 |
|  toplevel_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/SR[0]                                                                                                           |              935 |           5364 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


