#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Apr  2 09:58:25 2025
# Process ID: 12756
# Current directory: C:/tar
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12152 C:\tar\adc_dma_test.xpr
# Log file: C:/tar/vivado.log
# Journal file: C:/tar\vivado.jou
# Running On: DESKTOP-N93DAM9, OS: Windows, CPU Frequency: 1190 MHz, CPU Physical cores: 4, Host memory: 8341 MB
#-----------------------------------------------------------
start_gui
open_project C:/tar/adc_dma_test.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/tar/adc_dma_test.srcs/sources_1/bd/adc_dma_bd/adc_dma_bd.bd}
regenerate_bd_layout
regenerate_bd_layout -routing
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
ipx::edit_ip_in_project -upgrade true -name AXI_TAR_v1_0_project -directory C:/tar/adc_dma_test.tmp/AXI_TAR_v1_0_project c:/tar/ip_repo/AXI_TAR_1_0/component.xml
update_compile_order -fileset sources_1
current_project adc_dma_test
current_project AXI_TAR_v1_0_project
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 41 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/tar/ip_repo
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:AXI_TAR:1.0 [get_ips  adc_dma_bd_AXI_TAR_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips adc_dma_bd_AXI_TAR_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
ipx::edit_ip_in_project -upgrade true -name AXI_TAR_v1_0_project -directory C:/tar/adc_dma_test.tmp/AXI_TAR_v1_0_project c:/tar/ip_repo/AXI_TAR_1_0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 42 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/tar/ip_repo
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:AXI_TAR:1.0 [get_ips  adc_dma_bd_AXI_TAR_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips adc_dma_bd_AXI_TAR_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
report_ip_status -name ip_status 
open_bd_design {C:/tar/adc_dma_test.srcs/sources_1/bd/adc_dma_bd/adc_dma_bd.bd}
ipx::edit_ip_in_project -upgrade true -name AXI_TAR_v1_0_project -directory C:/tar/adc_dma_test.tmp/AXI_TAR_v1_0_project c:/tar/ip_repo/AXI_TAR_1_0/component.xml
update_compile_order -fileset sources_1
current_project adc_dma_test
current_project AXI_TAR_v1_0_project
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::merge_project_changes ports [ipx::current_core]
ipx::merge_project_changes ports [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 43 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/tar/ip_repo
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:AXI_TAR:1.0 [get_ips  adc_dma_bd_AXI_TAR_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips adc_dma_bd_AXI_TAR_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
delete_bd_objs [get_bd_nets pf_chb_pend_flg_debug] [get_bd_nets pf_of_pend_flg_debug] [get_bd_nets pf_cha_pend_flg_debug]
startgroup
connect_bd_net -net pf_chb_pend_flg_debug [get_bd_pins AXI_TAR_0/pf_chb_pend_flg_debug]
connect_bd_net -net pf_cha_pend_flg_debug [get_bd_pins AXI_TAR_0/pf_cha_pend_flg_debug]
connect_bd_net -net pf_of_pend_flg_debug [get_bd_pins AXI_TAR_0/pf_of_pend_flg_debug]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {pf_chb_pend_flg_debug pf_cha_pend_flg_debug pf_of_pend_flg_debug }]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_nets pf_cha_pend_flg_debug] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK1" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets pf_chb_pend_flg_debug] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK1" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets pf_of_pend_flg_debug] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK1" SYSTEM_ILA "Auto" } \
                                                         ]
endgroup
delete_bd_objs [get_bd_nets pf_of_pend_flg_debug]
delete_bd_objs [get_bd_nets pf_chb_pend_flg_debug]
delete_bd_objs [get_bd_nets pf_cha_pend_flg_debug]
delete_bd_objs [get_bd_nets cha_dr_debug]
delete_bd_objs [get_bd_nets cha_hist]
delete_bd_objs [get_bd_nets cha_ts_debug]
delete_bd_objs [get_bd_nets cha_ts_temp_debug]
delete_bd_objs [get_bd_nets cha_vp_debug]
delete_bd_objs [get_bd_nets cha_vp_temp_debug]
delete_bd_objs [get_bd_nets chb_hist]
delete_bd_objs [get_bd_nets chb_dr_debug]
delete_bd_objs [get_bd_nets chb_ts_debug]
delete_bd_objs [get_bd_nets chb_ts_temp_debug]
delete_bd_objs [get_bd_nets chb_vp_debug]
delete_bd_objs [get_bd_nets chb_vp_temp_debug]
delete_bd_objs [get_bd_nets pf_cha_fifo_reg_debug]
delete_bd_objs [get_bd_nets pf_chb_fifo_reg_debug]
delete_bd_objs [get_bd_nets pf_rd_ptr_debug]
delete_bd_objs [get_bd_nets pf_wr_ptr_debug]
startgroup
set_property CONFIG.C_NUM_OF_PROBES {2} [get_bd_cells system_ila_1]
endgroup
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
startgroup
connect_bd_net -net pf_wr_ptr_debug [get_bd_pins AXI_TAR_0/pf_wr_ptr_debug]
connect_bd_net -net pf_chb_fifo_reg_debug [get_bd_pins AXI_TAR_0/pf_chb_fifo_reg_debug]
connect_bd_net -net cha_hist [get_bd_pins AXI_TAR_0/cha_hist]
connect_bd_net -net cha_ts_debug [get_bd_pins AXI_TAR_0/cha_ts_debug]
connect_bd_net -net chb_ts_temp_debug [get_bd_pins AXI_TAR_0/chb_ts_temp_debug]
connect_bd_net -net chb_ts_debug [get_bd_pins AXI_TAR_0/chb_ts_debug]
connect_bd_net -net pf_cha_fifo_reg_debug [get_bd_pins AXI_TAR_0/pf_cha_fifo_reg_debug]
connect_bd_net -net chb_vp_temp_debug [get_bd_pins AXI_TAR_0/chb_vp_temp_debug]
connect_bd_net -net cha_ts_temp_debug [get_bd_pins AXI_TAR_0/cha_ts_temp_debug]
connect_bd_net -net cha_vp_temp_debug [get_bd_pins AXI_TAR_0/cha_vp_temp_debug]
connect_bd_net -net cha_dr_debug [get_bd_pins AXI_TAR_0/cha_dr_debug]
connect_bd_net -net cha_vp_debug [get_bd_pins AXI_TAR_0/cha_vp_debug]
connect_bd_net -net pf_of_pend_flg_debug [get_bd_pins AXI_TAR_0/pf_of_pend_flg_debug]
connect_bd_net -net pf_chb_pend_flg_debug [get_bd_pins AXI_TAR_0/pf_chb_pend_flg_debug]
connect_bd_net -net pf_cha_pend_flg_debug [get_bd_pins AXI_TAR_0/pf_cha_pend_flg_debug]
connect_bd_net -net pf_rd_ptr_debug [get_bd_pins AXI_TAR_0/pf_rd_ptr_debug]
connect_bd_net -net chb_dr_debug [get_bd_pins AXI_TAR_0/chb_dr_debug]
connect_bd_net -net chb_vp_debug [get_bd_pins AXI_TAR_0/chb_vp_debug]
connect_bd_net -net chb_hist [get_bd_pins AXI_TAR_0/chb_hist]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {pf_wr_ptr_debug pf_chb_fifo_reg_debug cha_hist cha_ts_debug chb_ts_temp_debug chb_ts_debug pf_cha_fifo_reg_debug chb_vp_temp_debug cha_ts_temp_debug cha_vp_temp_debug cha_dr_debug cha_vp_debug pf_of_pend_flg_debug pf_chb_pend_flg_debug pf_cha_pend_flg_debug pf_rd_ptr_debug chb_dr_debug chb_vp_debug chb_hist }]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_nets cha_dr_debug] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK1" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets cha_hist] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK1" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets cha_ts_debug] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK1" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets cha_ts_temp_debug] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK1" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets cha_vp_debug] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK1" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets cha_vp_temp_debug] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK1" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets chb_dr_debug] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK1" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets chb_hist] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK1" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets chb_ts_debug] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK1" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets chb_ts_temp_debug] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK1" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets chb_vp_debug] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK1" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets chb_vp_temp_debug] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK1" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets pf_cha_fifo_reg_debug] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK1" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets pf_cha_pend_flg_debug] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK1" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets pf_chb_fifo_reg_debug] {PROBE_TYPE "Data and Trigger" CLK_SRC "None (Connect manually)" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets pf_chb_pend_flg_debug] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK1" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets pf_of_pend_flg_debug] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK1" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets pf_rd_ptr_debug] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK1" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets pf_wr_ptr_debug] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK1" SYSTEM_ILA "Auto" } \
                                                         ]
endgroup
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK1 (100 MHz)} Freq {100} Ref_Clk0 {None} Ref_Clk1 {None} Ref_Clk2 {None}}  [get_bd_pins system_ila_2/clk]
regenerate_bd_layout
regenerate_bd_layout -routing
delete_bd_objs [get_bd_nets pf_chb_fifo_reg_debug]
delete_bd_objs [get_bd_cells system_ila_2]
startgroup
connect_bd_net -net pf_chb_fifo_reg_debug [get_bd_pins AXI_TAR_0/pf_chb_fifo_reg_debug]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {pf_chb_fifo_reg_debug }]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_nets pf_chb_fifo_reg_debug] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK1" SYSTEM_ILA "Auto" } \
                                                         ]
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
save_bd_design
report_ip_status -name ip_status 
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
startgroup
delete_bd_objs [get_bd_nets cha_ts_debug]
delete_bd_objs [get_bd_nets pf_of_pend_flg_debug]
delete_bd_objs [get_bd_nets cha_vp_debug]
delete_bd_objs [get_bd_nets pf_cha_pend_flg_debug]
delete_bd_objs [get_bd_nets chb_vp_debug]
delete_bd_objs [get_bd_nets chb_hist]
delete_bd_objs [get_bd_nets cha_hist]
delete_bd_objs [get_bd_nets chb_vp_temp_debug]
delete_bd_objs [get_bd_nets cha_ts_temp_debug]
delete_bd_objs [get_bd_nets chb_ts_temp_debug]
delete_bd_objs [get_bd_nets pf_cha_fifo_reg_debug]
delete_bd_objs [get_bd_nets cha_dr_debug]
delete_bd_objs [get_bd_nets pf_chb_pend_flg_debug]
delete_bd_objs [get_bd_nets pf_rd_ptr_debug]
delete_bd_objs [get_bd_nets chb_dr_debug]
delete_bd_objs [get_bd_nets pf_chb_fifo_reg_debug]
delete_bd_objs [get_bd_nets chb_ts_debug]
delete_bd_objs [get_bd_nets cha_vp_temp_debug]
delete_bd_objs [get_bd_nets pf_wr_ptr_debug]
endgroup
undo
regenerate_bd_layout
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.c_s_axis_s2mm_tdata_width.VALUE_SRC PROPAGATED] [get_bd_cells axi_dma_0]
endgroup
startgroup
set_property -dict [list CONFIG.c_s_axis_s2mm_tdata_width.VALUE_SRC PROPAGATED] [get_bd_cells axi_dma_0]
set_property -dict [list \
  CONFIG.c_include_s2mm {1} \
  CONFIG.c_s2mm_burst_size {256} \
] [get_bd_cells axi_dma_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/tar/adc_dma_bd_wrapper.xsa
