# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Stopwatch.srcs/sources_1/new/FSM_Controller.vhd" \
"../../../../Stopwatch.srcs/sim_1/new/FSM_Controller_TB.vhd" \

# Do not sort compile order
nosort
