Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Nov 18 14:08:19 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   131 |
|    Minimum number of control sets                        |   131 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   131 |
| >= 0 to < 4        |    19 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   107 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             187 |           73 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             408 |           72 |
| Yes          | No                    | No                     |            2927 |          580 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------------------------------+------------------------+------------------+----------------+
| Clock Signal |             Enable Signal             |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+--------------+---------------------------------------+------------------------+------------------+----------------+
|  clk         | fsm9/fsm9_write_en                    |                        |                1 |              2 |
|  clk         | fsm13/out[1]_i_1__25_n_0              |                        |                1 |              2 |
|  clk         | fsm12/out[1]_i_1__26_n_0              |                        |                1 |              2 |
|  clk         | fsm15/out[1]_i_1__23_n_0              |                        |                2 |              2 |
|  clk         | fsm11/out[1]_i_1__27_n_0              |                        |                2 |              2 |
|  clk         | fsm10/out[1]_i_1__28_n_0              |                        |                1 |              2 |
|  clk         | fsm1/out[1]_i_1__22_n_0               |                        |                1 |              2 |
|  clk         | fsm0/fsm0_write_en                    |                        |                1 |              2 |
|  clk         | fsm2/out[1]_i_1__21_n_0               |                        |                1 |              2 |
|  clk         | fsm3/fsm3_write_en                    |                        |                2 |              2 |
|  clk         | fsm4/out[1]_i_1__17_n_0               |                        |                1 |              2 |
|  clk         | fsm5/fsm5_write_en                    |                        |                1 |              2 |
|  clk         | fsm6/out[1]_i_1__16_n_0               |                        |                1 |              2 |
|  clk         | fsm7/fsm7_write_en                    |                        |                1 |              2 |
|  clk         | fsm8/fsm8_write_en                    |                        |                2 |              3 |
|  clk         | fsm17/out[2]_i_1__9_n_0               |                        |                1 |              3 |
|  clk         | fsm/fsm_write_en                      |                        |                2 |              3 |
|  clk         | fsm16/fsm16_write_en                  |                        |                3 |              3 |
|  clk         | fsm14/out[2]_i_1__14_n_0              |                        |                1 |              3 |
|  clk         | cond_stored15/j1_write_en             | cond_stored15/done_reg |                1 |              4 |
|  clk         | i0/i0_write_en                        |                        |                1 |              4 |
|  clk         | fsm15/j2_write_en                     | fsm15/out_reg[1]_2     |                2 |              4 |
|  clk         | fsm17/i4_write_en                     | i4/out[3]_i_1_n_0      |                1 |              4 |
|  clk         | fsm2/i1_write_en                      | fsm2/done_reg_1        |                1 |              4 |
|  clk         | cond_computed0/y11_write_en           |                        |                2 |             32 |
|  clk         | cond_stored8/out_reg[1]_2             |                        |               22 |             32 |
|  clk         | cond_stored8/out_reg[1]_14            |                        |               20 |             32 |
|  clk         | par_done_reg20/y1_read0_0_00_write_en |                        |                7 |             32 |
|  clk         | cond_stored8/out_reg[1]_13            |                        |               22 |             32 |
|  clk         | cond_stored8/out_reg[1]_12            |                        |               25 |             32 |
|  clk         | cond_stored8/out_reg[1]_11            |                        |               23 |             32 |
|  clk         | cond_stored8/out_reg[1]_10            |                        |               22 |             32 |
|  clk         | i4/out_reg[2]_9                       |                        |               22 |             32 |
|  clk         | cond_stored8/out_reg[1]_1             |                        |               24 |             32 |
|  clk         | cond_stored8/out_reg[1]_0             |                        |               19 |             32 |
|  clk         | cond_stored8/out_reg[1]               |                        |               21 |             32 |
|  clk         | par_done_reg36/y2_read0_0_10_write_en |                        |               11 |             32 |
|  clk         | cond_computed6/x21_write_en           |                        |                2 |             32 |
|  clk         | par_done_reg22/y1_read0_0_10_write_en |                        |                7 |             32 |
|  clk         | par_done_reg23/y1_read0_1_10_write_en |                        |               10 |             32 |
|  clk         | cond_computed5/x20_write_en           |                        |                2 |             32 |
|  clk         | cond_computed1/y20_write_en           |                        |                2 |             32 |
|  clk         | cond_computed2/y21_write_en           |                        |                2 |             32 |
|  clk         | par_done_reg37/y2_read0_1_10_write_en |                        |                9 |             32 |
|  clk         | par_done_reg34/y2_read0_0_00_write_en |                        |               10 |             32 |
|  clk         | A_read1_0_00/A_read1_0_00_write_en    |                        |               16 |             32 |
|  clk         | fsm6/tmp_0_10_write_en                |                        |               16 |             32 |
|  clk         | fsm5/tmp_1_00_write_en                |                        |               14 |             32 |
|  clk         | fsm4/tmp_0_00_write_en                |                        |               11 |             32 |
|  clk         | fsm16/out_reg[0]_4[0]                 |                        |                9 |             32 |
|  clk         | fsm16/E[0]                            |                        |               13 |             32 |
|  clk         | fsm14/y2_read0_1_00_write_en          |                        |                9 |             32 |
|  clk         | fsm13/tmp2_1_10_write_en              |                        |                7 |             32 |
|  clk         | fsm12/tmp2_0_10_write_en              |                        |                9 |             32 |
|  clk         | fsm11/tmp2_1_00_write_en              |                        |                7 |             32 |
|  clk         | fsm10/tmp2_0_00_write_en              |                        |                8 |             32 |
|  clk         | cond_stored8/out_reg[1]_3             |                        |               19 |             32 |
|  clk         | A_read0_1_10/A_read0_1_10_write_en    |                        |               19 |             32 |
|  clk         | A_read0_1_00/A_read0_1_00_write_en    |                        |               16 |             32 |
|  clk         | A_read0_0_10/A_read0_0_10_write_en    |                        |               18 |             32 |
|  clk         | fsm7/tmp_1_10_write_en                |                        |               11 |             32 |
|  clk         | cond_stored8/out_reg[1]_9             |                        |               23 |             32 |
|  clk         | cond_stored8/out_reg[1]_8             |                        |               21 |             32 |
|  clk         | cond_stored8/out_reg[1]_7             |                        |               22 |             32 |
|  clk         | cond_stored8/out_reg[1]_6             |                        |               24 |             32 |
|  clk         | cond_stored8/out_reg[1]_5             |                        |               22 |             32 |
|  clk         | cond_stored8/out_reg[1]_4             |                        |               23 |             32 |
|  clk         | fsm8/out_reg[2]_21                    |                        |               19 |             32 |
|  clk         | fsm8/out_reg[2]_34                    |                        |               22 |             32 |
|  clk         | fsm8/out_reg[2]_33                    |                        |               21 |             32 |
|  clk         | fsm8/out_reg[2]_32                    |                        |               22 |             32 |
|  clk         | fsm8/out_reg[2]_31                    |                        |               19 |             32 |
|  clk         | fsm8/out_reg[2]_30                    |                        |               22 |             32 |
|  clk         | fsm8/out_reg[2]_29                    |                        |               22 |             32 |
|  clk         | fsm8/out_reg[2]_28                    |                        |               25 |             32 |
|  clk         | fsm8/out_reg[2]_27                    |                        |               19 |             32 |
|  clk         | fsm8/out_reg[2]_26                    |                        |               22 |             32 |
|  clk         | fsm8/out_reg[2]_25                    |                        |               21 |             32 |
|  clk         | fsm8/out_reg[2]_24                    |                        |               23 |             32 |
|  clk         | fsm8/out_reg[2]_23                    |                        |               19 |             32 |
|  clk         | fsm8/out_reg[2]_22                    |                        |               20 |             32 |
|  clk         | cond_computed/y10_write_en            |                        |                2 |             32 |
|  clk         | fsm8/out_reg[2]_20                    |                        |               19 |             32 |
|  clk         | fsm8/out_reg[2]_19                    |                        |               18 |             32 |
|  clk         | fsm8/out_reg[2]_18                    |                        |               24 |             32 |
|  clk         | fsm8/out_reg[2]_17                    |                        |               19 |             32 |
|  clk         | fsm8/out_reg[2]_16                    |                        |               19 |             32 |
|  clk         | fsm8/out_reg[2]_15                    |                        |               18 |             32 |
|  clk         | fsm8/out_reg[2]_14                    |                        |               22 |             32 |
|  clk         | fsm8/out_reg[2]_13                    |                        |               19 |             32 |
|  clk         | fsm8/out_reg[2]_12                    |                        |               21 |             32 |
|  clk         | fsm8/out_reg[2]_11                    |                        |               22 |             32 |
|  clk         | fsm8/out_reg[2]_10                    |                        |               22 |             32 |
|  clk         | mult_pipe4/E[0]                       |                        |               17 |             32 |
|  clk         | mult_pipe3/E[0]                       |                        |               20 |             32 |
|  clk         | fsm8/out_reg[2]_36                    |                        |               22 |             32 |
|  clk         | i4/out_reg[2]_8                       |                        |               22 |             32 |
|  clk         | i4/out_reg[2]_7                       |                        |               24 |             32 |
|  clk         | i4/out_reg[2]_6                       |                        |               20 |             32 |
|  clk         | i4/out_reg[2]_5                       |                        |               23 |             32 |
|  clk         | i4/out_reg[2]_4                       |                        |               23 |             32 |
|  clk         | i4/out_reg[2]_3                       |                        |               22 |             32 |
|  clk         | i4/out_reg[2]_2                       |                        |               23 |             32 |
|  clk         | i4/out_reg[2]_17                      |                        |               24 |             32 |
|  clk         | i4/out_reg[2]_16                      |                        |               21 |             32 |
|  clk         | i4/out_reg[2]_15                      |                        |               22 |             32 |
|  clk         | i4/out_reg[2]_14                      |                        |               22 |             32 |
|  clk         | i4/out_reg[2]_13                      |                        |               23 |             32 |
|  clk         | i4/out_reg[2]_12                      |                        |               23 |             32 |
|  clk         | i4/out_reg[2]_10                      |                        |               23 |             32 |
|  clk         | fsm8/out_reg[2]_35                    |                        |               21 |             32 |
|  clk         | fsm8/out_reg[2]_5                     |                        |               21 |             32 |
|  clk         | fsm8/out_reg[2]_6                     |                        |               22 |             32 |
|  clk         | fsm8/out_reg[2]_7                     |                        |               18 |             32 |
|  clk         | fsm8/out_reg[2]_8                     |                        |               24 |             32 |
|  clk         | fsm8/out_reg[2]_9                     |                        |               21 |             32 |
|  clk         | fsm8/x10_write_en                     |                        |                2 |             32 |
|  clk         | fsm8/x11_write_en                     |                        |                2 |             32 |
|  clk         | fsm8/y1_read0_1_00_write_en           |                        |               10 |             32 |
|  clk         | mult_pipe2/E[0]                       |                        |               20 |             32 |
|  clk         | mult_pipe1/E[0]                       |                        |               15 |             32 |
|  clk         | i4/out_reg[2]_11                      |                        |               24 |             32 |
|  clk         |                                       | mult_pipe0/p_0_in      |               10 |             51 |
|  clk         |                                       | mult_pipe3/p_0_in      |                8 |             51 |
|  clk         |                                       | mult_pipe2/p_0_in      |                8 |             51 |
|  clk         |                                       | mult_pipe1/p_0_in      |               11 |             51 |
|  clk         |                                       | mult_pipe5/p_0_in      |                6 |             51 |
|  clk         |                                       | mult_pipe6/p_0_in      |                9 |             51 |
|  clk         |                                       | mult_pipe7/p_0_in      |                9 |             51 |
|  clk         |                                       | fsm10/RSTP             |               11 |             51 |
|  clk         |                                       |                        |               73 |            187 |
+--------------+---------------------------------------+------------------------+------------------+----------------+


