Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date             : Wed Sep  8 20:32:53 2021
| Host             : jalapeno running 64-bit Ubuntu 18.04.5 LTS
| Command          : report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
| Design           : system_top
| Device           : xc7z045ffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 4.403 |
| Dynamic (W)              | 4.139 |
| Device Static (W)        | 0.265 |
| Total Off-Chip Power (W) | 0.440 |
| Effective TJA (C/W)      | 1.8   |
| Max Ambient (C)          | 78.0  |
| Junction Temperature (C) | 32.0  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.122 |       51 |       --- |             --- |
| Slice Logic              |     0.137 |    93624 |       --- |             --- |
|   LUT as Logic           |     0.126 |    44423 |    218600 |           20.32 |
|   Register               |     0.003 |    31048 |    437200 |            7.10 |
|   CARRY4                 |     0.003 |     1971 |     54650 |            3.61 |
|   LUT as Distributed RAM |     0.003 |     2108 |     70400 |            2.99 |
|   F7/F8 Muxes            |     0.001 |     2578 |    218600 |            1.18 |
|   LUT as Shift Register  |    <0.001 |      792 |     70400 |            1.13 |
|   Others                 |     0.000 |     1447 |       --- |             --- |
| Signals                  |     0.179 |    74124 |       --- |             --- |
| Block RAM                |     0.064 |     50.5 |       545 |            9.27 |
| MMCM                     |     0.095 |        1 |         8 |           12.50 |
| PLL                      |     0.091 |        1 |         8 |           12.50 |
| DSPs                     |     0.013 |       15 |       900 |            1.67 |
| I/O                      |     1.081 |      118 |       362 |           32.60 |
| PHASER                   |     0.340 |       44 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| PS7                      |     1.572 |        1 |       --- |             --- |
| Static Power             |     0.265 |          |           |                 |
| Total                    |     3.963 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.680 |       0.611 |      0.069 |
| Vccaux    |       1.800 |     0.303 |       0.249 |      0.055 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.001 |       0.000 |      0.001 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.713 |       0.712 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       2.000 |     0.218 |       0.218 |      0.000 |
| Vccbram   |       1.000 |     0.006 |       0.002 |      0.004 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.743 |       0.722 |      0.020 |
| Vccpaux   |       1.800 |     0.084 |       0.074 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco_mio1 |       1.800 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                            | Domain                                                                                                                                                                     | Constraint (ns) |
+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_pll_i                                                                                                                        | memctl/phy/u_ddr3_infrastructure/clk_pll_i                                                                                                                                 |            10.0 |
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK                                                                | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/DRCK                                                                                                                                   |            30.0 |
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE                                                              | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/UPDATE                                                                                                                                 |            60.0 |
| freq_refclk                                                                                                                      | memctl/phy/u_ddr3_infrastructure/freq_refclk                                                                                                                               |             2.5 |
| iserdes_clkdiv                                                                                                                   | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |             5.0 |
| iserdes_clkdiv_1                                                                                                                 | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv                                 |             5.0 |
| iserdes_clkdiv_2                                                                                                                 | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |             5.0 |
| iserdes_clkdiv_3                                                                                                                 | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |             5.0 |
| iserdes_clkdiv_4                                                                                                                 | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |             5.0 |
| iserdes_clkdiv_5                                                                                                                 | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv                                 |             5.0 |
| iserdes_clkdiv_6                                                                                                                 | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |             5.0 |
| iserdes_clkdiv_7                                                                                                                 | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv                                 |             5.0 |
| mem_refclk                                                                                                                       | memctl/phy/u_ddr3_infrastructure/mem_refclk                                                                                                                                |             2.5 |
| mmcm_ps_clk_bufg_in                                                                                                              | memctl/phy/u_ddr3_infrastructure/mmcm_ps_clk_bufg_in                                                                                                                       |            20.0 |
| oserdes_clk                                                                                                                      | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             2.5 |
| oserdes_clk_1                                                                                                                    | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             2.5 |
| oserdes_clk_10                                                                                                                   | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             2.5 |
| oserdes_clk_2                                                                                                                    | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             2.5 |
| oserdes_clk_3                                                                                                                    | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             2.5 |
| oserdes_clk_4                                                                                                                    | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             2.5 |
| oserdes_clk_5                                                                                                                    | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             2.5 |
| oserdes_clk_6                                                                                                                    | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             2.5 |
| oserdes_clk_7                                                                                                                    | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             2.5 |
| oserdes_clk_8                                                                                                                    | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             2.5 |
| oserdes_clk_9                                                                                                                    | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             2.5 |
| oserdes_clkdiv                                                                                                                   | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_1                                                                                                                 | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_10                                                                                                                | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_2                                                                                                                 | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_3                                                                                                                 | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_4                                                                                                                 | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |            10.0 |
| oserdes_clkdiv_5                                                                                                                 | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |            10.0 |
| oserdes_clkdiv_6                                                                                                                 | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |            10.0 |
| oserdes_clkdiv_7                                                                                                                 | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_8                                                                                                                 | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_9                                                                                                                 | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             5.0 |
| phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.5 |
| phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.5 |
| phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.5 |
| phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.5 |
| phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.5 |
| phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.5 |
| phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.5 |
| phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.5 |
| pll_clk3_out                                                                                                                     | memctl/phy/u_ddr3_infrastructure/pll_clk3_out                                                                                                                              |            10.0 |
| pll_clkfbout                                                                                                                     | memctl/phy/u_ddr3_infrastructure/pll_clkfbout                                                                                                                              |             5.0 |
| sync_pulse                                                                                                                       | memctl/phy/u_ddr3_infrastructure/sync_pulse                                                                                                                                |            40.0 |
| sys_clk_p                                                                                                                        | sys_clk_p                                                                                                                                                                  |             5.0 |
+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                                                | Power (W) |
+-------------------------------------------------------------------------------------------------------------------------------------+-----------+
| system_top                                                                                                                          |     3.698 |
|   axixbar                                                                                                                           |     0.005 |
|     inst                                                                                                                            |     0.005 |
|       gen_samd.crossbar_samd                                                                                                        |     0.005 |
|         addr_arbiter_ar                                                                                                             |    <0.001 |
|         addr_arbiter_aw                                                                                                             |    <0.001 |
|         gen_decerr_slave.decerr_slave_inst                                                                                          |    <0.001 |
|         gen_master_slots[0].reg_slice_mi                                                                                            |    <0.001 |
|           b_pipe                                                                                                                    |    <0.001 |
|           r_pipe                                                                                                                    |    <0.001 |
|         gen_master_slots[1].reg_slice_mi                                                                                            |    <0.001 |
|           b_pipe                                                                                                                    |    <0.001 |
|           r_pipe                                                                                                                    |    <0.001 |
|         gen_master_slots[2].reg_slice_mi                                                                                            |    <0.001 |
|           b_pipe                                                                                                                    |    <0.001 |
|           r_pipe                                                                                                                    |    <0.001 |
|         gen_slave_slots[0].gen_si_read.si_transactor_ar                                                                             |    <0.001 |
|         gen_slave_slots[0].gen_si_write.si_transactor_aw                                                                            |    <0.001 |
|         gen_slave_slots[0].gen_si_write.splitter_aw_si                                                                              |    <0.001 |
|         gen_slave_slots[0].gen_si_write.wdata_router_w                                                                              |    <0.001 |
|           wrouter_aw_fifo                                                                                                           |    <0.001 |
|             gen_srls[0].gen_rep[0].srl_nx1                                                                                          |    <0.001 |
|             gen_srls[0].gen_rep[1].srl_nx1                                                                                          |    <0.001 |
|         splitter_aw_mi                                                                                                              |    <0.001 |
|   dbg_hub                                                                                                                           |     0.003 |
|     inst                                                                                                                            |     0.003 |
|       CORE_XSDB.UUT_MASTER                                                                                                          |     0.002 |
|         U_ICON_INTERFACE                                                                                                            |     0.002 |
|           U_CMD1                                                                                                                    |    <0.001 |
|           U_CMD2                                                                                                                    |    <0.001 |
|           U_CMD3                                                                                                                    |    <0.001 |
|           U_CMD4                                                                                                                    |    <0.001 |
|           U_CMD5                                                                                                                    |    <0.001 |
|           U_CMD6_RD                                                                                                                 |    <0.001 |
|             U_RD_FIFO                                                                                                               |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst                                                                                 |    <0.001 |
|                 inst_fifo_gen                                                                                                       |    <0.001 |
|                   gconvfifo.rf                                                                                                      |    <0.001 |
|                     grf.rf                                                                                                          |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                                                    |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                                                                  |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                                                                  |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                                                                  |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                                                                  |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                      |    <0.001 |
|                         gr1.rfwft                                                                                                   |    <0.001 |
|                         gras.rsts                                                                                                   |    <0.001 |
|                         rpntr                                                                                                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                      |    <0.001 |
|                         gwas.wsts                                                                                                   |    <0.001 |
|                         wpntr                                                                                                       |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                                         |    <0.001 |
|                         gdm.dm                                                                                                      |    <0.001 |
|                           RAM_reg_0_15_0_5                                                                                          |    <0.001 |
|                           RAM_reg_0_15_12_15                                                                                        |    <0.001 |
|                           RAM_reg_0_15_6_11                                                                                         |    <0.001 |
|                       rstblk                                                                                                        |    <0.001 |
|           U_CMD6_WR                                                                                                                 |    <0.001 |
|             U_WR_FIFO                                                                                                               |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst                                                                                 |    <0.001 |
|                 inst_fifo_gen                                                                                                       |    <0.001 |
|                   gconvfifo.rf                                                                                                      |    <0.001 |
|                     grf.rf                                                                                                          |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                                                    |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                                                                  |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                                                                  |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                                                                  |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                                                                  |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                      |    <0.001 |
|                         gras.rsts                                                                                                   |    <0.001 |
|                         rpntr                                                                                                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                      |    <0.001 |
|                         gwas.wsts                                                                                                   |    <0.001 |
|                         wpntr                                                                                                       |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                                         |    <0.001 |
|                         gdm.dm                                                                                                      |    <0.001 |
|                           RAM_reg_0_15_0_5                                                                                          |    <0.001 |
|                           RAM_reg_0_15_12_15                                                                                        |    <0.001 |
|                           RAM_reg_0_15_6_11                                                                                         |    <0.001 |
|                       rstblk                                                                                                        |    <0.001 |
|           U_CMD7_CTL                                                                                                                |    <0.001 |
|           U_CMD7_STAT                                                                                                               |    <0.001 |
|           U_STATIC_STATUS                                                                                                           |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                                                                                   |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                                                                              |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                                                                                       |    <0.001 |
|           U_RD_ABORT_FLAG                                                                                                           |    <0.001 |
|           U_RD_REQ_FLAG                                                                                                             |    <0.001 |
|           U_TIMER                                                                                                                   |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                                                               |    <0.001 |
|       CORE_XSDB.U_ICON                                                                                                              |    <0.001 |
|         U_CMD                                                                                                                       |    <0.001 |
|         U_STAT                                                                                                                      |    <0.001 |
|         U_SYNC                                                                                                                      |    <0.001 |
|       N_EXT_BSCAN.bscan_inst                                                                                                        |    <0.001 |
|   ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5                                     |    <0.001 |
|   ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17                                   |    <0.001 |
|   ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23                                   |    <0.001 |
|   ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29                                   |    <0.001 |
|   ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35                                   |    <0.001 |
|   ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41                                   |    <0.001 |
|   ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47                                   |    <0.001 |
|   ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53                                   |    <0.001 |
|   ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59                                   |    <0.001 |
|   ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65                                   |    <0.001 |
|   ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11                                    |    <0.001 |
|   ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77                                   |    <0.001 |
|   ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_78_79                                   |    <0.001 |
|   ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5                                                |    <0.001 |
|   ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17                                              |    <0.001 |
|   ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23                                              |    <0.001 |
|   ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29                                              |    <0.001 |
|   ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35                                              |    <0.001 |
|   ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41                                              |    <0.001 |
|   ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47                                              |    <0.001 |
|   ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53                                              |    <0.001 |
|   ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59                                              |    <0.001 |
|   ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65                                              |    <0.001 |
|   ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71                                              |    <0.001 |
|   ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11                                               |    <0.001 |
|   ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77                                              |    <0.001 |
|   ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79                                              |    <0.001 |
|   ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5                                                |    <0.001 |
|   ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17                                              |    <0.001 |
|   ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23                                              |    <0.001 |
|   ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29                                              |    <0.001 |
|   ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35                                              |    <0.001 |
|   ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41                                              |    <0.001 |
|   ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47                                              |    <0.001 |
|   ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53                                              |    <0.001 |
|   ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59                                              |    <0.001 |
|   ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65                                              |    <0.001 |
|   ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11                                               |    <0.001 |
|   ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17                                              |    <0.001 |
|   ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23                                              |    <0.001 |
|   ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35                                              |    <0.001 |
|   ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47                                              |    <0.001 |
|   ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53                                              |    <0.001 |
|   ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59                                              |    <0.001 |
|   ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65                                              |    <0.001 |
|   ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71                                              |    <0.001 |
|   ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11                                               |    <0.001 |
|   ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77                                              |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5   |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17 |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23 |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29 |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53 |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59 |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11  |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77 |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_78_79 |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5              |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17            |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23            |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29            |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35            |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41            |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47            |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53            |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59            |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65            |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71            |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11             |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77            |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79            |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17 |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23 |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29 |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53 |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59 |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11  |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77 |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_78_79 |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5              |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17            |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23            |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29            |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35            |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41            |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47            |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53            |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59            |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65            |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71            |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11             |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77            |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79            |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5   |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17 |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23 |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29 |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59 |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11  |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5              |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17            |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23            |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29            |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35            |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41            |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47            |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53            |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59            |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65            |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71            |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11             |    <0.001 |
|   ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79            |    <0.001 |
|   memctl                                                                                                                            |     1.717 |
|     mem_ctl_top                                                                                                                     |     0.028 |
|       amc                                                                                                                           |     0.006 |
|       crf                                                                                                                           |     0.002 |
|       imoc                                                                                                                          |     0.002 |
|         rngfifo                                                                                                                     |     0.002 |
|           U0                                                                                                                        |     0.002 |
|             inst_fifo_gen                                                                                                           |     0.002 |
|               gconvfifo.rf                                                                                                          |     0.002 |
|                 grf.rf                                                                                                              |     0.002 |
|                   gntv_or_sync_fifo.gcx.clkx                                                                                        |    <0.001 |
|                     gsync_stage[1].rd_stg_inst                                                                                      |    <0.001 |
|                     gsync_stage[1].wr_stg_inst                                                                                      |    <0.001 |
|                     gsync_stage[2].rd_stg_inst                                                                                      |    <0.001 |
|                     gsync_stage[2].wr_stg_inst                                                                                      |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                                                          |    <0.001 |
|                     gr1.gr1_int.rfwft                                                                                               |    <0.001 |
|                     gras.grdc1.rdc                                                                                                  |    <0.001 |
|                     gras.rsts                                                                                                       |    <0.001 |
|                     rpntr                                                                                                           |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                                                          |    <0.001 |
|                     gwas.wsts                                                                                                       |    <0.001 |
|                       c1                                                                                                            |    <0.001 |
|                       c2                                                                                                            |    <0.001 |
|                     wpntr                                                                                                           |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                                                             |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                                                                        |    <0.001 |
|                       inst_blk_mem_gen                                                                                              |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                                                        |    <0.001 |
|                           valid.cstr                                                                                                |    <0.001 |
|                             ramloop[0].ram.r                                                                                        |    <0.001 |
|                               prim_noinit.ram                                                                                       |    <0.001 |
|                   rstblk                                                                                                            |    <0.001 |
|       phy_conv                                                                                                                      |    <0.001 |
|       poc                                                                                                                           |     0.002 |
|       rmf                                                                                                                           |    <0.001 |
|         U0                                                                                                                          |    <0.001 |
|           inst_fifo_gen                                                                                                             |    <0.001 |
|             gconvfifo.rf                                                                                                            |    <0.001 |
|               grf.rf                                                                                                                |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                                                            |    <0.001 |
|                   gr1.gr1_int.rfwft                                                                                                 |    <0.001 |
|                   grss.rsts                                                                                                         |    <0.001 |
|                   rpntr                                                                                                             |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                                                            |    <0.001 |
|                   gwss.wsts                                                                                                         |    <0.001 |
|                   wpntr                                                                                                             |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                                                               |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                                                                          |    <0.001 |
|                     inst_blk_mem_gen                                                                                                |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                                                          |    <0.001 |
|                         valid.cstr                                                                                                  |    <0.001 |
|                           ramloop[0].ram.r                                                                                          |    <0.001 |
|                             prim_noinit.ram                                                                                         |    <0.001 |
|       scd                                                                                                                           |     0.012 |
|         apa_sched                                                                                                                   |     0.002 |
|         cdt                                                                                                                         |     0.005 |
|           gencounters[0].tras_ctr                                                                                                   |    <0.001 |
|           gencounters[0].trc_ctr                                                                                                    |    <0.001 |
|           gencounters[0].trcd_ctr                                                                                                   |    <0.001 |
|           gencounters[0].trp_ctr                                                                                                    |    <0.001 |
|           gencounters[0].trtp_ctr                                                                                                   |    <0.001 |
|           gencounters[0].twr_ctr                                                                                                    |    <0.001 |
|           gencounters[1].tras_ctr                                                                                                   |    <0.001 |
|           gencounters[1].trc_ctr                                                                                                    |    <0.001 |
|           gencounters[1].trcd_ctr                                                                                                   |    <0.001 |
|           gencounters[1].trp_ctr                                                                                                    |    <0.001 |
|           gencounters[1].trtp_ctr                                                                                                   |    <0.001 |
|           gencounters[1].twr_ctr                                                                                                    |    <0.001 |
|           gencounters[2].tras_ctr                                                                                                   |    <0.001 |
|           gencounters[2].trc_ctr                                                                                                    |    <0.001 |
|           gencounters[2].trcd_ctr                                                                                                   |    <0.001 |
|           gencounters[2].trp_ctr                                                                                                    |    <0.001 |
|           gencounters[2].trtp_ctr                                                                                                   |    <0.001 |
|           gencounters[2].twr_ctr                                                                                                    |    <0.001 |
|           gencounters[3].tras_ctr                                                                                                   |    <0.001 |
|           gencounters[3].trc_ctr                                                                                                    |    <0.001 |
|           gencounters[3].trcd_ctr                                                                                                   |    <0.001 |
|           gencounters[3].trp_ctr                                                                                                    |    <0.001 |
|           gencounters[3].trtp_ctr                                                                                                   |    <0.001 |
|           gencounters[3].twr_ctr                                                                                                    |    <0.001 |
|           gencounters[4].tras_ctr                                                                                                   |    <0.001 |
|           gencounters[4].trc_ctr                                                                                                    |    <0.001 |
|           gencounters[4].trcd_ctr                                                                                                   |    <0.001 |
|           gencounters[4].trp_ctr                                                                                                    |    <0.001 |
|           gencounters[4].trtp_ctr                                                                                                   |    <0.001 |
|           gencounters[4].twr_ctr                                                                                                    |    <0.001 |
|           gencounters[5].tras_ctr                                                                                                   |    <0.001 |
|           gencounters[5].trc_ctr                                                                                                    |    <0.001 |
|           gencounters[5].trcd_ctr                                                                                                   |    <0.001 |
|           gencounters[5].trp_ctr                                                                                                    |    <0.001 |
|           gencounters[5].trtp_ctr                                                                                                   |    <0.001 |
|           gencounters[5].twr_ctr                                                                                                    |    <0.001 |
|           gencounters[6].tras_ctr                                                                                                   |    <0.001 |
|           gencounters[6].trc_ctr                                                                                                    |    <0.001 |
|           gencounters[6].trcd_ctr                                                                                                   |    <0.001 |
|           gencounters[6].trp_ctr                                                                                                    |    <0.001 |
|           gencounters[6].trtp_ctr                                                                                                   |    <0.001 |
|           gencounters[6].twr_ctr                                                                                                    |    <0.001 |
|           gencounters[7].tras_ctr                                                                                                   |    <0.001 |
|           gencounters[7].trc_ctr                                                                                                    |    <0.001 |
|           gencounters[7].trcd_ctr                                                                                                   |    <0.001 |
|           gencounters[7].trp_ctr                                                                                                    |    <0.001 |
|           gencounters[7].trtp_ctr                                                                                                   |    <0.001 |
|           gencounters[7].twr_ctr                                                                                                    |    <0.001 |
|           tccd_ctr                                                                                                                  |    <0.001 |
|           trfc_ctr                                                                                                                  |    <0.001 |
|           trrd_ctr                                                                                                                  |    <0.001 |
|           twtr_ctr                                                                                                                  |     0.001 |
|         rlrd_sched                                                                                                                  |     0.003 |
|       wdf                                                                                                                           |     0.003 |
|         U0                                                                                                                          |     0.003 |
|           inst_fifo_gen                                                                                                             |     0.003 |
|             gconvfifo.rf                                                                                                            |     0.003 |
|               gbi.bi                                                                                                                |     0.003 |
|                 g7ser_birst.rstbt                                                                                                   |    <0.001 |
|                 v7_bi_fifo.fblk                                                                                                     |     0.003 |
|                   gextw[10].gnll_fifo.inst_extd                                                                                     |    <0.001 |
|                     gonep.inst_prim                                                                                                 |    <0.001 |
|                   gextw[11].gnll_fifo.inst_extd                                                                                     |    <0.001 |
|                     gonep.inst_prim                                                                                                 |    <0.001 |
|                   gextw[12].gnll_fifo.inst_extd                                                                                     |    <0.001 |
|                     gonep.inst_prim                                                                                                 |    <0.001 |
|                   gextw[13].gnll_fifo.inst_extd                                                                                     |    <0.001 |
|                     gonep.inst_prim                                                                                                 |    <0.001 |
|                   gextw[14].gnll_fifo.inst_extd                                                                                     |    <0.001 |
|                     gonep.inst_prim                                                                                                 |    <0.001 |
|                   gextw[15].gnll_fifo.inst_extd                                                                                     |    <0.001 |
|                     gonep.inst_prim                                                                                                 |    <0.001 |
|                   gextw[1].gnll_fifo.inst_extd                                                                                      |    <0.001 |
|                     gonep.inst_prim                                                                                                 |    <0.001 |
|                   gextw[2].gnll_fifo.inst_extd                                                                                      |    <0.001 |
|                     gonep.inst_prim                                                                                                 |    <0.001 |
|                   gextw[3].gnll_fifo.inst_extd                                                                                      |    <0.001 |
|                     gonep.inst_prim                                                                                                 |    <0.001 |
|                   gextw[4].gnll_fifo.inst_extd                                                                                      |    <0.001 |
|                     gonep.inst_prim                                                                                                 |    <0.001 |
|                   gextw[5].gnll_fifo.inst_extd                                                                                      |    <0.001 |
|                     gonep.inst_prim                                                                                                 |    <0.001 |
|                   gextw[6].gnll_fifo.inst_extd                                                                                      |    <0.001 |
|                     gonep.inst_prim                                                                                                 |    <0.001 |
|                   gextw[7].gnll_fifo.inst_extd                                                                                      |    <0.001 |
|                     gonep.inst_prim                                                                                                 |    <0.001 |
|                   gextw[8].gnll_fifo.inst_extd                                                                                      |    <0.001 |
|                     gonep.inst_prim                                                                                                 |    <0.001 |
|                   gextw[9].gnll_fifo.inst_extd                                                                                      |    <0.001 |
|                     gonep.inst_prim                                                                                                 |    <0.001 |
|       wmf                                                                                                                           |    <0.001 |
|         U0                                                                                                                          |    <0.001 |
|           inst_fifo_gen                                                                                                             |    <0.001 |
|             gconvfifo.rf                                                                                                            |    <0.001 |
|               gbi.bi                                                                                                                |    <0.001 |
|                 g7ser_birst.rstbt                                                                                                   |    <0.001 |
|                 v7_bi_fifo.fblk                                                                                                     |    <0.001 |
|                   gextw[1].gnll_fifo.inst_extd                                                                                      |    <0.001 |
|                     gonep.inst_prim                                                                                                 |    <0.001 |
|                   gextw[2].gnll_fifo.inst_extd                                                                                      |    <0.001 |
|                     gonep.inst_prim                                                                                                 |    <0.001 |
|     phy                                                                                                                             |     1.689 |
|       ddr_phy_top0                                                                                                                  |     1.486 |
|         u_ddr_calib_top                                                                                                             |     0.046 |
|           ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl                                                                               |     0.007 |
|           ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                                                                         |     0.007 |
|           dqsfind_calib_right.u_ddr_phy_dqs_found_cal                                                                               |     0.001 |
|           mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                                                                                 |    <0.001 |
|           mb_wrlvl_inst.u_ddr_phy_wrlvl                                                                                             |     0.006 |
|           oclk_calib.u_ddr_phy_oclkdelay_cal                                                                                        |     0.009 |
|             u_ocd_cntlr                                                                                                             |    <0.001 |
|             u_ocd_data                                                                                                              |    <0.001 |
|             u_ocd_edge                                                                                                              |    <0.001 |
|             u_ocd_lim                                                                                                               |     0.002 |
|             u_ocd_mux                                                                                                               |    <0.001 |
|             u_ocd_po_cntlr                                                                                                          |     0.001 |
|             u_ocd_samp                                                                                                              |    <0.001 |
|             u_poc                                                                                                                   |     0.004 |
|               u_edge_center                                                                                                         |    <0.001 |
|               u_edge_left                                                                                                           |    <0.001 |
|               u_edge_right                                                                                                          |    <0.001 |
|               u_poc_meta                                                                                                            |     0.002 |
|               u_poc_tap_base                                                                                                        |     0.001 |
|           u_ddr_phy_init                                                                                                            |     0.010 |
|           u_ddr_phy_wrcal                                                                                                           |     0.004 |
|           u_ddr_prbs_gen                                                                                                            |     0.001 |
|         u_ddr_mc_phy_wrapper                                                                                                        |     1.440 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[0].u_iobuf_dq                                                                                |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[10].u_iobuf_dq                                                                               |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[11].u_iobuf_dq                                                                               |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[12].u_iobuf_dq                                                                               |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[13].u_iobuf_dq                                                                               |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[14].u_iobuf_dq                                                                               |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[15].u_iobuf_dq                                                                               |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[16].u_iobuf_dq                                                                               |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[17].u_iobuf_dq                                                                               |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[18].u_iobuf_dq                                                                               |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[19].u_iobuf_dq                                                                               |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[1].u_iobuf_dq                                                                                |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[20].u_iobuf_dq                                                                               |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[21].u_iobuf_dq                                                                               |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[22].u_iobuf_dq                                                                               |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[23].u_iobuf_dq                                                                               |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[24].u_iobuf_dq                                                                               |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[25].u_iobuf_dq                                                                               |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[26].u_iobuf_dq                                                                               |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[27].u_iobuf_dq                                                                               |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[28].u_iobuf_dq                                                                               |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[29].u_iobuf_dq                                                                               |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[2].u_iobuf_dq                                                                                |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[30].u_iobuf_dq                                                                               |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[31].u_iobuf_dq                                                                               |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[32].u_iobuf_dq                                                                               |     0.010 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[33].u_iobuf_dq                                                                               |     0.010 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[34].u_iobuf_dq                                                                               |     0.010 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[35].u_iobuf_dq                                                                               |     0.010 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[36].u_iobuf_dq                                                                               |     0.010 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[37].u_iobuf_dq                                                                               |     0.010 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[38].u_iobuf_dq                                                                               |     0.010 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[39].u_iobuf_dq                                                                               |     0.010 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[3].u_iobuf_dq                                                                                |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[40].u_iobuf_dq                                                                               |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[41].u_iobuf_dq                                                                               |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[42].u_iobuf_dq                                                                               |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[43].u_iobuf_dq                                                                               |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[44].u_iobuf_dq                                                                               |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[45].u_iobuf_dq                                                                               |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[46].u_iobuf_dq                                                                               |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[47].u_iobuf_dq                                                                               |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[48].u_iobuf_dq                                                                               |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[49].u_iobuf_dq                                                                               |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[4].u_iobuf_dq                                                                                |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[50].u_iobuf_dq                                                                               |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[51].u_iobuf_dq                                                                               |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[52].u_iobuf_dq                                                                               |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[53].u_iobuf_dq                                                                               |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[54].u_iobuf_dq                                                                               |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[55].u_iobuf_dq                                                                               |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[56].u_iobuf_dq                                                                               |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[57].u_iobuf_dq                                                                               |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[58].u_iobuf_dq                                                                               |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[59].u_iobuf_dq                                                                               |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[5].u_iobuf_dq                                                                                |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[60].u_iobuf_dq                                                                               |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[61].u_iobuf_dq                                                                               |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[62].u_iobuf_dq                                                                               |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[63].u_iobuf_dq                                                                               |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[6].u_iobuf_dq                                                                                |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[7].u_iobuf_dq                                                                                |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[8].u_iobuf_dq                                                                                |     0.009 |
|           gen_dq_iobuf_HP.gen_dq_iobuf[9].u_iobuf_dq                                                                                |     0.009 |
|           gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iddr_edge_det                                                            |    <0.001 |
|           gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs                                                                |     0.017 |
|             OBUFTDS                                                                                                                 |     0.003 |
|           gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iddr_edge_det                                                            |    <0.001 |
|           gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs                                                                |     0.017 |
|             OBUFTDS                                                                                                                 |     0.003 |
|           gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iddr_edge_det                                                            |    <0.001 |
|           gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iobuf_dqs                                                                |     0.017 |
|             OBUFTDS                                                                                                                 |     0.003 |
|           gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iddr_edge_det                                                            |    <0.001 |
|           gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iobuf_dqs                                                                |     0.017 |
|             OBUFTDS                                                                                                                 |     0.003 |
|           gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_dqs_diff.u_iddr_edge_det                                                            |    <0.001 |
|           gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_dqs_diff.u_iobuf_dqs                                                                |     0.018 |
|             OBUFTDS                                                                                                                 |     0.003 |
|           gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_dqs_diff.u_iddr_edge_det                                                            |    <0.001 |
|           gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_dqs_diff.u_iobuf_dqs                                                                |     0.017 |
|             OBUFTDS                                                                                                                 |     0.003 |
|           gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_dqs_diff.u_iddr_edge_det                                                            |    <0.001 |
|           gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_dqs_diff.u_iobuf_dqs                                                                |     0.017 |
|             OBUFTDS                                                                                                                 |     0.003 |
|           gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_dqs_diff.u_iddr_edge_det                                                            |    <0.001 |
|           gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_dqs_diff.u_iobuf_dqs                                                                |     0.017 |
|             OBUFTDS                                                                                                                 |     0.003 |
|           u_ddr_mc_phy                                                                                                              |     0.645 |
|             ddr_phy_4lanes_0.u_ddr_phy_4lanes                                                                                       |     0.212 |
|               ddr_byte_lane_A.ddr_byte_lane_A                                                                                       |     0.061 |
|                 ddr_byte_group_io                                                                                                   |     0.034 |
|                 dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                                       |     0.003 |
|                 of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                   |    <0.001 |
|               ddr_byte_lane_B.ddr_byte_lane_B                                                                                       |     0.058 |
|                 ddr_byte_group_io                                                                                                   |     0.034 |
|                 dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                                       |    <0.001 |
|                 of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                   |    <0.001 |
|               ddr_byte_lane_C.ddr_byte_lane_C                                                                                       |     0.059 |
|                 ddr_byte_group_io                                                                                                   |     0.034 |
|                 dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                                       |     0.001 |
|                 of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                   |    <0.001 |
|             ddr_phy_4lanes_1.u_ddr_phy_4lanes                                                                                       |     0.161 |
|               ddr_byte_lane_A.ddr_byte_lane_A                                                                                       |     0.059 |
|                 ddr_byte_group_io                                                                                                   |     0.034 |
|                 dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                                       |     0.001 |
|                 of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                   |    <0.001 |
|               ddr_byte_lane_B.ddr_byte_lane_B                                                                                       |     0.020 |
|                 ddr_byte_group_io                                                                                                   |    <0.001 |
|                 of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                   |    <0.001 |
|               ddr_byte_lane_C.ddr_byte_lane_C                                                                                       |     0.028 |
|                 ddr_byte_group_io                                                                                                   |    <0.001 |
|                 ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf                                                                           |     0.008 |
|                 of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                   |    <0.001 |
|                   mem_reg_0_15_30_35                                                                                                |    <0.001 |
|                   mem_reg_0_15_36_41                                                                                                |    <0.001 |
|                   mem_reg_0_15_42_47                                                                                                |    <0.001 |
|                   mem_reg_0_15_48_53                                                                                                |    <0.001 |
|                   mem_reg_0_15_54_59                                                                                                |    <0.001 |
|                   mem_reg_0_15_60_65                                                                                                |    <0.001 |
|                   mem_reg_0_15_66_71                                                                                                |    <0.001 |
|                   mem_reg_0_15_6_11                                                                                                 |    <0.001 |
|                   mem_reg_0_15_72_77                                                                                                |    <0.001 |
|               ddr_byte_lane_D.ddr_byte_lane_D                                                                                       |     0.019 |
|                 ddr_byte_group_io                                                                                                   |    <0.001 |
|                 of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                   |    <0.001 |
|             ddr_phy_4lanes_2.u_ddr_phy_4lanes                                                                                       |     0.271 |
|               ddr_byte_lane_A.ddr_byte_lane_A                                                                                       |     0.060 |
|                 ddr_byte_group_io                                                                                                   |     0.034 |
|                 dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                                       |     0.002 |
|                   mem_reg_0_3_0_5                                                                                                   |    <0.001 |
|                   mem_reg_0_3_12_17                                                                                                 |    <0.001 |
|                   mem_reg_0_3_18_23                                                                                                 |    <0.001 |
|                   mem_reg_0_3_24_29                                                                                                 |    <0.001 |
|                   mem_reg_0_3_30_35                                                                                                 |    <0.001 |
|                   mem_reg_0_3_36_41                                                                                                 |    <0.001 |
|                   mem_reg_0_3_48_53                                                                                                 |    <0.001 |
|                   mem_reg_0_3_54_59                                                                                                 |    <0.001 |
|                   mem_reg_0_3_60_65                                                                                                 |    <0.001 |
|                   mem_reg_0_3_6_11                                                                                                  |    <0.001 |
|                   mem_reg_0_3_72_77                                                                                                 |    <0.001 |
|                   mem_reg_0_3_78_79                                                                                                 |    <0.001 |
|                 of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                   |    <0.001 |
|                   mem_reg_0_15_0_5                                                                                                  |    <0.001 |
|                   mem_reg_0_15_12_17                                                                                                |    <0.001 |
|                   mem_reg_0_15_18_23                                                                                                |    <0.001 |
|                   mem_reg_0_15_24_29                                                                                                |    <0.001 |
|                   mem_reg_0_15_30_35                                                                                                |    <0.001 |
|                   mem_reg_0_15_36_41                                                                                                |    <0.001 |
|                   mem_reg_0_15_42_47                                                                                                |    <0.001 |
|                   mem_reg_0_15_48_53                                                                                                |    <0.001 |
|                   mem_reg_0_15_54_59                                                                                                |    <0.001 |
|                   mem_reg_0_15_60_65                                                                                                |    <0.001 |
|                   mem_reg_0_15_66_71                                                                                                |    <0.001 |
|                   mem_reg_0_15_6_11                                                                                                 |    <0.001 |
|                   mem_reg_0_15_72_77                                                                                                |    <0.001 |
|                   mem_reg_0_15_78_79                                                                                                |    <0.001 |
|               ddr_byte_lane_B.ddr_byte_lane_B                                                                                       |     0.060 |
|                 ddr_byte_group_io                                                                                                   |     0.034 |
|                 dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                                       |     0.002 |
|                   mem_reg_0_3_0_5                                                                                                   |    <0.001 |
|                   mem_reg_0_3_12_17                                                                                                 |    <0.001 |
|                   mem_reg_0_3_18_23                                                                                                 |    <0.001 |
|                   mem_reg_0_3_24_29                                                                                                 |    <0.001 |
|                   mem_reg_0_3_30_35                                                                                                 |    <0.001 |
|                   mem_reg_0_3_36_41                                                                                                 |    <0.001 |
|                   mem_reg_0_3_42_47                                                                                                 |    <0.001 |
|                   mem_reg_0_3_48_53                                                                                                 |    <0.001 |
|                   mem_reg_0_3_54_59                                                                                                 |    <0.001 |
|                   mem_reg_0_3_60_65                                                                                                 |    <0.001 |
|                   mem_reg_0_3_66_71                                                                                                 |    <0.001 |
|                   mem_reg_0_3_6_11                                                                                                  |    <0.001 |
|                 of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                   |    <0.001 |
|                   mem_reg_0_15_0_5                                                                                                  |    <0.001 |
|                   mem_reg_0_15_12_17                                                                                                |    <0.001 |
|                   mem_reg_0_15_18_23                                                                                                |    <0.001 |
|                   mem_reg_0_15_24_29                                                                                                |    <0.001 |
|                   mem_reg_0_15_30_35                                                                                                |    <0.001 |
|                   mem_reg_0_15_36_41                                                                                                |    <0.001 |
|                   mem_reg_0_15_42_47                                                                                                |    <0.001 |
|                   mem_reg_0_15_48_53                                                                                                |    <0.001 |
|                   mem_reg_0_15_54_59                                                                                                |    <0.001 |
|                   mem_reg_0_15_60_65                                                                                                |    <0.001 |
|                   mem_reg_0_15_66_71                                                                                                |    <0.001 |
|                   mem_reg_0_15_6_11                                                                                                 |    <0.001 |
|                   mem_reg_0_15_78_79                                                                                                |    <0.001 |
|               ddr_byte_lane_C.ddr_byte_lane_C                                                                                       |     0.059 |
|                 ddr_byte_group_io                                                                                                   |     0.034 |
|                 dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                                       |    <0.001 |
|                   mem_reg_0_3_0_5                                                                                                   |    <0.001 |
|                   mem_reg_0_3_12_17                                                                                                 |    <0.001 |
|                   mem_reg_0_3_18_23                                                                                                 |    <0.001 |
|                   mem_reg_0_3_24_29                                                                                                 |    <0.001 |
|                   mem_reg_0_3_30_35                                                                                                 |    <0.001 |
|                   mem_reg_0_3_36_41                                                                                                 |    <0.001 |
|                   mem_reg_0_3_42_47                                                                                                 |    <0.001 |
|                   mem_reg_0_3_48_53                                                                                                 |    <0.001 |
|                   mem_reg_0_3_54_59                                                                                                 |    <0.001 |
|                   mem_reg_0_3_60_65                                                                                                 |    <0.001 |
|                   mem_reg_0_3_6_11                                                                                                  |    <0.001 |
|                 of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                   |    <0.001 |
|                   mem_reg_0_15_0_5                                                                                                  |    <0.001 |
|                   mem_reg_0_15_12_17                                                                                                |    <0.001 |
|                   mem_reg_0_15_18_23                                                                                                |    <0.001 |
|                   mem_reg_0_15_24_29                                                                                                |    <0.001 |
|                   mem_reg_0_15_30_35                                                                                                |    <0.001 |
|                   mem_reg_0_15_36_41                                                                                                |    <0.001 |
|                   mem_reg_0_15_42_47                                                                                                |    <0.001 |
|                   mem_reg_0_15_48_53                                                                                                |    <0.001 |
|                   mem_reg_0_15_54_59                                                                                                |    <0.001 |
|                   mem_reg_0_15_60_65                                                                                                |    <0.001 |
|                   mem_reg_0_15_66_71                                                                                                |    <0.001 |
|                   mem_reg_0_15_6_11                                                                                                 |    <0.001 |
|                   mem_reg_0_15_78_79                                                                                                |    <0.001 |
|               ddr_byte_lane_D.ddr_byte_lane_D                                                                                       |     0.059 |
|                 ddr_byte_group_io                                                                                                   |     0.034 |
|                 dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                                       |    <0.001 |
|                   mem_reg_0_3_12_17                                                                                                 |    <0.001 |
|                   mem_reg_0_3_18_23                                                                                                 |    <0.001 |
|                   mem_reg_0_3_24_29                                                                                                 |    <0.001 |
|                   mem_reg_0_3_30_35                                                                                                 |    <0.001 |
|                   mem_reg_0_3_36_41                                                                                                 |    <0.001 |
|                   mem_reg_0_3_42_47                                                                                                 |    <0.001 |
|                   mem_reg_0_3_48_53                                                                                                 |    <0.001 |
|                   mem_reg_0_3_54_59                                                                                                 |    <0.001 |
|                   mem_reg_0_3_60_65                                                                                                 |    <0.001 |
|                   mem_reg_0_3_6_11                                                                                                  |    <0.001 |
|                   mem_reg_0_3_72_77                                                                                                 |    <0.001 |
|                   mem_reg_0_3_78_79                                                                                                 |    <0.001 |
|                 of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                   |    <0.001 |
|                   mem_reg_0_15_0_5                                                                                                  |    <0.001 |
|                   mem_reg_0_15_12_17                                                                                                |    <0.001 |
|                   mem_reg_0_15_18_23                                                                                                |    <0.001 |
|                   mem_reg_0_15_24_29                                                                                                |    <0.001 |
|                   mem_reg_0_15_30_35                                                                                                |    <0.001 |
|                   mem_reg_0_15_36_41                                                                                                |    <0.001 |
|                   mem_reg_0_15_42_47                                                                                                |    <0.001 |
|                   mem_reg_0_15_48_53                                                                                                |    <0.001 |
|                   mem_reg_0_15_54_59                                                                                                |    <0.001 |
|                   mem_reg_0_15_60_65                                                                                                |    <0.001 |
|                   mem_reg_0_15_66_71                                                                                                |    <0.001 |
|                   mem_reg_0_15_6_11                                                                                                 |    <0.001 |
|                   mem_reg_0_15_72_77                                                                                                |    <0.001 |
|                   mem_reg_0_15_78_79                                                                                                |    <0.001 |
|       temp_mon_enabled.u_tempmon                                                                                                    |     0.006 |
|       u_ddr3_clk_ibuf                                                                                                               |     0.007 |
|       u_ddr3_infrastructure                                                                                                         |     0.188 |
|       u_iodelay_ctrl                                                                                                                |     0.002 |
|   rocket_chip                                                                                                                       |     0.352 |
|     adapter                                                                                                                         |     0.008 |
|       axi4frag                                                                                                                      |     0.001 |
|         Queue                                                                                                                       |    <0.001 |
|         Queue_1                                                                                                                     |    <0.001 |
|         Queue_2                                                                                                                     |    <0.001 |
|       core                                                                                                                          |     0.007 |
|         Queue                                                                                                                       |     0.002 |
|         Queue_1                                                                                                                     |    <0.001 |
|           ram_data_reg_0_1_0_5                                                                                                      |    <0.001 |
|           ram_data_reg_0_1_12_17                                                                                                    |    <0.001 |
|           ram_data_reg_0_1_18_23                                                                                                    |    <0.001 |
|           ram_data_reg_0_1_24_29                                                                                                    |    <0.001 |
|           ram_data_reg_0_1_30_31                                                                                                    |    <0.001 |
|           ram_data_reg_0_1_6_11                                                                                                     |    <0.001 |
|           ram_extra_reg_0_1_0_5                                                                                                     |    <0.001 |
|           ram_extra_reg_0_1_12_12                                                                                                   |    <0.001 |
|           ram_extra_reg_0_1_6_11                                                                                                    |    <0.001 |
|           ram_read_reg_0_1_0_0                                                                                                      |    <0.001 |
|         bdev_data_fifo                                                                                                              |    <0.001 |
|           ram_reg_0_15_0_5                                                                                                          |    <0.001 |
|           ram_reg_0_15_12_17                                                                                                        |    <0.001 |
|           ram_reg_0_15_18_23                                                                                                        |    <0.001 |
|           ram_reg_0_15_24_29                                                                                                        |    <0.001 |
|           ram_reg_0_15_30_31                                                                                                        |    <0.001 |
|           ram_reg_0_15_6_11                                                                                                         |    <0.001 |
|         bdev_req_fifo                                                                                                               |    <0.001 |
|           ram_reg_0_15_0_5                                                                                                          |    <0.001 |
|           ram_reg_0_15_12_17                                                                                                        |    <0.001 |
|           ram_reg_0_15_18_23                                                                                                        |    <0.001 |
|           ram_reg_0_15_24_29                                                                                                        |    <0.001 |
|           ram_reg_0_15_30_31                                                                                                        |    <0.001 |
|           ram_reg_0_15_6_11                                                                                                         |    <0.001 |
|         bdev_resp_fifo                                                                                                              |    <0.001 |
|           ram_reg_0_15_0_5                                                                                                          |    <0.001 |
|           ram_reg_0_15_12_17                                                                                                        |    <0.001 |
|           ram_reg_0_15_18_23                                                                                                        |    <0.001 |
|           ram_reg_0_15_24_29                                                                                                        |    <0.001 |
|           ram_reg_0_15_30_31                                                                                                        |    <0.001 |
|           ram_reg_0_15_6_11                                                                                                         |    <0.001 |
|         bdev_serdes                                                                                                                 |     0.002 |
|         ser_in_fifo                                                                                                                 |    <0.001 |
|           ram_reg_0_15_0_5                                                                                                          |    <0.001 |
|           ram_reg_0_15_12_17                                                                                                        |    <0.001 |
|           ram_reg_0_15_18_23                                                                                                        |    <0.001 |
|           ram_reg_0_15_24_29                                                                                                        |    <0.001 |
|           ram_reg_0_15_30_31                                                                                                        |    <0.001 |
|           ram_reg_0_15_6_11                                                                                                         |    <0.001 |
|         ser_out_fifo                                                                                                                |    <0.001 |
|           ram_reg_0_15_0_5                                                                                                          |    <0.001 |
|           ram_reg_0_15_12_17                                                                                                        |    <0.001 |
|           ram_reg_0_15_18_23                                                                                                        |    <0.001 |
|           ram_reg_0_15_24_29                                                                                                        |    <0.001 |
|           ram_reg_0_15_30_31                                                                                                        |    <0.001 |
|           ram_reg_0_15_6_11                                                                                                         |    <0.001 |
|     target                                                                                                                          |     0.344 |
|       Queue                                                                                                                         |    <0.001 |
|         ram_reg_0_1_0_5                                                                                                             |    <0.001 |
|         ram_reg_0_1_12_17                                                                                                           |    <0.001 |
|         ram_reg_0_1_18_23                                                                                                           |    <0.001 |
|         ram_reg_0_1_24_29                                                                                                           |    <0.001 |
|         ram_reg_0_1_30_31                                                                                                           |    <0.001 |
|         ram_reg_0_1_6_11                                                                                                            |    <0.001 |
|       Queue_1                                                                                                                       |    <0.001 |
|         ram_reg_0_1_0_5                                                                                                             |    <0.001 |
|         ram_reg_0_1_12_17                                                                                                           |    <0.001 |
|         ram_reg_0_1_18_23                                                                                                           |    <0.001 |
|         ram_reg_0_1_24_29                                                                                                           |    <0.001 |
|         ram_reg_0_1_30_31                                                                                                           |    <0.001 |
|         ram_reg_0_1_6_11                                                                                                            |    <0.001 |
|       adapter                                                                                                                       |     0.005 |
|       bh                                                                                                                            |     0.005 |
|         TLBroadcastTracker                                                                                                          |    <0.001 |
|           o_data                                                                                                                    |    <0.001 |
|             ram_data_reg_0_7_0_5                                                                                                    |    <0.001 |
|             ram_data_reg_0_7_12_17                                                                                                  |    <0.001 |
|             ram_data_reg_0_7_18_23                                                                                                  |    <0.001 |
|             ram_data_reg_0_7_24_29                                                                                                  |    <0.001 |
|             ram_data_reg_0_7_30_35                                                                                                  |    <0.001 |
|             ram_data_reg_0_7_36_41                                                                                                  |    <0.001 |
|             ram_data_reg_0_7_42_47                                                                                                  |    <0.001 |
|             ram_data_reg_0_7_48_53                                                                                                  |    <0.001 |
|             ram_data_reg_0_7_54_59                                                                                                  |    <0.001 |
|             ram_data_reg_0_7_60_63                                                                                                  |    <0.001 |
|             ram_data_reg_0_7_6_11                                                                                                   |    <0.001 |
|             ram_mask_reg_0_7_0_5                                                                                                    |    <0.001 |
|             ram_mask_reg_0_7_6_7                                                                                                    |    <0.001 |
|         TLBroadcastTracker_1                                                                                                        |     0.001 |
|           o_data                                                                                                                    |     0.001 |
|             ram_data_reg_0_7_0_5                                                                                                    |    <0.001 |
|             ram_data_reg_0_7_12_17                                                                                                  |    <0.001 |
|             ram_data_reg_0_7_18_23                                                                                                  |    <0.001 |
|             ram_data_reg_0_7_24_29                                                                                                  |    <0.001 |
|             ram_data_reg_0_7_30_35                                                                                                  |    <0.001 |
|             ram_data_reg_0_7_36_41                                                                                                  |    <0.001 |
|             ram_data_reg_0_7_42_47                                                                                                  |    <0.001 |
|             ram_data_reg_0_7_48_53                                                                                                  |    <0.001 |
|             ram_data_reg_0_7_54_59                                                                                                  |    <0.001 |
|             ram_data_reg_0_7_60_63                                                                                                  |    <0.001 |
|             ram_data_reg_0_7_6_11                                                                                                   |    <0.001 |
|             ram_mask_reg_0_7_0_5                                                                                                    |    <0.001 |
|             ram_mask_reg_0_7_6_7                                                                                                    |    <0.001 |
|         TLBroadcastTracker_2                                                                                                        |    <0.001 |
|           o_data                                                                                                                    |    <0.001 |
|             ram_data_reg_0_7_0_5                                                                                                    |    <0.001 |
|             ram_data_reg_0_7_12_17                                                                                                  |    <0.001 |
|             ram_data_reg_0_7_18_23                                                                                                  |    <0.001 |
|             ram_data_reg_0_7_24_29                                                                                                  |    <0.001 |
|             ram_data_reg_0_7_30_35                                                                                                  |    <0.001 |
|             ram_data_reg_0_7_36_41                                                                                                  |    <0.001 |
|             ram_data_reg_0_7_42_47                                                                                                  |    <0.001 |
|             ram_data_reg_0_7_48_53                                                                                                  |    <0.001 |
|             ram_data_reg_0_7_54_59                                                                                                  |    <0.001 |
|             ram_data_reg_0_7_60_63                                                                                                  |    <0.001 |
|             ram_data_reg_0_7_6_11                                                                                                   |    <0.001 |
|             ram_mask_reg_0_7_0_5                                                                                                    |    <0.001 |
|             ram_mask_reg_0_7_6_7                                                                                                    |    <0.001 |
|         TLBroadcastTracker_3                                                                                                        |     0.002 |
|           o_data                                                                                                                    |     0.002 |
|             ram_data_reg_0_7_0_5                                                                                                    |    <0.001 |
|             ram_data_reg_0_7_12_17                                                                                                  |    <0.001 |
|             ram_data_reg_0_7_18_23                                                                                                  |    <0.001 |
|             ram_data_reg_0_7_24_29                                                                                                  |    <0.001 |
|             ram_data_reg_0_7_30_35                                                                                                  |    <0.001 |
|             ram_data_reg_0_7_36_41                                                                                                  |    <0.001 |
|             ram_data_reg_0_7_42_47                                                                                                  |    <0.001 |
|             ram_data_reg_0_7_48_53                                                                                                  |    <0.001 |
|             ram_data_reg_0_7_54_59                                                                                                  |    <0.001 |
|             ram_data_reg_0_7_60_63                                                                                                  |    <0.001 |
|             ram_data_reg_0_7_6_11                                                                                                   |    <0.001 |
|             ram_mask_reg_0_7_0_5                                                                                                    |    <0.001 |
|             ram_mask_reg_0_7_6_7                                                                                                    |    <0.001 |
|       clint                                                                                                                         |    <0.001 |
|       controller                                                                                                                    |     0.002 |
|         arbiter                                                                                                                     |    <0.001 |
|           dataArb                                                                                                                   |    <0.001 |
|           reqArb                                                                                                                    |    <0.001 |
|         frontend                                                                                                                    |    <0.001 |
|           Queue                                                                                                                     |    <0.001 |
|         router                                                                                                                      |    <0.001 |
|           allocQueue                                                                                                                |    <0.001 |
|             ram_reg_0_1_0_0                                                                                                         |    <0.001 |
|           completeArb                                                                                                               |    <0.001 |
|           completeQueue                                                                                                             |    <0.001 |
|             ram_reg_0_1_0_0                                                                                                         |    <0.001 |
|         trackers                                                                                                                    |    <0.001 |
|         trackers_1                                                                                                                  |    <0.001 |
|       debug_1                                                                                                                       |    <0.001 |
|         dmInner                                                                                                                     |    <0.001 |
|           dmInner                                                                                                                   |    <0.001 |
|       error                                                                                                                         |    <0.001 |
|         a                                                                                                                           |    <0.001 |
|       imoController                                                                                                                 |     0.002 |
|       int_sync_xing_sourcelzy                                                                                                       |    <0.001 |
|         AsyncResetRegVec_w1_i0                                                                                                      |    <0.001 |
|           reg_0                                                                                                                     |    <0.001 |
|         AsyncResetRegVec_w1_i0_1                                                                                                    |    <0.001 |
|           reg_0                                                                                                                     |    <0.001 |
|         AsyncResetRegVec_w2_i0                                                                                                      |    <0.001 |
|           reg_0                                                                                                                     |    <0.001 |
|           reg_1                                                                                                                     |    <0.001 |
|       mbus                                                                                                                          |     0.006 |
|         coupler_to_memory_controller_named_axi4                                                                                     |     0.006 |
|           axi4yank                                                                                                                  |     0.003 |
|             Queue                                                                                                                   |    <0.001 |
|             Queue_1                                                                                                                 |    <0.001 |
|             Queue_10                                                                                                                |    <0.001 |
|             Queue_11                                                                                                                |    <0.001 |
|             Queue_12                                                                                                                |    <0.001 |
|             Queue_13                                                                                                                |    <0.001 |
|             Queue_14                                                                                                                |    <0.001 |
|             Queue_15                                                                                                                |    <0.001 |
|             Queue_16                                                                                                                |    <0.001 |
|             Queue_17                                                                                                                |    <0.001 |
|             Queue_18                                                                                                                |    <0.001 |
|             Queue_19                                                                                                                |    <0.001 |
|             Queue_2                                                                                                                 |    <0.001 |
|             Queue_20                                                                                                                |    <0.001 |
|             Queue_21                                                                                                                |    <0.001 |
|             Queue_22                                                                                                                |    <0.001 |
|             Queue_23                                                                                                                |    <0.001 |
|             Queue_24                                                                                                                |    <0.001 |
|             Queue_25                                                                                                                |    <0.001 |
|             Queue_26                                                                                                                |    <0.001 |
|             Queue_27                                                                                                                |    <0.001 |
|             Queue_28                                                                                                                |    <0.001 |
|             Queue_29                                                                                                                |    <0.001 |
|             Queue_3                                                                                                                 |    <0.001 |
|             Queue_30                                                                                                                |    <0.001 |
|             Queue_31                                                                                                                |    <0.001 |
|             Queue_32                                                                                                                |    <0.001 |
|             Queue_33                                                                                                                |    <0.001 |
|             Queue_34                                                                                                                |    <0.001 |
|             Queue_35                                                                                                                |    <0.001 |
|             Queue_36                                                                                                                |    <0.001 |
|             Queue_37                                                                                                                |    <0.001 |
|             Queue_38                                                                                                                |    <0.001 |
|             Queue_39                                                                                                                |    <0.001 |
|             Queue_4                                                                                                                 |    <0.001 |
|             Queue_40                                                                                                                |    <0.001 |
|             Queue_41                                                                                                                |    <0.001 |
|             Queue_42                                                                                                                |    <0.001 |
|             Queue_43                                                                                                                |    <0.001 |
|             Queue_44                                                                                                                |    <0.001 |
|             Queue_45                                                                                                                |    <0.001 |
|             Queue_46                                                                                                                |    <0.001 |
|             Queue_47                                                                                                                |    <0.001 |
|             Queue_48                                                                                                                |    <0.001 |
|             Queue_49                                                                                                                |    <0.001 |
|             Queue_5                                                                                                                 |    <0.001 |
|             Queue_50                                                                                                                |    <0.001 |
|             Queue_51                                                                                                                |    <0.001 |
|             Queue_52                                                                                                                |    <0.001 |
|             Queue_53                                                                                                                |    <0.001 |
|             Queue_54                                                                                                                |    <0.001 |
|             Queue_55                                                                                                                |    <0.001 |
|             Queue_56                                                                                                                |    <0.001 |
|             Queue_57                                                                                                                |    <0.001 |
|             Queue_58                                                                                                                |    <0.001 |
|             Queue_59                                                                                                                |    <0.001 |
|             Queue_6                                                                                                                 |    <0.001 |
|             Queue_60                                                                                                                |    <0.001 |
|             Queue_61                                                                                                                |    <0.001 |
|             Queue_62                                                                                                                |    <0.001 |
|             Queue_63                                                                                                                |    <0.001 |
|             Queue_7                                                                                                                 |    <0.001 |
|             Queue_8                                                                                                                 |    <0.001 |
|             Queue_9                                                                                                                 |    <0.001 |
|           tl2axi4                                                                                                                   |     0.003 |
|             Queue                                                                                                                   |    <0.001 |
|             Queue_1                                                                                                                 |     0.002 |
|       pbus                                                                                                                          |     0.018 |
|         coupler_from_sbus                                                                                                           |     0.005 |
|           atomics                                                                                                                   |     0.002 |
|           buffer                                                                                                                    |     0.003 |
|             Queue                                                                                                                   |     0.002 |
|               ram_address_reg_0_1_0_5                                                                                               |    <0.001 |
|               ram_address_reg_0_1_12_17                                                                                             |    <0.001 |
|               ram_address_reg_0_1_18_23                                                                                             |    <0.001 |
|               ram_address_reg_0_1_24_28                                                                                             |    <0.001 |
|               ram_address_reg_0_1_6_11                                                                                              |    <0.001 |
|               ram_data_reg_0_1_0_5                                                                                                  |    <0.001 |
|               ram_data_reg_0_1_12_17                                                                                                |    <0.001 |
|               ram_data_reg_0_1_18_23                                                                                                |    <0.001 |
|               ram_data_reg_0_1_24_29                                                                                                |    <0.001 |
|               ram_data_reg_0_1_30_35                                                                                                |    <0.001 |
|               ram_data_reg_0_1_36_41                                                                                                |    <0.001 |
|               ram_data_reg_0_1_42_47                                                                                                |    <0.001 |
|               ram_data_reg_0_1_48_53                                                                                                |    <0.001 |
|               ram_data_reg_0_1_54_59                                                                                                |    <0.001 |
|               ram_data_reg_0_1_60_63                                                                                                |    <0.001 |
|               ram_data_reg_0_1_6_11                                                                                                 |    <0.001 |
|               ram_mask_reg_0_1_0_5                                                                                                  |    <0.001 |
|               ram_mask_reg_0_1_6_7                                                                                                  |    <0.001 |
|               ram_opcode_reg_0_1_0_2                                                                                                |    <0.001 |
|               ram_size_reg_0_1_0_2                                                                                                  |    <0.001 |
|               ram_source_reg_0_1_0_2                                                                                                |    <0.001 |
|             Queue_1                                                                                                                 |     0.001 |
|               ram_data_reg_0_1_0_5                                                                                                  |    <0.001 |
|               ram_data_reg_0_1_12_17                                                                                                |    <0.001 |
|               ram_data_reg_0_1_18_23                                                                                                |    <0.001 |
|               ram_data_reg_0_1_24_29                                                                                                |    <0.001 |
|               ram_data_reg_0_1_30_35                                                                                                |    <0.001 |
|               ram_data_reg_0_1_36_41                                                                                                |    <0.001 |
|               ram_data_reg_0_1_42_47                                                                                                |    <0.001 |
|               ram_data_reg_0_1_48_53                                                                                                |    <0.001 |
|               ram_data_reg_0_1_54_59                                                                                                |    <0.001 |
|               ram_data_reg_0_1_60_63                                                                                                |    <0.001 |
|               ram_data_reg_0_1_6_11                                                                                                 |    <0.001 |
|               ram_opcode_reg_0_1_0_2                                                                                                |    <0.001 |
|               ram_param_reg_0_1_1_1                                                                                                 |    <0.001 |
|               ram_size_reg_0_1_0_2                                                                                                  |    <0.001 |
|               ram_source_reg_0_1_0_2                                                                                                |    <0.001 |
|         coupler_to_slave_named_blkdevcontroller                                                                                     |    <0.001 |
|           fragmenter                                                                                                                |    <0.001 |
|             Repeater                                                                                                                |    <0.001 |
|         coupler_to_slave_named_bootrom                                                                                              |     0.005 |
|           fragmenter                                                                                                                |     0.005 |
|             Repeater                                                                                                                |     0.005 |
|         coupler_to_slave_named_clint                                                                                                |    <0.001 |
|           fragmenter                                                                                                                |    <0.001 |
|             Repeater                                                                                                                |    <0.001 |
|         coupler_to_slave_named_debug                                                                                                |    <0.001 |
|           fragmenter                                                                                                                |    <0.001 |
|             Repeater                                                                                                                |    <0.001 |
|         coupler_to_slave_named_imoh                                                                                                 |     0.003 |
|           fragmenter                                                                                                                |     0.003 |
|             Repeater                                                                                                                |     0.003 |
|         coupler_to_slave_named_plic                                                                                                 |    <0.001 |
|           fragmenter                                                                                                                |    <0.001 |
|             Repeater                                                                                                                |    <0.001 |
|         periphery_bus_xbar                                                                                                          |    <0.001 |
|         sync_xing                                                                                                                   |     0.002 |
|           Queue                                                                                                                     |     0.001 |
|             ram_address_reg_0_1_0_5                                                                                                 |    <0.001 |
|             ram_address_reg_0_1_12_17                                                                                               |    <0.001 |
|             ram_address_reg_0_1_18_23                                                                                               |    <0.001 |
|             ram_address_reg_0_1_24_28                                                                                               |    <0.001 |
|             ram_address_reg_0_1_6_11                                                                                                |    <0.001 |
|             ram_data_reg_0_1_0_5                                                                                                    |    <0.001 |
|             ram_data_reg_0_1_12_17                                                                                                  |    <0.001 |
|             ram_data_reg_0_1_18_23                                                                                                  |    <0.001 |
|             ram_data_reg_0_1_24_29                                                                                                  |    <0.001 |
|             ram_data_reg_0_1_30_35                                                                                                  |    <0.001 |
|             ram_data_reg_0_1_36_41                                                                                                  |    <0.001 |
|             ram_data_reg_0_1_42_47                                                                                                  |    <0.001 |
|             ram_data_reg_0_1_48_53                                                                                                  |    <0.001 |
|             ram_data_reg_0_1_54_59                                                                                                  |    <0.001 |
|             ram_data_reg_0_1_60_63                                                                                                  |    <0.001 |
|             ram_data_reg_0_1_6_11                                                                                                   |    <0.001 |
|             ram_mask_reg_0_1_0_5                                                                                                    |    <0.001 |
|             ram_mask_reg_0_1_6_7                                                                                                    |    <0.001 |
|             ram_opcode_reg_0_1_0_2                                                                                                  |    <0.001 |
|             ram_param_reg_0_1_0_2                                                                                                   |    <0.001 |
|             ram_size_reg_0_1_0_2                                                                                                    |    <0.001 |
|             ram_source_reg_0_1_0_2                                                                                                  |    <0.001 |
|           Queue_1                                                                                                                   |     0.001 |
|             ram_data_reg_0_1_0_5                                                                                                    |    <0.001 |
|             ram_data_reg_0_1_12_17                                                                                                  |    <0.001 |
|             ram_data_reg_0_1_18_23                                                                                                  |    <0.001 |
|             ram_data_reg_0_1_24_29                                                                                                  |    <0.001 |
|             ram_data_reg_0_1_30_35                                                                                                  |    <0.001 |
|             ram_data_reg_0_1_36_41                                                                                                  |    <0.001 |
|             ram_data_reg_0_1_42_47                                                                                                  |    <0.001 |
|             ram_data_reg_0_1_48_53                                                                                                  |    <0.001 |
|             ram_data_reg_0_1_54_59                                                                                                  |    <0.001 |
|             ram_data_reg_0_1_60_63                                                                                                  |    <0.001 |
|             ram_data_reg_0_1_6_11                                                                                                   |    <0.001 |
|             ram_error_reg_0_1_0_0                                                                                                   |    <0.001 |
|             ram_opcode_reg_0_1_0_2                                                                                                  |    <0.001 |
|             ram_param_reg_0_1_1_1                                                                                                   |    <0.001 |
|             ram_size_reg_0_1_0_2                                                                                                    |    <0.001 |
|             ram_source_reg_0_1_0_2                                                                                                  |    <0.001 |
|       plic                                                                                                                          |    <0.001 |
|         LevelGateway_3                                                                                                              |    <0.001 |
|         Queue                                                                                                                       |    <0.001 |
|       sbus                                                                                                                          |     0.004 |
|         coupler_to_slave_named_Error                                                                                                |    <0.001 |
|           buffer                                                                                                                    |    <0.001 |
|             Queue                                                                                                                   |    <0.001 |
|               ram_opcode_reg_0_1_0_2                                                                                                |    <0.001 |
|               ram_size_reg_0_1_0_3                                                                                                  |    <0.001 |
|               ram_source_reg_0_1_0_2                                                                                                |    <0.001 |
|             Queue_1                                                                                                                 |    <0.001 |
|               ram_data_reg_0_1_60_63                                                                                                |    <0.001 |
|               ram_error_reg_0_1_0_0                                                                                                 |    <0.001 |
|               ram_opcode_reg_0_1_0_2                                                                                                |    <0.001 |
|               ram_param_reg_0_1_1_1                                                                                                 |    <0.001 |
|               ram_size_reg_0_1_0_3                                                                                                  |    <0.001 |
|               ram_source_reg_0_1_0_2                                                                                                |    <0.001 |
|         system_bus_xbar                                                                                                             |     0.004 |
|       tile                                                                                                                          |     0.298 |
|         core                                                                                                                        |     0.050 |
|           _T_1697_reg_r1_0_31_0_5                                                                                                   |    <0.001 |
|           _T_1697_reg_r1_0_31_12_17                                                                                                 |    <0.001 |
|           _T_1697_reg_r1_0_31_18_23                                                                                                 |    <0.001 |
|           _T_1697_reg_r1_0_31_24_29                                                                                                 |    <0.001 |
|           _T_1697_reg_r1_0_31_30_35                                                                                                 |    <0.001 |
|           _T_1697_reg_r1_0_31_36_41                                                                                                 |    <0.001 |
|           _T_1697_reg_r1_0_31_42_47                                                                                                 |    <0.001 |
|           _T_1697_reg_r1_0_31_48_53                                                                                                 |    <0.001 |
|           _T_1697_reg_r1_0_31_54_59                                                                                                 |    <0.001 |
|           _T_1697_reg_r1_0_31_60_63                                                                                                 |    <0.001 |
|           _T_1697_reg_r1_0_31_6_11                                                                                                  |    <0.001 |
|           _T_1697_reg_r2_0_31_0_5                                                                                                   |    <0.001 |
|           _T_1697_reg_r2_0_31_12_17                                                                                                 |    <0.001 |
|           _T_1697_reg_r2_0_31_18_23                                                                                                 |    <0.001 |
|           _T_1697_reg_r2_0_31_24_29                                                                                                 |    <0.001 |
|           _T_1697_reg_r2_0_31_30_35                                                                                                 |    <0.001 |
|           _T_1697_reg_r2_0_31_36_41                                                                                                 |    <0.001 |
|           _T_1697_reg_r2_0_31_42_47                                                                                                 |    <0.001 |
|           _T_1697_reg_r2_0_31_48_53                                                                                                 |    <0.001 |
|           _T_1697_reg_r2_0_31_54_59                                                                                                 |    <0.001 |
|           _T_1697_reg_r2_0_31_60_63                                                                                                 |    <0.001 |
|           _T_1697_reg_r2_0_31_6_11                                                                                                  |    <0.001 |
|           csr                                                                                                                       |     0.012 |
|           div                                                                                                                       |     0.030 |
|           ibuf                                                                                                                      |     0.001 |
|         dcache                                                                                                                      |     0.056 |
|           cman                                                                                                                      |    <0.001 |
|           data                                                                                                                      |     0.018 |
|           dtlb                                                                                                                      |     0.011 |
|           meta                                                                                                                      |     0.010 |
|           mshrs                                                                                                                     |     0.006 |
|             mmios_0                                                                                                                 |     0.001 |
|             mshrs_0                                                                                                                 |     0.002 |
|               grantackq                                                                                                             |    <0.001 |
|               rpq                                                                                                                   |    <0.001 |
|                 ram_addr_reg_0_15_0_5                                                                                               |    <0.001 |
|                 ram_cmd_reg_0_15_0_4                                                                                                |    <0.001 |
|                 ram_sdq_id_reg_0_15_0_4                                                                                             |    <0.001 |
|                 ram_tag_reg_0_15_0_5                                                                                                |    <0.001 |
|                 ram_tag_reg_0_15_6_6                                                                                                |    <0.001 |
|                 ram_typ_reg_0_15_0_2                                                                                                |    <0.001 |
|           prober                                                                                                                    |    <0.001 |
|           wb                                                                                                                        |     0.002 |
|         dcacheArb                                                                                                                   |    <0.001 |
|         fpuOpt                                                                                                                      |     0.117 |
|           DivSqrtRecFN_small                                                                                                        |     0.011 |
|             divSqrtRecFNToRaw                                                                                                       |     0.011 |
|             roundRawFNToRecFN                                                                                                       |    <0.001 |
|               roundAnyRawFNToRecFN                                                                                                  |    <0.001 |
|           DivSqrtRecFN_small_1                                                                                                      |     0.005 |
|             divSqrtRecFNToRaw                                                                                                       |     0.005 |
|             roundRawFNToRecFN                                                                                                       |    <0.001 |
|               roundAnyRawFNToRecFN                                                                                                  |    <0.001 |
|           FPUFMAPipe                                                                                                                |     0.047 |
|             fma                                                                                                                     |     0.044 |
|               roundRawFNToRecFN                                                                                                     |     0.001 |
|                 roundAnyRawFNToRecFN                                                                                                |     0.001 |
|           fpiu                                                                                                                      |     0.006 |
|             dcmp                                                                                                                    |    <0.001 |
|           fpmu                                                                                                                      |     0.002 |
|             RecFNToRecFN                                                                                                            |    <0.001 |
|               RoundAnyRawFNToRecFN                                                                                                  |    <0.001 |
|           ifpu                                                                                                                      |     0.007 |
|             INToRecFN                                                                                                               |    <0.001 |
|               roundAnyRawFNToRecFN                                                                                                  |    <0.001 |
|             INToRecFN_1                                                                                                             |    <0.001 |
|               roundAnyRawFNToRecFN                                                                                                  |    <0.001 |
|           sfma                                                                                                                      |     0.017 |
|             fma                                                                                                                     |     0.015 |
|               mulAddRecFNToRaw_postMul__0                                                                                           |    <0.001 |
|               mulAddRecFNToRaw_preMul                                                                                               |     0.007 |
|               roundRawFNToRecFN                                                                                                     |    <0.001 |
|                 roundAnyRawFNToRecFN                                                                                                |    <0.001 |
|         frontend                                                                                                                    |     0.061 |
|           BTB                                                                                                                       |     0.007 |
|             _T_1386_reg_0_127_0_0                                                                                                   |    <0.001 |
|             _T_1386_reg_128_255_0_0                                                                                                 |    <0.001 |
|             _T_1386_reg_256_383_0_0                                                                                                 |    <0.001 |
|             _T_1386_reg_384_511_0_0                                                                                                 |    <0.001 |
|           fq                                                                                                                        |     0.005 |
|           icache                                                                                                                    |     0.032 |
|           tlb                                                                                                                       |     0.009 |
|         ptw                                                                                                                         |     0.007 |
|           arb                                                                                                                       |    <0.001 |
|         sync_xing                                                                                                                   |     0.004 |
|           Queue                                                                                                                     |     0.001 |
|             ram_address_reg_0_1_0_5                                                                                                 |    <0.001 |
|             ram_address_reg_0_1_12_17                                                                                               |    <0.001 |
|             ram_address_reg_0_1_18_23                                                                                               |    <0.001 |
|             ram_address_reg_0_1_24_29                                                                                               |    <0.001 |
|             ram_address_reg_0_1_30_31                                                                                               |    <0.001 |
|             ram_address_reg_0_1_6_11                                                                                                |    <0.001 |
|             ram_data_reg_0_1_0_5                                                                                                    |    <0.001 |
|             ram_data_reg_0_1_12_17                                                                                                  |    <0.001 |
|             ram_data_reg_0_1_18_23                                                                                                  |    <0.001 |
|             ram_data_reg_0_1_24_29                                                                                                  |    <0.001 |
|             ram_data_reg_0_1_30_35                                                                                                  |    <0.001 |
|             ram_data_reg_0_1_36_41                                                                                                  |    <0.001 |
|             ram_data_reg_0_1_42_47                                                                                                  |    <0.001 |
|             ram_data_reg_0_1_48_53                                                                                                  |    <0.001 |
|             ram_data_reg_0_1_54_59                                                                                                  |    <0.001 |
|             ram_data_reg_0_1_60_63                                                                                                  |    <0.001 |
|             ram_data_reg_0_1_6_11                                                                                                   |    <0.001 |
|             ram_mask_reg_0_1_0_5                                                                                                    |    <0.001 |
|             ram_mask_reg_0_1_6_7                                                                                                    |    <0.001 |
|             ram_opcode_reg_0_1_0_2                                                                                                  |    <0.001 |
|             ram_param_reg_0_1_0_2                                                                                                   |    <0.001 |
|             ram_size_reg_0_1_0_3                                                                                                    |    <0.001 |
|             ram_source_reg_0_1_0_0                                                                                                  |    <0.001 |
|             ram_source_reg_0_1_1_1                                                                                                  |    <0.001 |
|           Queue_1                                                                                                                   |     0.002 |
|             ram_data_reg_0_1_0_5                                                                                                    |    <0.001 |
|             ram_data_reg_0_1_12_17                                                                                                  |    <0.001 |
|             ram_data_reg_0_1_18_23                                                                                                  |    <0.001 |
|             ram_data_reg_0_1_24_29                                                                                                  |    <0.001 |
|             ram_data_reg_0_1_30_35                                                                                                  |    <0.001 |
|             ram_data_reg_0_1_36_41                                                                                                  |    <0.001 |
|             ram_data_reg_0_1_42_47                                                                                                  |    <0.001 |
|             ram_data_reg_0_1_48_53                                                                                                  |    <0.001 |
|             ram_data_reg_0_1_54_59                                                                                                  |    <0.001 |
|             ram_data_reg_0_1_60_63                                                                                                  |    <0.001 |
|             ram_data_reg_0_1_6_11                                                                                                   |    <0.001 |
|             ram_error_reg_0_1_0_0                                                                                                   |    <0.001 |
|             ram_opcode_reg_0_1_0_2                                                                                                  |    <0.001 |
|             ram_param_reg_0_1_0_0                                                                                                   |    <0.001 |
|             ram_param_reg_0_1_1_1                                                                                                   |    <0.001 |
|             ram_sink_reg_0_1_0_2                                                                                                    |    <0.001 |
|             ram_size_reg_0_1_0_3                                                                                                    |    <0.001 |
|             ram_source_reg_0_1_0_0                                                                                                  |    <0.001 |
|             ram_source_reg_0_1_1_1                                                                                                  |    <0.001 |
|           Queue_2                                                                                                                   |    <0.001 |
|             ram_address_reg_0_1_0_5                                                                                                 |    <0.001 |
|             ram_address_reg_0_1_12_17                                                                                               |    <0.001 |
|             ram_address_reg_0_1_18_23                                                                                               |    <0.001 |
|             ram_address_reg_0_1_24_29                                                                                               |    <0.001 |
|             ram_address_reg_0_1_30_31                                                                                               |    <0.001 |
|             ram_address_reg_0_1_6_11                                                                                                |    <0.001 |
|             ram_param_reg_0_1_0_0                                                                                                   |    <0.001 |
|             ram_param_reg_0_1_1_1                                                                                                   |    <0.001 |
|             ram_size_reg_0_1_0_3                                                                                                    |    <0.001 |
|             ram_source_reg_0_1_1_1                                                                                                  |    <0.001 |
|           Queue_3                                                                                                                   |    <0.001 |
|             ram_address_reg_0_1_0_5                                                                                                 |    <0.001 |
|             ram_address_reg_0_1_12_17                                                                                               |    <0.001 |
|             ram_address_reg_0_1_18_23                                                                                               |    <0.001 |
|             ram_address_reg_0_1_24_29                                                                                               |    <0.001 |
|             ram_address_reg_0_1_30_31                                                                                               |    <0.001 |
|             ram_address_reg_0_1_6_11                                                                                                |    <0.001 |
|             ram_data_reg_0_1_0_5                                                                                                    |    <0.001 |
|             ram_data_reg_0_1_12_17                                                                                                  |    <0.001 |
|             ram_data_reg_0_1_18_23                                                                                                  |    <0.001 |
|             ram_data_reg_0_1_24_29                                                                                                  |    <0.001 |
|             ram_data_reg_0_1_30_35                                                                                                  |    <0.001 |
|             ram_data_reg_0_1_36_41                                                                                                  |    <0.001 |
|             ram_data_reg_0_1_42_47                                                                                                  |    <0.001 |
|             ram_data_reg_0_1_48_53                                                                                                  |    <0.001 |
|             ram_data_reg_0_1_54_59                                                                                                  |    <0.001 |
|             ram_data_reg_0_1_60_63                                                                                                  |    <0.001 |
|             ram_data_reg_0_1_6_11                                                                                                   |    <0.001 |
|             ram_opcode_reg_0_1_0_2                                                                                                  |    <0.001 |
|             ram_size_reg_0_1_0_3                                                                                                    |    <0.001 |
|             ram_source_reg_0_1_0_0                                                                                                  |    <0.001 |
|             ram_source_reg_0_1_1_1                                                                                                  |    <0.001 |
|           Queue_4                                                                                                                   |    <0.001 |
|             ram_sink_reg_0_1_0_2                                                                                                    |    <0.001 |
|         tlMasterXbar                                                                                                                |    <0.001 |
|   u_ila_0                                                                                                                           |     0.042 |
|     inst                                                                                                                            |     0.042 |
|       ila_core_inst                                                                                                                 |     0.042 |
|         ila_trace_memory_inst                                                                                                       |     0.015 |
|           SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory                                                                             |     0.011 |
|             inst_blk_mem_gen                                                                                                        |     0.011 |
|               gnbram.gnativebmg.native_blk_mem_gen                                                                                  |     0.011 |
|                 valid.cstr                                                                                                          |     0.011 |
|                   ramloop[0].ram.r                                                                                                  |    <0.001 |
|                     prim_noinit.ram                                                                                                 |    <0.001 |
|                   ramloop[10].ram.r                                                                                                 |    <0.001 |
|                     prim_noinit.ram                                                                                                 |    <0.001 |
|                   ramloop[11].ram.r                                                                                                 |    <0.001 |
|                     prim_noinit.ram                                                                                                 |    <0.001 |
|                   ramloop[12].ram.r                                                                                                 |    <0.001 |
|                     prim_noinit.ram                                                                                                 |    <0.001 |
|                   ramloop[13].ram.r                                                                                                 |    <0.001 |
|                     prim_noinit.ram                                                                                                 |    <0.001 |
|                   ramloop[14].ram.r                                                                                                 |    <0.001 |
|                     prim_noinit.ram                                                                                                 |    <0.001 |
|                   ramloop[1].ram.r                                                                                                  |    <0.001 |
|                     prim_noinit.ram                                                                                                 |    <0.001 |
|                   ramloop[2].ram.r                                                                                                  |    <0.001 |
|                     prim_noinit.ram                                                                                                 |    <0.001 |
|                   ramloop[3].ram.r                                                                                                  |    <0.001 |
|                     prim_noinit.ram                                                                                                 |    <0.001 |
|                   ramloop[4].ram.r                                                                                                  |    <0.001 |
|                     prim_noinit.ram                                                                                                 |    <0.001 |
|                   ramloop[5].ram.r                                                                                                  |    <0.001 |
|                     prim_noinit.ram                                                                                                 |    <0.001 |
|                   ramloop[6].ram.r                                                                                                  |    <0.001 |
|                     prim_noinit.ram                                                                                                 |    <0.001 |
|                   ramloop[7].ram.r                                                                                                  |    <0.001 |
|                     prim_noinit.ram                                                                                                 |    <0.001 |
|                   ramloop[8].ram.r                                                                                                  |    <0.001 |
|                     prim_noinit.ram                                                                                                 |    <0.001 |
|                   ramloop[9].ram.r                                                                                                  |    <0.001 |
|                     prim_noinit.ram                                                                                                 |    <0.001 |
|           SUBCORE_RAM.trace_block_memory                                                                                            |     0.004 |
|             inst_blk_mem_gen                                                                                                        |     0.004 |
|               gnbram.gnativebmg.native_blk_mem_gen                                                                                  |     0.004 |
|                 valid.cstr                                                                                                          |     0.004 |
|                   ramloop[0].ram.r                                                                                                  |    <0.001 |
|                     prim_noinit.ram                                                                                                 |    <0.001 |
|                   ramloop[1].ram.r                                                                                                  |    <0.001 |
|                     prim_noinit.ram                                                                                                 |    <0.001 |
|                   ramloop[2].ram.r                                                                                                  |    <0.001 |
|                     prim_noinit.ram                                                                                                 |    <0.001 |
|                   ramloop[3].ram.r                                                                                                  |    <0.001 |
|                     prim_noinit.ram                                                                                                 |    <0.001 |
|                   ramloop[4].ram.r                                                                                                  |    <0.001 |
|                     prim_noinit.ram                                                                                                 |    <0.001 |
|         u_ila_cap_ctrl                                                                                                              |    <0.001 |
|           U_CDONE                                                                                                                   |    <0.001 |
|           U_NS0                                                                                                                     |    <0.001 |
|           U_NS1                                                                                                                     |    <0.001 |
|           u_cap_addrgen                                                                                                             |    <0.001 |
|             U_CMPRESET                                                                                                              |    <0.001 |
|             u_cap_sample_counter                                                                                                    |    <0.001 |
|               U_SCE                                                                                                                 |    <0.001 |
|               U_SCMPCE                                                                                                              |    <0.001 |
|               U_SCRST                                                                                                               |    <0.001 |
|               u_scnt_cmp                                                                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                   DUT                                                                                                               |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                       u_srlA                                                                                                        |    <0.001 |
|                       u_srlB                                                                                                        |    <0.001 |
|                       u_srlC                                                                                                        |    <0.001 |
|                       u_srlD                                                                                                        |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                       u_srlA                                                                                                        |    <0.001 |
|                       u_srlB                                                                                                        |    <0.001 |
|                       u_srlC                                                                                                        |    <0.001 |
|                       u_srlD                                                                                                        |    <0.001 |
|             u_cap_window_counter                                                                                                    |    <0.001 |
|               U_WCE                                                                                                                 |    <0.001 |
|               U_WHCMPCE                                                                                                             |    <0.001 |
|               U_WLCMPCE                                                                                                             |    <0.001 |
|               u_wcnt_hcmp                                                                                                           |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                   DUT                                                                                                               |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                       u_srlA                                                                                                        |    <0.001 |
|                       u_srlB                                                                                                        |    <0.001 |
|                       u_srlC                                                                                                        |    <0.001 |
|                       u_srlD                                                                                                        |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                       u_srlA                                                                                                        |    <0.001 |
|                       u_srlB                                                                                                        |    <0.001 |
|                       u_srlC                                                                                                        |    <0.001 |
|                       u_srlD                                                                                                        |    <0.001 |
|               u_wcnt_lcmp                                                                                                           |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                   DUT                                                                                                               |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                       u_srlA                                                                                                        |    <0.001 |
|                       u_srlB                                                                                                        |    <0.001 |
|                       u_srlC                                                                                                        |    <0.001 |
|                       u_srlD                                                                                                        |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                       u_srlA                                                                                                        |    <0.001 |
|                       u_srlB                                                                                                        |    <0.001 |
|                       u_srlC                                                                                                        |    <0.001 |
|                       u_srlD                                                                                                        |    <0.001 |
|         u_ila_regs                                                                                                                  |     0.009 |
|           MU_SRL[0].mu_srl_reg                                                                                                      |    <0.001 |
|           MU_SRL[10].mu_srl_reg                                                                                                     |    <0.001 |
|           MU_SRL[11].mu_srl_reg                                                                                                     |    <0.001 |
|           MU_SRL[12].mu_srl_reg                                                                                                     |    <0.001 |
|           MU_SRL[13].mu_srl_reg                                                                                                     |    <0.001 |
|           MU_SRL[14].mu_srl_reg                                                                                                     |    <0.001 |
|           MU_SRL[15].mu_srl_reg                                                                                                     |    <0.001 |
|           MU_SRL[16].mu_srl_reg                                                                                                     |    <0.001 |
|           MU_SRL[17].mu_srl_reg                                                                                                     |    <0.001 |
|           MU_SRL[18].mu_srl_reg                                                                                                     |    <0.001 |
|           MU_SRL[19].mu_srl_reg                                                                                                     |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                                                                      |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                                                                                      |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                                                                                      |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                                                                                      |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                                                                                      |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                                                                                      |    <0.001 |
|           MU_SRL[7].mu_srl_reg                                                                                                      |    <0.001 |
|           MU_SRL[8].mu_srl_reg                                                                                                      |    <0.001 |
|           MU_SRL[9].mu_srl_reg                                                                                                      |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                                                                      |    <0.001 |
|           U_XSDB_SLAVE                                                                                                              |     0.002 |
|           reg_15                                                                                                                    |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                      |    <0.001 |
|           reg_16                                                                                                                    |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                      |    <0.001 |
|           reg_17                                                                                                                    |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                      |    <0.001 |
|           reg_18                                                                                                                    |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                      |    <0.001 |
|           reg_19                                                                                                                    |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                      |    <0.001 |
|           reg_1a                                                                                                                    |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                      |    <0.001 |
|           reg_6                                                                                                                     |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                      |    <0.001 |
|           reg_7                                                                                                                     |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                      |    <0.001 |
|           reg_8                                                                                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                                    |    <0.001 |
|           reg_80                                                                                                                    |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                      |    <0.001 |
|           reg_81                                                                                                                    |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                      |    <0.001 |
|           reg_82                                                                                                                    |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                      |    <0.001 |
|           reg_83                                                                                                                    |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                      |    <0.001 |
|           reg_84                                                                                                                    |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                      |    <0.001 |
|           reg_85                                                                                                                    |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                      |    <0.001 |
|           reg_887                                                                                                                   |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                                    |    <0.001 |
|           reg_88d                                                                                                                   |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                                    |    <0.001 |
|           reg_890                                                                                                                   |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                                    |    <0.001 |
|           reg_9                                                                                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                                    |    <0.001 |
|           reg_srl_fff                                                                                                               |    <0.001 |
|           reg_stream_ffd                                                                                                            |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                      |    <0.001 |
|           reg_stream_ffe                                                                                                            |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                                    |    <0.001 |
|         u_ila_reset_ctrl                                                                                                            |    <0.001 |
|           arm_detection_inst                                                                                                        |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                                                                                |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                                                                               |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                                                                               |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                                                                              |    <0.001 |
|           halt_detection_inst                                                                                                       |    <0.001 |
|         u_trig                                                                                                                      |     0.009 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                                                            |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                 |    <0.001 |
|               DUT                                                                                                                   |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                        |    <0.001 |
|                   u_srlA                                                                                                            |    <0.001 |
|                   u_srlB                                                                                                            |    <0.001 |
|                   u_srlC                                                                                                            |    <0.001 |
|                   u_srlD                                                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                        |    <0.001 |
|                   u_srlA                                                                                                            |    <0.001 |
|                   u_srlB                                                                                                            |    <0.001 |
|                   u_srlC                                                                                                            |    <0.001 |
|                   u_srlD                                                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                        |    <0.001 |
|                   u_srlA                                                                                                            |    <0.001 |
|                   u_srlB                                                                                                            |    <0.001 |
|                   u_srlC                                                                                                            |    <0.001 |
|                   u_srlD                                                                                                            |    <0.001 |
|           U_TM                                                                                                                      |     0.009 |
|             N_DDR_MODE.G_NMU[0].U_M                                                                                                 |     0.002 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |     0.002 |
|                 DUT                                                                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                                                     |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                                                     |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                                                     |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                                                     |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                                                     |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                                                     |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|             N_DDR_MODE.G_NMU[10].U_M                                                                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                 DUT                                                                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|             N_DDR_MODE.G_NMU[11].U_M                                                                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                 DUT                                                                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|             N_DDR_MODE.G_NMU[12].U_M                                                                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                 DUT                                                                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|             N_DDR_MODE.G_NMU[13].U_M                                                                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                 DUT                                                                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|             N_DDR_MODE.G_NMU[14].U_M                                                                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                 DUT                                                                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|             N_DDR_MODE.G_NMU[15].U_M                                                                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                 DUT                                                                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|             N_DDR_MODE.G_NMU[16].U_M                                                                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                 DUT                                                                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|             N_DDR_MODE.G_NMU[17].U_M                                                                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                 DUT                                                                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|             N_DDR_MODE.G_NMU[18].U_M                                                                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                 DUT                                                                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|             N_DDR_MODE.G_NMU[19].U_M                                                                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                 DUT                                                                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                                                                                 |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                 DUT                                                                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                                                                                 |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                 DUT                                                                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                                                                                 |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                 DUT                                                                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                                                                                 |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                 DUT                                                                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|             N_DDR_MODE.G_NMU[5].U_M                                                                                                 |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                 DUT                                                                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|             N_DDR_MODE.G_NMU[6].U_M                                                                                                 |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                 DUT                                                                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|             N_DDR_MODE.G_NMU[7].U_M                                                                                                 |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                 DUT                                                                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|             N_DDR_MODE.G_NMU[8].U_M                                                                                                 |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                 DUT                                                                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|             N_DDR_MODE.G_NMU[9].U_M                                                                                                 |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                 DUT                                                                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                     u_srlA                                                                                                          |    <0.001 |
|                     u_srlB                                                                                                          |    <0.001 |
|                     u_srlC                                                                                                          |    <0.001 |
|                     u_srlD                                                                                                          |    <0.001 |
|         xsdb_memory_read_inst                                                                                                       |     0.002 |
|   zynq_ps                                                                                                                           |     1.575 |
|     axi_interconnect_0                                                                                                              |     0.000 |
|       s00_couplers                                                                                                                  |     0.000 |
|         auto_pc                                                                                                                     |     0.000 |
|     axi_interconnect_1                                                                                                              |     0.003 |
|       s00_couplers                                                                                                                  |     0.003 |
|         auto_pc                                                                                                                     |     0.003 |
|           inst                                                                                                                      |     0.003 |
|             gen_axi4_axi3.axi3_conv_inst                                                                                            |     0.003 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                                                                   |     0.001 |
|                 USE_R_CHANNEL.cmd_queue                                                                                             |    <0.001 |
|                   inst                                                                                                              |    <0.001 |
|                     fifo_gen_inst                                                                                                   |    <0.001 |
|                       inst_fifo_gen                                                                                                 |    <0.001 |
|                         gconvfifo.rf                                                                                                |    <0.001 |
|                           grf.rf                                                                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                                                |    <0.001 |
|                               gr1.gr1_int.rfwft                                                                                     |    <0.001 |
|                               grss.rsts                                                                                             |    <0.001 |
|                               rpntr                                                                                                 |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                                |    <0.001 |
|                               gwss.wsts                                                                                             |    <0.001 |
|                               wpntr                                                                                                 |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                                   |    <0.001 |
|                               gdm.dm_gen.dm                                                                                         |    <0.001 |
|                                 RAM_reg_0_31_0_0                                                                                    |    <0.001 |
|                             rstblk                                                                                                  |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                                                                 |    <0.001 |
|               USE_WRITE.write_addr_inst                                                                                             |     0.002 |
|                 USE_BURSTS.cmd_queue                                                                                                |    <0.001 |
|                   inst                                                                                                              |    <0.001 |
|                     fifo_gen_inst                                                                                                   |    <0.001 |
|                       inst_fifo_gen                                                                                                 |    <0.001 |
|                         gconvfifo.rf                                                                                                |    <0.001 |
|                           grf.rf                                                                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                                                |    <0.001 |
|                               gr1.gr1_int.rfwft                                                                                     |    <0.001 |
|                               grss.rsts                                                                                             |    <0.001 |
|                               rpntr                                                                                                 |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                                |    <0.001 |
|                               gwss.wsts                                                                                             |    <0.001 |
|                               wpntr                                                                                                 |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                                   |    <0.001 |
|                               gdm.dm_gen.dm                                                                                         |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                                                    |    <0.001 |
|                                 RAM_reg_0_31_6_9                                                                                    |    <0.001 |
|                             rstblk                                                                                                  |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                                                                           |    <0.001 |
|                   inst                                                                                                              |    <0.001 |
|                     fifo_gen_inst                                                                                                   |    <0.001 |
|                       inst_fifo_gen                                                                                                 |    <0.001 |
|                         gconvfifo.rf                                                                                                |    <0.001 |
|                           grf.rf                                                                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                                                |    <0.001 |
|                               gr1.gr1_int.rfwft                                                                                     |    <0.001 |
|                               grss.rsts                                                                                             |    <0.001 |
|                               rpntr                                                                                                 |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                                |    <0.001 |
|                               gwss.wsts                                                                                             |    <0.001 |
|                               wpntr                                                                                                 |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                                   |    <0.001 |
|                               gdm.dm_gen.dm                                                                                         |    <0.001 |
|                                 RAM_reg_0_31_0_4                                                                                    |    <0.001 |
|                             rstblk                                                                                                  |    <0.001 |
|               USE_WRITE.write_data_inst                                                                                             |    <0.001 |
|     proc_sys_reset_0                                                                                                                |    <0.001 |
|       U0                                                                                                                            |    <0.001 |
|         EXT_LPF                                                                                                                     |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                                 |    <0.001 |
|         SEQ                                                                                                                         |    <0.001 |
|           SEQ_COUNTER                                                                                                               |    <0.001 |
|     processing_system7_0                                                                                                            |     1.573 |
|       inst                                                                                                                          |     1.573 |
+-------------------------------------------------------------------------------------------------------------------------------------+-----------+


