[{"DBLP title": "Design and Analysis of a Transversal Filter RFIC in SiGe Technology.", "DBLP authors": ["Vasanth Kakani", "Fa Foster Dai"], "year": 2008, "doi": "https://doi.org/10.1109/MDT.2008.8", "OA papers": [{"PaperId": "https://openalex.org/W2029252663", "PaperTitle": "Design and Analysis of a Transversal Filter RFIC in SiGe Technology", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Auburn University": 2.0}, "Authors": ["V. Kakani", "Fa Foster Dai"]}]}, {"DBLP title": "Design of a Low-Noise UWB Transceiver SiP.", "DBLP authors": ["Changwook Yoon", "Junwoo Lee", "Young-Jin Park", "Hyunjeong Park", "Jaemin Kim", "Junso Pak", "Joungho Kim"], "year": 2008, "doi": "https://doi.org/10.1109/MDT.2008.9", "OA papers": [{"PaperId": "https://openalex.org/W2161122225", "PaperTitle": "Design of a Low-Noise UWB Transceiver SiP", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Korea Advanced Institute of Science and Technology": 1.0, "Korea Electrotechnology Research Institute": 1.0, "Hynix Semiconductor#TAB#": 1.0, "Korea Adv. Inst. of Sci. and Technol.": 4.0}, "Authors": ["Chang Wook Yoon", "Youngjin Park", "JunWoo Lee", "Hyun-Jeong Park", "Jae-Min Kim", "Jun So Pak", "Joungho Kim"]}]}, {"DBLP title": "Decreasing Test Qualification Time in AMS and RF Systems.", "DBLP authors": ["Yves Joannon", "Vincent Beroulle", "Chantal Robach", "Smail Tedjini", "Jean-Louis Carbon\u00e9ro"], "year": 2008, "doi": "https://doi.org/10.1109/MDT.2008.7", "OA papers": [{"PaperId": "https://openalex.org/W2056312711", "PaperTitle": "Decreasing Test Qualification Time in AMS and RF Systems", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Grenoble Institute of Technology": 4.0, "STMicroelectronics (Czechia)": 1.0}, "Authors": ["Yves Joannon", "Vincent Beroulle", "Chantal Robach", "Smail Tedjini", "J.L. Carbonero"]}]}, {"DBLP title": "Light-Enhanced FET Switch Improves ATE RF Power Settling.", "DBLP authors": ["Joe Kelly", "Dean Nicholson", "Edwin Lowery", "Victor Grothen"], "year": 2008, "doi": "https://doi.org/10.1109/MDT.2008.22", "OA papers": [{"PaperId": "https://openalex.org/W2062442622", "PaperTitle": "Light-Enhanced FET Switch Improves ATE RF Power Settling", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Verigy Inc., Cupertino": 2.0, "Agilent Technologies (Germany)": 2.0}, "Authors": ["James J. Kelly", "Erin M. Lowery", "David Nicholson", "V. Grothen"]}]}, {"DBLP title": "Time-Division-Multiplexed Test Delivery for NoC Systems.", "DBLP authors": ["John Mark Nolen", "Rabi N. Mahapatra"], "year": 2008, "doi": "https://doi.org/10.1109/MDT.2008.27", "OA papers": [{"PaperId": "https://openalex.org/W2136917207", "PaperTitle": "Time-Division-Multiplexed Test Delivery for NoC Systems", "Year": 2008, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Texas A and M University, USA": 2.0}, "Authors": ["J.M. Nolen", "Rabi N. Mahapatra"]}]}, {"DBLP title": "Low-Impact Processor for Dynamic Runtime Power Management.", "DBLP authors": ["Jorgen Peddersen", "Sri Parameswaran"], "year": 2008, "doi": "https://doi.org/10.1109/MDT.2008.23", "OA papers": [{"PaperId": "https://openalex.org/W2068962703", "PaperTitle": "Low-Impact Processor for Dynamic Runtime Power Management", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"UNSW Sydney": 2.0}, "Authors": ["Jorgen Peddersen", "Sreejith Parameswaran"]}]}, {"DBLP title": "Hybrid-SBST Methodology for Efficient Testing of Processor Cores.", "DBLP authors": ["Nektarios Kranitis", "Andreas Merentitis", "George Theodorou", "Antonis M. Paschalis", "Dimitris Gizopoulos"], "year": 2008, "doi": "https://doi.org/10.1109/MDT.2008.15", "OA papers": [{"PaperId": "https://openalex.org/W1965015817", "PaperTitle": "Hybrid-SBST Methodology for Efficient Testing of Processor Cores", "Year": 2008, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"National and Kapodistrian University of Athens": 4.0, "University of Piraeus": 1.0}, "Authors": ["N. Kranitis", "Andreas Merentitis", "George Theodorou", "Antonis Paschalis", "Dimitris Gizopoulos"]}]}, {"DBLP title": "Simultaneous Switching Noise: The Relation between Bus Layout and Coding.", "DBLP authors": ["Daniele Rossi", "Andr\u00e9 K. Nieuwland", "Cecilia Metra"], "year": 2008, "doi": "https://doi.org/10.1109/MDT.2008.25", "OA papers": [{"PaperId": "https://openalex.org/W2165788343", "PaperTitle": "Simultaneous Switching Noise: The Relation between Bus Layout and Coding", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Bologna": 2.0, "NXP (Germany)": 1.0}, "Authors": ["D. M. Rossi", "Andre K. Nieuwland", "Cecilia Metra"]}]}, {"DBLP title": "Historical Perspective on Scan Compression.", "DBLP authors": ["Rohit Kapur", "Subhasish Mitra", "Thomas W. Williams"], "year": 2008, "doi": "https://doi.org/10.1109/MDT.2008.40", "OA papers": [{"PaperId": "https://openalex.org/W2150895785", "PaperTitle": "Historical Perspective on Scan Compression", "Year": 2008, "CitationCount": 50, "EstimatedCitation": 50, "Affiliations": {"Synopsys (Switzerland)": 2.0, "Stanford University": 1.0}, "Authors": ["Rohit Kapur", "S. Mitra", "Thomas N. Williams"]}]}, {"DBLP title": "VirtualScan: Test Compression Technology Using Combinational Logic and One-Pass ATPG.", "DBLP authors": ["Laung-Terng Wang", "Xiaoqing Wen", "Shianling Wu", "Zhigang Wang", "Zhigang Jiang", "Boryau Sheu", "Xinli Gu"], "year": 2008, "doi": "https://doi.org/10.1109/MDT.2008.56", "OA papers": [{"PaperId": "https://openalex.org/W1979305473", "PaperTitle": "VirtualScan: Test Compression Technology Using Combinational Logic and One-Pass ATPG", "Year": 2008, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"Syntek Technologies (United States)": 4.0, "Kyushu Institute of Technology": 1.0, "Cisco Systems (United States)": 2.0}, "Authors": ["Laung-Terng Wang", "Xiaoqing Wen", "Shianling Wu", "Zhigang Wang", "Zhigang Jiang", "Boryau Sheu", "Xinli Gu"]}]}, {"DBLP title": "UMC-Scan Test Methodology: Exploiting the Maximum Freedom of Multicasting.", "DBLP authors": ["Chao-Wen Tzeng", "Shi-Yu Huang"], "year": 2008, "doi": "https://doi.org/10.1109/MDT.2008.55", "OA papers": [{"PaperId": "https://openalex.org/W2046352832", "PaperTitle": "UMC-Scan Test Methodology: Exploiting the Maximum Freedom of Multicasting", "Year": 2008, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"National Tsing Hua University": 2.0}, "Authors": ["Chao-Wen Tzeng", "Shi-Yu Huang"]}]}, {"DBLP title": "Hierarchical Test Compression for SoC Designs.", "DBLP authors": ["Kee Sup Kim", "Ming Zhang"], "year": 2008, "doi": "https://doi.org/10.1109/MDT.2008.39", "OA papers": [{"PaperId": "https://openalex.org/W2073307569", "PaperTitle": "Hierarchical Test Compression for SoC Designs", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Intel (United States)": 2.0}, "Authors": ["Kee Hoon Kim", "Ming Zhang"]}]}, {"DBLP title": "Loopback DFT for Low-Cost Test of Single-VCO-Based Wireless Transceivers.", "DBLP authors": ["Ganesh Srinivasan", "Friedrich Taenzler", "Abhijit Chatterjee"], "year": 2008, "doi": "https://doi.org/10.1109/MDT.2008.46", "OA papers": [{"PaperId": "https://openalex.org/W2126832344", "PaperTitle": "Loopback DFT for Low-Cost Test of Single-VCO-Based Wireless Transceivers", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Texas Instruments (United States)": 2.0, "Georgia Institute of Technology": 1.0}, "Authors": ["Ganesh Kumar Srinivasan", "Friedrich Taenzler", "Avishek Chatterjee"]}]}, {"DBLP title": "Wireless System for Microwave Test Signal Generation.", "DBLP authors": ["Qizhang Yin", "William R. Eisenstadt", "Tian Xia"], "year": 2008, "doi": "https://doi.org/10.1109/MDT.2008.57", "OA papers": [{"PaperId": "https://openalex.org/W1992338700", "PaperTitle": "Wireless System for Microwave Test Signal Generation", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"United Monolithic Semiconductor (France)": 1.0, "University of Florida": 1.0, "Spansion#TAB#": 1.0}, "Authors": ["Qi-Zhang Yin", "William R. Eisenstadt", "Tian Xia"]}]}, {"DBLP title": "An Illustrated Methodology for Analysis of Error Tolerance.", "DBLP authors": ["Melvin A. Breuer", "Haiyang (Henry) Zhu"], "year": 2008, "doi": "https://doi.org/10.1109/MDT.2008.30", "OA papers": [{"PaperId": "https://openalex.org/W2030803967", "PaperTitle": "An Illustrated Methodology for Analysis of Error Tolerance", "Year": 2008, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"University of Southern California": 1.0, "Analog Devices (United States)": 1.0}, "Authors": ["Melvin A. Breuer", "Haiyang Zhu"]}]}, {"DBLP title": "Device Model for Ballistic CNFETs Using the First Conducting Band.", "DBLP authors": ["Hamidreza Hashempour", "Fabrizio Lombardi"], "year": 2008, "doi": "https://doi.org/10.1109/MDT.2008.34", "OA papers": [{"PaperId": "https://openalex.org/W2016710629", "PaperTitle": "Device Model for Ballistic CNFETs Using the First Conducting Band", "Year": 2008, "CitationCount": 69, "EstimatedCitation": 69, "Affiliations": {"NXP (Germany)": 1.0, "Universidad del Noreste": 1.0}, "Authors": ["Hamidreza Hashempour", "Fabrizio Lombardi"]}]}, {"DBLP title": "Functional Debug Techniques for Embedded Systems.", "DBLP authors": ["Bart Vermeulen"], "year": 2008, "doi": "https://doi.org/10.1109/MDT.2008.66", "OA papers": [{"PaperId": "https://openalex.org/W2162925013", "PaperTitle": "Functional Debug Techniques for Embedded Systems", "Year": 2008, "CitationCount": 48, "EstimatedCitation": 48, "Affiliations": {"NXP (Netherlands)": 1.0}, "Authors": ["Bart Vermeulen"]}]}, {"DBLP title": "In-System Silicon Validation and Debug.", "DBLP authors": ["Miron Abramovici"], "year": 2008, "doi": "https://doi.org/10.1109/MDT.2008.77", "OA papers": [{"PaperId": "https://openalex.org/W2161957517", "PaperTitle": "In-System Silicon Validation and Debug", "Year": 2008, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"University of Southern California": 1.0}, "Authors": ["Miron Abramovici"]}]}, {"DBLP title": "Case Study on Speed Failure Causes in a Microprocessor.", "DBLP authors": ["Kip Killpack", "Suriyaprakash Natarajan", "Arun Krishnamachary", "Pouria Bastani"], "year": 2008, "doi": "https://doi.org/10.1109/MDT.2008.61", "OA papers": [{"PaperId": "https://openalex.org/W2021783304", "PaperTitle": "Case Study on Speed Failure Causes in a Microprocessor", "Year": 2008, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"Intel (United States)": 3.0, "University of California, Santa Barbara": 1.0}, "Authors": ["Kip Killpack", "S. Natarajan", "Arun Krishnamachary", "Pouria Bastani"]}]}, {"DBLP title": "Linking Statistical Learning to Diagnosis.", "DBLP authors": ["Pouria Bastani", "Li-C. Wang", "Magdy S. Abadir"], "year": 2008, "doi": "https://doi.org/10.1109/MDT.2008.79", "OA papers": [{"PaperId": "https://openalex.org/W2083231191", "PaperTitle": "Linking Statistical Learning to Diagnosis", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of California, Santa Barbara": 2.0, "Freescale semiconductor": 1.0}, "Authors": ["Pouria Bastani", "Li Wang", "Magdy S. Abadir"]}]}, {"DBLP title": "Survey of Scan Chain Diagnosis.", "DBLP authors": ["Yu Huang", "Ruifeng Guo", "Wu-Tung Cheng", "James Chien-Mo Li"], "year": 2008, "doi": "https://doi.org/10.1109/MDT.2008.83", "OA papers": [{"PaperId": "https://openalex.org/W2108361034", "PaperTitle": "Survey of Scan Chain Diagnosis", "Year": 2008, "CitationCount": 57, "EstimatedCitation": 57, "Affiliations": {"Mentor Technologies": 1.0, "Siemens (Hungary)": 1.0, "Mentor": 1.0, "National Taiwan University": 1.0}, "Authors": ["Yu Huang", "Ruifeng Guo", "Wu-Tung Cheng", "J. C. Li"]}]}, {"DBLP title": "Physical Techniques for Chip-Backside IC Debug in Nanotechnologies.", "DBLP authors": ["Christian Boit", "Rudolf Schlangen", "Uwe Kerst", "Ted R. Lundquist"], "year": 2008, "doi": "https://doi.org/10.1109/MDT.2008.82", "OA papers": [{"PaperId": "https://openalex.org/W2168319321", "PaperTitle": "Physical Techniques for Chip-Backside IC Debug in Nanotechnologies", "Year": 2008, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Berlin Univ. of Technol, Berlin": 3.0, "DCG Systems#TAB#": 1.0}, "Authors": ["Christian Boit", "Rudolf Schlangen", "U. Kerst", "T. Lundquist"]}]}, {"DBLP title": "Overview of Debug Standardization Activities.", "DBLP authors": ["Bart Vermeulen", "Neal Stollon", "Rolf K\u00fchnis", "Gary Swoboda", "Jeff Rearick"], "year": 2008, "doi": "https://doi.org/10.1109/MDT.2008.81", "OA papers": [{"PaperId": "https://openalex.org/W2094764060", "PaperTitle": "Overview of Debug Standardization Activities", "Year": 2008, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"NXP (Netherlands)": 1.0, "Nokia, Finland": 1.0, "Advanced Micro Devices (Canada)": 1.0, "IR Dynamics (United States)": 1.0, "Texas Instruments (United States)": 1.0}, "Authors": ["Bart Vermeulen", "Neal Stollon", "Rolf K\u00fchnis", "Gunter Swoboda", "Jeff Rearick"]}]}, {"DBLP title": "Thousand-Core Chips [Roundtable].", "DBLP authors": ["David Yeh", "Li-Shiuan Peh", "Shekhar Borkar", "John A. Darringer", "Anant Agarwal", "Wen-mei W. Hwu"], "year": 2008, "doi": "https://doi.org/10.1109/MDT.2008.85", "OA papers": [{"PaperId": "https://openalex.org/W2095491825", "PaperTitle": "Thousand-Core Chips [Roundtable]", "Year": 2008, "CitationCount": 49, "EstimatedCitation": 49, "Affiliations": {"Texas Instruments (United States)": 1.0, "Princeton University": 1.0, "Intel (United States)": 1.0, "IBM": 1.0, "Massachusetts Institute of Technology": 1.0, "University of Illinois Urbana-Champaign": 1.0}, "Authors": ["David Yeh", "Li-Shiuan Peh", "Shekhar Borkar", "John A. Darringer", "Anant K. Agarwal", "Wen-mei W. Hwu"]}]}, {"DBLP title": "Challenges and Solutions for Late- and Post-Silicon Design.", "DBLP authors": ["Jan M. Rabaey", "Sharad Malik"], "year": 2008, "doi": "https://doi.org/10.1109/MDT.2008.91", "OA papers": [{"PaperId": "https://openalex.org/W2120566353", "PaperTitle": "Challenges and Solutions for Late- and Post-Silicon Design", "Year": 2008, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"University of California, Berkeley": 1.0, "Princeton University": 1.0}, "Authors": ["Jan M. Rabaey", "Sudhir Malik"]}]}, {"DBLP title": "The Concurrency Challenge.", "DBLP authors": ["Wen-mei W. Hwu", "Kurt Keutzer", "Timothy G. Mattson"], "year": 2008, "doi": "https://doi.org/10.1109/MDT.2008.110", "OA papers": [{"PaperId": "https://openalex.org/W1986378602", "PaperTitle": "The Concurrency Challenge", "Year": 2008, "CitationCount": 58, "EstimatedCitation": 58, "Affiliations": {"University of Illinois Urbana-Champaign": 1.0, "University of California, Berkeley": 1.0, "Intel (United States)": 1.0}, "Authors": ["Wen-mei W. Hwu", "Kurt Keutzer", "Timothy G. Mattson"]}]}, {"DBLP title": "Reliable Systems on Unreliable Fabrics.", "DBLP authors": ["Todd M. Austin", "Valeria Bertacco", "Scott A. Mahlke", "Yu Cao"], "year": 2008, "doi": "https://doi.org/10.1109/MDT.2008.107", "OA papers": [{"PaperId": "https://openalex.org/W2109231632", "PaperTitle": "Reliable Systems on Unreliable Fabrics", "Year": 2008, "CitationCount": 61, "EstimatedCitation": 61, "Affiliations": {"CSE-ACAL Lab., Michigan Univ., Ann Arbor, MI": 3.0, "Arizona State University": 1.0}, "Authors": ["Todd Austin", "Valeria Bertacco", "Scott Mahlke", "Yu Cao"]}]}, {"DBLP title": "The Search for Alternative Computational Paradigms.", "DBLP authors": ["Naresh R. Shanbhag", "Subhasish Mitra", "Gustavo de Veciana", "Michael Orshansky", "Radu Marculescu", "Jaijeet S. Roychowdhury", "Douglas L. Jones", "Jan M. Rabaey"], "year": 2008, "doi": "https://doi.org/10.1109/MDT.2008.113", "OA papers": [{"PaperId": "https://openalex.org/W1975993564", "PaperTitle": "The Search for Alternative Computational Paradigms", "Year": 2008, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0, "Stanford University": 1.0, "The University of Texas at Austin": 2.0, "Carnegie Mellon University": 1.0, "University of Minnesota": 1.0, "University of California, Berkeley": 1.0}, "Authors": ["Naresh R. Shanbhag", "S. Mitra", "Gustavo de Veciana", "Michael Orshansky", "Radu Marculescu", "Jaijeet Roychowdhury", "David Jones", "Jan M. Rabaey"]}]}, {"DBLP title": "Is a Unified Methodology for System-Level Design Possible?", "DBLP authors": ["Alberto L. Sangiovanni-Vincentelli"], "year": 2008, "doi": "https://doi.org/10.1109/MDT.2008.104", "OA papers": [{"PaperId": "https://openalex.org/W2073697740", "PaperTitle": "Is a Unified Methodology for System-Level Design Possible?", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of California, Berkeley": 1.0}, "Authors": ["Alberto Sangiovanni-Vincentelli"]}]}, {"DBLP title": "Workloads of the Future.", "DBLP authors": ["Jan M. Rabaey", "Daniel Burke", "Ken Lutz", "John Wawrzynek"], "year": 2008, "doi": "https://doi.org/10.1109/MDT.2008.118", "OA papers": [{"PaperId": "https://openalex.org/W2141435959", "PaperTitle": "Workloads of the Future", "Year": 2008, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of California, Berkeley": 4.0}, "Authors": ["Jan M. Rabaey", "D. L. Burke", "Kai Lutz", "John Wawrzynek"]}]}, {"DBLP title": "A Digital-Microfluidic Approach to Chip Cooling.", "DBLP authors": ["Philip Y. Paik", "Vamsee K. Pamula", "Krishnendu Chakrabarty"], "year": 2008, "doi": "https://doi.org/10.1109/MDT.2008.87", "OA papers": [{"PaperId": "https://openalex.org/W2064658121", "PaperTitle": "A Digital-Microfluidic Approach to Chip Cooling", "Year": 2008, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"ICx Biosystems, La Jolla, CA": 1.0, "Duke University": 2.0}, "Authors": ["Philip Y. Paik", "Vamsee K. Pamula", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "COSI: A Framework for the Design of Interconnection Networks.", "DBLP authors": ["Alessandro Pinto", "Luca P. Carloni", "Alberto L. Sangiovanni-Vincentelli"], "year": 2008, "doi": "https://doi.org/10.1109/MDT.2008.138", "OA papers": [{"PaperId": "https://openalex.org/W2049925868", "PaperTitle": "COSI: A Framework for the Design of Interconnection Networks", "Year": 2008, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of California, Berkeley": 2.0, "Columbia University": 1.0}, "Authors": ["Alessandro Pinto", "Luca P. Carloni", "Alberto Sangiovanni-Vincentelli"]}]}, {"DBLP title": "A Quality-Driven Design Approach for NoCs.", "DBLP authors": ["Stephan Bourduas", "Jean-Samuel Chenard", "Zeljko Zilic"], "year": 2008, "doi": "https://doi.org/10.1109/MDT.2008.124", "OA papers": [{"PaperId": "https://openalex.org/W2158373603", "PaperTitle": "A Quality-Driven Design Approach for NoCs", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"McGill University": 3.0}, "Authors": ["S. Bourduas", "J.-S. Chenard", "Zeljko Zilic"]}]}, {"DBLP title": "Characterization of Equalized and Repeated Interconnects for NoC Applications.", "DBLP authors": ["Byungsub Kim", "Vladimir Stojanovic"], "year": 2008, "doi": "https://doi.org/10.1109/MDT.2008.137", "OA papers": [{"PaperId": "https://openalex.org/W1979490163", "PaperTitle": "Characterization of Equalized and Repeated Interconnects for NoC Applications", "Year": 2008, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Massachusetts Institute of Technology": 2.0}, "Authors": ["Byungsub Kim", "Vladimir Stojanovic"]}]}, {"DBLP title": "An Interconnect Strategy for a Heterogeneous, Reconfigurable SoC.", "DBLP authors": ["Matthias K\u00fchnle", "Michael H\u00fcbner", "J\u00fcrgen Becker", "Antonio Deledda", "Claudio Mucci", "Florian Ries", "Marcello Coppola", "Lorenzo Pieralisi", "Riccardo Locatelli", "Giuseppe Maruccia", "Tommaso DeMarco", "Fabio Campi"], "year": 2008, "doi": "https://doi.org/10.1109/MDT.2008.150", "OA papers": [{"PaperId": "https://openalex.org/W2156977081", "PaperTitle": "An Interconnect Strategy for a Heterogeneous, Reconfigurable SoC", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Karlsruhe University of Education": 3.0, "STMicroelectronics (Czechia)": 6.0, "University of Bologna": 3.0}, "Authors": ["Matthias K\u00fchnle", "Michael H\u00fcbner", "J. A. Becker", "Antonio Coppola", "Lorenzo Pieralisi", "Riccardo Locatelli", "Giuseppe Maruccia", "Tommaso DeMarco", "Fabio Campi", "A. Deledda", "Claudio Mucci", "Florian Ries"]}]}, {"DBLP title": "Signal Integrity Enhancement in Digital Circuits.", "DBLP authors": ["Jorge Semi\u00e3o", "Marcial Jes\u00fas Rodr\u00edguez-Irago", "Juan J. Rodr\u00edguez-Andina", "Leonardo Bisch Piccoli", "Fabian Vargas", "Marcelino Bicho Dos Santos", "Isabel Maria Cacho Teixeira", "Jo\u00e3o Paulo Teixeira"], "year": 2008, "doi": "https://doi.org/10.1109/MDT.2008.146", "OA papers": [{"PaperId": "https://openalex.org/W2023856716", "PaperTitle": "Signal Integrity Enhancement in Digital Circuits", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Algarve": 1.0, "Pontifical Catholic University of Rio Grande do Sul": 2.0, "Universidade de Vigo": 2.0, "Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 1.5, "University of Lisbon": 1.5}, "Authors": ["Jorge Semi\u00e3o", "Leonardo Bisch Piccoli", "Fabian Vargas", "Marcial Jesus Rodriguez Irago", "Juan J. Rodriguez-Andina", "Marcelino Santos Neto", "Isabel C. Teixeira", "Jos\u00e9 A. Teixeira"]}]}, {"DBLP title": "Hardware-Software Approaches to In-Circuit Emulation for Embedded Processors.", "DBLP authors": ["Chung-Fu Kao", "Hsin-Ming Chen", "Ing-Jer Huang"], "year": 2008, "doi": "https://doi.org/10.1109/MDT.2008.142", "OA papers": [{"PaperId": "https://openalex.org/W2024515897", "PaperTitle": "Hardware-Software Approaches to In-Circuit Emulation for Embedded Processors", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National Sun Yat-sen University": 2.0, "Andes Technology": 1.0}, "Authors": ["C.M. Kao", "Ing-Jer Huang", "Hsin-Ming Chen"]}]}, {"DBLP title": "Verification of Pin-Accurate Port Connections.", "DBLP authors": ["Geeng-Wei Lee", "Juinn-Dar Huang", "Chun-Yao Wang", "Jing-Yang Jou"], "year": 2008, "doi": "https://doi.org/10.1109/MDT.2008.149", "OA papers": [{"PaperId": "https://openalex.org/W2053693164", "PaperTitle": "Verification of Pin-Accurate Port Connections", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0, "National Tsing Hua University": 1.0}, "Authors": ["Geeng-Wei Lee", "Juinn-Dar Huang", "Jing-Yang Jou", "Chun-Yao Wang"]}]}, {"DBLP title": "Designing Micro- and Nanosystems for a Safer and Healthier Tomorrow.", "DBLP authors": ["Giovanni De Micheli"], "year": 2008, "doi": "https://doi.org/10.1109/MDT.2008.139", "OA papers": [{"PaperId": "https://openalex.org/W2126022041", "PaperTitle": "Designing Micro- and Nanosystems for a Safer and Healthier Tomorrow", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 1.0}, "Authors": ["Giovanni De Micheli"]}]}, {"DBLP title": "The State of ESL Design [Roundtable].", "DBLP authors": ["Reinaldo A. Bergamaschi", "Luca Benini", "Kriszti\u00e1n Flautner", "Wido Kruijtzer", "Alberto L. Sangiovanni-Vincentelli", "Kazutoshi Wakabayashi"], "year": 2008, "doi": "https://doi.org/10.1109/MDT.2008.172", "OA papers": [{"PaperId": "https://openalex.org/W2092136433", "PaperTitle": "The State of ESL Design [Roundtable]", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Reinaldo A. Bergamaschi", "Luca Benini", "Krisztian Flautner", "Wido Kruijtzer", "Alberto Sangiovanni-Vincentelli", "Kazutoshi Wakabayashi"]}]}, {"DBLP title": "Advances in ESL Design.", "DBLP authors": ["Rajesh Gupta", "Arvind", "G\u00e9rard Berry", "Forrest Brewer"], "year": 2008, "doi": "https://doi.org/10.1109/MDT.2008.153", "OA papers": [{"PaperId": "https://openalex.org/W2067116843", "PaperTitle": "Advances in ESL Design", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Rajesh Gupta", "Arvind", "G\u00e9rard Berry", "Forrest Brewer"]}]}, {"DBLP title": "Wafer Test Methods to Improve Semiconductor Die Reliability.", "DBLP authors": ["William R. Mann"], "year": 2008, "doi": "https://doi.org/10.1109/MDT.2008.174", "OA papers": [{"PaperId": "https://openalex.org/W2101886936", "PaperTitle": "Wafer Test Methods to Improve Semiconductor Die Reliability", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Rockwell Automation (United States)": 1.0}, "Authors": ["W.R. Mann"]}]}, {"DBLP title": "Building an FoC Using Large, Buffered Crossbar Cores.", "DBLP authors": ["Dimitrios Simos", "Ioannis Papaefstathiou", "Manolis Katevenis"], "year": 2008, "doi": "https://doi.org/10.1109/MDT.2008.159", "OA papers": [{"PaperId": "https://openalex.org/W1996466120", "PaperTitle": "Building an FoC Using Large, Buffered Crossbar Cores", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of the Aegean": 1.0, "University of Crete": 1.0}, "Authors": ["D. Simos", "Manolis Katevenis"]}]}, {"DBLP title": "Defect Tolerance for Nanoscale Crossbar-Based Devices.", "DBLP authors": ["Mohammad Tehranipoor", "Reza M. Rad"], "year": 2008, "doi": "https://doi.org/10.1109/MDT.2008.162", "OA papers": [{"PaperId": "https://openalex.org/W2124971679", "PaperTitle": "Defect Tolerance for Nanoscale Crossbar-Based Devices", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Connecticut": 1.0, "University of Maryland, Baltimore County": 1.0}, "Authors": ["M. Tehranipoor", "Reza E. Rad"]}]}, {"DBLP title": "A Systematic Approach to Memory Test Time Reduction.", "DBLP authors": ["Jen-Chieh Yeh", "Chao-Hsun Chen", "Cheng-Wen Wu", "Shuo-Fen Kuo"], "year": 2008, "doi": "https://doi.org/10.1109/MDT.2008.152", "OA papers": [{"PaperId": "https://openalex.org/W2016305893", "PaperTitle": "A Systematic Approach to Memory Test Time Reduction", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"ITRI International": 1.0, "National Tsing Hua University": 2.0, "Realtek (China)": 1.0}, "Authors": ["Jen-Chieh Yeh", "Chao-Hsun Chen", "Cheng-Wen Wu", "Shuo-Fen Kuo"]}]}, {"DBLP title": "Multisynchronous and Fully Asynchronous NoCs for GALS Architectures.", "DBLP authors": ["Abbas Sheibanyrad", "Alain Greiner", "Ivan Miro Panades"], "year": 2008, "doi": "https://doi.org/10.1109/MDT.2008.167", "OA papers": [{"PaperId": "https://openalex.org/W2035024806", "PaperTitle": "Multisynchronous and Fully Asynchronous NoCs for GALS Architectures", "Year": 2008, "CitationCount": 56, "EstimatedCitation": 56, "Affiliations": {}, "Authors": ["Abbas Sheibanyrad", "Andreas Greiner", "Ivan Miro-Panades"]}]}, {"DBLP title": "Application Scenarios in Streaming-Oriented Embedded-System Design.", "DBLP authors": ["Stefan Valentin Gheorghita", "Twan Basten", "Henk Corporaal"], "year": 2008, "doi": "https://doi.org/10.1109/MDT.2008.158", "OA papers": [{"PaperId": "https://openalex.org/W2043878285", "PaperTitle": "Application Scenarios in Streaming-Oriented Embedded-System Design", "Year": 2008, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Google (Switzerland)": 1.0, "Eindhoven University of Technology": 2.0}, "Authors": ["S.V. Gheorghita", "Twan Basten", "Henk Corporaal"]}]}, {"DBLP title": "Managing Security in FPGA-Based Embedded Systems.", "DBLP authors": ["Ted Huffmire", "Brett Brotherton", "Timothy Sherwood", "Ryan Kastner", "Timothy E. Levin", "Thuy D. Nguyen", "Cynthia E. Irvine"], "year": 2008, "doi": "https://doi.org/10.1109/MDT.2008.166", "OA papers": [{"PaperId": "https://openalex.org/W2128105056", "PaperTitle": "Managing Security in FPGA-Based Embedded Systems", "Year": 2008, "CitationCount": 46, "EstimatedCitation": 46, "Affiliations": {"Naval Postgraduate School": 4.0, "Special Technologies Laboratory#TAB#": 1.0, "University of California, Santa Barbara": 1.0, "University of California\u2014San Diego": 1.0}, "Authors": ["Ted Huffmire", "Brett Brotherton", "Timothy Sherwood", "Ryan Kastner", "T. Levin", "T. D. Nguyen", "Cynthia E. Irvine"]}]}]