#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Sat Jul 24 19:13:09 2021
# Process ID: 21873
# Current directory: /home/ad2039/G00StereoCamera/SCAM/SCAM.runs/design_1_s00_regslice_0_synth_1
# Command line: vivado -log design_1_s00_regslice_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_s00_regslice_0.tcl
# Log file: /home/ad2039/G00StereoCamera/SCAM/SCAM.runs/design_1_s00_regslice_0_synth_1/design_1_s00_regslice_0.vds
# Journal file: /home/ad2039/G00StereoCamera/SCAM/SCAM.runs/design_1_s00_regslice_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_s00_regslice_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1496.742 ; gain = 0.000 ; free physical = 17818 ; free virtual = 48653
INFO: [Synth 8-638] synthesizing module 'design_1_s00_regslice_0' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_s00_regslice_0/synth/design_1_s00_regslice_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axi_register_slice' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:1284]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice' (1#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized0' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized0' (1#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized1' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized1' (1#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized2' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized2' (1#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (2#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (3#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axi_register_slice' (4#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:1284]
INFO: [Synth 8-256] done synthesizing module 'design_1_s00_regslice_0' (5#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_s00_regslice_0/synth/design_1_s00_regslice_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1496.742 ; gain = 0.000 ; free physical = 17599 ; free virtual = 48451
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1496.742 ; gain = 0.000 ; free physical = 17541 ; free virtual = 48392
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-i
Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2120.688 ; gain = 0.000 ; free physical = 12225 ; free virtual = 43064
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 2120.688 ; gain = 623.945 ; free physical = 10881 ; free virtual = 41714
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 2120.688 ; gain = 623.945 ; free physical = 10881 ; free virtual = 41714
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 2120.688 ; gain = 623.945 ; free physical = 10875 ; free virtual = 41708
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 2120.688 ; gain = 623.945 ; free physical = 10821 ; free virtual = 41654
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 2120.688 ; gain = 623.945 ; free physical = 10716 ; free virtual = 41553
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:01:19 . Memory (MB): peak = 2732.664 ; gain = 1235.922 ; free physical = 8728 ; free virtual = 39580
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:01:19 . Memory (MB): peak = 2743.680 ; gain = 1246.938 ; free physical = 8712 ; free virtual = 39564
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:01:20 . Memory (MB): peak = 2756.695 ; gain = 1259.953 ; free physical = 8645 ; free virtual = 39498
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:01:20 . Memory (MB): peak = 2756.695 ; gain = 1259.953 ; free physical = 8381 ; free virtual = 39234
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:01:20 . Memory (MB): peak = 2756.695 ; gain = 1259.953 ; free physical = 8377 ; free virtual = 39230
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:01:20 . Memory (MB): peak = 2756.695 ; gain = 1259.953 ; free physical = 8368 ; free virtual = 39221
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:01:20 . Memory (MB): peak = 2756.695 ; gain = 1259.953 ; free physical = 8372 ; free virtual = 39224
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:01:20 . Memory (MB): peak = 2756.695 ; gain = 1259.953 ; free physical = 8381 ; free virtual = 39234
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:01:20 . Memory (MB): peak = 2756.695 ; gain = 1259.953 ; free physical = 8379 ; free virtual = 39232

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     6|
|2     |LUT2 |     2|
|3     |LUT3 |   280|
|4     |LUT4 |     7|
|5     |FDRE |   693|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:01:20 . Memory (MB): peak = 2756.695 ; gain = 1259.953 ; free physical = 8379 ; free virtual = 39231
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:01:22 . Memory (MB): peak = 2810.344 ; gain = 1334.977 ; free physical = 9740 ; free virtual = 40593
