// Seed: 1957770262
module module_0 (
    input supply0 id_0,
    input wire id_1,
    input wand id_2,
    input wire id_3,
    input uwire id_4,
    input uwire id_5,
    output tri1 id_6,
    output supply0 id_7,
    input tri id_8,
    input uwire id_9,
    input supply0 id_10,
    input tri id_11,
    output supply0 id_12
);
  wire id_14 = -1;
  assign id_7 = id_3 ? -1 : id_1;
  assign module_1.id_10 = 0;
  assign id_14 = 1;
  logic id_15, id_16;
endmodule
module module_1 #(
    parameter id_11 = 32'd83,
    parameter id_16 = 32'd14,
    parameter id_2  = 32'd76
) (
    output supply0 id_0,
    input wor id_1,
    input supply0 _id_2,
    output logic id_3,
    input wire id_4,
    output tri1 id_5,
    output tri id_6,
    input supply1 id_7,
    input wire id_8,
    input uwire id_9,
    input wire id_10,
    input tri0 _id_11,
    input tri0 id_12,
    output supply1 id_13
);
  wire id_15;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_8,
      id_7,
      id_12,
      id_9,
      id_0,
      id_13,
      id_10,
      id_8,
      id_1,
      id_10,
      id_6
  );
  parameter id_16 = 1;
  logic [-1 : id_11] id_17;
  assign id_6 = -1;
  wire [1 : id_16  +  id_2] id_18;
  logic id_19;
  ;
  always force id_17 = -1'b0;
  initial begin : LABEL_0
    id_3 <= 1;
    assign id_15 = -1;
  end
endmodule
