open preamble backendTheory arm6_targetTheory arm6_targetLib

val _ = new_theory"arm6_config";

val arm6_names_def = Define `
  arm6_names =
    (* source can use 14 regs,
       target's r15 must be avoided (pc),
       target's r13 must be avoided (stack pointer),
       source 0 must represent r14 (link register),
       source 1-4 must be r0-r3 (1st 4 arguments)
       the top three (source 11-13) must be callee-saved
       (callee-saved include: r4-r8, r10-11) *)
    (insert 0 14 o
     insert 1 0 o
     insert 2 1 o
     insert 3 2 o
     insert 4 3 o
     insert 12 8 o
     insert 13 10 o
     (* the rest just ensures that the mapping is well-formed *)
     insert 8 4 o
     insert 10 12 o
     insert 14 13) LN:num num_map`

val arm6_names_def = save_thm("arm6_names_def",
  CONV_RULE (RAND_CONV EVAL) arm6_names_def);

val source_conf = rconc(EVAL``prim_config.source_conf``)
val mod_conf = rconc(EVAL``prim_config.mod_conf``)
val clos_conf = rconc (EVAL ``clos_to_bvl$default_config``)
val bvl_conf = rconc (EVAL``bvl_to_bvi$default_config``)
val word_to_word_conf = ``<| reg_alg:=3; col_oracle := Î»n. NONE |>``
val arm6_data_conf = ``<| tag_bits:=0; len_bits:=0; pad_bits:=1; len_size:=20; has_div:=F; has_longdiv:=F; has_fp_ops:=T; call_empty_ffi:=F; gc_kind:=Simple|>``
val arm6_word_conf = ``<| bitmaps := []:32 word list |>``
val arm6_stack_conf = ``<|jump:=T;reg_names:=arm6_names|>``
val arm6_lab_conf = ``<|pos:=0;ffi_names:=NONE;labels:=LN;asm_conf:=arm6_config;init_clock:=5|>``

val arm6_backend_config_def = Define`
  arm6_backend_config =
             <|source_conf:=^(source_conf);
               mod_conf:=^(mod_conf);
               clos_conf:=^(clos_conf);
               bvl_conf:=^(bvl_conf);
               data_conf:=^(arm6_data_conf);
               word_to_word_conf:=^(word_to_word_conf);
               word_conf:=^(arm6_word_conf);
               stack_conf:=^(arm6_stack_conf);
               lab_conf:=^(arm6_lab_conf)
               |>`;

val _ = export_theory();
