{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731513295633 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731513295633 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 13 15:54:55 2024 " "Processing started: Wed Nov 13 15:54:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731513295633 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731513295633 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731513295634 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731513295830 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731513295830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inner_arithmetic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inner_arithmetic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inner_arithmetic-behavioral " "Found design unit 1: inner_arithmetic-behavioral" {  } { { "inner_arithmetic.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB2/inner_arithmetic.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731513299879 ""} { "Info" "ISGN_ENTITY_NAME" "1 inner_arithmetic " "Found entity 1: inner_arithmetic" {  } { { "inner_arithmetic.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB2/inner_arithmetic.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731513299879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731513299879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-structural " "Found design unit 1: half_adder-structural" {  } { { "half_adder.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB2/half_adder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731513299879 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB2/half_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731513299879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731513299879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-behavioral " "Found design unit 1: full_adder-behavioral" {  } { { "full_adder.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB2/full_adder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731513299880 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB2/full_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731513299880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731513299880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flags.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flags-behavioral " "Found design unit 1: flags-behavioral" {  } { { "flags.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB2/flags.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731513299881 ""} { "Info" "ISGN_ENTITY_NAME" "1 flags " "Found entity 1: flags" {  } { { "flags.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB2/flags.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731513299881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731513299881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmeticunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arithmeticunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arithmeticunit-behavioral " "Found design unit 1: arithmeticunit-behavioral" {  } { { "arithmeticunit.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB2/arithmeticunit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731513299882 ""} { "Info" "ISGN_ENTITY_NAME" "1 arithmeticunit " "Found entity 1: arithmeticunit" {  } { { "arithmeticunit.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB2/arithmeticunit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731513299882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731513299882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 1 1 " "Found 1 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB2/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731513299883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731513299883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_subtractor_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_subtractor_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_subtractor_4bits-behavioral " "Found design unit 1: adder_subtractor_4bits-behavioral" {  } { { "adder_subtractor_4bits.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB2/adder_subtractor_4bits.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731513299884 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_subtractor_4bits " "Found entity 1: adder_subtractor_4bits" {  } { { "adder_subtractor_4bits.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB2/adder_subtractor_4bits.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731513299884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731513299884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aritmetic_shift_right.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aritmetic_shift_right.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arithmetic_shift_right-behavioral " "Found design unit 1: arithmetic_shift_right-behavioral" {  } { { "aritmetic_shift_right.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB2/aritmetic_shift_right.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731513299884 ""} { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_shift_right " "Found entity 1: arithmetic_shift_right" {  } { { "aritmetic_shift_right.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB2/aritmetic_shift_right.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731513299884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731513299884 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731513299911 ""}
{ "Error" "EVRFX_VHDL_1404_UNCONVERTED" "alu alu.vhd(5) " "VHDL error at alu.vhd(5): entity alu does not have an architecture" {  } { { "alu.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB2/alu.vhd" 5 0 0 } }  } 0 10793 "VHDL error at %2!s!: entity %1!s! does not have an architecture" 0 0 "Analysis & Synthesis" 0 -1 1731513299913 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731513299913 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731513299960 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 13 15:54:59 2024 " "Processing ended: Wed Nov 13 15:54:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731513299960 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731513299960 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731513299960 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731513299960 ""}
