{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620528006889 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620528006899 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 09 10:40:06 2021 " "Processing started: Sun May 09 10:40:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620528006899 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528006899 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPU -c FPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPU -c FPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528006899 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620528007618 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620528007618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_add.v 22 22 " "Found 22 design units, including 22 entities, in source file fpu_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPU_add_altbarrel_shift_s4e " "Found entity 1: FPU_add_altbarrel_shift_s4e" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528017500 ""} { "Info" "ISGN_ENTITY_NAME" "2 FPU_add_altbarrel_shift_28g " "Found entity 2: FPU_add_altbarrel_shift_28g" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528017500 ""} { "Info" "ISGN_ENTITY_NAME" "3 FPU_add_altpriority_encoder_3e8 " "Found entity 3: FPU_add_altpriority_encoder_3e8" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528017500 ""} { "Info" "ISGN_ENTITY_NAME" "4 FPU_add_altpriority_encoder_6e8 " "Found entity 4: FPU_add_altpriority_encoder_6e8" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528017500 ""} { "Info" "ISGN_ENTITY_NAME" "5 FPU_add_altpriority_encoder_be8 " "Found entity 5: FPU_add_altpriority_encoder_be8" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528017500 ""} { "Info" "ISGN_ENTITY_NAME" "6 FPU_add_altpriority_encoder_3v7 " "Found entity 6: FPU_add_altpriority_encoder_3v7" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 309 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528017500 ""} { "Info" "ISGN_ENTITY_NAME" "7 FPU_add_altpriority_encoder_6v7 " "Found entity 7: FPU_add_altpriority_encoder_6v7" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528017500 ""} { "Info" "ISGN_ENTITY_NAME" "8 FPU_add_altpriority_encoder_bv7 " "Found entity 8: FPU_add_altpriority_encoder_bv7" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 353 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528017500 ""} { "Info" "ISGN_ENTITY_NAME" "9 FPU_add_altpriority_encoder_uv8 " "Found entity 9: FPU_add_altpriority_encoder_uv8" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528017500 ""} { "Info" "ISGN_ENTITY_NAME" "10 FPU_add_altpriority_encoder_ue9 " "Found entity 10: FPU_add_altpriority_encoder_ue9" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 413 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528017500 ""} { "Info" "ISGN_ENTITY_NAME" "11 FPU_add_altpriority_encoder_ou8 " "Found entity 11: FPU_add_altpriority_encoder_ou8" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 446 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528017500 ""} { "Info" "ISGN_ENTITY_NAME" "12 FPU_add_altpriority_encoder_nh8 " "Found entity 12: FPU_add_altpriority_encoder_nh8" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 519 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528017500 ""} { "Info" "ISGN_ENTITY_NAME" "13 FPU_add_altpriority_encoder_qh8 " "Found entity 13: FPU_add_altpriority_encoder_qh8" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 538 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528017500 ""} { "Info" "ISGN_ENTITY_NAME" "14 FPU_add_altpriority_encoder_vh8 " "Found entity 14: FPU_add_altpriority_encoder_vh8" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 571 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528017500 ""} { "Info" "ISGN_ENTITY_NAME" "15 FPU_add_altpriority_encoder_ii9 " "Found entity 15: FPU_add_altpriority_encoder_ii9" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 604 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528017500 ""} { "Info" "ISGN_ENTITY_NAME" "16 FPU_add_altpriority_encoder_n28 " "Found entity 16: FPU_add_altpriority_encoder_n28" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 653 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528017500 ""} { "Info" "ISGN_ENTITY_NAME" "17 FPU_add_altpriority_encoder_q28 " "Found entity 17: FPU_add_altpriority_encoder_q28" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 669 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528017500 ""} { "Info" "ISGN_ENTITY_NAME" "18 FPU_add_altpriority_encoder_v28 " "Found entity 18: FPU_add_altpriority_encoder_v28" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528017500 ""} { "Info" "ISGN_ENTITY_NAME" "19 FPU_add_altpriority_encoder_i39 " "Found entity 19: FPU_add_altpriority_encoder_i39" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 725 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528017500 ""} { "Info" "ISGN_ENTITY_NAME" "20 FPU_add_altpriority_encoder_cna " "Found entity 20: FPU_add_altpriority_encoder_cna" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 753 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528017500 ""} { "Info" "ISGN_ENTITY_NAME" "21 FPU_add_altfp_add_sub_c6j " "Found entity 21: FPU_add_altfp_add_sub_c6j" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 806 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528017500 ""} { "Info" "ISGN_ENTITY_NAME" "22 FPU_add " "Found entity 22: FPU_add" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 3308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528017500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528017500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_sub.v 22 22 " "Found 22 design units, including 22 entities, in source file fpu_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPU_sub_altbarrel_shift_s4e " "Found entity 1: FPU_sub_altbarrel_shift_s4e" {  } { { "FPU_sub.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528017553 ""} { "Info" "ISGN_ENTITY_NAME" "2 FPU_sub_altbarrel_shift_28g " "Found entity 2: FPU_sub_altbarrel_shift_28g" {  } { { "FPU_sub.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528017553 ""} { "Info" "ISGN_ENTITY_NAME" "3 FPU_sub_altpriority_encoder_3e8 " "Found entity 3: FPU_sub_altpriority_encoder_3e8" {  } { { "FPU_sub.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528017553 ""} { "Info" "ISGN_ENTITY_NAME" "4 FPU_sub_altpriority_encoder_6e8 " "Found entity 4: FPU_sub_altpriority_encoder_6e8" {  } { { "FPU_sub.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528017553 ""} { "Info" "ISGN_ENTITY_NAME" "5 FPU_sub_altpriority_encoder_be8 " "Found entity 5: FPU_sub_altpriority_encoder_be8" {  } { { "FPU_sub.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528017553 ""} { "Info" "ISGN_ENTITY_NAME" "6 FPU_sub_altpriority_encoder_3v7 " "Found entity 6: FPU_sub_altpriority_encoder_3v7" {  } { { "FPU_sub.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 309 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528017553 ""} { "Info" "ISGN_ENTITY_NAME" "7 FPU_sub_altpriority_encoder_6v7 " "Found entity 7: FPU_sub_altpriority_encoder_6v7" {  } { { "FPU_sub.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528017553 ""} { "Info" "ISGN_ENTITY_NAME" "8 FPU_sub_altpriority_encoder_bv7 " "Found entity 8: FPU_sub_altpriority_encoder_bv7" {  } { { "FPU_sub.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 353 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528017553 ""} { "Info" "ISGN_ENTITY_NAME" "9 FPU_sub_altpriority_encoder_uv8 " "Found entity 9: FPU_sub_altpriority_encoder_uv8" {  } { { "FPU_sub.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528017553 ""} { "Info" "ISGN_ENTITY_NAME" "10 FPU_sub_altpriority_encoder_ue9 " "Found entity 10: FPU_sub_altpriority_encoder_ue9" {  } { { "FPU_sub.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 413 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528017553 ""} { "Info" "ISGN_ENTITY_NAME" "11 FPU_sub_altpriority_encoder_ou8 " "Found entity 11: FPU_sub_altpriority_encoder_ou8" {  } { { "FPU_sub.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 446 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528017553 ""} { "Info" "ISGN_ENTITY_NAME" "12 FPU_sub_altpriority_encoder_nh8 " "Found entity 12: FPU_sub_altpriority_encoder_nh8" {  } { { "FPU_sub.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 519 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528017553 ""} { "Info" "ISGN_ENTITY_NAME" "13 FPU_sub_altpriority_encoder_qh8 " "Found entity 13: FPU_sub_altpriority_encoder_qh8" {  } { { "FPU_sub.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 538 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528017553 ""} { "Info" "ISGN_ENTITY_NAME" "14 FPU_sub_altpriority_encoder_vh8 " "Found entity 14: FPU_sub_altpriority_encoder_vh8" {  } { { "FPU_sub.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 571 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528017553 ""} { "Info" "ISGN_ENTITY_NAME" "15 FPU_sub_altpriority_encoder_ii9 " "Found entity 15: FPU_sub_altpriority_encoder_ii9" {  } { { "FPU_sub.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 604 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528017553 ""} { "Info" "ISGN_ENTITY_NAME" "16 FPU_sub_altpriority_encoder_n28 " "Found entity 16: FPU_sub_altpriority_encoder_n28" {  } { { "FPU_sub.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 653 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528017553 ""} { "Info" "ISGN_ENTITY_NAME" "17 FPU_sub_altpriority_encoder_q28 " "Found entity 17: FPU_sub_altpriority_encoder_q28" {  } { { "FPU_sub.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 669 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528017553 ""} { "Info" "ISGN_ENTITY_NAME" "18 FPU_sub_altpriority_encoder_v28 " "Found entity 18: FPU_sub_altpriority_encoder_v28" {  } { { "FPU_sub.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528017553 ""} { "Info" "ISGN_ENTITY_NAME" "19 FPU_sub_altpriority_encoder_i39 " "Found entity 19: FPU_sub_altpriority_encoder_i39" {  } { { "FPU_sub.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 725 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528017553 ""} { "Info" "ISGN_ENTITY_NAME" "20 FPU_sub_altpriority_encoder_cna " "Found entity 20: FPU_sub_altpriority_encoder_cna" {  } { { "FPU_sub.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 753 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528017553 ""} { "Info" "ISGN_ENTITY_NAME" "21 FPU_sub_altfp_add_sub_d7j " "Found entity 21: FPU_sub_altfp_add_sub_d7j" {  } { { "FPU_sub.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 806 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528017553 ""} { "Info" "ISGN_ENTITY_NAME" "22 FPU_sub " "Found entity 22: FPU_sub" {  } { { "FPU_sub.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 3308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528017553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528017553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_div.v 3 3 " "Found 3 design units, including 3 entities, in source file fpu_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPU_div_altfp_div_pst_ire " "Found entity 1: FPU_div_altfp_div_pst_ire" {  } { { "FPU_div.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528017592 ""} { "Info" "ISGN_ENTITY_NAME" "2 FPU_div_altfp_div_idh " "Found entity 2: FPU_div_altfp_div_idh" {  } { { "FPU_div.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1541 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528017592 ""} { "Info" "ISGN_ENTITY_NAME" "3 FPU_div " "Found entity 3: FPU_div" {  } { { "FPU_div.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1575 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528017592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528017592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_mul.v 2 2 " "Found 2 design units, including 2 entities, in source file fpu_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPU_mul_altfp_mult_3tn " "Found entity 1: FPU_mul_altfp_mult_3tn" {  } { { "FPU_mul.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528017629 ""} { "Info" "ISGN_ENTITY_NAME" "2 FPU_mul " "Found entity 2: FPU_mul" {  } { { "FPU_mul.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v" 805 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528017629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528017629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu.v 1 1 " "Found 1 design units, including 1 entities, in source file fpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPU " "Found entity 1: FPU" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528017639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528017639 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPU " "Elaborating entity \"FPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620528018017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_div FPU_div:u_FPU_div " "Elaborating entity \"FPU_div\" for hierarchy \"FPU_div:u_FPU_div\"" {  } { { "FPU.v" "u_FPU_div" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528018122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_div_altfp_div_idh FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component " "Elaborating entity \"FPU_div_altfp_div_idh\" for hierarchy \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\"" {  } { { "FPU_div.v" "FPU_div_altfp_div_idh_component" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528018131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_div_altfp_div_pst_ire FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1 " "Elaborating entity \"FPU_div_altfp_div_pst_ire\" for hierarchy \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\"" {  } { { "FPU_div.v" "altfp_div_pst1" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528018140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altsyncram:altsyncram3 " "Elaborating entity \"altsyncram\" for hierarchy \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altsyncram:altsyncram3\"" {  } { { "FPU_div.v" "altsyncram3" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528018213 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altsyncram:altsyncram3 " "Elaborated megafunction instantiation \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altsyncram:altsyncram3\"" {  } { { "FPU_div.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 308 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528018215 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altsyncram:altsyncram3 " "Instantiated megafunction \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altsyncram:altsyncram3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FPU_div.hex " "Parameter \"init_file\" = \"FPU_div.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528018215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528018215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528018215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528018215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528018215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528018215 ""}  } { { "FPU_div.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 308 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620528018215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q3p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q3p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q3p " "Found entity 1: altsyncram_q3p" {  } { { "db/altsyncram_q3p.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/altsyncram_q3p.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528018277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528018277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q3p FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_q3p:auto_generated " "Elaborating entity \"altsyncram_q3p\" for hierarchy \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_q3p:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528018279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:bias_addition " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:bias_addition\"" {  } { { "FPU_div.v" "bias_addition" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528018357 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:bias_addition " "Elaborated megafunction instantiation \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:bias_addition\"" {  } { { "FPU_div.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528018358 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:bias_addition " "Instantiated megafunction \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:bias_addition\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528018358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528018358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528018358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528018358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528018358 ""}  } { { "FPU_div.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620528018358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_toi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_toi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_toi " "Found entity 1: add_sub_toi" {  } { { "db/add_sub_toi.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_toi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528018419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528018419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_toi FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:bias_addition\|add_sub_toi:auto_generated " "Elaborating entity \"add_sub_toi\" for hierarchy \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:bias_addition\|add_sub_toi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528018422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:exp_sub " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:exp_sub\"" {  } { { "FPU_div.v" "exp_sub" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528018440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:exp_sub " "Elaborated megafunction instantiation \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:exp_sub\"" {  } { { "FPU_div.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1257 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528018441 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:exp_sub " "Instantiated megafunction \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:exp_sub\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528018441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528018441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528018441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528018441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528018441 ""}  } { { "FPU_div.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1257 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620528018441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ath.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ath.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ath " "Found entity 1: add_sub_ath" {  } { { "db/add_sub_ath.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_ath.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528018501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528018501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ath FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:exp_sub\|add_sub_ath:auto_generated " "Elaborating entity \"add_sub_ath\" for hierarchy \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:exp_sub\|add_sub_ath:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528018504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:quotient_process " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:quotient_process\"" {  } { { "FPU_div.v" "quotient_process" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528018519 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:quotient_process " "Elaborated megafunction instantiation \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:quotient_process\"" {  } { { "FPU_div.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1283 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528018521 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:quotient_process " "Instantiated megafunction \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:quotient_process\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528018521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528018521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528018521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 31 " "Parameter \"lpm_width\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528018521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528018521 ""}  } { { "FPU_div.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1283 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620528018521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hfi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hfi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hfi " "Found entity 1: add_sub_hfi" {  } { { "db/add_sub_hfi.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_hfi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528018581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528018581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hfi FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:quotient_process\|add_sub_hfi:auto_generated " "Elaborating entity \"add_sub_hfi\" for hierarchy \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:quotient_process\|add_sub_hfi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528018585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\"" {  } { { "FPU_div.v" "remainder_sub_0" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528018599 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Elaborated megafunction instantiation \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\"" {  } { { "FPU_div.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1309 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528018602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Instantiated megafunction \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528018603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528018603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528018603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 50 " "Parameter \"lpm_width\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528018603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528018603 ""}  } { { "FPU_div.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1309 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620528018603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_p5i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_p5i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_p5i " "Found entity 1: add_sub_p5i" {  } { { "db/add_sub_p5i.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_p5i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528018663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528018663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_p5i FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_p5i:auto_generated " "Elaborating entity \"add_sub_p5i\" for hierarchy \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_p5i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528018666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_compare:cmpr2\"" {  } { { "FPU_div.v" "cmpr2" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528018721 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_compare:cmpr2\"" {  } { { "FPU_div.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1336 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528018723 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_compare:cmpr2 " "Instantiated megafunction \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528018723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 23 " "Parameter \"lpm_width\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528018723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528018723 ""}  } { { "FPU_div.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1336 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620528018723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_cng.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_cng.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_cng " "Found entity 1: cmpr_cng" {  } { { "db/cmpr_cng.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/cmpr_cng.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528018786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528018786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_cng FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_compare:cmpr2\|cmpr_cng:auto_generated " "Elaborating entity \"cmpr_cng\" for hierarchy \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_compare:cmpr2\|cmpr_cng:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528018788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:a1_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:a1_prod\"" {  } { { "FPU_div.v" "a1_prod" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528018853 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:a1_prod " "Elaborated megafunction instantiation \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:a1_prod\"" {  } { { "FPU_div.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1358 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528018855 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:a1_prod " "Instantiated megafunction \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:a1_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 3 " "Parameter \"lpm_pipeline\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528018855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528018855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 25 " "Parameter \"lpm_widtha\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528018855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 10 " "Parameter \"lpm_widthb\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528018855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 35 " "Parameter \"lpm_widthp\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528018855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528018855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528018855 ""}  } { { "FPU_div.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1358 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620528018855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tcs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tcs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tcs " "Found entity 1: mult_tcs" {  } { { "db/mult_tcs.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/mult_tcs.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528018920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528018920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_tcs FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:a1_prod\|mult_tcs:auto_generated " "Elaborating entity \"mult_tcs\" for hierarchy \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:a1_prod\|mult_tcs:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528018923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:b1_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:b1_prod\"" {  } { { "FPU_div.v" "b1_prod" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528018947 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:b1_prod " "Elaborated megafunction instantiation \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:b1_prod\"" {  } { { "FPU_div.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1384 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528018949 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:b1_prod " "Instantiated megafunction \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:b1_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 3 " "Parameter \"lpm_pipeline\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528018949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528018949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528018949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 10 " "Parameter \"lpm_widthb\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528018949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 34 " "Parameter \"lpm_widthp\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528018949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528018949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528018949 ""}  } { { "FPU_div.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1384 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620528018949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_rcs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_rcs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_rcs " "Found entity 1: mult_rcs" {  } { { "db/mult_rcs.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/mult_rcs.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528019031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528019031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_rcs FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:b1_prod\|mult_rcs:auto_generated " "Elaborating entity \"mult_rcs\" for hierarchy \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:b1_prod\|mult_rcs:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528019036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:q_partial_0 " "Elaborating entity \"lpm_mult\" for hierarchy \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:q_partial_0\"" {  } { { "FPU_div.v" "q_partial_0" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528019058 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:q_partial_0 " "Elaborated megafunction instantiation \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:q_partial_0\"" {  } { { "FPU_div.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1410 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528019060 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:q_partial_0 " "Instantiated megafunction \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:q_partial_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528019060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528019060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 17 " "Parameter \"lpm_widtha\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528019060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 17 " "Parameter \"lpm_widthb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528019060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 34 " "Parameter \"lpm_widthp\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528019060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528019060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528019060 ""}  } { { "FPU_div.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1410 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620528019060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_2ds.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_2ds.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2ds " "Found entity 1: mult_2ds" {  } { { "db/mult_2ds.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/mult_2ds.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528019127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528019127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_2ds FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_2ds:auto_generated " "Elaborating entity \"mult_2ds\" for hierarchy \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_2ds:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528019130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Elaborating entity \"lpm_mult\" for hierarchy \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:remainder_mult_0\"" {  } { { "FPU_div.v" "remainder_mult_0" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528019164 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Elaborated megafunction instantiation \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:remainder_mult_0\"" {  } { { "FPU_div.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1462 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528019167 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Instantiated megafunction \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:remainder_mult_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 3 " "Parameter \"lpm_pipeline\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528019167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528019167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 34 " "Parameter \"lpm_widtha\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528019167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 17 " "Parameter \"lpm_widthb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528019167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 51 " "Parameter \"lpm_widthp\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528019167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528019167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528019167 ""}  } { { "FPU_div.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1462 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620528019167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_3ds.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_3ds.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_3ds " "Found entity 1: mult_3ds" {  } { { "db/mult_3ds.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/mult_3ds.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528019231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528019231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_3ds FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_3ds:auto_generated " "Elaborating entity \"mult_3ds\" for hierarchy \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_3ds:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528019234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_mul FPU_mul:u_FPU_mul " "Elaborating entity \"FPU_mul\" for hierarchy \"FPU_mul:u_FPU_mul\"" {  } { { "FPU.v" "u_FPU_mul" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528019254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_mul_altfp_mult_3tn FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component " "Elaborating entity \"FPU_mul_altfp_mult_3tn\" for hierarchy \"FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\"" {  } { { "FPU_mul.v" "FPU_mul_altfp_mult_3tn_component" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v" 823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528019263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:exp_add_adder\"" {  } { { "FPU_mul.v" "exp_add_adder" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528019271 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:exp_add_adder\"" {  } { { "FPU_mul.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v" 670 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528019276 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528019276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528019276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528019276 ""}  } { { "FPU_mul.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v" 670 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620528019276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hge.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hge.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hge " "Found entity 1: add_sub_hge" {  } { { "db/add_sub_hge.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_hge.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528019338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528019338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hge FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:exp_add_adder\|add_sub_hge:auto_generated " "Elaborating entity \"add_sub_hge\" for hierarchy \"FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:exp_add_adder\|add_sub_hge:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528019341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "FPU_mul.v" "exp_adj_adder" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528019357 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "FPU_mul.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v" 694 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528019362 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528019362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528019362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528019362 ""}  } { { "FPU_mul.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v" 694 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620528019362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_68c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_68c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_68c " "Found entity 1: add_sub_68c" {  } { { "db/add_sub_68c.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_68c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528019424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528019424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_68c FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:exp_adj_adder\|add_sub_68c:auto_generated " "Elaborating entity \"add_sub_68c\" for hierarchy \"FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:exp_adj_adder\|add_sub_68c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528019427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "FPU_mul.v" "exp_bias_subtr" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v" 718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528019443 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "FPU_mul.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v" 718 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528019448 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528019448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528019448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528019448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528019448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528019448 ""}  } { { "FPU_mul.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v" 718 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620528019448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pkg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pkg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pkg " "Found entity 1: add_sub_pkg" {  } { { "db/add_sub_pkg.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_pkg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528019510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528019510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pkg FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:exp_bias_subtr\|add_sub_pkg:auto_generated " "Elaborating entity \"add_sub_pkg\" for hierarchy \"FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:exp_bias_subtr\|add_sub_pkg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528019514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:man_round_adder\"" {  } { { "FPU_mul.v" "man_round_adder" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v" 744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528019529 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:man_round_adder\"" {  } { { "FPU_mul.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v" 744 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528019536 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528019536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528019536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528019536 ""}  } { { "FPU_mul.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v" 744 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620528019536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_itb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_itb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_itb " "Found entity 1: add_sub_itb" {  } { { "db/add_sub_itb.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_itb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528019601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528019601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_itb FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:man_round_adder\|add_sub_itb:auto_generated " "Elaborating entity \"add_sub_itb\" for hierarchy \"FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:man_round_adder\|add_sub_itb:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528019604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_mult:man_product2_mult\"" {  } { { "FPU_mul.v" "man_product2_mult" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v" 766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528019621 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_mult:man_product2_mult\"" {  } { { "FPU_mul.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v" 766 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528019623 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 5 " "Parameter \"lpm_pipeline\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528019623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528019623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528019623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528019623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 48 " "Parameter \"lpm_widthp\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528019623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528019623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528019623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528019623 ""}  } { { "FPU_mul.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v" 766 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620528019623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1ks.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1ks.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1ks " "Found entity 1: mult_1ks" {  } { { "db/mult_1ks.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/mult_1ks.tdf" 35 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528019689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528019689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_1ks FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_mult:man_product2_mult\|mult_1ks:auto_generated " "Elaborating entity \"mult_1ks\" for hierarchy \"FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_mult:man_product2_mult\|mult_1ks:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528019692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_add FPU_add:u_FPU_add " "Elaborating entity \"FPU_add\" for hierarchy \"FPU_add:u_FPU_add\"" {  } { { "FPU.v" "u_FPU_add" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528019711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_add_altfp_add_sub_c6j FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component " "Elaborating entity \"FPU_add_altfp_add_sub_c6j\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\"" {  } { { "FPU_add.v" "FPU_add_altfp_add_sub_c6j_component" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 3326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528019720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_add_altbarrel_shift_s4e FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altbarrel_shift_s4e:lbarrel_shift " "Elaborating entity \"FPU_add_altbarrel_shift_s4e\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altbarrel_shift_s4e:lbarrel_shift\"" {  } { { "FPU_add.v" "lbarrel_shift" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 1484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528019734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_add_altbarrel_shift_28g FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altbarrel_shift_28g:rbarrel_shift " "Elaborating entity \"FPU_add_altbarrel_shift_28g\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altbarrel_shift_28g:rbarrel_shift\"" {  } { { "FPU_add.v" "rbarrel_shift" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 1492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528019743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_add_altpriority_encoder_ou8 FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_ou8:leading_zeroes_cnt " "Elaborating entity \"FPU_add_altpriority_encoder_ou8\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_ou8:leading_zeroes_cnt\"" {  } { { "FPU_add.v" "leading_zeroes_cnt" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 1499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528019752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_add_altpriority_encoder_uv8 FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_add_altpriority_encoder_uv8:altpriority_encoder7 " "Elaborating entity \"FPU_add_altpriority_encoder_uv8\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_add_altpriority_encoder_uv8:altpriority_encoder7\"" {  } { { "FPU_add.v" "altpriority_encoder7" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528019760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_add_altpriority_encoder_be8 FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_add_altpriority_encoder_uv8:altpriority_encoder7\|FPU_add_altpriority_encoder_be8:altpriority_encoder10 " "Elaborating entity \"FPU_add_altpriority_encoder_be8\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_add_altpriority_encoder_uv8:altpriority_encoder7\|FPU_add_altpriority_encoder_be8:altpriority_encoder10\"" {  } { { "FPU_add.v" "altpriority_encoder10" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528019768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_add_altpriority_encoder_6e8 FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_add_altpriority_encoder_uv8:altpriority_encoder7\|FPU_add_altpriority_encoder_be8:altpriority_encoder10\|FPU_add_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"FPU_add_altpriority_encoder_6e8\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_add_altpriority_encoder_uv8:altpriority_encoder7\|FPU_add_altpriority_encoder_be8:altpriority_encoder10\|FPU_add_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "FPU_add.v" "altpriority_encoder11" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528019776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_add_altpriority_encoder_3e8 FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_add_altpriority_encoder_uv8:altpriority_encoder7\|FPU_add_altpriority_encoder_be8:altpriority_encoder10\|FPU_add_altpriority_encoder_6e8:altpriority_encoder11\|FPU_add_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"FPU_add_altpriority_encoder_3e8\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_add_altpriority_encoder_uv8:altpriority_encoder7\|FPU_add_altpriority_encoder_be8:altpriority_encoder10\|FPU_add_altpriority_encoder_6e8:altpriority_encoder11\|FPU_add_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "FPU_add.v" "altpriority_encoder13" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528019785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_add_altpriority_encoder_bv7 FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_add_altpriority_encoder_uv8:altpriority_encoder7\|FPU_add_altpriority_encoder_bv7:altpriority_encoder9 " "Elaborating entity \"FPU_add_altpriority_encoder_bv7\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_add_altpriority_encoder_uv8:altpriority_encoder7\|FPU_add_altpriority_encoder_bv7:altpriority_encoder9\"" {  } { { "FPU_add.v" "altpriority_encoder9" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528019822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_add_altpriority_encoder_6v7 FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_add_altpriority_encoder_uv8:altpriority_encoder7\|FPU_add_altpriority_encoder_bv7:altpriority_encoder9\|FPU_add_altpriority_encoder_6v7:altpriority_encoder15 " "Elaborating entity \"FPU_add_altpriority_encoder_6v7\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_add_altpriority_encoder_uv8:altpriority_encoder7\|FPU_add_altpriority_encoder_bv7:altpriority_encoder9\|FPU_add_altpriority_encoder_6v7:altpriority_encoder15\"" {  } { { "FPU_add.v" "altpriority_encoder15" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528019830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_add_altpriority_encoder_3v7 FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_add_altpriority_encoder_uv8:altpriority_encoder7\|FPU_add_altpriority_encoder_bv7:altpriority_encoder9\|FPU_add_altpriority_encoder_6v7:altpriority_encoder15\|FPU_add_altpriority_encoder_3v7:altpriority_encoder17 " "Elaborating entity \"FPU_add_altpriority_encoder_3v7\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_add_altpriority_encoder_uv8:altpriority_encoder7\|FPU_add_altpriority_encoder_bv7:altpriority_encoder9\|FPU_add_altpriority_encoder_6v7:altpriority_encoder15\|FPU_add_altpriority_encoder_3v7:altpriority_encoder17\"" {  } { { "FPU_add.v" "altpriority_encoder17" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528019838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_add_altpriority_encoder_ue9 FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_add_altpriority_encoder_ue9:altpriority_encoder8 " "Elaborating entity \"FPU_add_altpriority_encoder_ue9\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_add_altpriority_encoder_ue9:altpriority_encoder8\"" {  } { { "FPU_add.v" "altpriority_encoder8" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528019874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_add_altpriority_encoder_cna FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt " "Elaborating entity \"FPU_add_altpriority_encoder_cna\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt\"" {  } { { "FPU_add.v" "trailing_zeros_cnt" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 1506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528019979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_add_altpriority_encoder_ii9 FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_add_altpriority_encoder_ii9:altpriority_encoder21 " "Elaborating entity \"FPU_add_altpriority_encoder_ii9\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_add_altpriority_encoder_ii9:altpriority_encoder21\"" {  } { { "FPU_add.v" "altpriority_encoder21" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528019987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_add_altpriority_encoder_vh8 FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_add_altpriority_encoder_ii9:altpriority_encoder21\|FPU_add_altpriority_encoder_vh8:altpriority_encoder23 " "Elaborating entity \"FPU_add_altpriority_encoder_vh8\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_add_altpriority_encoder_ii9:altpriority_encoder21\|FPU_add_altpriority_encoder_vh8:altpriority_encoder23\"" {  } { { "FPU_add.v" "altpriority_encoder23" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528019995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_add_altpriority_encoder_qh8 FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_add_altpriority_encoder_ii9:altpriority_encoder21\|FPU_add_altpriority_encoder_vh8:altpriority_encoder23\|FPU_add_altpriority_encoder_qh8:altpriority_encoder25 " "Elaborating entity \"FPU_add_altpriority_encoder_qh8\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_add_altpriority_encoder_ii9:altpriority_encoder21\|FPU_add_altpriority_encoder_vh8:altpriority_encoder23\|FPU_add_altpriority_encoder_qh8:altpriority_encoder25\"" {  } { { "FPU_add.v" "altpriority_encoder25" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528020003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_add_altpriority_encoder_nh8 FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_add_altpriority_encoder_ii9:altpriority_encoder21\|FPU_add_altpriority_encoder_vh8:altpriority_encoder23\|FPU_add_altpriority_encoder_qh8:altpriority_encoder25\|FPU_add_altpriority_encoder_nh8:altpriority_encoder27 " "Elaborating entity \"FPU_add_altpriority_encoder_nh8\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_add_altpriority_encoder_ii9:altpriority_encoder21\|FPU_add_altpriority_encoder_vh8:altpriority_encoder23\|FPU_add_altpriority_encoder_qh8:altpriority_encoder25\|FPU_add_altpriority_encoder_nh8:altpriority_encoder27\"" {  } { { "FPU_add.v" "altpriority_encoder27" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528020012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_add_altpriority_encoder_i39 FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_add_altpriority_encoder_i39:altpriority_encoder22 " "Elaborating entity \"FPU_add_altpriority_encoder_i39\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_add_altpriority_encoder_i39:altpriority_encoder22\"" {  } { { "FPU_add.v" "altpriority_encoder22" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528020096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_add_altpriority_encoder_v28 FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_add_altpriority_encoder_i39:altpriority_encoder22\|FPU_add_altpriority_encoder_v28:altpriority_encoder30 " "Elaborating entity \"FPU_add_altpriority_encoder_v28\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_add_altpriority_encoder_i39:altpriority_encoder22\|FPU_add_altpriority_encoder_v28:altpriority_encoder30\"" {  } { { "FPU_add.v" "altpriority_encoder30" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528020150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_add_altpriority_encoder_q28 FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_add_altpriority_encoder_i39:altpriority_encoder22\|FPU_add_altpriority_encoder_v28:altpriority_encoder30\|FPU_add_altpriority_encoder_q28:altpriority_encoder32 " "Elaborating entity \"FPU_add_altpriority_encoder_q28\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_add_altpriority_encoder_i39:altpriority_encoder22\|FPU_add_altpriority_encoder_v28:altpriority_encoder30\|FPU_add_altpriority_encoder_q28:altpriority_encoder32\"" {  } { { "FPU_add.v" "altpriority_encoder32" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528020178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_add_altpriority_encoder_n28 FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_add_altpriority_encoder_i39:altpriority_encoder22\|FPU_add_altpriority_encoder_v28:altpriority_encoder30\|FPU_add_altpriority_encoder_q28:altpriority_encoder32\|FPU_add_altpriority_encoder_n28:altpriority_encoder34 " "Elaborating entity \"FPU_add_altpriority_encoder_n28\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_add_altpriority_encoder_i39:altpriority_encoder22\|FPU_add_altpriority_encoder_v28:altpriority_encoder30\|FPU_add_altpriority_encoder_q28:altpriority_encoder32\|FPU_add_altpriority_encoder_n28:altpriority_encoder34\"" {  } { { "FPU_add.v" "altpriority_encoder34" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528020193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub1\"" {  } { { "FPU_add.v" "add_sub1" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528020201 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub1\"" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2478 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528020203 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528020203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528020203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528020203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528020203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528020203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528020203 ""}  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2478 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620528020203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_eqj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_eqj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_eqj " "Found entity 1: add_sub_eqj" {  } { { "db/add_sub_eqj.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_eqj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528020265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528020265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_eqj FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub1\|add_sub_eqj:auto_generated " "Elaborating entity \"add_sub_eqj\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub1\|add_sub_eqj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528020268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub3\"" {  } { { "FPU_add.v" "add_sub3" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528020297 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub3\"" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2532 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528020300 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528020300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528020300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528020300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528020300 ""}  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2532 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620528020300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_00f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_00f " "Found entity 1: add_sub_00f" {  } { { "db/add_sub_00f.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_00f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528020363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528020363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_00f FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub3\|add_sub_00f:auto_generated " "Elaborating entity \"add_sub_00f\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub3\|add_sub_00f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528020367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub4\"" {  } { { "FPU_add.v" "add_sub4" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528020383 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub4\"" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2557 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528020386 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528020386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528020386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528020386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528020386 ""}  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2557 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620528020386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2ve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2ve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2ve " "Found entity 1: add_sub_2ve" {  } { { "db/add_sub_2ve.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_2ve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528020449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528020449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2ve FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub4\|add_sub_2ve:auto_generated " "Elaborating entity \"add_sub_2ve\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub4\|add_sub_2ve:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528020453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub5\"" {  } { { "FPU_add.v" "add_sub5" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528020469 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub5\"" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2582 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528020472 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528020472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528020472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528020472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528020472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528020472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528020472 ""}  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2582 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620528020472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dpj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dpj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dpj " "Found entity 1: add_sub_dpj" {  } { { "db/add_sub_dpj.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_dpj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528020534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528020534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dpj FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub5\|add_sub_dpj:auto_generated " "Elaborating entity \"add_sub_dpj\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub5\|add_sub_dpj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528020538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "FPU_add.v" "man_2comp_res_lower" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528020568 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2626 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528020572 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528020572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528020572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528020572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528020572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528020572 ""}  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2626 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620528020572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_eij.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_eij.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_eij " "Found entity 1: add_sub_eij" {  } { { "db/add_sub_eij.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_eij.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528020638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528020638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_eij FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_eij:auto_generated " "Elaborating entity \"add_sub_eij\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_eij:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528020642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "FPU_add.v" "man_2comp_res_upper0" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528020658 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2644 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528020662 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528020662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528020662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528020662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528020662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528020662 ""}  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2644 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620528020662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j3j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j3j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j3j " "Found entity 1: add_sub_j3j" {  } { { "db/add_sub_j3j.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_j3j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528020726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528020726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_j3j FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_j3j:auto_generated " "Elaborating entity \"add_sub_j3j\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_j3j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528020729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "FPU_add.v" "man_2comp_res_upper1" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528020745 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2662 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528020749 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528020749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528020749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528020749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528020749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528020749 ""}  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2662 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620528020749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "FPU_add.v" "man_res_rounding_add_sub_lower" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528020816 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2742 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528020820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528020820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528020820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528020820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528020820 ""}  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2742 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620528020820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ff.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ff.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ff " "Found entity 1: add_sub_8ff" {  } { { "db/add_sub_8ff.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_8ff.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528020883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528020883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8ff FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_8ff:auto_generated " "Elaborating entity \"add_sub_8ff\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_8ff:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528020887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "FPU_add.v" "man_res_rounding_add_sub_upper1" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528020902 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2767 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528020907 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528020907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528020907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528020907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528020907 ""}  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2767 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620528020907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hnf " "Found entity 1: add_sub_hnf" {  } { { "db/add_sub_hnf.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_hnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528020970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528020970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hnf FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_hnf:auto_generated " "Elaborating entity \"add_sub_hnf\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_hnf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528020974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "FPU_add.v" "trailing_zeros_limit_comparator" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528020991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2793 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528020992 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528020992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528020992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528020992 ""}  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2793 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620528020992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_leg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_leg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_leg " "Found entity 1: cmpr_leg" {  } { { "db/cmpr_leg.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/cmpr_leg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528021054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528021054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_leg FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_leg:auto_generated " "Elaborating entity \"cmpr_leg\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_leg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528021057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_sub FPU_sub:u_FPU_sub " "Elaborating entity \"FPU_sub\" for hierarchy \"FPU_sub:u_FPU_sub\"" {  } { { "FPU.v" "u_FPU_sub" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528021073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_sub_altfp_add_sub_d7j FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component " "Elaborating entity \"FPU_sub_altfp_add_sub_d7j\" for hierarchy \"FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\"" {  } { { "FPU_sub.v" "FPU_sub_altfp_add_sub_d7j_component" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 3326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528021082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_sub_altbarrel_shift_s4e FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altbarrel_shift_s4e:lbarrel_shift " "Elaborating entity \"FPU_sub_altbarrel_shift_s4e\" for hierarchy \"FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altbarrel_shift_s4e:lbarrel_shift\"" {  } { { "FPU_sub.v" "lbarrel_shift" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 1484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528021095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_sub_altbarrel_shift_28g FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altbarrel_shift_28g:rbarrel_shift " "Elaborating entity \"FPU_sub_altbarrel_shift_28g\" for hierarchy \"FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altbarrel_shift_28g:rbarrel_shift\"" {  } { { "FPU_sub.v" "rbarrel_shift" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 1492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528021104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_sub_altpriority_encoder_ou8 FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_ou8:leading_zeroes_cnt " "Elaborating entity \"FPU_sub_altpriority_encoder_ou8\" for hierarchy \"FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_ou8:leading_zeroes_cnt\"" {  } { { "FPU_sub.v" "leading_zeroes_cnt" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 1499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528021113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_sub_altpriority_encoder_uv8 FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_sub_altpriority_encoder_uv8:altpriority_encoder7 " "Elaborating entity \"FPU_sub_altpriority_encoder_uv8\" for hierarchy \"FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_sub_altpriority_encoder_uv8:altpriority_encoder7\"" {  } { { "FPU_sub.v" "altpriority_encoder7" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528021122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_sub_altpriority_encoder_be8 FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_sub_altpriority_encoder_uv8:altpriority_encoder7\|FPU_sub_altpriority_encoder_be8:altpriority_encoder10 " "Elaborating entity \"FPU_sub_altpriority_encoder_be8\" for hierarchy \"FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_sub_altpriority_encoder_uv8:altpriority_encoder7\|FPU_sub_altpriority_encoder_be8:altpriority_encoder10\"" {  } { { "FPU_sub.v" "altpriority_encoder10" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528021130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_sub_altpriority_encoder_6e8 FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_sub_altpriority_encoder_uv8:altpriority_encoder7\|FPU_sub_altpriority_encoder_be8:altpriority_encoder10\|FPU_sub_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"FPU_sub_altpriority_encoder_6e8\" for hierarchy \"FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_sub_altpriority_encoder_uv8:altpriority_encoder7\|FPU_sub_altpriority_encoder_be8:altpriority_encoder10\|FPU_sub_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "FPU_sub.v" "altpriority_encoder11" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528021138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_sub_altpriority_encoder_3e8 FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_sub_altpriority_encoder_uv8:altpriority_encoder7\|FPU_sub_altpriority_encoder_be8:altpriority_encoder10\|FPU_sub_altpriority_encoder_6e8:altpriority_encoder11\|FPU_sub_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"FPU_sub_altpriority_encoder_3e8\" for hierarchy \"FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_sub_altpriority_encoder_uv8:altpriority_encoder7\|FPU_sub_altpriority_encoder_be8:altpriority_encoder10\|FPU_sub_altpriority_encoder_6e8:altpriority_encoder11\|FPU_sub_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "FPU_sub.v" "altpriority_encoder13" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528021146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_sub_altpriority_encoder_bv7 FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_sub_altpriority_encoder_uv8:altpriority_encoder7\|FPU_sub_altpriority_encoder_bv7:altpriority_encoder9 " "Elaborating entity \"FPU_sub_altpriority_encoder_bv7\" for hierarchy \"FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_sub_altpriority_encoder_uv8:altpriority_encoder7\|FPU_sub_altpriority_encoder_bv7:altpriority_encoder9\"" {  } { { "FPU_sub.v" "altpriority_encoder9" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528021183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_sub_altpriority_encoder_6v7 FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_sub_altpriority_encoder_uv8:altpriority_encoder7\|FPU_sub_altpriority_encoder_bv7:altpriority_encoder9\|FPU_sub_altpriority_encoder_6v7:altpriority_encoder15 " "Elaborating entity \"FPU_sub_altpriority_encoder_6v7\" for hierarchy \"FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_sub_altpriority_encoder_uv8:altpriority_encoder7\|FPU_sub_altpriority_encoder_bv7:altpriority_encoder9\|FPU_sub_altpriority_encoder_6v7:altpriority_encoder15\"" {  } { { "FPU_sub.v" "altpriority_encoder15" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528021192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_sub_altpriority_encoder_3v7 FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_sub_altpriority_encoder_uv8:altpriority_encoder7\|FPU_sub_altpriority_encoder_bv7:altpriority_encoder9\|FPU_sub_altpriority_encoder_6v7:altpriority_encoder15\|FPU_sub_altpriority_encoder_3v7:altpriority_encoder17 " "Elaborating entity \"FPU_sub_altpriority_encoder_3v7\" for hierarchy \"FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_sub_altpriority_encoder_uv8:altpriority_encoder7\|FPU_sub_altpriority_encoder_bv7:altpriority_encoder9\|FPU_sub_altpriority_encoder_6v7:altpriority_encoder15\|FPU_sub_altpriority_encoder_3v7:altpriority_encoder17\"" {  } { { "FPU_sub.v" "altpriority_encoder17" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528021200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_sub_altpriority_encoder_ue9 FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_sub_altpriority_encoder_ue9:altpriority_encoder8 " "Elaborating entity \"FPU_sub_altpriority_encoder_ue9\" for hierarchy \"FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_sub_altpriority_encoder_ue9:altpriority_encoder8\"" {  } { { "FPU_sub.v" "altpriority_encoder8" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528021238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_sub_altpriority_encoder_cna FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt " "Elaborating entity \"FPU_sub_altpriority_encoder_cna\" for hierarchy \"FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt\"" {  } { { "FPU_sub.v" "trailing_zeros_cnt" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 1506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528021342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_sub_altpriority_encoder_ii9 FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_sub_altpriority_encoder_ii9:altpriority_encoder21 " "Elaborating entity \"FPU_sub_altpriority_encoder_ii9\" for hierarchy \"FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_sub_altpriority_encoder_ii9:altpriority_encoder21\"" {  } { { "FPU_sub.v" "altpriority_encoder21" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528021351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_sub_altpriority_encoder_vh8 FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_sub_altpriority_encoder_ii9:altpriority_encoder21\|FPU_sub_altpriority_encoder_vh8:altpriority_encoder23 " "Elaborating entity \"FPU_sub_altpriority_encoder_vh8\" for hierarchy \"FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_sub_altpriority_encoder_ii9:altpriority_encoder21\|FPU_sub_altpriority_encoder_vh8:altpriority_encoder23\"" {  } { { "FPU_sub.v" "altpriority_encoder23" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528021359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_sub_altpriority_encoder_qh8 FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_sub_altpriority_encoder_ii9:altpriority_encoder21\|FPU_sub_altpriority_encoder_vh8:altpriority_encoder23\|FPU_sub_altpriority_encoder_qh8:altpriority_encoder25 " "Elaborating entity \"FPU_sub_altpriority_encoder_qh8\" for hierarchy \"FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_sub_altpriority_encoder_ii9:altpriority_encoder21\|FPU_sub_altpriority_encoder_vh8:altpriority_encoder23\|FPU_sub_altpriority_encoder_qh8:altpriority_encoder25\"" {  } { { "FPU_sub.v" "altpriority_encoder25" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528021367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_sub_altpriority_encoder_nh8 FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_sub_altpriority_encoder_ii9:altpriority_encoder21\|FPU_sub_altpriority_encoder_vh8:altpriority_encoder23\|FPU_sub_altpriority_encoder_qh8:altpriority_encoder25\|FPU_sub_altpriority_encoder_nh8:altpriority_encoder27 " "Elaborating entity \"FPU_sub_altpriority_encoder_nh8\" for hierarchy \"FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_sub_altpriority_encoder_ii9:altpriority_encoder21\|FPU_sub_altpriority_encoder_vh8:altpriority_encoder23\|FPU_sub_altpriority_encoder_qh8:altpriority_encoder25\|FPU_sub_altpriority_encoder_nh8:altpriority_encoder27\"" {  } { { "FPU_sub.v" "altpriority_encoder27" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528021375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_sub_altpriority_encoder_i39 FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_sub_altpriority_encoder_i39:altpriority_encoder22 " "Elaborating entity \"FPU_sub_altpriority_encoder_i39\" for hierarchy \"FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_sub_altpriority_encoder_i39:altpriority_encoder22\"" {  } { { "FPU_sub.v" "altpriority_encoder22" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528021461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_sub_altpriority_encoder_v28 FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_sub_altpriority_encoder_i39:altpriority_encoder22\|FPU_sub_altpriority_encoder_v28:altpriority_encoder30 " "Elaborating entity \"FPU_sub_altpriority_encoder_v28\" for hierarchy \"FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_sub_altpriority_encoder_i39:altpriority_encoder22\|FPU_sub_altpriority_encoder_v28:altpriority_encoder30\"" {  } { { "FPU_sub.v" "altpriority_encoder30" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528021517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_sub_altpriority_encoder_q28 FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_sub_altpriority_encoder_i39:altpriority_encoder22\|FPU_sub_altpriority_encoder_v28:altpriority_encoder30\|FPU_sub_altpriority_encoder_q28:altpriority_encoder32 " "Elaborating entity \"FPU_sub_altpriority_encoder_q28\" for hierarchy \"FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_sub_altpriority_encoder_i39:altpriority_encoder22\|FPU_sub_altpriority_encoder_v28:altpriority_encoder30\|FPU_sub_altpriority_encoder_q28:altpriority_encoder32\"" {  } { { "FPU_sub.v" "altpriority_encoder32" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528021545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_sub_altpriority_encoder_n28 FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_sub_altpriority_encoder_i39:altpriority_encoder22\|FPU_sub_altpriority_encoder_v28:altpriority_encoder30\|FPU_sub_altpriority_encoder_q28:altpriority_encoder32\|FPU_sub_altpriority_encoder_n28:altpriority_encoder34 " "Elaborating entity \"FPU_sub_altpriority_encoder_n28\" for hierarchy \"FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_sub_altpriority_encoder_i39:altpriority_encoder22\|FPU_sub_altpriority_encoder_v28:altpriority_encoder30\|FPU_sub_altpriority_encoder_q28:altpriority_encoder32\|FPU_sub_altpriority_encoder_n28:altpriority_encoder34\"" {  } { { "FPU_sub.v" "altpriority_encoder34" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528021560 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "326 " "Ignored 326 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "326 " "Ignored 326 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1620528022548 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1620528022548 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|exp_result_dffe_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|exp_result_dffe_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620528023542 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 12 " "Parameter TAP_DISTANCE set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620528023542 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 9 " "Parameter WIDTH set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620528023542 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620528023542 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|a_zero_b_not_dffe_2_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|a_zero_b_not_dffe_2_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620528023542 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 11 " "Parameter TAP_DISTANCE set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620528023542 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 4 " "Parameter WIDTH set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620528023542 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620528023542 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|a_is_infinity_dffe_3_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|a_is_infinity_dffe_3_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620528023542 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 10 " "Parameter TAP_DISTANCE set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620528023542 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620528023542 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620528023542 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|quotient_j_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|quotient_j_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620528023542 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620528023542 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 49 " "Parameter WIDTH set to 49" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620528023542 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620528023542 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|man_res_is_not_zero_dffe31_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|man_res_is_not_zero_dffe31_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620528023542 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620528023542 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 37 " "Parameter WIDTH set to 37" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620528023542 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620528023542 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|sign_pipe_dffe_11_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|sign_pipe_dffe_11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620528023542 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620528023542 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 95 " "Parameter WIDTH set to 95" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620528023542 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620528023542 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1620528023542 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altshift_taps:exp_result_dffe_0_rtl_0 " "Elaborated megafunction instantiation \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altshift_taps:exp_result_dffe_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528023696 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altshift_taps:exp_result_dffe_0_rtl_0 " "Instantiated megafunction \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altshift_taps:exp_result_dffe_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528023696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 12 " "Parameter \"TAP_DISTANCE\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528023696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 9 " "Parameter \"WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528023696 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620528023696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_76m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_76m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_76m " "Found entity 1: shift_taps_76m" {  } { { "db/shift_taps_76m.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/shift_taps_76m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528023759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528023759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vd81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vd81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vd81 " "Found entity 1: altsyncram_vd81" {  } { { "db/altsyncram_vd81.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/altsyncram_vd81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528023826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528023826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fqf " "Found entity 1: cntr_fqf" {  } { { "db/cntr_fqf.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/cntr_fqf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528023896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528023896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_jgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_jgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_jgc " "Found entity 1: cmpr_jgc" {  } { { "db/cmpr_jgc.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/cmpr_jgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528023963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528023963 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altshift_taps:a_zero_b_not_dffe_2_rtl_0 " "Elaborated megafunction instantiation \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altshift_taps:a_zero_b_not_dffe_2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528024052 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altshift_taps:a_zero_b_not_dffe_2_rtl_0 " "Instantiated megafunction \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altshift_taps:a_zero_b_not_dffe_2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528024052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 11 " "Parameter \"TAP_DISTANCE\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528024052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528024052 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620528024052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_16m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_16m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_16m " "Found entity 1: shift_taps_16m" {  } { { "db/shift_taps_16m.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/shift_taps_16m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528024118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528024118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5b81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5b81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5b81 " "Found entity 1: altsyncram_5b81" {  } { { "db/altsyncram_5b81.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/altsyncram_5b81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528024187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528024187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7pf " "Found entity 1: cntr_7pf" {  } { { "db/cntr_7pf.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/cntr_7pf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528024257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528024257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altshift_taps:a_is_infinity_dffe_3_rtl_0 " "Elaborated megafunction instantiation \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altshift_taps:a_is_infinity_dffe_3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528024354 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altshift_taps:a_is_infinity_dffe_3_rtl_0 " "Instantiated megafunction \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altshift_taps:a_is_infinity_dffe_3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528024354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 10 " "Parameter \"TAP_DISTANCE\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528024354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528024354 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620528024354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_26m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_26m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_26m " "Found entity 1: shift_taps_26m" {  } { { "db/shift_taps_26m.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/shift_taps_26m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528024419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528024419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6b81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6b81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6b81 " "Found entity 1: altsyncram_6b81" {  } { { "db/altsyncram_6b81.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/altsyncram_6b81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528024487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528024487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5pf " "Found entity 1: cntr_5pf" {  } { { "db/cntr_5pf.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/cntr_5pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528024556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528024556 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altshift_taps:quotient_j_dffe_rtl_0 " "Elaborated megafunction instantiation \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altshift_taps:quotient_j_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528024642 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altshift_taps:quotient_j_dffe_rtl_0 " "Instantiated megafunction \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altshift_taps:quotient_j_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528024642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528024642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 49 " "Parameter \"WIDTH\" = \"49\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528024642 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620528024642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_e6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_e6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_e6m " "Found entity 1: shift_taps_e6m" {  } { { "db/shift_taps_e6m.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/shift_taps_e6m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528024707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528024707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9e81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9e81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9e81 " "Found entity 1: altsyncram_9e81" {  } { { "db/altsyncram_9e81.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/altsyncram_9e81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528024780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528024780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0pf " "Found entity 1: cntr_0pf" {  } { { "db/cntr_0pf.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/cntr_0pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528024850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528024850 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0 " "Elaborated megafunction instantiation \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528024938 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0 " "Instantiated megafunction \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528024938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528024938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 37 " "Parameter \"WIDTH\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528024938 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620528024938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_96m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_96m " "Found entity 1: shift_taps_96m" {  } { { "db/shift_taps_96m.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/shift_taps_96m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528025004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528025004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_td81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_td81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_td81 " "Found entity 1: altsyncram_td81" {  } { { "db/altsyncram_td81.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/altsyncram_td81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528025079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528025079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tof.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tof.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tof " "Found entity 1: cntr_tof" {  } { { "db/cntr_tof.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/cntr_tof.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528025151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528025151 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altshift_taps:sign_pipe_dffe_11_rtl_0 " "Elaborated megafunction instantiation \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altshift_taps:sign_pipe_dffe_11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528025236 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altshift_taps:sign_pipe_dffe_11_rtl_0 " "Instantiated megafunction \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altshift_taps:sign_pipe_dffe_11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528025236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528025236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 95 " "Parameter \"WIDTH\" = \"95\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620528025236 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620528025236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_c6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_c6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_c6m " "Found entity 1: shift_taps_c6m" {  } { { "db/shift_taps_c6m.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/shift_taps_c6m.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528025304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528025304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_al31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_al31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_al31 " "Found entity 1: altsyncram_al31" {  } { { "db/altsyncram_al31.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/altsyncram_al31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528025386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528025386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_r3e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_r3e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_r3e " "Found entity 1: add_sub_r3e" {  } { { "db/add_sub_r3e.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_r3e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528025458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528025458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vof.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vof.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vof " "Found entity 1: cntr_vof" {  } { { "db/cntr_vof.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/cntr_vof.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528025528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528025528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hgc " "Found entity 1: cmpr_hgc" {  } { { "db/cmpr_hgc.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/cmpr_hgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620528025601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528025601 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1620528026789 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "100 " "100 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620528027909 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620528029534 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620528029534 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3229 " "Implemented 3229 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Implemented 65 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620528029870 ""} { "Info" "ICUT_CUT_TM_OPINS" "128 " "Implemented 128 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620528029870 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2804 " "Implemented 2804 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620528029870 ""} { "Info" "ICUT_CUT_TM_RAMS" "209 " "Implemented 209 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1620528029870 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "23 " "Implemented 23 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1620528029870 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620528029870 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620528029912 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 09 10:40:29 2021 " "Processing ended: Sun May 09 10:40:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620528029912 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620528029912 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620528029912 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620528029912 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1620528031874 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620528031884 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 09 10:40:31 2021 " "Processing started: Sun May 09 10:40:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620528031884 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1620528031884 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPU -c FPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPU -c FPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1620528031884 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1620528032037 ""}
{ "Info" "0" "" "Project  = FPU" {  } {  } 0 0 "Project  = FPU" 0 0 "Fitter" 0 0 1620528032038 ""}
{ "Info" "0" "" "Revision = FPU" {  } {  } 0 0 "Revision = FPU" 0 0 "Fitter" 0 0 1620528032038 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1620528032219 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1620528032219 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "FPU 10CL016YF484C6G " "Automatically selected device 10CL016YF484C6G for design FPU" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1620528033625 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1620528033625 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1620528033664 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1620528033664 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1620528033997 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL040YF484C6G " "Device 10CL040YF484C6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620528034355 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL055YF484C6G " "Device 10CL055YF484C6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620528034355 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL080YF484C6G " "Device 10CL080YF484C6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620528034355 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1620528034355 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/" { { 0 { 0 ""} 0 9598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1620528034362 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/" { { 0 { 0 ""} 0 9600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1620528034362 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/" { { 0 { 0 ""} 0 9602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1620528034362 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/" { { 0 { 0 ""} 0 9604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1620528034362 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/" { { 0 { 0 ""} 0 9606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1620528034362 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1620528034362 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1620528034366 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1620528034469 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "193 193 " "No exact pin location assignment(s) for 193 pins of 193 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1620528034856 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPU.sdc " "Synopsys Design Constraints File file not found: 'FPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1620528035538 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1620528035538 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1620528035578 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1620528035579 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1620528035589 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clk~input (placed in PIN G2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620528035856 ""}  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/" { { 0 { 0 ""} 0 9531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620528035856 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1620528036407 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1620528036412 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1620528036412 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1620528036419 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1620528036428 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1620528036437 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1620528036535 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "34 Embedded multiplier block " "Packed 34 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1620528036539 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "3 " "Created 3 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1620528036539 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1620528036539 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "192 unused 2.5V 64 128 0 " "Number of I/O pins in group: 192 (unused VREF, 2.5V VCCIO, 64 input, 128 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1620528036567 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1620528036567 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1620528036567 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 26 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620528036568 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 46 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620528036568 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620528036568 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 39 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620528036568 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620528036568 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620528036568 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620528036568 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620528036568 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1620528036568 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1620528036568 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620528036819 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1620528036904 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1620528037641 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620528038140 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1620528038173 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1620528045409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620528045409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1620528046124 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X21_Y0 X30_Y9 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X21_Y0 to location X30_Y9" {  } { { "loc" "" { Generic "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X21_Y0 to location X30_Y9"} { { 12 { 0 ""} 21 0 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1620528047362 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1620528047362 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1620528048617 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1620528048617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620528048619 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.11 " "Total time spent on timing analysis during the Fitter is 1.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1620528048785 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1620528048816 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1620528049325 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1620528049327 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1620528049611 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620528050410 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/output_files/FPU.fit.smsg " "Generated suppressed messages file C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/output_files/FPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1620528051090 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5670 " "Peak virtual memory: 5670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620528052033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 09 10:40:52 2021 " "Processing ended: Sun May 09 10:40:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620528052033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620528052033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620528052033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1620528052033 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1620528053961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620528053970 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 09 10:40:53 2021 " "Processing started: Sun May 09 10:40:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620528053970 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1620528053970 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPU -c FPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPU -c FPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1620528053970 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1620528054506 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1620528054950 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1620528055020 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620528055272 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 09 10:40:55 2021 " "Processing ended: Sun May 09 10:40:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620528055272 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620528055272 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620528055272 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1620528055272 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1620528055909 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1620528056919 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620528056929 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 09 10:40:56 2021 " "Processing started: Sun May 09 10:40:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620528056929 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1620528056929 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPU -c FPU " "Command: quartus_sta FPU -c FPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1620528056929 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1620528057068 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1620528057553 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1620528057554 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1620528057625 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1620528057625 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPU.sdc " "Synopsys Design Constraints File file not found: 'FPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1620528057910 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1620528057911 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1620528057925 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620528057925 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1620528057947 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620528057947 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1620528057957 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1620528057973 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1620528057999 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1620528057999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.741 " "Worst-case setup slack is -3.741" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620528058002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620528058002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.741           -3805.567 clk  " "   -3.741           -3805.567 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620528058002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620528058002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.315 " "Worst-case hold slack is 0.315" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620528058009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620528058009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315               0.000 clk  " "    0.315               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620528058009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620528058009 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1620528058014 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1620528058019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620528058030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620528058030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -3058.796 clk  " "   -3.000           -3058.796 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620528058030 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620528058030 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 38 synchronizer chains. " "Report Metastability: Found 38 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620528058070 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620528058070 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1620528058076 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1620528058103 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1620528058578 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620528058795 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1620528058902 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1620528058902 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.280 " "Worst-case setup slack is -3.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620528058905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620528058905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.280           -3170.395 clk  " "   -3.280           -3170.395 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620528058905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620528058905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.308 " "Worst-case hold slack is 0.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620528058912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620528058912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 clk  " "    0.308               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620528058912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620528058912 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1620528058917 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1620528058922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620528058932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620528058932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -3042.316 clk  " "   -3.000           -3042.316 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620528058932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620528058932 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 38 synchronizer chains. " "Report Metastability: Found 38 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620528058963 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620528058963 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1620528058969 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620528059098 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1620528059120 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1620528059120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.694 " "Worst-case setup slack is -1.694" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620528059204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620528059204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.694           -1294.220 clk  " "   -1.694           -1294.220 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620528059204 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620528059204 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.159 " "Worst-case hold slack is 0.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620528059214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620528059214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 clk  " "    0.159               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620528059214 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620528059214 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1620528059222 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1620528059228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620528059238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620528059238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2599.828 clk  " "   -3.000           -2599.828 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620528059238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620528059238 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 38 synchronizer chains. " "Report Metastability: Found 38 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620528059273 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620528059273 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1620528059972 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1620528059975 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620528060064 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 09 10:41:00 2021 " "Processing ended: Sun May 09 10:41:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620528060064 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620528060064 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620528060064 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1620528060064 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1620528061377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620528061387 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 09 10:41:01 2021 " "Processing started: Sun May 09 10:41:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620528061387 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1620528061387 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FPU -c FPU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FPU -c FPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1620528061387 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1620528062149 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPU.vo C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/simulation/modelsim/ simulation " "Generated file FPU.vo in folder \"C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1620528062677 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4661 " "Peak virtual memory: 4661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620528062813 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 09 10:41:02 2021 " "Processing ended: Sun May 09 10:41:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620528062813 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620528062813 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620528062813 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1620528062813 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 12 s " "Quartus Prime Full Compilation was successful. 0 errors, 12 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1620528063554 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620528547280 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620528547289 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 09 10:49:07 2021 " "Processing started: Sun May 09 10:49:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620528547289 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1620528547289 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp FPU -c FPU --netlist_type=sgate " "Command: quartus_npp FPU -c FPU --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1620528547289 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1620528547620 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4567 " "Peak virtual memory: 4567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620528548157 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 09 10:49:08 2021 " "Processing ended: Sun May 09 10:49:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620528548157 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620528548157 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620528548157 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1620528548157 ""}
