$date
	Thu Jun  5 00:13:10 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module bcd4_tb $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 4 $ out [3:0] $end
$var wire 1 # rst $end
$var reg 4 % cnt [3:0] $end
$scope begin bcd $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
b0 $
1#
0"
b0 !
$end
#10
b1 !
b1 $
b1 %
1"
0#
#15
0"
#20
b10 !
b10 $
b10 %
1"
#25
0"
#30
b11 !
b11 $
b11 %
1"
#35
0"
#40
b100 !
b100 $
b100 %
1"
#45
0"
#50
b101 !
b101 $
b101 %
1"
#55
0"
#60
b110 !
b110 $
b110 %
1"
#65
0"
#70
b111 !
b111 $
b111 %
1"
#75
0"
#80
b1000 !
b1000 $
b1000 %
1"
#85
0"
#90
b1001 !
b1001 $
b1001 %
1"
#95
0"
#100
b0 !
b0 $
b0 %
1"
#105
0"
#110
b1 !
b1 $
b1 %
1"
#115
0"
#120
b10 !
b10 $
b10 %
1"
#125
0"
#130
b11 !
b11 $
b11 %
1"
#135
0"
#140
b100 !
b100 $
b100 %
1"
#145
0"
#150
b101 !
b101 $
b101 %
1"
#155
0"
#160
b110 !
b110 $
b110 %
1"
#165
0"
#170
b111 !
b111 $
b111 %
1"
#175
0"
#180
b1000 !
b1000 $
b1000 %
1"
#185
0"
#190
b1001 !
b1001 $
b1001 %
1"
#195
0"
#200
b0 !
b0 $
b0 %
1"
#205
0"
#210
b1 !
b1 $
b1 %
1"
#215
0"
#220
b10 !
b10 $
b10 %
1"
#225
0"
#230
b11 !
b11 $
b11 %
1"
#235
0"
#240
b100 !
b100 $
b100 %
1"
#245
0"
#250
b101 !
b101 $
b101 %
1"
#255
0"
#260
