$date
  Sun Mar  7 18:23:44 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module half_adder_tb $end
$var reg 1 ! r_bit1 $end
$var reg 1 " r_bit2 $end
$var reg 1 # w_sum $end
$var reg 1 $ w_carry $end
$scope module uut $end
$var reg 1 % i_bit1 $end
$var reg 1 & i_bit2 $end
$var reg 1 ' o_sum $end
$var reg 1 ( o_carry $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
#10000000
1"
1#
1&
1'
#20000000
1!
0"
1%
0&
#30000000
1"
0#
1$
1&
0'
1(
#40000000
