# ALU-Verification-using-SystemVerilog
Graduation project of ITI Digital IC Verification Internship.
## Design
![photo_5868733941815558322_y](https://github.com/OmniaMohamed12/ALU-Verification-using-SystemVerilog/assets/110364388/95240e8b-bc89-4810-802e-c16a253e7281)
## Architecture
![architecture](https://github.com/OmniaMohamed12/ALU-Verification-using-SystemVerilog/assets/110364388/971729dd-a91f-4898-a73e-88dc7edc19a4)
## Simulation Result
![result_wave1](https://github.com/OmniaMohamed12/ALU-Verification-using-SystemVerilog/assets/110364388/f7ae5418-e024-4e60-8e81-7de4d01c3db1)
### Coverage 
![image](https://github.com/OmniaMohamed12/ALU-Verification-using-SystemVerilog/assets/110364388/93a807a4-5ff1-4b7d-9eb0-2c3dedb3aebf)
### Code Coverage
![photo_5868733941815558337_w](https://github.com/OmniaMohamed12/ALU-Verification-using-SystemVerilog/assets/110364388/797582c8-9c40-4a59-be98-445ca39bfded)
