# system info soc_system on 2020.06.30.21:00:07
system_info:
name,value
DEVICE,5CSEBA6U23I7
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1593547154
#
#
# Files generated for soc_system on 2020.06.30.21:00:07
files:
filepath,kind,attributes,module,is_top
simulation/soc_system.v,VERILOG,,soc_system,true
simulation/submodules/soc_system_hps_0.v,VERILOG,,soc_system_hps_0,false
simulation/submodules/soc_system_pll_0.vo,VERILOG,,soc_system_pll_0,false
simulation/submodules/hps_sdram.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/aldec/hps_hmctl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_st_pipeline_base.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/altera_mem_if_avalon2apb_bridge.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/altera_mem_if_dll_cyclonev.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/altera_mem_if_hhp_qseq_top.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/altera_mem_if_hps_memory_controller_top.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/altera_mem_if_oct_cyclonev.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/altera_mem_if_sequencer_cpu_cv_sim_cpu_inst.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/altera_mem_if_sequencer_cpu_cv_sim_cpu_inst_test_bench.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps.sopcinfo,OTHER,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_AC_ROM.hex,HEX,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_inst_ROM.hex,HEX,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_irq_mapper.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_mm_interconnect_1.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_mm_interconnect_1_avalon_st_adapter.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_mm_interconnect_1_cmd_demux.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_mm_interconnect_1_cmd_demux_001.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_mm_interconnect_1_cmd_mux.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_mm_interconnect_1_cmd_mux_001.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_mm_interconnect_1_router.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_mm_interconnect_1_router_001.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_mm_interconnect_1_router_002.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_mm_interconnect_1_router_003.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_mm_interconnect_1_rsp_mux.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_mm_interconnect_1_rsp_mux_001.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_mm_interconnect_2.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_p0.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_p0_acv_hard_io_pads.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_p0_acv_hard_memphy.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_p0_acv_ldc.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_p0_altdqdqs.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_p0_clock_pair_generator.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_p0_generic_ddio.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_p0_iss_probe.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_p0_phy_csr.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_p0_reset.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_p0_reset_sync.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_pll.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_sequencer_mem.hex,HEX,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_software/sequencer.c,OTHER,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_software/sequencer.h,OTHER,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/hps_software/sequencer_defines.h,OTHER,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/mentor/hps_hmctl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_addr_router.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_addr_router_001.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_addr_router_001_default_decode.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_addr_router_default_decode.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_altera_avalon_dc_fifo.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_altera_avalon_mm_bridge.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_altera_avalon_mm_clock_crossing_bridge.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_altera_avalon_sc_fifo.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_altera_avalon_st_pipeline_base.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_altera_hhp_apb2avalon_bridge.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_altera_mem_if_simple_avalon_mm_bridge.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_altera_merlin_arbitrator.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_altera_merlin_arb_adder.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_altera_merlin_burst_uncompressor.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_altera_merlin_master_agent.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_altera_merlin_master_translator.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_altera_merlin_slave_agent.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_altera_merlin_slave_translator.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_altera_merlin_traffic_limiter.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_cmd_xbar_demux.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_cmd_xbar_demux_001.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_cmd_xbar_mux.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_hhp_decompress_avl_mm_bridge.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_id_router.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_id_router_default_decode.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_reg_file.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_rsp_xbar_demux.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_rsp_xbar_mux.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_scc_hhp_phase_decode.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_scc_hhp_wrapper.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_scc_mgr.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_scc_reg_file.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_trk_mgr.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq_lib/alt_mem_ddrx_buffer.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq_lib/alt_mem_ddrx_fifo.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/seq_lib/hmctl_synchronizer.v,VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/questa_mvc_svapi.svh,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/mgc_common_axi.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/mgc_axi_master.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/mgc_axi_slave.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/soc_system_hps_0_fpga_interfaces.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/soc_system_hps_0_hps_io.v,VERILOG,,soc_system_hps_0_hps_io,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,soc_system_hps_0_hps_io_border,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,soc_system_hps_0_hps_io_border,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,soc_system_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,soc_system_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,soc_system_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,soc_system_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,soc_system_hps_0_hps_io_border,false
simulation/submodules/soc_system_hps_0_hps_io_border_memory.sv,SYSTEM_VERILOG,,soc_system_hps_0_hps_io_border,false
simulation/submodules/soc_system_hps_0_hps_io_border_hps_io.sv,SYSTEM_VERILOG,,soc_system_hps_0_hps_io_border,false
simulation/submodules/soc_system_hps_0_hps_io_border.sv,SYSTEM_VERILOG,,soc_system_hps_0_hps_io_border,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
soc_system.hps_0,soc_system_hps_0
soc_system.hps_0.fpga_interfaces,soc_system_hps_0_fpga_interfaces
soc_system.hps_0.hps_io,soc_system_hps_0_hps_io
soc_system.hps_0.hps_io.border,soc_system_hps_0_hps_io_border
soc_system.pll_0,soc_system_pll_0
