
*** Running vivado
    with args -log top_microblaze.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_microblaze.tcl -notrace


****** Vivado v2017.3.1 (64-bit)
  **** SW Build 2035080 on Fri Oct 20 14:20:01 MDT 2017
  **** IP Build 2034413 on Fri Oct 20 15:56:25 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top_microblaze.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
Command: link_design -top top_microblaze -part xc7a35ticsg324-1L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/ProyectosVivado/Para usar siempre/Micro nuevo/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'u_MCU/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/ProyectosVivado/Para usar siempre/Micro nuevo/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.dcp' for cell 'u_MCU/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/ProyectosVivado/Para usar siempre/Micro nuevo/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.dcp' for cell 'u_MCU/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/ProyectosVivado/Para usar siempre/Micro nuevo/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.dcp' for cell 'u_MCU/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/ProyectosVivado/Para usar siempre/Micro nuevo/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.dcp' for cell 'u_MCU/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/ProyectosVivado/Para usar siempre/Micro nuevo/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.dcp' for cell 'u_MCU/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/ProyectosVivado/Para usar siempre/Micro nuevo/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'u_MCU/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/ProyectosVivado/Para usar siempre/Micro nuevo/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0.dcp' for cell 'u_MCU/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'd:/ProyectosVivado/Para usar siempre/Micro nuevo/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.dcp' for cell 'u_MCU/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'd:/ProyectosVivado/Para usar siempre/Micro nuevo/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0.dcp' for cell 'u_MCU/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'd:/ProyectosVivado/Para usar siempre/Micro nuevo/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.dcp' for cell 'u_MCU/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'd:/ProyectosVivado/Para usar siempre/Micro nuevo/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0.dcp' for cell 'u_MCU/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 255 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/ProyectosVivado/Para usar siempre/Micro nuevo/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'u_MCU/microblaze_0/U0'
Finished Parsing XDC File [d:/ProyectosVivado/Para usar siempre/Micro nuevo/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'u_MCU/microblaze_0/U0'
Parsing XDC File [d:/ProyectosVivado/Para usar siempre/Micro nuevo/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'u_MCU/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/ProyectosVivado/Para usar siempre/Micro nuevo/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1144.688 ; gain = 502.734
Finished Parsing XDC File [d:/ProyectosVivado/Para usar siempre/Micro nuevo/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'u_MCU/mdm_1/U0'
Parsing XDC File [d:/ProyectosVivado/Para usar siempre/Micro nuevo/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'u_MCU/clk_wiz_1/inst'
CRITICAL WARNING: [Constraints 18-631] No BOARD_PART_PIN found named 'reset'. [d:/ProyectosVivado/Para usar siempre/Micro nuevo/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc:4]
Finished Parsing XDC File [d:/ProyectosVivado/Para usar siempre/Micro nuevo/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'u_MCU/clk_wiz_1/inst'
Parsing XDC File [d:/ProyectosVivado/Para usar siempre/Micro nuevo/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'u_MCU/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [d:/ProyectosVivado/Para usar siempre/Micro nuevo/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [d:/ProyectosVivado/Para usar siempre/Micro nuevo/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'u_MCU/clk_wiz_1/inst'
Parsing XDC File [d:/ProyectosVivado/Para usar siempre/Micro nuevo/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'u_MCU/rst_clk_wiz_1_100M/U0'
CRITICAL WARNING: [Constraints 18-631] No BOARD_PART_PIN found named 'reset'. [d:/ProyectosVivado/Para usar siempre/Micro nuevo/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc:3]
Finished Parsing XDC File [d:/ProyectosVivado/Para usar siempre/Micro nuevo/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'u_MCU/rst_clk_wiz_1_100M/U0'
Parsing XDC File [d:/ProyectosVivado/Para usar siempre/Micro nuevo/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'u_MCU/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [d:/ProyectosVivado/Para usar siempre/Micro nuevo/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'u_MCU/rst_clk_wiz_1_100M/U0'
Parsing XDC File [d:/ProyectosVivado/Para usar siempre/Micro nuevo/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'u_MCU/axi_gpio_0/U0'
Finished Parsing XDC File [d:/ProyectosVivado/Para usar siempre/Micro nuevo/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'u_MCU/axi_gpio_0/U0'
Parsing XDC File [d:/ProyectosVivado/Para usar siempre/Micro nuevo/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'u_MCU/axi_gpio_0/U0'
Finished Parsing XDC File [d:/ProyectosVivado/Para usar siempre/Micro nuevo/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'u_MCU/axi_gpio_0/U0'
Parsing XDC File [d:/ProyectosVivado/Para usar siempre/Micro nuevo/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'u_MCU/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/ProyectosVivado/Para usar siempre/Micro nuevo/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'u_MCU/axi_uartlite_0/U0'
Parsing XDC File [d:/ProyectosVivado/Para usar siempre/Micro nuevo/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'u_MCU/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/ProyectosVivado/Para usar siempre/Micro nuevo/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'u_MCU/axi_uartlite_0/U0'
Parsing XDC File [d:/ProyectosVivado/Para usar siempre/Micro nuevo/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'u_MCU/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [d:/ProyectosVivado/Para usar siempre/Micro nuevo/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'u_MCU/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [d:/ProyectosVivado/Para usar siempre/Micro nuevo/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'u_MCU/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [d:/ProyectosVivado/Para usar siempre/Micro nuevo/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'u_MCU/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [D:/ProyectosVivado/Platform/Platform.srcs/constrs_1/new/arty7_cstr.xdc]
WARNING: [Vivado 12-584] No ports matched 'ck_rst'. [D:/ProyectosVivado/Platform/Platform.srcs/constrs_1/new/arty7_cstr.xdc:186]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ProyectosVivado/Platform/Platform.srcs/constrs_1/new/arty7_cstr.xdc:186]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/ProyectosVivado/Platform/Platform.srcs/constrs_1/new/arty7_cstr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'top_microblaze'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: d:/ProyectosVivado/Para usar siempre/Micro nuevo/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

25 Infos, 1 Warnings, 3 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1146.691 ; gain = 824.188
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.625 . Memory (MB): peak = 1146.691 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 22143fa8b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.605 . Memory (MB): peak = 1150.895 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 118 cells and removed 175 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: 1e57d7c14

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.738 . Memory (MB): peak = 1150.895 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 9 cells and removed 54 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18853a44e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1150.895 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 615 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 18853a44e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1150.895 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 18853a44e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1150.895 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1150.895 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1a582fe23

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1150.895 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.239 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 9 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 18
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: 1e255c2d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1362.434 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1e255c2d1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1362.434 ; gain = 211.539
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 1 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1362.434 ; gain = 215.742
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1362.434 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/ProyectosVivado/Platform/Platform.runs/impl_1/top_microblaze_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_microblaze_drc_opted.rpt -pb top_microblaze_drc_opted.pb -rpx top_microblaze_drc_opted.rpx
Command: report_drc -file top_microblaze_drc_opted.rpt -pb top_microblaze_drc_opted.pb -rpx top_microblaze_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/ProyectosVivado/Platform/Platform.runs/impl_1/top_microblaze_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1362.434 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1c2bebe9b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1362.434 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1362.434 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10c9ba580

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1362.434 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a9d6d1c5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1362.434 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a9d6d1c5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1362.434 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1a9d6d1c5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1362.434 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 20bbb7921

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1362.434 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 20bbb7921

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1362.434 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 22fdb107f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1362.434 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1df94807f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1362.434 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2b3d2cfda

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1362.434 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 24ba9bd2a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1362.434 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 196d3d7e4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1362.434 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 196d3d7e4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1362.434 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 196d3d7e4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1362.434 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 181dd3952

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 181dd3952

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1362.434 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.066. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: d90afd7b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1362.434 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: d90afd7b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1362.434 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: d90afd7b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1362.434 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: d90afd7b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1362.434 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 7a64d5ba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1362.434 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 7a64d5ba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1362.434 ; gain = 0.000
Ending Placer Task | Checksum: 58784c11

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1362.434 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 1 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1362.434 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.273 . Memory (MB): peak = 1362.434 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/ProyectosVivado/Platform/Platform.runs/impl_1/top_microblaze_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_microblaze_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1362.434 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_microblaze_utilization_placed.rpt -pb top_microblaze_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1362.434 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -file top_microblaze_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1362.434 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: a80d25d ConstDB: 0 ShapeSum: 4df779b4 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: a4f13574

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1362.434 ; gain = 0.000
Post Restoration Checksum: NetGraph: 277a4866 NumContArr: 7d76ed0e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: a4f13574

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1362.434 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: a4f13574

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1362.434 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: a4f13574

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1362.434 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e567a495

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1362.434 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.068  | TNS=0.000  | WHS=-0.262 | THS=-144.693|

Phase 2 Router Initialization | Checksum: 20788933c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1362.434 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: dd0dbfb9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1362.434 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 355
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.715  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 11d8270cb

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1362.434 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 11d8270cb

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1362.434 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: d6cfa5a2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1362.434 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.723  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: d6cfa5a2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1362.434 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: d6cfa5a2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1362.434 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: d6cfa5a2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1362.434 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: d010ee40

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1362.434 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.723  | TNS=0.000  | WHS=0.031  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 134c5b709

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1362.434 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 134c5b709

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1362.434 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.976561 %
  Global Horizontal Routing Utilization  = 1.24128 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 10a1d85f8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1362.434 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 10a1d85f8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1362.434 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: cf73afaa

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1362.434 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.723  | TNS=0.000  | WHS=0.031  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: cf73afaa

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1362.434 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1362.434 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 1 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1362.434 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.426 . Memory (MB): peak = 1362.434 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/ProyectosVivado/Platform/Platform.runs/impl_1/top_microblaze_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_microblaze_drc_routed.rpt -pb top_microblaze_drc_routed.pb -rpx top_microblaze_drc_routed.rpx
Command: report_drc -file top_microblaze_drc_routed.rpt -pb top_microblaze_drc_routed.pb -rpx top_microblaze_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/ProyectosVivado/Platform/Platform.runs/impl_1/top_microblaze_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_microblaze_methodology_drc_routed.rpt -pb top_microblaze_methodology_drc_routed.pb -rpx top_microblaze_methodology_drc_routed.rpx
Command: report_methodology -file top_microblaze_methodology_drc_routed.rpt -pb top_microblaze_methodology_drc_routed.pb -rpx top_microblaze_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/ProyectosVivado/Platform/Platform.runs/impl_1/top_microblaze_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_microblaze_power_routed.rpt -pb top_microblaze_power_summary_routed.pb -rpx top_microblaze_power_routed.rpx
Command: report_power -file top_microblaze_power_routed.rpt -pb top_microblaze_power_summary_routed.pb -rpx top_microblaze_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
96 Infos, 2 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_microblaze_route_status.rpt -pb top_microblaze_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -file top_microblaze_timing_summary_routed.rpt -warn_on_violation  -rpx top_microblaze_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_microblaze_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_microblaze_clock_utilization_routed.rpt
Command: write_bitstream -force top_microblaze.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_microblaze.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'D:/ProyectosVivado/Platform/Platform.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Nov 17 11:24:28 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.3/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
113 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1720.434 ; gain = 341.168
INFO: [Common 17-206] Exiting Vivado at Fri Nov 17 11:24:29 2017...

*** Running vivado
    with args -log top_microblaze.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_microblaze.tcl -notrace


****** Vivado v2017.3.1 (64-bit)
  **** SW Build 2035080 on Fri Oct 20 14:20:01 MDT 2017
  **** IP Build 2034413 on Fri Oct 20 15:56:25 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top_microblaze.tcl -notrace
Command: open_checkpoint top_microblaze_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 240.344 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 254 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3.1
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/ProyectosVivado/Platform/Platform.runs/impl_1/.Xil/Vivado-15908-MSI/dcp3/top_microblaze_board.xdc]
Finished Parsing XDC File [D:/ProyectosVivado/Platform/Platform.runs/impl_1/.Xil/Vivado-15908-MSI/dcp3/top_microblaze_board.xdc]
Parsing XDC File [D:/ProyectosVivado/Platform/Platform.runs/impl_1/.Xil/Vivado-15908-MSI/dcp3/top_microblaze_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/ProyectosVivado/Para usar siempre/Micro nuevo/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1091.430 ; gain = 502.738
INFO: [Timing 38-2] Deriving generated clocks [D:/ProyectosVivado/Para usar siempre/Micro nuevo/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [D:/ProyectosVivado/Platform/Platform.runs/impl_1/.Xil/Vivado-15908-MSI/dcp3/top_microblaze_early.xdc]
Parsing XDC File [D:/ProyectosVivado/Platform/Platform.runs/impl_1/.Xil/Vivado-15908-MSI/dcp3/top_microblaze.xdc]
Finished Parsing XDC File [D:/ProyectosVivado/Platform/Platform.runs/impl_1/.Xil/Vivado-15908-MSI/dcp3/top_microblaze.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.320 . Memory (MB): peak = 1095.438 ; gain = 4.008
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.321 . Memory (MB): peak = 1095.438 ; gain = 4.008
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  SRLC16E => SRL16E: 1 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.3.1 (64-bit) build 2035080
open_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1099.508 ; gain = 862.328
Command: write_bitstream -force top_microblaze.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: d:/ProyectosVivado/Para usar siempre/Micro nuevo/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_microblaze.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'D:/ProyectosVivado/Platform/Platform.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Nov 17 11:43:04 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.3/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1473.035 ; gain = 373.527
INFO: [Common 17-206] Exiting Vivado at Fri Nov 17 11:43:05 2017...
