Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  9 14:49:42 2025
| Host         : CRESTA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file segment_timing_summary_routed.rpt -pb segment_timing_summary_routed.pb -rpx segment_timing_summary_routed.rpx -warn_on_violation
| Design       : segment
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s0
                            (input port)
  Destination:            a
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.262ns  (logic 4.771ns (33.449%)  route 9.492ns (66.551%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  s0 (IN)
                         net (fo=0)                   0.000     0.000    s0
    U7                   IBUF (Prop_ibuf_I_O)         0.915     0.915 r  s0_IBUF_inst/O
                         net (fo=6, routed)           6.308     7.222    s0_IBUF
    SLICE_X113Y47        LUT4 (Prop_lut4_I3_O)        0.152     7.374 r  a_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.184    10.558    a_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.704    14.262 r  a_OBUF_inst/O
                         net (fo=0)                   0.000    14.262    a
    U14                                                               r  a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0
                            (input port)
  Destination:            d
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.029ns  (logic 4.812ns (36.930%)  route 8.217ns (63.070%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  s0 (IN)
                         net (fo=0)                   0.000     0.000    s0
    U7                   IBUF (Prop_ibuf_I_O)         0.915     0.915 r  s0_IBUF_inst/O
                         net (fo=6, routed)           6.310     7.224    s0_IBUF
    SLICE_X113Y47        LUT4 (Prop_lut4_I0_O)        0.152     7.376 r  d_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.908     9.284    d_OBUF
    V22                  OBUF (Prop_obuf_I_O)         3.745    13.029 r  d_OBUF_inst/O
                         net (fo=0)                   0.000    13.029    d
    V22                                                               r  d (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0
                            (input port)
  Destination:            c
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.746ns  (logic 4.570ns (35.854%)  route 8.176ns (64.146%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  s0 (IN)
                         net (fo=0)                   0.000     0.000    s0
    U7                   IBUF (Prop_ibuf_I_O)         0.915     0.915 r  s0_IBUF_inst/O
                         net (fo=6, routed)           6.310     7.224    s0_IBUF
    SLICE_X113Y47        LUT4 (Prop_lut4_I1_O)        0.124     7.348 r  c_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.866     9.215    c_OBUF
    W22                  OBUF (Prop_obuf_I_O)         3.531    12.746 r  c_OBUF_inst/O
                         net (fo=0)                   0.000    12.746    c
    W22                                                               r  c (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0
                            (input port)
  Destination:            b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.665ns  (logic 4.551ns (35.934%)  route 8.114ns (64.066%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  s0 (IN)
                         net (fo=0)                   0.000     0.000    s0
    U7                   IBUF (Prop_ibuf_I_O)         0.915     0.915 r  s0_IBUF_inst/O
                         net (fo=6, routed)           6.308     7.222    s0_IBUF
    SLICE_X113Y47        LUT4 (Prop_lut4_I0_O)        0.124     7.346 r  b_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.807     9.153    b_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.512    12.665 r  b_OBUF_inst/O
                         net (fo=0)                   0.000    12.665    b
    U19                                                               r  b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0
                            (input port)
  Destination:            g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.603ns  (logic 4.784ns (37.962%)  route 7.819ns (62.038%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  s0 (IN)
                         net (fo=0)                   0.000     0.000    s0
    U7                   IBUF (Prop_ibuf_I_O)         0.915     0.915 r  s0_IBUF_inst/O
                         net (fo=6, routed)           6.143     7.057    s0_IBUF
    SLICE_X113Y47        LUT4 (Prop_lut4_I1_O)        0.153     7.210 r  g_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.676     8.887    g_OBUF
    T21                  OBUF (Prop_obuf_I_O)         3.717    12.603 r  g_OBUF_inst/O
                         net (fo=0)                   0.000    12.603    g
    T21                                                               r  g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0
                            (input port)
  Destination:            e
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.372ns  (logic 4.569ns (36.928%)  route 7.803ns (63.072%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  s0 (IN)
                         net (fo=0)                   0.000     0.000    s0
    U7                   IBUF (Prop_ibuf_I_O)         0.915     0.915 r  s0_IBUF_inst/O
                         net (fo=6, routed)           6.143     7.057    s0_IBUF
    SLICE_X113Y47        LUT4 (Prop_lut4_I1_O)        0.124     7.181 r  e_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.661     8.842    e_OBUF
    U21                  OBUF (Prop_obuf_I_O)         3.530    12.372 r  e_OBUF_inst/O
                         net (fo=0)                   0.000    12.372    e
    U21                                                               r  e (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s2
                            (input port)
  Destination:            f
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.366ns  (logic 5.109ns (49.288%)  route 5.257ns (50.712%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  s2 (IN)
                         net (fo=0)                   0.000     0.000    s2
    H17                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  s2_IBUF_inst/O
                         net (fo=7, routed)           3.447     4.901    s2_IBUF
    SLICE_X112Y47        LUT3 (Prop_lut3_I0_O)        0.124     5.025 r  f_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.810     6.835    f_OBUF
    U22                  OBUF (Prop_obuf_I_O)         3.531    10.366 r  f_OBUF_inst/O
                         net (fo=0)                   0.000    10.366    f
    U22                                                               r  f (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s1
                            (input port)
  Destination:            f
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.793ns  (logic 1.516ns (54.274%)  route 1.277ns (45.726%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  s1 (IN)
                         net (fo=0)                   0.000     0.000    s1
    M15                  IBUF (Prop_ibuf_I_O)         0.239     0.239 f  s1_IBUF_inst/O
                         net (fo=7, routed)           0.884     1.123    s1_IBUF
    SLICE_X112Y47        LUT3 (Prop_lut3_I2_O)        0.045     1.168 r  f_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.393     1.561    f_OBUF
    U22                  OBUF (Prop_obuf_I_O)         1.232     2.793 r  f_OBUF_inst/O
                         net (fo=0)                   0.000     2.793    f
    U22                                                               r  f (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1
                            (input port)
  Destination:            e
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.810ns  (logic 1.515ns (53.891%)  route 1.296ns (46.109%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  s1 (IN)
                         net (fo=0)                   0.000     0.000    s1
    M15                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  s1_IBUF_inst/O
                         net (fo=7, routed)           0.964     1.203    s1_IBUF
    SLICE_X113Y47        LUT4 (Prop_lut4_I0_O)        0.045     1.248 r  e_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.332     1.580    e_OBUF
    U21                  OBUF (Prop_obuf_I_O)         1.231     2.810 r  e_OBUF_inst/O
                         net (fo=0)                   0.000     2.810    e
    U21                                                               r  e (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1
                            (input port)
  Destination:            b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.852ns  (logic 1.497ns (52.495%)  route 1.355ns (47.505%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  s1 (IN)
                         net (fo=0)                   0.000     0.000    s1
    M15                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  s1_IBUF_inst/O
                         net (fo=7, routed)           0.963     1.202    s1_IBUF
    SLICE_X113Y47        LUT4 (Prop_lut4_I3_O)        0.045     1.247 r  b_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.392     1.639    b_OBUF
    U19                  OBUF (Prop_obuf_I_O)         1.213     2.852 r  b_OBUF_inst/O
                         net (fo=0)                   0.000     2.852    b
    U19                                                               r  b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1
                            (input port)
  Destination:            g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.857ns  (logic 1.562ns (54.651%)  route 1.296ns (45.349%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  s1 (IN)
                         net (fo=0)                   0.000     0.000    s1
    M15                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  s1_IBUF_inst/O
                         net (fo=7, routed)           0.964     1.203    s1_IBUF
    SLICE_X113Y47        LUT4 (Prop_lut4_I2_O)        0.043     1.246 r  g_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.331     1.578    g_OBUF
    T21                  OBUF (Prop_obuf_I_O)         1.280     2.857 r  g_OBUF_inst/O
                         net (fo=0)                   0.000     2.857    g
    T21                                                               r  g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1
                            (input port)
  Destination:            c
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.884ns  (logic 1.516ns (52.552%)  route 1.369ns (47.448%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  s1 (IN)
                         net (fo=0)                   0.000     0.000    s1
    M15                  IBUF (Prop_ibuf_I_O)         0.239     0.239 f  s1_IBUF_inst/O
                         net (fo=7, routed)           0.963     1.202    s1_IBUF
    SLICE_X113Y47        LUT4 (Prop_lut4_I3_O)        0.045     1.247 r  c_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.405     1.652    c_OBUF
    W22                  OBUF (Prop_obuf_I_O)         1.232     2.884 r  c_OBUF_inst/O
                         net (fo=0)                   0.000     2.884    c
    W22                                                               r  c (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1
                            (input port)
  Destination:            d
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.970ns  (logic 1.587ns (53.422%)  route 1.383ns (46.578%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  s1 (IN)
                         net (fo=0)                   0.000     0.000    s1
    M15                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  s1_IBUF_inst/O
                         net (fo=7, routed)           0.963     1.202    s1_IBUF
    SLICE_X113Y47        LUT4 (Prop_lut4_I1_O)        0.043     1.245 r  d_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.420     1.665    d_OBUF
    V22                  OBUF (Prop_obuf_I_O)         1.305     2.970 r  d_OBUF_inst/O
                         net (fo=0)                   0.000     2.970    d
    V22                                                               r  d (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1
                            (input port)
  Destination:            a
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.517ns  (logic 1.548ns (44.020%)  route 1.969ns (55.980%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  s1 (IN)
                         net (fo=0)                   0.000     0.000    s1
    M15                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  s1_IBUF_inst/O
                         net (fo=7, routed)           0.963     1.202    s1_IBUF
    SLICE_X113Y47        LUT4 (Prop_lut4_I1_O)        0.044     1.246 r  a_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.005     2.251    a_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.265     3.517 r  a_OBUF_inst/O
                         net (fo=0)                   0.000     3.517    a
    U14                                                               r  a (OUT)
  -------------------------------------------------------------------    -------------------





