module full_adder (input logic x, y, z, 
						output s, c);
	assign s = x^y^z;
	assign c = (x&y)|(y&z)|(x&z);

endmodule


module 4bitRippleAdder (input logic[3:0] A, B, 
								logic c_in,
								output logic [3:0] S,
								logic c_out);
								
logic c1, c2, c3;

	full_adder FA0(.x(A[0]), .y(B[0]), .z(c_in), .s(S[0]), .c(c1));
	full_adder FA0(.x(A[1]), .y(B[1]), .z(c1), .s(S[1]), .c(c2));
	full_adder FA0(.x(A[2]), .y(B[2]), .z(c2), .s(S[2]), .c(c3));
	full_adder FA0(.x(A[3]), .y(B[3]), .z(c3), .s(S[3]), .c(c_out));

endmodule

