$date
	Wed Nov 24 19:56:55 2021
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module pipo_tb $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 4 # d [3:0] $end
$var reg 1 $ rst $end
$scope module p_0 $end
$var wire 1 " clk $end
$var wire 4 % data [3:0] $end
$var wire 1 $ reset $end
$var wire 4 & out [3:0] $end
$scope module d0 $end
$var wire 1 " clk $end
$var wire 1 ' in $end
$var wire 1 $ reset $end
$var wire 1 ( reset_ $end
$var wire 1 ) out $end
$var wire 1 * df_in $end
$scope module and2_0 $end
$var wire 1 ' i0 $end
$var wire 1 * o $end
$var wire 1 ( i1 $end
$upscope $end
$scope module df_0 $end
$var wire 1 " clk $end
$var wire 1 * in $end
$var wire 1 ) out $end
$var reg 1 ) df_out $end
$upscope $end
$scope module invert_0 $end
$var wire 1 $ i $end
$var wire 1 ( o $end
$upscope $end
$upscope $end
$scope module d1 $end
$var wire 1 " clk $end
$var wire 1 + in $end
$var wire 1 $ reset $end
$var wire 1 , reset_ $end
$var wire 1 - out $end
$var wire 1 . df_in $end
$scope module and2_0 $end
$var wire 1 + i0 $end
$var wire 1 . o $end
$var wire 1 , i1 $end
$upscope $end
$scope module df_0 $end
$var wire 1 " clk $end
$var wire 1 . in $end
$var wire 1 - out $end
$var reg 1 - df_out $end
$upscope $end
$scope module invert_0 $end
$var wire 1 $ i $end
$var wire 1 , o $end
$upscope $end
$upscope $end
$scope module d2 $end
$var wire 1 " clk $end
$var wire 1 / in $end
$var wire 1 $ reset $end
$var wire 1 0 reset_ $end
$var wire 1 1 out $end
$var wire 1 2 df_in $end
$scope module and2_0 $end
$var wire 1 / i0 $end
$var wire 1 2 o $end
$var wire 1 0 i1 $end
$upscope $end
$scope module df_0 $end
$var wire 1 " clk $end
$var wire 1 2 in $end
$var wire 1 1 out $end
$var reg 1 1 df_out $end
$upscope $end
$scope module invert_0 $end
$var wire 1 $ i $end
$var wire 1 0 o $end
$upscope $end
$upscope $end
$scope module d3 $end
$var wire 1 " clk $end
$var wire 1 3 in $end
$var wire 1 $ reset $end
$var wire 1 4 reset_ $end
$var wire 1 5 out $end
$var wire 1 6 df_in $end
$scope module and2_0 $end
$var wire 1 3 i0 $end
$var wire 1 6 o $end
$var wire 1 4 i1 $end
$upscope $end
$scope module df_0 $end
$var wire 1 " clk $end
$var wire 1 6 in $end
$var wire 1 5 out $end
$var reg 1 5 df_out $end
$upscope $end
$scope module invert_0 $end
$var wire 1 $ i $end
$var wire 1 4 o $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
06
x5
04
x3
02
x1
00
x/
0.
x-
0,
x+
0*
x)
0(
x'
bx &
bx %
1$
bx #
0"
bx !
$end
#50
0)
0-
01
b0 !
b0 &
05
1"
#100
0'
0+
0/
03
0"
b0 #
b0 %
#120
1(
1,
10
14
0$
#150
1"
#200
1*
1'
0"
b1 #
b1 %
#250
b1 !
b1 &
1)
1"
#300
1.
1+
0"
b11 #
b11 %
#350
b11 !
b11 &
1-
1"
#400
12
1/
0"
b111 #
b111 %
#450
b111 !
b111 &
11
1"
#500
0*
0'
0"
b110 #
b110 %
#550
b110 !
b110 &
0)
1"
#600
02
16
0/
13
0"
b1010 #
b1010 %
#650
01
b1010 !
b1010 &
15
1"
#700
0"
#750
1"
#800
0"
#850
1"
#900
0"
#950
1"
#1000
0"
#1050
1"
#1100
0"
#1150
1"
#1200
0"
#1250
1"
#1300
0"
#1350
1"
#1400
0"
#1450
1"
#1500
0"
#1550
1"
#1600
0"
#1650
1"
#1700
0"
#1750
1"
#1800
0"
#1850
1"
#1900
0"
#1950
1"
#2000
0"
#2050
1"
#2100
0"
#2150
1"
#2200
0"
#2250
1"
#2300
0"
#2350
1"
#2400
0"
#2450
1"
#2500
0"
#2550
1"
#2600
0"
#2650
1"
#2700
0"
#2750
1"
#2800
0"
#2850
1"
#2900
0"
#2950
1"
#3000
0"
#3050
1"
#3100
0"
#3150
1"
#3200
0"
#3250
1"
#3300
0"
#3350
1"
#3400
0"
#3450
1"
#3500
0"
#3550
1"
#3600
0"
#3650
1"
#3700
0"
#3750
1"
#3800
0"
#3850
1"
#3900
0"
#3950
1"
#4000
0"
#4050
1"
#4100
0"
#4150
1"
#4200
0"
#4250
1"
#4300
0"
#4350
1"
#4400
0"
#4450
1"
#4500
0"
#4550
1"
#4600
0"
