Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 0a6e481d87cb4220b73ed821d107aa60 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot gen_nand_test_behav xil_defaultlib.gen_nand_test -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] nandsrc remains a black-box since it has no binding entity [/home/user/Desktop/RCLAB/RC/RC_Labs/Module1_Task2/Module1_Task2.srcs/sim_1/new/gen_nand_test.vhd:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture bench of entity xil_defaultlib.gen_nand_test
Built simulation snapshot gen_nand_test_behav
