/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 488 224 656 240)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "SW[0]" (rect 5 0 34 17)(font "Intel Clear" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect 416 240 488 264))
)
(pin
	(input)
	(rect 488 240 656 256)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "SW[1]" (rect 5 0 34 17)(font "Intel Clear" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect 416 256 488 280))
)
(pin
	(output)
	(rect 1000 224 1176 240)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "LEDG[0]" (rect 90 0 132 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
	(annotation_block (location)(rect 1176 240 1240 264))
)
(symbol
	(rect 848 200 1000 280)
	(text "NOTGate" (rect 5 0 51 12)(font "Arial" ))
	(text "not" (rect 8 64 23 81)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "inPort" (rect 0 0 28 12)(font "Arial" ))
		(text "inPort" (rect 21 27 49 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 152 32)
		(output)
		(text "outPort" (rect 0 0 35 12)(font "Arial" ))
		(text "outPort" (rect 102 27 137 39)(font "Arial" ))
		(line (pt 152 32)(pt 136 32))
	)
	(drawing
		(rectangle (rect 16 16 136 64))
	)
)
(symbol
	(rect 656 200 816 280)
	(text "AND2Gate" (rect 5 0 58 12)(font "Arial" ))
	(text "and2_1" (rect 8 64 43 76)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "inPort0" (rect 0 0 34 12)(font "Arial" ))
		(text "inPort0" (rect 21 27 55 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "inPort1" (rect 0 0 34 12)(font "Arial" ))
		(text "inPort1" (rect 21 43 55 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 160 32)
		(output)
		(text "outPort" (rect 0 0 35 12)(font "Arial" ))
		(text "outPort" (rect 110 27 145 39)(font "Arial" ))
		(line (pt 160 32)(pt 144 32))
	)
	(drawing
		(rectangle (rect 16 16 144 64))
	)
)
(connector
	(pt 848 232)
	(pt 816 232)
)
