Start time: 18:53:22 on Mar 02,2023
qverilog r_sync.sv 
-- Compiling module r_sync

Top level modules:
	r_sync
# vsim -lib work r_sync -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.6c win64 Jul 26 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.r_sync(fast)
# run -all
#  quit -f
# End time: 18:53:26 on Mar 02,2023, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
