{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 29 13:46:34 2006 " "Info: Processing started: Fri Dec 29 13:46:34 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off init_load -c init_load " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off init_load -c init_load" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "init_load.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file init_load.v" { { "Info" "ISGN_ENTITY_NAME" "1 init_load " "Info: Found entity 1: init_load" {  } { { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "init_load " "Info: Elaborating entity \"init_load\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "CPLD_RESET_OUT~reg0 CPLD_reset " "Info: Duplicate register \"CPLD_RESET_OUT~reg0\" merged to single register \"CPLD_reset\"" {  } { { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 22 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "CS_FPGA_M_N~0 " "Warning: Replaced VCC or GND feeding tri-state bus CS_FPGA_M_N~0 with an always-enabled tri-state buffer" {  } { { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 45 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "CS_FPGA_M_N~1 " "Warning: Node \"CS_FPGA_M_N~1\"" {  } { { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 45 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "FX2_INT4 GND " "Warning: Pin \"FX2_INT4\" stuck at GND" {  } { { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 43 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0}
{ "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN_HDR" "10 " "Warning: Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "CLKA " "Warning: No output dependent on input pin \"CLKA\"" {  } { { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 10 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DDC0_CLK " "Warning: No output dependent on input pin \"DDC0_CLK\"" {  } { { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 11 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DDC1_CLK " "Warning: No output dependent on input pin \"DDC1_CLK\"" {  } { { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 12 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "FX2_SDA " "Warning: No output dependent on input pin \"FX2_SDA\"" {  } { { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 33 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "FX2_SCL " "Warning: No output dependent on input pin \"FX2_SCL\"" {  } { { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 34 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "FPGA_INIT_DONE " "Warning: No output dependent on input pin \"FPGA_INIT_DONE\"" {  } { { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 35 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "CS_CPLD_N " "Warning: No output dependent on input pin \"CS_CPLD_N\"" {  } { { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 49 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "FX2_SDI " "Warning: No output dependent on input pin \"FX2_SDI\"" {  } { { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 50 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "FX2_SDO " "Warning: No output dependent on input pin \"FX2_SDO\"" {  } { { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 51 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "FX2_SCLK " "Warning: No output dependent on input pin \"FX2_SCLK\"" {  } { { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 52 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "202 " "Info: Implemented 202 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "26 " "Info: Implemented 26 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "38 " "Info: Implemented 38 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "122 " "Info: Implemented 122 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "123 " "Info: Allocated 123 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 29 13:46:36 2006 " "Info: Processing ended: Fri Dec 29 13:46:36 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
