<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>FSK_Modulator</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">7</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>data_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>data_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>FSK_Modulator_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2500522f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>FSK_Modulator_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2500522f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0d4bb938</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>12f4c5d1</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>data_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pilot_off</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pilot_i</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pilot_q</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/DDS_GEN/DDS_GEN.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/FSK_Modulator_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Frequency_value.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/FSK_Modulator_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_20e7c0d2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="dds_compiler" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/DDS_GEN/DDS_GEN.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/FSK_Modulator_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Frequency_value.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/FSK_Modulator_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="dds_compiler" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/FSK_Modulator_v1_0/data/FSK_Modulator.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/FSK_Modulator_v1_0/data/FSK_Modulator.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/FSK_Modulator_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/FSK_Modulator_v1_0/src/FSK_Modulator.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/FSK_Modulator_v1_0/src/FSK_Modulator.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/FSK_Modulator_v1_0/src/FSK_Modulator_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/FSK_Modulator_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_12f4c5d1</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">FSK_Modulator_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>FSK_Modulator_v1.0</xilinx:displayName>
      <xilinx:coreRevision>21</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-02-04T12:25:30Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@507c4579_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f5bc2d9_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@348b1f56_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d5be591_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20752e0c_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8a87d54_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67e1ae61_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d76861b_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d0754ad_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6860073d_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ed0bc56_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48303294_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2800824b_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8cca29_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c09ace2_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7caa8b3c_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@96daf48_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4814971c_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63bcd3ab_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3248c852_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@641d51f7_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1af92a34_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f354d41_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f201a97_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d775ea2_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a75604f_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71d8c7b4_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f60aeb8_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72635e5c_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b1d515d_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16ea9d3c_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2874f12a_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48efa1c3_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dd6c2d9_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f416e47_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71a299cd_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b6b90e1_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@309c62c3_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73bc133f_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4122002_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f44517a_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@689261e7_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13f03cdc_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b6f93cb_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@477916c1_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ed1c3f2_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f2fc346_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13b49878_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b6233c_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69effb8e_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e12b37d_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30049cd5_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58be9f31_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15036bae_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@191a7388_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17202ef1_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6749f1e7_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1206df44_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19472c37_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49b51e20_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70b06d14_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6da2b3db_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4242884a_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f414b77_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1366f151_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74776e2a_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7000d860_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69a518fb_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@718e5acc_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48020965_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13e80558_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4725069c_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15979a44_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e2d034c_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74c91191_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@230f3287_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eccde37_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@281a3f54_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26ca8d3e_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@782506b6_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7563539f_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bca048_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e6685bc_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d777249_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29f7e824_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56a273c3_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3778143f_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dfc9fb7_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f3a8a85_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b4bb706_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15deaff5_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@efbd71b_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60bb8fd2_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5db6db91_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11baed0c_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@799cd750_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@553f4f1d_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46e754ac_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d4fdf31_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ef6b3be_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c902c19_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9ad8b3_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79c52da6_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38364a02_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45971eb8_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1301583e_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a176d31_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c0bd25c_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77cca9a8_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f837cf8_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42476b33_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23a0bf38_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bfa88c8_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bcd7468_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5897e4d6_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d420500_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3166de2b_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c69dbe8_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@260435ec_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ba51ed9_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f1b6924_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4605857d_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e698a1a_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27990df2_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e2459d3_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@705786_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ccc17e5_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40eda17_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5577c38e_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fdc7d12_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bc5a1ab_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2671978_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9e250b9_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c3b5835_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c6c578e_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a427359_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34554f34_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@542a5410_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30902d79_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7765f305_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65b87947_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8ee72b4_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a9a65e8_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@596192a5_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3775e82c_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cd7775b_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c638b84_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59cc9279_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c2bf7e4_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@727407ed_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fc9dc63_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52adb080_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c4d9a0c_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ed6304d_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1325909c_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7145bf5e_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e3cd7a2_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29c4d1c9_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ccbeae_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@597dc631_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d7f530f_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34e9a55c_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51fd0a60_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fb0fc1b_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33b14917_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4df1f7cd_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36fc8a02_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e621094_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5892a1c0_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e8b4671_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d5e1dc3_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@483e9547_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fc2a3cf_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21f0850b_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e9b46fa_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c04f8c1_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d055ed3_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19329a_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17135265_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@366c407d_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@216d8075_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@461aca3a_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f7f79d1_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4026f2fa_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6efe9b3_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ac166e_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4de96df7_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@732b8d0e_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d0c44dd_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61dd5a8e_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2746c408_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d75493c_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49eb48d5_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22ff89f9_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f0e0ca6_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f1cc666_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76a12b7_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d2a457f_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f89dbc_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a63ca00_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fb53ae1_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42c61bb3_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46bc82_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6123be23_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c7e6350_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c7ec634_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d925c6_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35b4fb4e_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c5144dc_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@484a7f85_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d674d43_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@297cce88_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@237403bf_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28f1c449_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5687c4e2_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@378f5b9c_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@320ed70d_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f52ce1d_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40598f1b_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31d5137d_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e81233a_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@717ad8c1_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f7786fe_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e310c85_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62a8e580_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13c3842e_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2336b574_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72eca8c9_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54110700_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c902215_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72323ae2_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c9aec0d_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34f1ce6e_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cfe0754_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d1761b6_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@772ae396_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61501f31_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c29ea23_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56e44ed3_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e05b9cc_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37afe9f5_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cbd222a_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7533de7d_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@744bf7b8_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ca385b3_ARCHIVE_LOCATION">c:/Vivado_Projects/library/FSK_Modulator_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="a6a19b5c"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="de4df652"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="9e01ab15"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="2e811c89"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="9e20c3e3"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
