// Seed: 3914869556
module module_0 (
    input  uwire id_0,
    output tri1  id_1,
    output wire  id_2,
    output wand  id_3
);
  supply1 id_5 = 1;
  assign module_1.id_2 = 0;
  wire id_6;
endmodule
module module_1 (
    output wand id_0,
    output tri1 id_1,
    output supply0 id_2,
    output supply1 id_3,
    input tri1 id_4,
    input tri1 id_5,
    input tri0 id_6,
    output supply1 id_7,
    output supply1 id_8,
    output wand id_9
);
  initial begin : LABEL_0
    id_1 = 1;
  end
  assign id_3 = id_6 == 1;
  module_0 modCall_1 (
      id_6,
      id_2,
      id_1,
      id_9
  );
endmodule
