// Seed: 309484576
module module_0 (
    input supply0 id_0,
    input tri id_1,
    input wire id_2,
    output wire module_0
);
  always @(-1 or negedge -1) $clog2(53);
  ;
  parameter id_5 = -1;
  assign id_3 = -1 == id_0;
  wire id_6 = id_2;
endmodule
module module_1 (
    output tri0  id_0,
    output logic id_1,
    input  tri   id_2
);
  assign id_1 = -1;
  logic id_4;
  always @(1 or posedge id_4 == 1) begin : LABEL_0
    id_1 <= 1 - 1;
  end
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_0
  );
endmodule
