 
****************************************
Report : qor
Design : tinyriscv_soc_top
Version: T-2022.03-SP2
Date   : Tue May 14 15:21:48 2024
****************************************


  Timing Path Group 'reg2reg'
  -----------------------------------
  Levels of Logic:              76.00
  Critical Path Length:          9.45
  Critical Path Slack:           0.00
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.05
  Total Hold Violation:         -0.17
  No. of Hold Violations:        5.00
  -----------------------------------

  Timing Path Group 'in2reg'
  -----------------------------------
  Levels of Logic:              38.00
  Critical Path Length:          5.92
  Critical Path Slack:           1.52
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2out'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          0.45
  Critical Path Slack:           7.25
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          3
  Hierarchical Port Count:        386
  Leaf Cell Count:              60552
  Buf/Inv Cell Count:            3911
  Buf Cell Count:                 224
  Inv Cell Count:                3687
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     47602
  Sequential Cell Count:        12950
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   660849.244583
  Noncombinational Area: 694765.217388
  Buf/Inv Area:          29774.606878
  Total Buffer Area:          2987.11
  Total Inverter Area:       26787.50
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:           1355614.461971
  Design Area:         1355614.461971


  Design Rules
  -----------------------------------
  Total Number of Nets:         61085
  Nets With Violations:             1
  Max Trans Violations:             0
  Max Cap Violations:               1
  -----------------------------------


  Hostname: cad52

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.02
  Logic Optimization:                  1.64
  Mapping Optimization:               15.56
  -----------------------------------------
  Overall Compile Time:               47.95
  Overall Compile Wall Clock Time:    48.46

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.05  TNS: 0.17  Number of Violating Paths: 5

  --------------------------------------------------------------------


1
