<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=edge" />
    <meta name="robots" content="index, archive" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <meta name="description" content="Part 3: Instruction Set Architecture (ISA) - Learn about RISC vs CISC, instruction formats, addressing modes, and x86 vs ARM architectures." />
    <meta name="keywords" content="instruction set architecture, ISA, RISC, CISC, instruction formats, addressing modes, x86, ARM, CPU architecture, assembly" />
    
    <!-- Open Graph Meta Tags -->
    <meta property="og:title" content="Part 3: Instruction Set Architecture (ISA) | Computer Architecture & OS Mastery" />
    <meta property="og:description" content="Master ISA fundamentals: RISC vs CISC, instruction formats, addressing modes, and x86 vs ARM comparison." />
    <meta property="og:type" content="article" />
    <meta property="og:url" content="https://wasilzafar.com/pages/series/computer-architecture/comp-arch-isa.html" />
    <meta property="article:published_time" content="2026-01-31" />
    <meta property="article:author" content="Wasil Zafar" />
    <meta property="article:section" content="Technology" />

    <title>Part 3: Instruction Set Architecture (ISA) | Computer Architecture & OS Mastery - Wasil Zafar</title>

    <!-- Bootstrap 5 CSS -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.3.0/dist/css/bootstrap.min.css" rel="stylesheet">
    
    <!-- Font Awesome Icons -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.4.0/css/all.min.css" />

    <!-- Google Fonts -->
    <link rel="preconnect" href="https://fonts.googleapis.com" />
    <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin />
    <link href="https://fonts.googleapis.com/css2?family=DM+Sans:wght@400;500;600;700&family=Poppins:wght@300;400;500;600;700&family=Playfair+Display:wght@600;700&display=swap" rel="stylesheet" />

    <!-- Custom Styles -->
    <link rel="stylesheet" href="../../../css/main.css" type="text/css" />

    <!-- Favicon -->
    <link rel="apple-touch-icon" sizes="180x180" href="../../../images/favicon_io/apple-touch-icon.png">
    <link rel="icon" type="image/png" sizes="32x32" href="../../../images/favicon_io/favicon-32x32.png">
    <link rel="icon" type="image/png" sizes="16x16" href="../../../images/favicon_io/favicon-16x16.png">
    <link rel="manifest" href="../../../images/favicon_io/site.webmanifest">

    <!-- Prism.js Syntax Highlighting - Multiple Themes -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/themes/prism-tomorrow.min.css" id="prism-theme" />
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/themes/prism.min.css" id="prism-default" disabled />
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/themes/prism-dark.min.css" id="prism-dark" disabled />
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/themes/prism-twilight.min.css" id="prism-twilight" disabled />
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/themes/prism-okaidia.min.css" id="prism-okaidia" disabled />
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/themes/prism-solarizedlight.min.css" id="prism-solarizedlight" disabled />
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/plugins/toolbar/prism-toolbar.min.css" />

    <!-- Google Consent Mode v2 -->
    <script>
        window.dataLayer = window.dataLayer || [];
        function gtag(){dataLayer.push(arguments);}
        gtag('consent', 'default', {
            'ad_storage': 'denied',
            'ad_user_data': 'denied',
            'ad_personalization': 'denied',
            'analytics_storage': 'denied',
            'region': ['AT','BE','BG','HR','CY','CZ','DK','EE','FI','FR','DE','GR','HU','IE','IT','LV','LT','LU','MT','NL','PL','PT','RO','SK','SI','ES','SE']
        });
        gtag('consent', 'default', {
            'ad_storage': 'granted',
            'ad_user_data': 'granted',
            'ad_personalization': 'granted',
            'analytics_storage': 'granted'
        });
        gtag('set', 'url_passthrough', true);
    </script>

    <!-- Google Tag Manager -->
    <script>
        (function(w, d, s, l, i) {
            w[l] = w[l] || [];
            w[l].push({'gtm.start': new Date().getTime(), event: 'gtm.js'});
            var f = d.getElementsByTagName(s)[0],
                j = d.createElement(s), dl = l != 'dataLayer' ? '&l=' + l : '';
            j.async = true;
            j.src = 'https://www.googletagmanager.com/gtm.js?id=' + i + dl;
            f.parentNode.insertBefore(j, f);
        })(window, document, 'script', 'dataLayer', 'GTM-PBS8M2JR');
    </script>
</head>
<body>
    <!-- Google Tag Manager (noscript) -->
    <noscript>
        <iframe src="https://www.googletagmanager.com/ns.html?id=GTM-PBS8M2JR" height="0" width="0" style="display:none;visibility:hidden"></iframe>
    </noscript>

    <!-- GDPR Cookie Consent Banner -->
    <div id="cookieBanner" class="light display-bottom" style="display: none;">
        <div id="closeIcon">
            <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512">
                <path fill="currentColor" d="M256 8C119 8 8 119 8 256s111 248 248 248 248-111 248-248S393 8 256 8zm121.6 313.1c4.7 4.7 4.7 12.3 0 17L338 377.6c-4.7 4.7-12.3 4.7-17 0L256 312l-65.1 65.6c-4.7 4.7-12.3 4.7-17 0L134.4 338c-4.7-4.7-4.7-12.3 0-17l65.6-65-65.6-65.1c-4.7-4.7-4.7-12.3 0-17l39.6-39.6c4.7-4.7 12.3-4.7 17 0l65 65.7 65.1-65.6c4.7-4.7 12.3-4.7 17 0l39.6 39.6c4.7 4.7 4.7 12.3 0 17L312 256l65.6 65.1z"></path>
            </svg>
        </div>
        
        <div class="content-wrap">
            <div class="msg-wrap">
                <div class="title-wrap">
                    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512" width="20" height="20">
                        <path fill="#3B9797" d="M510.52 255.82c-69.97-.85-126.47-57.69-126.47-127.86-70.17 0-127-56.49-127.86-126.45-27.26-4.14-55.13.3-79.72 12.82l-69.13 35.22a132.221 132.221 0 0 0-57.79 57.81l-35.1 68.88a132.645 132.645 0 0 0-12.82 80.95l12.08 76.27a132.521 132.521 0 0 0 37.16 70.37l54.64 54.64a132.036 132.036 0 0 0 70.37 37.16l76.27 12.15c27.51 4.36 55.7-.11 80.95-12.8l68.88-35.08a132.166 132.166 0 0 0 57.79-57.81l35.1-68.88c12.56-24.64 17.01-52.58 12.91-79.91zM176 368c-17.67 0-32-14.33-32-32s14.33-32 32-32 32 14.33 32 32-14.33 32-32 32zm32-160c-17.67 0-32-14.33-32-32s14.33-32 32-32 32 14.33 32 32-14.33 32-32 32zm160 128c-17.67 0-32-14.33-32-32s14.33-32 32-32 32 14.33 32 32-14.33 32-32 32z"></path>
                    </svg>
                    <h4 style="margin: 0; font-size: 18px; color: var(--color-navy); font-weight: 700;">Cookie Consent</h4>
                </div>
                <p style="font-size: 14px; line-height: 1.6; color: var(--color-navy); margin-bottom: 15px;">
                    We use cookies to enhance your browsing experience, serve personalized content, and analyze our traffic. 
                    By clicking "Accept All", you consent to our use of cookies. See our 
                    <a href="/privacy-policy.html" style="color: var(--color-teal); border-bottom: 1px dotted var(--color-teal);">Privacy Policy</a> 
                    for more information.
                </p>
                
                <div id="cookieSettings" style="display: none;">
                    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512" width="14" height="14">
                        <path fill="currentColor" d="M487.4 315.7l-42.6-24.6c4.3-23.2 4.3-47 0-70.2l42.6-24.6c4.9-2.8 7.1-8.6 5.5-14-11.1-35.6-30-67.8-54.7-94.6-3.8-4.1-10-5.1-14.8-2.3L380.8 110c-17.9-15.4-38.5-27.3-60.8-35.1V25.8c0-5.6-3.9-10.5-9.4-11.7-36.7-8.2-74.3-7.8-109.2 0-5.5 1.2-9.4 6.1-9.4 11.7V75c-22.2 7.9-42.8 19.8-60.8 35.1L88.7 85.5c-4.9-2.8-11-1.9-14.8 2.3-24.7 26.7-43.6 58.9-54.7 94.6-1.7 5.4.6 11.2 5.5 14L67.3 221c-4.3 23.2-4.3 47 0 70.2l-42.6 24.6c-4.9 2.8-7.1 8.6-5.5 14 11.1 35.6 30 67.8 54.7 94.6 3.8 4.1 10 5.1 14.8 2.3l42.6-24.6c17.9 15.4 38.5 27.3 60.8 35.1v49.2c0 5.6 3.9 10.5 9.4 11.7 36.7 8.2 74.3 7.8 109.2 0 5.5-1.2 9.4-6.1 9.4-11.7v-49.2c22.2-7.9 42.8-19.8 60.8-35.1l42.6 24.6c4.9 2.8 11 1.9 14.8-2.3 24.7-26.7 43.6-58.9 54.7-94.6 1.5-5.5-.7-11.3-5.6-14.1zM256 336c-44.1 0-80-35.9-80-80s35.9-80 80-80 80 35.9 80 80-35.9 80-80 80z"></path>
                    </svg>
                    <span style="margin-left: 5px; font-size: 12px; font-weight: 600; color: var(--color-navy);">Customize Settings</span>
                </div>
                
                <div id="cookieTypes" style="display: none; margin-top: 15px; padding-top: 15px; border-top: 1px solid rgba(59, 151, 151, 0.2);">
                    <h5 style="font-size: 12px; font-weight: 700; color: var(--color-navy); margin-bottom: 10px; text-transform: uppercase;">Cookie Preferences</h5>
                    
                    <div style="margin-bottom: 12px;">
                        <label style="display: flex; align-items: start; cursor: pointer;">
                            <input type="checkbox" checked disabled style="margin-top: 2px; margin-right: 8px; cursor: not-allowed;">
                            <div>
                                <strong style="font-size: 13px; color: var(--color-navy); display: block; margin-bottom: 2px;">Essential Cookies (Required)</strong>
                                <span style="font-size: 12px; color: #666;">Necessary for the website to function properly.</span>
                            </div>
                        </label>
                    </div>
                    
                    <div style="margin-bottom: 12px;">
                        <label style="display: flex; align-items: start; cursor: pointer;">
                            <input type="checkbox" id="analyticsCookies" checked style="margin-top: 2px; margin-right: 8px;">
                            <div>
                                <strong style="font-size: 13px; color: var(--color-navy); display: block; margin-bottom: 2px;">Analytics Cookies</strong>
                                <span style="font-size: 12px; color: #666;">Help us understand how you interact with the website.</span>
                            </div>
                        </label>
                    </div>
                    
                    <div style="margin-bottom: 12px;">
                        <label style="display: flex; align-items: start; cursor: pointer;">
                            <input type="checkbox" id="marketingCookies" style="margin-top: 2px; margin-right: 8px;">
                            <div>
                                <strong style="font-size: 13px; color: var(--color-navy); display: block; margin-bottom: 2px;">Marketing Cookies</strong>
                                <span style="font-size: 12px; color: #666;">Used to deliver relevant advertisements.</span>
                            </div>
                        </label>
                    </div>
                </div>
            </div>
            
            <div class="btn-wrap">
                <button id="cookieAccept" style="background: var(--color-teal); color: white; font-weight: 600;">Accept All</button>
                <button id="cookieReject" style="background: transparent; color: var(--color-navy); border: 2px solid var(--color-teal); font-weight: 600;">Reject All</button>
                <button id="cookieSave" style="background: var(--color-blue); color: white; font-weight: 600; display: none;">Save Preferences</button>
            </div>
        </div>
    </div>

    <!-- Navigation Bar -->
    <nav class="navbar navbar-expand-lg navbar-dark bg-dark shadow-sm">
        <div class="container-fluid">
            <a class="navbar-brand fw-bold" href="/">
                <span class="gradient-text">Wasil Zafar</span>
            </a>
            <button class="navbar-toggler" type="button" data-bs-toggle="collapse" data-bs-target="#navbarNav">
                <span class="navbar-toggler-icon"></span>
            </button>
            <div class="collapse navbar-collapse" id="navbarNav">
                <ul class="navbar-nav ms-auto">
                    <li class="nav-item">
                        <a class="nav-link" href="/">Home</a>
                    </li>
                    <li class="nav-item">
                        <a class="nav-link" href="/#about">About</a>
                    </li>
                    <li class="nav-item">
                        <a class="nav-link" href="/#skills">Skills</a>
                    </li>
                    <li class="nav-item">
                        <a class="nav-link" href="/#certifications">Certifications</a>
                    </li>
                    <li class="nav-item">
                        <a class="nav-link" href="/#interests">Interests</a>
                    </li>
                </ul>
            </div>
        </div>
    </nav>

    <!-- Blog Hero Section -->
    <section class="blog-hero">
        <div class="container py-5">
            <a href="../../categories/technology.html" class="back-link"><i class="fas fa-arrow-left me-2"></i>Back to Technology</a>
            <h1 class="display-4 fw-bold mt-4">Part 3: Instruction Set Architecture (ISA)</h1>
            <div class="blog-meta">
                <span><i class="fas fa-calendar me-2"></i>January 31, 2026</span>
                <span><i class="fas fa-user me-2"></i>Wasil Zafar</span>
                <span class="reading-time"><i class="fas fa-clock me-1"></i>25 min read</span>
                <button onclick="window.print()" class="print-btn" title="Print this article"><i class="fas fa-print"></i> Print</button>
            </div>
            <p class="lead mt-3">Explore the interface between hardware and software—RISC vs CISC philosophies, instruction formats, addressing modes, and x86 vs ARM architectures.</p>
        </div>
    </section>

    <!-- Table of Contents Toggle Button -->
    <button class="toc-toggle-btn" onclick="openNav()" title="Table of Contents" aria-label="Open Table of Contents">
        <i class="fas fa-list"></i>
    </button>

    <!-- Side Navigation TOC -->
    <div id="tocSidenav" class="sidenav-toc">
        <div class="toc-header">
            <h3><i class="fas fa-list me-2"></i>Table of Contents</h3>
            <button class="closebtn" onclick="closeNav()" aria-label="Close Table of Contents">&times;</button>
        </div>
        <ol>
            <li>
                <a href="#introduction" onclick="closeNav()">Introduction</a>
            </li>
            <li>
                <a href="#risc-vs-cisc" onclick="closeNav()">RISC vs CISC</a>
                <ul>
                    <li><a href="#risc-philosophy" onclick="closeNav()">RISC Philosophy</a></li>
                    <li><a href="#cisc-philosophy" onclick="closeNav()">CISC Philosophy</a></li>
                    <li><a href="#modern-convergence" onclick="closeNav()">Modern Convergence</a></li>
                </ul>
            </li>
            <li>
                <a href="#instruction-formats" onclick="closeNav()">Instruction Formats</a>
                <ul>
                    <li><a href="#fixed-length" onclick="closeNav()">Fixed-Length Instructions</a></li>
                    <li><a href="#variable-length" onclick="closeNav()">Variable-Length Instructions</a></li>
                    <li><a href="#encoding-schemes" onclick="closeNav()">Encoding Schemes</a></li>
                </ul>
            </li>
            <li>
                <a href="#addressing-modes" onclick="closeNav()">Addressing Modes</a>
                <ul>
                    <li><a href="#immediate" onclick="closeNav()">Immediate Addressing</a></li>
                    <li><a href="#register" onclick="closeNav()">Register Addressing</a></li>
                    <li><a href="#memory" onclick="closeNav()">Memory Addressing</a></li>
                </ul>
            </li>
            <li>
                <a href="#x86-vs-arm" onclick="closeNav()">x86 vs ARM</a>
                <ul>
                    <li><a href="#x86-architecture" onclick="closeNav()">x86 Architecture</a></li>
                    <li><a href="#arm-architecture" onclick="closeNav()">ARM Architecture</a></li>
                    <li><a href="#comparison" onclick="closeNav()">Comparison & Use Cases</a></li>
                </ul>
            </li>
            <li><a href="#conclusion" onclick="closeNav()">Conclusion & Next Steps</a></li>
        </ol>
    </div>

    <div id="tocOverlay" class="sidenav-overlay" onclick="closeNav()"></div>

    <!-- Main Content -->
    <section class="py-5">
        <div class="container">
            <div class="row">
                <div class="col-lg-8 mx-auto">

                <!-- Introduction -->
                <div id="introduction" class="blog-content">
                    <h2><i class="fas fa-microchip me-2 text-teal"></i>Introduction</h2>
                    
                    <p>The Instruction Set Architecture (ISA) defines the interface between software and hardware—it specifies what instructions a processor can execute and how those instructions are encoded.</p>

                    <div class="highlight-box highlight-crimson">
                        <i class="fas fa-sitemap me-2"></i>
                        <strong>Series Context:</strong> This is <strong>Part 3 of 24</strong> in the Computer Architecture & Operating Systems Mastery series. Building on digital logic foundations, we now explore how processors understand and execute instructions.
                    </div>

                    <div class="experiment-card" id="series-nav">
                        <h4><i class="fas fa-map-signs me-2"></i>Complete Series Navigation</h4>
                        <div class="meta mb-2">
                            <span class="badge bg-teal me-2">24-Part Series</span>
                            <span class="badge bg-crimson">Computer Architecture & OS Mastery</span>
                        </div>
                        <div class="content">
                            <ol>
                                <li><a href="comp-arch-foundations.html"><strong>Part 1:</strong> Foundations of Computer Systems</a> — System overview, architectures, OS role</li>
                                <li><a href="comp-arch-digital-logic.html"><strong>Part 2:</strong> Digital Logic & CPU Building Blocks</a> — Gates, registers, datapath, microarchitecture</li>
                                <li><strong>Part 3: Instruction Set Architecture (ISA) (This Guide)</strong> — RISC vs CISC, instruction formats, addressing</li>
                                <li><a href="comp-arch-assembly.html"><strong>Part 4:</strong> Assembly Language & Machine Code</a> — Registers, stack, calling conventions</li>
                                <li><a href="comp-arch-linkers-loaders.html"><strong>Part 5:</strong> Assemblers, Linkers & Loaders</a> — Object files, ELF, dynamic linking</li>
                                <li><a href="comp-arch-compilers.html"><strong>Part 6:</strong> Compilers & Program Translation</a> — Lexing, parsing, code generation</li>
                                <li><a href="comp-arch-cpu-pipelining.html"><strong>Part 7:</strong> CPU Execution & Pipelining</a> — Fetch-decode-execute, hazards, prediction</li>
                                <li><a href="comp-arch-os-kernel.html"><strong>Part 8:</strong> OS Architecture & Kernel Design</a> — Monolithic, microkernel, system calls</li>
                                <li><a href="comp-arch-processes.html"><strong>Part 9:</strong> Processes & Program Execution</a> — Process lifecycle, PCB, fork/exec</li>
                                <li><a href="comp-arch-threads-concurrency.html"><strong>Part 10:</strong> Threads & Concurrency</a> — Threading models, pthreads, race conditions</li>
                                <li><a href="comp-arch-cpu-scheduling.html"><strong>Part 11:</strong> CPU Scheduling Algorithms</a> — FCFS, RR, CFS, real-time scheduling</li>
                                <li><a href="comp-arch-synchronization.html"><strong>Part 12:</strong> Synchronization & Coordination</a> — Locks, semaphores, classic problems</li>
                                <li><a href="comp-arch-deadlocks.html"><strong>Part 13:</strong> Deadlocks & Prevention</a> — Coffman conditions, Banker's algorithm</li>
                                <li><a href="comp-arch-cache-memory-hierarchy.html"><strong>Part 14:</strong> Memory Hierarchy & Cache</a> — L1/L2/L3, cache coherence, NUMA</li>
                                <li><a href="comp-arch-memory-management.html"><strong>Part 15:</strong> Memory Management Fundamentals</a> — Address spaces, fragmentation, allocation</li>
                                <li><a href="comp-arch-virtual-memory.html"><strong>Part 16:</strong> Virtual Memory & Paging</a> — Page tables, TLB, demand paging</li>
                                <li><a href="comp-arch-file-systems.html"><strong>Part 17:</strong> File Systems & Storage</a> — Inodes, journaling, ext4, NTFS</li>
                                <li><a href="comp-arch-io-devices.html"><strong>Part 18:</strong> I/O Systems & Device Drivers</a> — Interrupts, DMA, disk scheduling</li>
                                <li><a href="comp-arch-multiprocessor.html"><strong>Part 19:</strong> Multiprocessor Systems</a> — SMP, NUMA, cache coherence</li>
                                <li><a href="comp-arch-security.html"><strong>Part 20:</strong> OS Security & Protection</a> — Privilege levels, ASLR, sandboxing</li>
                                <li><a href="comp-arch-virtualization.html"><strong>Part 21:</strong> Virtualization & Containers</a> — Hypervisors, namespaces, cgroups</li>
                                <li><a href="comp-arch-kernel-internals.html"><strong>Part 22:</strong> Advanced Kernel Internals</a> — Linux subsystems, kernel debugging</li>
                                <li><a href="comp-arch-case-studies.html"><strong>Part 23:</strong> Case Studies</a> — Linux vs Windows vs macOS</li>
                                <li><a href="comp-arch-capstone-projects.html"><strong>Part 24:</strong> Capstone Projects</a> — Shell, thread pool, paging simulator</li>
                            </ol>
                        </div>
                    </div>

                    <!-- CONTENT PLACEHOLDER -->
                    <p>An ISA is like a contract between hardware and software. It specifies <strong>what</strong> the processor can do, but not <strong>how</strong> it's implemented. This abstraction allows software to run on different microarchitectures that share the same ISA.</p>

                    <div class="experiment-card">
                        <h4><i class="fas fa-handshake me-2"></i>The ISA as a Contract</h4>
                        <div class="meta mb-2">
                            <span class="badge bg-teal me-2">Key Concept</span>
                        </div>
                        <div class="content">
                            <p>Think of the ISA like a restaurant menu:</p>
                            <ul>
                                <li><strong>ISA (Menu)</strong> — Lists what dishes (instructions) are available</li>
                                <li><strong>Microarchitecture (Kitchen)</strong> — How dishes are actually prepared</li>
                                <li><strong>Software (Customer)</strong> — Orders from the menu without knowing kitchen details</li>
                            </ul>
                            <p class="mb-0">Intel Core i9 and AMD Ryzen both implement x86-64 (same menu), but have very different "kitchens" inside!</p>
                        </div>
                    </div>

                    <h3>What Does an ISA Define?</h3>
                    
                    <div class="table-responsive">
                        <table class="table table-bordered">
                            <thead class="table-dark">
                                <tr><th>Component</th><th>What It Specifies</th><th>Example</th></tr>
                            </thead>
                            <tbody>
                                <tr><td><strong>Instructions</strong></td><td>Operations the CPU can perform</td><td>ADD, SUB, MOV, JMP, CALL</td></tr>
                                <tr><td><strong>Registers</strong></td><td>Number, size, and purpose of registers</td><td>x86-64: 16 general-purpose 64-bit registers</td></tr>
                                <tr><td><strong>Data Types</strong></td><td>Supported data formats</td><td>8/16/32/64-bit integers, floats</td></tr>
                                <tr><td><strong>Addressing Modes</strong></td><td>How operands are accessed</td><td>Immediate, register, direct, indexed</td></tr>
                                <tr><td><strong>Memory Model</strong></td><td>How memory is organized and accessed</td><td>Byte-addressable, little-endian</td></tr>
                                <tr><td><strong>I/O Model</strong></td><td>How devices are accessed</td><td>Memory-mapped I/O vs port I/O</td></tr>
                            </tbody>
                        </table>
                    </div>

                </div>

                <!-- RISC vs CISC Section -->
                <div id="risc-vs-cisc" class="blog-content mt-5">
                    <h2><i class="fas fa-balance-scale me-2 text-teal"></i>RISC vs CISC</h2>
                    
                    <p>The two major ISA design philosophies are <strong>RISC</strong> (Reduced Instruction Set Computer) and <strong>CISC</strong> (Complex Instruction Set Computer). They represent fundamentally different approaches to instruction design.</p>

                    <h3 id="risc-philosophy">RISC Philosophy</h3>
                    
                    <p><strong>RISC</strong> follows the principle: "Keep instructions simple, let the compiler optimize."</p>

                    <div class="highlight-box">
                        <i class="fas fa-feather me-2"></i>
                        <strong>RISC Core Principles:</strong>
                        <ul class="mt-2 mb-0">
                            <li>Simple, uniform instructions that execute in one cycle</li>
                            <li>Fixed instruction length (typically 32 bits)</li>
                            <li>Load-store architecture (only load/store access memory)</li>
                            <li>Large register file (32+ general-purpose registers)</li>
                            <li>Hardwired control unit (faster but less flexible)</li>
                        </ul>
                    </div>

<pre><code class="language-text">RISC Example: ARM Assembly
Adding two numbers from memory:

; Load first number from memory into R1
LDR R1, [R0]        ; R0 points to first number

; Load second number into R2
LDR R2, [R0, #4]    ; Next memory location

; Add them
ADD R3, R1, R2      ; R3 = R1 + R2

; Store result back to memory
STR R3, [R0, #8]    ; Store at third location

Four simple instructions, each does ONE thing!</code></pre>

                    <div class="experiment-card">
                        <h4><i class="fas fa-mobile-alt me-2"></i>RISC Examples in the Real World</h4>
                        <div class="content">
                            <ul class="mb-0">
                                <li><strong>ARM</strong> — Smartphones (iPhone, Android), Apple M1/M2/M3 chips, Raspberry Pi</li>
                                <li><strong>RISC-V</strong> — Open-source ISA, gaining traction in IoT and academia</li>
                                <li><strong>MIPS</strong> — Network routers, PlayStation 1/2, Nintendo 64</li>
                                <li><strong>PowerPC</strong> — PlayStation 3, Xbox 360, older Macs</li>
                            </ul>
                        </div>
                    </div>

                    <h3 id="cisc-philosophy">CISC Philosophy</h3>
                    
                    <p><strong>CISC</strong> follows the principle: "Build powerful instructions, reduce code size."</p>

                    <div class="highlight-box highlight-navy">
                        <i class="fas fa-industry me-2"></i>
                        <strong>CISC Core Principles:</strong>
                        <ul class="mt-2 mb-0">
                            <li>Complex instructions that do multiple operations</li>
                            <li>Variable instruction length (1-15+ bytes for x86)</li>
                            <li>Instructions can directly access memory</li>
                            <li>Fewer registers (x86 originally had just 8)</li>
                            <li>Microprogrammed control unit (flexible but potentially slower)</li>
                        </ul>
                    </div>

<pre><code class="language-text">CISC Example: x86 Assembly
Same operation—adding two numbers:

; Single instruction does load + add + store!
ADD DWORD PTR [result], [number1]   ; Not actually valid x86, but shows the idea

; Real x86 code:
MOV EAX, [number1]      ; Load first number
ADD EAX, [number2]      ; Add second directly from memory!
MOV [result], EAX       ; Store result

Three instructions, but ADD reads from memory directly!</code></pre>

                    <h3 id="modern-convergence">Modern Convergence</h3>
                    
                    <p>Today, the RISC/CISC distinction has blurred significantly:</p>

<pre><code class="language-text">Modern CPU Reality:

┌────────────────────────────────────────────────────────────────┐
│                    Modern x86 CPU (Intel/AMD)                   │
│                                                                 │
│   ┌───────────────┐     ┌──────────────────────────────────┐  │
│   │   x86 ISA     │     │      RISC-like Core              │  │
│   │   (CISC)      │ ──► │   • Fixed-length micro-ops       │  │
│   │   Frontend    │     │   • Out-of-order execution       │  │
│   └───────────────┘     │   • Large register file          │  │
│                         │   • Superscalar pipeline         │  │
│   Complex x86           └──────────────────────────────────┘  │
│   instructions get                                             │
│   decoded into simple                                          │
│   RISC-like micro-ops                                          │
└────────────────────────────────────────────────────────────────┘

Result: x86 ISA compatibility + RISC-like internal performance!</code></pre>

                    <div class="highlight-box highlight-crimson">
                        <i class="fas fa-exclamation-triangle me-2"></i>
                        <strong>Key Insight:</strong> Modern Intel and AMD processors are essentially RISC internally—they translate x86 CISC instructions into simple micro-operations (μops) that execute on a RISC-like core. This gives the best of both worlds: x86 compatibility plus high performance!
                    </div>

                    <h4>RISC vs CISC Comparison</h4>

                    <div class="table-responsive">
                        <table class="table table-bordered">
                            <thead class="table-dark">
                                <tr><th>Aspect</th><th>RISC</th><th>CISC</th></tr>
                            </thead>
                            <tbody>
                                <tr><td>Instruction Count</td><td>~50-150 instructions</td><td>~1000+ instructions</td></tr>
                                <tr><td>Instruction Length</td><td>Fixed (32 bits typical)</td><td>Variable (1-15 bytes)</td></tr>
                                <tr><td>Memory Access</td><td>Only via LOAD/STORE</td><td>Most instructions can access memory</td></tr>
                                <tr><td>Registers</td><td>32+ general-purpose</td><td>8-16 general-purpose</td></tr>
                                <tr><td>Cycles/Instruction</td><td>~1 (design goal)</td><td>Variable (1-many)</td></tr>
                                <tr><td>Code Density</td><td>Lower (more instructions)</td><td>Higher (fewer, powerful instructions)</td></tr>
                                <tr><td>Compiler Complexity</td><td>More complex (must optimize)</td><td>Less complex</td></tr>
                                <tr><td>Power Efficiency</td><td>Generally better</td><td>Generally worse</td></tr>
                                <tr><td>Examples</td><td>ARM, RISC-V, MIPS</td><td>x86, x86-64</td></tr>
                            </tbody>
                        </table>
                    </div>

                </div>

                <!-- Instruction Formats Section -->
                <div id="instruction-formats" class="blog-content mt-5">
                    <h2><i class="fas fa-th me-2 text-teal"></i>Instruction Formats</h2>
                    
                    <p>Instructions must be encoded into binary so the CPU can decode and execute them. The <strong>instruction format</strong> defines how bits are arranged to represent opcode, operands, and addressing information.</p>

                    <h3 id="fixed-length">Fixed-Length Instructions (RISC)</h3>
                    
                    <p>RISC architectures typically use fixed-length instructions, making decoding simpler and faster.</p>

<pre><code class="language-text">MIPS 32-bit Instruction Formats:

R-Type (Register): Used for arithmetic/logic between registers
┌────────┬───────┬───────┬───────┬───────┬────────┐
│ opcode │  rs   │  rt   │  rd   │ shamt │ funct  │
│ 6 bits │ 5 bits│ 5 bits│ 5 bits│ 5 bits│ 6 bits │
└────────┴───────┴───────┴───────┴───────┴────────┘
   0        src1    src2   dest   shift   function

Example: ADD $t0, $t1, $t2
         opcode=0, rs=$t1, rt=$t2, rd=$t0, shamt=0, funct=32


I-Type (Immediate): Used for immediate values and loads/stores
┌────────┬───────┬───────┬──────────────────────┐
│ opcode │  rs   │  rt   │     immediate        │
│ 6 bits │ 5 bits│ 5 bits│      16 bits         │
└────────┴───────┴───────┴──────────────────────┘

Example: ADDI $t0, $t1, 100
         opcode=8, rs=$t1, rt=$t0, imm=100


J-Type (Jump): Used for jumps
┌────────┬─────────────────────────────────────┐
│ opcode │           target address            │
│ 6 bits │              26 bits                │
└────────┴─────────────────────────────────────┘

Example: J 1000
         opcode=2, target=1000</code></pre>

                    <div class="highlight-box">
                        <i class="fas fa-bolt me-2"></i>
                        <strong>Why Fixed Length Matters:</strong> With fixed-length instructions, the CPU knows exactly where each instruction begins. It can fetch and decode multiple instructions in parallel without first figuring out their lengths!
                    </div>

                    <h3 id="variable-length">Variable-Length Instructions (CISC)</h3>
                    
                    <p>x86 uses variable-length instructions from 1 to 15 bytes, prioritizing code density over decode simplicity.</p>

<pre><code class="language-text">x86 Instruction Format (Simplified):

┌──────────┬────────┬─────────┬─────────┬──────────────┬─────────────┐
│ Prefixes │ Opcode │ ModR/M  │   SIB   │ Displacement │  Immediate  │
│ 0-4 bytes│1-3 byte│ 0-1 byte│0-1 byte │   0-4 bytes  │  0-4 bytes  │
└──────────┴────────┴─────────┴─────────┴──────────────┴─────────────┘
  Optional  Required  Optional  Optional    Optional       Optional

Examples of x86 instruction lengths:

NOP                     ; 1 byte  (0x90)
PUSH EAX               ; 1 byte  (0x50)
MOV EAX, EBX           ; 2 bytes (0x89 0xD8)
ADD EAX, 1             ; 3 bytes (0x83 0xC0 0x01)
MOV EAX, [EBX+ECX*4+8] ; 4 bytes
MOV EAX, 0x12345678    ; 5 bytes (0xB8 + 4-byte immediate)
ADD QWORD PTR [RBX+RCX*8+0x12345678], 0x87654321  ; 12+ bytes</code></pre>

                    <div class="experiment-card">
                        <h4><i class="fas fa-puzzle-piece me-2"></i>The ModR/M Byte</h4>
                        <div class="meta mb-2">
                            <span class="badge bg-navy me-2">x86 Deep Dive</span>
                        </div>
                        <div class="content">
                            <p>The ModR/M byte specifies operand locations:</p>
<pre><code class="language-text">ModR/M byte: ┌───┬─────┬─────┐
             │Mod│ Reg │ R/M │
             │2b │ 3b  │ 3b  │
             └───┴─────┴─────┘

Mod = 00: Memory operand, no displacement
Mod = 01: Memory + 8-bit displacement
Mod = 10: Memory + 32-bit displacement
Mod = 11: Register operand

Reg = Which register is used
R/M = Which register or memory formula</code></pre>
                        </div>
                    </div>

                    <h3 id="encoding-schemes">Encoding Schemes</h3>

<pre><code class="language-text">ARM A64 (AArch64) 32-bit Fixed Format:

Data Processing (Register):
┌──────┬───┬─────────┬──────┬──────┬───────┬──────┐
│  sf  │ op│   S     │ shift│  Rm  │ imm6  │  Rn  │  Rd  │
│ 1 bit│ 2 │  1 bit  │ 2 bit│5 bits│ 6 bits│5 bits│5 bits│
└──────┴───┴─────────┴──────┴──────┴───────┴──────┴──────┘

Load/Store:
┌────────────┬────────┬────────────┬──────┬──────┐
│  size/opc  │   V    │   opc2     │  Rn  │  Rt  │
│   4 bits   │ 1 bit  │  variable  │5 bits│5 bits│
└────────────┴────────┴────────────┴──────┴──────┘

Branch:
┌─────────┬─────────────────────────────────────┐
│ opcode  │          26-bit offset              │
│  6 bits │                                     │
└─────────┴─────────────────────────────────────┘</code></pre>

                </div>

                <!-- Addressing Modes Section -->
                <div id="addressing-modes" class="blog-content mt-5">
                    <h2><i class="fas fa-map-marker-alt me-2 text-teal"></i>Addressing Modes</h2>
                    
                    <p><strong>Addressing modes</strong> specify how the CPU finds the operands for an instruction. Different modes provide flexibility for accessing data in registers, memory, or as constants.</p>

                    <h3 id="immediate">Immediate Addressing</h3>
                    
                    <p>The operand value is encoded directly in the instruction itself.</p>

<pre><code class="language-text">Immediate Addressing:

MOV EAX, 42        ; Put the value 42 into EAX
                   ; The 42 is stored IN the instruction itself

Instruction encoding: B8 2A 00 00 00
                      │  └──────────┘
                      │       └── 42 in little-endian (0x0000002A)
                      └── Opcode for MOV EAX, imm32

Advantages:
  ✓ Fast—no memory access needed for the operand
  ✓ Simple to decode

Disadvantages:
  ✗ Limited by instruction size (can't store large values)
  ✗ Value is fixed at compile time</code></pre>

                    <h3 id="register">Register Addressing</h3>
                    
                    <p>The operand is in a CPU register.</p>

<pre><code class="language-text">Register Addressing:

ADD EAX, EBX       ; EAX = EAX + EBX
                   ; Both operands are in registers

CPU Operation:
1. Read value from EAX
2. Read value from EBX       
3. Add them
4. Write result to EAX

Advantages:
  ✓ Fastest access (registers are on-chip)
  ✓ No memory access needed

Disadvantages:
  ✗ Limited registers available
  ✗ Must load data from memory first</code></pre>

                    <h3 id="memory">Memory Addressing</h3>
                    
                    <p>x86 provides rich memory addressing modes:</p>

<pre><code class="language-text">Memory Addressing Modes in x86:

1. Direct (Absolute):
   MOV EAX, [0x1000]       ; Load from address 0x1000
   
2. Register Indirect:
   MOV EAX, [EBX]          ; Load from address in EBX
   
3. Base + Displacement:
   MOV EAX, [EBX + 8]      ; Load from (EBX + 8)
                           ; Great for struct fields!
   
4. Base + Index:
   MOV EAX, [EBX + ECX]    ; Load from (EBX + ECX)
   
5. Base + Index + Displacement:
   MOV EAX, [EBX + ECX + 8] ; Load from (EBX + ECX + 8)
   
6. Scaled Index:
   MOV EAX, [EBX + ECX*4]  ; Load from (EBX + ECX×4)
                           ; Perfect for array access!
                           ; EBX = array base, ECX = index
                           ; ×4 because each int is 4 bytes

7. Full Form (SIB addressing):
   MOV EAX, [EBX + ECX*4 + 100]  ; base + index×scale + disp
   
   Formula: Address = Base + (Index × Scale) + Displacement
   Scale can be: 1, 2, 4, or 8</code></pre>

                    <div class="experiment-card">
                        <h4><i class="fas fa-cube me-2"></i>Array Access in Action</h4>
                        <div class="meta mb-2">
                            <span class="badge bg-teal me-2">Practical Example</span>
                        </div>
                        <div class="content">
                            <p>Accessing <code>array[i]</code> where array is at 0x1000:</p>
<pre><code class="language-text">C code: int value = array[i];

// If array base is in EBX, index i is in ECX
// Each int is 4 bytes

MOV EAX, [EBX + ECX*4]   ; EAX = array[i]
                         ; Address = EBX + ECX × 4

Example with array at 0x1000, i = 3:
  Address = 0x1000 + 3 × 4 = 0x100C
  
Memory:  0x1000  0x1004  0x1008  0x100C  0x1010
            │       │       │       │       │
         arr[0]  arr[1]  arr[2]  arr[3]  arr[4]
                                    └── We read this!</code></pre>
                        </div>
                    </div>

                </div>

                <!-- x86 vs ARM Section -->
                <div id="x86-vs-arm" class="blog-content mt-5">
                    <h2><i class="fas fa-code-branch me-2 text-teal"></i>x86 vs ARM</h2>
                    
                    <p>x86 and ARM are the two dominant ISAs today. Let's compare them in detail.</p>

                    <h3 id="x86-architecture">x86/x86-64 Architecture</h3>
                    
<pre><code class="language-text">x86-64 General Purpose Registers:

64-bit    32-bit   16-bit   8-bit high/low
┌─────────────────────────────────────────────┐
│ RAX     │ EAX    │ AX     │  AH   │  AL    │ Accumulator
│ RBX     │ EBX    │ BX     │  BH   │  BL    │ Base
│ RCX     │ ECX    │ CX     │  CH   │  CL    │ Counter
│ RDX     │ EDX    │ DX     │  DH   │  DL    │ Data
│ RSI     │ ESI    │ SI     │   -   │  SIL   │ Source Index
│ RDI     │ EDI    │ DI     │   -   │  DIL   │ Destination Index
│ RBP     │ EBP    │ BP     │   -   │  BPL   │ Base Pointer
│ RSP     │ ESP    │ SP     │   -   │  SPL   │ Stack Pointer
│ R8-R15  │ R8D-.. │ R8W-.. │   -   │R8B-..  │ Extended (64-bit only)
└─────────────────────────────────────────────┘

Special registers:
  RIP - Instruction Pointer
  RFLAGS - Status flags (zero, carry, overflow, etc.)
  
Segment registers (legacy): CS, DS, ES, FS, GS, SS</code></pre>

                    <div class="highlight-box highlight-crimson">
                        <i class="fas fa-history me-2"></i>
                        <strong>x86 Legacy:</strong> x86-64 maintains backward compatibility to 1978! It can run 16-bit code from the original 8086, 32-bit code from the 386, and modern 64-bit code. This compatibility comes at a cost: complex instruction decoding and wasted transistors.
                    </div>

                    <h3 id="arm-architecture">ARM Architecture</h3>

<pre><code class="language-text">ARM64 (AArch64) Registers:

┌─────────────────────────────────────────────────┐
│  General Purpose: X0-X30 (64-bit)               │
│                   W0-W30 (32-bit lower half)    │
│                                                 │
│  X0-X7   : Arguments and return values          │
│  X8      : Indirect result location             │
│  X9-X15  : Temporary (caller-saved)             │
│  X16-X17 : Intra-procedure-call scratch         │
│  X18     : Platform register                    │
│  X19-X28 : Callee-saved registers               │
│  X29     : Frame pointer (FP)                   │
│  X30     : Link register (LR) - return address  │
│                                                 │
│  Special:                                       │
│  SP      : Stack Pointer (separate register)    │
│  PC      : Program Counter (not directly usable)│
│  XZR/WZR : Zero register (reads as 0)           │
└─────────────────────────────────────────────────┘

SIMD/FP Registers:
  V0-V31: 128-bit vector registers
  Can be accessed as: Bn (8-bit), Hn (16-bit), Sn (32-bit float),
                      Dn (64-bit double), Qn (128-bit quad)</code></pre>

                    <h3 id="comparison">Head-to-Head Comparison</h3>

                    <div class="table-responsive">
                        <table class="table table-bordered">
                            <thead class="table-dark">
                                <tr><th>Feature</th><th>x86-64</th><th>ARM64</th></tr>
                            </thead>
                            <tbody>
                                <tr><td><strong>Design</strong></td><td>CISC (with RISC-like internals)</td><td>RISC</td></tr>
                                <tr><td><strong>Instruction Length</strong></td><td>Variable (1-15 bytes)</td><td>Fixed (32 bits)</td></tr>
                                <tr><td><strong>Registers</strong></td><td>16 GP + 16 SIMD</td><td>31 GP + 32 SIMD</td></tr>
                                <tr><td><strong>Endianness</strong></td><td>Little-endian</td><td>Bi-endian (usually LE)</td></tr>
                                <tr><td><strong>Memory Access</strong></td><td>Many instructions can access memory</td><td>Only LOAD/STORE</td></tr>
                                <tr><td><strong>Conditional Exec</strong></td><td>Via jumps</td><td>Predicated instructions + jumps</td></tr>
                                <tr><td><strong>Power Efficiency</strong></td><td>Lower</td><td>Higher</td></tr>
                                <tr><td><strong>Market</strong></td><td>Desktops, servers, laptops</td><td>Mobile, embedded, Apple Silicon</td></tr>
                            </tbody>
                        </table>
                    </div>

<pre><code class="language-text">Same Algorithm, Different ISAs:

// C code: int sum = a + b + c;

x86-64:
  mov eax, [a]
  add eax, [b]    ; Can add from memory directly!
  add eax, [c]
  mov [sum], eax
  
ARM64:
  ldr w0, [x1]    ; Load a
  ldr w1, [x2]    ; Load b  
  ldr w2, [x3]    ; Load c
  add w0, w0, w1  ; a + b
  add w0, w0, w2  ; + c
  str w0, [x4]    ; Store sum

x86: 4 instructions, 3 memory accesses embedded
ARM: 6 instructions, 3 explicit loads + 1 store</code></pre>

                    <div class="experiment-card">
                        <h4><i class="fas fa-laptop me-2"></i>Apple Silicon: ARM Conquers Laptops</h4>
                        <div class="meta mb-2">
                            <span class="badge bg-crimson me-2">Case Study</span>
                        </div>
                        <div class="content">
                            <p>In 2020, Apple proved ARM can compete with x86 for high-performance computing:</p>
                            <ul>
                                <li><strong>M1/M2/M3</strong> — ARM-based chips matching or exceeding Intel/AMD</li>
                                <li><strong>Rosetta 2</strong> — Translates x86 apps to ARM with ~80% native performance</li>
                                <li><strong>Power Efficiency</strong> — MacBook Air with 18+ hour battery life</li>
                                <li><strong>Unified Memory</strong> — CPU and GPU share high-bandwidth memory</li>
                            </ul>
                            <p class="mb-0">This shifted the narrative: ARM is no longer "just for phones"!</p>
                        </div>
                    </div>

                    <h3 id="exercises">Exercises</h3>
                    
                    <div class="experiment-card">
                        <h4><i class="fas fa-pencil-alt me-2"></i>Practice Exercises</h4>
                        <div class="meta mb-2">
                            <span class="badge bg-teal me-2">Hands-On</span>
                        </div>
                        <div class="content">
                            <ol>
                                <li><strong>RISC vs CISC:</strong> Why might a RISC processor have better power efficiency?</li>
                                <li><strong>Instruction Decode:</strong> Given MIPS instruction 0x012A4020, decode it (hint: it's R-type, funct=32 is ADD)</li>
                                <li><strong>Addressing Mode:</strong> Write the x86 instruction to load array[i*8 + 4] where array is in RBX and i is in RCX</li>
                                <li><strong>Code Density:</strong> Why does x86 generally have higher code density than ARM?</li>
                                <li><strong>Research:</strong> What is RISC-V and why is it gaining attention?</li>
                            </ol>
<pre><code class="language-python"># Decode a MIPS R-type instruction
def decode_mips_r_type(instruction):
    """
    Decode a 32-bit MIPS R-type instruction
    Format: opcode(6) rs(5) rt(5) rd(5) shamt(5) funct(6)
    """
    opcode = (instruction >> 26) & 0x3F
    rs = (instruction >> 21) & 0x1F
    rt = (instruction >> 16) & 0x1F
    rd = (instruction >> 11) & 0x1F
    shamt = (instruction >> 6) & 0x1F
    funct = instruction & 0x3F
    
    # Function codes for common operations
    funct_names = {32: 'ADD', 34: 'SUB', 36: 'AND', 37: 'OR', 42: 'SLT'}
    
    print(f"Instruction: 0x{instruction:08X}")
    print(f"opcode={opcode}, rs=${rs}, rt=${rt}, rd=${rd}, shamt={shamt}, funct={funct}")
    
    if opcode == 0 and funct in funct_names:
        print(f"Decoded: {funct_names[funct]} ${rd}, ${rs}, ${rt}")

# Test with ADD $t0, $t1, $t2 (0x012A4020)
decode_mips_r_type(0x012A4020)</code></pre>
                        </div>
                    </div>

                </div>

                <!-- Conclusion -->
                <div id="conclusion" class="blog-content mt-5">
                    <h2><i class="fas fa-flag-checkered me-2 text-teal"></i>Conclusion & Key Takeaways</h2>
                    
                    <p>The ISA is the crucial interface between hardware and software. Understanding ISA design helps you write better low-level code and appreciate the trade-offs in processor design.</p>

                    <div class="highlight-box highlight-navy">
                        <i class="fas fa-graduation-cap me-2"></i>
                        <strong>What You've Learned:</strong>
                        <ul class="mt-2 mb-0">
                            <li><strong>ISA Role</strong> — The contract between software and hardware</li>
                            <li><strong>RISC vs CISC</strong> — Simple vs complex instruction philosophies</li>
                            <li><strong>Modern Reality</strong> — x86 is CISC outside, RISC inside</li>
                            <li><strong>Instruction Formats</strong> — Fixed (RISC) vs variable (CISC) length</li>
                            <li><strong>Addressing Modes</strong> — Immediate, register, and memory addressing</li>
                            <li><strong>x86 vs ARM</strong> — Trade-offs between compatibility and efficiency</li>
                        </ul>
                    </div>

                    <div class="series-next">
                        <h4><i class="fas fa-arrow-right me-2"></i>Next in the Series</h4>
                        <p>Continue to <a href="comp-arch-assembly.html"><strong>Part 4: Assembly Language & Machine Code</strong></a> to learn how to write and understand assembly code, including registers, stack operations, and calling conventions!</p>
                    </div>
                </div>

                <!-- Related Posts -->
                <div class="related-posts">
                    <h3><i class="fas fa-book me-2"></i>Continue the Computer Architecture & OS Series</h3>
                    <div class="related-post-item">
                        <h5>Part 2: Digital Logic & CPU Building Blocks</h5>
                        <p>Logic gates, ALU, registers, datapath, and microarchitecture fundamentals.</p>
                        <a href="comp-arch-digital-logic.html">Read Article <i class="fas fa-arrow-right ms-1"></i></a>
                    </div>
                    <div class="related-post-item">
                        <h5>Part 4: Assembly Language & Machine Code</h5>
                        <p>Registers, stack operations, calling conventions, and assembly examples.</p>
                        <a href="comp-arch-assembly.html">Read Article <i class="fas fa-arrow-right ms-1"></i></a>
                    </div>
                    <div class="related-post-item">
                        <h5>Part 5: Assemblers, Linkers & Loaders</h5>
                        <p>Object files, ELF format, static and dynamic linking.</p>
                        <a href="comp-arch-linkers-loaders.html">Read Article <i class="fas fa-arrow-right ms-1"></i></a>
                    </div>
                </div>

                </div>
            </div>
        </div>
    </section>

    <!-- Footer -->
    <footer id="social-media" class="bg-dark text-light py-5">
        <div class="container py-5">
            <div class="row mb-4">
                <div class="col-lg-6 mb-4 mb-lg-0">
                    <h5 class="fw-bold mb-3">Let's Connect</h5>
                    <p class="text-light">I'm always interested in sharing content about my interests on different topics. Read disclaimer and feel free to share further.</p>
                </div>
                <div class="col-lg-6">
                    <h5 class="fw-bold mb-3">Follow Me</h5>
                    <div class="social-links d-flex gap-2 flex-wrap">
                        <a href="https://www.facebook.com/wasil.zafar/" target="_blank" class="social-icon" title="Facebook"><i class="fab fa-facebook-f"></i></a>
                        <a href="https://twitter.com/wasilzafar" target="_blank" class="social-icon" title="Twitter"><i class="fab fa-twitter"></i></a>
                        <a href="https://www.linkedin.com/in/wasilzafar" target="_blank" class="social-icon" title="LinkedIn"><i class="fab fa-linkedin-in"></i></a>
                        <a href="https://www.youtube.com/@wasilzafar" target="_blank" class="social-icon" title="YouTube"><i class="fab fa-youtube"></i></a>
                        <a href="https://www.instagram.com/itswzee/" target="_blank" class="social-icon" title="Instagram"><i class="fab fa-instagram"></i></a>
                        <a href="mailto:wasil.zafar@gmail.com" class="social-icon" title="Email"><i class="fas fa-envelope"></i></a>
                    </div>
                </div>
            </div>
            <hr class="bg-secondary">
            <div class="row mt-4">
                <div class="col-md-6">
                    <p class="small"><i class="fas fa-icons me-2"></i>Icons from <a href="https://fontawesome.com/" target="_blank" class="text-light">Font Awesome</a></p>
                    <p class="small mt-3">
                        <a href="/" class="text-light text-decoration-none">Home</a> | 
                        <a href="/disclaimer.html" class="text-light text-decoration-none">Disclaimer</a> | 
                        <a href="/privacy-policy.html" class="text-light text-decoration-none">Privacy Policy</a>
                    </p>
                </div>
                <div class="col-md-6 text-md-end">
                    <p class="small">Enjoying this content? <a href="https://buymeacoffee.com/itswzee" target="_blank" class="text-light" style="text-decoration: underline;">Keep me caffeinated</a> to keep the pixels flowing!</p>
                </div>
            </div>
        </div>
    </footer>

    <!-- Scroll-to-Top Button -->
    <button id="scrollToTop" class="scroll-to-top" title="Back to Top"><i class="fas fa-arrow-up"></i></button>

    <!-- Category Indicator -->
    <div id="categoryIndicator" class="category-indicator"></div>

    <!-- Bootstrap JS -->
    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.3.0/dist/js/bootstrap.bundle.min.js"></script>
    <!-- Custom JS -->
    <script src="../../../js/main.js"></script>
    <script src="../../../js/cookie-consent.js"></script>
    
    <!-- Prism.js -->
    <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/prism.min.js"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/components/prism-c.min.js"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/components/prism-bash.min.js"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/components/prism-python.min.js"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/components/prism-asm6502.min.js"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/plugins/toolbar/prism-toolbar.min.js"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/plugins/copy-to-clipboard/prism-copy-to-clipboard.min.js"></script>

    <!-- Prism Theme Switcher -->
    <script>
        const themes = {
            'prism-theme': 'Tomorrow Night',
            'prism-default': 'Default',
            'prism-dark': 'Dark',
            'prism-twilight': 'Twilight',
            'prism-okaidia': 'Okaidia',
            'prism-solarizedlight': 'Solarized Light'
        };
        const savedTheme = localStorage.getItem('prism-theme') || 'prism-theme';
        function switchTheme(themeId) {
            Object.keys(themes).forEach(id => {
                const link = document.getElementById(id);
                if (link) link.disabled = true;
            });
            const selectedLink = document.getElementById(themeId);
            if (selectedLink) {
                selectedLink.disabled = false;
                localStorage.setItem('prism-theme', themeId);
            }
            document.querySelectorAll('div.code-toolbar select').forEach(dropdown => {
                dropdown.value = themeId;
            });
            setTimeout(() => Prism.highlightAll(), 10);
        }
        document.addEventListener('DOMContentLoaded', function() { switchTheme(savedTheme); });
        Prism.plugins.toolbar.registerButton('theme-switcher', function(env) {
            const select = document.createElement('select');
            select.setAttribute('aria-label', 'Select code theme');
            Object.keys(themes).forEach(themeId => {
                const option = document.createElement('option');
                option.value = themeId;
                option.textContent = themes[themeId];
                if (themeId === savedTheme) option.selected = true;
                select.appendChild(option);
            });
            select.addEventListener('change', function(e) { switchTheme(e.target.value); });
            return select;
        });
    </script>
</body>
</html>
