\hypertarget{struct_s_cn_s_c_b___type}{}\section{S\+Cn\+S\+C\+B\+\_\+\+Type Struct Reference}
\label{struct_s_cn_s_c_b___type}\index{S\+Cn\+S\+C\+B\+\_\+\+Type@{S\+Cn\+S\+C\+B\+\_\+\+Type}}


Structure type to access the System Control and ID Register not in the S\+CB.  




{\ttfamily \#include $<$core\+\_\+cm3.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_s_cn_s_c_b___type_affae06cd6df5e9fe9a92994052fd3bec}{R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}1\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t \hyperlink{struct_s_cn_s_c_b___type_acf9b76331abd768af25a10b3625da4b4}{I\+C\+TR}
\item 
uint32\+\_\+t \hyperlink{struct_s_cn_s_c_b___type_aaa45b15c650670f4f84000a1f419ca00}{R\+E\+S\+E\+R\+V\+E\+D1} \mbox{[}1\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_s_cn_s_c_b___type_afabed911b9f91f9df848999e1b5d6504}{A\+C\+T\+LR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the System Control and ID Register not in the S\+CB. 

Definition at line 644 of file core\+\_\+cm3.\+h.



\subsection{Field Documentation}
\index{S\+Cn\+S\+C\+B\+\_\+\+Type@{S\+Cn\+S\+C\+B\+\_\+\+Type}!A\+C\+T\+LR@{A\+C\+T\+LR}}
\index{A\+C\+T\+LR@{A\+C\+T\+LR}!S\+Cn\+S\+C\+B\+\_\+\+Type@{S\+Cn\+S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{A\+C\+T\+LR}{ACTLR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+I\+OM} uint32\+\_\+t A\+C\+T\+LR}\hypertarget{struct_s_cn_s_c_b___type_afabed911b9f91f9df848999e1b5d6504}{}\label{struct_s_cn_s_c_b___type_afabed911b9f91f9df848999e1b5d6504}
Offset\+: 0x008 (R/W) Auxiliary Control Register 

Definition at line 708 of file core\+\_\+cm4.\+h.

\index{S\+Cn\+S\+C\+B\+\_\+\+Type@{S\+Cn\+S\+C\+B\+\_\+\+Type}!I\+C\+TR@{I\+C\+TR}}
\index{I\+C\+TR@{I\+C\+TR}!S\+Cn\+S\+C\+B\+\_\+\+Type@{S\+Cn\+S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+C\+TR}{ICTR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IM} uint32\+\_\+t I\+C\+TR}\hypertarget{struct_s_cn_s_c_b___type_acf9b76331abd768af25a10b3625da4b4}{}\label{struct_s_cn_s_c_b___type_acf9b76331abd768af25a10b3625da4b4}
Offset\+: 0x004 (R/ ) Interrupt Controller Type Register 

Definition at line 647 of file core\+\_\+cm3.\+h.

\index{S\+Cn\+S\+C\+B\+\_\+\+Type@{S\+Cn\+S\+C\+B\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!S\+Cn\+S\+C\+B\+\_\+\+Type@{S\+Cn\+S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct_s_cn_s_c_b___type_affae06cd6df5e9fe9a92994052fd3bec}{}\label{struct_s_cn_s_c_b___type_affae06cd6df5e9fe9a92994052fd3bec}


Definition at line 646 of file core\+\_\+cm3.\+h.

\index{S\+Cn\+S\+C\+B\+\_\+\+Type@{S\+Cn\+S\+C\+B\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!S\+Cn\+S\+C\+B\+\_\+\+Type@{S\+Cn\+S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D1}\hypertarget{struct_s_cn_s_c_b___type_aaa45b15c650670f4f84000a1f419ca00}{}\label{struct_s_cn_s_c_b___type_aaa45b15c650670f4f84000a1f419ca00}


Definition at line 651 of file core\+\_\+cm3.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
system/include/cmsis/\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}\item 
system/include/cmsis/\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}\item 
system/include/cmsis/\hyperlink{core__cm7_8h}{core\+\_\+cm7.\+h}\item 
system/include/cmsis/\hyperlink{core__sc000_8h}{core\+\_\+sc000.\+h}\item 
system/include/cmsis/\hyperlink{core__sc300_8h}{core\+\_\+sc300.\+h}\end{DoxyCompactItemize}
