{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726598419842 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726598419842 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 17 15:40:19 2024 " "Processing started: Tue Sep 17 15:40:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726598419842 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726598419842 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726598419842 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726598420234 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726598420234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file part4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part4-Behaviour " "Found design unit 1: part4-Behaviour" {  } { { "part4.vhdl" "" { Text "C:/Users/14597868/Desktop/part4/part4.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726598427745 ""} { "Info" "ISGN_ENTITY_NAME" "1 part4 " "Found entity 1: part4" {  } { { "part4.vhdl" "" { Text "C:/Users/14597868/Desktop/part4/part4.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726598427745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726598427745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_p4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file display_p4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_p4-Behaviour " "Found design unit 1: display_p4-Behaviour" {  } { { "display_p4.vhdl" "" { Text "C:/Users/14597868/Desktop/part4/display_p4.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726598427747 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_p4 " "Found entity 1: display_p4" {  } { { "display_p4.vhdl" "" { Text "C:/Users/14597868/Desktop/part4/display_p4.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726598427747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726598427747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_p4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file cont_p4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont_p4-Behaviour " "Found design unit 1: cont_p4-Behaviour" {  } { { "cont_p4.vhdl" "" { Text "C:/Users/14597868/Desktop/part4/cont_p4.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726598427749 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont_p4 " "Found entity 1: cont_p4" {  } { { "cont_p4.vhdl" "" { Text "C:/Users/14597868/Desktop/part4/cont_p4.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726598427749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726598427749 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part4 " "Elaborating entity \"part4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726598427777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_p4 cont_p4:c " "Elaborating entity \"cont_p4\" for hierarchy \"cont_p4:c\"" {  } { { "part4.vhdl" "c" { Text "C:/Users/14597868/Desktop/part4/part4.vhdl" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726598427778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_p4 display_p4:d " "Elaborating entity \"display_p4\" for hierarchy \"display_p4:d\"" {  } { { "part4.vhdl" "d" { Text "C:/Users/14597868/Desktop/part4/part4.vhdl" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726598427780 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "disp0\[2\] GND " "Pin \"disp0\[2\]\" is stuck at GND" {  } { { "part4.vhdl" "" { Text "C:/Users/14597868/Desktop/part4/part4.vhdl" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726598428152 "|part4|disp0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp0\[3\] GND " "Pin \"disp0\[3\]\" is stuck at GND" {  } { { "part4.vhdl" "" { Text "C:/Users/14597868/Desktop/part4/part4.vhdl" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726598428152 "|part4|disp0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp1\[2\] GND " "Pin \"disp1\[2\]\" is stuck at GND" {  } { { "part4.vhdl" "" { Text "C:/Users/14597868/Desktop/part4/part4.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726598428152 "|part4|disp1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp1\[3\] GND " "Pin \"disp1\[3\]\" is stuck at GND" {  } { { "part4.vhdl" "" { Text "C:/Users/14597868/Desktop/part4/part4.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726598428152 "|part4|disp1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp2\[2\] GND " "Pin \"disp2\[2\]\" is stuck at GND" {  } { { "part4.vhdl" "" { Text "C:/Users/14597868/Desktop/part4/part4.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726598428152 "|part4|disp2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp2\[3\] GND " "Pin \"disp2\[3\]\" is stuck at GND" {  } { { "part4.vhdl" "" { Text "C:/Users/14597868/Desktop/part4/part4.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726598428152 "|part4|disp2[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1726598428152 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1726598428214 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726598428462 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726598428462 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "64 " "Implemented 64 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726598428491 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726598428491 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Implemented 40 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726598428491 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726598428491 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726598428511 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 17 15:40:28 2024 " "Processing ended: Tue Sep 17 15:40:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726598428511 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726598428511 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726598428511 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726598428511 ""}
