module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  id_5 id_6 (
      .id_2(1 == id_4),
      .id_3(id_1),
      .id_4(id_3)
  );
  id_7 id_8 (
      .id_6(id_4),
      .id_6(id_1)
  );
  id_9 id_10 (
      .id_4(id_8),
      .id_6(id_6)
  );
  id_11 id_12 (
      .id_6(id_1),
      .id_3(id_2)
  );
  id_13 id_14 (
      .id_1 (id_1),
      .id_6 (id_12),
      .id_12(id_4),
      .id_15(id_2)
  );
  id_16 id_17 (
      .id_4(id_2),
      .id_4(id_3)
  );
  id_18 id_19 (
      .id_6(id_2),
      .id_3(id_3),
      .id_3(id_1)
  );
  logic id_20;
  id_21 id_22 (
      .id_12(id_17),
      .id_12(id_19),
      .id_6 (id_8),
      .id_17(id_2),
      .id_10(id_8),
      .id_8 (id_6 & id_15)
  );
endmodule
