INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thyoo/vivado/digital_clock/digital_clock.srcs/sources_1/imports/src_digital_clock/bin2seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thyoo/vivado/digital_clock/digital_clock.srcs/sources_1/imports/src_digital_clock/clk_divder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thyoo/vivado/digital_clock/digital_clock.srcs/sources_1/imports/src_digital_clock/digital_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digital_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thyoo/vivado/digital_clock/digital_clock.srcs/sources_1/imports/src_digital_clock/seven_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thyoo/vivado/digital_clock/digital_clock.srcs/sources_1/imports/src_digital_clock/textlcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module textlcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thyoo/vivado/digital_clock/digital_clock.srcs/sources_1/imports/src_digital_clock/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thyoo/vivado/digital_clock/digital_clock.srcs/sources_1/imports/src_digital_clock/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thyoo/vivado/digital_clock/digital_clock.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
