cocci_test_suite() {
	struct dcn10_ipp cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 994 */;
	struct dcn10_ipp *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 993 */;
	struct input_pixel_processor *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 990 */;
	struct dcn20_dpp cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 976 */;
	struct dcn20_dpp *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 975 */;
	struct dpp *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 971 */;
	struct dpp **cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 965 */;
	const struct dc_debug_options cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 950 */;
	const struct dc_plane_cap cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 892 */;
	struct _vcs_dpi_ip_params_st cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 89 */;
	const struct resource_caps cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 877 */;
	const struct dccg_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 873 */;
	const struct dccg_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 869 */;
	const struct dccg_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 865 */;
	const struct dcn20_dsc_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 860 */;
	const struct dcn20_dsc_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 856 */;
	const struct dcn20_dsc_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 847 */[];
	enum transmitter cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 814 */;
	const struct dce110_aux_registers_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 809 */;
	const struct dce110_aux_registers_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 805 */;
	const struct dcn20_vmid_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 801 */;
	const struct dcn20_vmid_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 797 */;
	const struct dcn_vmid_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 778 */[];
	const struct dcn_hubbub_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 769 */;
	const struct dcn_hubbub_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 765 */;
	const struct dcn_hubbub_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 761 */;
	const struct dcn_hubp2_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 757 */;
	const struct dcn_hubp2_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 753 */;
	const struct dcn_hubp2_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 744 */[];
	const struct dcn_optc_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 735 */;
	const struct dcn_optc_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 731 */;
	const struct dcn_optc_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 722 */[];
	const struct dcn20_mpc_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 714 */;
	const struct dcn20_mpc_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 710 */;
	const struct dcn20_mpc_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 695 */;
	const struct dcn20_mmhubbub_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 691 */;
	const struct dcn20_mmhubbub_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 687 */;
	const struct dcn20_mmhubbub_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 683 */[];
	const struct dcn20_dwbc_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 674 */;
	const struct dcn20_dwbc_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 670 */;
	const struct dcn20_dwbc_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 666 */[];
	const struct dcn2_dpp_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 656 */;
	const struct dcn2_dpp_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 651 */;
	const struct dcn2_dpp_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 642 */[];
	const struct dce110_aux_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 628 */[];
	const struct dcn20_opp_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 616 */;
	const struct dcn20_opp_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 612 */;
	const struct dcn20_opp_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 603 */[];
	const struct dcn10_ipp_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 594 */;
	const struct dcn10_ipp_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 590 */;
	const struct dcn10_ipp_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 581 */[];
	const struct dcn10_link_enc_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 572 */;
	const struct dcn10_link_enc_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 568 */;
	const struct dcn10_link_enc_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 559 */[];
	const struct dcn10_link_enc_hpd_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 543 */[];
	const struct dcn10_link_enc_aux_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 529 */[];
	const struct dcn10_stream_encoder_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 519 */;
	const struct dcn10_stream_encoder_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 515 */;
	const struct dcn10_stream_enc_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 506 */[];
	const struct dce_audio_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 497 */;
	const struct dce_audio_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 493 */;
	const struct dce_audio_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 478 */[];
	const struct dce_abm_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 469 */;
	const struct dce_abm_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 465 */;
	const struct dce_abm_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 461 */;
	const struct dce_dmcu_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 457 */;
	const struct dce_dmcu_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 453 */;
	const struct dce_dmcu_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 449 */;
	const struct dce110_clk_src_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 445 */;
	const struct dce110_clk_src_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 441 */;
	const struct dce110_clk_src_regs cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 432 */[];
	const struct bios_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 422 */;
	struct dcn20_resource_pool cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 3785 */;
	const struct dc_init_data *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 3781 */;
	struct resource_pool *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 3780 */;
	struct pp_smu_wm_range_sets cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 3609 */;
	enum dcn20_clk_src_array_id{DCN20_CLK_SRC_PLL0, DCN20_CLK_SRC_PLL1, DCN20_CLK_SRC_PLL2, DCN20_CLK_SRC_PLL3, DCN20_CLK_SRC_PLL4, DCN20_CLK_SRC_PLL5, DCN20_CLK_SRC_TOTAL,} cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 360 */;
	enum dml_project cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 3480 */;
	struct _vcs_dpi_ip_params_st *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 3478 */;
	struct _vcs_dpi_soc_bounding_box_st *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 3476 */;
	struct irq_service_init_data cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 3475 */;
	struct dc_context *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 3474 */;
	struct dcn20_resource_pool *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 3471 */;
	uint8_t cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 3469 */;
	bool cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 3468 */;
	enum pp_smu_status cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 3434 */;
	unsigned int cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 3432 */[8];
	struct _vcs_dpi_soc_bounding_box_st cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 340 */;
	const struct gpu_info_soc_bounding_box_v1_0 *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 3313 */;
	struct _vcs_dpi_voltage_scaling_st cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 3249 */;
	struct _vcs_dpi_voltage_scaling_st cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 3194 */[MAX_CLOCK_LIMIT_STATES];
	struct pp_smu_nv_clock_table *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 3192 */;
	unsigned int *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 3192 */;
	struct pp_smu_nv_clock_table cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 3126 */;
	struct pp_smu_funcs **cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 3116 */;
	struct pp_smu_funcs cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 3111 */;
	struct pp_smu_funcs *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 3101 */;
	struct dcn20_mmhubbub cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 3082 */;
	struct dcn20_mmhubbub *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 3082 */;
	struct dcn20_dwbc cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 3057 */;
	struct dcn20_dwbc *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 3057 */;
	struct resource_funcs cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 3037 */;
	enum swizzle_mode_values cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 3026 */;
	enum surface_pixel_format cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 3023 */;
	struct dc_plane_state *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 3019 */;
	struct dc_cap_funcs cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 3014 */;
	struct resource_pool **cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 3004 */;
	struct dc_surface_dcc_cap *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 2996 */;
	const struct dc_dcc_surface_param *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 2995 */;
	display_e2e_pipe_params_st cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 2882 */;
	int cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 2880 */[MAX_PIPES];
	display_pipe_dest_params_st *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 2802 */;
	display_pipe_source_params_st *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 2801 */;
	bool cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 2775 */[MAX_PIPES];
	display_e2e_pipe_params_st *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 2770 */;
	int *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 2648 */;
	bool *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 2442 */;
	const struct pipe_ctx *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 2303 */;
	struct dsc_config cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 2273 */;
	struct mcif_arb_params *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 2218 */;
	enum mmhubbub_wbif_mode cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 2184 */;
	unsigned int cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 2182 */;
	double cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 2126 */;
	struct scaler_data *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 2084 */;
	struct dc_crtc_timing *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1902 */;
	struct dc_writeback_info *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1848 */;
	struct pipe_ctx *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1592 */;
	struct dc_stream_state *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1584 */;
	struct dc_state *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1583 */;
	enum dc_status cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1582 */;
	struct dc *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1582 */;
	int cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1542 */;
	struct display_stream_compressor **cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1541 */;
	const struct resource_pool *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1540 */;
	struct resource_context *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1539 */;
	void cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1539 */;
	const struct dc *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1505 */;
	const struct dc_stream_state *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1446 */;
	struct pixel_clk_params *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1444 */;
	struct dcn20_hubp cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1428 */;
	struct dcn20_hubp *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1427 */;
	struct hubp *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1423 */;
	struct dcn20_dsc cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1293 */;
	struct dcn20_dsc *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1292 */;
	struct display_stream_compressor *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1289 */;
	struct clock_source **cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1281 */;
	void cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1279 */(struct pp_smu_funcs **pp_smu);
	const struct resource_create_funcs cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1265 */;
	struct dce_hwseq cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1254 */;
	struct dce_hwseq *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1251 */;
	const struct dce_hwseq_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1247 */;
	const struct dce_hwseq_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1243 */;
	const struct dce_hwseq_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1239 */;
	struct dcn10_stream_encoder cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1222 */;
	struct dcn10_stream_encoder *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1221 */;
	enum engine_id cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1218 */;
	struct stream_encoder *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1217 */;
	struct audio *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1210 */;
	struct resource_straps *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1204 */;
	struct dce110_clk_src cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1186 */;
	struct dce110_clk_src *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1185 */;
	const struct dce110_clk_src_regs *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1182 */;
	enum clock_source_id cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1181 */;
	struct dc_bios *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1180 */;
	struct clock_source *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1178 */;
	struct dcn20_link_encoder cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1157 */;
	struct dcn20_link_encoder *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1156 */;
	const struct encoder_init_data *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1154 */;
	struct link_encoder *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1153 */;
	const struct encoder_feature_support cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1142 */;
	struct optc cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1125 */;
	struct optc *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1124 */;
	struct timing_generator *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1120 */;
	struct dcn20_vmid *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1108 */;
	struct dcn20_hubbub cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1096 */;
	struct dcn20_hubbub *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1096 */;
	struct hubbub *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1093 */;
	struct dcn20_mpc cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1078 */;
	struct dcn20_mpc *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1078 */;
	struct mpc *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1076 */;
	struct dce_i2c_hw cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1066 */;
	struct dce_i2c_hw *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1061 */;
	const struct dce_i2c_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1057 */;
	const struct dce_i2c_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1053 */;
	const struct dce_i2c_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1044 */[];
	struct aux_engine_dce110 cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1028 */;
	struct aux_engine_dce110 *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1027 */;
	uint32_t cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1025 */;
	struct dce_aux *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1023 */;
	struct dcn20_opp cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1011 */;
	struct dcn20_opp *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1010 */;
	struct output_pixel_processor *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c 1007 */;
}
