# Synopsys Constraint Checker, version maplat, Build 1612R, built Dec  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Wed Jun  1 09:53:21 2022


##### DESIGN INFO #######################################################

Top View:                "cu_top_0"
Constraint File(s):      "/home/romuald/Projects/Miniish/Firmware/PPU/work/constraint/merged_constraint.sdc"




##### SUMMARY ############################################################

Found 0 issues in 0 out of 1 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                       Ending                                         |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clk_0                                          clk_0                                          |     10.000           |     No paths         |     No paths         |     No paths                         
clk_0                                          pixel_clock_5|M_counter_q_derived_clock[1]     |     10.000           |     No paths         |     No paths         |     No paths                         
clk_0                                          vga_signals_6|pixel_clk_inferred_clock         |     Diff grp         |     No paths         |     No paths         |     No paths                         
pixel_clock_5|M_counter_q_derived_clock[1]     clk_0                                          |     10.000           |     No paths         |     No paths         |     No paths                         
pixel_clock_5|M_counter_q_derived_clock[1]     pixel_clock_5|M_counter_q_derived_clock[1]     |     10.000           |     No paths         |     No paths         |     No paths                         
pixel_clock_5|M_counter_q_derived_clock[1]     vga_signals_6|pixel_clk_inferred_clock         |     Diff grp         |     No paths         |     No paths         |     No paths                         
=========================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:debug[0]
p:debug[1]
p:hblank
p:hsync
p:led[0]
p:led[1]
p:led[2]
p:led[3]
p:led[4]
p:led[5]
p:led[6]
p:led[7]
p:port_address[0] (bidir end point)
p:port_address[0] (bidir start point)
p:port_address[1] (bidir end point)
p:port_address[1] (bidir start point)
p:port_address[2] (bidir end point)
p:port_address[2] (bidir start point)
p:port_address[3] (bidir end point)
p:port_address[3] (bidir start point)
p:port_address[4] (bidir end point)
p:port_address[4] (bidir start point)
p:port_address[5] (bidir end point)
p:port_address[5] (bidir start point)
p:port_address[6] (bidir end point)
p:port_address[6] (bidir start point)
p:port_address[7] (bidir end point)
p:port_address[7] (bidir start point)
p:port_address[8]
p:port_address[9]
p:port_address[10]
p:port_address[11]
p:port_address[12]
p:port_address[13]
p:port_address[14]
p:port_address[15]
p:port_clk
p:port_data[0] (bidir end point)
p:port_data[0] (bidir start point)
p:port_data[1] (bidir end point)
p:port_data[1] (bidir start point)
p:port_data[2] (bidir end point)
p:port_data[2] (bidir start point)
p:port_data[3] (bidir end point)
p:port_data[3] (bidir start point)
p:port_data[4] (bidir end point)
p:port_data[4] (bidir start point)
p:port_data[5] (bidir end point)
p:port_data[5] (bidir start point)
p:port_data[6] (bidir end point)
p:port_data[6] (bidir start point)
p:port_data[7] (bidir end point)
p:port_data[7] (bidir start point)
p:port_data_rw
p:port_dmab
p:port_enb
p:port_nmib
p:port_rw (bidir end point)
p:port_rw (bidir start point)
p:rgb[0]
p:rgb[1]
p:rgb[2]
p:rgb[3]
p:rgb[4]
p:rgb[5]
p:rst_n
p:vblank
p:vsync


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
