Report time       : Wed Feb  5 15:33:14 PST 2020.
Solution          : solution1.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+
|          |          |                    Latency                    |                    Interval                   |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+
|      VHDL|      Pass|              2|              2|              3|              2|              2|              3|
|   Verilog|        NA|              2|              2|              2|              3|              3|              3|
+----------+----------+-----------------------------------------------+-----------------------------------------------+
