[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of LM5175PWPR production of TEXAS INSTRUMENTS from the text:FBVIN\nISNS(-)\nRT/SYNCVIN\nBOOT1 EN/UVLOVOUT\nAGNDCSGSS\nCS\nPGND\nVOSNSHDRV1\nSW1\nCOMPLM5175LDRV1\nLDRV2\nHDRV2BOOT2SW2MODEDITHEnable\nVCC\nISNS(+)\nVCCVCC\nSLOPE\nVISNS\nBIASPGOOD Power Good\nCopyright © 2016, Texas Instruments Incorporated  \nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.LM5175\nSNVSA37A –OCTOBER 2015 –REVISED MAY 2016\nLM5175 42-VWideVINSynchronous 4-Switch Buck-Boost Controller\n11Features\n1•Single Inductor Buck-Boost Controller forStep-\nUp/Step-Down DC/DC Conversion\n•Wide VINRange: 3.5Vto42V,60VMaximum\n•Flexible VOUTRange: 0.8Vto55V\n•VOUTShort Protection\n•High Efficiency Buck-Boost Transition\n•Adjustable Switching Frequency\n•Optional Frequency Sync andDithering\n•Integrated 2-AMOSFET Gate Drivers\n•Cycle-by-Cycle Current Limit andOptional Hiccup\n•Optional Input orOutput Average Current Limiting\n•Programmable Input UVLO andSoft-Start\n•Power Good andOutput Overvoltage Protection\n•Selectable CCM orDCM with Pulse Skipping\n•Available inHTSSOP-28 andQFN-28 Packages\n•Create aCustom Design Using theLM5175 with\ntheWEBENCH Power Designer\n2Applications\n•Automotive Start-Stop Systems\n•Backup Battery andSupercapacitor Charging\n•Industrial PCPower Supplies\n•USB Power Delivery\n•LED Lighting3Description\nTheLM5175 isasynchronous four-switch buck-boost\nDC/DC controller capable ofregulating theoutput\nvoltage at,above, orbelow theinput voltage. The\nLM5175 operates over awide input voltage range of\n3.5Vto42V(60Vmaximum) tosupport avariety of\napplications.\nThe LM5175 employs current-mode control both in\nbuck andboost modes ofoperation forsuperior load\nand line regulation. The switching frequency is\nprogrammed byanexternal resistor and can be\nsynchronized toanexternal clock signal.\nThe device also features aprogrammable soft-start\nfunction and offers protection features including\ncycle-by-cycle current limiting, input undervoltage\nlockout (UVLO), output overvoltage protection (OVP),\nand thermal shutdown. Inaddition, the LM5175\nfeatures selectable Continuous Conduction Mode\n(CCM) orDiscontinuous Conduction Mode (DCM)\noperation, optional average input oroutput current\nlimiting, optional spread spectrum toreduce peak\nEMI, and optional hiccup mode protection in\nsustained overload conditions.\nDevice Information\nORDER NUMBER PACKAGE BODY SIZE\nLM5175PWP HTSSOP-28 9.7mmx4.4mm\nLM5175RHF QFN-28 4.0mmx5.0mm\n4Simplified Schematic\n2LM5175\nSNVSA37A –OCTOBER 2015 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: LM5175Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Simplified Schematic ............................................. 1\n5Revision History ..................................................... 2\n6PinConfiguration andFunctions ......................... 3\n7Specifications ......................................................... 5\n7.1 Absolute Maximum Ratings ...................................... 5\n7.2 ESD Ratings .............................................................. 5\n7.3 Recommended Operating Conditions ....................... 5\n7.4 Thermal Information .................................................. 6\n7.5 Electrical Characteristics ........................................... 6\n7.6 Typical Characteristics .............................................. 9\n8Detailed Description ............................................ 12\n8.1 Overview ................................................................. 12\n8.2 Functional Block Diagram ....................................... 13\n8.3 Feature Description ................................................. 138.4 Device Functional Modes ........................................ 19\n9Application andImplementation ........................ 20\n9.1 Application Information ............................................ 20\n9.2 Typical Application .................................................. 20\n10Power Supply Recommendations ..................... 28\n11Layout ................................................................... 28\n11.1 Layout Guidelines ................................................. 28\n11.2 Layout Example .................................................... 29\n12Device andDocumentation Support ................. 30\n12.1 Custom Design with WEBENCH Tools ................. 30\n12.2 Receiving Notification ofDocumentation Updates 30\n12.3 Documentation Support ........................................ 30\n12.4 Community Resources .......................................... 30\n12.5 Trademarks ........................................................... 30\n12.6 Electrostatic Discharge Caution ............................ 30\n12.7 Glossary ................................................................ 30\n13Mechanical, Packaging, andOrderable\nInformation ........................................................... 31\n5Revision History\nChanges from Original (October 2015) toRevision A Page\n•Added QFN-28 Packages ....................................................................................................................................................... 1\n•Added LM5175RHF information ............................................................................................................................................ 1\n•Added RHF package .............................................................................................................................................................. 3\n•Added QFN pins .................................................................................................................................................................... 4\n•Changed firstplus tominus ................................................................................................................................................. 18\n•Changed all1.22 Vto1.23 V.............................................................................................................................................. 19\n•Changed equation ............................................................................................................................................................... 24\n•Changed equation ............................................................................................................................................................... 26\n•Changed equation ............................................................................................................................................................... 26\n4\n5\n6\n87321\nSLOPE\nSS\nCOMP\nFBAGNDRTDITHMODE\nCSCSG\nPGOODISNS(+)ISNS(±)VOSNS22\n21\n20\n19\n18\n17\n16\n15LDRV1\nBIAS\nVCC\nPGND\nLDRV2\nBOOT2\nHDRV2\nSW2HDRV1SW1 BOOT1EN/UVLOVINVISNS\n1312 1411109\n2425\n23262728LM5175\nQFN-28\nVINEN/UVLO\nSLOPE\nSS\nCOMP\nFBAGNDRT\nISNS(+)ISNS(±)VOSNSDITHMODEVISNS21\n7\n8\n9\n11106\n14131254328\n27\n26\n25\n24\n23\n22\n21\n20\n19\n18\n16\n1517SW1\nHDRV1\nBOOT1\nLDRV1\nBIAS\nVCC\nPGND\nLDRV2\nBOOT2\nHDRV2\nSW2\nCS\nCSGPGOODLM5175\nHTSSOP-28\n3LM5175\nwww.ti.com SNVSA37A –OCTOBER 2015 –REVISED MAY 2016\nProduct Folder Links: LM5175Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments Incorporated6PinConfiguration andFunctions\nHTSSOP-28\nPWP Package\nTopView\nQFN-28\nRHF Package\nTopView\n4LM5175\nSNVSA37A –OCTOBER 2015 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: LM5175Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments IncorporatedPinFunctions\nPIN\nDESCRIPTION\nNAME HTSSOP QFN\nEN/UVLO 1 26Enable pin.ForEN/UVLO <0.4V,theLM5175 isinalowcurrent shutdown mode. For0.7V<\nEN/UVLO <1.23 V,thecontroller operates instandby mode inwhich theVCC regulator isenabled but\nthePWM controller isnotswitching. ForEN/UVLO >1.23 V,thePWM function isenabled, provided\nVCC exceeds theVCC UVthreshold.\nVIN 2 27 Theinput supply pintotheIC.Connect VINtoasupply voltage between 3.5Vand42V.\nVISNS 3 28 VINsense input. Connect totheinput capacitor.\nMODE 4 1Mode =GND, DCM, Hiccup Disabled (Set RMODE resistor toGND =0Ω)\nMode =1.00 V,DCM, Hiccup Enabled (Set RMODE resistor toGND =49.9 kΩ)\nMode =1.85 V,CCM, Hiccup Enabled (Set RMODE resistor toGND =93.1 kΩ)\nMode =VCC, CCM, Hiccup Disabled (Set RMODE resistor toVCC =0Ω)\nDITH 5 2Acapacitor connected between theDITH pinandAGND ischarged anddischarged with a10uA\ncurrent source. Asthevoltage ontheDITH pinramps upanddown theoscillator frequency is\nmodulated between –5%and+5% ofthenominal frequency setbytheRTresistor. Grounding the\nDITH pinwilldisable thedithering feature. Intheexternal Sync mode, theDITH pinvoltage isignored.\nRT/SYNC 6 3Switching frequency programming pin.Anexternal resistor isconnected totheRT/SYNC pinand\nAGND tosettheswitching frequency. This pincanalso beused tosynchronize thePWM controller to\nanexternal clock.\nSLOPE 7 4Acapacitor connected between theSLOPE pinandAGND provides theslope compensation ramp for\nstable current mode operation inboth buck andboost mode.\nSS 8 5 Soft-start programming pin.Acapacitor between theSSpinandAGND pinprograms soft-start time.\nCOMP 9 6Output oftheerror amplifier. Anexternal RCnetwork connected between COMP andAGND\ncompensates theregulator feedback loop.\nAGND 10 7 Analog ground oftheIC.\nFB 11 8Feedback pinforoutput voltage regulation. Connect aresistor divider network from theoutput ofthe\nconverter totheFBpin.\nVOSNS 12 9 VOUTsense input. Connect totheoutput capacitor.\nISNS( –)\nISNS(+)13\n1410\n11Input orOutput Current Sense Amplifier inputs. Anoptional current sense resistor connected between\nISNS(+) andISNS( –)canbelocated either ontheinput side orontheoutput side oftheconverter. If\nthesensed voltage across theISNS(+) andISNS(-) pins reaches 50mV, aslow Constant Current (CC)\ncontrol loop becomes active andstarts discharging thesoft-start capacitor toregulated thedrop across\nISNS(+) andISNS(-) to50mV. Short ISNS(+) andISNS(-) together todisable thisfeature.\nCSG 15 12Thenegative orground input tothePWM current sense amplifier. Connect directly tothelow-side\n(ground) ofthecurrent sense resistor.\nCS 16 13 Thepositive input tothePWM current sense amplifier.\nPGOOD 17 14Power Good open drain output. PGOOD ispulled lowwhen FBisoutside a0.8V±10% regulation\nwindow.\nSW2\nSW118\n2815\n25Theboost andthebuck side switching nodes respectively.\nHDRV2\nHDRV119\n2716\n24Output ofthehigh-side gate drivers. Connect directly tothegates ofthehigh-side MOSFETs.\nBOOT2\nBOOT120\n2617\n23Anexternal capacitor isrequired between theBOOT1, BOOT2 pins andtheSW1, SW2 pins\nrespectively toprovide bias tothehigh-side MOSFET gate drivers.\nLDRV2\nLDRV121\n2518\n22Output ofthelow-side gate drivers. Connect directly tothegates ofthelow-side MOSFETs.\nPGND 22 19 Power ground oftheIC.Thehigh current ground connection tothelow-side gate drivers.\nVCC 23 20 Output oftheVCC bias regulator. Connect capacitor toground.\nBIAS 24 21Optional input totheVCC bias regulator. Powering VCC from anexternal supply instead ofVINcan\nreduce power loss athigh VIN.ForVBIAS>8V,theVCC regulator draws power from theBIAS pin.The\nBIAS pinvoltage must notexceed 40V.\nPowerPAD\n™- -ThePowerPAD should besoldered totheanalog ground. Ifpossible, usethermal vias toconnect toa\nPCB ground plane forimproved power dissipation.\n5LM5175\nwww.ti.com SNVSA37A –OCTOBER 2015 –REVISED MAY 2016\nProduct Folder Links: LM5175Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.7Specifications\n7.1 Absolute Maximum Ratings(1)\nMIN MAX UNIT\nVIN, EN/UVLO, VISNS, VOSNS, ISNS(+), ISNS( –) –0.3 60\nVBIAS –0.3 40\nFB,SS,DITH, RT/SYNC, SLOPE, COMP –0.3 3.6\nSW1, SW2 –1 60\nSW1, SW2 (20nstransient) –3.0 65\nVCC, MODE, PGOOD –0.3 8.5\nLDRV1, LDRV2 –0.3 8.5\nBOOT1, HDRV1 with respect toSW1 –0.3 8.5\nBOOT2, HDRV2 with respect toSW2 –0.3 8.5\nBOOT1, BOOT2 –0.3 68\nCS,CSG –0.3 0.3\nOperating junction temperature –40 150 °C\nStorage temperature, Tstg -65 150\n(1) Electrostatic discharge (ESD) tomeasure device sensitivity andimmunity todamage caused byassembly lineelectrostatic discharges\nintothedevice.\n(2) Level listed above isthepassing level perANSI/ESDA/JEDEC JS-001. JEDEC document JEP155 states that500VHBM allows safe\nmanufacturing with astandard ESD control process.\n(3) Level listed above isthepassing level perEIA-JEDEC JESD22-C101. JEDEC document JEP157 states that250VCDM allows safe\nmanufacturing with astandard ESD control process.7.2 ESD Ratings\nVALUE UNIT\nVESD(1)Human body model (HBM) ESD stress voltage(2)±2000\nV\nCharged device model (CDM) ESD stress voltage(3)±750\n(1) Recommended Operating Conditions areconditions under thedevice isintended tobefunctional. Forspecifications andtestconditions,\nseeElectrical Characteristics .\n(2) High junction temperatures degrade operating lifetimes. Operating lifetime isde-rated forjunction temperatures greater than 125°C.7.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN NOM MAX UNIT\nVIN Input voltage range 3.5 42\nVBIAS Bias supply voltage range 8 36\nVOUT Output voltage range 0.8 55\nEN/UVLO Enable voltage range 0 42\nISNS(+), ISNS(-) Average current sense common mode range 0 55\nTJ Operating temperature range(2)–40 125 °C\nFsw Operating frequency range 100 600 kHz\n6LM5175\nSNVSA37A –OCTOBER 2015 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: LM5175Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments Incorporated(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report, SPRA953 .7.4 Thermal Information\nTHERMAL METRIC(1)LM5175\nUNIT HTSSOP QFN\n28PINS 28PINS\nRθJA Junction-to-ambient thermal resistance 33.1 34.7\n°C/WRθJC(top) Junction-to-case (top) thermal resistance 17.7 26.6\nRθJB Junction-to-board thermal resistance 14.9 6.3\nψJT Junction-to-top characterization parameter 0.4 0.3\nψJB Junction-to-board characterization parameter 14.7 6.2\nRθJC(bot) Junction-to-case (bottom) thermal resistance 1.1 2.0\n(1) Allminimum andmaximum limits arespecified bycorrelating theelectrical characteristics toprocess andtemperature variations and\napplying statistical process control.7.5 Electrical Characteristics\nTypical values correspond toTJ=25°C.Minimum andmaximum limits apply over the–40°Cto125°Cjunction temperature\nrange unless otherwise stated. VIN=24Vunless otherwise stated.(1)\nPARAMETER TEST CONDITION MIN TYP MAX UNIT\nSUPPLY VOLTAGE (VIN)\nVIN Operating input voltage 3.5 42 V\nIQ VINshutdown current VEN/UVLO =0V 1.4 10 µA\nVINstandby current VEN/UVLO =1.1V,non-switching 0.7 2\nVINoperating current VEN/UVLO =2V,VFB=0.9V 1.65 4 mA\nVCC\nVVCC(VIN) Regulation voltage VBIAS=0V,VCC open 6.95 7.35 7.88\nV\nVUV(VCC) VCC Undervoltage lockout VCC increasing 3.11 3.27 3.43\nUndervoltage hysteresis 160 mV\nIVCC VCC current limit VVCC=0V 65 mA\nROUT(VCC) VCC regulator output impedance IVCC=30mA, VIN=3.5V 9.3 16Ω\nBIAS\nVBIAS(SW) BIAS switchover voltage VIN=24V 7.25 8 8.75 V\nEN/UVLO\nVEN(STBY) Standby threshold EN/UVLO rising 0.55 0.79 0.97 V\nIEN(STBY) Standby source current VEN/UVLO =1.1V 1 2 3 µA\nVEN(OP) Operating threshold EN/UVLO rising 1.17 1.23 1.29 V\nΔIHYS(OP) Operating hysteresis current VEN/UVLO =2.4V 1.5 3.5 5.5 µA\nSS\nISS Soft-start pullupcurrent VSS=0V 4.30 5.65 7.25 µA\nVSS(CL) SSclamp voltage SSopen 1.27 V\nVFB-VSS FBtoSSoffset VSS=0V -15 mV\nEA(ERROR AMPLIFIER)\nVREF Feedback reference voltage FB=COMP 0.788 0.800 0.812 V\ngmEA Error amplifier gm 1.27 mS\nISINK/ISOURCE COMP sink/source current VFB=VREF±300mV 280 µA\nROUT Amplifier output resistance 20 MΩ\nBW Unity gain bandwidth 2 MHz\nIBIAS(FB) Feedback pininput bias current FBinregulation 100 nA\nFREQUENCY\nfSW(1) Switching Frequency 1 RT=133kΩ 180 200 220\nkHz\nfSW(2) Switching Frequency 2 RT=47kΩ 430 500 565\n7LM5175\nwww.ti.com SNVSA37A –OCTOBER 2015 –REVISED MAY 2016\nProduct Folder Links: LM5175Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments IncorporatedElectrical Characteristics (continued)\nTypical values correspond toTJ=25°C.Minimum andmaximum limits apply over the–40°Cto125°Cjunction temperature\nrange unless otherwise stated. VIN=24Vunless otherwise stated.(1)\nPARAMETER TEST CONDITION MIN TYP MAX UNIT\nDITHER\nIDITHER Dither source/sink current 10.5 µA\nVDITHER Dither high threshold 1.27\nV\nDither lowthreshold 1.16\nSYNC\nVSYNC Sync input high threshold 2.1\nV\nSync input lowthreshold 1.2\nPW SYNC Sync input pulse width 75 500 ns\nCURRENT LIMIT\nVCS(BUCK) Buck current limit threshold (Valley) VIN=VVISNS =24V,VVOSNS =12V,\nVSLOPE =0V,TJ=25°C53.2 76 98\nmV\nVCS(BOOST) Boost current limit threshold (Peak) VIN=VVISNS =12V,VVOSNS =18V,\nVSLOPE =0V,TJ=25°C119 170 221\nIBIAS(CS/CSG) CS/CSG pinbias current VCS=VCSG=0V -75\nµA IOFFSET(CS/CS\nG)CSG pinbias current VCS=VCSG=0V14\nCONSTANT CURRENT LOOP\nVSNS Average current loop regulation target VISNS(-) =24V,sweep ISNS(+), VSS=\n0.8V43 50 57 mV\nISNS ISNS(+)/ISNS( –)pinbias currents VISNS(+) =VISNS( –)=VIN=24V 7 µA\nGm gmofsoft-start pulldown amplifier VISNS(+) –VISNS( –)=55mV, VSS=0.5\nV1 mS\nSLOPE\nISLOPE Buck adaptive slope current VIN=VVINSNS =24V,VVOSNS =12V,\nVSLOPE =0V24 30 35\nµA\nBoost adaptive slope current VIN=VVINSNS =12V,VVOSNS =18V,\nVSLOPE =0V13 17 21\ngmSLOPE Slope compensation amplifier gm 2 µS\nMODE\nIMODE Source current outofMODE pin 17 20 23 µA\nVDCM_HIC DCM with hiccup threshold 0.60 0.7 0.76\nV VCCM_HIC CCM with hiccup threshold 1.18 1.28 1.38\nVCCM CCM nohiccup threshold 2.22 2.4 2.6\n8LM5175\nSNVSA37A –OCTOBER 2015 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: LM5175Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments IncorporatedElectrical Characteristics (continued)\nTypical values correspond toTJ=25°C.Minimum andmaximum limits apply over the–40°Cto125°Cjunction temperature\nrange unless otherwise stated. VIN=24Vunless otherwise stated.(1)\nPARAMETER TEST CONDITION MIN TYP MAX UNIT\nPGOOD\nVPGD PGOOD tripthreshold forfalling FB Measured with respect toVREF –9 %\nPGOOD tripthreshold forrising FB Measured with respect toVREF 10 %\nHysteresis 1.6 %\nILEAK(PGD) PGOOD leakage current 100 nA\nISINK(PGD) PGOOD sink current VPGOOD =0.4V 2 4.2 6.5 mA\nOUTPUT OVP\nVOVP Output overvoltage threshold AttheFBpin 0.86 V\nHysteresis 21 mV\nNMOS DRIVERS\nIHDRV1,2 Driver peak source current VBOOT -VSW=7V 1.8\nADriver peak sink current VBOOT -VSW=7V 2.2\nILDRV1,2 Driver peak source current 1.8\nDriver peak sink current 2.2\nRHDRV1,2 Driver pullupresistance VBOOT -VSW=7V 1.9\nΩ\nDriver pulldown resistance VBOOT -VSW=7V 1.3\nVUV(BOOT1,2) BOOT1,2 toSW1,2 UVLO threshold HDRV1,2 shut off 2.73 V\nBOOT1,2 toSW1,2 UVLO hysteresis HDRV1,2 start switching 280 mV\nBOOT1,2 toSW1,2 threshold forrefresh\npulse4.45 V\nRLDRV1,2 Driver pullupresistance IDRV1,2 =0.1A 2\nΩ\nDriver pulldown resistance IDRV1,2 =0.1A 1.5\ntDT1 Dead time HDRV1,2 offtoLDRV1,2 on 55\nns\ntDT2 Dead time LDRV1,2 offtoHDRV1,2 on 55\nTHERMAL SHUTDOWN\nTSD Thermal shutdown temperature 165\n°C\nTSD(HYS) Thermal shutdown hysteresis 15\nVIN (V)IIN (mA)\n0510152025303540 4500.20.40.60.81\nD006BIAS = 12V\nBIAS = 0V\nVIN (V)IIN (mA)\n0510152025303540 451.41.61.822.22.4\nD007BIAS = 12V\nBIAS = 0V\nRT (k:)FREQUENCY (kHz)\n0 50 100 150 200 250 300100200300400500600\nD004\nVIN (V)VCC (V)\n0246810121416 1802468\nD002\nVIN (V)EFFICIENCY (%)\n510152025303540 4593949596979899\nD009\nLOAD CURRENT (A)EFFICIENCY (%)\n0 1 2 3 4 5 680859095100\nD008VIN=6V\nVIN=12V\nVIN=24V\n9LM5175\nwww.ti.com SNVSA37A –OCTOBER 2015 –REVISED MAY 2016\nProduct Folder Links: LM5175Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments Incorporated7.6 Typical Characteristics\nAtTA=25°C,unless otherwise stated.\nVOUT=12V Fsw=300 kHz L1=4.7μH\nIOUT=3A\nFigure 1.Efficiency vsVINVOUT=12V Fsw=300 kHz L1=4.7μH\nFigure 2.Efficiency vsLoad\nFigure 3.Oscillator Frequency Figure 4.VCC vsVIN\nFigure 5.IINStandby Figure 6.IINOperating vsVIN\nTEMPERATURE (°C)VREF (V)\n-40-20020406080100120 1400.7950.7970.7990.8010.8030.805\nD014\nSW1 (20V/div)\nIL (5A/div)\n5 µs/divSW2 (10V/div)\nVOUT (200mV/div ac)\nTEMPERATURE ( qC)BUCK CURRENT LIMIT (mV)\n-40-20020406080100120 1405060708090100110\nD012\nTEMPERATURE (°C)BOOST CURRENT LIMIT (mV)\n-40-20020406080100120 140140150160170180190200\nD011\nVIN (V)IIN (PA)\n0510152025303540 4500.81.62.43.24\nD010-40 °C\n 25 °C\n125 °C\nTEMPERATURE (°C)VEN/UVLO (V)\n-40-20020406080100120 1401.101.141.181.221.261.30\nD013\n10LM5175\nSNVSA37A –OCTOBER 2015 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: LM5175Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\nAtTA=25°C,unless otherwise stated.\nFigure 7.IINShutdown vsVIN Figure 8.ENABLE/UVLO Rising Threshold vsTemperature\nFigure 9.Buck Current Limit vsTemperature Figure 10.Boost Current Limit vsTemperature\nFigure 11.VREFvsTemperatureVOUT=12 V VIN=24 V\nFigure 12.Forced CCM Operation (Buck)\nVOUT (1V/div)\nCOMP (1V/div)\nVIN (10V/div)\nIL (5A/div)\n5ms/div\nVOUT (500mV/div)\nIL (5A/div)\n500 µs/div\nVOUT (500 mV/div ac)\nIL (5A/div)\n500 µs/div\nVOUT (500mV/div)\nIL (5A/div)\n500 µs/div\nSW1 (20V/div)\nIL (5A/div)\n5 µs/divSW2 (10V/div)\nVOUT (200mV/div ac)\nSW1 (20V/div)\nIL (5A/div)\n5 µs/divSW2 (10V/div)\nVOUT (200mV/div ac)\n11LM5175\nwww.ti.com SNVSA37A –OCTOBER 2015 –REVISED MAY 2016\nProduct Folder Links: LM5175Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\nAtTA=25°C,unless otherwise stated.\nVOUT=12 V VIN=6 V\nFigure 13.Forced CCM Operation (Boost)VOUT=12 V VIN=12 V\nFigure 14.Forced CCM Operation (Buck-Boost)\nVIN=24 V VOUT=12 V Load 2Ato4A\nFigure 15.Load Step (Buck)VIN=6 V VOUT=12 V Load 2Ato4A\nFigure 16.Load Step (Boost)\nVIN=12 V VOUT=12 V Load 2Ato4A\nFigure 17.Load Step (Buck-Boost)VIN=8 Vto24V VOUT=12 V IOUT=1A\nFigure 18.Line Transient\nVOUT (5V/div)\nIL (5A/div)Overload Release\nHiccup\n20ms/div\n12LM5175\nSNVSA37A –OCTOBER 2015 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: LM5175Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\nAtTA=25°C,unless otherwise stated.\nVIN=24 V VOUT=12 V Hiccup Enabled\nFigure 19.Hiccup Mode Current Limit\n8Detailed Description\n8.1 Overview\nThe LM5175 isawide input voltage four-switch buck-boost controller ICwith integrated drivers forN-channel\nMOSFETs. Itoperates inthebuck mode when VINisgreater than VOUTandintheboost mode when VINisless\nthan VOUT.When VINisclose toVOUT,thedevice operates inaproprietary transition buck orboost mode. The\ncontrol scheme provides smooth operation foranyinput/output combination within thespecified operating range.\nThe buck orboost transition control scheme provides alowripple output voltage when VINequals VOUTwithout\ncompromising theefficiency.\nTheLM5175 integrates fourN-Channel MOSFET drivers including twolow-side drivers andtwohigh-side drivers,\neliminating theneed forexternal drivers orfloating bias supplies. The internal VCC regulator supplies internal\nbias rails aswell astheMOSFET gate drivers. The VCC regulator ispowered either from theinput voltage\nthrough theVINpinorfrom theoutput oranexternal supply through theBIAS pinforimproved efficiency.\nThe PWM control scheme isbased onvalley current mode control forbuck operation and peak current mode\ncontrol forboost operation. Theinductor current issensed through asingle sense resistor inseries with thelow-\nside MOSFETs. The sensed current isalso monitored forcycle-by-cycle current limit. The behavior ofthe\nLM5175 during anoverload condition isdependent onthe MODE pin programming (see MODE Pin\nConfiguration ).Ifhiccup mode fault protection isselected, thecontroller turns offafter afixed number of\nswitching cycles incycle-by-cycle current limit andrestarts after another fixed number ofclock cycles. Thehiccup\nmode reduces theheating inthepower components inasustained overload condition. Ifhiccup mode isdisabled\nthrough theMODE pin, thecontroller remains inacycle-by-cycle current limit condition until theoverload is\nremoved. The MODE pinalso selects continuous conduction mode (CCM) fornoise sensitive applications or\ndiscontinuous conduction mode (DCM) forhigher light load efficiency.\nInaddition tothecycle-by-cycle current limiting, theLM5175 also provides anoptional average current regulation\nloop thatcanbeconfigured foreither input oroutput current limiting. This isuseful forbattery charging orother\napplications where aconstant current behavior may berequired.\nThe soft-start time ofLM5175 isprogrammed byacapacitor connected totheSSpintominimize theinrush\ncurrent andovershoot during startup.\nThe precision EN/UVLO pinsupports programmable input undervoltage lockout (UVLO) with hysteresis. The\noutput overvoltage protection (OVP) feature turns offthehigh-side drivers when thevoltage attheFBpinis7.5%\nabove thenominal 0.8-V VREF.The PGOOD output indicates when theFBvoltage isinside a±10% regulation\nwindow centered atVREF.\n\x08 CS +\n- CSGCS \nAMPLIFIER+\n+\n- FB\nCOMPSS0.8 VGM ERROR \nAMPLIFIER\nVISNS\nVOSNS\nSLOPESLOPE \nCOMPBUCK-BOOST CONTROLLER\nLOGIC\nVILIM\nRT/SYNC\nDITHOSC/SYNC CLKILIMIT \nCOMPARATORPWM \nCOMPARATOR\nVCCVCCBOOT1\nHDRV1\nSW1\nLDRV1\nBOOT2\nHDRV2\nSW2\nLDRV2\nCCM/DCM\n&\nHICCUP CURRENT \nLIMITMODEA=5\nAGND PGNDEN/UVLO\n1.23 V\n+\n-ISNS(+)\nISNS(-)45 mV\n+-\nSS\nCONSTANT \nCURRENT LOOPVIN\nVCC\nEN & BIAS \nLOGIC\nTHERMAL \nSHUTDOWN\nCLKBIAS\n+\n-\n+-\n+\n-\n+\n-+-+-\nFB0.88 V\n0.72 V0.86 VPGOOD\nOV1.2 V\n1 mA/V5 µA0.7 V+\n-OPERATING\nSTANDBY3.5 µA\n1.5 µA\n1.6 V3.3 V\nCopyright © 2016, Texas Instruments Incorporated  \n13LM5175\nwww.ti.com SNVSA37A –OCTOBER 2015 –REVISED MAY 2016\nProduct Folder Links: LM5175Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments Incorporated8.2 Functional Block Diagram\n8.3 Feature Description\n8.3.1 Fixed Frequency Valley/Peak Current Mode Control with Slope Compensation\nTheLM5175 implements afixed frequency current mode control ofboth thebuck andboost switches. Theoutput\nvoltage, scaled down bythefeedback resistor divider, appears attheFBpinand iscompared totheinternal\nreference (VREF)byaninternal error amplifier. Theerror amplifier produces anerror voltage bydriving theCOMP\npin.Anadaptive slope compensation signal based onVIN,VOUT,andthecapacitor attheSLOPE pinisadded to\nthecurrent sense signal measured across theCSand CSG pins. The result iscompared totheCOMP error\nvoltage bythePWM comparator.\nOptional\nBias Supply/ \nVOUTVIN\nCVCCCBIASVIN\nBIASCVIN\nVCCLM5175Series Blocking \nDiode\nCopyright © 2016, Texas Instruments Incorporated  \n14LM5175\nSNVSA37A –OCTOBER 2015 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: LM5175Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments IncorporatedFeature Description (continued)\nTheLM5175 regulates theoutput using valley current mode control inbuck mode andpeak current mode control\ninboost mode. Forvalley current mode control, thehigh-side buck MOSFET controlled byHDRV1 isturned on\nbythePWM comparator atthevalley oftheinductor ripple current andturned offbytheoscillator clock signal.\nValley current mode control isadvantageous forbuck converters where thePWM controller must resolve very\nshort on-times. Forpeak current mode control intheboost mode, thelow-side boost MOSFET controlled by\nLDRV2 isturned onbytheclock signal ineach switching cycle and turned offbythePWM comparator atthe\npeak oftheinductor ripple current.\nThelow-side gate drive LDRV1, complementary totheHDRV1 drive signal, controls thesynchronous rectification\nMOSFET ofthebuck stage. Thehigh-side gate drive HDRV2, complementary tothelow-side gate drive LDRV2,\ncontrols thehigh-side synchronous rectifier oftheboost stage. Foroperation with VINclose toVOUT,theLM5175\nuses aproprietary buck orboost transition scheme toachieve smooth, lowripple transition zone behavior.\nPeak and valley current mode controllers require slope compensation forstable current loop operation atduty\ncycle greater than 50% inpeak current mode control and less than 50% invalley current mode control. The\nLM5175 provides aSLOPE pintoprogram optimum slope foranyVINandVOUTcombination using anexternal\ncapacitor.\n8.3.2 VCC Regulator andOptional BIAS Input\nTheVCC regulator provides aregulated 7.5-V bias supply tothegate drivers. When EN/UVLO isabove the0.7-\nV(typical) standby threshold, theVCC regulator isturned on.ForVINless than 7.5V,theVCC voltage tracks VIN\nwith asmall voltage drop asshown inFigure 4.IftheEN/UVLO input isabove the1.23 Voperating threshold\nandVCC exceeds the3.3V(typical) VCC UVthreshold, thecontroller isenabled andswitching begins.\nTheVCC regulator draws power from VINwhen there isnosupply voltage connected totheBIAS pin.IftheBIAS\npinisconnected toanexternal voltage source thatexceeds VCC byonediode drop, theVCC regulator draws\npower from theBIAS input instead ofVIN.Connecting theBIAS pintoVOUTinapplications with VOUTgreater than\n8.5Vimproves theefficiency oftheregulator inthebuck mode. TheBIAS pinvoltage should notexceed 36V.\nForlowVINoperation, ensure thattheVCC voltage issufficient tofully enhance theMOSFETs. Use anexternal\nbias supply ifVINdips below thevoltage required tosustain theVCC voltage. Forthese conditions, useaseries\nblocking diode between theinput supply andtheVINpin(Figure 20).This prevents VCC from back-feeding into\nVINthrough thebody diode oftheVCC regulator.\nA1-µFcapacitor toPGND isrequired tosupply theVCC regulator load transients.\nFigure 20.VCC Regulator\nSS\nssC 0.8 Vt5 A u P\nRUV2\nRUV1VIN\nEN/UVLOLM5175\nCopyright © 2016, Texas Instruments Incorporated  \nHYS(UV) UV2V 3.5 A R\'  P u\nUV2\nIN(UV) UV2\nUV1RV 1.23 V 1 R 1.5 AR§ ·  u \x0e \x10 u P ¨ ¸ \n© ¹ \n15LM5175\nwww.ti.com SNVSA37A –OCTOBER 2015 –REVISED MAY 2016\nProduct Folder Links: LM5175Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments IncorporatedFeature Description (continued)\n8.3.3 Enable/UVLO\nThe LM5175 hasadual function enable andundervoltage lockout (UVLO) circuit. The EN/UVLO pinhasthree\ndistinct voltage ranges: shutdown, standby, and operating (see Shutdown, Standby, and Operating Modes ).\nWhen theEN/UVLO pinisbelow thestandby threshold (0.7 Vtypical), theconverter isheld inalowpower\nshutdown mode. When EN/UVLO voltage isgreater than thestandby threshold butless than the1.23 V\noperating threshold, theinternal bias rails andtheVCC regulator areenabled butthesoft-start (SS) pinisheld\nlowandthePWM controller isdisabled. A1.5µApull-up current issourced outoftheEN/UVLO pininstandby\nmode toprovide hysteresis between theshutdown mode andthestandby mode. When EN/UVLO isgreater than\nthe1.23 Voperating threshold, thecontroller commences operation ifVCC isabove VCC UVthreshold (3.3V).A\nhysteresis current of3.5µAissourced into theEN/UVLO pinwhen theEN/UVLO input exceeds the1.23 V\noperation threshold toprovide hysteresis that prevents on/off chattering inthepresence ofnoise with aslowly\nchanging input voltage.\nTheVINundervoltage lockout turn-on threshold istypically setbyaresistor divider from theVINpintoAGND with\nthemid-point ofthedivider connected toEN/UVLO. The turn-on threshold VIN UViscalculated using Equation 1\nwhere RUV2istheupper resistor andRUV1isthelower resistor intheEN/UVLO resistor divider:\n(1)\nThe hysteresis between theUVLO turn-on threshold and turn-off threshold issetbytheupper resistor inthe\nEN/UVLO resistor divider andisgiven by:\n(2)\nFigure 21.UVLO Threshold Programming\n8.3.4 Soft-Start\nThe LM5175 soft-start time isprogrammed using asoft-start capacitor from theSSpintoAGND. When the\nconverter isenabled, aninternal 5-µAcurrent source charges thesoft-start capacitor. When theSSpinvoltage is\nbelow the0.8-V feedback reference voltage VREF,thesoft-start pincontrols theregulated FBvoltage. Once SS\nexceeds VREF,thesoft-start interval iscomplete andtheerror amplifier isreferenced toVREF.The soft-start time\nisgiven byEquation 3:\n(3)\nThe soft-start capacitor isinternally discharged when theconverter isdisabled because ofEN/UVLO falling\nbelow theoperation threshold orVCC falling below theVCC UVthreshold. The soft-start pinisalso discharged\nwhen theconverter isinhiccup mode current limiting orinthermal shutdown. When average input oroutput\ncurrent limiting isactive, thesoft-start capacitor isdischarged bytheconstant current loop transconductance\n(gm) amplifier tolimit either input oroutput current.\nsw\nT1200nsFR37pF§ · \x10¨ ¸ \n© ¹  \nCL(AVG)\nSNS50mVIR \n16LM5175\nSNVSA37A –OCTOBER 2015 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: LM5175Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments IncorporatedFeature Description (continued)\n8.3.5 Overcurrent Protection\nThe LM5175 provides cycle-by-cycle current limit toprotect against overcurrent and short circuit conditions. In\nbuck operation, thesensed valley voltage across theCSG andCSpins islimited to76mV. The high-side buck\nswitch skips acycle ifthesensed voltage does notfallbelow thisthreshold during thebuck switch offtime. In\nboost operation, themaximum peak voltage across CSandCSG islimited to170mV. Ifthepeak current inthe\nlow-side boost switch causes theCSpintoexceed thisthreshold voltage, theboost switch isturned offforthe\nremainder oftheclock cycle.\nApplying theappropriate voltage totheMODE pinoftheLM5175 enables hiccup mode fault protection (see\nMODE PinConfiguration ).Inthehiccup mode, thecontroller shuts down after detecting cycle-by-cycle current\nlimiting for128 consecutive cycles and thesoft-start capacitor isdischarged. The soft-start capacitor is\nautomatically released after 4000 oscillator clock cycles andthecontroller restarts. Ifhiccup mode protection is\nnotenabled through theMODE pin,theLM5175 willoperate incycle-by-cycle current limiting aslong asthe\noverload condition persists.\n8.3.6 Average Input/Output Current Limiting\nThe LM5175 provides optional average current limiting capability tolimit either theinput ortheoutput current of\ntheDC/DC converter. The average current limiting circuit uses anadditional current sense resistor connected in\nseries with theinput supply oroutput voltage oftheconverter. Acurrent sense gmamplifier with inputs atthe\nISNS(+) andISNS(-) pins monitors thevoltage across thesense resistor andcompares itwith aninternal 50mV\nreference. Ifthedrop across thesense resistor isgreater than 50mV, thegmamplifier gradually discharges the\nsoft-start capacitor. When thesoft-start capacitor discharges below the0.8-V feedback reference voltage VREF,\ntheoutput voltage oftheconverter decreases tolimit theinput oroutput current. The average current limiting\nfeature canbeused inapplications requiring aregulated current from theinput supply orintotheload. Thetarget\nconstant current isgiven byEquation 4:\n(4)\nTheaverage current loop canbedisabled byshorting theISNS(+) andISNS(-) pins together.\n8.3.7 CCM/DCM Operation\nThe LM5175 allows selection ofcontinuous conduction mode (CCM) ordiscontinuous conduction mode (DCM)\noperation using theMODE pin(see MODE PinConfiguration ).InCCM operation theinductor current canflow in\neither direction and thecontroller switches atafixed frequency regardless oftheload current. This mode is\nuseful fornoise-sensitive applications where afixed switching eases filter design. InDCM operation the\nsynchronous rectifier MOSFETs emulate diodes asLDRV1 orHDRV2 turn-off fortheremainder ofthePWM\ncycle when theinductor current reaches zero. The DCM mode results inreduced frequency operation atlight\nloads, which lowers switching losses andincreases light load efficiency oftheconverter.\n8.3.8 Frequency andSynchronization (RT/SYNC)\nThe LM5175 switching frequency canbeprogrammed between 100kHz and600kHz using aresistor from the\nRT/SYNC pintoAGND. The RTresistor isrelated tothenominal switching frequency (Fsw)bythefollowing\nequation:\n(5)\nFigure 3intheTypical Characteristics shows therelationship between theprogrammed switching frequency (Fsw)\nandtheRTresistor.\nThe RT/SYNC pincan also beused forsynchronizing theinternal oscillator toanexternal clock signal. The\nexternal synchronization pulse isaccoupled using acapacitor totheRT/SYNC pin.Thevoltage attheRT/SYNC\npinmust notexceed 3.3Vpeak. The external synchronization pulse frequency should behigher than the\ninternally setoscillator frequency andthepulse width should bebetween 75nsand500ns.\nDITHLM5175\nCDITH1.22 V\n1.22 V - 5 %1.22 V + 5%\nCopyright © 2016, Texas Instruments Incorporated  \nDITH\nMOD10 ACF 0.24 VP u\nRTexternal SYNC RT/SYNCLM5175\nCSYNC\nCopyright © 2016, Texas Instruments Incorporated  \n17LM5175\nwww.ti.com SNVSA37A –OCTOBER 2015 –REVISED MAY 2016\nProduct Folder Links: LM5175Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments IncorporatedFeature Description (continued)\nFigure 22.Using External SYNC\n8.3.9 Frequency Dithering\nThe LM5175 provides anoptional frequency dithering function that isenabled byconnecting acapacitor from\nDITH toAGND. Figure 23illustrates thedithering circuit. Atriangular waveform centered at1.22 Visgenerated\nacross theCDITHcapacitor. This triangular waveform modulates theoscillator frequency by±5%ofthenominal\nfrequency setbytheRTresistor. The CDITHcapacitance value sets therate ofthelowfrequency modulation. A\nlower CDITHcapacitance willmodulate theoscillator frequency atafaster ratethan ahigher capacitance. Forthe\ndithering circuit toeffectively reduce peak EMI, themodulation rate must bemuch less than theoscillator\nfrequency (Fsw).Equation 6calculates theDITH pincapacitance required tosetthemodulation frequency, FMOD.\nConnecting theDITH pindirectly toAGND disables frequency dithering, andtheinternal oscillator operates ata\nfixed frequency setbytheRTresistor. Dither isdisabled when external SYNC isused.\n(6)\nFigure 23.Dither Operation\n8.3.10 Output Overvoltage Protection (OVP)\nThe LM5175 provides anoutput overvoltage protection (OVP) circuit that turns offthegate drives when the\nfeedback voltage is7.5% above the0.8Vfeedback reference voltage VREF.Switching resumes once theoutput\nfalls within 5%ofVREF.\n8.3.11 Power Good (PGOOD)\nPGOOD isanopen drain output thatispulled lowwhen thevoltage attheFBpinisoutside -9% /+10% ofthe\nnominal 0.8-V reference voltage. The PGOOD internal N-Channel MOSFET pull-down strength istypically 4.2\nmA. This pincanbeconnected toavoltage supply ofupto8Vthrough apull-up resistor.\nIN\nBOOST\nOUTVD 1 V \x10 \n\x0b \x0cOUT IN OUT IN\nCOMP(BOOST) CS SENSE OUT BOOST BOOST\nIN sw SLOPE sw2 S V V 5 A V VV 1.6V A R I D DV 2 L1 F C FP \x98 \x10 \x0e P § ·  \x0e \x98 \x98 \x98 \x0e \x98 \x0e \x98 ¨ ¸ \x98 \x98 \x98 © ¹ \nOUT\nBUCK\nINVDV \n\x0b \x0c\x0b \x0c\x0b \x0cIN OUT OUT\nCOMP(BUCK) CS SENSE BUCK BUCK\nsw SLOPE sw2 S V V 6 A VV 1.6V A R 1 D 1 D2 L1 F C FP \x98 \x10 \x0e P \x10 \x98 \x98 \x98 \x10 \x10 \x98 \x10\x98 \x98 \x98\n18LM5175\nSNVSA37A –OCTOBER 2015 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: LM5175Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments IncorporatedFeature Description (continued)\n8.3.12 GmError Amplifier\nThe LM5175 hasagmerror amplifier forloop compensation. The gmamplifier output (COMP) range is0.3Vto\n3V.Connect anRc1-Cc1compensation network between COMP andground fortype II(PI)compensation (see\nFigure 24).Another pole isusually added using Cc2tosuppress higher frequency noise.\nTheCOMP output voltage (VCOMP )range limits thepossible VINandIOUTrange foragiven design. Inbuck mode,\nthemaximum VINforwhich theconverter can regulate theoutput atnoload iswhen VCOMP reaches 0.3V.\nEquation 7gives VCOMP asafunction ofVINatnoload inCCM buck mode:\n(7)\nWhere DBUCK intheequation Equation 7isthebuck duty cycle given by:\n(8)\nAlarger L1,lower slope ripple (higher CSLOPE ),smaller sense resistor (RSENSE ),and higher frequency can\nincrease themaximum VINrange forbuck operation.\nForboost mode, theminimum VINforwhich theconverter canregulate theoutput atfullload iswhen VCOMP\nreaches 3V.Equation 9gives VCOMP asafunction ofVINinboost mode:\n(9)\nWhere DBOOST intheEquation 9istheboost duty cycle given by:\n(10)\nAlarger L1,lower slope ripple (higher CSLOPE ),smaller sense resistor (RSENSE ),andhigher frequency canextend\ntheminimum VINrange forboost operation.\n8.3.13 Integrated Gate Drivers\nThe LM5175 provides four N-channel MOSFET gate drivers: twofloating high-side gate drivers attheHDRV1\nand HDRV2 pins, and twoground referenced low-side drivers attheLDRV1 and LDRV2 pins. Each driver is\ncapable ofsourcing 1.5Aandsinking 2Apeak current. Inbuck operation, LDRV1 andHDRV1 areswitched by\nthePWM controller while HDRV2 remains continuously on.Inboost operation, LDRV2 andHDRV2 areswitched\nwhile HDRV1 remains continuously on.\nInDCM buck operation, LDRV1 andHDRV2 turn offwhen theinductor current drops tozero (diode emulation).\nInaDCM boost operation, HDRV2 turns offwhen inductor current drops tozero.\nThe gate drive output HDRV2 remains offduring soft-start toprevent reverse current flow from apre-biased\noutput.\nThe low-side gate drivers arepowered from VCC and thehigh-side gate drivers HDRV1 and HDRV2 are\npowered from bootstrap capacitors CBOOT1 (between BOOT1 andSW1) andCBOOT2 (between BOOT2 andSW2)\nrespectively. The CBOOT1 andCBOOT2 capacitors arecharged through external Schottky diodes connected tothe\nVCC pinasshown inFigure 24.\n8.3.14 Thermal Shutdown\nThe LM5175 isprotected byathermal shutdown circuit that shuts down thedevice when theinternal junction\ntemperature exceeds 165°C(typical). The soft-start capacitor isdischarged when thermal shutdown istriggered\nandthegate drivers aredisabled. The converter automatically restarts when thejunction temperature drops by\nthethermal shutdown hysteresis of15°Cbelow thethermal shutdown threshold.\n19LM5175\nwww.ti.com SNVSA37A –OCTOBER 2015 –REVISED MAY 2016\nProduct Folder Links: LM5175Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments Incorporated8.4 Device Functional Modes\nPlease refer toEnable/UVLO section forthedescription ofEN/UVLO pinfunction. Shutdown, Standby, and\nOperating Modes section lists theshutdown, standby, and operating modes forLM5175 asafunction of\nEN/UVLO andVCC voltages.\n8.4.1 Shutdown, Standby, andOperating Modes\nEN/UVLO VCC DEVICE MODE\nEN/UVLO <0.7V — Shutdown: VCC off,Noswitching\n0.7V<EN/UVLO <1.23 V — Standby: VCC on,Noswitching\nEN/UVLO >1.23 V VCC <3.3V Standby: VCC on,Noswitching\nEN/UVLO >1.23 V VCC >3.3V Operating: VCC on,Switching enabled\n8.4.2 MODE PinConfiguration\nTheMODE pinisused toselect CCM/DCM operation andhiccup mode current limit. Mode islatched atstartup.\nMODE PINCONNECTION LIGHT LOAD MODE HICCUP FAULT PROTECTION\nConnect toVCC CCM NoHiccup\nRMODE toAGND =93.1 kΩ CCM Hiccup Enabled\nRMODE toAGND =49.9 kΩ DCM Hiccup Enabled\nConnect toAGND DCM NoHiccup\nLM5175RUV2\nMODE\nDITHRTRT/SYNC\nSLOPE\nCSLOPESS\nCSS\nCc2Cc1\nRc1RRB2\nRRB1COMPAGND\nFBVOSNSISNS(+) ISNS(-)\nCS\nCSGPGOOD\nSW2\nHDRV2BOOT2LDRV2\nPGND\nVCCBIASLDRV1\nCBIAS\nCVCCCBOOT2EN/UVLO VINSNS VIN\nSW1HDRV1\nBOOT1\nCSYNC\nVOUTCBOOT1RUV1\nVCC\nRMODEVCC\nVCCRSNS\nVOUT VIN\nCIN CIN\nQH1 QH2\nQL1 QL2L1\nRSENSECOUT COUTCVIN\n93.1 N\x9f\n84.5 N\x9f\n0.1 µF\n0.1 µF\n1 µF\n100 pF22 nF\n10 N\x9f100 pF\n20 N\x9f280 N\x9f0.1 µF0.1 µF\n8 P\x9f0 \x9f\n10 µF\nx5180 µF\nx24.7 µF\nx510 \x9f0.1 µF\n1 µF 100 \x9f 100 \x9f\n249 N\x9f\n59.0 N\x9f68 µF\n10 N\x9f\n1 nF100 \x9f\n100 \x9f47 pF4.7 µH \nCopyright © 2016, Texas Instruments Incorporated  \n20LM5175\nSNVSA37A –OCTOBER 2015 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: LM5175Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments Incorporated9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nThe LM5175 isafour-switch buck-boost controller. Aquick-start toolontheLM5175 product webpage canbe\nused todesign abuck-boost converter using theLM5175. Alternatively, Webench®software can create a\ncomplete buck-boost design using theLM5175 andgenerate billofmaterials, estimate efficiency, solution size,\nandcost ofthecomplete solution. Thefollowing sections describe adetailed step-by-step design procedure fora\ntypical application circuit.\n9.2 Typical Application\nAtypical application example isabuck-boost converter operating from awide input voltage range of6Vto36V\nandproviding astable 12Voutput voltage with current capability of6A.\nFigure 24.LM5175 Four-Switch Buck Boost Application Schematic\nIN(MAX) OUT OUT\nBUCK\nOUT(MAX) sw IN(MAX)(V V ) V\nL 11.1 H0.4 I F V\x10 u \n  Pu u u\nOUT\nFB2 FB1V 0.8 VR R 280k0.8 V\x10 u  :\nFB1R 20k : \n21LM5175\nwww.ti.com SNVSA37A –OCTOBER 2015 –REVISED MAY 2016\nProduct Folder Links: LM5175Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments IncorporatedTypical Application (continued)\n9.2.1 Design Requirements\nForthisdesign example, thefollowing areused astheinput parameters.\nDESIGN PARAMETER EXAMPLE VALUE\nInput Voltage Range 6Vto36V\nOutput 12V\nLoad Current 6A\nSwitching Frequency 300kHz\nMode CCM, Hiccup\n9.2.2 Detailed Design Procedure\n9.2.2.1 Custom Design with WEBENCH Tools\nClick here tocreate acustom design using theLM5175 device with theWEBENCH®Power Designer.\n1.Start byentering your VIN,VOUTandIOUTrequirements.\n2.Optimize your design forkey parameters likeefficiency, footprint and cost using theoptimizer dial and\ncompare thisdesign with other possible solutions from Texas Instruments.\n3.WEBENCH Power Designer provides youwith acustomized schematic along with alistofmaterials with real\ntime pricing andcomponent availability.\n4.Inmost cases, youwillalso beable to:\n–Run electrical simulations toseeimportant waveforms andcircuit performance,\n–Run thermal simulations tounderstand thethermal performance ofyour board,\n–Export your customized schematic andlayout intopopular CAD formats,\n–Print PDF reports forthedesign, andshare your design with colleagues.\n5.Getmore information about WEBENCH tools atwww.ti.com/webench .\n9.2.2.2 Frequency\nThe switching frequency ofLM5175 issetbyanRTresistor connected from RT/SYNC pintoAGND. The RT\nresistor required tosetthedesired frequency iscalculated using Equation 5orFigure 3.A1%standard resistor\nof84.5 kΩisselected forFsw=300kHz.\n9.2.2.3 VOUT\nThe output voltage issetusing aresistor divider totheFBpin.The internal reference voltage is0.8V.Normally\nthebottom resistor intheresistor divider isselected tobeinthe1kΩto100kΩrange. Select\n(11)\nThetopresistor inthefeedback resistor divider isselected using Equation 12:\n(12)\n9.2.2.4 Inductor Selection\nTheinductor selection isbased onconsideration ofboth buck andboost modes ofoperation. Forthebuck mode,\ninductor selection isbased onlimiting thepeak topeak current rippleΔILto~40% ofthemaximum inductor\ncurrent atthemaximum input voltage. Thetarget inductance forthebuck mode is:\n(13)\nFortheboost mode, theinductor selection isbased onlimiting thepeak topeak current rippleΔILto~40% ofthe\nmaximum inductor current attheminimum input voltage. Thetarget inductance fortheboost mode is:\nCIN(RMS) OUTI I D (1 D) u \x10\nIN(MIN)\nOUT\nOUT\nRIPPLE(COUT)\nOUT swV\nI 1 VVC F § · u \x10 ¨ ¸ \n© ¹ \'  u\nOUT OUT\nRIPPLE(ESR)\nIN(MIN)I V V ESRVu\'  u\nOUT\nCOUT(RMS) OUT\nINVI I 1V u \x10\nL(PEAK)\nL(SAT)1.2 I\nI 21.6 A0.8u\n  \nIN(MIN) OUT IN(MIN)\nL(PEAK) L(MAX)\nsw OUTV (V V )\nI I 14.4 A2 L1 F Vu \x10 \n \x0e  u u u\nOUT OUT(MAX)\nL(MAX)\nIN(MIN)V I \nI 13.3 A0.9 Vu\n  u\n2\nIN(MIN) OUT IN(MIN)\nBOOST 2\nOUT(MAX) sw OUTV (V V )\nL 2.1 H\n0.4 I F Vu \x10 \n  P\nu u u\n22LM5175\nSNVSA37A –OCTOBER 2015 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: LM5175Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments Incorporated(14)\nInthisparticular application, thebuck inductance islarger. Choosing alarger inductance reduces theripple\ncurrent butalso increases thesize oftheinductor. Alarger inductor also reduces theachievable bandwidth ofthe\nconverter bymoving theright halfplane zero tolower frequencies. Therefore ajudicious compromise should be\nmade based ontheapplication requirements. Forthisdesign a4.7-µHinductor isselected. With thisinductor\nselection, theinductor current ripple is5.7A,4.3A,and2.1A,atVINof36V,24V,and6Vrespectively.\nThemaximum average inductor current occurs attheminimum input voltage andmaximum load current:\n(15)\nwhere a90% efficiency isassumed. Thepeak inductor current occurs atminimum input voltage andisgiven by:\n(16)\nToensure sufficient output current, thecurrent limit threshold must besettoallow themaximum load current in\nboost operation. Toensure thattheinductor does notsaturate incurrent limit, thepeak saturation current ofthe\ninductor should behigher than themaximum current limit. Adjusting fora±20% current limit threshold tolerance,\nthepeak inductor current limit is:\n(17)\nTherefore, theinductor saturation current should begreater than 21.6 A.Ifhiccup mode protection isnot\nenabled, theRMS current rating oftheinductor should besufficient totolerate continuous operation incycle-by-\ncycle current limiting.\n9.2.2.5 Output Capacitor\nIntheboost mode, theoutput capacitor conducts high ripple current. The output capacitor RMS ripple current is\ngiven byEquation 18where theminimum VINcorresponds tothemaximum capacitor current.\n(18)\nInthisexample themaximum output ripple RMS current isICOUT(RMS) =6A.A5-mΩoutput capacitor ESR\ncauses anoutput ripple voltage of60mVasgiven by:\n(19)\nA400µFoutput capacitor causes acapacitive ripple voltage of25mVasgiven by:\n(20)\nTypically acombination ofceramic and bulk capacitors isneeded toprovide lowESR and high ripple current\ncapacity. Thecomplete schematic inFigure 24attheendofthissection shows agood starting point forCOUTfor\ntypical applications.\n9.2.2.6 Input Capacitor\nInthebuck mode, theinput capacitor supplies high ripple current. TheRMS current intheinput capacitor isgiven\nby:\n(21)\nSENSE(BOOST)\nL(PEAK)170mV 70%R 8.2mIu  :\nSENSE(BUCK)\nOUT(MAX)76mV 70%R 8.8mIu  :\n23LM5175\nwww.ti.com SNVSA37A –OCTOBER 2015 –REVISED MAY 2016\nProduct Folder Links: LM5175Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments IncorporatedThemaximum RMS current occurs atD=0.5,which gives ICIN(RMS) =IOUT/2=3A.Acombination ofceramic and\nbulk capacitors should beused toprovide short path forhigh di/dt current andtoreduce theoutput voltage ripple.\nThecomplete schematic inFigure 24isagood starting point forCINfortypical applications.\n9.2.2.7 Sense Resistor (RSENSE )\nThe current sense resistor between theCSandCSG pins should beselected toensure thatcurrent limit isset\nhigh enough forboth buck and boost modes ofoperation. Forthebuck operation, thecurrent limit resistor is\ngiven by:\n(22)\nFortheboost mode ofoperation, thecurrent limit resistor isgiven by:\n(23)\nTheclosest standard value ofRSENSE =8mΩisselected based ontheboost mode operation.\nDITH\nMOD10 ACF 0.24 VP u\nSS\nss0.8 V Ct5 A u P\n\x0b \x0cUV2\nUV1\nIN UV2UVR 1.23 VR 59.5kV 1.5 A R 1.23 Vu  :\x0e P u \x10\nSLOPE SLOPE\nSENSE CSL1 4.7 HC gm 2 S 235pFR A 8m 5P u  P u  u :u\n2\nIN(MIN)\nRSENSE(MAX) SENSE\nSENSE OUTV 170mVP R 1 1.8WR V § · § ·  \x98 \x98 \x10  ¨ ¸ ¨ ¸ ¨ ¸ © ¹ © ¹ \n24LM5175\nSNVSA37A –OCTOBER 2015 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: LM5175Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments IncorporatedThemaximum power dissipation inRSENSE happens atVIN(MIN) :\n(24)\nBased onthis, select thecurrent sense resistor with power rating of2Worhigher.\nForsome application circuits, itmay berequired toaddafilter network toattenuate noise intheCSandCSG\nsense lines. Please seeFigure 24fortypical values. Thefilter resistance should notexceed 100Ω.\n9.2.2.8 Slope Compensation\nForstable current loop operation andtoavoid sub-harmonic oscillations, theslope capacitor should beselected\nbased onEquation 25:\n(25)\nThis slope compensation results in“dead-beat ”operation, inwhich thecurrent loop disturbances dieoutinone\nswitching cycle. Theoretically acurrent mode loop isstable with halfthe“dead-beat ”slope (twice thecalculated\nslope capacitor value inEquation 25).Asmaller slope capacitor results inlarger slope signal which isbetter for\nnoise immunity inthetransition region (VIN~VOUT).Alarger slope signal, however, restricts theachievable input\nvoltage range foragiven output voltage, switching frequency, andinductor. Forthisdesign CSLOPE =100pFis\nselected forbetter transition region behavior while stillproviding therequired VINrange. This selection ofslope\ncapacitor, inductor, switching frequency, andinductor satisfies theCOMP range limitation explained inGmError\nAmplifier section.\n9.2.2.9 UVLO\nThe UVLO resistor divider must bedesigned forturn-on below 6V.Selecting aRUV2=249 kΩgives aUVLO\nhysteresis of0.8V.Thelower UVLO resistor istheselected using Equation 26:\n(26)\nAstandard value of59.0 kΩisselected forRUV1.\nWhen programming theUVLO threshold forlower input voltage operation, itisimportant tochoose MOSFETs\nwith gate (Miller) plateau voltage lower than theminimum VIN.\n9.2.2.10 Soft-Start Capacitor\nThe soft-start time isprogrammed using thesoft-start capacitor. The relationship between CSSandthesoft-start\ntime isgiven by:\n(27)\nCSS=0.1µFgives asoft-start time of16ms.\n9.2.2.11 Dither Capacitor\nThe dither capacitor sets themodulation frequency ofthefrequency dithering around thenominal switching\nfrequency. Alarger CDITHresults inlower modulation frequency. Forproper operation themodulation frequency\n(FMOD)must bemuch lower than theswitching frequency. Use Equation 28toselect CDITH forthetarget\nmodulation frequency.\n(28)\nForthecurrent design dithering isnotbeing implemented. Therefore a0Ωresistor from theDITH pintoAGND\ndisables thisfeature.\n2\nOUT IN\nCOND(QH2) OUT DSON(QH2)\nOUT INV VP I RV V § ·  \x98 \x98 \x98¨ ¸ \n© ¹ \n\x0b \x0cOUT\nSW(QL2) OUT OUT r f sw\nINV 1P V I t t F2 V § ·  \x98 \x98 \x98 \x98 \x0e \x98 ¨ ¸ \n© ¹ \n2\nOUT IN\nCOND(QL2) OUT DSON(QL2)\nOUT INV VP 1 I RV V § · § ·  \x10 \x98 \x98 \x98¨ ¸ ¨ ¸ \n© ¹ © ¹ \n2\nCOND(QH2) OUT DSON(QH2)P I R  \x98 \n2 OUT\nCOND(QL1) OUT DSON(QL1)\nINVP 1 I RV§ ·  \x10 \x98 \x98¨ ¸ \n© ¹ \n\x0b \x0c SW(QH1) IN OUT r f sw1P V I t t F2 \x98 \x98 \x98 \x0e \x98\n2 OUT\nCOND(QH1) OUT DSON(QH1)\nINVP I RV§ ·  \x98 \x98¨ ¸ \n© ¹ \n2\nOUT\nCOND(QH1) OUT DSON(QH1)\nINVP I RV§ ·  \x98 \x98¨ ¸ \n© ¹ \n25LM5175\nwww.ti.com SNVSA37A –OCTOBER 2015 –REVISED MAY 2016\nProduct Folder Links: LM5175Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments Incorporated9.2.2.12 MOSFETs QH1 andQL1\nThe input side MOSFETs QH1 andQL1 need towithstand themaximum input voltage of36V.Inaddition they\nmust withstand thetransient spikes atSW1 during switching. Therefore QH1 andQL1 should berated for60V.\nThe gate plateau voltages oftheMOSFETs should besmaller than theminimum input voltage oftheconverter,\notherwise theMOSFETs may notfully enhance during startup oroverload conditions.\nThepower loss inQH1 intheboost mode ofoperation isapproximated by:\n(29)\nThe power loss inQH1 inthebuck mode ofoperation consists ofboth conduction and switching loss\ncomponents given byEquation 30andEquation 31respectively:\n(30)\n(31)\nThe rise (tr)and thefall(tf)times arebased ontheMOSFET datasheet information ormeasured inthelab.\nTypically aMOSFET with smaller RDSON (smaller conduction loss) willhave longer rise and falltimes (larger\nswitching loss).\nThepower loss inQL1 inthebuck mode ofoperation isgiven bythefollowing equation:\n(32)\n9.2.2.13 MOSFETs QH2 andQL2\nThe output side MOSFETs QH2 andQL2 seetheoutput voltage of12Vandadditional transient spikes atSW2\nduring switching. Therefore QH2 and QL2 should berated for20Vormore. The gate plateau voltages ofthe\nMOSFETs should besmaller than theminimum input voltage oftheconverter, otherwise theMOSFETs may not\nfully enhance during startup oroverload conditions.\nThepower loss inQH2 inthebuck mode ofoperation isapproximated by:\n(33)\nThe power loss inQL2 intheboost mode ofoperation consists ofboth conduction and switching loss\ncomponents given byEquation 34andEquation 35respectively:\n(34)\n(35)\nThe rise(tr)andthefall(tf)times canbebased ontheMOSFET datasheet information ormeasured inthelab.\nTypically aMOSFET with smaller RDSON (lower conduction loss) haslonger riseandfalltimes (larger switching\nloss).\nThepower loss inQH2 intheboost mode ofoperation isgiven bythefollowing equation:\n(36)\nc1\nzc c11C 27.9nF\x15 ¦ 5  uSu u\nbw CS SENSE OUTFB1 FB2\nc1\nEA FB1 MAX\x15 ¦ $ 5 & R R R 9.49kgm R 1 DSu u u \x0e u u  :\x10\nzc¦ \x19\x13\x13+] \nbw¦ \x17N+] \np1(buck)\nOUT OUT1 1 ¦ \x14\x1c\x1c+]2 R C§ ·   ¨ ¸ S u © ¹ \n2\nOUT MAX\nRHPR (1 D )1¦ \x14\x19\x11\x1cN+]2 L1§ · u \x10   ¨ ¸ ¨ ¸ S© ¹ \nz1\nESR OUT1 1 ¦ \x1a\x1c\x11\x19N+]2 R C§ ·   ¨ ¸ S u © ¹ \np1(boost)\nOUT OUT1 2 ¦ \x16\x1c\x1b+]2 R C§ ·   ¨ ¸ S u © ¹ \n26LM5175\nSNVSA37A –OCTOBER 2015 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: LM5175Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments Incorporated9.2.2.14 Frequency Compensation\nThis section presents thecontrol loop compensation design procedure fortheLM5175 buck-boost controller. The\nLM5175 operates mainly inbuck orboost modes, separated byatransition region, andtherefore thecontrol loop\ndesign isdone forboth buck andboost operating modes. Then afinal selection ofcompensation ismade based\nonthemode thatismore restrictive from aloop stability point ofview. Typically foraconverter designed togo\ndeep intoboth buck andboost operating regions, theboost compensation design ismore restrictive duetothe\npresence ofaright halfplane zero (RHPZ) intheboost mode.\nTheboost power stage output pole location isgiven by:\n(37)\nwhere ROUT=2Ωcorresponds tothemaximum load of6A.\nTheboost power stage ESR zero location isgiven by:\n(38)\nTheboost power stage RHP zero location isgiven by:\n(39)\nwhere DMAXisthemaximum duty cycle attheminimum VIN.\nThebuck power stage output pole location isgiven by:\n(40)\nThebuck power stage ESR zero location isthesame astheboost power stage ESR zero.\nItisclear from Equation 39that RHP zero isthemain factor limiting theachievable bandwidth. Forarobust\ndesign thecrossover frequency should beless than 1/3oftheRHP zero frequency. Given theposition ofthe\nRHP zero, areasonable target bandwidth inboost operation isaround 4kHz:\n(41)\nForsome power stages, theboost RHP zero might notbeasrestrictive. This happens when theboost maximum\nduty cycle (DMAX)issmall, orwhen areally small inductor isused. Inthose cases, compare thelimits posed by\ntheRHP zero (fRHP/3)with 1/20 oftheswitching frequency and use thesmaller ofthetwo values asthe\nachievable bandwidth.\nThe compensation zero can beplaced at1.5times theboost output pole frequency. Keep inmind that this\nlocates thezero at3times thebuck output pole frequency which results inapproximately 30degrees ofphase\nloss before crossover ofthebuck loop and15degrees ofphase loss atintermediate frequencies fortheboost\nloop:\n(42)\nIfthecrossover frequency iswell below theRHP zero and thecompensation zero isplaced well below the\ncrossover, thecompensation gain resistor Rc1iscalculated using theapproximation:\n(43)\nwhere DMAXisthemaximum duty cycle attheminimum VINinboost mode andACSisthecurrent sense amplifier\ngain. Thecompensation capacitor Cc1isthen calculated from:\n(44)\nThestandard values ofcompensation components areselected tobeRc1=10kΩandCc1=22nF.\nLOAD CURRENT (A)EFFICIENCY (%)\n0 1 2 3 4 5 680859095100\nD008VIN=6V\nVIN=12V\nVIN=24V\n27LM5175\nwww.ti.com SNVSA37A –OCTOBER 2015 –REVISED MAY 2016\nProduct Folder Links: LM5175Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments IncorporatedAhigh frequency pole isadded tosuppress switching noise using a100pFcapacitor (Cc2)inparallel with Rc1\nandCc1.These values provide agood starting point forthecompensation design. Each design should betuned\ninthelabtoachieve thedesired balance between stability margin across theoperating range and transient\nresponse time.\n9.2.3 Application Curves\nFigure 25.Efficiency vsLoadFigure 26.Output Voltage Ripple\nFigure 27.Load Transient Response Figure 28.Line Transient Response (8V-24V,IOUT=2A)\n28LM5175\nSNVSA37A –OCTOBER 2015 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: LM5175Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments Incorporated10Power Supply Recommendations\nTheLM5175 isapower management device. Thepower supply forthedevice isanydcvoltage source within the\nspecified input range. The supply should also becapable ofsupplying sufficient current based onthemaximum\ninductor current inboost mode operation. The input supply should bebypassed with additional electrolytic\ncapacitor attheinput oftheapplication board toavoid ringing due toparasitic impedance oftheconnecting\ncables.\n11Layout\n11.1 Layout Guidelines\nThe basic PCB board layout requires separation ofsensitive signal and power paths. The following checklist\nshould befollowed togetgood performance forawelldesigned board.\n•Place thepower components including theinput filter capacitor CIN,thepower MOSFETs QL1 andQH1, and\nthesense resistor RSENSE close together tominimize theloop area forinput switching current inbuck\noperation.\n•Place thepower components including theoutput filter capacitor COUT,thepower MOSFETs QL2 andQH2,\nandthesense resistor RSENSE close together tominimize theloop area foroutput switching current inboost\noperation.\n•Use acombination ofbulk capacitors andsmaller ceramic capacitors with lowseries impedance fortheinput\nandoutput capacitors. Place thesmaller capacitors closer totheICtoprovide alowimpedance path forhigh\ndi/dt switching currents.\n•Minimize theSW1 andSW2 loop areas asthese arehigh dv/dt nodes.\n•Layout thegate drive traces and return paths asdirectly aspossible. Layout theforward and return traces\nclose together, either running side byside orontopofeach other onadjacent layers tominimize the\ninductance ofthegate drive path.\n•Use Kelvin connections toRSENSE forthecurrent sense signals CSandCSG andrunlines inparallel from the\nRSENSE terminals totheICpins. Avoid crossing noisy areas such asSW1 andSW2 nodes orhigh-side gate\ndrive traces. Place thefilter capacitor forthecurrent sense signal asclose totheICpins aspossible.\n•Place theCIN,COUT,andRSENSE ground pins asclose aspossible with thick ground trace and/or planes on\nmultiple layers.\n•Place theVCC bypass capacitor close tothecontroller IC,between theVCC andPGND pins. A1-µFceramic\ncapacitor istypically used.\n•Place theBIAS bypass capacitor close tothecontroller IC,between theBIAS and PGND pins. A0.1-µF\nceramic capacitor istypically used.\n•Place theBOOT1 bootstrap capacitor close totheICandconnect directly totheBOOT1 toSW1 pins.\n•Place theBOOT2 bootstrap capacitor close totheICandconnect directly totheBOOT2 toSW2 pins.\n•Bypass theVINpintoAGND with alowESR ceramic capacitor located close tothecontroller IC.A0.1µF\nceramic capacitor istypically used. When using external BIAS, useadiode between input rails andVINpins to\nprevent reverse conduction when VIN<VCC.\n•Connect thefeedback resistor divider between theCOUTpositive terminal andAGND pinoftheIC.Place the\ncomponents close totheFBpin.\n•Use care toseparate thepower and signal paths sothat nopower orswitching current flows through the\nAGND connections which caneither corrupt theCOMP, SLOPE, orSYNC signals, orcause dcoffset inthe\nFBsense signal. The PGND and AGND traces can beconnected near thePGND pin, near theVCC\ncapacitor PGND connection, ornear thePGND connection oftheCS,CSG pincurrent sense resistor.\n•When using theaverage current loop, divide theoverall capacitor (CINorCOUT)between thetwosides ofthe\nsense resistor toensure small cycle-by-cycle ripple. Place theaverage current loop filter capacitor close to\ntheICbetween theISNS(+) andISNS(-) pins.\nLM5175VIN\nGNDVOUT\nGNDL1SW1 SW2\nRSENSEQL1 QL2\nQH1 QH2 RISNS\nCOUT CIN CIN COUT\n29LM5175\nwww.ti.com SNVSA37A –OCTOBER 2015 –REVISED MAY 2016\nProduct Folder Links: LM5175Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments Incorporated11.2 Layout Example\nFigure 29.LM5175 Power Stage Layout\n30LM5175\nSNVSA37A –OCTOBER 2015 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: LM5175Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments Incorporated12Device andDocumentation Support\n12.1 Custom Design with WEBENCH Tools\nClick here tocreate acustom design using theLM5175 device with theWEBENCH®Power Designer.\n1.Start byentering your VIN,VOUTandIOUTrequirements.\n2.Optimize your design forkey parameters likeefficiency, footprint and cost using theoptimizer dial and\ncompare thisdesign with other possible solutions from Texas Instruments.\n3.WEBENCH Power Designer provides youwith acustomized schematic along with alistofmaterials with real\ntime pricing andcomponent availability.\n4.Inmost cases, youwillalso beable to:\n–Run electrical simulations toseeimportant waveforms andcircuit performance,\n–Run thermal simulations tounderstand thethermal performance ofyour board,\n–Export your customized schematic andlayout intopopular CAD formats,\n–Print PDF reports forthedesign, andshare your design with colleagues.\n5.Getmore information about WEBENCH tools atwww.ti.com/webench .\n12.2 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n12.3 Documentation Support\n12.3.1 Related Documentation\nPlease visit TIhomepage forlatest technical document including application notes, user guides, and reference\ndesigns.\nICPackage Thermal Metrics application report, SPRA953 .\n12.4 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "ASIS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n12.5 Trademarks\nPowerPAD, E2E aretrademarks ofTexas Instruments.\nWebench, WEBENCH areregistered trademarks ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n12.6 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n12.7 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n31LM5175\nwww.ti.com SNVSA37A –OCTOBER 2015 –REVISED MAY 2016\nProduct Folder Links: LM5175Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments Incorporated13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice andrevision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nLM5175PWPR ACTIVE HTSSOP PWP 282000RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 125 LM5175\nLM5175PWPT ACTIVE HTSSOP PWP 28250RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 125 LM5175\nLM5175RHFR ACTIVE VQFN RHF 283000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 LM5175\nLM5175RHFT ACTIVE VQFN RHF 28250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 LM5175\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF LM5175 :\n•Automotive: LM5175-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nLM5175PWPR HTSSOP PWP 282000 330.0 16.4 6.910.21.812.016.0 Q1\nLM5175RHFR VQFN RHF 283000 330.0 12.4 4.35.31.38.012.0 Q1\nLM5175RHFT VQFN RHF 28250 180.0 12.4 4.35.31.38.012.0 Q1PACKAGE MATERIALS INFORMATION\nwww.ti.com 1-Sep-2021\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nLM5175PWPR HTSSOP PWP 282000 350.0 350.0 43.0\nLM5175RHFR VQFN RHF 283000 367.0 367.0 35.0\nLM5175RHFT VQFN RHF 28250 210.0 185.0 35.0PACKAGE MATERIALS INFORMATION\nwww.ti.com 1-Sep-2021\nPack Materials-Page 2\nwww.ti.comPACKAGE OUTLINE\nC\n26X 0.65\n2X\n8.45\n28X 0.30\n0.19 TYP6.66.2\n0.150.050.25\nGAGE PLANE\n-801.2 MAX2X 0.95 MAX\nNOTE 5\n2X 0.2 MAXNOTE 5\n5.184.48\n3.12.4B4.54.3A\nNOTE 39.89.6\n0.750.50(0.15) TYPPowerPAD   TSSOP - 1.2 mm max height PWP0028C\nSMALL OUTLINE PACKAGE\n4223582/A   03/20171\n14\n1528\n0.1 C A BPIN 1 INDEXAREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.5. Features may differ or may not be present. SEATINGPLANETM\nPowerPAD is a trademark of Texas Instruments.A  20DETAIL A\nTYPICALSCALE  2.000\nTHERMALPAD\n114 15\n28\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND28X (1.5)\n28X (0.45)\n26X (0.65)\n(5.8)(R0.05) TYP(3.4)\nNOTE 9\n(9.7)\nNOTE 9\n(1.2) TYP(0.6)\n(1.2) TYP\n(0.2) TYP\nVIA(3.1)\n(5.18)PowerPAD   TSSOP - 1.2 mm max height PWP0028C\nSMALL OUTLINE PACKAGE\n4223582/A   03/2017\nNOTES: (continued)   6. Publication IPC-7351 may have alternate designs.   7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.  8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature      numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).  9. Size of metal pad may vary due to creepage requirement.10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged      or tented. TM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 8XSYMMSYMM\n1\n14 1528METAL COVEREDBY SOLDER MASK\nSOLDER MASK\nDEFINED PADSEE DETAILS\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n28X (1.5)\n28X (0.45)\n26X (0.65)\n(5.8)(R0.05) TYP\n(5.18)\nBASED ON\n0.125 THICK\nSTENCIL(3.1)\nBASED ON\n0.125 THICK\nSTENCILPowerPAD   TSSOP - 1.2 mm max height PWP0028C\nSMALL OUTLINE PACKAGE\n4223582/A   03/20172.62 X 4.38 0.1752.83 X 4.73 0.153.10 X 5.18 (SHOWN) 0.1253.47 X 5.79 0.1SOLDER STENCIL\nOPENINGSTENCIL\nTHICKNESS\nNOTES: (continued)\n 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate      design recommendations.   12. Board assembly site may have different recommendations for stencil design. TM\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE: 8XSYMMSYMM1\n14 1528METAL COVEREDBY SOLDER MASK\nSEE TABLE FORDIFFERENT OPENINGSFOR OTHER STENCILTHICKNESSES\n\nwww.ti.comPACKAGE OUTLINE\nC\nSEE TERMINAL\nDETAIL\n28X 0.30\n0.182.55 0.1\n28X 0.50.31 MAX\n(0.2) TYP0.050.00\n24X 0.5\n2X\n3.52X 2.5\n3.55 0.1A4.13.9 B\n5.14.9\n0.300.180.50.3VQFN - 1.0 mm max height RHF0028A\nPLASTIC QUAD FLATPACK - NO LEAD\n4220383/A   11/2016PIN 1 INDEX AREA\n0.08 CSEATING PLANE\n18 15\n229 14\n28 23\n(OPTIONAL)PIN 1 ID 0.1 C A B\n0.05EXPOSEDTHERMAL PAD\n29 SYMM\nSYMM\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  3.000\nDETAIL\nOPTIONAL TERMINAL\nTYPICAL\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAX\nALL AROUND28X (0.24)28X (0.6)\n(0.2) TYP\nVIA24X (0.5)\n(4.8)\n(3.8)(1.525)(2.55)\n(R0.05)\nTYP\n(1.025)(3.55)VQFN - 1.0 mm max height RHF0028A\nPLASTIC QUAD FLATPACK - NO LEAD\n4220383/A   11/2016SYMM\n1\n8\n9 14152223 28\nSYMM\nLAND PATTERN EXAMPLE\nSCALE:18X\nNOTES: (continued)\n 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.29\nSOLDER MASKOPENING\nMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDMETAL\nSOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)\nwww.ti.comEXAMPLE STENCIL DESIGN\n28X (0.6)\n28X (0.24)\n24X (0.5)\n(3.8)(4.8)4X (1.13)\n(0.865)\nTYP(0.665) TYP\n(R0.05) TYP4X (1.53)VQFN - 1.0 mm max height RHF0028A\nPLASTIC QUAD FLATPACK - NO LEAD\n4220383/A   11/2016\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  29\nSYMMMETALTYP\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD 29\n76% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:20XSYMM1\n8\n9 14152223 28\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE\nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”\nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY\nIMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD\nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate\nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable\nstandards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you\npermission to use these resources only for development of an application that uses the TI products described in the resource. Other\nreproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party\nintellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages,\ncosts, losses, and liabilities arising out of your use of these resources.\nTI’s products are provided subject to TI’s Terms of Sale ( https:www.ti.com/legal/termsofsale.html ) or other applicable terms available either\non ti.com  or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s\napplicable warranties or warranty disclaimers for TI products. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 2021, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: LM5175PWPR

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Input Voltage (VIN): 3.5V to 42V (60V Maximum)
  - Output Voltage (VOUT): 0.8V to 55V

- **Current Ratings:**
  - Cycle-by-Cycle Current Limit: 
    - Buck Mode: 76mV (Valley)
    - Boost Mode: 170mV (Peak)

- **Power Consumption:**
  - Operating Current: 1.65mA to 4mA (depending on conditions)
  - Standby Current: 0.7mA to 2mA
  - Shutdown Current: 1.4µA to 10µA

- **Operating Temperature Range:**
  - Junction Temperature (TJ): -40°C to 125°C

- **Package Type:**
  - HTSSOP-28 (PWP) or QFN-28 (RHF)

- **Special Features:**
  - Integrated 2-A MOSFET Gate Drivers
  - Cycle-by-Cycle Current Limit and Optional Hiccup Mode
  - Programmable Input UVLO and Soft-Start
  - Power Good and Output Overvoltage Protection
  - Selectable Continuous Conduction Mode (CCM) or Discontinuous Conduction Mode (DCM)
  - Frequency Synchronization and Dithering Options

- **Moisture Sensitive Level (MSL):**
  - Level 3 (JEDEC J-STD-020E)

**Description:**
The LM5175 is a synchronous four-switch buck-boost DC/DC controller designed for efficient voltage regulation in applications where the output voltage can be above, below, or equal to the input voltage. It utilizes current-mode control for both buck and boost operations, ensuring superior load and line regulation. The device features integrated gate drivers for N-channel MOSFETs, which simplifies the design and reduces component count.

**Typical Applications:**
- **Automotive Start-Stop Systems:** Provides power management for automotive applications that require efficient energy use.
- **Backup Battery and Supercapacitor Charging:** Ideal for systems that need to manage energy storage and delivery effectively.
- **Industrial Power Supplies:** Suitable for various industrial applications requiring stable voltage regulation.
- **USB Power Delivery:** Can be used in devices that require flexible power management for USB charging.
- **LED Lighting:** Efficiently drives LED lighting systems with varying input and output voltage requirements.

This summary encapsulates the essential specifications and applications of the LM5175PWPR, making it a versatile choice for power management solutions in various electronic designs.