{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1593938044437 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "arria_v_golden_pwr_ddr_1333mhz 5AGTFC7H3F35I3 " "Selected device 5AGTFC7H3F35I3 for design \"arria_v_golden_pwr_ddr_1333mhz\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1593938044605 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1593938044649 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1593938044649 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1593938045510 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1593938046742 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1593938047526 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1593938067476 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "5 s (2 global, 3 dual-regional) " "Promoted 5 clocks (2 global, 3 dual-regional)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_pll0:pll0\|pll_afi_clk~CLKENA0 9328 global CLKCTRL_G15 " "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_pll0:pll0\|pll_afi_clk~CLKENA0 with 9328 fanout uses global clock CLKCTRL_G15" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1593938072522 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_pll0:pll0\|pll_hr_clk~CLKENA0 393 global CLKCTRL_G14 " "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_pll0:pll0\|pll_hr_clk~CLKENA0 with 393 fanout uses global clock CLKCTRL_G14" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1593938072522 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_pll0:pll0\|pll_addr_cmd_clk~CLKENA0 87 dual-regional CLKCTRL_R9 and CLKCTRL_R17 " "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_pll0:pll0\|pll_addr_cmd_clk~CLKENA0 with 87 fanout uses dual-regional clock CLKCTRL_R9 and CLKCTRL_R17" { { "Info" "ICCLK_PROMOTED_REGION" "Regional Clock Regions 0 and 1 0 51 132 101 " "Node drives Regional Clock Regions 0 and 1 from (0, 51) to (132, 101)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Design Software" 0 -1 1593938072522 ""} { "Info" "ICCLK_MERGED_CELL" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_pll0:pll0\|pll_addr_cmd_clk~CLKENA0_Duplicate 0 " "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_pll0:pll0\|pll_addr_cmd_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock" {  } {  } 0 11561 "%1!s! with %2!d! fanout was merged with this clock" 0 0 "Design Software" 0 -1 1593938072522 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1593938072522 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_pll0:pll0\|pll_config_clk~CLKENA0 584 dual-regional CLKCTRL_R8 and CLKCTRL_R12 " "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_pll0:pll0\|pll_config_clk~CLKENA0 with 584 fanout uses dual-regional clock CLKCTRL_R8 and CLKCTRL_R12" { { "Info" "ICCLK_PROMOTED_REGION" "Regional Clock Regions 0 and 1 0 51 132 101 " "Node drives Regional Clock Regions 0 and 1 from (0, 51) to (132, 101)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Design Software" 0 -1 1593938072522 ""} { "Info" "ICCLK_MERGED_CELL" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_pll0:pll0\|pll_config_clk~CLKENA0_Duplicate 0 " "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_pll0:pll0\|pll_config_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock" {  } {  } 0 11561 "%1!s! with %2!d! fanout was merged with this clock" 0 0 "Design Software" 0 -1 1593938072522 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1593938072522 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_pll0:pll0\|pll_avl_clk~CLKENA0 1884 dual-regional CLKCTRL_R0 and CLKCTRL_R10 " "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_pll0:pll0\|pll_avl_clk~CLKENA0 with 1884 fanout uses dual-regional clock CLKCTRL_R0 and CLKCTRL_R10" { { "Info" "ICCLK_PROMOTED_REGION" "Regional Clock Regions 0 and 1 0 51 132 101 " "Node drives Regional Clock Regions 0 and 1 from (0, 51) to (132, 101)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Design Software" 0 -1 1593938072522 ""} { "Info" "ICCLK_MERGED_CELL" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_pll0:pll0\|pll_avl_clk~CLKENA0_Duplicate 0 " "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_pll0:pll0\|pll_avl_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock" {  } {  } 0 11561 "%1!s! with %2!d! fanout was merged with this clock" 0 0 "Design Software" 0 -1 1593938072522 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1593938072522 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1593938072522 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "OSC_50~inputCLKENA0 37 global CLKCTRL_G11 " "OSC_50~inputCLKENA0 with 37 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1593938072522 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1593938072522 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:05 " "Fitter periphery placement operations ending: elapsed time is 00:00:05" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593938072524 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593938100688 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1593938100688 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593938100688 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593938100688 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593938100688 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1593938100688 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1593938100688 ""}
{ "Info" "ISTA_SDC_FOUND" "src/top.sdc " "Reading SDC File: 'src/top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1593938100801 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1593938100819 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk\} \{ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk\} \{ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1593938100819 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll8~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk\} \{ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll8~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk\} \{ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1593938100819 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -phase 225.00 -duty_cycle 50.00 -name \{ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk\} \{ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -phase 225.00 -duty_cycle 50.00 -name \{ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk\} \{ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1593938100819 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 32 -duty_cycle 50.00 -name \{ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk\} \{ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 32 -duty_cycle 50.00 -name \{ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk\} \{ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1593938100819 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk\} \{ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk\} \{ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1593938100819 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -duty_cycle 50.00 -name \{ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk\} \{ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -duty_cycle 50.00 -name \{ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk\} \{ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1593938100819 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -phase 270.00 -duty_cycle 50.00 -name \{ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk\} \{ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -phase 270.00 -duty_cycle 50.00 -name \{ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk\} \{ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1593938100819 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1593938100819 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1593938100820 ""}
{ "Info" "ISTA_SDC_FOUND" "ddr3_pwr_side/ddr3_pwr_side/altera_reset_controller.sdc " "Reading SDC File: 'ddr3_pwr_side/ddr3_pwr_side/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1593938100820 ""}
{ "Info" "ISTA_SDC_FOUND" "ddr3_pwr_side/ddr3_pwr_side/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'ddr3_pwr_side/ddr3_pwr_side/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1593938100863 ""}
{ "Info" "ISTA_SDC_FOUND" "ddr3_pwr_side/ddr3_pwr_side/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'ddr3_pwr_side/ddr3_pwr_side/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1593938100870 ""}
{ "Info" "ISTA_SDC_FOUND" "ddr3_pwr_side/ddr3_pwr_side/ddr3_pwr_side_p0.sdc " "Reading SDC File: 'ddr3_pwr_side/ddr3_pwr_side/ddr3_pwr_side_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1593938100872 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1593938100882 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1593938102097 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1593938102097 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1593938102097 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1593938102097 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1593938102097 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1593938102097 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1593938102097 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1593938102097 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1593938102097 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1593938102097 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1593938102097 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1593938102097 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1593938102097 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1593938102097 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1593938102097 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1593938102097 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1593938102097 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1593938102097 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1593938102097 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1593938102097 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1593938102097 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1593938102097 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1593938102097 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1593938102097 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1593938102097 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1593938102097 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1593938102097 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1593938102097 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1593938102097 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1593938102097 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1593938102097 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1593938102097 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1593938102097 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1593938102097 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1593938102097 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1593938102097 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1593938102097 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1593938102097 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1593938102097 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1593938102097 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll1~FRACTIONAL_PLL\|refclkin  to: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_pll0:pll0\|pll1~FRACTIONAL_PLLFBCLKID " "From: ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll1~FRACTIONAL_PLL\|refclkin  to: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_pll0:pll0\|pll1~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1593938102097 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1593938102097 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1593938102400 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1593938102400 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_PWR_SIDE_CK\[0\] (Rise) 0.076 0.090 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_PWR_SIDE_CK\[0\] (Rise) has uncertainty 0.076 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_PWR_SIDE_CK\[0\] (Rise) 0.076 0.090 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_PWR_SIDE_CK\[0\] (Rise) has uncertainty 0.076 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_PWR_SIDE_CK\[0\] (Rise) 0.076 0.080 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_PWR_SIDE_CK\[0\] (Rise) has uncertainty 0.076 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_PWR_SIDE_DQS\[0\]_IN (Rise) DDR3_PWR_SIDE_DQS\[0\]_IN (Rise) 0.000 0.050 " "Setup clock transfer from DDR3_PWR_SIDE_DQS\[0\]_IN (Rise) to DDR3_PWR_SIDE_DQS\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_PWR_SIDE_DQS\[0\]_IN (Rise) DDR3_PWR_SIDE_DQS\[0\]_IN (Fall) 0.000 0.050 " "Setup clock transfer from DDR3_PWR_SIDE_DQS\[0\]_IN (Rise) to DDR3_PWR_SIDE_DQS\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_PWR_SIDE_DQS\[1\]_IN (Rise) DDR3_PWR_SIDE_DQS\[1\]_IN (Rise) 0.000 0.050 " "Setup clock transfer from DDR3_PWR_SIDE_DQS\[1\]_IN (Rise) to DDR3_PWR_SIDE_DQS\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_PWR_SIDE_DQS\[1\]_IN (Rise) DDR3_PWR_SIDE_DQS\[1\]_IN (Fall) 0.000 0.050 " "Setup clock transfer from DDR3_PWR_SIDE_DQS\[1\]_IN (Rise) to DDR3_PWR_SIDE_DQS\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_PWR_SIDE_DQS\[2\]_IN (Rise) DDR3_PWR_SIDE_DQS\[2\]_IN (Rise) 0.000 0.050 " "Setup clock transfer from DDR3_PWR_SIDE_DQS\[2\]_IN (Rise) to DDR3_PWR_SIDE_DQS\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_PWR_SIDE_DQS\[2\]_IN (Rise) DDR3_PWR_SIDE_DQS\[2\]_IN (Fall) 0.000 0.050 " "Setup clock transfer from DDR3_PWR_SIDE_DQS\[2\]_IN (Rise) to DDR3_PWR_SIDE_DQS\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_PWR_SIDE_DQS\[3\]_IN (Rise) DDR3_PWR_SIDE_DQS\[3\]_IN (Rise) 0.000 0.050 " "Setup clock transfer from DDR3_PWR_SIDE_DQS\[3\]_IN (Rise) to DDR3_PWR_SIDE_DQS\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_PWR_SIDE_DQS\[3\]_IN (Rise) DDR3_PWR_SIDE_DQS\[3\]_IN (Fall) 0.000 0.050 " "Setup clock transfer from DDR3_PWR_SIDE_DQS\[3\]_IN (Rise) to DDR3_PWR_SIDE_DQS\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_PWR_SIDE_DQS\[4\]_IN (Rise) DDR3_PWR_SIDE_DQS\[4\]_IN (Rise) 0.000 0.050 " "Setup clock transfer from DDR3_PWR_SIDE_DQS\[4\]_IN (Rise) to DDR3_PWR_SIDE_DQS\[4\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_PWR_SIDE_DQS\[4\]_IN (Rise) DDR3_PWR_SIDE_DQS\[4\]_IN (Fall) 0.000 0.050 " "Setup clock transfer from DDR3_PWR_SIDE_DQS\[4\]_IN (Rise) to DDR3_PWR_SIDE_DQS\[4\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_PWR_SIDE_DQS\[5\]_IN (Rise) DDR3_PWR_SIDE_DQS\[5\]_IN (Rise) 0.000 0.050 " "Setup clock transfer from DDR3_PWR_SIDE_DQS\[5\]_IN (Rise) to DDR3_PWR_SIDE_DQS\[5\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_PWR_SIDE_DQS\[5\]_IN (Rise) DDR3_PWR_SIDE_DQS\[5\]_IN (Fall) 0.000 0.050 " "Setup clock transfer from DDR3_PWR_SIDE_DQS\[5\]_IN (Rise) to DDR3_PWR_SIDE_DQS\[5\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_PWR_SIDE_DQS\[6\]_IN (Rise) DDR3_PWR_SIDE_DQS\[6\]_IN (Rise) 0.000 0.050 " "Setup clock transfer from DDR3_PWR_SIDE_DQS\[6\]_IN (Rise) to DDR3_PWR_SIDE_DQS\[6\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_PWR_SIDE_DQS\[6\]_IN (Rise) DDR3_PWR_SIDE_DQS\[6\]_IN (Fall) 0.000 0.050 " "Setup clock transfer from DDR3_PWR_SIDE_DQS\[6\]_IN (Rise) to DDR3_PWR_SIDE_DQS\[6\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_PWR_SIDE_DQS\[7\]_IN (Rise) DDR3_PWR_SIDE_DQS\[7\]_IN (Rise) 0.000 0.050 " "Setup clock transfer from DDR3_PWR_SIDE_DQS\[7\]_IN (Rise) to DDR3_PWR_SIDE_DQS\[7\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_PWR_SIDE_DQS\[7\]_IN (Rise) DDR3_PWR_SIDE_DQS\[7\]_IN (Fall) 0.000 0.050 " "Setup clock transfer from DDR3_PWR_SIDE_DQS\[7\]_IN (Rise) to DDR3_PWR_SIDE_DQS\[7\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_PWR_SIDE_DQS\[0\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_PWR_SIDE_DQS\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_PWR_SIDE_DQS\[0\]_OUT (Rise) 0.000 0.090 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_PWR_SIDE_DQS\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_PWR_SIDE_DQS\[0\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_PWR_SIDE_DQS\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_PWR_SIDE_DQS\[0\]_OUT (Rise) 0.000 0.090 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_PWR_SIDE_DQS\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_PWR_SIDE_DQS\[0\]_OUT (Fall) 0.000 0.090 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_PWR_SIDE_DQS\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_PWR_SIDE_DQS\[0\]_OUT (Fall) 0.000 0.090 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_PWR_SIDE_DQS\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Rise) DDR3_PWR_SIDE_DQS\[0\]_OUT (Fall) 0.000 0.090 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Rise) to DDR3_PWR_SIDE_DQS\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Rise) DDR3_PWR_SIDE_DQS\[0\]_OUT (Fall) 0.000 0.070 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Rise) to DDR3_PWR_SIDE_DQS\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Fall) DDR3_PWR_SIDE_DQS\[0\]_OUT (Fall) 0.000 0.090 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Fall) to DDR3_PWR_SIDE_DQS\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Fall) DDR3_PWR_SIDE_DQS\[0\]_OUT (Fall) 0.000 0.070 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Fall) to DDR3_PWR_SIDE_DQS\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_PWR_SIDE_DQS\[1\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_PWR_SIDE_DQS\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_PWR_SIDE_DQS\[1\]_OUT (Rise) 0.000 0.090 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_PWR_SIDE_DQS\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_PWR_SIDE_DQS\[1\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_PWR_SIDE_DQS\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_PWR_SIDE_DQS\[1\]_OUT (Rise) 0.000 0.090 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_PWR_SIDE_DQS\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_PWR_SIDE_DQS\[1\]_OUT (Fall) 0.000 0.090 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_PWR_SIDE_DQS\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_PWR_SIDE_DQS\[1\]_OUT (Fall) 0.000 0.090 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_PWR_SIDE_DQS\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Rise) DDR3_PWR_SIDE_DQS\[1\]_OUT (Fall) 0.000 0.090 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Rise) to DDR3_PWR_SIDE_DQS\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Rise) DDR3_PWR_SIDE_DQS\[1\]_OUT (Fall) 0.000 0.070 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Rise) to DDR3_PWR_SIDE_DQS\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Fall) DDR3_PWR_SIDE_DQS\[1\]_OUT (Fall) 0.000 0.090 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Fall) to DDR3_PWR_SIDE_DQS\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Fall) DDR3_PWR_SIDE_DQS\[1\]_OUT (Fall) 0.000 0.070 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Fall) to DDR3_PWR_SIDE_DQS\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_PWR_SIDE_DQS\[2\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_PWR_SIDE_DQS\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_PWR_SIDE_DQS\[2\]_OUT (Rise) 0.000 0.090 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_PWR_SIDE_DQS\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_PWR_SIDE_DQS\[2\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_PWR_SIDE_DQS\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_PWR_SIDE_DQS\[2\]_OUT (Rise) 0.000 0.090 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_PWR_SIDE_DQS\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_PWR_SIDE_DQS\[2\]_OUT (Fall) 0.000 0.090 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_PWR_SIDE_DQS\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_PWR_SIDE_DQS\[2\]_OUT (Fall) 0.000 0.090 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_PWR_SIDE_DQS\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Rise) DDR3_PWR_SIDE_DQS\[2\]_OUT (Fall) 0.000 0.090 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Rise) to DDR3_PWR_SIDE_DQS\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Rise) DDR3_PWR_SIDE_DQS\[2\]_OUT (Fall) 0.000 0.070 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Rise) to DDR3_PWR_SIDE_DQS\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Fall) DDR3_PWR_SIDE_DQS\[2\]_OUT (Fall) 0.000 0.090 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Fall) to DDR3_PWR_SIDE_DQS\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Fall) DDR3_PWR_SIDE_DQS\[2\]_OUT (Fall) 0.000 0.070 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Fall) to DDR3_PWR_SIDE_DQS\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_PWR_SIDE_DQS\[3\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_PWR_SIDE_DQS\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_PWR_SIDE_DQS\[3\]_OUT (Rise) 0.000 0.090 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_PWR_SIDE_DQS\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_PWR_SIDE_DQS\[3\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_PWR_SIDE_DQS\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_PWR_SIDE_DQS\[3\]_OUT (Rise) 0.000 0.090 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_PWR_SIDE_DQS\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_PWR_SIDE_DQS\[3\]_OUT (Fall) 0.000 0.090 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_PWR_SIDE_DQS\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_PWR_SIDE_DQS\[3\]_OUT (Fall) 0.000 0.090 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_PWR_SIDE_DQS\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Rise) DDR3_PWR_SIDE_DQS\[3\]_OUT (Fall) 0.000 0.090 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Rise) to DDR3_PWR_SIDE_DQS\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Rise) DDR3_PWR_SIDE_DQS\[3\]_OUT (Fall) 0.000 0.070 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Rise) to DDR3_PWR_SIDE_DQS\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Fall) DDR3_PWR_SIDE_DQS\[3\]_OUT (Fall) 0.000 0.090 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Fall) to DDR3_PWR_SIDE_DQS\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Fall) DDR3_PWR_SIDE_DQS\[3\]_OUT (Fall) 0.000 0.070 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Fall) to DDR3_PWR_SIDE_DQS\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_PWR_SIDE_DQS\[4\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_PWR_SIDE_DQS\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_PWR_SIDE_DQS\[4\]_OUT (Rise) 0.000 0.090 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_PWR_SIDE_DQS\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_PWR_SIDE_DQS\[4\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_PWR_SIDE_DQS\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_PWR_SIDE_DQS\[4\]_OUT (Rise) 0.000 0.090 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_PWR_SIDE_DQS\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_PWR_SIDE_DQS\[4\]_OUT (Fall) 0.000 0.090 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_PWR_SIDE_DQS\[4\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_PWR_SIDE_DQS\[4\]_OUT (Fall) 0.000 0.090 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_PWR_SIDE_DQS\[4\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Rise) DDR3_PWR_SIDE_DQS\[4\]_OUT (Fall) 0.000 0.090 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Rise) to DDR3_PWR_SIDE_DQS\[4\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Rise) DDR3_PWR_SIDE_DQS\[4\]_OUT (Fall) 0.000 0.070 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Rise) to DDR3_PWR_SIDE_DQS\[4\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Fall) DDR3_PWR_SIDE_DQS\[4\]_OUT (Fall) 0.000 0.090 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Fall) to DDR3_PWR_SIDE_DQS\[4\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Fall) DDR3_PWR_SIDE_DQS\[4\]_OUT (Fall) 0.000 0.070 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Fall) to DDR3_PWR_SIDE_DQS\[4\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_PWR_SIDE_DQS\[5\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_PWR_SIDE_DQS\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_PWR_SIDE_DQS\[5\]_OUT (Rise) 0.000 0.090 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_PWR_SIDE_DQS\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_PWR_SIDE_DQS\[5\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_PWR_SIDE_DQS\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_PWR_SIDE_DQS\[5\]_OUT (Rise) 0.000 0.090 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_PWR_SIDE_DQS\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_PWR_SIDE_DQS\[5\]_OUT (Fall) 0.000 0.090 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_PWR_SIDE_DQS\[5\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_PWR_SIDE_DQS\[5\]_OUT (Fall) 0.000 0.090 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_PWR_SIDE_DQS\[5\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Rise) DDR3_PWR_SIDE_DQS\[5\]_OUT (Fall) 0.000 0.090 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Rise) to DDR3_PWR_SIDE_DQS\[5\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Rise) DDR3_PWR_SIDE_DQS\[5\]_OUT (Fall) 0.000 0.070 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Rise) to DDR3_PWR_SIDE_DQS\[5\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Fall) DDR3_PWR_SIDE_DQS\[5\]_OUT (Fall) 0.000 0.090 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Fall) to DDR3_PWR_SIDE_DQS\[5\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Fall) DDR3_PWR_SIDE_DQS\[5\]_OUT (Fall) 0.000 0.070 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Fall) to DDR3_PWR_SIDE_DQS\[5\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_PWR_SIDE_DQS\[6\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_PWR_SIDE_DQS\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_PWR_SIDE_DQS\[6\]_OUT (Rise) 0.000 0.090 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_PWR_SIDE_DQS\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_PWR_SIDE_DQS\[6\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_PWR_SIDE_DQS\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_PWR_SIDE_DQS\[6\]_OUT (Rise) 0.000 0.090 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_PWR_SIDE_DQS\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_PWR_SIDE_DQS\[6\]_OUT (Fall) 0.000 0.090 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_PWR_SIDE_DQS\[6\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_PWR_SIDE_DQS\[6\]_OUT (Fall) 0.000 0.090 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_PWR_SIDE_DQS\[6\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Rise) DDR3_PWR_SIDE_DQS\[6\]_OUT (Fall) 0.000 0.090 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Rise) to DDR3_PWR_SIDE_DQS\[6\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Rise) DDR3_PWR_SIDE_DQS\[6\]_OUT (Fall) 0.000 0.070 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Rise) to DDR3_PWR_SIDE_DQS\[6\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Fall) DDR3_PWR_SIDE_DQS\[6\]_OUT (Fall) 0.000 0.090 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Fall) to DDR3_PWR_SIDE_DQS\[6\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Fall) DDR3_PWR_SIDE_DQS\[6\]_OUT (Fall) 0.000 0.070 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Fall) to DDR3_PWR_SIDE_DQS\[6\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_PWR_SIDE_DQS\[7\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_PWR_SIDE_DQS\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_PWR_SIDE_DQS\[7\]_OUT (Rise) 0.000 0.090 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_PWR_SIDE_DQS\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_PWR_SIDE_DQS\[7\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_PWR_SIDE_DQS\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_PWR_SIDE_DQS\[7\]_OUT (Rise) 0.000 0.090 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_PWR_SIDE_DQS\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_PWR_SIDE_DQS\[7\]_OUT (Fall) 0.000 0.090 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_PWR_SIDE_DQS\[7\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_PWR_SIDE_DQS\[7\]_OUT (Fall) 0.000 0.090 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_PWR_SIDE_DQS\[7\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Rise) DDR3_PWR_SIDE_DQS\[7\]_OUT (Fall) 0.000 0.090 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Rise) to DDR3_PWR_SIDE_DQS\[7\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Rise) DDR3_PWR_SIDE_DQS\[7\]_OUT (Fall) 0.000 0.070 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Rise) to DDR3_PWR_SIDE_DQS\[7\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Fall) DDR3_PWR_SIDE_DQS\[7\]_OUT (Fall) 0.000 0.090 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Fall) to DDR3_PWR_SIDE_DQS\[7\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Fall) DDR3_PWR_SIDE_DQS\[7\]_OUT (Fall) 0.000 0.070 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock (Fall) to DDR3_PWR_SIDE_DQS\[7\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_PWR_SIDE_DQS_n\[0\]_OUT (Rise) 0.000 0.090 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_PWR_SIDE_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_PWR_SIDE_DQS_n\[0\]_OUT (Rise) 0.000 0.090 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_PWR_SIDE_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_PWR_SIDE_DQS_n\[0\]_OUT (Rise) 0.000 0.090 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_PWR_SIDE_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_PWR_SIDE_DQS_n\[0\]_OUT (Rise) 0.000 0.090 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_PWR_SIDE_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_PWR_SIDE_DQS_n\[1\]_OUT (Rise) 0.000 0.090 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_PWR_SIDE_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_PWR_SIDE_DQS_n\[1\]_OUT (Rise) 0.000 0.090 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_PWR_SIDE_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_PWR_SIDE_DQS_n\[1\]_OUT (Rise) 0.000 0.090 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_PWR_SIDE_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_PWR_SIDE_DQS_n\[1\]_OUT (Rise) 0.000 0.090 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_PWR_SIDE_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_PWR_SIDE_DQS_n\[2\]_OUT (Rise) 0.000 0.090 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_PWR_SIDE_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_PWR_SIDE_DQS_n\[2\]_OUT (Rise) 0.000 0.090 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_PWR_SIDE_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_PWR_SIDE_DQS_n\[2\]_OUT (Rise) 0.000 0.090 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_PWR_SIDE_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_PWR_SIDE_DQS_n\[2\]_OUT (Rise) 0.000 0.090 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_PWR_SIDE_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_PWR_SIDE_DQS_n\[3\]_OUT (Rise) 0.000 0.090 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_PWR_SIDE_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_PWR_SIDE_DQS_n\[3\]_OUT (Rise) 0.000 0.090 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_PWR_SIDE_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_PWR_SIDE_DQS_n\[3\]_OUT (Rise) 0.000 0.090 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_PWR_SIDE_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_PWR_SIDE_DQS_n\[3\]_OUT (Rise) 0.000 0.090 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_PWR_SIDE_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_PWR_SIDE_DQS_n\[4\]_OUT (Rise) 0.000 0.090 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_PWR_SIDE_DQS_n\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_PWR_SIDE_DQS_n\[4\]_OUT (Rise) 0.000 0.090 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_PWR_SIDE_DQS_n\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_PWR_SIDE_DQS_n\[4\]_OUT (Rise) 0.000 0.090 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_PWR_SIDE_DQS_n\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_PWR_SIDE_DQS_n\[4\]_OUT (Rise) 0.000 0.090 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_PWR_SIDE_DQS_n\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_PWR_SIDE_DQS_n\[5\]_OUT (Rise) 0.000 0.090 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_PWR_SIDE_DQS_n\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_PWR_SIDE_DQS_n\[5\]_OUT (Rise) 0.000 0.090 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_PWR_SIDE_DQS_n\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_PWR_SIDE_DQS_n\[5\]_OUT (Rise) 0.000 0.090 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_PWR_SIDE_DQS_n\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_PWR_SIDE_DQS_n\[5\]_OUT (Rise) 0.000 0.090 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_PWR_SIDE_DQS_n\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_PWR_SIDE_DQS_n\[6\]_OUT (Rise) 0.000 0.090 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_PWR_SIDE_DQS_n\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_PWR_SIDE_DQS_n\[6\]_OUT (Rise) 0.000 0.090 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_PWR_SIDE_DQS_n\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_PWR_SIDE_DQS_n\[6\]_OUT (Rise) 0.000 0.090 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_PWR_SIDE_DQS_n\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_PWR_SIDE_DQS_n\[6\]_OUT (Rise) 0.000 0.090 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_PWR_SIDE_DQS_n\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_PWR_SIDE_DQS_n\[7\]_OUT (Rise) 0.000 0.090 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_PWR_SIDE_DQS_n\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_PWR_SIDE_DQS_n\[7\]_OUT (Rise) 0.000 0.090 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_PWR_SIDE_DQS_n\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_PWR_SIDE_DQS_n\[7\]_OUT (Rise) 0.000 0.090 " "Setup clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_PWR_SIDE_DQS_n\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_PWR_SIDE_DQS_n\[7\]_OUT (Rise) 0.000 0.090 " "Hold clock transfer from ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_PWR_SIDE_DQS_n\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1593938102410 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1593938102410 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1593938102413 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 38 clocks " "Found 38 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593938102414 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593938102414 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593938102414 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 DDR3_PWR_refclk " "   5.000 DDR3_PWR_refclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593938102414 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.500 DDR3_PWR_SIDE_CK\[0\] " "   1.500 DDR3_PWR_SIDE_CK\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593938102414 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.500 DDR3_PWR_SIDE_CK_n\[0\] " "   1.500 DDR3_PWR_SIDE_CK_n\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593938102414 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.499 DDR3_PWR_SIDE_DQS\[0\]_IN " "   1.499 DDR3_PWR_SIDE_DQS\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593938102414 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.500 DDR3_PWR_SIDE_DQS\[0\]_OUT " "   1.500 DDR3_PWR_SIDE_DQS\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593938102414 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.499 DDR3_PWR_SIDE_DQS\[1\]_IN " "   1.499 DDR3_PWR_SIDE_DQS\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593938102414 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.500 DDR3_PWR_SIDE_DQS\[1\]_OUT " "   1.500 DDR3_PWR_SIDE_DQS\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593938102414 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.499 DDR3_PWR_SIDE_DQS\[2\]_IN " "   1.499 DDR3_PWR_SIDE_DQS\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593938102414 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.500 DDR3_PWR_SIDE_DQS\[2\]_OUT " "   1.500 DDR3_PWR_SIDE_DQS\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593938102414 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.499 DDR3_PWR_SIDE_DQS\[3\]_IN " "   1.499 DDR3_PWR_SIDE_DQS\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593938102414 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.500 DDR3_PWR_SIDE_DQS\[3\]_OUT " "   1.500 DDR3_PWR_SIDE_DQS\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593938102414 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.499 DDR3_PWR_SIDE_DQS\[4\]_IN " "   1.499 DDR3_PWR_SIDE_DQS\[4\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593938102414 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.500 DDR3_PWR_SIDE_DQS\[4\]_OUT " "   1.500 DDR3_PWR_SIDE_DQS\[4\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593938102414 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.499 DDR3_PWR_SIDE_DQS\[5\]_IN " "   1.499 DDR3_PWR_SIDE_DQS\[5\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593938102414 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.500 DDR3_PWR_SIDE_DQS\[5\]_OUT " "   1.500 DDR3_PWR_SIDE_DQS\[5\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593938102414 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.499 DDR3_PWR_SIDE_DQS\[6\]_IN " "   1.499 DDR3_PWR_SIDE_DQS\[6\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593938102414 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.500 DDR3_PWR_SIDE_DQS\[6\]_OUT " "   1.500 DDR3_PWR_SIDE_DQS\[6\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593938102414 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.499 DDR3_PWR_SIDE_DQS\[7\]_IN " "   1.499 DDR3_PWR_SIDE_DQS\[7\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593938102414 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.500 DDR3_PWR_SIDE_DQS\[7\]_OUT " "   1.500 DDR3_PWR_SIDE_DQS\[7\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593938102414 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.500 DDR3_PWR_SIDE_DQS_n\[0\]_OUT " "   1.500 DDR3_PWR_SIDE_DQS_n\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593938102414 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.500 DDR3_PWR_SIDE_DQS_n\[1\]_OUT " "   1.500 DDR3_PWR_SIDE_DQS_n\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593938102414 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.500 DDR3_PWR_SIDE_DQS_n\[2\]_OUT " "   1.500 DDR3_PWR_SIDE_DQS_n\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593938102414 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.500 DDR3_PWR_SIDE_DQS_n\[3\]_OUT " "   1.500 DDR3_PWR_SIDE_DQS_n\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593938102414 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.500 DDR3_PWR_SIDE_DQS_n\[4\]_OUT " "   1.500 DDR3_PWR_SIDE_DQS_n\[4\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593938102414 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.500 DDR3_PWR_SIDE_DQS_n\[5\]_OUT " "   1.500 DDR3_PWR_SIDE_DQS_n\[5\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593938102414 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.500 DDR3_PWR_SIDE_DQS_n\[6\]_OUT " "   1.500 DDR3_PWR_SIDE_DQS_n\[6\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593938102414 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.500 DDR3_PWR_SIDE_DQS_n\[7\]_OUT " "   1.500 DDR3_PWR_SIDE_DQS_n\[7\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593938102414 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.500 ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock " "   1.500 ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|ddr3_pwr_side_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593938102414 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.500 ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\] " "   1.500 ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593938102414 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " "   6.000 ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593938102414 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.500 ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk " "   1.500 ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593938102414 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.500 ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk " "   1.500 ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593938102414 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.000 ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk " "   3.000 ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593938102414 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.000 ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " "  12.000 ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593938102414 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  48.000 ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " "  48.000 ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593938102414 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.000 ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk " "   3.000 ddr3_pwr_side_inst\|ddr3_pwr_side_inst\|pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593938102414 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       OSC_50 " "  20.000       OSC_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593938102414 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1593938102414 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1593938102954 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1593938103035 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1593938103042 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1593938103062 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1593938103109 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1593938103151 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1593938103151 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1593938103171 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1593938106430 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "583 Block RAM " "Packed 583 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1593938106452 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 MLAB cell " "Packed 32 registers into blocks of type MLAB cell" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1593938106452 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1593938106452 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:01:01 " "Fitter preparation operations ending: elapsed time is 00:01:01" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593938107607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1593938113975 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1593938118007 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:43 " "Fitter placement preparation operations ending: elapsed time is 00:00:43" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593938157881 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1593938203536 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1593938219712 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:17 " "Fitter placement operations ending: elapsed time is 00:00:17" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593938219713 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1593938229112 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "37 X12_Y90 X23_Y101 " "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X12_Y90 to location X23_Y101" {  } { { "loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 1 { 0 "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X12_Y90 to location X23_Y101"} { { 12 { 0 ""} 12 90 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1593938251447 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1593938251447 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1593938264499 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1593938264499 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:29 " "Fitter routing operations ending: elapsed time is 00:00:29" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593938264506 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 36.73 " "Total time spent on timing analysis during the Fitter is 36.73 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1593938277543 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1593938277719 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1593938281012 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1593938281020 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1593938283124 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:26 " "Fitter post-fit operations ending: elapsed time is 00:00:26" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593938303922 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1593938305192 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[8] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[8\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQS\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQS\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQS[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQS\[0\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[0\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[1\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[2\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[3\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[4\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[5\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[6\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[7\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[9] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[9\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[10] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[10\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[11] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[11\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[12] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[12\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[13] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[13\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[14] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[14\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[15] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[15\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[16] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[16\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[17] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[17\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[18] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[18\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[19] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[19\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[20] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[20\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[21] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[21\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[22] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[22\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[23] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[23\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[24] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[24\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[25] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[25\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[26] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[26\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[27] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[27\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[28] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[28\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[29] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[29\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[30] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[30\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[31] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[31\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[32\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[32\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[32] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[32\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[33\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[33\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[33] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[33\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[34\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[34\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[34] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[34\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[35\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[35\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[35] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[35\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[36\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[36\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[36] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[36\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[37\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[37\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[37] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[37\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[38\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[38\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[38] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[38\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[39\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[39\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[39] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[39\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[40\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[40\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[40] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[40\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[41\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[41\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[41] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[41\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[42\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[42\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[42] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[42\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[43\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[43\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[43] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[43\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[44\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[44\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[44] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[44\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[45\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[45\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[45] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[45\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[46\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[46\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[46] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[46\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[47\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[47\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[47] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[47\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[48\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[48\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[48] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[48\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[49\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[49\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[49] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[49\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[50\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[50\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[50] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[50\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[51\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[51\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[51] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[51\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[52\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[52\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[52] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[52\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[53\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[53\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[53] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[53\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 780 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[54\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[54\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[54] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[54\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[55\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[55\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[55] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[55\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[56\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[56\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[56] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[56\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[57\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[57\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[57] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[57\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[58\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[58\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[58] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[58\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 785 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[59\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[59\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[59] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[59\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[60\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[60\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[60] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[60\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[61\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[61\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[61] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[61\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[62\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[62\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[62] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[62\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQ\[63\] SSTL-15 Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQ\[63\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQ[63] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQ\[63\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 790 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQS\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQS\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQS[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQS\[1\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQS\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQS\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQS[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQS\[2\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 793 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQS\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQS\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQS[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQS\[3\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 794 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQS\[4\] Differential 1.5-V SSTL Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQS\[4\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQS[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQS\[4\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 795 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQS\[5\] Differential 1.5-V SSTL Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQS\[5\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQS[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQS\[5\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQS\[6\] Differential 1.5-V SSTL Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQS\[6\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQS[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQS\[6\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQS\[7\] Differential 1.5-V SSTL Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQS\[7\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQS[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQS\[7\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 798 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQS_n\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQS_n\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQS_n[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQS_n\[0\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQS_n\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQS_n\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQS_n[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQS_n\[1\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQS_n\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQS_n\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQS_n[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQS_n\[2\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 801 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQS_n\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQS_n\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQS_n[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQS_n\[3\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQS_n\[4\] Differential 1.5-V SSTL Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQS_n\[4\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQS_n[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQS_n\[4\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 803 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQS_n\[5\] Differential 1.5-V SSTL Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQS_n\[5\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQS_n[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQS_n\[5\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 804 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQS_n\[6\] Differential 1.5-V SSTL Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQS_n\[6\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQS_n[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQS_n\[6\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 805 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst\|ddr3_pwr_side_0002:ddr3_pwr_side_inst\|ddr3_pwr_side_p0:p0\|ddr3_pwr_side_p0_memphy:umemphy\|ddr3_pwr_side_p0_new_io_pads:uio_pads\|ddr3_pwr_side_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_PWR_SIDE_DQS_n\[7\] Differential 1.5-V SSTL Class I " "Type bi-directional pin DDR3_PWR_SIDE_DQS_n\[7\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DDR3_PWR_SIDE_DQS_n[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_PWR_SIDE_DQS_n\[7\]" } } } } { "src/top.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/" { { 0 { 0 ""} 0 806 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1593938305312 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1593938305312 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/output_files/arria_v_golden_pwr_ddr_1333mhz.fit.smsg " "Generated suppressed messages file C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/output_files/arria_v_golden_pwr_ddr_1333mhz.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1593938306380 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "8773 " "Peak virtual memory: 8773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1593938312458 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 05 16:38:32 2020 " "Processing ended: Sun Jul 05 16:38:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1593938312458 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:31 " "Elapsed time: 00:04:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1593938312458 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:13:21 " "Total CPU time (on all processors): 00:13:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1593938312458 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1593938312458 ""}
