{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1520371910301 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1520371910370 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar  6 18:31:50 2018 " "Processing started: Tue Mar  6 18:31:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1520371910370 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371910370 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spw_babasu -c spw_babasu " "Command: quartus_map --read_settings_files=on --write_settings_files=off spw_babasu -c spw_babasu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371910370 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1520371918561 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1520371918562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_rtl/spw_babasu.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_rtl/spw_babasu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPW_BABASU_TOP " "Found entity 1: SPW_BABASU_TOP" {  } { { "top_rtl/spw_babasu.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/top_rtl/spw_babasu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/spw_babasu.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/spw_babasu.v" { { "Info" "ISGN_ENTITY_NAME" "1 spw_babasu " "Found entity 1: spw_babasu" {  } { { "spw_babasu/synthesis/spw_babasu.v" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/spw_babasu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "spw_babasu/synthesis/submodules/altera_reset_controller.v" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "spw_babasu/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 spw_babasu_mm_interconnect_0 " "Found entity 1: spw_babasu_mm_interconnect_0" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 spw_babasu_mm_interconnect_0_avalon_st_adapter " "Found entity 1: spw_babasu_mm_interconnect_0_avalon_st_adapter" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spw_babasu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: spw_babasu_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spw_babasu_mm_interconnect_0_rsp_mux " "Found entity 1: spw_babasu_mm_interconnect_0_rsp_mux" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_rsp_mux.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file spw_babasu/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934109 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spw_babasu_mm_interconnect_0_rsp_demux " "Found entity 1: spw_babasu_mm_interconnect_0_rsp_demux" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_rsp_demux.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spw_babasu_mm_interconnect_0_cmd_mux " "Found entity 1: spw_babasu_mm_interconnect_0_cmd_mux" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_cmd_mux.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spw_babasu_mm_interconnect_0_cmd_demux " "Found entity 1: spw_babasu_mm_interconnect_0_cmd_demux" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_cmd_demux.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934119 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934119 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934119 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934119 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934119 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1520371934125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "spw_babasu/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934129 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "spw_babasu/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1520371934131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "spw_babasu/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "spw_babasu/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "spw_babasu/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "spw_babasu/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file spw_babasu/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934141 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "spw_babasu/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934144 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel spw_babasu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at spw_babasu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_router_002.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1520371934144 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel spw_babasu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at spw_babasu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_router_002.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1520371934144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spw_babasu_mm_interconnect_0_router_002_default_decode " "Found entity 1: spw_babasu_mm_interconnect_0_router_002_default_decode" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_router_002.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934145 ""} { "Info" "ISGN_ENTITY_NAME" "2 spw_babasu_mm_interconnect_0_router_002 " "Found entity 2: spw_babasu_mm_interconnect_0_router_002" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_router_002.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934145 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel spw_babasu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at spw_babasu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_router.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1520371934148 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel spw_babasu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at spw_babasu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_router.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1520371934148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spw_babasu_mm_interconnect_0_router_default_decode " "Found entity 1: spw_babasu_mm_interconnect_0_router_default_decode" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_router.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934149 ""} { "Info" "ISGN_ENTITY_NAME" "2 spw_babasu_mm_interconnect_0_router " "Found entity 2: spw_babasu_mm_interconnect_0_router" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_router.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/spw_babasu_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/spw_babasu_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 spw_babasu_pll_0 " "Found entity 1: spw_babasu_pll_0" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_pll_0.v" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/spw_babasu_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/spw_babasu_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 spw_babasu_hps_0 " "Found entity 1: spw_babasu_hps_0" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_hps_0.v" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/spw_babasu_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/spw_babasu_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 spw_babasu_hps_0_hps_io " "Found entity 1: spw_babasu_hps_0_hps_io" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_hps_0_hps_io.v" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "spw_babasu/synthesis/submodules/hps_sdram.v" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "spw_babasu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "spw_babasu/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "spw_babasu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "spw_babasu/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "spw_babasu/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/spw_babasu_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/spw_babasu_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spw_babasu_hps_0_hps_io_border " "Found entity 1: spw_babasu_hps_0_hps_io_border" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_hps_0_hps_io_border.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/spw_babasu_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/spw_babasu_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spw_babasu_hps_0_fpga_interfaces " "Found entity 1: spw_babasu_hps_0_fpga_interfaces" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_hps_0_fpga_interfaces.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/spw_babasu_TX_CLK_DIV.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/spw_babasu_TX_CLK_DIV.v" { { "Info" "ISGN_ENTITY_NAME" "1 spw_babasu_TX_CLK_DIV " "Found entity 1: spw_babasu_TX_CLK_DIV" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_TX_CLK_DIV.v" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_TX_CLK_DIV.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/spw_babasu_TIME_OUT.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/spw_babasu_TIME_OUT.v" { { "Info" "ISGN_ENTITY_NAME" "1 spw_babasu_TIME_OUT " "Found entity 1: spw_babasu_TIME_OUT" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_TIME_OUT.v" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_TIME_OUT.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/spw_babasu_TIME_IN.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/spw_babasu_TIME_IN.v" { { "Info" "ISGN_ENTITY_NAME" "1 spw_babasu_TIME_IN " "Found entity 1: spw_babasu_TIME_IN" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_TIME_IN.v" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_TIME_IN.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/spw_babasu_RX_EMPTY.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/spw_babasu_RX_EMPTY.v" { { "Info" "ISGN_ENTITY_NAME" "1 spw_babasu_RX_EMPTY " "Found entity 1: spw_babasu_RX_EMPTY" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_RX_EMPTY.v" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_RX_EMPTY.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/spw_babasu_FLAGS.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/spw_babasu_FLAGS.v" { { "Info" "ISGN_ENTITY_NAME" "1 spw_babasu_FLAGS " "Found entity 1: spw_babasu_FLAGS" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_FLAGS.v" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_FLAGS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/spw_babasu_DATA_O.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/spw_babasu_DATA_O.v" { { "Info" "ISGN_ENTITY_NAME" "1 spw_babasu_DATA_O " "Found entity 1: spw_babasu_DATA_O" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_DATA_O.v" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_DATA_O.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/spw_babasu_DATA_I.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/spw_babasu_DATA_I.v" { { "Info" "ISGN_ENTITY_NAME" "1 spw_babasu_DATA_I " "Found entity 1: spw_babasu_DATA_I" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_DATA_I.v" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_DATA_I.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/spw_babasu_CURRENTSTATE.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/spw_babasu_CURRENTSTATE.v" { { "Info" "ISGN_ENTITY_NAME" "1 spw_babasu_CURRENTSTATE " "Found entity 1: spw_babasu_CURRENTSTATE" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_CURRENTSTATE.v" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_CURRENTSTATE.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spw_babasu/synthesis/submodules/spw_babasu_AUTOSTART.v 1 1 " "Found 1 design units, including 1 entities, in source file spw_babasu/synthesis/submodules/spw_babasu_AUTOSTART.v" { { "Info" "ISGN_ENTITY_NAME" "1 spw_babasu_AUTOSTART " "Found entity 1: spw_babasu_AUTOSTART" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_AUTOSTART.v" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_AUTOSTART.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371934340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371934340 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl/RTL_VA/TX_FIFO.sv " "Can't analyze file -- file ../rtl/RTL_VA/TX_FIFO.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1520371934341 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl/RTL_VA/TX_CLOCK.sv " "Can't analyze file -- file ../rtl/RTL_VA/TX_CLOCK.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1520371934342 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl/RTL_VA/TX.sv " "Can't analyze file -- file ../rtl/RTL_VA/TX.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1520371934343 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl/RTL_VA/SPW_TOP.sv " "Can't analyze file -- file ../rtl/RTL_VA/SPW_TOP.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1520371934343 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl/RTL_VA/RXTX_credit.sv " "Can't analyze file -- file ../rtl/RTL_VA/RXTX_credit.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1520371934344 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl/RTL_VA/RX_TIMEOUT.sv " "Can't analyze file -- file ../rtl/RTL_VA/RX_TIMEOUT.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1520371934345 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl/RTL_VA/RX_sync.sv " "Can't analyze file -- file ../rtl/RTL_VA/RX_sync.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1520371934346 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl/RTL_VA/RX_receiver.sv " "Can't analyze file -- file ../rtl/RTL_VA/RX_receiver.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1520371934346 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl/RTL_VA/RX_FIFO.sv " "Can't analyze file -- file ../rtl/RTL_VA/RX_FIFO.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1520371934347 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl/RTL_VA/RX_CLOCK_RECOVER.sv " "Can't analyze file -- file ../rtl/RTL_VA/RX_CLOCK_RECOVER.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1520371934348 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl/RTL_VA/RX.sv " "Can't analyze file -- file ../rtl/RTL_VA/RX.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1520371934349 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl/RTL_VA/FSM_TIMER.sv " "Can't analyze file -- file ../rtl/RTL_VA/FSM_TIMER.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1520371934349 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl/RTL_VA/FSM.sv " "Can't analyze file -- file ../rtl/RTL_VA/FSM.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1520371934350 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl/RTL_VA/FIFO.sv " "Can't analyze file -- file ../rtl/RTL_VA/FIFO.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1520371934351 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl/RTL_VA/defines.sv " "Can't analyze file -- file ../rtl/RTL_VA/defines.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1520371934352 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1520371934352 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SPW_BABASU_TOP " "Elaborating entity \"SPW_BABASU_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1520371935190 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED spw_babasu.sv(17) " "Output port \"LED\" at spw_babasu.sv(17) has no driver" {  } { { "top_rtl/spw_babasu.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/top_rtl/spw_babasu.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1520371935192 "|SPW_BABASU_TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu spw_babasu:u0 " "Elaborating entity \"spw_babasu\" for hierarchy \"spw_babasu:u0\"" {  } { { "top_rtl/spw_babasu.sv" "u0" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/top_rtl/spw_babasu.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371935194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu_AUTOSTART spw_babasu:u0\|spw_babasu_AUTOSTART:autostart " "Elaborating entity \"spw_babasu_AUTOSTART\" for hierarchy \"spw_babasu:u0\|spw_babasu_AUTOSTART:autostart\"" {  } { { "spw_babasu/synthesis/spw_babasu.v" "autostart" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/spw_babasu.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371935200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu_CURRENTSTATE spw_babasu:u0\|spw_babasu_CURRENTSTATE:currentstate " "Elaborating entity \"spw_babasu_CURRENTSTATE\" for hierarchy \"spw_babasu:u0\|spw_babasu_CURRENTSTATE:currentstate\"" {  } { { "spw_babasu/synthesis/spw_babasu.v" "currentstate" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/spw_babasu.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371935203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu_DATA_I spw_babasu:u0\|spw_babasu_DATA_I:data_i " "Elaborating entity \"spw_babasu_DATA_I\" for hierarchy \"spw_babasu:u0\|spw_babasu_DATA_I:data_i\"" {  } { { "spw_babasu/synthesis/spw_babasu.v" "data_i" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/spw_babasu.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371935205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu_DATA_O spw_babasu:u0\|spw_babasu_DATA_O:data_o " "Elaborating entity \"spw_babasu_DATA_O\" for hierarchy \"spw_babasu:u0\|spw_babasu_DATA_O:data_o\"" {  } { { "spw_babasu/synthesis/spw_babasu.v" "data_o" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/spw_babasu.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371935208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu_FLAGS spw_babasu:u0\|spw_babasu_FLAGS:flags " "Elaborating entity \"spw_babasu_FLAGS\" for hierarchy \"spw_babasu:u0\|spw_babasu_FLAGS:flags\"" {  } { { "spw_babasu/synthesis/spw_babasu.v" "flags" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/spw_babasu.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371935211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu_RX_EMPTY spw_babasu:u0\|spw_babasu_RX_EMPTY:rx_empty " "Elaborating entity \"spw_babasu_RX_EMPTY\" for hierarchy \"spw_babasu:u0\|spw_babasu_RX_EMPTY:rx_empty\"" {  } { { "spw_babasu/synthesis/spw_babasu.v" "rx_empty" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/spw_babasu.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371935224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu_TIME_IN spw_babasu:u0\|spw_babasu_TIME_IN:time_in " "Elaborating entity \"spw_babasu_TIME_IN\" for hierarchy \"spw_babasu:u0\|spw_babasu_TIME_IN:time_in\"" {  } { { "spw_babasu/synthesis/spw_babasu.v" "time_in" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/spw_babasu.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371935232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu_TIME_OUT spw_babasu:u0\|spw_babasu_TIME_OUT:time_out " "Elaborating entity \"spw_babasu_TIME_OUT\" for hierarchy \"spw_babasu:u0\|spw_babasu_TIME_OUT:time_out\"" {  } { { "spw_babasu/synthesis/spw_babasu.v" "time_out" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/spw_babasu.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371935234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu_TX_CLK_DIV spw_babasu:u0\|spw_babasu_TX_CLK_DIV:tx_clk_div " "Elaborating entity \"spw_babasu_TX_CLK_DIV\" for hierarchy \"spw_babasu:u0\|spw_babasu_TX_CLK_DIV:tx_clk_div\"" {  } { { "spw_babasu/synthesis/spw_babasu.v" "tx_clk_div" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/spw_babasu.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371935237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu_hps_0 spw_babasu:u0\|spw_babasu_hps_0:hps_0 " "Elaborating entity \"spw_babasu_hps_0\" for hierarchy \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\"" {  } { { "spw_babasu/synthesis/spw_babasu.v" "hps_0" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/spw_babasu.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371935249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu_hps_0_fpga_interfaces spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"spw_babasu_hps_0_fpga_interfaces\" for hierarchy \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_hps_0.v" "fpga_interfaces" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_hps_0.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371935257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu_hps_0_hps_io spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io " "Elaborating entity \"spw_babasu_hps_0_hps_io\" for hierarchy \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\"" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_hps_0.v" "hps_io" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_hps_0.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371935266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu_hps_0_hps_io_border spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border " "Elaborating entity \"spw_babasu_hps_0_hps_io_border\" for hierarchy \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\"" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_hps_0_hps_io.v" "border" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_hps_0_hps_io.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371935273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_hps_0_hps_io_border.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371935275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "spw_babasu/synthesis/submodules/hps_sdram.v" "pll" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371935279 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1520371935280 "|SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_hps_0:hps_0|spw_babasu_hps_0_hps_io:hps_io|spw_babasu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1520371935280 "|SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_hps_0:hps_0|spw_babasu_hps_0_hps_io:hps_io|spw_babasu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "spw_babasu/synthesis/submodules/hps_sdram.v" "p0" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371935282 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371935288 "|SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_hps_0:hps_0|spw_babasu_hps_0_hps_io:hps_io|spw_babasu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371935291 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1520371935297 "|SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_hps_0:hps_0|spw_babasu_hps_0_hps_io:hps_io|spw_babasu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1520371935297 "|SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_hps_0:hps_0|spw_babasu_hps_0_hps_io:hps_io|spw_babasu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1520371935298 "|SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_hps_0:hps_0|spw_babasu_hps_0_hps_io:hps_io|spw_babasu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1520371935298 "|SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_hps_0:hps_0|spw_babasu_hps_0_hps_io:hps_io|spw_babasu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371935299 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1520371935301 "|SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_hps_0:hps_0|spw_babasu_hps_0_hps_io:hps_io|spw_babasu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1520371935301 "|SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_hps_0:hps_0|spw_babasu_hps_0_hps_io:hps_io|spw_babasu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371935304 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1520371935306 "|SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_hps_0:hps_0|spw_babasu_hps_0_hps_io:hps_io|spw_babasu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371935308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371935405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371935420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371935426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371935436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371935899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371935901 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371935901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371935901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371935901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371935901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371935901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371935901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371935901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371935901 ""}  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1520371935901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520371935970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371935970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/felipe/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371935971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371935977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371935981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "spw_babasu/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371935985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "spw_babasu/synthesis/submodules/hps_sdram.v" "seq" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371936035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "spw_babasu/synthesis/submodules/hps_sdram.v" "c0" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371936040 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "spw_babasu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1520371936047 "|SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_hps_0:hps_0|spw_babasu_hps_0_hps_io:hps_io|spw_babasu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "spw_babasu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1520371936047 "|SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_hps_0:hps_0|spw_babasu_hps_0_hps_io:hps_io|spw_babasu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "spw_babasu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1520371936047 "|SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_hps_0:hps_0|spw_babasu_hps_0_hps_io:hps_io|spw_babasu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "spw_babasu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1520371936047 "|SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_hps_0:hps_0|spw_babasu_hps_0_hps_io:hps_io|spw_babasu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "spw_babasu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1520371936047 "|SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_hps_0:hps_0|spw_babasu_hps_0_hps_io:hps_io|spw_babasu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "spw_babasu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1520371936047 "|SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_hps_0:hps_0|spw_babasu_hps_0_hps_io:hps_io|spw_babasu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "spw_babasu/synthesis/submodules/hps_sdram.v" "oct" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371936050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"spw_babasu:u0\|spw_babasu_hps_0:hps_0\|spw_babasu_hps_0_hps_io:hps_io\|spw_babasu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "spw_babasu/synthesis/submodules/hps_sdram.v" "dll" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371936054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu_pll_0 spw_babasu:u0\|spw_babasu_pll_0:pll_0 " "Elaborating entity \"spw_babasu_pll_0\" for hierarchy \"spw_babasu:u0\|spw_babasu_pll_0:pll_0\"" {  } { { "spw_babasu/synthesis/spw_babasu.v" "pll_0" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/spw_babasu.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371936058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll spw_babasu:u0\|spw_babasu_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"spw_babasu:u0\|spw_babasu_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_pll_0.v" "altera_pll_i" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_pll_0.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371936080 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1520371936083 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spw_babasu:u0\|spw_babasu_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"spw_babasu:u0\|spw_babasu_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_pll_0.v" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_pll_0.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371936083 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spw_babasu:u0\|spw_babasu_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"spw_babasu:u0\|spw_babasu_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 200.000000 MHz " "Parameter \"output_clock_frequency0\" = \"200.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520371936084 ""}  } { { "spw_babasu/synthesis/submodules/spw_babasu_pll_0.v" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_pll_0.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1520371936084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu_mm_interconnect_0 spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"spw_babasu_mm_interconnect_0\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\"" {  } { { "spw_babasu/synthesis/spw_babasu.v" "mm_interconnect_0" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/spw_babasu.v" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371936087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:link_start_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:link_start_s1_translator\"" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" "link_start_s1_translator" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" 1562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371936196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" "hps_0_h2f_axi_master_agent" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" 2714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371936227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371936233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:link_start_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:link_start_s1_agent\"" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" "link_start_s1_agent" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" 2798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371936236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:link_start_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:link_start_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371936240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:link_start_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:link_start_s1_agent_rsp_fifo\"" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" "link_start_s1_agent_rsp_fifo" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" 2839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371936244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:link_start_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:link_start_s1_agent_rdata_fifo\"" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" "link_start_s1_agent_rdata_fifo" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" 2880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371936248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu_mm_interconnect_0_router spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_router:router " "Elaborating entity \"spw_babasu_mm_interconnect_0_router\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_router:router\"" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" "router" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" 5552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371936367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu_mm_interconnect_0_router_default_decode spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_router:router\|spw_babasu_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"spw_babasu_mm_interconnect_0_router_default_decode\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_router:router\|spw_babasu_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_router.sv" "the_default_decode" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_router.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371936370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu_mm_interconnect_0_router_002 spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"spw_babasu_mm_interconnect_0_router_002\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_router_002:router_002\"" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" "router_002" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" 5584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371936377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu_mm_interconnect_0_router_002_default_decode spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_router_002:router_002\|spw_babasu_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"spw_babasu_mm_interconnect_0_router_002_default_decode\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_router_002:router_002\|spw_babasu_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371936380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter\"" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" "hps_0_h2f_axi_master_wr_limiter" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" 5890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371936434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:link_start_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:link_start_s1_burst_adapter\"" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" "link_start_s1_burst_adapter" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" 5990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371936443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:link_start_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:link_start_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371936450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:link_start_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:link_start_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371936458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:link_start_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:link_start_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371936461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:link_start_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:link_start_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371936463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:link_start_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:link_start_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371936465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:link_start_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:link_start_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371936467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu_mm_interconnect_0_cmd_demux spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"spw_babasu_mm_interconnect_0_cmd_demux\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" "cmd_demux" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" 6903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371936962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu_mm_interconnect_0_cmd_mux spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"spw_babasu_mm_interconnect_0_cmd_mux\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" "cmd_mux" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" 7039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371936969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371936974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371936976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu_mm_interconnect_0_rsp_demux spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"spw_babasu_mm_interconnect_0_rsp_demux\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" "rsp_demux" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" 7430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371937045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu_mm_interconnect_0_rsp_mux spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"spw_babasu_mm_interconnect_0_rsp_mux\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" "rsp_mux" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" 7911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371937066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_rsp_mux.sv" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371937078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "spw_babasu/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371937080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu_mm_interconnect_0_avalon_st_adapter spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"spw_babasu_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" "avalon_st_adapter" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0.v" 8053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371937089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spw_babasu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|spw_babasu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"spw_babasu_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"spw_babasu:u0\|spw_babasu_mm_interconnect_0:mm_interconnect_0\|spw_babasu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|spw_babasu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/spw_babasu_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371937093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller spw_babasu:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"spw_babasu:u0\|altera_reset_controller:rst_controller\"" {  } { { "spw_babasu/synthesis/spw_babasu.v" "rst_controller" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/spw_babasu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371937141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer spw_babasu:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"spw_babasu:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "spw_babasu/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371937143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer spw_babasu:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"spw_babasu:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "spw_babasu/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/spw_babasu/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520371937145 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "spw_babasu_TRC SPW_TOP " "Node instance \"spw_babasu_TRC\" instantiates undefined entity \"SPW_TOP\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "top_rtl/spw_babasu.sv" "spw_babasu_TRC" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/top_rtl/spw_babasu.sv" 103 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1520371937155 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/output_files/spw_babasu.map.smsg " "Generated suppressed messages file /run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/output_files/spw_babasu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520371937670 ""}
