<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>GT RoboCup SSL: /home/developer/mtrain-firmware/external/STM32F7xx_HAL_Drivers/Inc/stm32f7xx_hal_sram.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rj_logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">GT RoboCup SSL
   </div>
   <div id="projectbrief">mTrain device firmware</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('stm32f7xx__hal__sram_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">stm32f7xx_hal_sram.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f7xx__hal__sram_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#ifndef __STM32F7xx_HAL_SRAM_H</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define __STM32F7xx_HAL_SRAM_H</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f7xx__ll__fmc_8h.html">stm32f7xx_ll_fmc.h</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/* Exported typedef ----------------------------------------------------------*/</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group___s_r_a_m___exported___types.html#ga63d4ab9a3c7554e84818963448cff2e0">   64</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;{</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group___s_r_a_m___exported___types.html#gga63d4ab9a3c7554e84818963448cff2e0af845eb2a993264f2c54387d92ca33121">   66</a></span>&#160;  <a class="code" href="group___s_r_a_m___exported___types.html#gga63d4ab9a3c7554e84818963448cff2e0af845eb2a993264f2c54387d92ca33121">HAL_SRAM_STATE_RESET</a>     = 0x00U,  </div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group___s_r_a_m___exported___types.html#gga63d4ab9a3c7554e84818963448cff2e0ad3fb67c99670f938800f04fc2fabb85b">   67</a></span>&#160;  <a class="code" href="group___s_r_a_m___exported___types.html#gga63d4ab9a3c7554e84818963448cff2e0ad3fb67c99670f938800f04fc2fabb85b">HAL_SRAM_STATE_READY</a>     = 0x01U,  </div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group___s_r_a_m___exported___types.html#gga63d4ab9a3c7554e84818963448cff2e0a9417730417ebfed860073139eba194c8">   68</a></span>&#160;  <a class="code" href="group___s_r_a_m___exported___types.html#gga63d4ab9a3c7554e84818963448cff2e0a9417730417ebfed860073139eba194c8">HAL_SRAM_STATE_BUSY</a>      = 0x02U,  </div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group___s_r_a_m___exported___types.html#gga63d4ab9a3c7554e84818963448cff2e0a648e2c089b8f939e57b6d451a193ff77">   69</a></span>&#160;  <a class="code" href="group___s_r_a_m___exported___types.html#gga63d4ab9a3c7554e84818963448cff2e0a648e2c089b8f939e57b6d451a193ff77">HAL_SRAM_STATE_ERROR</a>     = 0x03U,  </div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group___s_r_a_m___exported___types.html#gga63d4ab9a3c7554e84818963448cff2e0a044fd7596b95163920f174a7e9600a28">   70</a></span>&#160;  <a class="code" href="group___s_r_a_m___exported___types.html#gga63d4ab9a3c7554e84818963448cff2e0a044fd7596b95163920f174a7e9600a28">HAL_SRAM_STATE_PROTECTED</a> = 0x04U   </div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;}<a class="code" href="group___s_r_a_m___exported___types.html#ga63d4ab9a3c7554e84818963448cff2e0">HAL_SRAM_StateTypeDef</a>;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="struct_s_r_a_m___handle_type_def.html">   77</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;{</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="struct_s_r_a_m___handle_type_def.html#a866b6709ecf4b95083342e02b251bb56">   79</a></span>&#160;  <a class="code" href="group___f_m_c___exported__typedef.html#ga3c2be18a99209a78da8e80b28cf2f5b7">FMC_NORSRAM_TypeDef</a>           *<a class="code" href="struct_s_r_a_m___handle_type_def.html#a866b6709ecf4b95083342e02b251bb56">Instance</a>;  </div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="struct_s_r_a_m___handle_type_def.html#acd5b7106fa53d3fc2f26e2995e142f66">   81</a></span>&#160;  <a class="code" href="group___f_m_c___exported__typedef.html#ga622edd64de89d4a45a09947818be1082">FMC_NORSRAM_EXTENDED_TypeDef</a>  *<a class="code" href="struct_s_r_a_m___handle_type_def.html#acd5b7106fa53d3fc2f26e2995e142f66">Extended</a>;  </div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="struct_s_r_a_m___handle_type_def.html#a6152ae5d414c1a64a47eb252c313b1fd">   83</a></span>&#160;  <a class="code" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html">FMC_NORSRAM_InitTypeDef</a>       <a class="code" href="struct_s_r_a_m___handle_type_def.html#a6152ae5d414c1a64a47eb252c313b1fd">Init</a>;       </div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="struct_s_r_a_m___handle_type_def.html#adba91b8414e95a57095c89375a32d9ab">   85</a></span>&#160;  <a class="code" href="stm32f7xx__hal__def_8h.html#ab367482e943333a1299294eadaad284b">HAL_LockTypeDef</a>               <a class="code" href="struct_s_r_a_m___handle_type_def.html#adba91b8414e95a57095c89375a32d9ab">Lock</a>;       </div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="struct_s_r_a_m___handle_type_def.html#a25d74b89e99ac381837ffde693c8db32">   87</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> HAL_SRAM_StateTypeDef    <a class="code" href="struct_s_r_a_m___handle_type_def.html#a25d74b89e99ac381837ffde693c8db32">State</a>;      </div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="struct_s_r_a_m___handle_type_def.html#a9c62f84028f9bb11a2267466b6d24bd0">   89</a></span>&#160;  <a class="code" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a>             *<a class="code" href="struct_s_r_a_m___handle_type_def.html#a9c62f84028f9bb11a2267466b6d24bd0">hdma</a>;      </div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;}<a class="code" href="struct_s_r_a_m___handle_type_def.html">SRAM_HandleTypeDef</a>; </div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___s_r_a_m___exported___macros.html#ga55d23fcccd3a3a2c9280fcddc691068a">  108</a></span>&#160;<span class="preprocessor">#define __HAL_SRAM_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)-&gt;State = HAL_SRAM_STATE_RESET)</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">/* Exported functions --------------------------------------------------------*/</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">/* Initialization/de-initialization functions  ********************************/</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code" href="group___s_r_a_m___exported___functions___group1.html#ga5842df0a34a446fcd9a12f2857038ccd">HAL_SRAM_Init</a>(<a class="code" href="struct_s_r_a_m___handle_type_def.html">SRAM_HandleTypeDef</a> *hsram, <a class="code" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html">FMC_NORSRAM_TimingTypeDef</a> *Timing, <a class="code" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html">FMC_NORSRAM_TimingTypeDef</a> *ExtTiming);</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code" href="group___s_r_a_m___exported___functions___group1.html#gabadc6ca2f2ff6332e22ff01d704282c0">HAL_SRAM_DeInit</a>(<a class="code" href="struct_s_r_a_m___handle_type_def.html">SRAM_HandleTypeDef</a> *hsram);</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_r_a_m___exported___functions___group1.html#ga2510895288240fa3b7c4a1e3310abf10">HAL_SRAM_MspInit</a>(<a class="code" href="struct_s_r_a_m___handle_type_def.html">SRAM_HandleTypeDef</a> *hsram);</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_r_a_m___exported___functions___group1.html#ga41873884e9e602b9b3e44659ed7c5931">HAL_SRAM_MspDeInit</a>(<a class="code" href="struct_s_r_a_m___handle_type_def.html">SRAM_HandleTypeDef</a> *hsram);</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">/* I/O operation functions  ***************************************************/</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code" href="group___s_r_a_m___exported___functions___group2.html#gaa397cd69f463cdaef60620dc504221ee">HAL_SRAM_Read_8b</a>(<a class="code" href="struct_s_r_a_m___handle_type_def.html">SRAM_HandleTypeDef</a> *hsram, uint32_t *pAddress, uint8_t *pDstBuffer, uint32_t BufferSize);</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code" href="group___s_r_a_m___exported___functions___group2.html#ga1ae829a51e3be3af706e864b87253919">HAL_SRAM_Write_8b</a>(<a class="code" href="struct_s_r_a_m___handle_type_def.html">SRAM_HandleTypeDef</a> *hsram, uint32_t *pAddress, uint8_t *pSrcBuffer, uint32_t BufferSize);</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code" href="group___s_r_a_m___exported___functions___group2.html#ga671719ff18c1897edd9c29718f6d4f0a">HAL_SRAM_Read_16b</a>(<a class="code" href="struct_s_r_a_m___handle_type_def.html">SRAM_HandleTypeDef</a> *hsram, uint32_t *pAddress, uint16_t *pDstBuffer, uint32_t BufferSize);</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code" href="group___s_r_a_m___exported___functions___group2.html#ga6c57c8dff53c8bd9fcbadeeb3572d799">HAL_SRAM_Write_16b</a>(<a class="code" href="struct_s_r_a_m___handle_type_def.html">SRAM_HandleTypeDef</a> *hsram, uint32_t *pAddress, uint16_t *pSrcBuffer, uint32_t BufferSize);</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code" href="group___s_r_a_m___exported___functions___group2.html#gaecd5d8df61a34b1b59e3f18157ddf2b8">HAL_SRAM_Read_32b</a>(<a class="code" href="struct_s_r_a_m___handle_type_def.html">SRAM_HandleTypeDef</a> *hsram, uint32_t *pAddress, uint32_t *pDstBuffer, uint32_t BufferSize);</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code" href="group___s_r_a_m___exported___functions___group2.html#ga7adf2d13d0cd9906e3054a6ef712c068">HAL_SRAM_Write_32b</a>(<a class="code" href="struct_s_r_a_m___handle_type_def.html">SRAM_HandleTypeDef</a> *hsram, uint32_t *pAddress, uint32_t *pSrcBuffer, uint32_t BufferSize);</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code" href="group___s_r_a_m___exported___functions___group2.html#gac33cd97247fe18d437544895b83acf04">HAL_SRAM_Read_DMA</a>(<a class="code" href="struct_s_r_a_m___handle_type_def.html">SRAM_HandleTypeDef</a> *hsram, uint32_t *pAddress, uint32_t *pDstBuffer, uint32_t BufferSize);</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code" href="group___s_r_a_m___exported___functions___group2.html#ga00d6551fd89c7a5b0ce068a0b4e42840">HAL_SRAM_Write_DMA</a>(<a class="code" href="struct_s_r_a_m___handle_type_def.html">SRAM_HandleTypeDef</a> *hsram, uint32_t *pAddress, uint32_t *pSrcBuffer, uint32_t BufferSize);</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_r_a_m___exported___functions___group2.html#ga9fac3a3627d7d423ab3ff291deb1ff83">HAL_SRAM_DMA_XferCpltCallback</a>(<a class="code" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma);</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_r_a_m___exported___functions___group2.html#gae628d2c41ab1fc97f9940fc9999246fe">HAL_SRAM_DMA_XferErrorCallback</a>(<a class="code" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma);</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">/* SRAM Control functions  ****************************************************/</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code" href="group___s_r_a_m___exported___functions___group3.html#ga52f56b344b30d6756152f6789d90dc16">HAL_SRAM_WriteOperation_Enable</a>(<a class="code" href="struct_s_r_a_m___handle_type_def.html">SRAM_HandleTypeDef</a> *hsram);</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code" href="group___s_r_a_m___exported___functions___group3.html#ga4bfd376d61a63cea7c845753cca4f3e7">HAL_SRAM_WriteOperation_Disable</a>(<a class="code" href="struct_s_r_a_m___handle_type_def.html">SRAM_HandleTypeDef</a> *hsram);</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">/* SRAM  State functions ******************************************************/</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;HAL_SRAM_StateTypeDef <a class="code" href="group___s_r_a_m___exported___functions___group4.html#gacbdc09f3583e442e2b56ef5906721fc8">HAL_SRAM_GetState</a>(<a class="code" href="struct_s_r_a_m___handle_type_def.html">SRAM_HandleTypeDef</a> *hsram);</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;}</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F7xx_HAL_SRAM_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="group___f_m_c___exported__typedef_html_ga622edd64de89d4a45a09947818be1082"><div class="ttname"><a href="group___f_m_c___exported__typedef.html#ga622edd64de89d4a45a09947818be1082">FMC_NORSRAM_EXTENDED_TypeDef</a></div><div class="ttdeci">#define FMC_NORSRAM_EXTENDED_TypeDef</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:402</div></div>
<div class="ttc" id="group___s_r_a_m___exported___functions___group3_html_ga4bfd376d61a63cea7c845753cca4f3e7"><div class="ttname"><a href="group___s_r_a_m___exported___functions___group3.html#ga4bfd376d61a63cea7c845753cca4f3e7">HAL_SRAM_WriteOperation_Disable</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_SRAM_WriteOperation_Disable(SRAM_HandleTypeDef *hsram)</div></div>
<div class="ttc" id="group___s_r_a_m___exported___functions___group2_html_ga00d6551fd89c7a5b0ce068a0b4e42840"><div class="ttname"><a href="group___s_r_a_m___exported___functions___group2.html#ga00d6551fd89c7a5b0ce068a0b4e42840">HAL_SRAM_Write_DMA</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_SRAM_Write_DMA(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pSrcBuffer, uint32_t BufferSize)</div></div>
<div class="ttc" id="group___s_r_a_m___exported___functions___group1_html_gabadc6ca2f2ff6332e22ff01d704282c0"><div class="ttname"><a href="group___s_r_a_m___exported___functions___group1.html#gabadc6ca2f2ff6332e22ff01d704282c0">HAL_SRAM_DeInit</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_SRAM_DeInit(SRAM_HandleTypeDef *hsram)</div></div>
<div class="ttc" id="group___s_r_a_m___exported___types_html_gga63d4ab9a3c7554e84818963448cff2e0ad3fb67c99670f938800f04fc2fabb85b"><div class="ttname"><a href="group___s_r_a_m___exported___types.html#gga63d4ab9a3c7554e84818963448cff2e0ad3fb67c99670f938800f04fc2fabb85b">HAL_SRAM_STATE_READY</a></div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_sram.h:67</div></div>
<div class="ttc" id="group___s_r_a_m___exported___functions___group3_html_ga52f56b344b30d6756152f6789d90dc16"><div class="ttname"><a href="group___s_r_a_m___exported___functions___group3.html#ga52f56b344b30d6756152f6789d90dc16">HAL_SRAM_WriteOperation_Enable</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_SRAM_WriteOperation_Enable(SRAM_HandleTypeDef *hsram)</div></div>
<div class="ttc" id="group___s_r_a_m___exported___types_html_gga63d4ab9a3c7554e84818963448cff2e0a648e2c089b8f939e57b6d451a193ff77"><div class="ttname"><a href="group___s_r_a_m___exported___types.html#gga63d4ab9a3c7554e84818963448cff2e0a648e2c089b8f939e57b6d451a193ff77">HAL_SRAM_STATE_ERROR</a></div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_sram.h:69</div></div>
<div class="ttc" id="group___f_m_c___exported__typedef_html_ga3c2be18a99209a78da8e80b28cf2f5b7"><div class="ttname"><a href="group___f_m_c___exported__typedef.html#ga3c2be18a99209a78da8e80b28cf2f5b7">FMC_NORSRAM_TypeDef</a></div><div class="ttdeci">#define FMC_NORSRAM_TypeDef</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:401</div></div>
<div class="ttc" id="group___s_r_a_m___exported___functions___group2_html_ga671719ff18c1897edd9c29718f6d4f0a"><div class="ttname"><a href="group___s_r_a_m___exported___functions___group2.html#ga671719ff18c1897edd9c29718f6d4f0a">HAL_SRAM_Read_16b</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_SRAM_Read_16b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint16_t *pDstBuffer, uint32_t BufferSize)</div></div>
<div class="ttc" id="group___s_r_a_m___exported___types_html_gga63d4ab9a3c7554e84818963448cff2e0af845eb2a993264f2c54387d92ca33121"><div class="ttname"><a href="group___s_r_a_m___exported___types.html#gga63d4ab9a3c7554e84818963448cff2e0af845eb2a993264f2c54387d92ca33121">HAL_SRAM_STATE_RESET</a></div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_sram.h:66</div></div>
<div class="ttc" id="struct_s_r_a_m___handle_type_def_html_a25d74b89e99ac381837ffde693c8db32"><div class="ttname"><a href="struct_s_r_a_m___handle_type_def.html#a25d74b89e99ac381837ffde693c8db32">SRAM_HandleTypeDef::State</a></div><div class="ttdeci">__IO HAL_SRAM_StateTypeDef State</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_sram.h:87</div></div>
<div class="ttc" id="stm32f7xx__hal__def_8h_html_ab367482e943333a1299294eadaad284b"><div class="ttname"><a href="stm32f7xx__hal__def_8h.html#ab367482e943333a1299294eadaad284b">HAL_LockTypeDef</a></div><div class="ttdeci">HAL_LockTypeDef</div><div class="ttdoc">HAL Lock structures definition. </div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_def.h:68</div></div>
<div class="ttc" id="group___s_r_a_m___exported___types_html_ga63d4ab9a3c7554e84818963448cff2e0"><div class="ttname"><a href="group___s_r_a_m___exported___types.html#ga63d4ab9a3c7554e84818963448cff2e0">HAL_SRAM_StateTypeDef</a></div><div class="ttdeci">HAL_SRAM_StateTypeDef</div><div class="ttdoc">HAL SRAM State structures definition. </div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_sram.h:64</div></div>
<div class="ttc" id="group___s_r_a_m___exported___functions___group2_html_gac33cd97247fe18d437544895b83acf04"><div class="ttname"><a href="group___s_r_a_m___exported___functions___group2.html#gac33cd97247fe18d437544895b83acf04">HAL_SRAM_Read_DMA</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_SRAM_Read_DMA(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pDstBuffer, uint32_t BufferSize)</div></div>
<div class="ttc" id="group___s_r_a_m___exported___functions___group1_html_ga2510895288240fa3b7c4a1e3310abf10"><div class="ttname"><a href="group___s_r_a_m___exported___functions___group1.html#ga2510895288240fa3b7c4a1e3310abf10">HAL_SRAM_MspInit</a></div><div class="ttdeci">void HAL_SRAM_MspInit(SRAM_HandleTypeDef *hsram)</div></div>
<div class="ttc" id="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_html"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html">FMC_NORSRAM_TimingTypeDef</a></div><div class="ttdoc">FMC NORSRAM Timing parameters structure definition. </div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:478</div></div>
<div class="ttc" id="group___s_r_a_m___exported___types_html_gga63d4ab9a3c7554e84818963448cff2e0a044fd7596b95163920f174a7e9600a28"><div class="ttname"><a href="group___s_r_a_m___exported___types.html#gga63d4ab9a3c7554e84818963448cff2e0a044fd7596b95163920f174a7e9600a28">HAL_SRAM_STATE_PROTECTED</a></div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_sram.h:70</div></div>
<div class="ttc" id="group___s_r_a_m___exported___types_html_gga63d4ab9a3c7554e84818963448cff2e0a9417730417ebfed860073139eba194c8"><div class="ttname"><a href="group___s_r_a_m___exported___types.html#gga63d4ab9a3c7554e84818963448cff2e0a9417730417ebfed860073139eba194c8">HAL_SRAM_STATE_BUSY</a></div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_sram.h:68</div></div>
<div class="ttc" id="group___s_r_a_m___exported___functions___group2_html_gae628d2c41ab1fc97f9940fc9999246fe"><div class="ttname"><a href="group___s_r_a_m___exported___functions___group2.html#gae628d2c41ab1fc97f9940fc9999246fe">HAL_SRAM_DMA_XferErrorCallback</a></div><div class="ttdeci">void HAL_SRAM_DMA_XferErrorCallback(DMA_HandleTypeDef *hdma)</div></div>
<div class="ttc" id="core__cm0_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm0.h:213</div></div>
<div class="ttc" id="group___s_r_a_m___exported___functions___group2_html_gaa397cd69f463cdaef60620dc504221ee"><div class="ttname"><a href="group___s_r_a_m___exported___functions___group2.html#gaa397cd69f463cdaef60620dc504221ee">HAL_SRAM_Read_8b</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_SRAM_Read_8b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint8_t *pDstBuffer, uint32_t BufferSize)</div></div>
<div class="ttc" id="group___s_r_a_m___exported___functions___group4_html_gacbdc09f3583e442e2b56ef5906721fc8"><div class="ttname"><a href="group___s_r_a_m___exported___functions___group4.html#gacbdc09f3583e442e2b56ef5906721fc8">HAL_SRAM_GetState</a></div><div class="ttdeci">HAL_SRAM_StateTypeDef HAL_SRAM_GetState(SRAM_HandleTypeDef *hsram)</div></div>
<div class="ttc" id="struct_s_r_a_m___handle_type_def_html_a866b6709ecf4b95083342e02b251bb56"><div class="ttname"><a href="struct_s_r_a_m___handle_type_def.html#a866b6709ecf4b95083342e02b251bb56">SRAM_HandleTypeDef::Instance</a></div><div class="ttdeci">FMC_NORSRAM_TypeDef * Instance</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_sram.h:79</div></div>
<div class="ttc" id="group___s_r_a_m___exported___functions___group1_html_ga41873884e9e602b9b3e44659ed7c5931"><div class="ttname"><a href="group___s_r_a_m___exported___functions___group1.html#ga41873884e9e602b9b3e44659ed7c5931">HAL_SRAM_MspDeInit</a></div><div class="ttdeci">void HAL_SRAM_MspDeInit(SRAM_HandleTypeDef *hsram)</div></div>
<div class="ttc" id="struct_s_r_a_m___handle_type_def_html_adba91b8414e95a57095c89375a32d9ab"><div class="ttname"><a href="struct_s_r_a_m___handle_type_def.html#adba91b8414e95a57095c89375a32d9ab">SRAM_HandleTypeDef::Lock</a></div><div class="ttdeci">HAL_LockTypeDef Lock</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_sram.h:85</div></div>
<div class="ttc" id="group___s_r_a_m___exported___functions___group1_html_ga5842df0a34a446fcd9a12f2857038ccd"><div class="ttname"><a href="group___s_r_a_m___exported___functions___group1.html#ga5842df0a34a446fcd9a12f2857038ccd">HAL_SRAM_Init</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)</div></div>
<div class="ttc" id="group___s_r_a_m___exported___functions___group2_html_ga7adf2d13d0cd9906e3054a6ef712c068"><div class="ttname"><a href="group___s_r_a_m___exported___functions___group2.html#ga7adf2d13d0cd9906e3054a6ef712c068">HAL_SRAM_Write_32b</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_SRAM_Write_32b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pSrcBuffer, uint32_t BufferSize)</div></div>
<div class="ttc" id="struct_s_r_a_m___handle_type_def_html_a6152ae5d414c1a64a47eb252c313b1fd"><div class="ttname"><a href="struct_s_r_a_m___handle_type_def.html#a6152ae5d414c1a64a47eb252c313b1fd">SRAM_HandleTypeDef::Init</a></div><div class="ttdeci">FMC_NORSRAM_InitTypeDef Init</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_sram.h:83</div></div>
<div class="ttc" id="group___s_r_a_m___exported___functions___group2_html_ga6c57c8dff53c8bd9fcbadeeb3572d799"><div class="ttname"><a href="group___s_r_a_m___exported___functions___group2.html#ga6c57c8dff53c8bd9fcbadeeb3572d799">HAL_SRAM_Write_16b</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_SRAM_Write_16b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint16_t *pSrcBuffer, uint32_t BufferSize)</div></div>
<div class="ttc" id="struct_f_m_c___n_o_r_s_r_a_m___init_type_def_html"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html">FMC_NORSRAM_InitTypeDef</a></div><div class="ttdoc">FMC NORSRAM Configuration Structure definition. </div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:414</div></div>
<div class="ttc" id="struct_s_r_a_m___handle_type_def_html"><div class="ttname"><a href="struct_s_r_a_m___handle_type_def.html">SRAM_HandleTypeDef</a></div><div class="ttdoc">SRAM handle Structure definition. </div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_sram.h:77</div></div>
<div class="ttc" id="stm32f7xx__ll__fmc_8h_html"><div class="ttname"><a href="stm32f7xx__ll__fmc_8h.html">stm32f7xx_ll_fmc.h</a></div><div class="ttdoc">Header file of FMC HAL module. </div></div>
<div class="ttc" id="struct_____d_m_a___handle_type_def_html"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html">__DMA_HandleTypeDef</a></div><div class="ttdoc">DMA handle Structure definition. </div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:156</div></div>
<div class="ttc" id="group___s_r_a_m___exported___functions___group2_html_gaecd5d8df61a34b1b59e3f18157ddf2b8"><div class="ttname"><a href="group___s_r_a_m___exported___functions___group2.html#gaecd5d8df61a34b1b59e3f18157ddf2b8">HAL_SRAM_Read_32b</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_SRAM_Read_32b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pDstBuffer, uint32_t BufferSize)</div></div>
<div class="ttc" id="struct_s_r_a_m___handle_type_def_html_acd5b7106fa53d3fc2f26e2995e142f66"><div class="ttname"><a href="struct_s_r_a_m___handle_type_def.html#acd5b7106fa53d3fc2f26e2995e142f66">SRAM_HandleTypeDef::Extended</a></div><div class="ttdeci">FMC_NORSRAM_EXTENDED_TypeDef * Extended</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_sram.h:81</div></div>
<div class="ttc" id="group___s_r_a_m___exported___functions___group2_html_ga1ae829a51e3be3af706e864b87253919"><div class="ttname"><a href="group___s_r_a_m___exported___functions___group2.html#ga1ae829a51e3be3af706e864b87253919">HAL_SRAM_Write_8b</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_SRAM_Write_8b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint8_t *pSrcBuffer, uint32_t BufferSize)</div></div>
<div class="ttc" id="struct_s_r_a_m___handle_type_def_html_a9c62f84028f9bb11a2267466b6d24bd0"><div class="ttname"><a href="struct_s_r_a_m___handle_type_def.html#a9c62f84028f9bb11a2267466b6d24bd0">SRAM_HandleTypeDef::hdma</a></div><div class="ttdeci">DMA_HandleTypeDef * hdma</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_sram.h:89</div></div>
<div class="ttc" id="stm32f7xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478f"><div class="ttname"><a href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a></div><div class="ttdeci">HAL_StatusTypeDef</div><div class="ttdoc">HAL Status structures definition. </div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_def.h:57</div></div>
<div class="ttc" id="group___s_r_a_m___exported___functions___group2_html_ga9fac3a3627d7d423ab3ff291deb1ff83"><div class="ttname"><a href="group___s_r_a_m___exported___functions___group2.html#ga9fac3a3627d7d423ab3ff291deb1ff83">HAL_SRAM_DMA_XferCpltCallback</a></div><div class="ttdeci">void HAL_SRAM_DMA_XferCpltCallback(DMA_HandleTypeDef *hdma)</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_397d9aeee4af8edecac90968d93b57df.html">external</a></li><li class="navelem"><a class="el" href="dir_d44dc8085d5faa6a792c35ee8daf1893.html">STM32F7xx_HAL_Drivers</a></li><li class="navelem"><a class="el" href="dir_ad8ec080499984a8e3c23a7affdafd94.html">Inc</a></li><li class="navelem"><a class="el" href="stm32f7xx__hal__sram_8h.html">stm32f7xx_hal_sram.h</a></li>
    <li class="footer">Generated on Sun May 31 2020 15:54:25 for GT RoboCup SSL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
