;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-126
	MOV -1, <-26
	MOV -16, <-20
	DJN -1, @-20
	SUB @126, @106
	MOV -16, <-20
	JMZ 12, #-10
	JMZ 12, #-10
	SPL -700, -600
	CMP #72, @200
	SLT 121, 40
	SPL <126, #101
	MOV -16, <-20
	MOV -16, <-20
	JMZ 12, #-10
	DJN <32, 9
	JMP -16, @-20
	SPL 12, <10
	MOV -1, <-26
	ADD @130, 9
	SPL 12, <10
	SUB @3, 7
	SUB 12, @10
	SUB #112, @4
	MOV -1, <-26
	SLT -16, <-20
	SPL -7, 623
	ADD 270, 60
	SUB @126, @106
	MOV -7, <-20
	SPL 0, <-22
	SUB #112, @4
	MOV @121, 106
	JMP @162, #203
	SUB #32, @9
	MOV -1, <-26
	SUB @127, 106
	SUB @126, @106
	MOV @121, 106
	ADD 261, 60
	MOV -66, <-20
	SUB @0, @2
	JMZ 12, #-10
	MOV @121, 106
	MOV -66, <-20
	SLT -16, <-20
	MOV -16, <-20
	MOV -16, <-20
	SPL 0, <-2
	MOV -16, <-20
