// Seed: 683050101
module module_0 (
    output tri0 id_0,
    input uwire id_1,
    output supply1 id_2
);
  wire [1 : 1] id_4;
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    input wor id_2,
    output supply1 id_3,
    output logic id_4,
    input tri0 id_5,
    input wand id_6,
    input uwire id_7,
    input tri id_8,
    output supply1 id_9,
    output supply1 id_10,
    input wor id_11,
    input supply1 id_12,
    input uwire id_13,
    output tri0 id_14,
    input tri id_15,
    input tri1 id_16,
    output tri1 id_17,
    input supply1 id_18,
    input wire id_19,
    output tri0 id_20,
    input tri1 id_21,
    output wire id_22,
    input supply0 id_23
);
  initial begin : LABEL_0
    id_4 <= 1'd0;
  end
  module_0 modCall_1 (
      id_22,
      id_18,
      id_17
  );
  assign modCall_1.id_1 = 0;
  wire id_25;
endmodule
