

================================================================
== Vivado HLS Report for 'Loop_1_proc'
================================================================
* Date:           Sun Mar 15 16:57:17 2020

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        conv2d
* Solution:       hls_target
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.60|      6.31|        0.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    9|    9|    9|    9|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    7|    7|         5|          1|          1|     4|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     243|    164|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    111|
|Register         |        -|      -|     302|     96|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     545|    371|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+----+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+----+----+------------+------------+
    |indvar_flatten_next_fu_157_p2     |     +    |      0|  14|   9|           3|           1|
    |p_319_fu_282_p2                   |     +    |      0|  32|  14|           9|           9|
    |p_331_fu_381_p2                   |     +    |      0|  35|  15|          10|          10|
    |p_355_fu_430_p2                   |     +    |      0|   0|  11|          11|          11|
    |p_361_fu_442_p2                   |     +    |      0|  41|  17|          12|          12|
    |p_hw_output_x_scan_1_fu_203_p2    |     +    |      0|  11|   8|           1|           2|
    |p_hw_output_y_scan_2_fu_189_p2    |     +    |      0|  11|   8|           1|           2|
    |tmp1_fu_310_p2                    |     +    |      0|  32|  14|           9|           9|
    |tmp2_fu_421_p2                    |     +    |      0|   0|  11|          11|          11|
    |tmp3_fu_401_p2                    |     +    |      0|  35|  15|          10|          10|
    |tmp4_fu_358_p2                    |     +    |      0|  32|  14|           9|           9|
    |ap_block_pp0_stage0_flag00001001  |    and   |      0|   0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|   0|   2|           1|           1|
    |ap_block_state6_io                |    and   |      0|   0|   2|           1|           1|
    |tmp_last_V_fu_369_p2              |    and   |      0|   0|   2|           1|           1|
    |exitcond8_fu_163_p2               |   icmp   |      0|   0|   1|           2|           3|
    |exitcond_flatten_fu_151_p2        |   icmp   |      0|   0|   2|           3|           4|
    |tmp5_fu_183_p2                    |   icmp   |      0|   0|   1|           2|           1|
    |tmp_mid1_fu_177_p2                |   icmp   |      0|   0|   1|           2|           1|
    |tmp_s_fu_364_p2                   |   icmp   |      0|   0|   1|           2|           1|
    |ap_block_pp0_stage0_flag00011001  |    or    |      0|   0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|   0|   2|           1|           1|
    |p_hw_output_x_scan_s_fu_169_p3    |  select  |      0|   0|   2|           1|           1|
    |p_hw_output_y_scan_s_fu_195_p3    |  select  |      0|   0|   2|           1|           2|
    |tmp_mid2_fu_209_p3                |  select  |      0|   0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|   0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|   0|   2|           1|           2|
    +----------------------------------+----------+-------+----+----+------------+------------+
    |Total                             |          |      0| 243| 164|         108|         110|
    +----------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  21|          4|    1|          4|
    |ap_done                                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                    |   9|          2|    1|          2|
    |ap_sig_ioackin_hw_output_V_value_V_ap_ack  |   9|          2|    1|          2|
    |hw_output_V_last_V_blk_n                   |   9|          2|    1|          2|
    |hw_output_V_value_V_blk_n                  |   9|          2|    1|          2|
    |indvar_flatten_reg_118                     |   9|          2|    3|          6|
    |p_hw_input_stencil_stream_V_value_V_blk_n  |   9|          2|    1|          2|
    |p_hw_output_x_scan_2_reg_140               |   9|          2|    2|          4|
    |p_hw_output_y_scan_1_reg_129               |   9|          2|    2|          4|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 111|         24|   15|         32|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   3|   0|    3|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_reg_ioackin_hw_output_V_last_V_ap_ack   |   1|   0|    1|          0|
    |ap_reg_ioackin_hw_output_V_value_V_ap_ack  |   1|   0|    1|          0|
    |ap_reg_pp0_iter2_tmp_4_reg_513             |   6|   0|    6|          0|
    |exitcond8_reg_468                          |   1|   0|    1|          0|
    |exitcond_flatten_reg_459                   |   1|   0|    1|          0|
    |indvar_flatten_reg_118                     |   3|   0|    3|          0|
    |p_319_reg_503                              |   9|   0|    9|          0|
    |p_331_reg_533                              |  10|   0|   10|          0|
    |p_355_reg_543                              |  11|   0|   11|          0|
    |p_357_reg_498                              |   8|   0|    8|          0|
    |p_hw_output_x_scan_2_reg_140               |   2|   0|    2|          0|
    |p_hw_output_x_scan_s_reg_473               |   2|   0|    2|          0|
    |p_hw_output_y_scan_1_reg_129               |   2|   0|    2|          0|
    |tmp1_reg_508                               |   9|   0|    9|          0|
    |tmp3_reg_538                               |  10|   0|   10|          0|
    |tmp4_reg_523                               |   9|   0|    9|          0|
    |tmp5_reg_483                               |   1|   0|    1|          0|
    |tmp_4_reg_513                              |   6|   0|    6|          0|
    |tmp_5_reg_518                              |   7|   0|    7|          0|
    |tmp_last_V_reg_528                         |   1|   0|    1|          0|
    |tmp_mid1_reg_478                           |   1|   0|    1|          0|
    |exitcond_flatten_reg_459                   |  64|  32|    1|          0|
    |p_357_reg_498                              |  64|  32|    8|          0|
    |tmp_last_V_reg_528                         |  64|  32|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 302|  96|  120|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------+-----+-----+------------+-------------------------------------+--------------+
|                  RTL Ports                  | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+---------------------------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                                       |  in |    1| ap_ctrl_hs |             Loop_1_proc             | return value |
|ap_rst                                       |  in |    1| ap_ctrl_hs |             Loop_1_proc             | return value |
|ap_start                                     |  in |    1| ap_ctrl_hs |             Loop_1_proc             | return value |
|ap_done                                      | out |    1| ap_ctrl_hs |             Loop_1_proc             | return value |
|ap_continue                                  |  in |    1| ap_ctrl_hs |             Loop_1_proc             | return value |
|ap_idle                                      | out |    1| ap_ctrl_hs |             Loop_1_proc             | return value |
|ap_ready                                     | out |    1| ap_ctrl_hs |             Loop_1_proc             | return value |
|p_hw_input_stencil_stream_V_value_V_dout     |  in |   72|   ap_fifo  | p_hw_input_stencil_stream_V_value_V |    pointer   |
|p_hw_input_stencil_stream_V_value_V_empty_n  |  in |    1|   ap_fifo  | p_hw_input_stencil_stream_V_value_V |    pointer   |
|p_hw_input_stencil_stream_V_value_V_read     | out |    1|   ap_fifo  | p_hw_input_stencil_stream_V_value_V |    pointer   |
|hw_output_V_value_V                          | out |    8|    ap_hs   |         hw_output_V_value_V         |    pointer   |
|hw_output_V_value_V_ap_vld                   | out |    1|    ap_hs   |         hw_output_V_value_V         |    pointer   |
|hw_output_V_value_V_ap_ack                   |  in |    1|    ap_hs   |         hw_output_V_value_V         |    pointer   |
|hw_output_V_last_V                           | out |    1|    ap_hs   |          hw_output_V_last_V         |    pointer   |
|hw_output_V_last_V_ap_vld                    | out |    1|    ap_hs   |          hw_output_V_last_V         |    pointer   |
|hw_output_V_last_V_ap_ack                    |  in |    1|    ap_hs   |          hw_output_V_last_V         |    pointer   |
+---------------------------------------------+-----+-----+------------+-------------------------------------+--------------+

