; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 3
; RUN: llc  -verify-machineinstrs -mcpu=pwr7 -ppc-asm-full-reg-names \
; RUN:      -mtriple powerpc64-ibm-aix-xcoff < %s \
; RUN:      | FileCheck %s --check-prefix=CHECK-SMALLCM64
; RUN: llc  -verify-machineinstrs -mcpu=pwr7 -ppc-asm-full-reg-names \
; RUN:      -mtriple powerpc64-ibm-aix-xcoff --code-model=large \
; RUN:      < %s | FileCheck %s --check-prefix=CHECK-LARGECM64

@mySmallTLS = thread_local(localexec) global [7800 x i64] zeroinitializer, align 8 #0
@mySmallTLS2 = thread_local(localexec) global [3000 x i64] zeroinitializer, align 8 #0
@mySmallTLS3 = thread_local(localexec) global [3000 x i64] zeroinitializer, align 8
declare nonnull ptr @llvm.threadlocal.address.p0(ptr nonnull)

; All accesses use a "faster" local-exec sequence directly off the thread pointer,
; except for mySmallTLS, as this variable is over the 32KB size limit.
define i64 @StoreLargeAccess1() #1 {
; CHECK-SMALLCM64-LABEL: StoreLargeAccess1:
; CHECK-SMALLCM64:       # %bb.0: # %entry
; CHECK-SMALLCM64-NEXT:    ld r3, L..C0(r2) # target-flags(ppc-tprel) @mySmallTLS
; CHECK-SMALLCM64-NEXT:    li r4, 0
; CHECK-SMALLCM64-NEXT:    li r5, 23
; CHECK-SMALLCM64-NEXT:    ori r4, r4, 53328
; CHECK-SMALLCM64-NEXT:    add r3, r13, r3
; CHECK-SMALLCM64-NEXT:    stdx r5, r3, r4
; CHECK-SMALLCM64-NEXT:    li r3, 55
; CHECK-SMALLCM64-NEXT:    li r4, 64
; CHECK-SMALLCM64-NEXT:    std r3, (mySmallTLS2[TL]@le+696)-65536(r13)
; CHECK-SMALLCM64-NEXT:    li r3, 142
; CHECK-SMALLCM64-NEXT:    std r4, (mySmallTLS3[TL]@le+20000)-131072(r13)
; CHECK-SMALLCM64-NEXT:    blr
;
; CHECK-LARGECM64-LABEL: StoreLargeAccess1:
; CHECK-LARGECM64:       # %bb.0: # %entry
; CHECK-LARGECM64-NEXT:    addis r3, L..C0@u(r2)
; CHECK-LARGECM64-NEXT:    li r4, 0
; CHECK-LARGECM64-NEXT:    li r5, 23
; CHECK-LARGECM64-NEXT:    ld r3, L..C0@l(r3)
; CHECK-LARGECM64-NEXT:    ori r4, r4, 53328
; CHECK-LARGECM64-NEXT:    add r3, r13, r3
; CHECK-LARGECM64-NEXT:    stdx r5, r3, r4
; CHECK-LARGECM64-NEXT:    li r3, 55
; CHECK-LARGECM64-NEXT:    li r4, 64
; CHECK-LARGECM64-NEXT:    std r3, (mySmallTLS2[TL]@le+696)-65536(r13)
; CHECK-LARGECM64-NEXT:    li r3, 142
; CHECK-LARGECM64-NEXT:    std r4, (mySmallTLS3[TL]@le+20000)-131072(r13)
; CHECK-LARGECM64-NEXT:    blr
entry:
  %tls0 = tail call align 8 ptr @llvm.threadlocal.address.p0(ptr align 8 @mySmallTLS)
  %arrayidx = getelementptr inbounds i8, ptr %tls0, i32 53328
  store i64 23, ptr %arrayidx, align 8
  %tls1 = tail call align 8 ptr @llvm.threadlocal.address.p0(ptr align 8 @mySmallTLS2)
  %arrayidx1 = getelementptr inbounds i8, ptr %tls1, i32 696
  store i64 55, ptr %arrayidx1, align 8
  %tls2 = tail call align 8 ptr @llvm.threadlocal.address.p0(ptr align 8 @mySmallTLS3)
  %arrayidx2 = getelementptr inbounds i8, ptr %tls2, i32 20000
  store i64 64, ptr %arrayidx2, align 8
  %load1 = load i64, ptr %arrayidx, align 8
  %load2 = load i64, ptr %arrayidx1, align 8
  %add1 = add i64 %load1, 64
  %add2 = add i64 %add1, %load2
  ret i64 %add2
}

; Since this function does not have the 'aix-small-local-exec-tls` attribute,
; only some local-exec variables should have the small-local-exec TLS access
; sequence (as opposed to all of them).
define i64 @StoreLargeAccess2() {
; CHECK-SMALLCM64-LABEL: StoreLargeAccess2:
; CHECK-SMALLCM64:       # %bb.0: # %entry
; CHECK-SMALLCM64-NEXT:    ld r5, L..C0(r2) # target-flags(ppc-tprel) @mySmallTLS
; CHECK-SMALLCM64-NEXT:    li r3, 0
; CHECK-SMALLCM64-NEXT:    li r4, 23
; CHECK-SMALLCM64-NEXT:    ori r3, r3, 53328
; CHECK-SMALLCM64-NEXT:    add r5, r13, r5
; CHECK-SMALLCM64-NEXT:    stdx r4, r5, r3
; CHECK-SMALLCM64-NEXT:    ld r5, L..C1(r2) # target-flags(ppc-tprel) @mySmallTLS3
; CHECK-SMALLCM64-NEXT:    li r3, 55
; CHECK-SMALLCM64-NEXT:    li r4, 64
; CHECK-SMALLCM64-NEXT:    std r3, mySmallTLS2[TL]@le+696(r13)
; CHECK-SMALLCM64-NEXT:    li r3, 142
; CHECK-SMALLCM64-NEXT:    add r5, r13, r5
; CHECK-SMALLCM64-NEXT:    std r4, 20000(r5)
; CHECK-SMALLCM64-NEXT:    blr
;
; CHECK-LARGECM64-LABEL: StoreLargeAccess2:
; CHECK-LARGECM64:       # %bb.0: # %entry
; CHECK-LARGECM64-NEXT:    addis r3, L..C0@u(r2)
; CHECK-LARGECM64-NEXT:    li r4, 0
; CHECK-LARGECM64-NEXT:    li r5, 23
; CHECK-LARGECM64-NEXT:    ld r3, L..C0@l(r3)
; CHECK-LARGECM64-NEXT:    ori r4, r4, 53328
; CHECK-LARGECM64-NEXT:    add r3, r13, r3
; CHECK-LARGECM64-NEXT:    stdx r5, r3, r4
; CHECK-LARGECM64-NEXT:    addis r3, L..C1@u(r2)
; CHECK-LARGECM64-NEXT:    li r4, 55
; CHECK-LARGECM64-NEXT:    li r5, 64
; CHECK-LARGECM64-NEXT:    ld r3, L..C1@l(r3)
; CHECK-LARGECM64-NEXT:    std r4, mySmallTLS2[TL]@le+696(r13)
; CHECK-LARGECM64-NEXT:    add r3, r13, r3
; CHECK-LARGECM64-NEXT:    std r5, 20000(r3)
; CHECK-LARGECM64-NEXT:    li r3, 142
; CHECK-LARGECM64-NEXT:    blr
entry:
  %tls0 = tail call align 8 ptr @llvm.threadlocal.address.p0(ptr align 8 @mySmallTLS)
  %arrayidx = getelementptr inbounds i8, ptr %tls0, i32 53328
  store i64 23, ptr %arrayidx, align 8
  %tls1 = tail call align 8 ptr @llvm.threadlocal.address.p0(ptr align 8 @mySmallTLS2)
  %arrayidx1 = getelementptr inbounds i8, ptr %tls1, i32 696
  store i64 55, ptr %arrayidx1, align 8
  %tls2 = tail call align 8 ptr @llvm.threadlocal.address.p0(ptr align 8 @mySmallTLS3)
  %arrayidx2 = getelementptr inbounds i8, ptr %tls2, i32 20000
  store i64 64, ptr %arrayidx2, align 8
  %load1 = load i64, ptr %arrayidx, align 8
  %load2 = load i64, ptr %arrayidx1, align 8
  %add1 = add i64 %load1, 64
  %add2 = add i64 %add1, %load2
  ret i64 %add2
}

attributes #0 = { "aix-small-tls" }
attributes #1 = { "target-features"="+aix-small-local-exec-tls" }
