#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001fdbc3d79a0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 22;
 .timescale 0 0;
v000001fdbc4481c0_0 .net "PC", 31 0, v000001fdbc441660_0;  1 drivers
v000001fdbc447e00_0 .var "clk", 0 0;
v000001fdbc4468c0_0 .net "clkout", 0 0, L_000001fdbc3ccb60;  1 drivers
v000001fdbc447860_0 .net "cycles_consumed", 31 0, v000001fdbc444640_0;  1 drivers
v000001fdbc447fe0_0 .net "regs0", 31 0, L_000001fdbc3cd3b0;  1 drivers
v000001fdbc448620_0 .net "regs1", 31 0, L_000001fdbc3cd730;  1 drivers
v000001fdbc448260_0 .net "regs2", 31 0, L_000001fdbc3cd490;  1 drivers
v000001fdbc4483a0_0 .net "regs3", 31 0, L_000001fdbc3ccbd0;  1 drivers
v000001fdbc447c20_0 .net "regs4", 31 0, L_000001fdbc3cd0a0;  1 drivers
v000001fdbc4484e0_0 .net "regs5", 31 0, L_000001fdbc3cc9a0;  1 drivers
v000001fdbc446be0_0 .var "rst", 0 0;
S_000001fdbc355150 .scope module, "cpu" "processor" 2 35, 3 4 0, S_000001fdbc3d79a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000001fdbc3d7cc0 .param/l "RType" 0 4 2, C4<000000>;
P_000001fdbc3d7cf8 .param/l "add" 0 4 5, C4<100000>;
P_000001fdbc3d7d30 .param/l "addi" 0 4 8, C4<001000>;
P_000001fdbc3d7d68 .param/l "addu" 0 4 5, C4<100001>;
P_000001fdbc3d7da0 .param/l "and_" 0 4 5, C4<100100>;
P_000001fdbc3d7dd8 .param/l "andi" 0 4 8, C4<001100>;
P_000001fdbc3d7e10 .param/l "beq" 0 4 10, C4<000100>;
P_000001fdbc3d7e48 .param/l "bne" 0 4 10, C4<000101>;
P_000001fdbc3d7e80 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_000001fdbc3d7eb8 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001fdbc3d7ef0 .param/l "j" 0 4 12, C4<000010>;
P_000001fdbc3d7f28 .param/l "jal" 0 4 12, C4<000011>;
P_000001fdbc3d7f60 .param/l "jr" 0 4 6, C4<001000>;
P_000001fdbc3d7f98 .param/l "lw" 0 4 8, C4<100011>;
P_000001fdbc3d7fd0 .param/l "nor_" 0 4 5, C4<100111>;
P_000001fdbc3d8008 .param/l "or_" 0 4 5, C4<100101>;
P_000001fdbc3d8040 .param/l "ori" 0 4 8, C4<001101>;
P_000001fdbc3d8078 .param/l "sgt" 0 4 6, C4<101011>;
P_000001fdbc3d80b0 .param/l "sll" 0 4 6, C4<000000>;
P_000001fdbc3d80e8 .param/l "slt" 0 4 5, C4<101010>;
P_000001fdbc3d8120 .param/l "slti" 0 4 8, C4<101010>;
P_000001fdbc3d8158 .param/l "srl" 0 4 6, C4<000010>;
P_000001fdbc3d8190 .param/l "sub" 0 4 5, C4<100010>;
P_000001fdbc3d81c8 .param/l "subu" 0 4 5, C4<100011>;
P_000001fdbc3d8200 .param/l "sw" 0 4 8, C4<101011>;
P_000001fdbc3d8238 .param/l "xor_" 0 4 5, C4<100110>;
P_000001fdbc3d8270 .param/l "xori" 0 4 8, C4<001110>;
L_000001fdbc3cd260 .functor NOT 1, v000001fdbc446be0_0, C4<0>, C4<0>, C4<0>;
L_000001fdbc3cd5e0 .functor NOT 1, v000001fdbc446be0_0, C4<0>, C4<0>, C4<0>;
L_000001fdbc3ccfc0 .functor NOT 1, v000001fdbc446be0_0, C4<0>, C4<0>, C4<0>;
L_000001fdbc3cd570 .functor NOT 1, v000001fdbc446be0_0, C4<0>, C4<0>, C4<0>;
L_000001fdbc3cd2d0 .functor NOT 1, v000001fdbc446be0_0, C4<0>, C4<0>, C4<0>;
L_000001fdbc3cd810 .functor NOT 1, v000001fdbc446be0_0, C4<0>, C4<0>, C4<0>;
L_000001fdbc3ccd20 .functor NOT 1, v000001fdbc446be0_0, C4<0>, C4<0>, C4<0>;
L_000001fdbc3cce70 .functor NOT 1, v000001fdbc446be0_0, C4<0>, C4<0>, C4<0>;
L_000001fdbc3ccb60 .functor OR 1, v000001fdbc447e00_0, v000001fdbc3c5e10_0, C4<0>, C4<0>;
L_000001fdbc3ccd90 .functor OR 1, L_000001fdbc447ea0, L_000001fdbc447f40, C4<0>, C4<0>;
L_000001fdbc3cd880 .functor AND 1, L_000001fdbc4a12f0, L_000001fdbc4a1a70, C4<1>, C4<1>;
L_000001fdbc3cd7a0 .functor NOT 1, v000001fdbc446be0_0, C4<0>, C4<0>, C4<0>;
L_000001fdbc3cd500 .functor OR 1, L_000001fdbc4a0fd0, L_000001fdbc4a20b0, C4<0>, C4<0>;
L_000001fdbc3cd650 .functor OR 1, L_000001fdbc3cd500, L_000001fdbc4a2510, C4<0>, C4<0>;
L_000001fdbc3cd6c0 .functor OR 1, L_000001fdbc4a0a30, L_000001fdbc4a1cf0, C4<0>, C4<0>;
L_000001fdbc3cca80 .functor AND 1, L_000001fdbc4a1f70, L_000001fdbc3cd6c0, C4<1>, C4<1>;
L_000001fdbc4a2d60 .functor OR 1, L_000001fdbc4a1110, L_000001fdbc4a11b0, C4<0>, C4<0>;
L_000001fdbc4a2900 .functor AND 1, L_000001fdbc4a0b70, L_000001fdbc4a2d60, C4<1>, C4<1>;
v000001fdbc4403a0_0 .net "ALUOp", 3 0, v000001fdbc3c4b50_0;  1 drivers
v000001fdbc440bc0_0 .net "ALUResult", 31 0, v000001fdbc43a4c0_0;  1 drivers
v000001fdbc441200_0 .net "ALUSrc", 0 0, v000001fdbc3c4970_0;  1 drivers
v000001fdbc4417a0_0 .net "ALUin2", 31 0, L_000001fdbc4a0ad0;  1 drivers
v000001fdbc440120_0 .net "MemReadEn", 0 0, v000001fdbc3c6770_0;  1 drivers
v000001fdbc440da0_0 .net "MemWriteEn", 0 0, v000001fdbc3c6090_0;  1 drivers
v000001fdbc440440_0 .net "MemtoReg", 0 0, v000001fdbc3c4f10_0;  1 drivers
v000001fdbc441e80_0 .net "PC", 31 0, v000001fdbc441660_0;  alias, 1 drivers
v000001fdbc4401c0_0 .net "PCPlus1", 31 0, L_000001fdbc447b80;  1 drivers
v000001fdbc4404e0_0 .net "PCsrc", 1 0, v000001fdbc43a240_0;  1 drivers
v000001fdbc440b20_0 .net "RegDst", 0 0, v000001fdbc3c50f0_0;  1 drivers
v000001fdbc4418e0_0 .net "RegWriteEn", 0 0, v000001fdbc3c5af0_0;  1 drivers
v000001fdbc441480_0 .net "WriteRegister", 4 0, L_000001fdbc4a0e90;  1 drivers
v000001fdbc440e40_0 .net *"_ivl_0", 0 0, L_000001fdbc3cd260;  1 drivers
L_000001fdbc4488d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001fdbc440800_0 .net/2u *"_ivl_10", 4 0, L_000001fdbc4488d0;  1 drivers
L_000001fdbc448cc0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fdbc4413e0_0 .net *"_ivl_101", 15 0, L_000001fdbc448cc0;  1 drivers
v000001fdbc441c00_0 .net *"_ivl_102", 31 0, L_000001fdbc4a1250;  1 drivers
L_000001fdbc448d08 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fdbc441b60_0 .net *"_ivl_105", 25 0, L_000001fdbc448d08;  1 drivers
L_000001fdbc448d50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fdbc441520_0 .net/2u *"_ivl_106", 31 0, L_000001fdbc448d50;  1 drivers
v000001fdbc440940_0 .net *"_ivl_108", 0 0, L_000001fdbc4a12f0;  1 drivers
L_000001fdbc448d98 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001fdbc441d40_0 .net/2u *"_ivl_110", 5 0, L_000001fdbc448d98;  1 drivers
v000001fdbc440a80_0 .net *"_ivl_112", 0 0, L_000001fdbc4a1a70;  1 drivers
v000001fdbc441ac0_0 .net *"_ivl_115", 0 0, L_000001fdbc3cd880;  1 drivers
v000001fdbc440c60_0 .net *"_ivl_116", 47 0, L_000001fdbc4a2010;  1 drivers
L_000001fdbc448de0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fdbc441020_0 .net *"_ivl_119", 15 0, L_000001fdbc448de0;  1 drivers
L_000001fdbc448918 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fdbc440580_0 .net/2u *"_ivl_12", 5 0, L_000001fdbc448918;  1 drivers
v000001fdbc441980_0 .net *"_ivl_120", 47 0, L_000001fdbc4a1610;  1 drivers
L_000001fdbc448e28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fdbc440260_0 .net *"_ivl_123", 15 0, L_000001fdbc448e28;  1 drivers
v000001fdbc441a20_0 .net *"_ivl_125", 0 0, L_000001fdbc4a1750;  1 drivers
v000001fdbc440760_0 .net *"_ivl_126", 31 0, L_000001fdbc4a1ed0;  1 drivers
v000001fdbc440620_0 .net *"_ivl_128", 47 0, L_000001fdbc4a0d50;  1 drivers
v000001fdbc4408a0_0 .net *"_ivl_130", 47 0, L_000001fdbc4a21f0;  1 drivers
v000001fdbc441f20_0 .net *"_ivl_132", 47 0, L_000001fdbc4a1570;  1 drivers
v000001fdbc440ee0_0 .net *"_ivl_134", 47 0, L_000001fdbc4a1930;  1 drivers
L_000001fdbc448e70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fdbc440f80_0 .net/2u *"_ivl_138", 1 0, L_000001fdbc448e70;  1 drivers
v000001fdbc441ca0_0 .net *"_ivl_14", 0 0, L_000001fdbc448580;  1 drivers
v000001fdbc4410c0_0 .net *"_ivl_140", 0 0, L_000001fdbc4a2790;  1 drivers
L_000001fdbc448eb8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001fdbc441700_0 .net/2u *"_ivl_142", 1 0, L_000001fdbc448eb8;  1 drivers
v000001fdbc440080_0 .net *"_ivl_144", 0 0, L_000001fdbc4a1b10;  1 drivers
L_000001fdbc448f00 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001fdbc4415c0_0 .net/2u *"_ivl_146", 1 0, L_000001fdbc448f00;  1 drivers
v000001fdbc441160_0 .net *"_ivl_148", 0 0, L_000001fdbc4a2330;  1 drivers
L_000001fdbc448f48 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001fdbc441de0_0 .net/2u *"_ivl_150", 31 0, L_000001fdbc448f48;  1 drivers
L_000001fdbc448f90 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001fdbc4409e0_0 .net/2u *"_ivl_152", 31 0, L_000001fdbc448f90;  1 drivers
v000001fdbc443df0_0 .net *"_ivl_154", 31 0, L_000001fdbc4a0cb0;  1 drivers
v000001fdbc442450_0 .net *"_ivl_156", 31 0, L_000001fdbc4a08f0;  1 drivers
L_000001fdbc448960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001fdbc442130_0 .net/2u *"_ivl_16", 4 0, L_000001fdbc448960;  1 drivers
v000001fdbc443cb0_0 .net *"_ivl_160", 0 0, L_000001fdbc3cd7a0;  1 drivers
L_000001fdbc449020 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fdbc4438f0_0 .net/2u *"_ivl_162", 31 0, L_000001fdbc449020;  1 drivers
L_000001fdbc4490f8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001fdbc443990_0 .net/2u *"_ivl_166", 5 0, L_000001fdbc4490f8;  1 drivers
v000001fdbc4432b0_0 .net *"_ivl_168", 0 0, L_000001fdbc4a0fd0;  1 drivers
L_000001fdbc449140 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001fdbc442d10_0 .net/2u *"_ivl_170", 5 0, L_000001fdbc449140;  1 drivers
v000001fdbc443e90_0 .net *"_ivl_172", 0 0, L_000001fdbc4a20b0;  1 drivers
v000001fdbc442270_0 .net *"_ivl_175", 0 0, L_000001fdbc3cd500;  1 drivers
L_000001fdbc449188 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001fdbc442f90_0 .net/2u *"_ivl_176", 5 0, L_000001fdbc449188;  1 drivers
v000001fdbc442bd0_0 .net *"_ivl_178", 0 0, L_000001fdbc4a2510;  1 drivers
v000001fdbc4424f0_0 .net *"_ivl_181", 0 0, L_000001fdbc3cd650;  1 drivers
L_000001fdbc4491d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fdbc443490_0 .net/2u *"_ivl_182", 15 0, L_000001fdbc4491d0;  1 drivers
v000001fdbc442b30_0 .net *"_ivl_184", 31 0, L_000001fdbc4a2470;  1 drivers
v000001fdbc442c70_0 .net *"_ivl_187", 0 0, L_000001fdbc4a1390;  1 drivers
v000001fdbc443530_0 .net *"_ivl_188", 15 0, L_000001fdbc4a25b0;  1 drivers
v000001fdbc442090_0 .net *"_ivl_19", 4 0, L_000001fdbc447ae0;  1 drivers
v000001fdbc443030_0 .net *"_ivl_190", 31 0, L_000001fdbc4a1430;  1 drivers
v000001fdbc443f30_0 .net *"_ivl_194", 31 0, L_000001fdbc4a1bb0;  1 drivers
L_000001fdbc449218 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fdbc443350_0 .net *"_ivl_197", 25 0, L_000001fdbc449218;  1 drivers
L_000001fdbc449260 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fdbc442590_0 .net/2u *"_ivl_198", 31 0, L_000001fdbc449260;  1 drivers
L_000001fdbc448888 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fdbc443d50_0 .net/2u *"_ivl_2", 5 0, L_000001fdbc448888;  1 drivers
v000001fdbc4435d0_0 .net *"_ivl_20", 4 0, L_000001fdbc4470e0;  1 drivers
v000001fdbc442310_0 .net *"_ivl_200", 0 0, L_000001fdbc4a1f70;  1 drivers
L_000001fdbc4492a8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fdbc442ef0_0 .net/2u *"_ivl_202", 5 0, L_000001fdbc4492a8;  1 drivers
v000001fdbc4421d0_0 .net *"_ivl_204", 0 0, L_000001fdbc4a0a30;  1 drivers
L_000001fdbc4492f0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001fdbc4430d0_0 .net/2u *"_ivl_206", 5 0, L_000001fdbc4492f0;  1 drivers
v000001fdbc442630_0 .net *"_ivl_208", 0 0, L_000001fdbc4a1cf0;  1 drivers
v000001fdbc443ad0_0 .net *"_ivl_211", 0 0, L_000001fdbc3cd6c0;  1 drivers
v000001fdbc443210_0 .net *"_ivl_213", 0 0, L_000001fdbc3cca80;  1 drivers
L_000001fdbc449338 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fdbc4426d0_0 .net/2u *"_ivl_214", 5 0, L_000001fdbc449338;  1 drivers
v000001fdbc443170_0 .net *"_ivl_216", 0 0, L_000001fdbc4a1d90;  1 drivers
L_000001fdbc449380 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001fdbc4423b0_0 .net/2u *"_ivl_218", 31 0, L_000001fdbc449380;  1 drivers
v000001fdbc442770_0 .net *"_ivl_220", 31 0, L_000001fdbc4a14d0;  1 drivers
v000001fdbc442810_0 .net *"_ivl_224", 31 0, L_000001fdbc4a1070;  1 drivers
L_000001fdbc4493c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fdbc442db0_0 .net *"_ivl_227", 25 0, L_000001fdbc4493c8;  1 drivers
L_000001fdbc449410 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fdbc4437b0_0 .net/2u *"_ivl_228", 31 0, L_000001fdbc449410;  1 drivers
v000001fdbc4433f0_0 .net *"_ivl_230", 0 0, L_000001fdbc4a0b70;  1 drivers
L_000001fdbc449458 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fdbc443a30_0 .net/2u *"_ivl_232", 5 0, L_000001fdbc449458;  1 drivers
v000001fdbc443670_0 .net *"_ivl_234", 0 0, L_000001fdbc4a1110;  1 drivers
L_000001fdbc4494a0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001fdbc4428b0_0 .net/2u *"_ivl_236", 5 0, L_000001fdbc4494a0;  1 drivers
v000001fdbc442950_0 .net *"_ivl_238", 0 0, L_000001fdbc4a11b0;  1 drivers
v000001fdbc4429f0_0 .net *"_ivl_24", 0 0, L_000001fdbc3ccfc0;  1 drivers
v000001fdbc442e50_0 .net *"_ivl_241", 0 0, L_000001fdbc4a2d60;  1 drivers
v000001fdbc442a90_0 .net *"_ivl_243", 0 0, L_000001fdbc4a2900;  1 drivers
L_000001fdbc4494e8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fdbc443710_0 .net/2u *"_ivl_244", 5 0, L_000001fdbc4494e8;  1 drivers
v000001fdbc443850_0 .net *"_ivl_246", 0 0, L_000001fdbc4a1e30;  1 drivers
v000001fdbc443b70_0 .net *"_ivl_248", 31 0, L_000001fdbc4a2150;  1 drivers
L_000001fdbc4489a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001fdbc443c10_0 .net/2u *"_ivl_26", 4 0, L_000001fdbc4489a8;  1 drivers
v000001fdbc445040_0 .net *"_ivl_29", 4 0, L_000001fdbc447900;  1 drivers
v000001fdbc4452c0_0 .net *"_ivl_32", 0 0, L_000001fdbc3cd570;  1 drivers
L_000001fdbc4489f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001fdbc4443c0_0 .net/2u *"_ivl_34", 4 0, L_000001fdbc4489f0;  1 drivers
v000001fdbc444140_0 .net *"_ivl_37", 4 0, L_000001fdbc4474a0;  1 drivers
v000001fdbc444aa0_0 .net *"_ivl_40", 0 0, L_000001fdbc3cd2d0;  1 drivers
L_000001fdbc448a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fdbc444460_0 .net/2u *"_ivl_42", 15 0, L_000001fdbc448a38;  1 drivers
v000001fdbc445680_0 .net *"_ivl_45", 15 0, L_000001fdbc446dc0;  1 drivers
v000001fdbc444320_0 .net *"_ivl_48", 0 0, L_000001fdbc3cd810;  1 drivers
v000001fdbc444c80_0 .net *"_ivl_5", 5 0, L_000001fdbc446e60;  1 drivers
L_000001fdbc448a80 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fdbc445400_0 .net/2u *"_ivl_50", 36 0, L_000001fdbc448a80;  1 drivers
L_000001fdbc448ac8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fdbc445c20_0 .net/2u *"_ivl_52", 31 0, L_000001fdbc448ac8;  1 drivers
v000001fdbc444b40_0 .net *"_ivl_55", 4 0, L_000001fdbc446aa0;  1 drivers
v000001fdbc4448c0_0 .net *"_ivl_56", 36 0, L_000001fdbc446b40;  1 drivers
v000001fdbc445720_0 .net *"_ivl_58", 36 0, L_000001fdbc446d20;  1 drivers
v000001fdbc445ea0_0 .net *"_ivl_62", 0 0, L_000001fdbc3ccd20;  1 drivers
L_000001fdbc448b10 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fdbc445ae0_0 .net/2u *"_ivl_64", 5 0, L_000001fdbc448b10;  1 drivers
v000001fdbc445cc0_0 .net *"_ivl_67", 5 0, L_000001fdbc447d60;  1 drivers
v000001fdbc4441e0_0 .net *"_ivl_70", 0 0, L_000001fdbc3cce70;  1 drivers
L_000001fdbc448b58 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fdbc444dc0_0 .net/2u *"_ivl_72", 57 0, L_000001fdbc448b58;  1 drivers
L_000001fdbc448ba0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fdbc444500_0 .net/2u *"_ivl_74", 31 0, L_000001fdbc448ba0;  1 drivers
v000001fdbc4457c0_0 .net *"_ivl_77", 25 0, L_000001fdbc447220;  1 drivers
v000001fdbc445d60_0 .net *"_ivl_78", 57 0, L_000001fdbc4472c0;  1 drivers
v000001fdbc445900_0 .net *"_ivl_8", 0 0, L_000001fdbc3cd5e0;  1 drivers
v000001fdbc4446e0_0 .net *"_ivl_80", 57 0, L_000001fdbc447400;  1 drivers
L_000001fdbc448be8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001fdbc445220_0 .net/2u *"_ivl_84", 31 0, L_000001fdbc448be8;  1 drivers
L_000001fdbc448c30 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fdbc445860_0 .net/2u *"_ivl_88", 5 0, L_000001fdbc448c30;  1 drivers
v000001fdbc4459a0_0 .net *"_ivl_90", 0 0, L_000001fdbc447ea0;  1 drivers
L_000001fdbc448c78 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001fdbc444960_0 .net/2u *"_ivl_92", 5 0, L_000001fdbc448c78;  1 drivers
v000001fdbc4445a0_0 .net *"_ivl_94", 0 0, L_000001fdbc447f40;  1 drivers
v000001fdbc444280_0 .net *"_ivl_97", 0 0, L_000001fdbc3ccd90;  1 drivers
v000001fdbc444be0_0 .net *"_ivl_98", 47 0, L_000001fdbc448120;  1 drivers
v000001fdbc445360_0 .net "adderResult", 31 0, L_000001fdbc4a0df0;  1 drivers
v000001fdbc445a40_0 .net "address", 31 0, L_000001fdbc448080;  1 drivers
v000001fdbc4454a0_0 .net "clk", 0 0, L_000001fdbc3ccb60;  alias, 1 drivers
v000001fdbc444640_0 .var "cycles_consumed", 31 0;
o000001fdbc3f1888 .functor BUFZ 1, C4<z>; HiZ drive
v000001fdbc444d20_0 .net "excep_flag", 0 0, o000001fdbc3f1888;  0 drivers
v000001fdbc4455e0_0 .net "extImm", 31 0, L_000001fdbc4a19d0;  1 drivers
v000001fdbc444780_0 .net "funct", 5 0, L_000001fdbc447180;  1 drivers
v000001fdbc445b80_0 .net "hlt", 0 0, v000001fdbc3c5e10_0;  1 drivers
v000001fdbc4450e0_0 .net "imm", 15 0, L_000001fdbc448760;  1 drivers
v000001fdbc445e00_0 .net "immediate", 31 0, L_000001fdbc4a0990;  1 drivers
v000001fdbc445f40_0 .net "input_clk", 0 0, v000001fdbc447e00_0;  1 drivers
v000001fdbc4440a0_0 .net "instruction", 31 0, L_000001fdbc4a1c50;  1 drivers
v000001fdbc444820_0 .net "memoryReadData", 31 0, v000001fdbc440d00_0;  1 drivers
v000001fdbc444a00_0 .net "nextPC", 31 0, L_000001fdbc4a2650;  1 drivers
v000001fdbc444f00_0 .net "opcode", 5 0, L_000001fdbc446a00;  1 drivers
v000001fdbc444e60_0 .net "rd", 4 0, L_000001fdbc446c80;  1 drivers
v000001fdbc445540_0 .net "readData1", 31 0, L_000001fdbc3ccee0;  1 drivers
v000001fdbc444fa0_0 .net "readData1_w", 31 0, L_000001fdbc4a4960;  1 drivers
v000001fdbc445180_0 .net "readData2", 31 0, L_000001fdbc3cd340;  1 drivers
v000001fdbc446f00_0 .net "regs0", 31 0, L_000001fdbc3cd3b0;  alias, 1 drivers
v000001fdbc446fa0_0 .net "regs1", 31 0, L_000001fdbc3cd730;  alias, 1 drivers
v000001fdbc447cc0_0 .net "regs2", 31 0, L_000001fdbc3cd490;  alias, 1 drivers
v000001fdbc4475e0_0 .net "regs3", 31 0, L_000001fdbc3ccbd0;  alias, 1 drivers
v000001fdbc447040_0 .net "regs4", 31 0, L_000001fdbc3cd0a0;  alias, 1 drivers
v000001fdbc447a40_0 .net "regs5", 31 0, L_000001fdbc3cc9a0;  alias, 1 drivers
v000001fdbc448440_0 .net "rs", 4 0, L_000001fdbc4477c0;  1 drivers
v000001fdbc447360_0 .net "rst", 0 0, v000001fdbc446be0_0;  1 drivers
v000001fdbc446960_0 .net "rt", 4 0, L_000001fdbc4479a0;  1 drivers
v000001fdbc4486c0_0 .net "shamt", 31 0, L_000001fdbc447540;  1 drivers
v000001fdbc447680_0 .net "wire_instruction", 31 0, L_000001fdbc3cca10;  1 drivers
v000001fdbc447720_0 .net "writeData", 31 0, L_000001fdbc4a59a0;  1 drivers
v000001fdbc448300_0 .net "zero", 0 0, L_000001fdbc4a3f60;  1 drivers
L_000001fdbc446e60 .part L_000001fdbc4a1c50, 26, 6;
L_000001fdbc446a00 .functor MUXZ 6, L_000001fdbc446e60, L_000001fdbc448888, L_000001fdbc3cd260, C4<>;
L_000001fdbc448580 .cmp/eq 6, L_000001fdbc446a00, L_000001fdbc448918;
L_000001fdbc447ae0 .part L_000001fdbc4a1c50, 11, 5;
L_000001fdbc4470e0 .functor MUXZ 5, L_000001fdbc447ae0, L_000001fdbc448960, L_000001fdbc448580, C4<>;
L_000001fdbc446c80 .functor MUXZ 5, L_000001fdbc4470e0, L_000001fdbc4488d0, L_000001fdbc3cd5e0, C4<>;
L_000001fdbc447900 .part L_000001fdbc4a1c50, 21, 5;
L_000001fdbc4477c0 .functor MUXZ 5, L_000001fdbc447900, L_000001fdbc4489a8, L_000001fdbc3ccfc0, C4<>;
L_000001fdbc4474a0 .part L_000001fdbc4a1c50, 16, 5;
L_000001fdbc4479a0 .functor MUXZ 5, L_000001fdbc4474a0, L_000001fdbc4489f0, L_000001fdbc3cd570, C4<>;
L_000001fdbc446dc0 .part L_000001fdbc4a1c50, 0, 16;
L_000001fdbc448760 .functor MUXZ 16, L_000001fdbc446dc0, L_000001fdbc448a38, L_000001fdbc3cd2d0, C4<>;
L_000001fdbc446aa0 .part L_000001fdbc4a1c50, 6, 5;
L_000001fdbc446b40 .concat [ 5 32 0 0], L_000001fdbc446aa0, L_000001fdbc448ac8;
L_000001fdbc446d20 .functor MUXZ 37, L_000001fdbc446b40, L_000001fdbc448a80, L_000001fdbc3cd810, C4<>;
L_000001fdbc447540 .part L_000001fdbc446d20, 0, 32;
L_000001fdbc447d60 .part L_000001fdbc4a1c50, 0, 6;
L_000001fdbc447180 .functor MUXZ 6, L_000001fdbc447d60, L_000001fdbc448b10, L_000001fdbc3ccd20, C4<>;
L_000001fdbc447220 .part L_000001fdbc4a1c50, 0, 26;
L_000001fdbc4472c0 .concat [ 26 32 0 0], L_000001fdbc447220, L_000001fdbc448ba0;
L_000001fdbc447400 .functor MUXZ 58, L_000001fdbc4472c0, L_000001fdbc448b58, L_000001fdbc3cce70, C4<>;
L_000001fdbc448080 .part L_000001fdbc447400, 0, 32;
L_000001fdbc447b80 .arith/sum 32, v000001fdbc441660_0, L_000001fdbc448be8;
L_000001fdbc447ea0 .cmp/eq 6, L_000001fdbc446a00, L_000001fdbc448c30;
L_000001fdbc447f40 .cmp/eq 6, L_000001fdbc446a00, L_000001fdbc448c78;
L_000001fdbc448120 .concat [ 32 16 0 0], L_000001fdbc448080, L_000001fdbc448cc0;
L_000001fdbc4a1250 .concat [ 6 26 0 0], L_000001fdbc446a00, L_000001fdbc448d08;
L_000001fdbc4a12f0 .cmp/eq 32, L_000001fdbc4a1250, L_000001fdbc448d50;
L_000001fdbc4a1a70 .cmp/eq 6, L_000001fdbc447180, L_000001fdbc448d98;
L_000001fdbc4a2010 .concat [ 32 16 0 0], L_000001fdbc3ccee0, L_000001fdbc448de0;
L_000001fdbc4a1610 .concat [ 32 16 0 0], v000001fdbc441660_0, L_000001fdbc448e28;
L_000001fdbc4a1750 .part L_000001fdbc448760, 15, 1;
LS_000001fdbc4a1ed0_0_0 .concat [ 1 1 1 1], L_000001fdbc4a1750, L_000001fdbc4a1750, L_000001fdbc4a1750, L_000001fdbc4a1750;
LS_000001fdbc4a1ed0_0_4 .concat [ 1 1 1 1], L_000001fdbc4a1750, L_000001fdbc4a1750, L_000001fdbc4a1750, L_000001fdbc4a1750;
LS_000001fdbc4a1ed0_0_8 .concat [ 1 1 1 1], L_000001fdbc4a1750, L_000001fdbc4a1750, L_000001fdbc4a1750, L_000001fdbc4a1750;
LS_000001fdbc4a1ed0_0_12 .concat [ 1 1 1 1], L_000001fdbc4a1750, L_000001fdbc4a1750, L_000001fdbc4a1750, L_000001fdbc4a1750;
LS_000001fdbc4a1ed0_0_16 .concat [ 1 1 1 1], L_000001fdbc4a1750, L_000001fdbc4a1750, L_000001fdbc4a1750, L_000001fdbc4a1750;
LS_000001fdbc4a1ed0_0_20 .concat [ 1 1 1 1], L_000001fdbc4a1750, L_000001fdbc4a1750, L_000001fdbc4a1750, L_000001fdbc4a1750;
LS_000001fdbc4a1ed0_0_24 .concat [ 1 1 1 1], L_000001fdbc4a1750, L_000001fdbc4a1750, L_000001fdbc4a1750, L_000001fdbc4a1750;
LS_000001fdbc4a1ed0_0_28 .concat [ 1 1 1 1], L_000001fdbc4a1750, L_000001fdbc4a1750, L_000001fdbc4a1750, L_000001fdbc4a1750;
LS_000001fdbc4a1ed0_1_0 .concat [ 4 4 4 4], LS_000001fdbc4a1ed0_0_0, LS_000001fdbc4a1ed0_0_4, LS_000001fdbc4a1ed0_0_8, LS_000001fdbc4a1ed0_0_12;
LS_000001fdbc4a1ed0_1_4 .concat [ 4 4 4 4], LS_000001fdbc4a1ed0_0_16, LS_000001fdbc4a1ed0_0_20, LS_000001fdbc4a1ed0_0_24, LS_000001fdbc4a1ed0_0_28;
L_000001fdbc4a1ed0 .concat [ 16 16 0 0], LS_000001fdbc4a1ed0_1_0, LS_000001fdbc4a1ed0_1_4;
L_000001fdbc4a0d50 .concat [ 16 32 0 0], L_000001fdbc448760, L_000001fdbc4a1ed0;
L_000001fdbc4a21f0 .arith/sum 48, L_000001fdbc4a1610, L_000001fdbc4a0d50;
L_000001fdbc4a1570 .functor MUXZ 48, L_000001fdbc4a21f0, L_000001fdbc4a2010, L_000001fdbc3cd880, C4<>;
L_000001fdbc4a1930 .functor MUXZ 48, L_000001fdbc4a1570, L_000001fdbc448120, L_000001fdbc3ccd90, C4<>;
L_000001fdbc4a0df0 .part L_000001fdbc4a1930, 0, 32;
L_000001fdbc4a2790 .cmp/eq 2, v000001fdbc43a240_0, L_000001fdbc448e70;
L_000001fdbc4a1b10 .cmp/eq 2, v000001fdbc43a240_0, L_000001fdbc448eb8;
L_000001fdbc4a2330 .cmp/eq 2, v000001fdbc43a240_0, L_000001fdbc448f00;
L_000001fdbc4a0cb0 .functor MUXZ 32, L_000001fdbc448f90, L_000001fdbc448f48, L_000001fdbc4a2330, C4<>;
L_000001fdbc4a08f0 .functor MUXZ 32, L_000001fdbc4a0cb0, L_000001fdbc4a0df0, L_000001fdbc4a1b10, C4<>;
L_000001fdbc4a2650 .functor MUXZ 32, L_000001fdbc4a08f0, L_000001fdbc447b80, L_000001fdbc4a2790, C4<>;
L_000001fdbc4a1c50 .functor MUXZ 32, L_000001fdbc3cca10, L_000001fdbc449020, L_000001fdbc3cd7a0, C4<>;
L_000001fdbc4a0fd0 .cmp/eq 6, L_000001fdbc446a00, L_000001fdbc4490f8;
L_000001fdbc4a20b0 .cmp/eq 6, L_000001fdbc446a00, L_000001fdbc449140;
L_000001fdbc4a2510 .cmp/eq 6, L_000001fdbc446a00, L_000001fdbc449188;
L_000001fdbc4a2470 .concat [ 16 16 0 0], L_000001fdbc448760, L_000001fdbc4491d0;
L_000001fdbc4a1390 .part L_000001fdbc448760, 15, 1;
LS_000001fdbc4a25b0_0_0 .concat [ 1 1 1 1], L_000001fdbc4a1390, L_000001fdbc4a1390, L_000001fdbc4a1390, L_000001fdbc4a1390;
LS_000001fdbc4a25b0_0_4 .concat [ 1 1 1 1], L_000001fdbc4a1390, L_000001fdbc4a1390, L_000001fdbc4a1390, L_000001fdbc4a1390;
LS_000001fdbc4a25b0_0_8 .concat [ 1 1 1 1], L_000001fdbc4a1390, L_000001fdbc4a1390, L_000001fdbc4a1390, L_000001fdbc4a1390;
LS_000001fdbc4a25b0_0_12 .concat [ 1 1 1 1], L_000001fdbc4a1390, L_000001fdbc4a1390, L_000001fdbc4a1390, L_000001fdbc4a1390;
L_000001fdbc4a25b0 .concat [ 4 4 4 4], LS_000001fdbc4a25b0_0_0, LS_000001fdbc4a25b0_0_4, LS_000001fdbc4a25b0_0_8, LS_000001fdbc4a25b0_0_12;
L_000001fdbc4a1430 .concat [ 16 16 0 0], L_000001fdbc448760, L_000001fdbc4a25b0;
L_000001fdbc4a19d0 .functor MUXZ 32, L_000001fdbc4a1430, L_000001fdbc4a2470, L_000001fdbc3cd650, C4<>;
L_000001fdbc4a1bb0 .concat [ 6 26 0 0], L_000001fdbc446a00, L_000001fdbc449218;
L_000001fdbc4a1f70 .cmp/eq 32, L_000001fdbc4a1bb0, L_000001fdbc449260;
L_000001fdbc4a0a30 .cmp/eq 6, L_000001fdbc447180, L_000001fdbc4492a8;
L_000001fdbc4a1cf0 .cmp/eq 6, L_000001fdbc447180, L_000001fdbc4492f0;
L_000001fdbc4a1d90 .cmp/eq 6, L_000001fdbc446a00, L_000001fdbc449338;
L_000001fdbc4a14d0 .functor MUXZ 32, L_000001fdbc4a19d0, L_000001fdbc449380, L_000001fdbc4a1d90, C4<>;
L_000001fdbc4a0990 .functor MUXZ 32, L_000001fdbc4a14d0, L_000001fdbc447540, L_000001fdbc3cca80, C4<>;
L_000001fdbc4a1070 .concat [ 6 26 0 0], L_000001fdbc446a00, L_000001fdbc4493c8;
L_000001fdbc4a0b70 .cmp/eq 32, L_000001fdbc4a1070, L_000001fdbc449410;
L_000001fdbc4a1110 .cmp/eq 6, L_000001fdbc447180, L_000001fdbc449458;
L_000001fdbc4a11b0 .cmp/eq 6, L_000001fdbc447180, L_000001fdbc4494a0;
L_000001fdbc4a1e30 .cmp/eq 6, L_000001fdbc446a00, L_000001fdbc4494e8;
L_000001fdbc4a2150 .functor MUXZ 32, L_000001fdbc3ccee0, v000001fdbc441660_0, L_000001fdbc4a1e30, C4<>;
L_000001fdbc4a4960 .functor MUXZ 32, L_000001fdbc4a2150, L_000001fdbc3cd340, L_000001fdbc4a2900, C4<>;
S_000001fdbc3552e0 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_000001fdbc355150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001fdbc3bc190 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001fdbc385b20 .functor NOT 1, v000001fdbc3c4970_0, C4<0>, C4<0>, C4<0>;
v000001fdbc3c66d0_0 .net *"_ivl_0", 0 0, L_000001fdbc385b20;  1 drivers
v000001fdbc3c61d0_0 .net "in1", 31 0, L_000001fdbc3cd340;  alias, 1 drivers
v000001fdbc3c5a50_0 .net "in2", 31 0, L_000001fdbc4a0990;  alias, 1 drivers
v000001fdbc3c5370_0 .net "out", 31 0, L_000001fdbc4a0ad0;  alias, 1 drivers
v000001fdbc3c4c90_0 .net "s", 0 0, v000001fdbc3c4970_0;  alias, 1 drivers
L_000001fdbc4a0ad0 .functor MUXZ 32, L_000001fdbc4a0990, L_000001fdbc3cd340, L_000001fdbc385b20, C4<>;
S_000001fdbc3527f0 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_000001fdbc355150;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001fdbc3ecd80 .param/l "RType" 0 4 2, C4<000000>;
P_000001fdbc3ecdb8 .param/l "add" 0 4 5, C4<100000>;
P_000001fdbc3ecdf0 .param/l "addi" 0 4 8, C4<001000>;
P_000001fdbc3ece28 .param/l "addu" 0 4 5, C4<100001>;
P_000001fdbc3ece60 .param/l "and_" 0 4 5, C4<100100>;
P_000001fdbc3ece98 .param/l "andi" 0 4 8, C4<001100>;
P_000001fdbc3eced0 .param/l "beq" 0 4 10, C4<000100>;
P_000001fdbc3ecf08 .param/l "bne" 0 4 10, C4<000101>;
P_000001fdbc3ecf40 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001fdbc3ecf78 .param/l "j" 0 4 12, C4<000010>;
P_000001fdbc3ecfb0 .param/l "jal" 0 4 12, C4<000011>;
P_000001fdbc3ecfe8 .param/l "jr" 0 4 6, C4<001000>;
P_000001fdbc3ed020 .param/l "lw" 0 4 8, C4<100011>;
P_000001fdbc3ed058 .param/l "nor_" 0 4 5, C4<100111>;
P_000001fdbc3ed090 .param/l "or_" 0 4 5, C4<100101>;
P_000001fdbc3ed0c8 .param/l "ori" 0 4 8, C4<001101>;
P_000001fdbc3ed100 .param/l "sgt" 0 4 6, C4<101011>;
P_000001fdbc3ed138 .param/l "sll" 0 4 6, C4<000000>;
P_000001fdbc3ed170 .param/l "slt" 0 4 5, C4<101010>;
P_000001fdbc3ed1a8 .param/l "slti" 0 4 8, C4<101010>;
P_000001fdbc3ed1e0 .param/l "srl" 0 4 6, C4<000010>;
P_000001fdbc3ed218 .param/l "sub" 0 4 5, C4<100010>;
P_000001fdbc3ed250 .param/l "subu" 0 4 5, C4<100011>;
P_000001fdbc3ed288 .param/l "sw" 0 4 8, C4<101011>;
P_000001fdbc3ed2c0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001fdbc3ed2f8 .param/l "xori" 0 4 8, C4<001110>;
v000001fdbc3c4b50_0 .var "ALUOp", 3 0;
v000001fdbc3c4970_0 .var "ALUSrc", 0 0;
v000001fdbc3c6770_0 .var "MemReadEn", 0 0;
v000001fdbc3c6090_0 .var "MemWriteEn", 0 0;
v000001fdbc3c4f10_0 .var "MemtoReg", 0 0;
v000001fdbc3c50f0_0 .var "RegDst", 0 0;
v000001fdbc3c5af0_0 .var "RegWriteEn", 0 0;
v000001fdbc3c5050_0 .net "funct", 5 0, L_000001fdbc447180;  alias, 1 drivers
v000001fdbc3c5e10_0 .var "hlt", 0 0;
v000001fdbc3c6270_0 .net "opcode", 5 0, L_000001fdbc446a00;  alias, 1 drivers
v000001fdbc3c6450_0 .net "rst", 0 0, v000001fdbc446be0_0;  alias, 1 drivers
E_000001fdbc3bc310 .event anyedge, v000001fdbc3c6450_0, v000001fdbc3c6270_0, v000001fdbc3c5050_0;
S_000001fdbc352980 .scope module, "InstMem" "IM" 3 74, 7 2 0, S_000001fdbc355150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_000001fdbc3cca10 .functor BUFZ 32, L_000001fdbc4a16b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fdbc3c4bf0 .array "InstMem", 0 1023, 31 0;
v000001fdbc3c4dd0_0 .net *"_ivl_0", 31 0, L_000001fdbc4a16b0;  1 drivers
v000001fdbc3c4e70_0 .net *"_ivl_3", 9 0, L_000001fdbc4a0c10;  1 drivers
v000001fdbc3c52d0_0 .net *"_ivl_4", 11 0, L_000001fdbc4a2290;  1 drivers
L_000001fdbc448fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fdbc3c5190_0 .net *"_ivl_7", 1 0, L_000001fdbc448fd8;  1 drivers
v000001fdbc3c4fb0_0 .net "address", 31 0, v000001fdbc441660_0;  alias, 1 drivers
v000001fdbc3c5410_0 .var/i "i", 31 0;
v000001fdbc3c54b0_0 .net "q", 31 0, L_000001fdbc3cca10;  alias, 1 drivers
L_000001fdbc4a16b0 .array/port v000001fdbc3c4bf0, L_000001fdbc4a2290;
L_000001fdbc4a0c10 .part v000001fdbc441660_0, 0, 10;
L_000001fdbc4a2290 .concat [ 10 2 0 0], L_000001fdbc4a0c10, L_000001fdbc448fd8;
S_000001fdbc33d7f0 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_000001fdbc355150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000001fdbc3ccee0 .functor BUFZ 32, L_000001fdbc4a1890, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fdbc3cd340 .functor BUFZ 32, L_000001fdbc4a17f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fdbc43b280_1 .array/port v000001fdbc43b280, 1;
L_000001fdbc3cd3b0 .functor BUFZ 32, v000001fdbc43b280_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fdbc43b280_2 .array/port v000001fdbc43b280, 2;
L_000001fdbc3cd730 .functor BUFZ 32, v000001fdbc43b280_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fdbc43b280_3 .array/port v000001fdbc43b280, 3;
L_000001fdbc3cd490 .functor BUFZ 32, v000001fdbc43b280_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fdbc43b280_4 .array/port v000001fdbc43b280, 4;
L_000001fdbc3ccbd0 .functor BUFZ 32, v000001fdbc43b280_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fdbc43b280_5 .array/port v000001fdbc43b280, 5;
L_000001fdbc3cd0a0 .functor BUFZ 32, v000001fdbc43b280_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fdbc43b280_6 .array/port v000001fdbc43b280, 6;
L_000001fdbc3cc9a0 .functor BUFZ 32, v000001fdbc43b280_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fdbc39ca50_0 .net *"_ivl_0", 31 0, L_000001fdbc4a1890;  1 drivers
v000001fdbc43a600_0 .net *"_ivl_10", 6 0, L_000001fdbc4a0f30;  1 drivers
L_000001fdbc4490b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fdbc43a740_0 .net *"_ivl_13", 1 0, L_000001fdbc4490b0;  1 drivers
v000001fdbc43ab00_0 .net *"_ivl_2", 6 0, L_000001fdbc4a23d0;  1 drivers
L_000001fdbc449068 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fdbc43a7e0_0 .net *"_ivl_5", 1 0, L_000001fdbc449068;  1 drivers
v000001fdbc43a920_0 .net *"_ivl_8", 31 0, L_000001fdbc4a17f0;  1 drivers
v000001fdbc43ac40_0 .net "clk", 0 0, L_000001fdbc3ccb60;  alias, 1 drivers
v000001fdbc43aa60_0 .var/i "i", 31 0;
v000001fdbc43b820_0 .net "readData1", 31 0, L_000001fdbc3ccee0;  alias, 1 drivers
v000001fdbc43b000_0 .net "readData2", 31 0, L_000001fdbc3cd340;  alias, 1 drivers
v000001fdbc43b960_0 .net "readRegister1", 4 0, L_000001fdbc4477c0;  alias, 1 drivers
v000001fdbc43a880_0 .net "readRegister2", 4 0, L_000001fdbc4479a0;  alias, 1 drivers
v000001fdbc43b280 .array "registers", 31 0, 31 0;
v000001fdbc43b780_0 .net "regs0", 31 0, L_000001fdbc3cd3b0;  alias, 1 drivers
v000001fdbc43a9c0_0 .net "regs1", 31 0, L_000001fdbc3cd730;  alias, 1 drivers
v000001fdbc43b460_0 .net "regs2", 31 0, L_000001fdbc3cd490;  alias, 1 drivers
v000001fdbc43aba0_0 .net "regs3", 31 0, L_000001fdbc3ccbd0;  alias, 1 drivers
v000001fdbc43b320_0 .net "regs4", 31 0, L_000001fdbc3cd0a0;  alias, 1 drivers
v000001fdbc43b8c0_0 .net "regs5", 31 0, L_000001fdbc3cc9a0;  alias, 1 drivers
v000001fdbc43ace0_0 .net "rst", 0 0, v000001fdbc446be0_0;  alias, 1 drivers
v000001fdbc43ae20_0 .net "we", 0 0, v000001fdbc3c5af0_0;  alias, 1 drivers
v000001fdbc43a420_0 .net "writeData", 31 0, L_000001fdbc4a59a0;  alias, 1 drivers
v000001fdbc43b0a0_0 .net "writeRegister", 4 0, L_000001fdbc4a0e90;  alias, 1 drivers
E_000001fdbc3bbbd0/0 .event negedge, v000001fdbc3c6450_0;
E_000001fdbc3bbbd0/1 .event posedge, v000001fdbc43ac40_0;
E_000001fdbc3bbbd0 .event/or E_000001fdbc3bbbd0/0, E_000001fdbc3bbbd0/1;
L_000001fdbc4a1890 .array/port v000001fdbc43b280, L_000001fdbc4a23d0;
L_000001fdbc4a23d0 .concat [ 5 2 0 0], L_000001fdbc4477c0, L_000001fdbc449068;
L_000001fdbc4a17f0 .array/port v000001fdbc43b280, L_000001fdbc4a0f30;
L_000001fdbc4a0f30 .concat [ 5 2 0 0], L_000001fdbc4479a0, L_000001fdbc4490b0;
S_000001fdbc33d980 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_000001fdbc33d7f0;
 .timescale 0 0;
v000001fdbc39c690_0 .var/i "i", 31 0;
S_000001fdbc3835d0 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_000001fdbc355150;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001fdbc3bc610 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001fdbc3cce00 .functor NOT 1, v000001fdbc3c50f0_0, C4<0>, C4<0>, C4<0>;
v000001fdbc43aec0_0 .net *"_ivl_0", 0 0, L_000001fdbc3cce00;  1 drivers
v000001fdbc43a380_0 .net "in1", 4 0, L_000001fdbc4479a0;  alias, 1 drivers
v000001fdbc43be60_0 .net "in2", 4 0, L_000001fdbc446c80;  alias, 1 drivers
v000001fdbc43b3c0_0 .net "out", 4 0, L_000001fdbc4a0e90;  alias, 1 drivers
v000001fdbc43ad80_0 .net "s", 0 0, v000001fdbc3c50f0_0;  alias, 1 drivers
L_000001fdbc4a0e90 .functor MUXZ 5, L_000001fdbc446c80, L_000001fdbc4479a0, L_000001fdbc3cce00, C4<>;
S_000001fdbc383760 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_000001fdbc355150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001fdbc3bd090 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001fdbc4a2dd0 .functor NOT 1, v000001fdbc3c4f10_0, C4<0>, C4<0>, C4<0>;
v000001fdbc43b500_0 .net *"_ivl_0", 0 0, L_000001fdbc4a2dd0;  1 drivers
v000001fdbc43ba00_0 .net "in1", 31 0, v000001fdbc43a4c0_0;  alias, 1 drivers
v000001fdbc43a560_0 .net "in2", 31 0, v000001fdbc440d00_0;  alias, 1 drivers
v000001fdbc43a100_0 .net "out", 31 0, L_000001fdbc4a59a0;  alias, 1 drivers
v000001fdbc43b5a0_0 .net "s", 0 0, v000001fdbc3c4f10_0;  alias, 1 drivers
L_000001fdbc4a59a0 .functor MUXZ 32, v000001fdbc440d00_0, v000001fdbc43a4c0_0, L_000001fdbc4a2dd0, C4<>;
S_000001fdbc336af0 .scope module, "alu" "ALU" 3 99, 9 1 0, S_000001fdbc355150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001fdbc336c80 .param/l "ADD" 0 9 12, C4<0000>;
P_000001fdbc336cb8 .param/l "AND" 0 9 12, C4<0010>;
P_000001fdbc336cf0 .param/l "NOR" 0 9 12, C4<0101>;
P_000001fdbc336d28 .param/l "OR" 0 9 12, C4<0011>;
P_000001fdbc336d60 .param/l "SGT" 0 9 12, C4<0111>;
P_000001fdbc336d98 .param/l "SLL" 0 9 12, C4<1000>;
P_000001fdbc336dd0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001fdbc336e08 .param/l "SRL" 0 9 12, C4<1001>;
P_000001fdbc336e40 .param/l "SUB" 0 9 12, C4<0001>;
P_000001fdbc336e78 .param/l "XOR" 0 9 12, C4<0100>;
P_000001fdbc336eb0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001fdbc336ee8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001fdbc449530 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fdbc43bc80_0 .net/2u *"_ivl_0", 31 0, L_000001fdbc449530;  1 drivers
v000001fdbc43b1e0_0 .net "opSel", 3 0, v000001fdbc3c4b50_0;  alias, 1 drivers
v000001fdbc43b640_0 .net "operand1", 31 0, L_000001fdbc4a4960;  alias, 1 drivers
v000001fdbc43af60_0 .net "operand2", 31 0, L_000001fdbc4a0ad0;  alias, 1 drivers
v000001fdbc43a4c0_0 .var "result", 31 0;
v000001fdbc43a1a0_0 .net "zero", 0 0, L_000001fdbc4a3f60;  alias, 1 drivers
E_000001fdbc3bd050 .event anyedge, v000001fdbc3c4b50_0, v000001fdbc43b640_0, v000001fdbc3c5370_0;
L_000001fdbc4a3f60 .cmp/eq 32, v000001fdbc43a4c0_0, L_000001fdbc449530;
S_000001fdbc369a10 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_000001fdbc355150;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000001fdbc3ed340 .param/l "RType" 0 4 2, C4<000000>;
P_000001fdbc3ed378 .param/l "add" 0 4 5, C4<100000>;
P_000001fdbc3ed3b0 .param/l "addi" 0 4 8, C4<001000>;
P_000001fdbc3ed3e8 .param/l "addu" 0 4 5, C4<100001>;
P_000001fdbc3ed420 .param/l "and_" 0 4 5, C4<100100>;
P_000001fdbc3ed458 .param/l "andi" 0 4 8, C4<001100>;
P_000001fdbc3ed490 .param/l "beq" 0 4 10, C4<000100>;
P_000001fdbc3ed4c8 .param/l "bne" 0 4 10, C4<000101>;
P_000001fdbc3ed500 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001fdbc3ed538 .param/l "j" 0 4 12, C4<000010>;
P_000001fdbc3ed570 .param/l "jal" 0 4 12, C4<000011>;
P_000001fdbc3ed5a8 .param/l "jr" 0 4 6, C4<001000>;
P_000001fdbc3ed5e0 .param/l "lw" 0 4 8, C4<100011>;
P_000001fdbc3ed618 .param/l "nor_" 0 4 5, C4<100111>;
P_000001fdbc3ed650 .param/l "or_" 0 4 5, C4<100101>;
P_000001fdbc3ed688 .param/l "ori" 0 4 8, C4<001101>;
P_000001fdbc3ed6c0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001fdbc3ed6f8 .param/l "sll" 0 4 6, C4<000000>;
P_000001fdbc3ed730 .param/l "slt" 0 4 5, C4<101010>;
P_000001fdbc3ed768 .param/l "slti" 0 4 8, C4<101010>;
P_000001fdbc3ed7a0 .param/l "srl" 0 4 6, C4<000010>;
P_000001fdbc3ed7d8 .param/l "sub" 0 4 5, C4<100010>;
P_000001fdbc3ed810 .param/l "subu" 0 4 5, C4<100011>;
P_000001fdbc3ed848 .param/l "sw" 0 4 8, C4<101011>;
P_000001fdbc3ed880 .param/l "xor_" 0 4 5, C4<100110>;
P_000001fdbc3ed8b8 .param/l "xori" 0 4 8, C4<001110>;
v000001fdbc43a240_0 .var "PCsrc", 1 0;
v000001fdbc43b140_0 .net "excep_flag", 0 0, o000001fdbc3f1888;  alias, 0 drivers
v000001fdbc43b6e0_0 .net "funct", 5 0, L_000001fdbc447180;  alias, 1 drivers
v000001fdbc43bd20_0 .net "opcode", 5 0, L_000001fdbc446a00;  alias, 1 drivers
v000001fdbc43baa0_0 .net "operand1", 31 0, L_000001fdbc3ccee0;  alias, 1 drivers
v000001fdbc43a6a0_0 .net "operand2", 31 0, L_000001fdbc4a0ad0;  alias, 1 drivers
v000001fdbc43bb40_0 .net "rst", 0 0, v000001fdbc446be0_0;  alias, 1 drivers
E_000001fdbc3bd310/0 .event anyedge, v000001fdbc3c6450_0, v000001fdbc43b140_0, v000001fdbc3c6270_0, v000001fdbc43b820_0;
E_000001fdbc3bd310/1 .event anyedge, v000001fdbc3c5370_0, v000001fdbc3c5050_0;
E_000001fdbc3bd310 .event/or E_000001fdbc3bd310/0, E_000001fdbc3bd310/1;
S_000001fdbc369ba0 .scope module, "dataMem" "DM" 3 103, 11 2 0, S_000001fdbc355150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001fdbc43bbe0 .array "DataMem", 0 1023, 31 0;
v000001fdbc43bdc0_0 .net "address", 31 0, v000001fdbc43a4c0_0;  alias, 1 drivers
v000001fdbc43a2e0_0 .net "clock", 0 0, L_000001fdbc3ccb60;  alias, 1 drivers
v000001fdbc43bf00_0 .net "data", 31 0, L_000001fdbc3cd340;  alias, 1 drivers
v000001fdbc43a060_0 .var/i "i", 31 0;
v000001fdbc440d00_0 .var "q", 31 0;
v000001fdbc4412a0_0 .net "rden", 0 0, v000001fdbc3c6770_0;  alias, 1 drivers
v000001fdbc441340_0 .net "wren", 0 0, v000001fdbc3c6090_0;  alias, 1 drivers
E_000001fdbc3bd550 .event negedge, v000001fdbc43ac40_0;
S_000001fdbc3628a0 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_000001fdbc355150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001fdbc3bcdd0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001fdbc440300_0 .net "PCin", 31 0, L_000001fdbc4a2650;  alias, 1 drivers
v000001fdbc441660_0 .var "PCout", 31 0;
v000001fdbc4406c0_0 .net "clk", 0 0, L_000001fdbc3ccb60;  alias, 1 drivers
v000001fdbc441840_0 .net "rst", 0 0, v000001fdbc446be0_0;  alias, 1 drivers
    .scope S_000001fdbc369a10;
T_0 ;
    %wait E_000001fdbc3bd310;
    %load/vec4 v000001fdbc43bb40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001fdbc43a240_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001fdbc43b140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001fdbc43a240_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001fdbc43bd20_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000001fdbc43baa0_0;
    %load/vec4 v000001fdbc43a6a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000001fdbc43bd20_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000001fdbc43baa0_0;
    %load/vec4 v000001fdbc43a6a0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000001fdbc43bd20_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001fdbc43bd20_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001fdbc43bd20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000001fdbc43b6e0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001fdbc43a240_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001fdbc43a240_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001fdbc3628a0;
T_1 ;
    %wait E_000001fdbc3bbbd0;
    %load/vec4 v000001fdbc441840_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001fdbc441660_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001fdbc440300_0;
    %assign/vec4 v000001fdbc441660_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001fdbc352980;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fdbc3c5410_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001fdbc3c5410_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fdbc3c5410_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fdbc3c4bf0, 0, 4;
    %load/vec4 v000001fdbc3c5410_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fdbc3c5410_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fdbc3c4bf0, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fdbc3c4bf0, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fdbc3c4bf0, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fdbc3c4bf0, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fdbc3c4bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fdbc3c4bf0, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fdbc3c4bf0, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fdbc3c4bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fdbc3c4bf0, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fdbc3c4bf0, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fdbc3c4bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fdbc3c4bf0, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fdbc3c4bf0, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fdbc3c4bf0, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fdbc3c4bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fdbc3c4bf0, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fdbc3c4bf0, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fdbc3c4bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fdbc3c4bf0, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fdbc3c4bf0, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fdbc3c4bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fdbc3c4bf0, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fdbc3c4bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fdbc3c4bf0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fdbc3c4bf0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fdbc3c4bf0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fdbc3c4bf0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fdbc3c4bf0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001fdbc3527f0;
T_3 ;
    %wait E_000001fdbc3bc310;
    %load/vec4 v000001fdbc3c6450_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001fdbc3c5e10_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001fdbc3c4b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fdbc3c4970_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fdbc3c5af0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fdbc3c6090_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fdbc3c4f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fdbc3c6770_0, 0;
    %assign/vec4 v000001fdbc3c50f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001fdbc3c5e10_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001fdbc3c4b50_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001fdbc3c4970_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fdbc3c5af0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fdbc3c6090_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fdbc3c4f10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fdbc3c6770_0, 0, 1;
    %store/vec4 v000001fdbc3c50f0_0, 0, 1;
    %load/vec4 v000001fdbc3c6270_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fdbc3c5e10_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fdbc3c50f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fdbc3c5af0_0, 0;
    %load/vec4 v000001fdbc3c5050_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fdbc3c4b50_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fdbc3c4b50_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fdbc3c4b50_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fdbc3c4b50_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001fdbc3c4b50_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001fdbc3c4b50_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001fdbc3c4b50_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001fdbc3c4b50_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001fdbc3c4b50_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001fdbc3c4b50_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fdbc3c4970_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001fdbc3c4b50_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fdbc3c4970_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001fdbc3c4b50_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fdbc3c4b50_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fdbc3c5af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fdbc3c50f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fdbc3c4970_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fdbc3c5af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fdbc3c50f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fdbc3c4970_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001fdbc3c4b50_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fdbc3c5af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fdbc3c4970_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001fdbc3c4b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fdbc3c5af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fdbc3c4970_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001fdbc3c4b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fdbc3c5af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fdbc3c4970_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001fdbc3c4b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fdbc3c5af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fdbc3c4970_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fdbc3c6770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fdbc3c5af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fdbc3c4970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fdbc3c4f10_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fdbc3c6090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fdbc3c4970_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fdbc3c4b50_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fdbc3c4b50_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001fdbc33d7f0;
T_4 ;
    %wait E_000001fdbc3bbbd0;
    %fork t_1, S_000001fdbc33d980;
    %jmp t_0;
    .scope S_000001fdbc33d980;
t_1 ;
    %load/vec4 v000001fdbc43ace0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fdbc39c690_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001fdbc39c690_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fdbc39c690_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fdbc43b280, 0, 4;
    %load/vec4 v000001fdbc39c690_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fdbc39c690_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001fdbc43ae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001fdbc43a420_0;
    %load/vec4 v000001fdbc43b0a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fdbc43b280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fdbc43b280, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001fdbc33d7f0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001fdbc33d7f0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fdbc43aa60_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001fdbc43aa60_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001fdbc43aa60_0;
    %ix/getv/s 4, v000001fdbc43aa60_0;
    %load/vec4a v000001fdbc43b280, 4;
    %ix/getv/s 4, v000001fdbc43aa60_0;
    %load/vec4a v000001fdbc43b280, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001fdbc43aa60_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fdbc43aa60_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001fdbc336af0;
T_6 ;
    %wait E_000001fdbc3bd050;
    %load/vec4 v000001fdbc43b1e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001fdbc43a4c0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001fdbc43b640_0;
    %load/vec4 v000001fdbc43af60_0;
    %add;
    %assign/vec4 v000001fdbc43a4c0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001fdbc43b640_0;
    %load/vec4 v000001fdbc43af60_0;
    %sub;
    %assign/vec4 v000001fdbc43a4c0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001fdbc43b640_0;
    %load/vec4 v000001fdbc43af60_0;
    %and;
    %assign/vec4 v000001fdbc43a4c0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001fdbc43b640_0;
    %load/vec4 v000001fdbc43af60_0;
    %or;
    %assign/vec4 v000001fdbc43a4c0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001fdbc43b640_0;
    %load/vec4 v000001fdbc43af60_0;
    %xor;
    %assign/vec4 v000001fdbc43a4c0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001fdbc43b640_0;
    %load/vec4 v000001fdbc43af60_0;
    %or;
    %inv;
    %assign/vec4 v000001fdbc43a4c0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001fdbc43b640_0;
    %load/vec4 v000001fdbc43af60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001fdbc43a4c0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001fdbc43af60_0;
    %load/vec4 v000001fdbc43b640_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001fdbc43a4c0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001fdbc43b640_0;
    %ix/getv 4, v000001fdbc43af60_0;
    %shiftl 4;
    %assign/vec4 v000001fdbc43a4c0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001fdbc43b640_0;
    %ix/getv 4, v000001fdbc43af60_0;
    %shiftr 4;
    %assign/vec4 v000001fdbc43a4c0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001fdbc369ba0;
T_7 ;
    %wait E_000001fdbc3bd550;
    %load/vec4 v000001fdbc4412a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001fdbc43bdc0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001fdbc43bbe0, 4;
    %assign/vec4 v000001fdbc440d00_0, 0;
T_7.0 ;
    %load/vec4 v000001fdbc441340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001fdbc43bf00_0;
    %ix/getv 3, v000001fdbc43bdc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fdbc43bbe0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001fdbc369ba0;
T_8 ;
    %end;
    .thread T_8;
    .scope S_000001fdbc369ba0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 31 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fdbc43a060_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001fdbc43a060_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001fdbc43a060_0;
    %load/vec4a v000001fdbc43bbe0, 4;
    %vpi_call 11 33 "$display", "Mem[%d] = %d", &PV<v000001fdbc43a060_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001fdbc43a060_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fdbc43a060_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001fdbc355150;
T_10 ;
    %wait E_000001fdbc3bbbd0;
    %load/vec4 v000001fdbc447360_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fdbc444640_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001fdbc444640_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001fdbc444640_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001fdbc3d79a0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fdbc447e00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fdbc446be0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001fdbc3d79a0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001fdbc447e00_0;
    %inv;
    %assign/vec4 v000001fdbc447e00_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001fdbc3d79a0;
T_13 ;
    %vpi_call 2 41 "$dumpfile", "./ControlFlowInstructions/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fdbc446be0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fdbc446be0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v000001fdbc447860_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
