###############################################################################
# Created by write_sdc
###############################################################################
current_design fpga
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name clk -period 10000.0000 [get_ports {clk}]
set_clock_transition 0.1500 [get_clocks {clk}]
set_clock_uncertainty 0.2500 clk
set_propagated_clock [get_clocks {clk}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {config_data_in}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {config_en}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {en}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_in[0]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_in[10]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_in[11]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_in[12]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_in[13]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_in[14]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_in[15]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_in[16]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_in[17]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_in[18]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_in[19]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_in[1]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_in[20]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_in[21]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_in[22]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_in[23]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_in[24]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_in[25]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_in[26]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_in[27]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_in[28]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_in[29]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_in[2]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_in[30]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_in[31]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_in[3]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_in[4]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_in[5]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_in[6]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_in[7]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_in[8]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_in[9]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_in[0]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_in[10]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_in[11]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_in[12]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_in[13]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_in[14]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_in[15]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_in[16]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_in[17]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_in[18]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_in[19]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_in[1]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_in[20]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_in[21]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_in[22]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_in[23]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_in[24]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_in[25]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_in[26]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_in[27]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_in[28]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_in[29]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_in[2]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_in[30]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_in[31]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_in[3]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_in[4]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_in[5]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_in[6]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_in[7]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_in[8]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_in[9]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_in[0]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_in[10]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_in[11]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_in[12]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_in[13]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_in[14]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_in[15]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_in[16]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_in[17]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_in[18]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_in[19]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_in[1]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_in[20]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_in[21]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_in[22]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_in[23]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_in[24]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_in[25]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_in[26]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_in[27]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_in[28]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_in[29]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_in[2]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_in[30]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_in[31]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_in[3]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_in[4]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_in[5]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_in[6]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_in[7]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_in[8]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_in[9]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_in[0]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_in[10]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_in[11]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_in[12]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_in[13]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_in[14]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_in[15]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_in[16]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_in[17]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_in[18]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_in[19]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_in[1]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_in[20]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_in[21]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_in[22]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_in[23]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_in[24]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_in[25]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_in[26]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_in[27]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_in[28]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_in[29]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_in[2]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_in[30]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_in[31]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_in[3]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_in[4]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_in[5]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_in[6]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_in[7]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_in[8]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_in[9]}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {le_clk}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {le_en}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {le_nrst}]
set_input_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {nrst}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {config_data_out}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_out[0]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_out[10]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_out[11]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_out[12]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_out[13]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_out[14]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_out[15]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_out[16]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_out[17]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_out[18]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_out[19]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_out[1]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_out[20]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_out[21]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_out[22]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_out[23]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_out[24]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_out[25]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_out[26]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_out[27]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_out[28]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_out[29]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_out[2]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_out[30]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_out[31]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_out[3]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_out[4]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_out[5]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_out[6]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_out[7]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_out[8]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_east_out[9]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_out[0]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_out[10]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_out[11]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_out[12]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_out[13]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_out[14]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_out[15]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_out[16]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_out[17]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_out[18]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_out[19]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_out[1]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_out[20]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_out[21]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_out[22]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_out[23]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_out[24]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_out[25]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_out[26]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_out[27]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_out[28]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_out[29]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_out[2]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_out[30]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_out[31]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_out[3]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_out[4]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_out[5]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_out[6]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_out[7]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_out[8]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_north_out[9]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_out[0]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_out[10]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_out[11]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_out[12]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_out[13]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_out[14]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_out[15]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_out[16]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_out[17]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_out[18]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_out[19]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_out[1]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_out[20]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_out[21]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_out[22]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_out[23]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_out[24]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_out[25]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_out[26]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_out[27]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_out[28]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_out[29]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_out[2]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_out[30]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_out[31]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_out[3]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_out[4]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_out[5]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_out[6]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_out[7]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_out[8]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_south_out[9]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_out[0]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_out[10]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_out[11]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_out[12]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_out[13]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_out[14]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_out[15]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_out[16]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_out[17]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_out[18]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_out[19]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_out[1]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_out[20]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_out[21]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_out[22]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_out[23]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_out[24]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_out[25]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_out[26]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_out[27]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_out[28]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_out[29]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_out[2]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_out[30]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_out[31]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_out[3]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_out[4]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_out[5]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_out[6]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_out[7]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_out[8]}]
set_output_delay 2000.0000 -clock [get_clocks {clk}] -add_delay [get_ports {io_west_out[9]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {config_data_out}]
set_load -pin_load 0.0334 [get_ports {io_east_out[31]}]
set_load -pin_load 0.0334 [get_ports {io_east_out[30]}]
set_load -pin_load 0.0334 [get_ports {io_east_out[29]}]
set_load -pin_load 0.0334 [get_ports {io_east_out[28]}]
set_load -pin_load 0.0334 [get_ports {io_east_out[27]}]
set_load -pin_load 0.0334 [get_ports {io_east_out[26]}]
set_load -pin_load 0.0334 [get_ports {io_east_out[25]}]
set_load -pin_load 0.0334 [get_ports {io_east_out[24]}]
set_load -pin_load 0.0334 [get_ports {io_east_out[23]}]
set_load -pin_load 0.0334 [get_ports {io_east_out[22]}]
set_load -pin_load 0.0334 [get_ports {io_east_out[21]}]
set_load -pin_load 0.0334 [get_ports {io_east_out[20]}]
set_load -pin_load 0.0334 [get_ports {io_east_out[19]}]
set_load -pin_load 0.0334 [get_ports {io_east_out[18]}]
set_load -pin_load 0.0334 [get_ports {io_east_out[17]}]
set_load -pin_load 0.0334 [get_ports {io_east_out[16]}]
set_load -pin_load 0.0334 [get_ports {io_east_out[15]}]
set_load -pin_load 0.0334 [get_ports {io_east_out[14]}]
set_load -pin_load 0.0334 [get_ports {io_east_out[13]}]
set_load -pin_load 0.0334 [get_ports {io_east_out[12]}]
set_load -pin_load 0.0334 [get_ports {io_east_out[11]}]
set_load -pin_load 0.0334 [get_ports {io_east_out[10]}]
set_load -pin_load 0.0334 [get_ports {io_east_out[9]}]
set_load -pin_load 0.0334 [get_ports {io_east_out[8]}]
set_load -pin_load 0.0334 [get_ports {io_east_out[7]}]
set_load -pin_load 0.0334 [get_ports {io_east_out[6]}]
set_load -pin_load 0.0334 [get_ports {io_east_out[5]}]
set_load -pin_load 0.0334 [get_ports {io_east_out[4]}]
set_load -pin_load 0.0334 [get_ports {io_east_out[3]}]
set_load -pin_load 0.0334 [get_ports {io_east_out[2]}]
set_load -pin_load 0.0334 [get_ports {io_east_out[1]}]
set_load -pin_load 0.0334 [get_ports {io_east_out[0]}]
set_load -pin_load 0.0334 [get_ports {io_north_out[31]}]
set_load -pin_load 0.0334 [get_ports {io_north_out[30]}]
set_load -pin_load 0.0334 [get_ports {io_north_out[29]}]
set_load -pin_load 0.0334 [get_ports {io_north_out[28]}]
set_load -pin_load 0.0334 [get_ports {io_north_out[27]}]
set_load -pin_load 0.0334 [get_ports {io_north_out[26]}]
set_load -pin_load 0.0334 [get_ports {io_north_out[25]}]
set_load -pin_load 0.0334 [get_ports {io_north_out[24]}]
set_load -pin_load 0.0334 [get_ports {io_north_out[23]}]
set_load -pin_load 0.0334 [get_ports {io_north_out[22]}]
set_load -pin_load 0.0334 [get_ports {io_north_out[21]}]
set_load -pin_load 0.0334 [get_ports {io_north_out[20]}]
set_load -pin_load 0.0334 [get_ports {io_north_out[19]}]
set_load -pin_load 0.0334 [get_ports {io_north_out[18]}]
set_load -pin_load 0.0334 [get_ports {io_north_out[17]}]
set_load -pin_load 0.0334 [get_ports {io_north_out[16]}]
set_load -pin_load 0.0334 [get_ports {io_north_out[15]}]
set_load -pin_load 0.0334 [get_ports {io_north_out[14]}]
set_load -pin_load 0.0334 [get_ports {io_north_out[13]}]
set_load -pin_load 0.0334 [get_ports {io_north_out[12]}]
set_load -pin_load 0.0334 [get_ports {io_north_out[11]}]
set_load -pin_load 0.0334 [get_ports {io_north_out[10]}]
set_load -pin_load 0.0334 [get_ports {io_north_out[9]}]
set_load -pin_load 0.0334 [get_ports {io_north_out[8]}]
set_load -pin_load 0.0334 [get_ports {io_north_out[7]}]
set_load -pin_load 0.0334 [get_ports {io_north_out[6]}]
set_load -pin_load 0.0334 [get_ports {io_north_out[5]}]
set_load -pin_load 0.0334 [get_ports {io_north_out[4]}]
set_load -pin_load 0.0334 [get_ports {io_north_out[3]}]
set_load -pin_load 0.0334 [get_ports {io_north_out[2]}]
set_load -pin_load 0.0334 [get_ports {io_north_out[1]}]
set_load -pin_load 0.0334 [get_ports {io_north_out[0]}]
set_load -pin_load 0.0334 [get_ports {io_south_out[31]}]
set_load -pin_load 0.0334 [get_ports {io_south_out[30]}]
set_load -pin_load 0.0334 [get_ports {io_south_out[29]}]
set_load -pin_load 0.0334 [get_ports {io_south_out[28]}]
set_load -pin_load 0.0334 [get_ports {io_south_out[27]}]
set_load -pin_load 0.0334 [get_ports {io_south_out[26]}]
set_load -pin_load 0.0334 [get_ports {io_south_out[25]}]
set_load -pin_load 0.0334 [get_ports {io_south_out[24]}]
set_load -pin_load 0.0334 [get_ports {io_south_out[23]}]
set_load -pin_load 0.0334 [get_ports {io_south_out[22]}]
set_load -pin_load 0.0334 [get_ports {io_south_out[21]}]
set_load -pin_load 0.0334 [get_ports {io_south_out[20]}]
set_load -pin_load 0.0334 [get_ports {io_south_out[19]}]
set_load -pin_load 0.0334 [get_ports {io_south_out[18]}]
set_load -pin_load 0.0334 [get_ports {io_south_out[17]}]
set_load -pin_load 0.0334 [get_ports {io_south_out[16]}]
set_load -pin_load 0.0334 [get_ports {io_south_out[15]}]
set_load -pin_load 0.0334 [get_ports {io_south_out[14]}]
set_load -pin_load 0.0334 [get_ports {io_south_out[13]}]
set_load -pin_load 0.0334 [get_ports {io_south_out[12]}]
set_load -pin_load 0.0334 [get_ports {io_south_out[11]}]
set_load -pin_load 0.0334 [get_ports {io_south_out[10]}]
set_load -pin_load 0.0334 [get_ports {io_south_out[9]}]
set_load -pin_load 0.0334 [get_ports {io_south_out[8]}]
set_load -pin_load 0.0334 [get_ports {io_south_out[7]}]
set_load -pin_load 0.0334 [get_ports {io_south_out[6]}]
set_load -pin_load 0.0334 [get_ports {io_south_out[5]}]
set_load -pin_load 0.0334 [get_ports {io_south_out[4]}]
set_load -pin_load 0.0334 [get_ports {io_south_out[3]}]
set_load -pin_load 0.0334 [get_ports {io_south_out[2]}]
set_load -pin_load 0.0334 [get_ports {io_south_out[1]}]
set_load -pin_load 0.0334 [get_ports {io_south_out[0]}]
set_load -pin_load 0.0334 [get_ports {io_west_out[31]}]
set_load -pin_load 0.0334 [get_ports {io_west_out[30]}]
set_load -pin_load 0.0334 [get_ports {io_west_out[29]}]
set_load -pin_load 0.0334 [get_ports {io_west_out[28]}]
set_load -pin_load 0.0334 [get_ports {io_west_out[27]}]
set_load -pin_load 0.0334 [get_ports {io_west_out[26]}]
set_load -pin_load 0.0334 [get_ports {io_west_out[25]}]
set_load -pin_load 0.0334 [get_ports {io_west_out[24]}]
set_load -pin_load 0.0334 [get_ports {io_west_out[23]}]
set_load -pin_load 0.0334 [get_ports {io_west_out[22]}]
set_load -pin_load 0.0334 [get_ports {io_west_out[21]}]
set_load -pin_load 0.0334 [get_ports {io_west_out[20]}]
set_load -pin_load 0.0334 [get_ports {io_west_out[19]}]
set_load -pin_load 0.0334 [get_ports {io_west_out[18]}]
set_load -pin_load 0.0334 [get_ports {io_west_out[17]}]
set_load -pin_load 0.0334 [get_ports {io_west_out[16]}]
set_load -pin_load 0.0334 [get_ports {io_west_out[15]}]
set_load -pin_load 0.0334 [get_ports {io_west_out[14]}]
set_load -pin_load 0.0334 [get_ports {io_west_out[13]}]
set_load -pin_load 0.0334 [get_ports {io_west_out[12]}]
set_load -pin_load 0.0334 [get_ports {io_west_out[11]}]
set_load -pin_load 0.0334 [get_ports {io_west_out[10]}]
set_load -pin_load 0.0334 [get_ports {io_west_out[9]}]
set_load -pin_load 0.0334 [get_ports {io_west_out[8]}]
set_load -pin_load 0.0334 [get_ports {io_west_out[7]}]
set_load -pin_load 0.0334 [get_ports {io_west_out[6]}]
set_load -pin_load 0.0334 [get_ports {io_west_out[5]}]
set_load -pin_load 0.0334 [get_ports {io_west_out[4]}]
set_load -pin_load 0.0334 [get_ports {io_west_out[3]}]
set_load -pin_load 0.0334 [get_ports {io_west_out[2]}]
set_load -pin_load 0.0334 [get_ports {io_west_out[1]}]
set_load -pin_load 0.0334 [get_ports {io_west_out[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {clk}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {config_data_in}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {config_en}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {en}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {le_clk}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {le_en}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {le_nrst}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {nrst}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_east_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_east_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_east_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_east_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_east_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_east_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_east_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_east_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_east_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_east_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_east_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_east_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_east_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_east_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_east_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_east_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_east_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_east_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_east_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_east_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_east_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_east_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_east_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_east_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_east_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_east_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_east_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_east_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_east_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_east_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_east_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_east_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_north_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_north_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_north_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_north_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_north_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_north_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_north_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_north_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_north_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_north_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_north_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_north_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_north_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_north_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_north_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_north_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_north_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_north_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_north_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_north_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_north_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_north_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_north_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_north_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_north_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_north_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_north_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_north_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_north_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_north_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_north_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_north_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_south_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_south_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_south_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_south_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_south_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_south_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_south_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_south_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_south_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_south_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_south_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_south_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_south_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_south_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_south_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_south_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_south_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_south_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_south_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_south_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_south_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_south_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_south_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_south_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_south_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_south_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_south_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_south_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_south_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_south_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_south_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_south_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_west_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_west_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_west_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_west_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_west_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_west_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_west_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_west_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_west_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_west_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_west_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_west_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_west_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_west_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_west_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_west_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_west_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_west_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_west_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_west_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_west_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_west_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_west_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_west_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_west_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_west_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_west_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_west_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_west_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_west_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_west_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_west_in[0]}]
###############################################################################
# Design Rules
###############################################################################
set_max_transition 0.7500 [current_design]
set_max_capacitance 0.2000 [current_design]
set_max_fanout 10.0000 [current_design]
