#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe40030 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe401c0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0xe32f80 .functor NOT 1, L_0xe70c20, C4<0>, C4<0>, C4<0>;
L_0xe2c3e0 .functor XOR 3, L_0xe70690, L_0xe70910, C4<000>, C4<000>;
L_0xe2c600 .functor XOR 3, L_0xe2c3e0, L_0xe70ab0, C4<000>, C4<000>;
v0xe6f300_0 .net *"_ivl_10", 2 0, L_0xe70ab0;  1 drivers
v0xe6f400_0 .net *"_ivl_12", 2 0, L_0xe2c600;  1 drivers
v0xe6f4e0_0 .net *"_ivl_2", 2 0, L_0xe705f0;  1 drivers
v0xe6f5a0_0 .net *"_ivl_4", 2 0, L_0xe70690;  1 drivers
v0xe6f680_0 .net *"_ivl_6", 2 0, L_0xe70910;  1 drivers
v0xe6f7b0_0 .net *"_ivl_8", 2 0, L_0xe2c3e0;  1 drivers
v0xe6f890_0 .var "clk", 0 0;
v0xe6f930_0 .net "in", 3 0, v0xe6e440_0;  1 drivers
v0xe6f9d0_0 .net "out_and_dut", 0 0, v0xe6ee10_0;  1 drivers
v0xe6fb30_0 .net "out_and_ref", 0 0, L_0xe703c0;  1 drivers
v0xe6fc00_0 .net "out_or_dut", 0 0, v0xe6eed0_0;  1 drivers
v0xe6fcd0_0 .net "out_or_ref", 0 0, L_0xe70460;  1 drivers
v0xe6fda0_0 .net "out_xor_dut", 0 0, v0xe6ef70_0;  1 drivers
v0xe6fe70_0 .net "out_xor_ref", 0 0, L_0xe70500;  1 drivers
v0xe6ff40_0 .var/2u "stats1", 287 0;
v0xe6ffe0_0 .var/2u "strobe", 0 0;
v0xe70080_0 .net "tb_match", 0 0, L_0xe70c20;  1 drivers
v0xe70120_0 .net "tb_mismatch", 0 0, L_0xe32f80;  1 drivers
v0xe701c0_0 .net "wavedrom_enable", 0 0, v0xe6e500_0;  1 drivers
v0xe70290_0 .net "wavedrom_title", 511 0, v0xe6e5a0_0;  1 drivers
L_0xe705f0 .concat [ 1 1 1 0], L_0xe70500, L_0xe70460, L_0xe703c0;
L_0xe70690 .concat [ 1 1 1 0], L_0xe70500, L_0xe70460, L_0xe703c0;
L_0xe70910 .concat [ 1 1 1 0], v0xe6ef70_0, v0xe6eed0_0, v0xe6ee10_0;
L_0xe70ab0 .concat [ 1 1 1 0], L_0xe70500, L_0xe70460, L_0xe703c0;
L_0xe70c20 .cmp/eeq 3, L_0xe705f0, L_0xe2c600;
S_0xe40350 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0xe401c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 1 "out_and";
    .port_info 2 /OUTPUT 1 "out_or";
    .port_info 3 /OUTPUT 1 "out_xor";
v0xe331f0_0 .net "in", 3 0, v0xe6e440_0;  alias, 1 drivers
v0xe33290_0 .net "out_and", 0 0, L_0xe703c0;  alias, 1 drivers
v0xe2c4b0_0 .net "out_or", 0 0, L_0xe70460;  alias, 1 drivers
v0xe2c6d0_0 .net "out_xor", 0 0, L_0xe70500;  alias, 1 drivers
L_0xe703c0 .reduce/and v0xe6e440_0;
L_0xe70460 .reduce/or v0xe6e440_0;
L_0xe70500 .reduce/xor v0xe6e440_0;
S_0xe6db90 .scope module, "stim1" "stimulus_gen" 3 95, 3 18 0, S_0xe401c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "in";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0xe6e380_0 .net "clk", 0 0, v0xe6f890_0;  1 drivers
v0xe6e440_0 .var "in", 3 0;
v0xe6e500_0 .var "wavedrom_enable", 0 0;
v0xe6e5a0_0 .var "wavedrom_title", 511 0;
E_0xe3bce0/0 .event negedge, v0xe6e380_0;
E_0xe3bce0/1 .event posedge, v0xe6e380_0;
E_0xe3bce0 .event/or E_0xe3bce0/0, E_0xe3bce0/1;
E_0xe3bf30 .event negedge, v0xe6e380_0;
E_0xe3c190 .event posedge, v0xe6e380_0;
S_0xe6de80 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0xe6db90;
 .timescale -12 -12;
v0xe6e080_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xe6e180 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0xe6db90;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xe6e710 .scope module, "top_module1" "top_module" 3 105, 4 1 0, S_0xe401c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 1 "out_and";
    .port_info 2 /OUTPUT 1 "out_or";
    .port_info 3 /OUTPUT 1 "out_xor";
v0xe6ece0_0 .net "in", 3 0, v0xe6e440_0;  alias, 1 drivers
v0xe6ee10_0 .var "out_and", 0 0;
v0xe6eed0_0 .var "out_or", 0 0;
v0xe6ef70_0 .var "out_xor", 0 0;
E_0xe25a20 .event anyedge, v0xe6ee10_0, v0xe331f0_0, v0xe6eed0_0, v0xe6ef70_0;
S_0xe6e9e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 13, 4 13 0, S_0xe6e710;
 .timescale 0 0;
v0xe6ebe0_0 .var/2s "i", 31 0;
S_0xe6f0e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0xe401c0;
 .timescale -12 -12;
E_0xe4f270 .event anyedge, v0xe6ffe0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xe6ffe0_0;
    %nor/r;
    %assign/vec4 v0xe6ffe0_0, 0;
    %wait E_0xe4f270;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xe6db90;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xe6e440_0, 0;
    %wait E_0xe3bf30;
    %wait E_0xe3c190;
    %pushi/vec4 15, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe3c190;
    %load/vec4 v0xe6e440_0;
    %addi 1, 0, 4;
    %assign/vec4 v0xe6e440_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0xe3bf30;
    %fork TD_tb.stim1.wavedrom_stop, S_0xe6e180;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe3bce0;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0xe6e440_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xe6e710;
T_4 ;
    %wait E_0xe25a20;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe6ee10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe6eed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe6ef70_0, 0, 1;
    %fork t_1, S_0xe6e9e0;
    %jmp t_0;
    .scope S_0xe6e9e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe6ebe0_0, 0, 32;
T_4.0 ; Top of for-loop 
    %load/vec4 v0xe6ebe0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v0xe6ee10_0;
    %load/vec4 v0xe6ece0_0;
    %load/vec4 v0xe6ebe0_0;
    %part/s 1;
    %and;
    %store/vec4 v0xe6ee10_0, 0, 1;
    %load/vec4 v0xe6eed0_0;
    %load/vec4 v0xe6ece0_0;
    %load/vec4 v0xe6ebe0_0;
    %part/s 1;
    %or;
    %store/vec4 v0xe6eed0_0, 0, 1;
    %load/vec4 v0xe6ef70_0;
    %load/vec4 v0xe6ece0_0;
    %load/vec4 v0xe6ebe0_0;
    %part/s 1;
    %xor;
    %store/vec4 v0xe6ef70_0, 0, 1;
T_4.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe6ebe0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xe6ebe0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ; for-loop exit label
    %end;
    .scope S_0xe6e710;
t_0 %join;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0xe401c0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe6f890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe6ffe0_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0xe401c0;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0xe6f890_0;
    %inv;
    %store/vec4 v0xe6f890_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0xe401c0;
T_7 ;
    %vpi_call/w 3 87 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 88 "$dumpvars", 32'sb00000000000000000000000000000001, v0xe6e380_0, v0xe70120_0, v0xe6f930_0, v0xe6fb30_0, v0xe6f9d0_0, v0xe6fcd0_0, v0xe6fc00_0, v0xe6fe70_0, v0xe6fda0_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0xe401c0;
T_8 ;
    %load/vec4 v0xe6ff40_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0xe6ff40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xe6ff40_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_and", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "out_and" {0 0 0};
T_8.1 ;
    %load/vec4 v0xe6ff40_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0xe6ff40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe6ff40_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_or", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.3;
T_8.2 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out_or" {0 0 0};
T_8.3 ;
    %load/vec4 v0xe6ff40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0xe6ff40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xe6ff40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 126 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_xor", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.5;
T_8.4 ;
    %vpi_call/w 3 127 "$display", "Hint: Output '%s' has no mismatches.", "out_xor" {0 0 0};
T_8.5 ;
    %load/vec4 v0xe6ff40_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0xe6ff40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 130 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xe6ff40_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0xe6ff40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 131 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0xe401c0;
T_9 ;
    %wait E_0xe3bce0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe6ff40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe6ff40_0, 4, 32;
    %load/vec4 v0xe70080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0xe6ff40_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe6ff40_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe6ff40_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe6ff40_0, 4, 32;
T_9.0 ;
    %load/vec4 v0xe6fb30_0;
    %load/vec4 v0xe6fb30_0;
    %load/vec4 v0xe6f9d0_0;
    %xor;
    %load/vec4 v0xe6fb30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0xe6ff40_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe6ff40_0, 4, 32;
T_9.6 ;
    %load/vec4 v0xe6ff40_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe6ff40_0, 4, 32;
T_9.4 ;
    %load/vec4 v0xe6fcd0_0;
    %load/vec4 v0xe6fcd0_0;
    %load/vec4 v0xe6fc00_0;
    %xor;
    %load/vec4 v0xe6fcd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.8, 6;
    %load/vec4 v0xe6ff40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %vpi_func 3 149 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe6ff40_0, 4, 32;
T_9.10 ;
    %load/vec4 v0xe6ff40_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe6ff40_0, 4, 32;
T_9.8 ;
    %load/vec4 v0xe6fe70_0;
    %load/vec4 v0xe6fe70_0;
    %load/vec4 v0xe6fda0_0;
    %xor;
    %load/vec4 v0xe6fe70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.12, 6;
    %load/vec4 v0xe6ff40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.14, 4;
    %vpi_func 3 152 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe6ff40_0, 4, 32;
T_9.14 ;
    %load/vec4 v0xe6ff40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe6ff40_0, 4, 32;
T_9.12 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/gates4/gates4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/machine/gates4/iter0/response14/top_module.sv";
