<dec f='llvm/build/lib/Target/ARM/ARMGenRegisterInfo.inc' l='60' type='40'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.h' l='84' c='_ZN4llvmL18isARMArea3RegisterEjb'/>
<use f='llvm/build/lib/Target/ARM/ARMGenAsmMatcher.inc' l='9447' c='_ZL20validateOperandClassRN4llvm18MCParsedAsmOperandEN12_GLOBAL__N_114MatchClassKindE'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='1342'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCTargetDesc.cpp' l='299' u='r' c='_ZN4llvm6ARM_MC22initLLVMToCVRegMappingEPNS_14MCRegisterInfoE'/>
