{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1421793877790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1421793877794 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 20 20:44:37 2015 " "Processing started: Tue Jan 20 20:44:37 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1421793877794 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1421793877794 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO_PWM -c DE0_NANO_PWM " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO_PWM -c DE0_NANO_PWM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1421793877795 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1421793878400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_types_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file my_types_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_types_pkg " "Found design unit 1: my_types_pkg" {  } { { "my_types_pkg.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/my_types_pkg.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421793895448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421793895448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fixed_pkg_c.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file fixed_pkg_c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_pkg " "Found design unit 1: fixed_pkg" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/fixed_pkg_c.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421793895463 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fixed_pkg-body " "Found design unit 2: fixed_pkg-body" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/fixed_pkg_c.vhdl" 1466 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421793895463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421793895463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fixed_float_types_c.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file fixed_float_types_c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_float_types " "Found design unit 1: fixed_float_types" {  } { { "fixed_float_types_c.vhdl" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/fixed_float_types_c.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421793895465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421793895465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de0_nano_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE0_NANO_PWM-MAIN " "Found design unit 1: DE0_NANO_PWM-MAIN" {  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/DE0_NANO_PWM.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421793895468 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_PWM " "Found entity 1: DE0_NANO_PWM" {  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/DE0_NANO_PWM.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421793895468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421793895468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinewave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sinewave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sinewave-Behavioral " "Found design unit 1: sinewave-Behavioral" {  } { { "sinewave.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/sinewave.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421793895470 ""} { "Info" "ISGN_ENTITY_NAME" "1 sinewave " "Found entity 1: sinewave" {  } { { "sinewave.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/sinewave.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421793895470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421793895470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-contador " "Found design unit 1: contador-contador" {  } { { "contador.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/contador.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421793895472 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/contador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421793895472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421793895472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tabela_sin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tabela_sin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tabela_sin-tabela_sin " "Found design unit 1: tabela_sin-tabela_sin" {  } { { "tabela_sin.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/tabela_sin.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421793895482 ""} { "Info" "ISGN_ENTITY_NAME" "1 tabela_sin " "Found entity 1: tabela_sin" {  } { { "tabela_sin.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/tabela_sin.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421793895482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421793895482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "theta_abc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file theta_abc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 theta_abc-theta_abc " "Found design unit 1: theta_abc-theta_abc" {  } { { "theta_abc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/theta_abc.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421793895484 ""} { "Info" "ISGN_ENTITY_NAME" "1 theta_abc " "Found entity 1: theta_abc" {  } { { "theta_abc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/theta_abc.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421793895484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421793895484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "portadora_tringular.vhd 2 1 " "Found 2 design units, including 1 entities, in source file portadora_tringular.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 portadora_tringular-portadora_tringular " "Found design unit 1: portadora_tringular-portadora_tringular" {  } { { "portadora_tringular.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/portadora_tringular.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421793895485 ""} { "Info" "ISGN_ENTITY_NAME" "1 portadora_tringular " "Found entity 1: portadora_tringular" {  } { { "portadora_tringular.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/portadora_tringular.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421793895485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421793895485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-comparador " "Found design unit 1: comparador-comparador" {  } { { "comparador.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/comparador.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421793895487 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/comparador.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421793895487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421793895487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparadores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparadores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparadores-comparadores " "Found design unit 1: comparadores-comparadores" {  } { { "comparadores.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/comparadores.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421793895488 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparadores " "Found entity 1: comparadores" {  } { { "comparadores.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/comparadores.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421793895488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421793895488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-div " "Found design unit 1: clk_div-div" {  } { { "clk_div.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/clk_div.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421793895490 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/clk_div.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421793895490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421793895490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDs-LEDs " "Found design unit 1: LEDs-LEDs" {  } { { "LEDs.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/LEDs.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421793895491 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEDs " "Found entity 1: LEDs" {  } { { "LEDs.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/LEDs.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421793895491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421793895491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file integrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 integrador-integrador " "Found design unit 1: integrador-integrador" {  } { { "integrador.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/integrador.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421793895493 ""} { "Info" "ISGN_ENTITY_NAME" "1 integrador " "Found entity 1: integrador" {  } { { "integrador.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/integrador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421793895493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421793895493 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_NANO_PWM " "Elaborating entity \"DE0_NANO_PWM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1421793895627 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1470) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1470): subtype or type has null range" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/fixed_pkg_c.vhdl" 1470 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1421793895632 "|DE0_NANO_PWM"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1471) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1471): subtype or type has null range" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/fixed_pkg_c.vhdl" 1471 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1421793895632 "|DE0_NANO_PWM"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1472) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1472): subtype or type has null range" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/fixed_pkg_c.vhdl" 1472 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1421793895632 "|DE0_NANO_PWM"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RESET_FA DE0_NANO_PWM.vhd(39) " "VHDL Signal Declaration warning at DE0_NANO_PWM.vhd(39): used implicit default value for signal \"RESET_FA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/DE0_NANO_PWM.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421793895634 "|DE0_NANO_PWM"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PWM1L_FA DE0_NANO_PWM.vhd(40) " "VHDL Signal Declaration warning at DE0_NANO_PWM.vhd(40): used implicit default value for signal \"PWM1L_FA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/DE0_NANO_PWM.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421793895634 "|DE0_NANO_PWM"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PWM1H_FA DE0_NANO_PWM.vhd(41) " "VHDL Signal Declaration warning at DE0_NANO_PWM.vhd(41): used implicit default value for signal \"PWM1H_FA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/DE0_NANO_PWM.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421793895634 "|DE0_NANO_PWM"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PWM2L_FA DE0_NANO_PWM.vhd(42) " "VHDL Signal Declaration warning at DE0_NANO_PWM.vhd(42): used implicit default value for signal \"PWM2L_FA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/DE0_NANO_PWM.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421793895634 "|DE0_NANO_PWM"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PWM2H_FA DE0_NANO_PWM.vhd(43) " "VHDL Signal Declaration warning at DE0_NANO_PWM.vhd(43): used implicit default value for signal \"PWM2H_FA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/DE0_NANO_PWM.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421793895635 "|DE0_NANO_PWM"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RESET_FB DE0_NANO_PWM.vhd(47) " "VHDL Signal Declaration warning at DE0_NANO_PWM.vhd(47): used implicit default value for signal \"RESET_FB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/DE0_NANO_PWM.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421793895635 "|DE0_NANO_PWM"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PWM1L_FB DE0_NANO_PWM.vhd(48) " "VHDL Signal Declaration warning at DE0_NANO_PWM.vhd(48): used implicit default value for signal \"PWM1L_FB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/DE0_NANO_PWM.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421793895636 "|DE0_NANO_PWM"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PWM1H_FB DE0_NANO_PWM.vhd(49) " "VHDL Signal Declaration warning at DE0_NANO_PWM.vhd(49): used implicit default value for signal \"PWM1H_FB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/DE0_NANO_PWM.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421793895636 "|DE0_NANO_PWM"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PWM2L_FB DE0_NANO_PWM.vhd(50) " "VHDL Signal Declaration warning at DE0_NANO_PWM.vhd(50): used implicit default value for signal \"PWM2L_FB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/DE0_NANO_PWM.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421793895637 "|DE0_NANO_PWM"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PWM2H_FB DE0_NANO_PWM.vhd(51) " "VHDL Signal Declaration warning at DE0_NANO_PWM.vhd(51): used implicit default value for signal \"PWM2H_FB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/DE0_NANO_PWM.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421793895637 "|DE0_NANO_PWM"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RESET_FC DE0_NANO_PWM.vhd(56) " "VHDL Signal Declaration warning at DE0_NANO_PWM.vhd(56): used implicit default value for signal \"RESET_FC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/DE0_NANO_PWM.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421793895638 "|DE0_NANO_PWM"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PWM1L_FC DE0_NANO_PWM.vhd(57) " "VHDL Signal Declaration warning at DE0_NANO_PWM.vhd(57): used implicit default value for signal \"PWM1L_FC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/DE0_NANO_PWM.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421793895638 "|DE0_NANO_PWM"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PWM1H_FC DE0_NANO_PWM.vhd(58) " "VHDL Signal Declaration warning at DE0_NANO_PWM.vhd(58): used implicit default value for signal \"PWM1H_FC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/DE0_NANO_PWM.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421793895638 "|DE0_NANO_PWM"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PWM2L_FC DE0_NANO_PWM.vhd(59) " "VHDL Signal Declaration warning at DE0_NANO_PWM.vhd(59): used implicit default value for signal \"PWM2L_FC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/DE0_NANO_PWM.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421793895639 "|DE0_NANO_PWM"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PWM2H_FC DE0_NANO_PWM.vhd(60) " "VHDL Signal Declaration warning at DE0_NANO_PWM.vhd(60): used implicit default value for signal \"PWM2H_FC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/DE0_NANO_PWM.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421793895639 "|DE0_NANO_PWM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_lock DE0_NANO_PWM.vhd(195) " "Verilog HDL or VHDL warning at DE0_NANO_PWM.vhd(195): object \"pll_lock\" assigned a value but never read" {  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/DE0_NANO_PWM.vhd" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421793895640 "|DE0_NANO_PWM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "th_b DE0_NANO_PWM.vhd(200) " "Verilog HDL or VHDL warning at DE0_NANO_PWM.vhd(200): object \"th_b\" assigned a value but never read" {  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/DE0_NANO_PWM.vhd" 200 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421793895640 "|DE0_NANO_PWM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "th_c DE0_NANO_PWM.vhd(200) " "Verilog HDL or VHDL warning at DE0_NANO_PWM.vhd(200): object \"th_c\" assigned a value but never read" {  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/DE0_NANO_PWM.vhd" 200 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421793895640 "|DE0_NANO_PWM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dirPWM1 DE0_NANO_PWM.vhd(228) " "Verilog HDL or VHDL warning at DE0_NANO_PWM.vhd(228): object \"dirPWM1\" assigned a value but never read" {  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/DE0_NANO_PWM.vhd" 228 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421793895641 "|DE0_NANO_PWM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dirPWM2 DE0_NANO_PWM.vhd(228) " "Verilog HDL or VHDL warning at DE0_NANO_PWM.vhd(228): object \"dirPWM2\" assigned a value but never read" {  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/DE0_NANO_PWM.vhd" 228 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421793895642 "|DE0_NANO_PWM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dirPWM3 DE0_NANO_PWM.vhd(228) " "Verilog HDL or VHDL warning at DE0_NANO_PWM.vhd(228): object \"dirPWM3\" assigned a value but never read" {  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/DE0_NANO_PWM.vhd" 228 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421793895642 "|DE0_NANO_PWM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cPWM2 DE0_NANO_PWM.vhd(229) " "Verilog HDL or VHDL warning at DE0_NANO_PWM.vhd(229): object \"cPWM2\" assigned a value but never read" {  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/DE0_NANO_PWM.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421793895642 "|DE0_NANO_PWM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cPWM3 DE0_NANO_PWM.vhd(229) " "Verilog HDL or VHDL warning at DE0_NANO_PWM.vhd(229): object \"cPWM3\" assigned a value but never read" {  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/DE0_NANO_PWM.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421793895642 "|DE0_NANO_PWM"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LED\[7..1\] DE0_NANO_PWM.vhd(31) " "Using initial value X (don't care) for net \"LED\[7..1\]\" at DE0_NANO_PWM.vhd(31)" {  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/DE0_NANO_PWM.vhd" 31 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1421793895652 "|DE0_NANO_PWM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:u1 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:u1\"" {  } { { "DE0_NANO_PWM.vhd" "u1" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/DE0_NANO_PWM.vhd" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421793895682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrador integrador:u5 " "Elaborating entity \"integrador\" for hierarchy \"integrador:u5\"" {  } { { "DE0_NANO_PWM.vhd" "u5" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/DE0_NANO_PWM.vhd" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421793895685 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1470) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1470): subtype or type has null range" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/fixed_pkg_c.vhdl" 1470 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1421793895687 "|DE0_NANO_PWM|integrador:u5"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1471) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1471): subtype or type has null range" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/fixed_pkg_c.vhdl" 1471 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1421793895687 "|DE0_NANO_PWM|integrador:u5"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1472) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1472): subtype or type has null range" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/fixed_pkg_c.vhdl" 1472 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1421793895688 "|DE0_NANO_PWM|integrador:u5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en integrador.vhd(33) " "VHDL Process Statement warning at integrador.vhd(33): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "integrador.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/integrador.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1421793895688 "|DE0_NANO_PWM|integrador:u5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset integrador.vhd(34) " "VHDL Process Statement warning at integrador.vhd(34): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "integrador.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/integrador.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1421793895688 "|DE0_NANO_PWM|integrador:u5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "theta_abc theta_abc:u6 " "Elaborating entity \"theta_abc\" for hierarchy \"theta_abc:u6\"" {  } { { "DE0_NANO_PWM.vhd" "u6" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/DE0_NANO_PWM.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421793895690 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en theta_abc.vhd(35) " "VHDL Process Statement warning at theta_abc.vhd(35): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "theta_abc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/theta_abc.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1421793895692 "|DE0_NANO_PWM|theta_abc:u6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset theta_abc.vhd(36) " "VHDL Process Statement warning at theta_abc.vhd(36): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "theta_abc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/theta_abc.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1421793895692 "|DE0_NANO_PWM|theta_abc:u6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "portadora_tringular portadora_tringular:uc1 " "Elaborating entity \"portadora_tringular\" for hierarchy \"portadora_tringular:uc1\"" {  } { { "DE0_NANO_PWM.vhd" "uc1" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/DE0_NANO_PWM.vhd" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421793895693 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en portadora_tringular.vhd(33) " "VHDL Process Statement warning at portadora_tringular.vhd(33): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "portadora_tringular.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/portadora_tringular.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1421793895695 "|DE0_NANO_PWM|portadora_tringular:uc1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset portadora_tringular.vhd(34) " "VHDL Process Statement warning at portadora_tringular.vhd(34): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "portadora_tringular.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/portadora_tringular.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1421793895695 "|DE0_NANO_PWM|portadora_tringular:uc1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_ini portadora_tringular.vhd(35) " "VHDL Process Statement warning at portadora_tringular.vhd(35): signal \"count_ini\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "portadora_tringular.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/portadora_tringular.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1421793895696 "|DE0_NANO_PWM|portadora_tringular:uc1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dir_ini portadora_tringular.vhd(36) " "VHDL Process Statement warning at portadora_tringular.vhd(36): signal \"dir_ini\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "portadora_tringular.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/portadora_tringular.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1421793895696 "|DE0_NANO_PWM|portadora_tringular:uc1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_ini portadora_tringular.vhd(51) " "VHDL Process Statement warning at portadora_tringular.vhd(51): signal \"count_ini\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "portadora_tringular.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/portadora_tringular.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1421793895696 "|DE0_NANO_PWM|portadora_tringular:uc1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dir_ini portadora_tringular.vhd(52) " "VHDL Process Statement warning at portadora_tringular.vhd(52): signal \"dir_ini\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "portadora_tringular.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/portadora_tringular.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1421793895696 "|DE0_NANO_PWM|portadora_tringular:uc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tabela_sin tabela_sin:usin " "Elaborating entity \"tabela_sin\" for hierarchy \"tabela_sin:usin\"" {  } { { "DE0_NANO_PWM.vhd" "usin" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/DE0_NANO_PWM.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421793895700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador comparador:ucomp " "Elaborating entity \"comparador\" for hierarchy \"comparador:ucomp\"" {  } { { "DE0_NANO_PWM.vhd" "ucomp" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/DE0_NANO_PWM.vhd" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421793896065 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en comparador.vhd(34) " "VHDL Process Statement warning at comparador.vhd(34): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/comparador.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1421793896066 "|DE0_NANO_PWM|comparador:ucomp"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "upll pll " "Node instance \"upll\" instantiates undefined entity \"pll\"" {  } { { "DE0_NANO_PWM.vhd" "upll" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/DE0_NANO_PWM.vhd" 245 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421793896088 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  41 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 41 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "654 " "Peak virtual memory: 654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1421793896324 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 20 20:44:56 2015 " "Processing ended: Tue Jan 20 20:44:56 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1421793896324 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1421793896324 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1421793896324 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1421793896324 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 41 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 41 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1421793896959 ""}
