{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696363970141 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696363970141 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 03 13:12:50 2023 " "Processing started: Tue Oct 03 13:12:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696363970141 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696363970141 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hw5 -c hw5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off hw5 -c hw5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696363970141 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696363970401 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696363970401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw5-rtl " "Found design unit 1: hw5-rtl" {  } { { "hw5.vhd" "" { Text "C:/Users/ianfl/MobaXterm/home/QuartusProjects/Homework/5_hw/hw5.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696363978998 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw5 " "Found entity 1: hw5" {  } { { "hw5.vhd" "" { Text "C:/Users/ianfl/MobaXterm/home/QuartusProjects/Homework/5_hw/hw5.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696363978998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696363978998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw5_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw5_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw5_tb-tb " "Found design unit 1: hw5_tb-tb" {  } { { "hw5_tb.vhd" "" { Text "C:/Users/ianfl/MobaXterm/home/QuartusProjects/Homework/5_hw/hw5_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696363978998 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw5_tb " "Found entity 1: hw5_tb" {  } { { "hw5_tb.vhd" "" { Text "C:/Users/ianfl/MobaXterm/home/QuartusProjects/Homework/5_hw/hw5_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696363978998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696363978998 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hw5 " "Elaborating entity \"hw5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696363979018 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q_sig hw5.vhd(24) " "VHDL Process Statement warning at hw5.vhd(24): signal \"Q_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw5.vhd" "" { Text "C:/Users/ianfl/MobaXterm/home/QuartusProjects/Homework/5_hw/hw5.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696363979018 "|hw5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q_sig hw5.vhd(31) " "VHDL Process Statement warning at hw5.vhd(31): signal \"Q_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw5.vhd" "" { Text "C:/Users/ianfl/MobaXterm/home/QuartusProjects/Homework/5_hw/hw5.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696363979028 "|hw5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q_sig hw5.vhd(20) " "VHDL Process Statement warning at hw5.vhd(20): inferring latch(es) for signal or variable \"Q_sig\", which holds its previous value in one or more paths through the process" {  } { { "hw5.vhd" "" { Text "C:/Users/ianfl/MobaXterm/home/QuartusProjects/Homework/5_hw/hw5.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1696363979028 "|hw5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_sig hw5.vhd(20) " "Inferred latch for \"Q_sig\" at hw5.vhd(20)" {  } { { "hw5.vhd" "" { Text "C:/Users/ianfl/MobaXterm/home/QuartusProjects/Homework/5_hw/hw5.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696363979028 "|hw5"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Q_sig " "Latch Q_sig has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S " "Ports D and ENA on the latch are fed by the same signal S" {  } { { "hw5.vhd" "" { Text "C:/Users/ianfl/MobaXterm/home/QuartusProjects/Homework/5_hw/hw5.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1696363979329 ""}  } { { "hw5.vhd" "" { Text "C:/Users/ianfl/MobaXterm/home/QuartusProjects/Homework/5_hw/hw5.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1696363979329 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696363979389 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696363979739 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696363979739 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696363979769 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696363979769 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696363979769 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696363979769 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696363979779 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 03 13:12:59 2023 " "Processing ended: Tue Oct 03 13:12:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696363979779 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696363979779 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696363979779 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696363979779 ""}
