# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version
# File: E:\Zircon_Verilog\Verilog_First\Verilog_First.tcl
# Generated on: Sun Mar 20 20:32:35 2016

package require ::quartus::project

set_location_assignment PIN_E1 -to CLK_50M
set_location_assignment PIN_R11 -to LED1
set_location_assignment PIN_F11 -to RST_N
