OVERVIEW: llvm .bc -> .ll disassembler

USAGE: llvm-dis [options] <input bitcode>

OPTIONS:
  -asm-verbose                                    - Add comments to directives.
  -bounds-checking-single-trap                    - Use one trap block per function
  -disable-debug-info-verifier                    - 
  -disable-objc-arc-checkforcfghazards            - Disable check for cfg hazards when annotating
  -disable-spill-fusing                           - Disable fusing of spill code into instructions
  -enable-correct-eh-support                      - Make the -lowerinvoke pass insert expensive, but correct, EH code
  -enable-load-pre                                - 
  -enable-objc-arc-annotations                    - Enable emission of arc data flow analysis annotations
  -enable-objc-arc-opts                           - enable/disable all ARC Optimizations
  -enable-tbaa                                    - 
  -f                                              - Enable binary output on terminals
  -fatal-assembler-warnings                       - Consider warnings as error
  -fdata-sections                                 - Emit data into separate sections
  -ffunction-sections                             - Emit functions into separate sections
  -help                                           - Display available options (-help-hidden for more)
  -internalize-public-api-file=<filename>         - A file containing list of symbol names to preserve
  -internalize-public-api-list=<list>             - A list of symbol names to preserve
  -join-liveintervals                             - Coalesce copies (default=true)
  -limit-float-precision=<uint>                   - Generate low-precision inline sequences for some float libcalls
  -mc-x86-disable-arith-relaxation                - Disable relaxation of arithmetic instruction for X86
  -o=<filename>                                   - Override output filename
  -objc-arc-annotation-target-identifier=<string> - filter out all data flow annotations but those that apply to the given target llvm identifier.
  -pre-RA-sched                                   - Instruction schedulers available (before register allocation):
    =vliw-td                                      -   VLIW scheduler
    =list-ilp                                     -   Bottom-up register pressure aware list scheduling which tries to balance ILP and register pressure
    =list-hybrid                                  -   Bottom-up register pressure aware list scheduling which tries to balance latency and register pressure
    =source                                       -   Similar to list-burr but schedules in source order when possible
    =list-burr                                    -   Bottom-up register reduction list scheduling
    =linearize                                    -   Linearize DAG, no scheduling
    =fast                                         -   Fast suboptimal list scheduling
    =default                                      -   Best scheduler for the target
  -print-after-all                                - Print IR after each pass
  -print-before-all                               - Print IR before each pass
  -print-machineinstrs=<pass-name>                - Print machine instrs
  -regalloc                                       - Register allocator to use
    =default                                      -   pick register allocator based on -O option
    =basic                                        -   basic register allocator
    =fast                                         -   fast register allocator
    =greedy                                       -   greedy register allocator
    =pbqp                                         -   PBQP register allocator
  -show-annotations                               - Add informational comments to the .ll file
  -spiller                                        - Spiller to use: (default: standard)
    =trivial                                      -   trivial spiller
    =inline                                       -   inline spiller
  -stats                                          - Enable statistics output from program (available with Asserts)
  -time-passes                                    - Time each pass, printing elapsed time for each on exit
  -verify-dom-info                                - Verify dominator info (time consuming)
  -verify-loop-info                               - Verify loop info (time consuming)
  -verify-regalloc                                - Verify during register allocation
  -verify-region-info                             - Verify region info (time consuming)
  -verify-scev                                    - Verify ScalarEvolution's backedge taken counts (slow)
  -version                                        - Display the version of this program
  -x86-asm-syntax                                 - Choose style of code to emit from X86 backend:
    =att                                          -   Emit AT&T-style assembly
    =intel                                        -   Emit Intel-style assembly
