
SPI_LED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009cec  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001d568  08009e7c  08009e7c  0000ae7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080273e4  080273e4  0002909c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080273e4  080273e4  000283e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080273ec  080273ec  0002909c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080273ec  080273ec  000283ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080273f0  080273f0  000283f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000009c  20000000  080273f4  00029000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002909c  2**0
                  CONTENTS
 10 .bss          00001e34  2000009c  2000009c  0002909c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001ed0  20001ed0  0002909c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002909c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000208cb  00000000  00000000  000290cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003ba2  00000000  00000000  00049997  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000013e0  00000000  00000000  0004d540  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e68  00000000  00000000  0004e920  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000243bb  00000000  00000000  0004f788  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00017ac3  00000000  00000000  00073b43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e0f41  00000000  00000000  0008b606  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000ff  00000000  00000000  0016c547  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005d90  00000000  00000000  0016c648  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000065  00000000  00000000  001723d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_loc    0000391c  00000000  00000000  0017243d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_ranges 000001b0  00000000  00000000  00175d59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000009c 	.word	0x2000009c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009e64 	.word	0x08009e64

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000a0 	.word	0x200000a0
 80001cc:	08009e64 	.word	0x08009e64

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	@ 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__aeabi_d2uiz>:
 8000a0c:	004a      	lsls	r2, r1, #1
 8000a0e:	d211      	bcs.n	8000a34 <__aeabi_d2uiz+0x28>
 8000a10:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a14:	d211      	bcs.n	8000a3a <__aeabi_d2uiz+0x2e>
 8000a16:	d50d      	bpl.n	8000a34 <__aeabi_d2uiz+0x28>
 8000a18:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a1c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a20:	d40e      	bmi.n	8000a40 <__aeabi_d2uiz+0x34>
 8000a22:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a26:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a2a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a32:	4770      	bx	lr
 8000a34:	f04f 0000 	mov.w	r0, #0
 8000a38:	4770      	bx	lr
 8000a3a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_d2uiz+0x3a>
 8000a40:	f04f 30ff 	mov.w	r0, #4294967295
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0000 	mov.w	r0, #0
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_uldivmod>:
 8000a4c:	b953      	cbnz	r3, 8000a64 <__aeabi_uldivmod+0x18>
 8000a4e:	b94a      	cbnz	r2, 8000a64 <__aeabi_uldivmod+0x18>
 8000a50:	2900      	cmp	r1, #0
 8000a52:	bf08      	it	eq
 8000a54:	2800      	cmpeq	r0, #0
 8000a56:	bf1c      	itt	ne
 8000a58:	f04f 31ff 	movne.w	r1, #4294967295
 8000a5c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a60:	f000 b988 	b.w	8000d74 <__aeabi_idiv0>
 8000a64:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a68:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a6c:	f000 f806 	bl	8000a7c <__udivmoddi4>
 8000a70:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a74:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a78:	b004      	add	sp, #16
 8000a7a:	4770      	bx	lr

08000a7c <__udivmoddi4>:
 8000a7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a80:	9d08      	ldr	r5, [sp, #32]
 8000a82:	468e      	mov	lr, r1
 8000a84:	4604      	mov	r4, r0
 8000a86:	4688      	mov	r8, r1
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d14a      	bne.n	8000b22 <__udivmoddi4+0xa6>
 8000a8c:	428a      	cmp	r2, r1
 8000a8e:	4617      	mov	r7, r2
 8000a90:	d962      	bls.n	8000b58 <__udivmoddi4+0xdc>
 8000a92:	fab2 f682 	clz	r6, r2
 8000a96:	b14e      	cbz	r6, 8000aac <__udivmoddi4+0x30>
 8000a98:	f1c6 0320 	rsb	r3, r6, #32
 8000a9c:	fa01 f806 	lsl.w	r8, r1, r6
 8000aa0:	fa20 f303 	lsr.w	r3, r0, r3
 8000aa4:	40b7      	lsls	r7, r6
 8000aa6:	ea43 0808 	orr.w	r8, r3, r8
 8000aaa:	40b4      	lsls	r4, r6
 8000aac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ab0:	fa1f fc87 	uxth.w	ip, r7
 8000ab4:	fbb8 f1fe 	udiv	r1, r8, lr
 8000ab8:	0c23      	lsrs	r3, r4, #16
 8000aba:	fb0e 8811 	mls	r8, lr, r1, r8
 8000abe:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ac2:	fb01 f20c 	mul.w	r2, r1, ip
 8000ac6:	429a      	cmp	r2, r3
 8000ac8:	d909      	bls.n	8000ade <__udivmoddi4+0x62>
 8000aca:	18fb      	adds	r3, r7, r3
 8000acc:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ad0:	f080 80ea 	bcs.w	8000ca8 <__udivmoddi4+0x22c>
 8000ad4:	429a      	cmp	r2, r3
 8000ad6:	f240 80e7 	bls.w	8000ca8 <__udivmoddi4+0x22c>
 8000ada:	3902      	subs	r1, #2
 8000adc:	443b      	add	r3, r7
 8000ade:	1a9a      	subs	r2, r3, r2
 8000ae0:	b2a3      	uxth	r3, r4
 8000ae2:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ae6:	fb0e 2210 	mls	r2, lr, r0, r2
 8000aea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000aee:	fb00 fc0c 	mul.w	ip, r0, ip
 8000af2:	459c      	cmp	ip, r3
 8000af4:	d909      	bls.n	8000b0a <__udivmoddi4+0x8e>
 8000af6:	18fb      	adds	r3, r7, r3
 8000af8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000afc:	f080 80d6 	bcs.w	8000cac <__udivmoddi4+0x230>
 8000b00:	459c      	cmp	ip, r3
 8000b02:	f240 80d3 	bls.w	8000cac <__udivmoddi4+0x230>
 8000b06:	443b      	add	r3, r7
 8000b08:	3802      	subs	r0, #2
 8000b0a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b0e:	eba3 030c 	sub.w	r3, r3, ip
 8000b12:	2100      	movs	r1, #0
 8000b14:	b11d      	cbz	r5, 8000b1e <__udivmoddi4+0xa2>
 8000b16:	40f3      	lsrs	r3, r6
 8000b18:	2200      	movs	r2, #0
 8000b1a:	e9c5 3200 	strd	r3, r2, [r5]
 8000b1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b22:	428b      	cmp	r3, r1
 8000b24:	d905      	bls.n	8000b32 <__udivmoddi4+0xb6>
 8000b26:	b10d      	cbz	r5, 8000b2c <__udivmoddi4+0xb0>
 8000b28:	e9c5 0100 	strd	r0, r1, [r5]
 8000b2c:	2100      	movs	r1, #0
 8000b2e:	4608      	mov	r0, r1
 8000b30:	e7f5      	b.n	8000b1e <__udivmoddi4+0xa2>
 8000b32:	fab3 f183 	clz	r1, r3
 8000b36:	2900      	cmp	r1, #0
 8000b38:	d146      	bne.n	8000bc8 <__udivmoddi4+0x14c>
 8000b3a:	4573      	cmp	r3, lr
 8000b3c:	d302      	bcc.n	8000b44 <__udivmoddi4+0xc8>
 8000b3e:	4282      	cmp	r2, r0
 8000b40:	f200 8105 	bhi.w	8000d4e <__udivmoddi4+0x2d2>
 8000b44:	1a84      	subs	r4, r0, r2
 8000b46:	eb6e 0203 	sbc.w	r2, lr, r3
 8000b4a:	2001      	movs	r0, #1
 8000b4c:	4690      	mov	r8, r2
 8000b4e:	2d00      	cmp	r5, #0
 8000b50:	d0e5      	beq.n	8000b1e <__udivmoddi4+0xa2>
 8000b52:	e9c5 4800 	strd	r4, r8, [r5]
 8000b56:	e7e2      	b.n	8000b1e <__udivmoddi4+0xa2>
 8000b58:	2a00      	cmp	r2, #0
 8000b5a:	f000 8090 	beq.w	8000c7e <__udivmoddi4+0x202>
 8000b5e:	fab2 f682 	clz	r6, r2
 8000b62:	2e00      	cmp	r6, #0
 8000b64:	f040 80a4 	bne.w	8000cb0 <__udivmoddi4+0x234>
 8000b68:	1a8a      	subs	r2, r1, r2
 8000b6a:	0c03      	lsrs	r3, r0, #16
 8000b6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b70:	b280      	uxth	r0, r0
 8000b72:	b2bc      	uxth	r4, r7
 8000b74:	2101      	movs	r1, #1
 8000b76:	fbb2 fcfe 	udiv	ip, r2, lr
 8000b7a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000b7e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b82:	fb04 f20c 	mul.w	r2, r4, ip
 8000b86:	429a      	cmp	r2, r3
 8000b88:	d907      	bls.n	8000b9a <__udivmoddi4+0x11e>
 8000b8a:	18fb      	adds	r3, r7, r3
 8000b8c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000b90:	d202      	bcs.n	8000b98 <__udivmoddi4+0x11c>
 8000b92:	429a      	cmp	r2, r3
 8000b94:	f200 80e0 	bhi.w	8000d58 <__udivmoddi4+0x2dc>
 8000b98:	46c4      	mov	ip, r8
 8000b9a:	1a9b      	subs	r3, r3, r2
 8000b9c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000ba0:	fb0e 3312 	mls	r3, lr, r2, r3
 8000ba4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000ba8:	fb02 f404 	mul.w	r4, r2, r4
 8000bac:	429c      	cmp	r4, r3
 8000bae:	d907      	bls.n	8000bc0 <__udivmoddi4+0x144>
 8000bb0:	18fb      	adds	r3, r7, r3
 8000bb2:	f102 30ff 	add.w	r0, r2, #4294967295
 8000bb6:	d202      	bcs.n	8000bbe <__udivmoddi4+0x142>
 8000bb8:	429c      	cmp	r4, r3
 8000bba:	f200 80ca 	bhi.w	8000d52 <__udivmoddi4+0x2d6>
 8000bbe:	4602      	mov	r2, r0
 8000bc0:	1b1b      	subs	r3, r3, r4
 8000bc2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000bc6:	e7a5      	b.n	8000b14 <__udivmoddi4+0x98>
 8000bc8:	f1c1 0620 	rsb	r6, r1, #32
 8000bcc:	408b      	lsls	r3, r1
 8000bce:	fa22 f706 	lsr.w	r7, r2, r6
 8000bd2:	431f      	orrs	r7, r3
 8000bd4:	fa0e f401 	lsl.w	r4, lr, r1
 8000bd8:	fa20 f306 	lsr.w	r3, r0, r6
 8000bdc:	fa2e fe06 	lsr.w	lr, lr, r6
 8000be0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000be4:	4323      	orrs	r3, r4
 8000be6:	fa00 f801 	lsl.w	r8, r0, r1
 8000bea:	fa1f fc87 	uxth.w	ip, r7
 8000bee:	fbbe f0f9 	udiv	r0, lr, r9
 8000bf2:	0c1c      	lsrs	r4, r3, #16
 8000bf4:	fb09 ee10 	mls	lr, r9, r0, lr
 8000bf8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000bfc:	fb00 fe0c 	mul.w	lr, r0, ip
 8000c00:	45a6      	cmp	lr, r4
 8000c02:	fa02 f201 	lsl.w	r2, r2, r1
 8000c06:	d909      	bls.n	8000c1c <__udivmoddi4+0x1a0>
 8000c08:	193c      	adds	r4, r7, r4
 8000c0a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000c0e:	f080 809c 	bcs.w	8000d4a <__udivmoddi4+0x2ce>
 8000c12:	45a6      	cmp	lr, r4
 8000c14:	f240 8099 	bls.w	8000d4a <__udivmoddi4+0x2ce>
 8000c18:	3802      	subs	r0, #2
 8000c1a:	443c      	add	r4, r7
 8000c1c:	eba4 040e 	sub.w	r4, r4, lr
 8000c20:	fa1f fe83 	uxth.w	lr, r3
 8000c24:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c28:	fb09 4413 	mls	r4, r9, r3, r4
 8000c2c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000c30:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c34:	45a4      	cmp	ip, r4
 8000c36:	d908      	bls.n	8000c4a <__udivmoddi4+0x1ce>
 8000c38:	193c      	adds	r4, r7, r4
 8000c3a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000c3e:	f080 8082 	bcs.w	8000d46 <__udivmoddi4+0x2ca>
 8000c42:	45a4      	cmp	ip, r4
 8000c44:	d97f      	bls.n	8000d46 <__udivmoddi4+0x2ca>
 8000c46:	3b02      	subs	r3, #2
 8000c48:	443c      	add	r4, r7
 8000c4a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000c4e:	eba4 040c 	sub.w	r4, r4, ip
 8000c52:	fba0 ec02 	umull	lr, ip, r0, r2
 8000c56:	4564      	cmp	r4, ip
 8000c58:	4673      	mov	r3, lr
 8000c5a:	46e1      	mov	r9, ip
 8000c5c:	d362      	bcc.n	8000d24 <__udivmoddi4+0x2a8>
 8000c5e:	d05f      	beq.n	8000d20 <__udivmoddi4+0x2a4>
 8000c60:	b15d      	cbz	r5, 8000c7a <__udivmoddi4+0x1fe>
 8000c62:	ebb8 0203 	subs.w	r2, r8, r3
 8000c66:	eb64 0409 	sbc.w	r4, r4, r9
 8000c6a:	fa04 f606 	lsl.w	r6, r4, r6
 8000c6e:	fa22 f301 	lsr.w	r3, r2, r1
 8000c72:	431e      	orrs	r6, r3
 8000c74:	40cc      	lsrs	r4, r1
 8000c76:	e9c5 6400 	strd	r6, r4, [r5]
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	e74f      	b.n	8000b1e <__udivmoddi4+0xa2>
 8000c7e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000c82:	0c01      	lsrs	r1, r0, #16
 8000c84:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000c88:	b280      	uxth	r0, r0
 8000c8a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000c8e:	463b      	mov	r3, r7
 8000c90:	4638      	mov	r0, r7
 8000c92:	463c      	mov	r4, r7
 8000c94:	46b8      	mov	r8, r7
 8000c96:	46be      	mov	lr, r7
 8000c98:	2620      	movs	r6, #32
 8000c9a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000c9e:	eba2 0208 	sub.w	r2, r2, r8
 8000ca2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ca6:	e766      	b.n	8000b76 <__udivmoddi4+0xfa>
 8000ca8:	4601      	mov	r1, r0
 8000caa:	e718      	b.n	8000ade <__udivmoddi4+0x62>
 8000cac:	4610      	mov	r0, r2
 8000cae:	e72c      	b.n	8000b0a <__udivmoddi4+0x8e>
 8000cb0:	f1c6 0220 	rsb	r2, r6, #32
 8000cb4:	fa2e f302 	lsr.w	r3, lr, r2
 8000cb8:	40b7      	lsls	r7, r6
 8000cba:	40b1      	lsls	r1, r6
 8000cbc:	fa20 f202 	lsr.w	r2, r0, r2
 8000cc0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cc4:	430a      	orrs	r2, r1
 8000cc6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000cca:	b2bc      	uxth	r4, r7
 8000ccc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000cd0:	0c11      	lsrs	r1, r2, #16
 8000cd2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cd6:	fb08 f904 	mul.w	r9, r8, r4
 8000cda:	40b0      	lsls	r0, r6
 8000cdc:	4589      	cmp	r9, r1
 8000cde:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ce2:	b280      	uxth	r0, r0
 8000ce4:	d93e      	bls.n	8000d64 <__udivmoddi4+0x2e8>
 8000ce6:	1879      	adds	r1, r7, r1
 8000ce8:	f108 3cff 	add.w	ip, r8, #4294967295
 8000cec:	d201      	bcs.n	8000cf2 <__udivmoddi4+0x276>
 8000cee:	4589      	cmp	r9, r1
 8000cf0:	d81f      	bhi.n	8000d32 <__udivmoddi4+0x2b6>
 8000cf2:	eba1 0109 	sub.w	r1, r1, r9
 8000cf6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000cfa:	fb09 f804 	mul.w	r8, r9, r4
 8000cfe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d02:	b292      	uxth	r2, r2
 8000d04:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d08:	4542      	cmp	r2, r8
 8000d0a:	d229      	bcs.n	8000d60 <__udivmoddi4+0x2e4>
 8000d0c:	18ba      	adds	r2, r7, r2
 8000d0e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000d12:	d2c4      	bcs.n	8000c9e <__udivmoddi4+0x222>
 8000d14:	4542      	cmp	r2, r8
 8000d16:	d2c2      	bcs.n	8000c9e <__udivmoddi4+0x222>
 8000d18:	f1a9 0102 	sub.w	r1, r9, #2
 8000d1c:	443a      	add	r2, r7
 8000d1e:	e7be      	b.n	8000c9e <__udivmoddi4+0x222>
 8000d20:	45f0      	cmp	r8, lr
 8000d22:	d29d      	bcs.n	8000c60 <__udivmoddi4+0x1e4>
 8000d24:	ebbe 0302 	subs.w	r3, lr, r2
 8000d28:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000d2c:	3801      	subs	r0, #1
 8000d2e:	46e1      	mov	r9, ip
 8000d30:	e796      	b.n	8000c60 <__udivmoddi4+0x1e4>
 8000d32:	eba7 0909 	sub.w	r9, r7, r9
 8000d36:	4449      	add	r1, r9
 8000d38:	f1a8 0c02 	sub.w	ip, r8, #2
 8000d3c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d40:	fb09 f804 	mul.w	r8, r9, r4
 8000d44:	e7db      	b.n	8000cfe <__udivmoddi4+0x282>
 8000d46:	4673      	mov	r3, lr
 8000d48:	e77f      	b.n	8000c4a <__udivmoddi4+0x1ce>
 8000d4a:	4650      	mov	r0, sl
 8000d4c:	e766      	b.n	8000c1c <__udivmoddi4+0x1a0>
 8000d4e:	4608      	mov	r0, r1
 8000d50:	e6fd      	b.n	8000b4e <__udivmoddi4+0xd2>
 8000d52:	443b      	add	r3, r7
 8000d54:	3a02      	subs	r2, #2
 8000d56:	e733      	b.n	8000bc0 <__udivmoddi4+0x144>
 8000d58:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d5c:	443b      	add	r3, r7
 8000d5e:	e71c      	b.n	8000b9a <__udivmoddi4+0x11e>
 8000d60:	4649      	mov	r1, r9
 8000d62:	e79c      	b.n	8000c9e <__udivmoddi4+0x222>
 8000d64:	eba1 0109 	sub.w	r1, r1, r9
 8000d68:	46c4      	mov	ip, r8
 8000d6a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d6e:	fb09 f804 	mul.w	r8, r9, r4
 8000d72:	e7c4      	b.n	8000cfe <__udivmoddi4+0x282>

08000d74 <__aeabi_idiv0>:
 8000d74:	4770      	bx	lr
 8000d76:	bf00      	nop

08000d78 <spi_update>:
#include "Config.h"

uint8_t spi_led_buffer[BUFFER_SIZE];

void spi_update(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	af00      	add	r7, sp, #0
	extern SPI_HandleTypeDef hspi3;
    // Start the DMA transfer
    HAL_SPI_Transmit_DMA(&hspi3, spi_led_buffer, BUFFER_SIZE);
 8000d7c:	2280      	movs	r2, #128	@ 0x80
 8000d7e:	4903      	ldr	r1, [pc, #12]	@ (8000d8c <spi_update+0x14>)
 8000d80:	4803      	ldr	r0, [pc, #12]	@ (8000d90 <spi_update+0x18>)
 8000d82:	f004 f981 	bl	8005088 <HAL_SPI_Transmit_DMA>
}
 8000d86:	bf00      	nop
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	200000b8 	.word	0x200000b8
 8000d90:	20001b74 	.word	0x20001b74

08000d94 <spi_set_led>:

void spi_set_led(uint16_t index, uint8_t r, uint8_t g, uint8_t b, uint8_t brightness)
{
 8000d94:	b490      	push	{r4, r7}
 8000d96:	b084      	sub	sp, #16
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	4604      	mov	r4, r0
 8000d9c:	4608      	mov	r0, r1
 8000d9e:	4611      	mov	r1, r2
 8000da0:	461a      	mov	r2, r3
 8000da2:	4623      	mov	r3, r4
 8000da4:	80fb      	strh	r3, [r7, #6]
 8000da6:	4603      	mov	r3, r0
 8000da8:	717b      	strb	r3, [r7, #5]
 8000daa:	460b      	mov	r3, r1
 8000dac:	713b      	strb	r3, [r7, #4]
 8000dae:	4613      	mov	r3, r2
 8000db0:	70fb      	strb	r3, [r7, #3]
    if (index < 0 || index >= NUM_LEDS) {
 8000db2:	88fb      	ldrh	r3, [r7, #6]
 8000db4:	2b1d      	cmp	r3, #29
 8000db6:	d81c      	bhi.n	8000df2 <spi_set_led+0x5e>
        return; // Out of bounds
    }

    // Calculate the starting position for this LED in the buffer
    // (skip the 4-byte start frame)
    uint32_t pos = START_FRAME_SIZE + (index * LED_FRAME_SIZE);
 8000db8:	88fb      	ldrh	r3, [r7, #6]
 8000dba:	3301      	adds	r3, #1
 8000dbc:	009b      	lsls	r3, r3, #2
 8000dbe:	60fb      	str	r3, [r7, #12]
    // Byte 0: 0xE0 (Global Brightness, 5 bits)
    // Byte 1: Blue (0-255)
    // Byte 2: Green (0-255)
    // Byte 3: Red (0-255)

    spi_led_buffer[pos + 0] = 0xE0 | (brightness & 0x1F); // Brightness (masked to 5 bits)
 8000dc0:	7e3b      	ldrb	r3, [r7, #24]
 8000dc2:	f063 031f 	orn	r3, r3, #31
 8000dc6:	b2d9      	uxtb	r1, r3
 8000dc8:	4a0c      	ldr	r2, [pc, #48]	@ (8000dfc <spi_set_led+0x68>)
 8000dca:	68fb      	ldr	r3, [r7, #12]
 8000dcc:	4413      	add	r3, r2
 8000dce:	460a      	mov	r2, r1
 8000dd0:	701a      	strb	r2, [r3, #0]
    spi_led_buffer[pos + 1] = b;
 8000dd2:	68fb      	ldr	r3, [r7, #12]
 8000dd4:	3301      	adds	r3, #1
 8000dd6:	4909      	ldr	r1, [pc, #36]	@ (8000dfc <spi_set_led+0x68>)
 8000dd8:	78fa      	ldrb	r2, [r7, #3]
 8000dda:	54ca      	strb	r2, [r1, r3]
    spi_led_buffer[pos + 2] = g;
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	3302      	adds	r3, #2
 8000de0:	4906      	ldr	r1, [pc, #24]	@ (8000dfc <spi_set_led+0x68>)
 8000de2:	793a      	ldrb	r2, [r7, #4]
 8000de4:	54ca      	strb	r2, [r1, r3]
    spi_led_buffer[pos + 3] = r;
 8000de6:	68fb      	ldr	r3, [r7, #12]
 8000de8:	3303      	adds	r3, #3
 8000dea:	4904      	ldr	r1, [pc, #16]	@ (8000dfc <spi_set_led+0x68>)
 8000dec:	797a      	ldrb	r2, [r7, #5]
 8000dee:	54ca      	strb	r2, [r1, r3]
 8000df0:	e000      	b.n	8000df4 <spi_set_led+0x60>
        return; // Out of bounds
 8000df2:	bf00      	nop
}
 8000df4:	3710      	adds	r7, #16
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bc90      	pop	{r4, r7}
 8000dfa:	4770      	bx	lr
 8000dfc:	200000b8 	.word	0x200000b8

08000e00 <spi_init_buffer>:

// Hàm này tự chuẩn bị buffer cho dây SPI
void spi_init_buffer(void) {
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b086      	sub	sp, #24
 8000e04:	af02      	add	r7, sp, #8
	for (int i = 0; i < START_FRAME_SIZE; i++) spi_led_buffer[i] = 0x00;
 8000e06:	2300      	movs	r3, #0
 8000e08:	60fb      	str	r3, [r7, #12]
 8000e0a:	e007      	b.n	8000e1c <spi_init_buffer+0x1c>
 8000e0c:	4a19      	ldr	r2, [pc, #100]	@ (8000e74 <spi_init_buffer+0x74>)
 8000e0e:	68fb      	ldr	r3, [r7, #12]
 8000e10:	4413      	add	r3, r2
 8000e12:	2200      	movs	r2, #0
 8000e14:	701a      	strb	r2, [r3, #0]
 8000e16:	68fb      	ldr	r3, [r7, #12]
 8000e18:	3301      	adds	r3, #1
 8000e1a:	60fb      	str	r3, [r7, #12]
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	2b03      	cmp	r3, #3
 8000e20:	ddf4      	ble.n	8000e0c <spi_init_buffer+0xc>
	int end_pos = START_FRAME_SIZE + (NUM_LEDS * LED_FRAME_SIZE);
 8000e22:	237c      	movs	r3, #124	@ 0x7c
 8000e24:	603b      	str	r3, [r7, #0]
	for (int i = 0; i < END_FRAME_SIZE; i++) spi_led_buffer[end_pos + i] = 0xFF;
 8000e26:	2300      	movs	r3, #0
 8000e28:	60bb      	str	r3, [r7, #8]
 8000e2a:	e008      	b.n	8000e3e <spi_init_buffer+0x3e>
 8000e2c:	683a      	ldr	r2, [r7, #0]
 8000e2e:	68bb      	ldr	r3, [r7, #8]
 8000e30:	4413      	add	r3, r2
 8000e32:	4a10      	ldr	r2, [pc, #64]	@ (8000e74 <spi_init_buffer+0x74>)
 8000e34:	21ff      	movs	r1, #255	@ 0xff
 8000e36:	54d1      	strb	r1, [r2, r3]
 8000e38:	68bb      	ldr	r3, [r7, #8]
 8000e3a:	3301      	adds	r3, #1
 8000e3c:	60bb      	str	r3, [r7, #8]
 8000e3e:	68bb      	ldr	r3, [r7, #8]
 8000e40:	2b03      	cmp	r3, #3
 8000e42:	ddf3      	ble.n	8000e2c <spi_init_buffer+0x2c>

    // Tắt đèn
    for(int i=0; i<NUM_LEDS; i++) spi_set_led(i, 0,0,0,0);
 8000e44:	2300      	movs	r3, #0
 8000e46:	607b      	str	r3, [r7, #4]
 8000e48:	e00b      	b.n	8000e62 <spi_init_buffer+0x62>
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	b298      	uxth	r0, r3
 8000e4e:	2300      	movs	r3, #0
 8000e50:	9300      	str	r3, [sp, #0]
 8000e52:	2300      	movs	r3, #0
 8000e54:	2200      	movs	r2, #0
 8000e56:	2100      	movs	r1, #0
 8000e58:	f7ff ff9c 	bl	8000d94 <spi_set_led>
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	3301      	adds	r3, #1
 8000e60:	607b      	str	r3, [r7, #4]
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	2b1d      	cmp	r3, #29
 8000e66:	ddf0      	ble.n	8000e4a <spi_init_buffer+0x4a>
}
 8000e68:	bf00      	nop
 8000e6a:	bf00      	nop
 8000e6c:	3710      	adds	r7, #16
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bd80      	pop	{r7, pc}
 8000e72:	bf00      	nop
 8000e74:	200000b8 	.word	0x200000b8

08000e78 <usart_set_led>:
extern USART_HandleTypeDef husart6;

uint8_t usart_led_buffer[BUFFER_SIZE];

void usart_set_led(uint16_t index, uint8_t r, uint8_t g, uint8_t b, uint8_t brightness)
{
 8000e78:	b490      	push	{r4, r7}
 8000e7a:	b084      	sub	sp, #16
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	4604      	mov	r4, r0
 8000e80:	4608      	mov	r0, r1
 8000e82:	4611      	mov	r1, r2
 8000e84:	461a      	mov	r2, r3
 8000e86:	4623      	mov	r3, r4
 8000e88:	80fb      	strh	r3, [r7, #6]
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	717b      	strb	r3, [r7, #5]
 8000e8e:	460b      	mov	r3, r1
 8000e90:	713b      	strb	r3, [r7, #4]
 8000e92:	4613      	mov	r3, r2
 8000e94:	70fb      	strb	r3, [r7, #3]
    if (index >= NUM_LEDS) {
 8000e96:	88fb      	ldrh	r3, [r7, #6]
 8000e98:	2b1d      	cmp	r3, #29
 8000e9a:	d81c      	bhi.n	8000ed6 <usart_set_led+0x5e>
        return;
    }

    uint32_t pos = START_FRAME_SIZE + (index * LED_FRAME_SIZE);
 8000e9c:	88fb      	ldrh	r3, [r7, #6]
 8000e9e:	3301      	adds	r3, #1
 8000ea0:	009b      	lsls	r3, r3, #2
 8000ea2:	60fb      	str	r3, [r7, #12]

    usart_led_buffer[pos + 0] = 0b11100000 | (brightness & 0x1F);
 8000ea4:	7e3b      	ldrb	r3, [r7, #24]
 8000ea6:	f063 031f 	orn	r3, r3, #31
 8000eaa:	b2d9      	uxtb	r1, r3
 8000eac:	4a0c      	ldr	r2, [pc, #48]	@ (8000ee0 <usart_set_led+0x68>)
 8000eae:	68fb      	ldr	r3, [r7, #12]
 8000eb0:	4413      	add	r3, r2
 8000eb2:	460a      	mov	r2, r1
 8000eb4:	701a      	strb	r2, [r3, #0]
    usart_led_buffer[pos + 1] = b;
 8000eb6:	68fb      	ldr	r3, [r7, #12]
 8000eb8:	3301      	adds	r3, #1
 8000eba:	4909      	ldr	r1, [pc, #36]	@ (8000ee0 <usart_set_led+0x68>)
 8000ebc:	78fa      	ldrb	r2, [r7, #3]
 8000ebe:	54ca      	strb	r2, [r1, r3]
    usart_led_buffer[pos + 2] = g;
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	3302      	adds	r3, #2
 8000ec4:	4906      	ldr	r1, [pc, #24]	@ (8000ee0 <usart_set_led+0x68>)
 8000ec6:	793a      	ldrb	r2, [r7, #4]
 8000ec8:	54ca      	strb	r2, [r1, r3]
    usart_led_buffer[pos + 3] = r;
 8000eca:	68fb      	ldr	r3, [r7, #12]
 8000ecc:	3303      	adds	r3, #3
 8000ece:	4904      	ldr	r1, [pc, #16]	@ (8000ee0 <usart_set_led+0x68>)
 8000ed0:	797a      	ldrb	r2, [r7, #5]
 8000ed2:	54ca      	strb	r2, [r1, r3]
 8000ed4:	e000      	b.n	8000ed8 <usart_set_led+0x60>
        return;
 8000ed6:	bf00      	nop
}
 8000ed8:	3710      	adds	r7, #16
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bc90      	pop	{r4, r7}
 8000ede:	4770      	bx	lr
 8000ee0:	20000138 	.word	0x20000138

08000ee4 <usart_update>:

void usart_update(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	af00      	add	r7, sp, #0
    // Wait for any previous DMA transfer to finish
    // Note: We check HAL_UART_STATE_BUSY_TX
    while (HAL_USART_GetState(&husart6) == HAL_USART_STATE_BUSY_TX);
 8000ee8:	bf00      	nop
 8000eea:	4806      	ldr	r0, [pc, #24]	@ (8000f04 <usart_update+0x20>)
 8000eec:	f006 f8da 	bl	80070a4 <HAL_USART_GetState>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b12      	cmp	r3, #18
 8000ef4:	d0f9      	beq.n	8000eea <usart_update+0x6>

    // Start the DMA transfer using the UART HAL function
    HAL_USART_Transmit_DMA(&husart6, usart_led_buffer, BUFFER_SIZE);
 8000ef6:	2280      	movs	r2, #128	@ 0x80
 8000ef8:	4903      	ldr	r1, [pc, #12]	@ (8000f08 <usart_update+0x24>)
 8000efa:	4802      	ldr	r0, [pc, #8]	@ (8000f04 <usart_update+0x20>)
 8000efc:	f005 ff02 	bl	8006d04 <HAL_USART_Transmit_DMA>
}
 8000f00:	bf00      	nop
 8000f02:	bd80      	pop	{r7, pc}
 8000f04:	20001cbc 	.word	0x20001cbc
 8000f08:	20000138 	.word	0x20000138

08000f0c <usart_init_buffer>:

void usart_init_buffer(void) {
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b086      	sub	sp, #24
 8000f10:	af02      	add	r7, sp, #8
	for (int i = 0; i < START_FRAME_SIZE; i++) usart_led_buffer[i] = 0x00;
 8000f12:	2300      	movs	r3, #0
 8000f14:	60fb      	str	r3, [r7, #12]
 8000f16:	e007      	b.n	8000f28 <usart_init_buffer+0x1c>
 8000f18:	4a19      	ldr	r2, [pc, #100]	@ (8000f80 <usart_init_buffer+0x74>)
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	4413      	add	r3, r2
 8000f1e:	2200      	movs	r2, #0
 8000f20:	701a      	strb	r2, [r3, #0]
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	3301      	adds	r3, #1
 8000f26:	60fb      	str	r3, [r7, #12]
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	2b03      	cmp	r3, #3
 8000f2c:	ddf4      	ble.n	8000f18 <usart_init_buffer+0xc>
	int end_pos = START_FRAME_SIZE + (NUM_LEDS * LED_FRAME_SIZE);
 8000f2e:	237c      	movs	r3, #124	@ 0x7c
 8000f30:	603b      	str	r3, [r7, #0]
	for (int i = 0; i < END_FRAME_SIZE; i++) usart_led_buffer[end_pos + i] = 0xFF;
 8000f32:	2300      	movs	r3, #0
 8000f34:	60bb      	str	r3, [r7, #8]
 8000f36:	e008      	b.n	8000f4a <usart_init_buffer+0x3e>
 8000f38:	683a      	ldr	r2, [r7, #0]
 8000f3a:	68bb      	ldr	r3, [r7, #8]
 8000f3c:	4413      	add	r3, r2
 8000f3e:	4a10      	ldr	r2, [pc, #64]	@ (8000f80 <usart_init_buffer+0x74>)
 8000f40:	21ff      	movs	r1, #255	@ 0xff
 8000f42:	54d1      	strb	r1, [r2, r3]
 8000f44:	68bb      	ldr	r3, [r7, #8]
 8000f46:	3301      	adds	r3, #1
 8000f48:	60bb      	str	r3, [r7, #8]
 8000f4a:	68bb      	ldr	r3, [r7, #8]
 8000f4c:	2b03      	cmp	r3, #3
 8000f4e:	ddf3      	ble.n	8000f38 <usart_init_buffer+0x2c>

    for(int i=0; i<NUM_LEDS; i++) usart_set_led(i, 0,0,0,0);
 8000f50:	2300      	movs	r3, #0
 8000f52:	607b      	str	r3, [r7, #4]
 8000f54:	e00b      	b.n	8000f6e <usart_init_buffer+0x62>
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	b298      	uxth	r0, r3
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	9300      	str	r3, [sp, #0]
 8000f5e:	2300      	movs	r3, #0
 8000f60:	2200      	movs	r2, #0
 8000f62:	2100      	movs	r1, #0
 8000f64:	f7ff ff88 	bl	8000e78 <usart_set_led>
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	3301      	adds	r3, #1
 8000f6c:	607b      	str	r3, [r7, #4]
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	2b1d      	cmp	r3, #29
 8000f72:	ddf0      	ble.n	8000f56 <usart_init_buffer+0x4a>
}
 8000f74:	bf00      	nop
 8000f76:	bf00      	nop
 8000f78:	3710      	adds	r7, #16
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	20000138 	.word	0x20000138

08000f84 <update_all_strips>:
uint8_t buffer_r[NUM_LEDS];
uint8_t buffer_g[NUM_LEDS];
uint8_t buffer_b[NUM_LEDS];

// Hàm cập nhật dữ liệu ra cả 2 cổng
void update_all_strips(void) {
 8000f84:	b580      	push	{r7, lr}
 8000f86:	af00      	add	r7, sp, #0
    spi_update();
 8000f88:	f7ff fef6 	bl	8000d78 <spi_update>
    usart_update();
 8000f8c:	f7ff ffaa 	bl	8000ee4 <usart_update>
}
 8000f90:	bf00      	nop
 8000f92:	bd80      	pop	{r7, pc}

08000f94 <led_init>:

void led_init()
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	af00      	add	r7, sp, #0
	spi_init_buffer();
 8000f98:	f7ff ff32 	bl	8000e00 <spi_init_buffer>
	usart_init_buffer();
 8000f9c:	f7ff ffb6 	bl	8000f0c <usart_init_buffer>
	update_all_strips();
 8000fa0:	f7ff fff0 	bl	8000f84 <update_all_strips>
}
 8000fa4:	bf00      	nop
 8000fa6:	bd80      	pop	{r7, pc}

08000fa8 <hsv_to_rgb>:
    spi_set_led(index, r, g, b, bright);
    usart_set_led(index, r, g, b, bright);
}

// --- HÀM CHUYỂN ĐỔI MÀU (HSV -> RGB) ---
void hsv_to_rgb(uint16_t h, uint8_t s, uint8_t v, uint8_t *r, uint8_t *g, uint8_t *b) {
 8000fa8:	b480      	push	{r7}
 8000faa:	b085      	sub	sp, #20
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	603b      	str	r3, [r7, #0]
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	80fb      	strh	r3, [r7, #6]
 8000fb4:	460b      	mov	r3, r1
 8000fb6:	717b      	strb	r3, [r7, #5]
 8000fb8:	4613      	mov	r3, r2
 8000fba:	713b      	strb	r3, [r7, #4]
    uint8_t f = (h % 60) * 255 / 60;
 8000fbc:	88fa      	ldrh	r2, [r7, #6]
 8000fbe:	4b5b      	ldr	r3, [pc, #364]	@ (800112c <hsv_to_rgb+0x184>)
 8000fc0:	fba3 1302 	umull	r1, r3, r3, r2
 8000fc4:	0959      	lsrs	r1, r3, #5
 8000fc6:	460b      	mov	r3, r1
 8000fc8:	011b      	lsls	r3, r3, #4
 8000fca:	1a5b      	subs	r3, r3, r1
 8000fcc:	009b      	lsls	r3, r3, #2
 8000fce:	1ad3      	subs	r3, r2, r3
 8000fd0:	b29b      	uxth	r3, r3
 8000fd2:	461a      	mov	r2, r3
 8000fd4:	4613      	mov	r3, r2
 8000fd6:	021b      	lsls	r3, r3, #8
 8000fd8:	1a9b      	subs	r3, r3, r2
 8000fda:	4a54      	ldr	r2, [pc, #336]	@ (800112c <hsv_to_rgb+0x184>)
 8000fdc:	fb82 1203 	smull	r1, r2, r2, r3
 8000fe0:	441a      	add	r2, r3
 8000fe2:	1152      	asrs	r2, r2, #5
 8000fe4:	17db      	asrs	r3, r3, #31
 8000fe6:	1ad3      	subs	r3, r2, r3
 8000fe8:	73fb      	strb	r3, [r7, #15]
    uint8_t p = (255 - s) * (uint16_t)v / 255;
 8000fea:	797b      	ldrb	r3, [r7, #5]
 8000fec:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 8000ff0:	793a      	ldrb	r2, [r7, #4]
 8000ff2:	fb02 f303 	mul.w	r3, r2, r3
 8000ff6:	4a4e      	ldr	r2, [pc, #312]	@ (8001130 <hsv_to_rgb+0x188>)
 8000ff8:	fb82 1203 	smull	r1, r2, r2, r3
 8000ffc:	441a      	add	r2, r3
 8000ffe:	11d2      	asrs	r2, r2, #7
 8001000:	17db      	asrs	r3, r3, #31
 8001002:	1ad3      	subs	r3, r2, r3
 8001004:	73bb      	strb	r3, [r7, #14]
    uint8_t q = (255 - f * s / 255) * (uint16_t)v / 255;
 8001006:	7bfb      	ldrb	r3, [r7, #15]
 8001008:	797a      	ldrb	r2, [r7, #5]
 800100a:	fb02 f303 	mul.w	r3, r2, r3
 800100e:	4a48      	ldr	r2, [pc, #288]	@ (8001130 <hsv_to_rgb+0x188>)
 8001010:	fb82 1203 	smull	r1, r2, r2, r3
 8001014:	441a      	add	r2, r3
 8001016:	11d2      	asrs	r2, r2, #7
 8001018:	17db      	asrs	r3, r3, #31
 800101a:	1a9b      	subs	r3, r3, r2
 800101c:	33ff      	adds	r3, #255	@ 0xff
 800101e:	793a      	ldrb	r2, [r7, #4]
 8001020:	fb02 f303 	mul.w	r3, r2, r3
 8001024:	4a42      	ldr	r2, [pc, #264]	@ (8001130 <hsv_to_rgb+0x188>)
 8001026:	fb82 1203 	smull	r1, r2, r2, r3
 800102a:	441a      	add	r2, r3
 800102c:	11d2      	asrs	r2, r2, #7
 800102e:	17db      	asrs	r3, r3, #31
 8001030:	1ad3      	subs	r3, r2, r3
 8001032:	737b      	strb	r3, [r7, #13]
    uint8_t t = (255 - (255 - f) * s / 255) * (uint16_t)v / 255;
 8001034:	7bfb      	ldrb	r3, [r7, #15]
 8001036:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 800103a:	797a      	ldrb	r2, [r7, #5]
 800103c:	fb02 f303 	mul.w	r3, r2, r3
 8001040:	4a3b      	ldr	r2, [pc, #236]	@ (8001130 <hsv_to_rgb+0x188>)
 8001042:	fb82 1203 	smull	r1, r2, r2, r3
 8001046:	441a      	add	r2, r3
 8001048:	11d2      	asrs	r2, r2, #7
 800104a:	17db      	asrs	r3, r3, #31
 800104c:	1a9b      	subs	r3, r3, r2
 800104e:	33ff      	adds	r3, #255	@ 0xff
 8001050:	793a      	ldrb	r2, [r7, #4]
 8001052:	fb02 f303 	mul.w	r3, r2, r3
 8001056:	4a36      	ldr	r2, [pc, #216]	@ (8001130 <hsv_to_rgb+0x188>)
 8001058:	fb82 1203 	smull	r1, r2, r2, r3
 800105c:	441a      	add	r2, r3
 800105e:	11d2      	asrs	r2, r2, #7
 8001060:	17db      	asrs	r3, r3, #31
 8001062:	1ad3      	subs	r3, r2, r3
 8001064:	733b      	strb	r3, [r7, #12]

    switch ((h / 60) % 6) {
 8001066:	88fb      	ldrh	r3, [r7, #6]
 8001068:	4a30      	ldr	r2, [pc, #192]	@ (800112c <hsv_to_rgb+0x184>)
 800106a:	fba2 2303 	umull	r2, r3, r2, r3
 800106e:	095b      	lsrs	r3, r3, #5
 8001070:	b29a      	uxth	r2, r3
 8001072:	4b30      	ldr	r3, [pc, #192]	@ (8001134 <hsv_to_rgb+0x18c>)
 8001074:	fba3 1302 	umull	r1, r3, r3, r2
 8001078:	0899      	lsrs	r1, r3, #2
 800107a:	460b      	mov	r3, r1
 800107c:	005b      	lsls	r3, r3, #1
 800107e:	440b      	add	r3, r1
 8001080:	005b      	lsls	r3, r3, #1
 8001082:	1ad3      	subs	r3, r2, r3
 8001084:	b29b      	uxth	r3, r3
 8001086:	2b05      	cmp	r3, #5
 8001088:	d84a      	bhi.n	8001120 <hsv_to_rgb+0x178>
 800108a:	a201      	add	r2, pc, #4	@ (adr r2, 8001090 <hsv_to_rgb+0xe8>)
 800108c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001090:	080010a9 	.word	0x080010a9
 8001094:	080010bd 	.word	0x080010bd
 8001098:	080010d1 	.word	0x080010d1
 800109c:	080010e5 	.word	0x080010e5
 80010a0:	080010f9 	.word	0x080010f9
 80010a4:	0800110d 	.word	0x0800110d
        case 0: *r = v; *g = t; *b = p; break;
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	793a      	ldrb	r2, [r7, #4]
 80010ac:	701a      	strb	r2, [r3, #0]
 80010ae:	69bb      	ldr	r3, [r7, #24]
 80010b0:	7b3a      	ldrb	r2, [r7, #12]
 80010b2:	701a      	strb	r2, [r3, #0]
 80010b4:	69fb      	ldr	r3, [r7, #28]
 80010b6:	7bba      	ldrb	r2, [r7, #14]
 80010b8:	701a      	strb	r2, [r3, #0]
 80010ba:	e031      	b.n	8001120 <hsv_to_rgb+0x178>
        case 1: *r = q; *g = v; *b = p; break;
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	7b7a      	ldrb	r2, [r7, #13]
 80010c0:	701a      	strb	r2, [r3, #0]
 80010c2:	69bb      	ldr	r3, [r7, #24]
 80010c4:	793a      	ldrb	r2, [r7, #4]
 80010c6:	701a      	strb	r2, [r3, #0]
 80010c8:	69fb      	ldr	r3, [r7, #28]
 80010ca:	7bba      	ldrb	r2, [r7, #14]
 80010cc:	701a      	strb	r2, [r3, #0]
 80010ce:	e027      	b.n	8001120 <hsv_to_rgb+0x178>
        case 2: *r = p; *g = v; *b = t; break;
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	7bba      	ldrb	r2, [r7, #14]
 80010d4:	701a      	strb	r2, [r3, #0]
 80010d6:	69bb      	ldr	r3, [r7, #24]
 80010d8:	793a      	ldrb	r2, [r7, #4]
 80010da:	701a      	strb	r2, [r3, #0]
 80010dc:	69fb      	ldr	r3, [r7, #28]
 80010de:	7b3a      	ldrb	r2, [r7, #12]
 80010e0:	701a      	strb	r2, [r3, #0]
 80010e2:	e01d      	b.n	8001120 <hsv_to_rgb+0x178>
        case 3: *r = p; *g = q; *b = v; break;
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	7bba      	ldrb	r2, [r7, #14]
 80010e8:	701a      	strb	r2, [r3, #0]
 80010ea:	69bb      	ldr	r3, [r7, #24]
 80010ec:	7b7a      	ldrb	r2, [r7, #13]
 80010ee:	701a      	strb	r2, [r3, #0]
 80010f0:	69fb      	ldr	r3, [r7, #28]
 80010f2:	793a      	ldrb	r2, [r7, #4]
 80010f4:	701a      	strb	r2, [r3, #0]
 80010f6:	e013      	b.n	8001120 <hsv_to_rgb+0x178>
        case 4: *r = t; *g = p; *b = v; break;
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	7b3a      	ldrb	r2, [r7, #12]
 80010fc:	701a      	strb	r2, [r3, #0]
 80010fe:	69bb      	ldr	r3, [r7, #24]
 8001100:	7bba      	ldrb	r2, [r7, #14]
 8001102:	701a      	strb	r2, [r3, #0]
 8001104:	69fb      	ldr	r3, [r7, #28]
 8001106:	793a      	ldrb	r2, [r7, #4]
 8001108:	701a      	strb	r2, [r3, #0]
 800110a:	e009      	b.n	8001120 <hsv_to_rgb+0x178>
        case 5: *r = v; *g = p; *b = q; break;
 800110c:	683b      	ldr	r3, [r7, #0]
 800110e:	793a      	ldrb	r2, [r7, #4]
 8001110:	701a      	strb	r2, [r3, #0]
 8001112:	69bb      	ldr	r3, [r7, #24]
 8001114:	7bba      	ldrb	r2, [r7, #14]
 8001116:	701a      	strb	r2, [r3, #0]
 8001118:	69fb      	ldr	r3, [r7, #28]
 800111a:	7b7a      	ldrb	r2, [r7, #13]
 800111c:	701a      	strb	r2, [r3, #0]
 800111e:	bf00      	nop
    }
}
 8001120:	bf00      	nop
 8001122:	3714      	adds	r7, #20
 8001124:	46bd      	mov	sp, r7
 8001126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112a:	4770      	bx	lr
 800112c:	88888889 	.word	0x88888889
 8001130:	80808081 	.word	0x80808081
 8001134:	aaaaaaab 	.word	0xaaaaaaab

08001138 <effect_vu_meter_smart>:
    hue += 60;
    if (hue >= 360) hue = 0;
}

// --- 1. VU METER SMART ---
void effect_vu_meter_smart(float vol, float hz) {
 8001138:	b590      	push	{r4, r7, lr}
 800113a:	b08b      	sub	sp, #44	@ 0x2c
 800113c:	af02      	add	r7, sp, #8
 800113e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001142:	edc7 0a00 	vstr	s1, [r7]
    static uint32_t last_tick = 0;
    if (HAL_GetTick() - last_tick < 10) return;
 8001146:	f001 ff45 	bl	8002fd4 <HAL_GetTick>
 800114a:	4602      	mov	r2, r0
 800114c:	4b46      	ldr	r3, [pc, #280]	@ (8001268 <effect_vu_meter_smart+0x130>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	1ad3      	subs	r3, r2, r3
 8001152:	2b09      	cmp	r3, #9
 8001154:	f240 8084 	bls.w	8001260 <effect_vu_meter_smart+0x128>
    last_tick = HAL_GetTick();
 8001158:	f001 ff3c 	bl	8002fd4 <HAL_GetTick>
 800115c:	4603      	mov	r3, r0
 800115e:	4a42      	ldr	r2, [pc, #264]	@ (8001268 <effect_vu_meter_smart+0x130>)
 8001160:	6013      	str	r3, [r2, #0]

    int num_lit = (int)((vol / TARGET_MAX_VAL) * NUM_LEDS);
 8001162:	ed97 7a01 	vldr	s14, [r7, #4]
 8001166:	eddf 6a41 	vldr	s13, [pc, #260]	@ 800126c <effect_vu_meter_smart+0x134>
 800116a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800116e:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8001172:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001176:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800117a:	ee17 3a90 	vmov	r3, s15
 800117e:	61fb      	str	r3, [r7, #28]
    if (num_lit > NUM_LEDS) num_lit = NUM_LEDS;
 8001180:	69fb      	ldr	r3, [r7, #28]
 8001182:	2b1e      	cmp	r3, #30
 8001184:	dd01      	ble.n	800118a <effect_vu_meter_smart+0x52>
 8001186:	231e      	movs	r3, #30
 8001188:	61fb      	str	r3, [r7, #28]

    uint16_t base_hue = 0;
 800118a:	2300      	movs	r3, #0
 800118c:	837b      	strh	r3, [r7, #26]
    if (hz < 500.0f) base_hue = 0;        // Bass: Đỏ
 800118e:	edd7 7a00 	vldr	s15, [r7]
 8001192:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 8001270 <effect_vu_meter_smart+0x138>
 8001196:	eef4 7ac7 	vcmpe.f32	s15, s14
 800119a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800119e:	d502      	bpl.n	80011a6 <effect_vu_meter_smart+0x6e>
 80011a0:	2300      	movs	r3, #0
 80011a2:	837b      	strh	r3, [r7, #26]
 80011a4:	e019      	b.n	80011da <effect_vu_meter_smart+0xa2>
    else if (hz < 2000.0f) base_hue = 30; // Mid: Cam
 80011a6:	edd7 7a00 	vldr	s15, [r7]
 80011aa:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8001274 <effect_vu_meter_smart+0x13c>
 80011ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011b6:	d502      	bpl.n	80011be <effect_vu_meter_smart+0x86>
 80011b8:	231e      	movs	r3, #30
 80011ba:	837b      	strh	r3, [r7, #26]
 80011bc:	e00d      	b.n	80011da <effect_vu_meter_smart+0xa2>
    else if (hz < 5000.0f) base_hue = 120;// High: Xanh lá
 80011be:	edd7 7a00 	vldr	s15, [r7]
 80011c2:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8001278 <effect_vu_meter_smart+0x140>
 80011c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011ce:	d502      	bpl.n	80011d6 <effect_vu_meter_smart+0x9e>
 80011d0:	2378      	movs	r3, #120	@ 0x78
 80011d2:	837b      	strh	r3, [r7, #26]
 80011d4:	e001      	b.n	80011da <effect_vu_meter_smart+0xa2>
    else base_hue = 200;                  // Treble: Xanh dương
 80011d6:	23c8      	movs	r3, #200	@ 0xc8
 80011d8:	837b      	strh	r3, [r7, #26]

    uint8_t r, g, b;
    for (int i = 0; i < NUM_LEDS; i++) {
 80011da:	2300      	movs	r3, #0
 80011dc:	617b      	str	r3, [r7, #20]
 80011de:	e039      	b.n	8001254 <effect_vu_meter_smart+0x11c>
        if (i < num_lit) {
 80011e0:	697a      	ldr	r2, [r7, #20]
 80011e2:	69fb      	ldr	r3, [r7, #28]
 80011e4:	429a      	cmp	r2, r3
 80011e6:	da29      	bge.n	800123c <effect_vu_meter_smart+0x104>
            uint16_t pixel_hue = (base_hue + (i * 2)) % 360;
 80011e8:	8b7a      	ldrh	r2, [r7, #26]
 80011ea:	697b      	ldr	r3, [r7, #20]
 80011ec:	005b      	lsls	r3, r3, #1
 80011ee:	4413      	add	r3, r2
 80011f0:	4a22      	ldr	r2, [pc, #136]	@ (800127c <effect_vu_meter_smart+0x144>)
 80011f2:	fb82 1203 	smull	r1, r2, r2, r3
 80011f6:	441a      	add	r2, r3
 80011f8:	1211      	asrs	r1, r2, #8
 80011fa:	17da      	asrs	r2, r3, #31
 80011fc:	1a8a      	subs	r2, r1, r2
 80011fe:	f44f 71b4 	mov.w	r1, #360	@ 0x168
 8001202:	fb01 f202 	mul.w	r2, r1, r2
 8001206:	1a9a      	subs	r2, r3, r2
 8001208:	4613      	mov	r3, r2
 800120a:	827b      	strh	r3, [r7, #18]
            hsv_to_rgb(pixel_hue, 255, 255, &r, &g, &b);
 800120c:	f107 0211 	add.w	r2, r7, #17
 8001210:	8a78      	ldrh	r0, [r7, #18]
 8001212:	f107 030f 	add.w	r3, r7, #15
 8001216:	9301      	str	r3, [sp, #4]
 8001218:	f107 0310 	add.w	r3, r7, #16
 800121c:	9300      	str	r3, [sp, #0]
 800121e:	4613      	mov	r3, r2
 8001220:	22ff      	movs	r2, #255	@ 0xff
 8001222:	21ff      	movs	r1, #255	@ 0xff
 8001224:	f7ff fec0 	bl	8000fa8 <hsv_to_rgb>
            spi_set_led(i, r, g, b, MAX_BRIGHTNESS);
 8001228:	697b      	ldr	r3, [r7, #20]
 800122a:	b298      	uxth	r0, r3
 800122c:	7c79      	ldrb	r1, [r7, #17]
 800122e:	7c3a      	ldrb	r2, [r7, #16]
 8001230:	7bfb      	ldrb	r3, [r7, #15]
 8001232:	240f      	movs	r4, #15
 8001234:	9400      	str	r4, [sp, #0]
 8001236:	f7ff fdad 	bl	8000d94 <spi_set_led>
 800123a:	e008      	b.n	800124e <effect_vu_meter_smart+0x116>
        } else {
            spi_set_led(i, 0, 0, 0, 0);
 800123c:	697b      	ldr	r3, [r7, #20]
 800123e:	b298      	uxth	r0, r3
 8001240:	2300      	movs	r3, #0
 8001242:	9300      	str	r3, [sp, #0]
 8001244:	2300      	movs	r3, #0
 8001246:	2200      	movs	r2, #0
 8001248:	2100      	movs	r1, #0
 800124a:	f7ff fda3 	bl	8000d94 <spi_set_led>
    for (int i = 0; i < NUM_LEDS; i++) {
 800124e:	697b      	ldr	r3, [r7, #20]
 8001250:	3301      	adds	r3, #1
 8001252:	617b      	str	r3, [r7, #20]
 8001254:	697b      	ldr	r3, [r7, #20]
 8001256:	2b1d      	cmp	r3, #29
 8001258:	ddc2      	ble.n	80011e0 <effect_vu_meter_smart+0xa8>
        }
    }
    spi_update();
 800125a:	f7ff fd8d 	bl	8000d78 <spi_update>
 800125e:	e000      	b.n	8001262 <effect_vu_meter_smart+0x12a>
    if (HAL_GetTick() - last_tick < 10) return;
 8001260:	bf00      	nop
}
 8001262:	3724      	adds	r7, #36	@ 0x24
 8001264:	46bd      	mov	sp, r7
 8001266:	bd90      	pop	{r4, r7, pc}
 8001268:	20001d60 	.word	0x20001d60
 800126c:	461c4000 	.word	0x461c4000
 8001270:	43fa0000 	.word	0x43fa0000
 8001274:	44fa0000 	.word	0x44fa0000
 8001278:	459c4000 	.word	0x459c4000
 800127c:	b60b60b7 	.word	0xb60b60b7

08001280 <effect_freq_color>:

// --- 2. FREQUENCY COLOR ---
void effect_freq_color(float vol, float hz) {
 8001280:	b590      	push	{r4, r7, lr}
 8001282:	b08b      	sub	sp, #44	@ 0x2c
 8001284:	af02      	add	r7, sp, #8
 8001286:	ed87 0a01 	vstr	s0, [r7, #4]
 800128a:	edc7 0a00 	vstr	s1, [r7]
    static uint32_t last_tick = 0;
    if (HAL_GetTick() - last_tick < 15) return;
 800128e:	f001 fea1 	bl	8002fd4 <HAL_GetTick>
 8001292:	4602      	mov	r2, r0
 8001294:	4b51      	ldr	r3, [pc, #324]	@ (80013dc <effect_freq_color+0x15c>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	1ad3      	subs	r3, r2, r3
 800129a:	2b0e      	cmp	r3, #14
 800129c:	f240 8099 	bls.w	80013d2 <effect_freq_color+0x152>
    last_tick = HAL_GetTick();
 80012a0:	f001 fe98 	bl	8002fd4 <HAL_GetTick>
 80012a4:	4603      	mov	r3, r0
 80012a6:	4a4d      	ldr	r2, [pc, #308]	@ (80013dc <effect_freq_color+0x15c>)
 80012a8:	6013      	str	r3, [r2, #0]

    uint8_t r = 0, g = 0, b = 0;
 80012aa:	2300      	movs	r3, #0
 80012ac:	77fb      	strb	r3, [r7, #31]
 80012ae:	2300      	movs	r3, #0
 80012b0:	77bb      	strb	r3, [r7, #30]
 80012b2:	2300      	movs	r3, #0
 80012b4:	777b      	strb	r3, [r7, #29]
    // Ngưỡng lọc nhiễu 100.0f
    if (vol > 100.0f) {
 80012b6:	edd7 7a01 	vldr	s15, [r7, #4]
 80012ba:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 80013e0 <effect_freq_color+0x160>
 80012be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012c6:	dd6f      	ble.n	80013a8 <effect_freq_color+0x128>
        if (hz < 300.0f)       { r = 255; g = 0;   b = 0; }
 80012c8:	edd7 7a00 	vldr	s15, [r7]
 80012cc:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 80013e4 <effect_freq_color+0x164>
 80012d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012d8:	d506      	bpl.n	80012e8 <effect_freq_color+0x68>
 80012da:	23ff      	movs	r3, #255	@ 0xff
 80012dc:	77fb      	strb	r3, [r7, #31]
 80012de:	2300      	movs	r3, #0
 80012e0:	77bb      	strb	r3, [r7, #30]
 80012e2:	2300      	movs	r3, #0
 80012e4:	777b      	strb	r3, [r7, #29]
 80012e6:	e025      	b.n	8001334 <effect_freq_color+0xb4>
        else if (hz < 1000.0f) { r = 255; g = 100; b = 0; }
 80012e8:	edd7 7a00 	vldr	s15, [r7]
 80012ec:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 80013e8 <effect_freq_color+0x168>
 80012f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012f8:	d506      	bpl.n	8001308 <effect_freq_color+0x88>
 80012fa:	23ff      	movs	r3, #255	@ 0xff
 80012fc:	77fb      	strb	r3, [r7, #31]
 80012fe:	2364      	movs	r3, #100	@ 0x64
 8001300:	77bb      	strb	r3, [r7, #30]
 8001302:	2300      	movs	r3, #0
 8001304:	777b      	strb	r3, [r7, #29]
 8001306:	e015      	b.n	8001334 <effect_freq_color+0xb4>
        else if (hz < 3000.0f) { r = 0;   g = 255; b = 0; }
 8001308:	edd7 7a00 	vldr	s15, [r7]
 800130c:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 80013ec <effect_freq_color+0x16c>
 8001310:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001314:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001318:	d506      	bpl.n	8001328 <effect_freq_color+0xa8>
 800131a:	2300      	movs	r3, #0
 800131c:	77fb      	strb	r3, [r7, #31]
 800131e:	23ff      	movs	r3, #255	@ 0xff
 8001320:	77bb      	strb	r3, [r7, #30]
 8001322:	2300      	movs	r3, #0
 8001324:	777b      	strb	r3, [r7, #29]
 8001326:	e005      	b.n	8001334 <effect_freq_color+0xb4>
        else                   { r = 0;   g = 0;   b = 255; }
 8001328:	2300      	movs	r3, #0
 800132a:	77fb      	strb	r3, [r7, #31]
 800132c:	2300      	movs	r3, #0
 800132e:	77bb      	strb	r3, [r7, #30]
 8001330:	23ff      	movs	r3, #255	@ 0xff
 8001332:	777b      	strb	r3, [r7, #29]

        int width = (int)((vol / TARGET_MAX_VAL) * (NUM_LEDS / 2));
 8001334:	ed97 7a01 	vldr	s14, [r7, #4]
 8001338:	eddf 6a2d 	vldr	s13, [pc, #180]	@ 80013f0 <effect_freq_color+0x170>
 800133c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001340:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 8001344:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001348:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800134c:	ee17 3a90 	vmov	r3, s15
 8001350:	613b      	str	r3, [r7, #16]
        int center = NUM_LEDS / 2;
 8001352:	230f      	movs	r3, #15
 8001354:	60fb      	str	r3, [r7, #12]

        for (int i = 0; i < NUM_LEDS; i++) {
 8001356:	2300      	movs	r3, #0
 8001358:	61bb      	str	r3, [r7, #24]
 800135a:	e021      	b.n	80013a0 <effect_freq_color+0x120>
            if (i >= center - width && i <= center + width)
 800135c:	68fa      	ldr	r2, [r7, #12]
 800135e:	693b      	ldr	r3, [r7, #16]
 8001360:	1ad3      	subs	r3, r2, r3
 8001362:	69ba      	ldr	r2, [r7, #24]
 8001364:	429a      	cmp	r2, r3
 8001366:	db0f      	blt.n	8001388 <effect_freq_color+0x108>
 8001368:	68fa      	ldr	r2, [r7, #12]
 800136a:	693b      	ldr	r3, [r7, #16]
 800136c:	4413      	add	r3, r2
 800136e:	69ba      	ldr	r2, [r7, #24]
 8001370:	429a      	cmp	r2, r3
 8001372:	dc09      	bgt.n	8001388 <effect_freq_color+0x108>
                spi_set_led(i, r, g, b, MAX_BRIGHTNESS);
 8001374:	69bb      	ldr	r3, [r7, #24]
 8001376:	b298      	uxth	r0, r3
 8001378:	7f7b      	ldrb	r3, [r7, #29]
 800137a:	7fba      	ldrb	r2, [r7, #30]
 800137c:	7ff9      	ldrb	r1, [r7, #31]
 800137e:	240f      	movs	r4, #15
 8001380:	9400      	str	r4, [sp, #0]
 8001382:	f7ff fd07 	bl	8000d94 <spi_set_led>
 8001386:	e008      	b.n	800139a <effect_freq_color+0x11a>
            else
                spi_set_led(i, 0, 0, 0, 0);
 8001388:	69bb      	ldr	r3, [r7, #24]
 800138a:	b298      	uxth	r0, r3
 800138c:	2300      	movs	r3, #0
 800138e:	9300      	str	r3, [sp, #0]
 8001390:	2300      	movs	r3, #0
 8001392:	2200      	movs	r2, #0
 8001394:	2100      	movs	r1, #0
 8001396:	f7ff fcfd 	bl	8000d94 <spi_set_led>
        for (int i = 0; i < NUM_LEDS; i++) {
 800139a:	69bb      	ldr	r3, [r7, #24]
 800139c:	3301      	adds	r3, #1
 800139e:	61bb      	str	r3, [r7, #24]
 80013a0:	69bb      	ldr	r3, [r7, #24]
 80013a2:	2b1d      	cmp	r3, #29
 80013a4:	ddda      	ble.n	800135c <effect_freq_color+0xdc>
 80013a6:	e011      	b.n	80013cc <effect_freq_color+0x14c>
        }
    } else {
        for(int i=0; i<NUM_LEDS; i++) spi_set_led(i, 0,0,0,0);
 80013a8:	2300      	movs	r3, #0
 80013aa:	617b      	str	r3, [r7, #20]
 80013ac:	e00b      	b.n	80013c6 <effect_freq_color+0x146>
 80013ae:	697b      	ldr	r3, [r7, #20]
 80013b0:	b298      	uxth	r0, r3
 80013b2:	2300      	movs	r3, #0
 80013b4:	9300      	str	r3, [sp, #0]
 80013b6:	2300      	movs	r3, #0
 80013b8:	2200      	movs	r2, #0
 80013ba:	2100      	movs	r1, #0
 80013bc:	f7ff fcea 	bl	8000d94 <spi_set_led>
 80013c0:	697b      	ldr	r3, [r7, #20]
 80013c2:	3301      	adds	r3, #1
 80013c4:	617b      	str	r3, [r7, #20]
 80013c6:	697b      	ldr	r3, [r7, #20]
 80013c8:	2b1d      	cmp	r3, #29
 80013ca:	ddf0      	ble.n	80013ae <effect_freq_color+0x12e>
    }
    spi_update();
 80013cc:	f7ff fcd4 	bl	8000d78 <spi_update>
 80013d0:	e000      	b.n	80013d4 <effect_freq_color+0x154>
    if (HAL_GetTick() - last_tick < 15) return;
 80013d2:	bf00      	nop
}
 80013d4:	3724      	adds	r7, #36	@ 0x24
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd90      	pop	{r4, r7, pc}
 80013da:	bf00      	nop
 80013dc:	20001d64 	.word	0x20001d64
 80013e0:	42c80000 	.word	0x42c80000
 80013e4:	43960000 	.word	0x43960000
 80013e8:	447a0000 	.word	0x447a0000
 80013ec:	453b8000 	.word	0x453b8000
 80013f0:	461c4000 	.word	0x461c4000

080013f4 <effect_rainbow_pulse>:

// --- 3. RAINBOW PULSE ---
void effect_rainbow_pulse(float vol) {
 80013f4:	b590      	push	{r4, r7, lr}
 80013f6:	b089      	sub	sp, #36	@ 0x24
 80013f8:	af02      	add	r7, sp, #8
 80013fa:	ed87 0a01 	vstr	s0, [r7, #4]
    static uint32_t last_tick = 0;
    if (HAL_GetTick() - last_tick < 20) return;
 80013fe:	f001 fde9 	bl	8002fd4 <HAL_GetTick>
 8001402:	4602      	mov	r2, r0
 8001404:	4b38      	ldr	r3, [pc, #224]	@ (80014e8 <effect_rainbow_pulse+0xf4>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	1ad3      	subs	r3, r2, r3
 800140a:	2b13      	cmp	r3, #19
 800140c:	d967      	bls.n	80014de <effect_rainbow_pulse+0xea>
    last_tick = HAL_GetTick();
 800140e:	f001 fde1 	bl	8002fd4 <HAL_GetTick>
 8001412:	4603      	mov	r3, r0
 8001414:	4a34      	ldr	r2, [pc, #208]	@ (80014e8 <effect_rainbow_pulse+0xf4>)
 8001416:	6013      	str	r3, [r2, #0]

    rainbow_hue += 2;
 8001418:	4b34      	ldr	r3, [pc, #208]	@ (80014ec <effect_rainbow_pulse+0xf8>)
 800141a:	881b      	ldrh	r3, [r3, #0]
 800141c:	3302      	adds	r3, #2
 800141e:	b29a      	uxth	r2, r3
 8001420:	4b32      	ldr	r3, [pc, #200]	@ (80014ec <effect_rainbow_pulse+0xf8>)
 8001422:	801a      	strh	r2, [r3, #0]
    if (rainbow_hue >= 360) rainbow_hue = 0;
 8001424:	4b31      	ldr	r3, [pc, #196]	@ (80014ec <effect_rainbow_pulse+0xf8>)
 8001426:	881b      	ldrh	r3, [r3, #0]
 8001428:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 800142c:	d302      	bcc.n	8001434 <effect_rainbow_pulse+0x40>
 800142e:	4b2f      	ldr	r3, [pc, #188]	@ (80014ec <effect_rainbow_pulse+0xf8>)
 8001430:	2200      	movs	r2, #0
 8001432:	801a      	strh	r2, [r3, #0]

    // Map volume to dynamic brightness (ít nhất là 1, tối đa là MAX_BRIGHTNESS)
    uint8_t dyn_bright = (uint8_t)((vol / TARGET_MAX_VAL) * MAX_BRIGHTNESS);
 8001434:	ed97 7a01 	vldr	s14, [r7, #4]
 8001438:	eddf 6a2d 	vldr	s13, [pc, #180]	@ 80014f0 <effect_rainbow_pulse+0xfc>
 800143c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001440:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 8001444:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001448:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800144c:	edc7 7a00 	vstr	s15, [r7]
 8001450:	783b      	ldrb	r3, [r7, #0]
 8001452:	75fb      	strb	r3, [r7, #23]
    if (dyn_bright > MAX_BRIGHTNESS) dyn_bright = MAX_BRIGHTNESS;
 8001454:	7dfb      	ldrb	r3, [r7, #23]
 8001456:	2b0f      	cmp	r3, #15
 8001458:	d901      	bls.n	800145e <effect_rainbow_pulse+0x6a>
 800145a:	230f      	movs	r3, #15
 800145c:	75fb      	strb	r3, [r7, #23]
    if (dyn_bright < 1) dyn_bright = 1;
 800145e:	7dfb      	ldrb	r3, [r7, #23]
 8001460:	2b00      	cmp	r3, #0
 8001462:	d101      	bne.n	8001468 <effect_rainbow_pulse+0x74>
 8001464:	2301      	movs	r3, #1
 8001466:	75fb      	strb	r3, [r7, #23]

    uint8_t r, g, b;
    for (int i = 0; i < NUM_LEDS; i++) {
 8001468:	2300      	movs	r3, #0
 800146a:	613b      	str	r3, [r7, #16]
 800146c:	e031      	b.n	80014d2 <effect_rainbow_pulse+0xde>
        uint16_t pixel_hue = (rainbow_hue + (i * 360 / NUM_LEDS)) % 360;
 800146e:	4b1f      	ldr	r3, [pc, #124]	@ (80014ec <effect_rainbow_pulse+0xf8>)
 8001470:	881b      	ldrh	r3, [r3, #0]
 8001472:	4619      	mov	r1, r3
 8001474:	693a      	ldr	r2, [r7, #16]
 8001476:	4613      	mov	r3, r2
 8001478:	005b      	lsls	r3, r3, #1
 800147a:	4413      	add	r3, r2
 800147c:	009b      	lsls	r3, r3, #2
 800147e:	440b      	add	r3, r1
 8001480:	4a1c      	ldr	r2, [pc, #112]	@ (80014f4 <effect_rainbow_pulse+0x100>)
 8001482:	fb82 1203 	smull	r1, r2, r2, r3
 8001486:	441a      	add	r2, r3
 8001488:	1211      	asrs	r1, r2, #8
 800148a:	17da      	asrs	r2, r3, #31
 800148c:	1a8a      	subs	r2, r1, r2
 800148e:	f44f 71b4 	mov.w	r1, #360	@ 0x168
 8001492:	fb01 f202 	mul.w	r2, r1, r2
 8001496:	1a9a      	subs	r2, r3, r2
 8001498:	4613      	mov	r3, r2
 800149a:	81fb      	strh	r3, [r7, #14]
        hsv_to_rgb(pixel_hue, 255, 255, &r, &g, &b);
 800149c:	f107 020d 	add.w	r2, r7, #13
 80014a0:	89f8      	ldrh	r0, [r7, #14]
 80014a2:	f107 030b 	add.w	r3, r7, #11
 80014a6:	9301      	str	r3, [sp, #4]
 80014a8:	f107 030c 	add.w	r3, r7, #12
 80014ac:	9300      	str	r3, [sp, #0]
 80014ae:	4613      	mov	r3, r2
 80014b0:	22ff      	movs	r2, #255	@ 0xff
 80014b2:	21ff      	movs	r1, #255	@ 0xff
 80014b4:	f7ff fd78 	bl	8000fa8 <hsv_to_rgb>
        spi_set_led(i, r, g, b, dyn_bright);
 80014b8:	693b      	ldr	r3, [r7, #16]
 80014ba:	b298      	uxth	r0, r3
 80014bc:	7b79      	ldrb	r1, [r7, #13]
 80014be:	7b3a      	ldrb	r2, [r7, #12]
 80014c0:	7afc      	ldrb	r4, [r7, #11]
 80014c2:	7dfb      	ldrb	r3, [r7, #23]
 80014c4:	9300      	str	r3, [sp, #0]
 80014c6:	4623      	mov	r3, r4
 80014c8:	f7ff fc64 	bl	8000d94 <spi_set_led>
    for (int i = 0; i < NUM_LEDS; i++) {
 80014cc:	693b      	ldr	r3, [r7, #16]
 80014ce:	3301      	adds	r3, #1
 80014d0:	613b      	str	r3, [r7, #16]
 80014d2:	693b      	ldr	r3, [r7, #16]
 80014d4:	2b1d      	cmp	r3, #29
 80014d6:	ddca      	ble.n	800146e <effect_rainbow_pulse+0x7a>
    }
    spi_update();
 80014d8:	f7ff fc4e 	bl	8000d78 <spi_update>
 80014dc:	e000      	b.n	80014e0 <effect_rainbow_pulse+0xec>
    if (HAL_GetTick() - last_tick < 20) return;
 80014de:	bf00      	nop
}
 80014e0:	371c      	adds	r7, #28
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd90      	pop	{r4, r7, pc}
 80014e6:	bf00      	nop
 80014e8:	20001d68 	.word	0x20001d68
 80014ec:	200001bc 	.word	0x200001bc
 80014f0:	461c4000 	.word	0x461c4000
 80014f4:	b60b60b7 	.word	0xb60b60b7

080014f8 <effect_music_rain>:

// --- 4. MUSIC RAIN SPARKLE ---
void effect_music_rain(float vol, float hz) {
 80014f8:	b590      	push	{r4, r7, lr}
 80014fa:	b08d      	sub	sp, #52	@ 0x34
 80014fc:	af02      	add	r7, sp, #8
 80014fe:	ed87 0a01 	vstr	s0, [r7, #4]
 8001502:	edc7 0a00 	vstr	s1, [r7]
    static uint32_t last_tick = 0;
    if (HAL_GetTick() - last_tick < 15) return;
 8001506:	f001 fd65 	bl	8002fd4 <HAL_GetTick>
 800150a:	4602      	mov	r2, r0
 800150c:	4b6e      	ldr	r3, [pc, #440]	@ (80016c8 <effect_music_rain+0x1d0>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	1ad3      	subs	r3, r2, r3
 8001512:	2b0e      	cmp	r3, #14
 8001514:	f240 80cf 	bls.w	80016b6 <effect_music_rain+0x1be>
    last_tick = HAL_GetTick();
 8001518:	f001 fd5c 	bl	8002fd4 <HAL_GetTick>
 800151c:	4603      	mov	r3, r0
 800151e:	4a6a      	ldr	r2, [pc, #424]	@ (80016c8 <effect_music_rain+0x1d0>)
 8001520:	6013      	str	r3, [r2, #0]

    int fade_speed = 10;
 8001522:	230a      	movs	r3, #10
 8001524:	613b      	str	r3, [r7, #16]
    for (int i = 0; i < NUM_LEDS; i++) {
 8001526:	2300      	movs	r3, #0
 8001528:	627b      	str	r3, [r7, #36]	@ 0x24
 800152a:	e01d      	b.n	8001568 <effect_music_rain+0x70>
        if (rain_vals[i] > fade_speed) rain_vals[i] -= fade_speed;
 800152c:	4a67      	ldr	r2, [pc, #412]	@ (80016cc <effect_music_rain+0x1d4>)
 800152e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001530:	4413      	add	r3, r2
 8001532:	781b      	ldrb	r3, [r3, #0]
 8001534:	461a      	mov	r2, r3
 8001536:	693b      	ldr	r3, [r7, #16]
 8001538:	4293      	cmp	r3, r2
 800153a:	da0d      	bge.n	8001558 <effect_music_rain+0x60>
 800153c:	4a63      	ldr	r2, [pc, #396]	@ (80016cc <effect_music_rain+0x1d4>)
 800153e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001540:	4413      	add	r3, r2
 8001542:	781a      	ldrb	r2, [r3, #0]
 8001544:	693b      	ldr	r3, [r7, #16]
 8001546:	b2db      	uxtb	r3, r3
 8001548:	1ad3      	subs	r3, r2, r3
 800154a:	b2d9      	uxtb	r1, r3
 800154c:	4a5f      	ldr	r2, [pc, #380]	@ (80016cc <effect_music_rain+0x1d4>)
 800154e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001550:	4413      	add	r3, r2
 8001552:	460a      	mov	r2, r1
 8001554:	701a      	strb	r2, [r3, #0]
 8001556:	e004      	b.n	8001562 <effect_music_rain+0x6a>
        else rain_vals[i] = 0;
 8001558:	4a5c      	ldr	r2, [pc, #368]	@ (80016cc <effect_music_rain+0x1d4>)
 800155a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800155c:	4413      	add	r3, r2
 800155e:	2200      	movs	r2, #0
 8001560:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < NUM_LEDS; i++) {
 8001562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001564:	3301      	adds	r3, #1
 8001566:	627b      	str	r3, [r7, #36]	@ 0x24
 8001568:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800156a:	2b1d      	cmp	r3, #29
 800156c:	ddde      	ble.n	800152c <effect_music_rain+0x34>
    }

    int drops_to_spawn = 0;
 800156e:	2300      	movs	r3, #0
 8001570:	623b      	str	r3, [r7, #32]
    if (vol > 100.0f) drops_to_spawn = (int)((vol / TARGET_MAX_VAL) * 5); // Giảm hệ số spawn xuống chút cho đỡ rối
 8001572:	edd7 7a01 	vldr	s15, [r7, #4]
 8001576:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 80016d0 <effect_music_rain+0x1d8>
 800157a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800157e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001582:	dd0e      	ble.n	80015a2 <effect_music_rain+0xaa>
 8001584:	ed97 7a01 	vldr	s14, [r7, #4]
 8001588:	eddf 6a52 	vldr	s13, [pc, #328]	@ 80016d4 <effect_music_rain+0x1dc>
 800158c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001590:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8001594:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001598:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800159c:	ee17 3a90 	vmov	r3, s15
 80015a0:	623b      	str	r3, [r7, #32]
    if (drops_to_spawn > NUM_LEDS / 4) drops_to_spawn = NUM_LEDS / 4;
 80015a2:	6a3b      	ldr	r3, [r7, #32]
 80015a4:	2b07      	cmp	r3, #7
 80015a6:	dd01      	ble.n	80015ac <effect_music_rain+0xb4>
 80015a8:	2307      	movs	r3, #7
 80015aa:	623b      	str	r3, [r7, #32]

    uint16_t current_hue = 0;
 80015ac:	2300      	movs	r3, #0
 80015ae:	83fb      	strh	r3, [r7, #30]
    if (hz > 0) current_hue = (uint16_t)((hz / 4000.0) * 300);
 80015b0:	edd7 7a00 	vldr	s15, [r7]
 80015b4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80015b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015bc:	dd18      	ble.n	80015f0 <effect_music_rain+0xf8>
 80015be:	6838      	ldr	r0, [r7, #0]
 80015c0:	f7fe ffba 	bl	8000538 <__aeabi_f2d>
 80015c4:	f04f 0200 	mov.w	r2, #0
 80015c8:	4b43      	ldr	r3, [pc, #268]	@ (80016d8 <effect_music_rain+0x1e0>)
 80015ca:	f7ff f937 	bl	800083c <__aeabi_ddiv>
 80015ce:	4602      	mov	r2, r0
 80015d0:	460b      	mov	r3, r1
 80015d2:	4610      	mov	r0, r2
 80015d4:	4619      	mov	r1, r3
 80015d6:	a33a      	add	r3, pc, #232	@ (adr r3, 80016c0 <effect_music_rain+0x1c8>)
 80015d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015dc:	f7ff f804 	bl	80005e8 <__aeabi_dmul>
 80015e0:	4602      	mov	r2, r0
 80015e2:	460b      	mov	r3, r1
 80015e4:	4610      	mov	r0, r2
 80015e6:	4619      	mov	r1, r3
 80015e8:	f7ff fa10 	bl	8000a0c <__aeabi_d2uiz>
 80015ec:	4603      	mov	r3, r0
 80015ee:	83fb      	strh	r3, [r7, #30]

    for (int k = 0; k < drops_to_spawn; k++) {
 80015f0:	2300      	movs	r3, #0
 80015f2:	61bb      	str	r3, [r7, #24]
 80015f4:	e022      	b.n	800163c <effect_music_rain+0x144>
        int pos = rand() % NUM_LEDS;
 80015f6:	f007 fc37 	bl	8008e68 <rand>
 80015fa:	4602      	mov	r2, r0
 80015fc:	4b37      	ldr	r3, [pc, #220]	@ (80016dc <effect_music_rain+0x1e4>)
 80015fe:	fb83 1302 	smull	r1, r3, r3, r2
 8001602:	4413      	add	r3, r2
 8001604:	1119      	asrs	r1, r3, #4
 8001606:	17d3      	asrs	r3, r2, #31
 8001608:	1ac9      	subs	r1, r1, r3
 800160a:	460b      	mov	r3, r1
 800160c:	011b      	lsls	r3, r3, #4
 800160e:	1a5b      	subs	r3, r3, r1
 8001610:	005b      	lsls	r3, r3, #1
 8001612:	1ad3      	subs	r3, r2, r3
 8001614:	60fb      	str	r3, [r7, #12]
        if (rain_vals[pos] < 50) {
 8001616:	4a2d      	ldr	r2, [pc, #180]	@ (80016cc <effect_music_rain+0x1d4>)
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	4413      	add	r3, r2
 800161c:	781b      	ldrb	r3, [r3, #0]
 800161e:	2b31      	cmp	r3, #49	@ 0x31
 8001620:	d809      	bhi.n	8001636 <effect_music_rain+0x13e>
            rain_hues[pos] = current_hue;
 8001622:	492f      	ldr	r1, [pc, #188]	@ (80016e0 <effect_music_rain+0x1e8>)
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	8bfa      	ldrh	r2, [r7, #30]
 8001628:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
            rain_vals[pos] = 255;
 800162c:	4a27      	ldr	r2, [pc, #156]	@ (80016cc <effect_music_rain+0x1d4>)
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	4413      	add	r3, r2
 8001632:	22ff      	movs	r2, #255	@ 0xff
 8001634:	701a      	strb	r2, [r3, #0]
    for (int k = 0; k < drops_to_spawn; k++) {
 8001636:	69bb      	ldr	r3, [r7, #24]
 8001638:	3301      	adds	r3, #1
 800163a:	61bb      	str	r3, [r7, #24]
 800163c:	69ba      	ldr	r2, [r7, #24]
 800163e:	6a3b      	ldr	r3, [r7, #32]
 8001640:	429a      	cmp	r2, r3
 8001642:	dbd8      	blt.n	80015f6 <effect_music_rain+0xfe>
        }
    }

    for (int i = 0; i < NUM_LEDS; i++) {
 8001644:	2300      	movs	r3, #0
 8001646:	617b      	str	r3, [r7, #20]
 8001648:	e02f      	b.n	80016aa <effect_music_rain+0x1b2>
        if (rain_vals[i] > 0) {
 800164a:	4a20      	ldr	r2, [pc, #128]	@ (80016cc <effect_music_rain+0x1d4>)
 800164c:	697b      	ldr	r3, [r7, #20]
 800164e:	4413      	add	r3, r2
 8001650:	781b      	ldrb	r3, [r3, #0]
 8001652:	2b00      	cmp	r3, #0
 8001654:	d01d      	beq.n	8001692 <effect_music_rain+0x19a>
            uint8_t r, g, b;
            hsv_to_rgb(rain_hues[i], 255, rain_vals[i], &r, &g, &b);
 8001656:	4a22      	ldr	r2, [pc, #136]	@ (80016e0 <effect_music_rain+0x1e8>)
 8001658:	697b      	ldr	r3, [r7, #20]
 800165a:	f832 0013 	ldrh.w	r0, [r2, r3, lsl #1]
 800165e:	4a1b      	ldr	r2, [pc, #108]	@ (80016cc <effect_music_rain+0x1d4>)
 8001660:	697b      	ldr	r3, [r7, #20]
 8001662:	4413      	add	r3, r2
 8001664:	781a      	ldrb	r2, [r3, #0]
 8001666:	f107 010b 	add.w	r1, r7, #11
 800166a:	f107 0309 	add.w	r3, r7, #9
 800166e:	9301      	str	r3, [sp, #4]
 8001670:	f107 030a 	add.w	r3, r7, #10
 8001674:	9300      	str	r3, [sp, #0]
 8001676:	460b      	mov	r3, r1
 8001678:	21ff      	movs	r1, #255	@ 0xff
 800167a:	f7ff fc95 	bl	8000fa8 <hsv_to_rgb>
            spi_set_led(i, r, g, b, MAX_BRIGHTNESS);
 800167e:	697b      	ldr	r3, [r7, #20]
 8001680:	b298      	uxth	r0, r3
 8001682:	7af9      	ldrb	r1, [r7, #11]
 8001684:	7aba      	ldrb	r2, [r7, #10]
 8001686:	7a7b      	ldrb	r3, [r7, #9]
 8001688:	240f      	movs	r4, #15
 800168a:	9400      	str	r4, [sp, #0]
 800168c:	f7ff fb82 	bl	8000d94 <spi_set_led>
 8001690:	e008      	b.n	80016a4 <effect_music_rain+0x1ac>
        } else {
            spi_set_led(i, 0, 0, 0, 0);
 8001692:	697b      	ldr	r3, [r7, #20]
 8001694:	b298      	uxth	r0, r3
 8001696:	2300      	movs	r3, #0
 8001698:	9300      	str	r3, [sp, #0]
 800169a:	2300      	movs	r3, #0
 800169c:	2200      	movs	r2, #0
 800169e:	2100      	movs	r1, #0
 80016a0:	f7ff fb78 	bl	8000d94 <spi_set_led>
    for (int i = 0; i < NUM_LEDS; i++) {
 80016a4:	697b      	ldr	r3, [r7, #20]
 80016a6:	3301      	adds	r3, #1
 80016a8:	617b      	str	r3, [r7, #20]
 80016aa:	697b      	ldr	r3, [r7, #20]
 80016ac:	2b1d      	cmp	r3, #29
 80016ae:	ddcc      	ble.n	800164a <effect_music_rain+0x152>
        }
    }
    spi_update();
 80016b0:	f7ff fb62 	bl	8000d78 <spi_update>
 80016b4:	e000      	b.n	80016b8 <effect_music_rain+0x1c0>
    if (HAL_GetTick() - last_tick < 15) return;
 80016b6:	bf00      	nop
}
 80016b8:	372c      	adds	r7, #44	@ 0x2c
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd90      	pop	{r4, r7, pc}
 80016be:	bf00      	nop
 80016c0:	00000000 	.word	0x00000000
 80016c4:	4072c000 	.word	0x4072c000
 80016c8:	20001d6c 	.word	0x20001d6c
 80016cc:	200001fc 	.word	0x200001fc
 80016d0:	42c80000 	.word	0x42c80000
 80016d4:	461c4000 	.word	0x461c4000
 80016d8:	40af4000 	.word	0x40af4000
 80016dc:	88888889 	.word	0x88888889
 80016e0:	200001c0 	.word	0x200001c0
 80016e4:	00000000 	.word	0x00000000

080016e8 <effect_falling_rain>:

// --- 5. FALLING RAIN MATRIX ---
void effect_falling_rain(float vol, float hz, int speed_ms) {
 80016e8:	b590      	push	{r4, r7, lr}
 80016ea:	b08b      	sub	sp, #44	@ 0x2c
 80016ec:	af02      	add	r7, sp, #8
 80016ee:	ed87 0a03 	vstr	s0, [r7, #12]
 80016f2:	edc7 0a02 	vstr	s1, [r7, #8]
 80016f6:	6078      	str	r0, [r7, #4]
    static uint32_t last_tick = 0;
    if (HAL_GetTick() - last_tick < speed_ms) return;
 80016f8:	f001 fc6c 	bl	8002fd4 <HAL_GetTick>
 80016fc:	4602      	mov	r2, r0
 80016fe:	4b6c      	ldr	r3, [pc, #432]	@ (80018b0 <effect_falling_rain+0x1c8>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	1ad2      	subs	r2, r2, r3
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	429a      	cmp	r2, r3
 8001708:	f0c0 80c3 	bcc.w	8001892 <effect_falling_rain+0x1aa>
    last_tick = HAL_GetTick();
 800170c:	f001 fc62 	bl	8002fd4 <HAL_GetTick>
 8001710:	4603      	mov	r3, r0
 8001712:	4a67      	ldr	r2, [pc, #412]	@ (80018b0 <effect_falling_rain+0x1c8>)
 8001714:	6013      	str	r3, [r2, #0]

    for (int i = NUM_LEDS - 1; i > 0; i--) {
 8001716:	231d      	movs	r3, #29
 8001718:	61fb      	str	r3, [r7, #28]
 800171a:	e04d      	b.n	80017b8 <effect_falling_rain+0xd0>
        buffer_r[i] = (uint8_t)(buffer_r[i-1] * 0.8); // Làm mờ nhanh hơn chút (0.8)
 800171c:	69fb      	ldr	r3, [r7, #28]
 800171e:	3b01      	subs	r3, #1
 8001720:	4a64      	ldr	r2, [pc, #400]	@ (80018b4 <effect_falling_rain+0x1cc>)
 8001722:	5cd3      	ldrb	r3, [r2, r3]
 8001724:	4618      	mov	r0, r3
 8001726:	f7fe fef5 	bl	8000514 <__aeabi_i2d>
 800172a:	a35d      	add	r3, pc, #372	@ (adr r3, 80018a0 <effect_falling_rain+0x1b8>)
 800172c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001730:	f7fe ff5a 	bl	80005e8 <__aeabi_dmul>
 8001734:	4602      	mov	r2, r0
 8001736:	460b      	mov	r3, r1
 8001738:	4610      	mov	r0, r2
 800173a:	4619      	mov	r1, r3
 800173c:	f7ff f966 	bl	8000a0c <__aeabi_d2uiz>
 8001740:	4603      	mov	r3, r0
 8001742:	b2d9      	uxtb	r1, r3
 8001744:	4a5b      	ldr	r2, [pc, #364]	@ (80018b4 <effect_falling_rain+0x1cc>)
 8001746:	69fb      	ldr	r3, [r7, #28]
 8001748:	4413      	add	r3, r2
 800174a:	460a      	mov	r2, r1
 800174c:	701a      	strb	r2, [r3, #0]
        buffer_g[i] = (uint8_t)(buffer_g[i-1] * 0.8);
 800174e:	69fb      	ldr	r3, [r7, #28]
 8001750:	3b01      	subs	r3, #1
 8001752:	4a59      	ldr	r2, [pc, #356]	@ (80018b8 <effect_falling_rain+0x1d0>)
 8001754:	5cd3      	ldrb	r3, [r2, r3]
 8001756:	4618      	mov	r0, r3
 8001758:	f7fe fedc 	bl	8000514 <__aeabi_i2d>
 800175c:	a350      	add	r3, pc, #320	@ (adr r3, 80018a0 <effect_falling_rain+0x1b8>)
 800175e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001762:	f7fe ff41 	bl	80005e8 <__aeabi_dmul>
 8001766:	4602      	mov	r2, r0
 8001768:	460b      	mov	r3, r1
 800176a:	4610      	mov	r0, r2
 800176c:	4619      	mov	r1, r3
 800176e:	f7ff f94d 	bl	8000a0c <__aeabi_d2uiz>
 8001772:	4603      	mov	r3, r0
 8001774:	b2d9      	uxtb	r1, r3
 8001776:	4a50      	ldr	r2, [pc, #320]	@ (80018b8 <effect_falling_rain+0x1d0>)
 8001778:	69fb      	ldr	r3, [r7, #28]
 800177a:	4413      	add	r3, r2
 800177c:	460a      	mov	r2, r1
 800177e:	701a      	strb	r2, [r3, #0]
        buffer_b[i] = (uint8_t)(buffer_b[i-1] * 0.8);
 8001780:	69fb      	ldr	r3, [r7, #28]
 8001782:	3b01      	subs	r3, #1
 8001784:	4a4d      	ldr	r2, [pc, #308]	@ (80018bc <effect_falling_rain+0x1d4>)
 8001786:	5cd3      	ldrb	r3, [r2, r3]
 8001788:	4618      	mov	r0, r3
 800178a:	f7fe fec3 	bl	8000514 <__aeabi_i2d>
 800178e:	a344      	add	r3, pc, #272	@ (adr r3, 80018a0 <effect_falling_rain+0x1b8>)
 8001790:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001794:	f7fe ff28 	bl	80005e8 <__aeabi_dmul>
 8001798:	4602      	mov	r2, r0
 800179a:	460b      	mov	r3, r1
 800179c:	4610      	mov	r0, r2
 800179e:	4619      	mov	r1, r3
 80017a0:	f7ff f934 	bl	8000a0c <__aeabi_d2uiz>
 80017a4:	4603      	mov	r3, r0
 80017a6:	b2d9      	uxtb	r1, r3
 80017a8:	4a44      	ldr	r2, [pc, #272]	@ (80018bc <effect_falling_rain+0x1d4>)
 80017aa:	69fb      	ldr	r3, [r7, #28]
 80017ac:	4413      	add	r3, r2
 80017ae:	460a      	mov	r2, r1
 80017b0:	701a      	strb	r2, [r3, #0]
    for (int i = NUM_LEDS - 1; i > 0; i--) {
 80017b2:	69fb      	ldr	r3, [r7, #28]
 80017b4:	3b01      	subs	r3, #1
 80017b6:	61fb      	str	r3, [r7, #28]
 80017b8:	69fb      	ldr	r3, [r7, #28]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	dcae      	bgt.n	800171c <effect_falling_rain+0x34>
    }

    if (vol > 150.0f) {
 80017be:	edd7 7a03 	vldr	s15, [r7, #12]
 80017c2:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 80018c0 <effect_falling_rain+0x1d8>
 80017c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017ce:	dd39      	ble.n	8001844 <effect_falling_rain+0x15c>
        uint8_t r, g, b;
        uint16_t hue = 0;
 80017d0:	2300      	movs	r3, #0
 80017d2:	837b      	strh	r3, [r7, #26]
        if(hz > 0) hue = (uint16_t)((hz / 4000.0) * 300);
 80017d4:	edd7 7a02 	vldr	s15, [r7, #8]
 80017d8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80017dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017e0:	dd18      	ble.n	8001814 <effect_falling_rain+0x12c>
 80017e2:	68b8      	ldr	r0, [r7, #8]
 80017e4:	f7fe fea8 	bl	8000538 <__aeabi_f2d>
 80017e8:	f04f 0200 	mov.w	r2, #0
 80017ec:	4b35      	ldr	r3, [pc, #212]	@ (80018c4 <effect_falling_rain+0x1dc>)
 80017ee:	f7ff f825 	bl	800083c <__aeabi_ddiv>
 80017f2:	4602      	mov	r2, r0
 80017f4:	460b      	mov	r3, r1
 80017f6:	4610      	mov	r0, r2
 80017f8:	4619      	mov	r1, r3
 80017fa:	a32b      	add	r3, pc, #172	@ (adr r3, 80018a8 <effect_falling_rain+0x1c0>)
 80017fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001800:	f7fe fef2 	bl	80005e8 <__aeabi_dmul>
 8001804:	4602      	mov	r2, r0
 8001806:	460b      	mov	r3, r1
 8001808:	4610      	mov	r0, r2
 800180a:	4619      	mov	r1, r3
 800180c:	f7ff f8fe 	bl	8000a0c <__aeabi_d2uiz>
 8001810:	4603      	mov	r3, r0
 8001812:	837b      	strh	r3, [r7, #26]
        hsv_to_rgb(hue, 255, 255, &r, &g, &b);
 8001814:	f107 0213 	add.w	r2, r7, #19
 8001818:	8b78      	ldrh	r0, [r7, #26]
 800181a:	f107 0311 	add.w	r3, r7, #17
 800181e:	9301      	str	r3, [sp, #4]
 8001820:	f107 0312 	add.w	r3, r7, #18
 8001824:	9300      	str	r3, [sp, #0]
 8001826:	4613      	mov	r3, r2
 8001828:	22ff      	movs	r2, #255	@ 0xff
 800182a:	21ff      	movs	r1, #255	@ 0xff
 800182c:	f7ff fbbc 	bl	8000fa8 <hsv_to_rgb>
        buffer_r[0] = r; buffer_g[0] = g; buffer_b[0] = b;
 8001830:	7cfa      	ldrb	r2, [r7, #19]
 8001832:	4b20      	ldr	r3, [pc, #128]	@ (80018b4 <effect_falling_rain+0x1cc>)
 8001834:	701a      	strb	r2, [r3, #0]
 8001836:	7cba      	ldrb	r2, [r7, #18]
 8001838:	4b1f      	ldr	r3, [pc, #124]	@ (80018b8 <effect_falling_rain+0x1d0>)
 800183a:	701a      	strb	r2, [r3, #0]
 800183c:	7c7a      	ldrb	r2, [r7, #17]
 800183e:	4b1f      	ldr	r3, [pc, #124]	@ (80018bc <effect_falling_rain+0x1d4>)
 8001840:	701a      	strb	r2, [r3, #0]
 8001842:	e008      	b.n	8001856 <effect_falling_rain+0x16e>
    } else {
        buffer_r[0] = 0; buffer_g[0] = 0; buffer_b[0] = 0;
 8001844:	4b1b      	ldr	r3, [pc, #108]	@ (80018b4 <effect_falling_rain+0x1cc>)
 8001846:	2200      	movs	r2, #0
 8001848:	701a      	strb	r2, [r3, #0]
 800184a:	4b1b      	ldr	r3, [pc, #108]	@ (80018b8 <effect_falling_rain+0x1d0>)
 800184c:	2200      	movs	r2, #0
 800184e:	701a      	strb	r2, [r3, #0]
 8001850:	4b1a      	ldr	r3, [pc, #104]	@ (80018bc <effect_falling_rain+0x1d4>)
 8001852:	2200      	movs	r2, #0
 8001854:	701a      	strb	r2, [r3, #0]
    }

    for (int i = 0; i < NUM_LEDS; i++) {
 8001856:	2300      	movs	r3, #0
 8001858:	617b      	str	r3, [r7, #20]
 800185a:	e014      	b.n	8001886 <effect_falling_rain+0x19e>
        spi_set_led(i, buffer_r[i], buffer_g[i], buffer_b[i], MAX_BRIGHTNESS);
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	b298      	uxth	r0, r3
 8001860:	4a14      	ldr	r2, [pc, #80]	@ (80018b4 <effect_falling_rain+0x1cc>)
 8001862:	697b      	ldr	r3, [r7, #20]
 8001864:	4413      	add	r3, r2
 8001866:	7819      	ldrb	r1, [r3, #0]
 8001868:	4a13      	ldr	r2, [pc, #76]	@ (80018b8 <effect_falling_rain+0x1d0>)
 800186a:	697b      	ldr	r3, [r7, #20]
 800186c:	4413      	add	r3, r2
 800186e:	781a      	ldrb	r2, [r3, #0]
 8001870:	4c12      	ldr	r4, [pc, #72]	@ (80018bc <effect_falling_rain+0x1d4>)
 8001872:	697b      	ldr	r3, [r7, #20]
 8001874:	4423      	add	r3, r4
 8001876:	781b      	ldrb	r3, [r3, #0]
 8001878:	240f      	movs	r4, #15
 800187a:	9400      	str	r4, [sp, #0]
 800187c:	f7ff fa8a 	bl	8000d94 <spi_set_led>
    for (int i = 0; i < NUM_LEDS; i++) {
 8001880:	697b      	ldr	r3, [r7, #20]
 8001882:	3301      	adds	r3, #1
 8001884:	617b      	str	r3, [r7, #20]
 8001886:	697b      	ldr	r3, [r7, #20]
 8001888:	2b1d      	cmp	r3, #29
 800188a:	dde7      	ble.n	800185c <effect_falling_rain+0x174>
    }
    spi_update();
 800188c:	f7ff fa74 	bl	8000d78 <spi_update>
 8001890:	e000      	b.n	8001894 <effect_falling_rain+0x1ac>
    if (HAL_GetTick() - last_tick < speed_ms) return;
 8001892:	bf00      	nop
}
 8001894:	3724      	adds	r7, #36	@ 0x24
 8001896:	46bd      	mov	sp, r7
 8001898:	bd90      	pop	{r4, r7, pc}
 800189a:	bf00      	nop
 800189c:	f3af 8000 	nop.w
 80018a0:	9999999a 	.word	0x9999999a
 80018a4:	3fe99999 	.word	0x3fe99999
 80018a8:	00000000 	.word	0x00000000
 80018ac:	4072c000 	.word	0x4072c000
 80018b0:	20001d70 	.word	0x20001d70
 80018b4:	2000023c 	.word	0x2000023c
 80018b8:	2000025c 	.word	0x2000025c
 80018bc:	2000027c 	.word	0x2000027c
 80018c0:	43160000 	.word	0x43160000
 80018c4:	40af4000 	.word	0x40af4000

080018c8 <effect_fire>:

// --- 6. FIRE EFFECT ---
void effect_fire(float vol) {
 80018c8:	b590      	push	{r4, r7, lr}
 80018ca:	b08d      	sub	sp, #52	@ 0x34
 80018cc:	af02      	add	r7, sp, #8
 80018ce:	ed87 0a01 	vstr	s0, [r7, #4]
    static uint32_t last_tick = 0;
    if (HAL_GetTick() - last_tick < 20) return;
 80018d2:	f001 fb7f 	bl	8002fd4 <HAL_GetTick>
 80018d6:	4602      	mov	r2, r0
 80018d8:	4b7d      	ldr	r3, [pc, #500]	@ (8001ad0 <effect_fire+0x208>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	1ad3      	subs	r3, r2, r3
 80018de:	2b13      	cmp	r3, #19
 80018e0:	f240 80e4 	bls.w	8001aac <effect_fire+0x1e4>
    last_tick = HAL_GetTick();
 80018e4:	f001 fb76 	bl	8002fd4 <HAL_GetTick>
 80018e8:	4603      	mov	r3, r0
 80018ea:	4a79      	ldr	r2, [pc, #484]	@ (8001ad0 <effect_fire+0x208>)
 80018ec:	6013      	str	r3, [r2, #0]

    for( int i = 0; i < NUM_LEDS; i++) {
 80018ee:	2300      	movs	r3, #0
 80018f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80018f2:	e02d      	b.n	8001950 <effect_fire+0x88>
        int cooldown = (rand() % 10) + 2;
 80018f4:	f007 fab8 	bl	8008e68 <rand>
 80018f8:	4601      	mov	r1, r0
 80018fa:	4b76      	ldr	r3, [pc, #472]	@ (8001ad4 <effect_fire+0x20c>)
 80018fc:	fb83 2301 	smull	r2, r3, r3, r1
 8001900:	109a      	asrs	r2, r3, #2
 8001902:	17cb      	asrs	r3, r1, #31
 8001904:	1ad2      	subs	r2, r2, r3
 8001906:	4613      	mov	r3, r2
 8001908:	009b      	lsls	r3, r3, #2
 800190a:	4413      	add	r3, r2
 800190c:	005b      	lsls	r3, r3, #1
 800190e:	1aca      	subs	r2, r1, r3
 8001910:	1c93      	adds	r3, r2, #2
 8001912:	60fb      	str	r3, [r7, #12]
        if(cooldown > fire_heat[i]) fire_heat[i] = 0;
 8001914:	4a70      	ldr	r2, [pc, #448]	@ (8001ad8 <effect_fire+0x210>)
 8001916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001918:	4413      	add	r3, r2
 800191a:	781b      	ldrb	r3, [r3, #0]
 800191c:	461a      	mov	r2, r3
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	4293      	cmp	r3, r2
 8001922:	dd05      	ble.n	8001930 <effect_fire+0x68>
 8001924:	4a6c      	ldr	r2, [pc, #432]	@ (8001ad8 <effect_fire+0x210>)
 8001926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001928:	4413      	add	r3, r2
 800192a:	2200      	movs	r2, #0
 800192c:	701a      	strb	r2, [r3, #0]
 800192e:	e00c      	b.n	800194a <effect_fire+0x82>
        else fire_heat[i] = fire_heat[i] - cooldown;
 8001930:	4a69      	ldr	r2, [pc, #420]	@ (8001ad8 <effect_fire+0x210>)
 8001932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001934:	4413      	add	r3, r2
 8001936:	781a      	ldrb	r2, [r3, #0]
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	b2db      	uxtb	r3, r3
 800193c:	1ad3      	subs	r3, r2, r3
 800193e:	b2d9      	uxtb	r1, r3
 8001940:	4a65      	ldr	r2, [pc, #404]	@ (8001ad8 <effect_fire+0x210>)
 8001942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001944:	4413      	add	r3, r2
 8001946:	460a      	mov	r2, r1
 8001948:	701a      	strb	r2, [r3, #0]
    for( int i = 0; i < NUM_LEDS; i++) {
 800194a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800194c:	3301      	adds	r3, #1
 800194e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001952:	2b1d      	cmp	r3, #29
 8001954:	ddce      	ble.n	80018f4 <effect_fire+0x2c>
    }

    for( int k = NUM_LEDS - 1; k >= 3; k--) {
 8001956:	231d      	movs	r3, #29
 8001958:	623b      	str	r3, [r7, #32]
 800195a:	e01c      	b.n	8001996 <effect_fire+0xce>
        fire_heat[k] = (fire_heat[k - 1] + fire_heat[k - 2] + fire_heat[k - 2]) / 3;
 800195c:	6a3b      	ldr	r3, [r7, #32]
 800195e:	3b01      	subs	r3, #1
 8001960:	4a5d      	ldr	r2, [pc, #372]	@ (8001ad8 <effect_fire+0x210>)
 8001962:	5cd3      	ldrb	r3, [r2, r3]
 8001964:	4619      	mov	r1, r3
 8001966:	6a3b      	ldr	r3, [r7, #32]
 8001968:	3b02      	subs	r3, #2
 800196a:	4a5b      	ldr	r2, [pc, #364]	@ (8001ad8 <effect_fire+0x210>)
 800196c:	5cd3      	ldrb	r3, [r2, r3]
 800196e:	440b      	add	r3, r1
 8001970:	6a3a      	ldr	r2, [r7, #32]
 8001972:	3a02      	subs	r2, #2
 8001974:	4958      	ldr	r1, [pc, #352]	@ (8001ad8 <effect_fire+0x210>)
 8001976:	5c8a      	ldrb	r2, [r1, r2]
 8001978:	4413      	add	r3, r2
 800197a:	4a58      	ldr	r2, [pc, #352]	@ (8001adc <effect_fire+0x214>)
 800197c:	fb82 1203 	smull	r1, r2, r2, r3
 8001980:	17db      	asrs	r3, r3, #31
 8001982:	1ad3      	subs	r3, r2, r3
 8001984:	b2d9      	uxtb	r1, r3
 8001986:	4a54      	ldr	r2, [pc, #336]	@ (8001ad8 <effect_fire+0x210>)
 8001988:	6a3b      	ldr	r3, [r7, #32]
 800198a:	4413      	add	r3, r2
 800198c:	460a      	mov	r2, r1
 800198e:	701a      	strb	r2, [r3, #0]
    for( int k = NUM_LEDS - 1; k >= 3; k--) {
 8001990:	6a3b      	ldr	r3, [r7, #32]
 8001992:	3b01      	subs	r3, #1
 8001994:	623b      	str	r3, [r7, #32]
 8001996:	6a3b      	ldr	r3, [r7, #32]
 8001998:	2b02      	cmp	r3, #2
 800199a:	dcdf      	bgt.n	800195c <effect_fire+0x94>
    }

    if( vol > 50.0f ) {
 800199c:	edd7 7a01 	vldr	s15, [r7, #4]
 80019a0:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 8001ae0 <effect_fire+0x218>
 80019a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019ac:	dd29      	ble.n	8001a02 <effect_fire+0x13a>
        int heat_input = (int)((vol / TARGET_MAX_VAL) * 255);
 80019ae:	ed97 7a01 	vldr	s14, [r7, #4]
 80019b2:	eddf 6a4c 	vldr	s13, [pc, #304]	@ 8001ae4 <effect_fire+0x21c>
 80019b6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019ba:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8001ae8 <effect_fire+0x220>
 80019be:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019c2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019c6:	ee17 3a90 	vmov	r3, s15
 80019ca:	61fb      	str	r3, [r7, #28]
        if(heat_input > 255) heat_input = 255;
 80019cc:	69fb      	ldr	r3, [r7, #28]
 80019ce:	2bff      	cmp	r3, #255	@ 0xff
 80019d0:	dd01      	ble.n	80019d6 <effect_fire+0x10e>
 80019d2:	23ff      	movs	r3, #255	@ 0xff
 80019d4:	61fb      	str	r3, [r7, #28]
        fire_heat[0] = heat_input;
 80019d6:	69fb      	ldr	r3, [r7, #28]
 80019d8:	b2da      	uxtb	r2, r3
 80019da:	4b3f      	ldr	r3, [pc, #252]	@ (8001ad8 <effect_fire+0x210>)
 80019dc:	701a      	strb	r2, [r3, #0]
        fire_heat[1] = (uint8_t)(heat_input * 0.8);
 80019de:	69f8      	ldr	r0, [r7, #28]
 80019e0:	f7fe fd98 	bl	8000514 <__aeabi_i2d>
 80019e4:	a334      	add	r3, pc, #208	@ (adr r3, 8001ab8 <effect_fire+0x1f0>)
 80019e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019ea:	f7fe fdfd 	bl	80005e8 <__aeabi_dmul>
 80019ee:	4602      	mov	r2, r0
 80019f0:	460b      	mov	r3, r1
 80019f2:	4610      	mov	r0, r2
 80019f4:	4619      	mov	r1, r3
 80019f6:	f7ff f809 	bl	8000a0c <__aeabi_d2uiz>
 80019fa:	4603      	mov	r3, r0
 80019fc:	b2da      	uxtb	r2, r3
 80019fe:	4b36      	ldr	r3, [pc, #216]	@ (8001ad8 <effect_fire+0x210>)
 8001a00:	705a      	strb	r2, [r3, #1]
    }

    for( int j = 0; j < NUM_LEDS; j++) {
 8001a02:	2300      	movs	r3, #0
 8001a04:	61bb      	str	r3, [r7, #24]
 8001a06:	e04b      	b.n	8001aa0 <effect_fire+0x1d8>
        uint8_t temperature = fire_heat[j];
 8001a08:	4a33      	ldr	r2, [pc, #204]	@ (8001ad8 <effect_fire+0x210>)
 8001a0a:	69bb      	ldr	r3, [r7, #24]
 8001a0c:	4413      	add	r3, r2
 8001a0e:	781b      	ldrb	r3, [r3, #0]
 8001a10:	753b      	strb	r3, [r7, #20]
        uint8_t r, g, b;
        uint8_t t192 = (uint8_t)((temperature / 255.0) * 191);
 8001a12:	7d3b      	ldrb	r3, [r7, #20]
 8001a14:	4618      	mov	r0, r3
 8001a16:	f7fe fd7d 	bl	8000514 <__aeabi_i2d>
 8001a1a:	a329      	add	r3, pc, #164	@ (adr r3, 8001ac0 <effect_fire+0x1f8>)
 8001a1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a20:	f7fe ff0c 	bl	800083c <__aeabi_ddiv>
 8001a24:	4602      	mov	r2, r0
 8001a26:	460b      	mov	r3, r1
 8001a28:	4610      	mov	r0, r2
 8001a2a:	4619      	mov	r1, r3
 8001a2c:	a326      	add	r3, pc, #152	@ (adr r3, 8001ac8 <effect_fire+0x200>)
 8001a2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a32:	f7fe fdd9 	bl	80005e8 <__aeabi_dmul>
 8001a36:	4602      	mov	r2, r0
 8001a38:	460b      	mov	r3, r1
 8001a3a:	4610      	mov	r0, r2
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	f7fe ffe5 	bl	8000a0c <__aeabi_d2uiz>
 8001a42:	4603      	mov	r3, r0
 8001a44:	74fb      	strb	r3, [r7, #19]
        uint8_t heatramp = t192 & 0x3F; heatramp <<= 2;
 8001a46:	7cfb      	ldrb	r3, [r7, #19]
 8001a48:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001a4c:	74bb      	strb	r3, [r7, #18]
 8001a4e:	7cbb      	ldrb	r3, [r7, #18]
 8001a50:	009b      	lsls	r3, r3, #2
 8001a52:	74bb      	strb	r3, [r7, #18]

        if( t192 > 0x80) { r = 255; g = 255; b = heatramp; }
 8001a54:	7cfb      	ldrb	r3, [r7, #19]
 8001a56:	2b80      	cmp	r3, #128	@ 0x80
 8001a58:	d906      	bls.n	8001a68 <effect_fire+0x1a0>
 8001a5a:	23ff      	movs	r3, #255	@ 0xff
 8001a5c:	75fb      	strb	r3, [r7, #23]
 8001a5e:	23ff      	movs	r3, #255	@ 0xff
 8001a60:	75bb      	strb	r3, [r7, #22]
 8001a62:	7cbb      	ldrb	r3, [r7, #18]
 8001a64:	757b      	strb	r3, [r7, #21]
 8001a66:	e00f      	b.n	8001a88 <effect_fire+0x1c0>
        else if( t192 > 0x40 ) { r = 255; g = heatramp; b = 0; }
 8001a68:	7cfb      	ldrb	r3, [r7, #19]
 8001a6a:	2b40      	cmp	r3, #64	@ 0x40
 8001a6c:	d906      	bls.n	8001a7c <effect_fire+0x1b4>
 8001a6e:	23ff      	movs	r3, #255	@ 0xff
 8001a70:	75fb      	strb	r3, [r7, #23]
 8001a72:	7cbb      	ldrb	r3, [r7, #18]
 8001a74:	75bb      	strb	r3, [r7, #22]
 8001a76:	2300      	movs	r3, #0
 8001a78:	757b      	strb	r3, [r7, #21]
 8001a7a:	e005      	b.n	8001a88 <effect_fire+0x1c0>
        else { r = heatramp; g = 0; b = 0; }
 8001a7c:	7cbb      	ldrb	r3, [r7, #18]
 8001a7e:	75fb      	strb	r3, [r7, #23]
 8001a80:	2300      	movs	r3, #0
 8001a82:	75bb      	strb	r3, [r7, #22]
 8001a84:	2300      	movs	r3, #0
 8001a86:	757b      	strb	r3, [r7, #21]

        spi_set_led(j, r, g, b, MAX_BRIGHTNESS);
 8001a88:	69bb      	ldr	r3, [r7, #24]
 8001a8a:	b298      	uxth	r0, r3
 8001a8c:	7d7b      	ldrb	r3, [r7, #21]
 8001a8e:	7dba      	ldrb	r2, [r7, #22]
 8001a90:	7df9      	ldrb	r1, [r7, #23]
 8001a92:	240f      	movs	r4, #15
 8001a94:	9400      	str	r4, [sp, #0]
 8001a96:	f7ff f97d 	bl	8000d94 <spi_set_led>
    for( int j = 0; j < NUM_LEDS; j++) {
 8001a9a:	69bb      	ldr	r3, [r7, #24]
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	61bb      	str	r3, [r7, #24]
 8001aa0:	69bb      	ldr	r3, [r7, #24]
 8001aa2:	2b1d      	cmp	r3, #29
 8001aa4:	ddb0      	ble.n	8001a08 <effect_fire+0x140>
    }
    spi_update();
 8001aa6:	f7ff f967 	bl	8000d78 <spi_update>
 8001aaa:	e000      	b.n	8001aae <effect_fire+0x1e6>
    if (HAL_GetTick() - last_tick < 20) return;
 8001aac:	bf00      	nop
}
 8001aae:	372c      	adds	r7, #44	@ 0x2c
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bd90      	pop	{r4, r7, pc}
 8001ab4:	f3af 8000 	nop.w
 8001ab8:	9999999a 	.word	0x9999999a
 8001abc:	3fe99999 	.word	0x3fe99999
 8001ac0:	00000000 	.word	0x00000000
 8001ac4:	406fe000 	.word	0x406fe000
 8001ac8:	00000000 	.word	0x00000000
 8001acc:	4067e000 	.word	0x4067e000
 8001ad0:	20001d74 	.word	0x20001d74
 8001ad4:	66666667 	.word	0x66666667
 8001ad8:	2000021c 	.word	0x2000021c
 8001adc:	55555556 	.word	0x55555556
 8001ae0:	42480000 	.word	0x42480000
 8001ae4:	461c4000 	.word	0x461c4000
 8001ae8:	437f0000 	.word	0x437f0000
 8001aec:	00000000 	.word	0x00000000

08001af0 <effect_center_pulse>:

// --- 7. CENTER PULSE ---
void effect_center_pulse(float vol, float hz) {
 8001af0:	b590      	push	{r4, r7, lr}
 8001af2:	b08b      	sub	sp, #44	@ 0x2c
 8001af4:	af02      	add	r7, sp, #8
 8001af6:	ed87 0a01 	vstr	s0, [r7, #4]
 8001afa:	edc7 0a00 	vstr	s1, [r7]
    static uint32_t last_tick = 0;
    if (HAL_GetTick() - last_tick < 10) return;
 8001afe:	f001 fa69 	bl	8002fd4 <HAL_GetTick>
 8001b02:	4602      	mov	r2, r0
 8001b04:	4b44      	ldr	r3, [pc, #272]	@ (8001c18 <effect_center_pulse+0x128>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	1ad3      	subs	r3, r2, r3
 8001b0a:	2b09      	cmp	r3, #9
 8001b0c:	d979      	bls.n	8001c02 <effect_center_pulse+0x112>
    last_tick = HAL_GetTick();
 8001b0e:	f001 fa61 	bl	8002fd4 <HAL_GetTick>
 8001b12:	4603      	mov	r3, r0
 8001b14:	4a40      	ldr	r2, [pc, #256]	@ (8001c18 <effect_center_pulse+0x128>)
 8001b16:	6013      	str	r3, [r2, #0]

    int center = NUM_LEDS / 2;
 8001b18:	230f      	movs	r3, #15
 8001b1a:	613b      	str	r3, [r7, #16]
    int width = (int)((vol / TARGET_MAX_VAL) * center);
 8001b1c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b20:	eddf 6a3e 	vldr	s13, [pc, #248]	@ 8001c1c <effect_center_pulse+0x12c>
 8001b24:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001b28:	693b      	ldr	r3, [r7, #16]
 8001b2a:	ee07 3a90 	vmov	s15, r3
 8001b2e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b36:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b3a:	ee17 3a90 	vmov	r3, s15
 8001b3e:	61fb      	str	r3, [r7, #28]
    if (width > center) width = center;
 8001b40:	69fa      	ldr	r2, [r7, #28]
 8001b42:	693b      	ldr	r3, [r7, #16]
 8001b44:	429a      	cmp	r2, r3
 8001b46:	dd01      	ble.n	8001b4c <effect_center_pulse+0x5c>
 8001b48:	693b      	ldr	r3, [r7, #16]
 8001b4a:	61fb      	str	r3, [r7, #28]

    uint16_t hue = 0;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	837b      	strh	r3, [r7, #26]
    if (hz > 0) hue = (uint16_t)((hz / 4000.0) * 300);
 8001b50:	edd7 7a00 	vldr	s15, [r7]
 8001b54:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b5c:	dd18      	ble.n	8001b90 <effect_center_pulse+0xa0>
 8001b5e:	6838      	ldr	r0, [r7, #0]
 8001b60:	f7fe fcea 	bl	8000538 <__aeabi_f2d>
 8001b64:	f04f 0200 	mov.w	r2, #0
 8001b68:	4b2d      	ldr	r3, [pc, #180]	@ (8001c20 <effect_center_pulse+0x130>)
 8001b6a:	f7fe fe67 	bl	800083c <__aeabi_ddiv>
 8001b6e:	4602      	mov	r2, r0
 8001b70:	460b      	mov	r3, r1
 8001b72:	4610      	mov	r0, r2
 8001b74:	4619      	mov	r1, r3
 8001b76:	a326      	add	r3, pc, #152	@ (adr r3, 8001c10 <effect_center_pulse+0x120>)
 8001b78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b7c:	f7fe fd34 	bl	80005e8 <__aeabi_dmul>
 8001b80:	4602      	mov	r2, r0
 8001b82:	460b      	mov	r3, r1
 8001b84:	4610      	mov	r0, r2
 8001b86:	4619      	mov	r1, r3
 8001b88:	f7fe ff40 	bl	8000a0c <__aeabi_d2uiz>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	837b      	strh	r3, [r7, #26]
    uint8_t r, g, b;
    hsv_to_rgb(hue, 255, 255, &r, &g, &b);
 8001b90:	f107 020f 	add.w	r2, r7, #15
 8001b94:	8b78      	ldrh	r0, [r7, #26]
 8001b96:	f107 030d 	add.w	r3, r7, #13
 8001b9a:	9301      	str	r3, [sp, #4]
 8001b9c:	f107 030e 	add.w	r3, r7, #14
 8001ba0:	9300      	str	r3, [sp, #0]
 8001ba2:	4613      	mov	r3, r2
 8001ba4:	22ff      	movs	r2, #255	@ 0xff
 8001ba6:	21ff      	movs	r1, #255	@ 0xff
 8001ba8:	f7ff f9fe 	bl	8000fa8 <hsv_to_rgb>

    for (int i = 0; i < NUM_LEDS; i++) {
 8001bac:	2300      	movs	r3, #0
 8001bae:	617b      	str	r3, [r7, #20]
 8001bb0:	e021      	b.n	8001bf6 <effect_center_pulse+0x106>
        if (i >= (center - width) && i <= (center + width))
 8001bb2:	693a      	ldr	r2, [r7, #16]
 8001bb4:	69fb      	ldr	r3, [r7, #28]
 8001bb6:	1ad3      	subs	r3, r2, r3
 8001bb8:	697a      	ldr	r2, [r7, #20]
 8001bba:	429a      	cmp	r2, r3
 8001bbc:	db0f      	blt.n	8001bde <effect_center_pulse+0xee>
 8001bbe:	693a      	ldr	r2, [r7, #16]
 8001bc0:	69fb      	ldr	r3, [r7, #28]
 8001bc2:	4413      	add	r3, r2
 8001bc4:	697a      	ldr	r2, [r7, #20]
 8001bc6:	429a      	cmp	r2, r3
 8001bc8:	dc09      	bgt.n	8001bde <effect_center_pulse+0xee>
            spi_set_led(i, r, g, b, MAX_BRIGHTNESS);
 8001bca:	697b      	ldr	r3, [r7, #20]
 8001bcc:	b298      	uxth	r0, r3
 8001bce:	7bf9      	ldrb	r1, [r7, #15]
 8001bd0:	7bba      	ldrb	r2, [r7, #14]
 8001bd2:	7b7b      	ldrb	r3, [r7, #13]
 8001bd4:	240f      	movs	r4, #15
 8001bd6:	9400      	str	r4, [sp, #0]
 8001bd8:	f7ff f8dc 	bl	8000d94 <spi_set_led>
 8001bdc:	e008      	b.n	8001bf0 <effect_center_pulse+0x100>
        else
            spi_set_led(i, 0, 0, 0, 0);
 8001bde:	697b      	ldr	r3, [r7, #20]
 8001be0:	b298      	uxth	r0, r3
 8001be2:	2300      	movs	r3, #0
 8001be4:	9300      	str	r3, [sp, #0]
 8001be6:	2300      	movs	r3, #0
 8001be8:	2200      	movs	r2, #0
 8001bea:	2100      	movs	r1, #0
 8001bec:	f7ff f8d2 	bl	8000d94 <spi_set_led>
    for (int i = 0; i < NUM_LEDS; i++) {
 8001bf0:	697b      	ldr	r3, [r7, #20]
 8001bf2:	3301      	adds	r3, #1
 8001bf4:	617b      	str	r3, [r7, #20]
 8001bf6:	697b      	ldr	r3, [r7, #20]
 8001bf8:	2b1d      	cmp	r3, #29
 8001bfa:	ddda      	ble.n	8001bb2 <effect_center_pulse+0xc2>
    }
    spi_update();
 8001bfc:	f7ff f8bc 	bl	8000d78 <spi_update>
 8001c00:	e000      	b.n	8001c04 <effect_center_pulse+0x114>
    if (HAL_GetTick() - last_tick < 10) return;
 8001c02:	bf00      	nop
}
 8001c04:	3724      	adds	r7, #36	@ 0x24
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd90      	pop	{r4, r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	f3af 8000 	nop.w
 8001c10:	00000000 	.word	0x00000000
 8001c14:	4072c000 	.word	0x4072c000
 8001c18:	20001d78 	.word	0x20001d78
 8001c1c:	461c4000 	.word	0x461c4000
 8001c20:	40af4000 	.word	0x40af4000

08001c24 <led_effects_manager>:

// --- QUẢN LÝ CHÍNH ---
void led_effects_manager(float raw_vol, float raw_hz) {
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b082      	sub	sp, #8
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	ed87 0a01 	vstr	s0, [r7, #4]
 8001c2e:	edc7 0a00 	vstr	s1, [r7]
    // 1. Lọc tín hiệu (Smoothing)
    smoothed_val = (smoothed_val * 0.6f) + (raw_vol * 0.4f);
 8001c32:	4b44      	ldr	r3, [pc, #272]	@ (8001d44 <led_effects_manager+0x120>)
 8001c34:	edd3 7a00 	vldr	s15, [r3]
 8001c38:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8001d48 <led_effects_manager+0x124>
 8001c3c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001c40:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c44:	eddf 6a41 	vldr	s13, [pc, #260]	@ 8001d4c <led_effects_manager+0x128>
 8001c48:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001c4c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c50:	4b3c      	ldr	r3, [pc, #240]	@ (8001d44 <led_effects_manager+0x120>)
 8001c52:	edc3 7a00 	vstr	s15, [r3]

    // 2. Chọn hiệu ứng
    switch (effect_mode_spi) {
 8001c56:	4b3e      	ldr	r3, [pc, #248]	@ (8001d50 <led_effects_manager+0x12c>)
 8001c58:	781b      	ldrb	r3, [r3, #0]
 8001c5a:	b2db      	uxtb	r3, r3
 8001c5c:	2b07      	cmp	r3, #7
 8001c5e:	d860      	bhi.n	8001d22 <led_effects_manager+0xfe>
 8001c60:	a201      	add	r2, pc, #4	@ (adr r2, 8001c68 <led_effects_manager+0x44>)
 8001c62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c66:	bf00      	nop
 8001c68:	08001c89 	.word	0x08001c89
 8001c6c:	08001c9d 	.word	0x08001c9d
 8001c70:	08001cb1 	.word	0x08001cb1
 8001c74:	08001cc5 	.word	0x08001cc5
 8001c78:	08001cd5 	.word	0x08001cd5
 8001c7c:	08001ce9 	.word	0x08001ce9
 8001c80:	08001cff 	.word	0x08001cff
 8001c84:	08001d0f 	.word	0x08001d0f
    	case 0: effect_vu_meter_smart(smoothed_val, raw_hz); break;
 8001c88:	4b2e      	ldr	r3, [pc, #184]	@ (8001d44 <led_effects_manager+0x120>)
 8001c8a:	edd3 7a00 	vldr	s15, [r3]
 8001c8e:	edd7 0a00 	vldr	s1, [r7]
 8001c92:	eeb0 0a67 	vmov.f32	s0, s15
 8001c96:	f7ff fa4f 	bl	8001138 <effect_vu_meter_smart>
 8001c9a:	e04c      	b.n	8001d36 <led_effects_manager+0x112>
        case 1: effect_vu_meter_smart(smoothed_val, raw_hz); break;
 8001c9c:	4b29      	ldr	r3, [pc, #164]	@ (8001d44 <led_effects_manager+0x120>)
 8001c9e:	edd3 7a00 	vldr	s15, [r3]
 8001ca2:	edd7 0a00 	vldr	s1, [r7]
 8001ca6:	eeb0 0a67 	vmov.f32	s0, s15
 8001caa:	f7ff fa45 	bl	8001138 <effect_vu_meter_smart>
 8001cae:	e042      	b.n	8001d36 <led_effects_manager+0x112>
        case 2: effect_freq_color(smoothed_val, raw_hz); break;
 8001cb0:	4b24      	ldr	r3, [pc, #144]	@ (8001d44 <led_effects_manager+0x120>)
 8001cb2:	edd3 7a00 	vldr	s15, [r3]
 8001cb6:	edd7 0a00 	vldr	s1, [r7]
 8001cba:	eeb0 0a67 	vmov.f32	s0, s15
 8001cbe:	f7ff fadf 	bl	8001280 <effect_freq_color>
 8001cc2:	e038      	b.n	8001d36 <led_effects_manager+0x112>
        case 3: effect_rainbow_pulse(smoothed_val); break;
 8001cc4:	4b1f      	ldr	r3, [pc, #124]	@ (8001d44 <led_effects_manager+0x120>)
 8001cc6:	edd3 7a00 	vldr	s15, [r3]
 8001cca:	eeb0 0a67 	vmov.f32	s0, s15
 8001cce:	f7ff fb91 	bl	80013f4 <effect_rainbow_pulse>
 8001cd2:	e030      	b.n	8001d36 <led_effects_manager+0x112>
        case 4: effect_music_rain(smoothed_val, raw_hz); break;
 8001cd4:	4b1b      	ldr	r3, [pc, #108]	@ (8001d44 <led_effects_manager+0x120>)
 8001cd6:	edd3 7a00 	vldr	s15, [r3]
 8001cda:	edd7 0a00 	vldr	s1, [r7]
 8001cde:	eeb0 0a67 	vmov.f32	s0, s15
 8001ce2:	f7ff fc09 	bl	80014f8 <effect_music_rain>
 8001ce6:	e026      	b.n	8001d36 <led_effects_manager+0x112>
        case 5: effect_falling_rain(smoothed_val, raw_hz, 40); break;
 8001ce8:	4b16      	ldr	r3, [pc, #88]	@ (8001d44 <led_effects_manager+0x120>)
 8001cea:	edd3 7a00 	vldr	s15, [r3]
 8001cee:	2028      	movs	r0, #40	@ 0x28
 8001cf0:	edd7 0a00 	vldr	s1, [r7]
 8001cf4:	eeb0 0a67 	vmov.f32	s0, s15
 8001cf8:	f7ff fcf6 	bl	80016e8 <effect_falling_rain>
 8001cfc:	e01b      	b.n	8001d36 <led_effects_manager+0x112>
        case 6: effect_fire(smoothed_val); break;
 8001cfe:	4b11      	ldr	r3, [pc, #68]	@ (8001d44 <led_effects_manager+0x120>)
 8001d00:	edd3 7a00 	vldr	s15, [r3]
 8001d04:	eeb0 0a67 	vmov.f32	s0, s15
 8001d08:	f7ff fdde 	bl	80018c8 <effect_fire>
 8001d0c:	e013      	b.n	8001d36 <led_effects_manager+0x112>
        case 7: effect_center_pulse(smoothed_val, raw_hz); break;
 8001d0e:	4b0d      	ldr	r3, [pc, #52]	@ (8001d44 <led_effects_manager+0x120>)
 8001d10:	edd3 7a00 	vldr	s15, [r3]
 8001d14:	edd7 0a00 	vldr	s1, [r7]
 8001d18:	eeb0 0a67 	vmov.f32	s0, s15
 8001d1c:	f7ff fee8 	bl	8001af0 <effect_center_pulse>
 8001d20:	e009      	b.n	8001d36 <led_effects_manager+0x112>
        default:
        	effect_vu_meter_smart(smoothed_val, raw_hz);
 8001d22:	4b08      	ldr	r3, [pc, #32]	@ (8001d44 <led_effects_manager+0x120>)
 8001d24:	edd3 7a00 	vldr	s15, [r3]
 8001d28:	edd7 0a00 	vldr	s1, [r7]
 8001d2c:	eeb0 0a67 	vmov.f32	s0, s15
 8001d30:	f7ff fa02 	bl	8001138 <effect_vu_meter_smart>
        	break;
 8001d34:	bf00      	nop
    }
    update_all_strips();
 8001d36:	f7ff f925 	bl	8000f84 <update_all_strips>
}
 8001d3a:	bf00      	nop
 8001d3c:	3708      	adds	r7, #8
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	bf00      	nop
 8001d44:	200001b8 	.word	0x200001b8
 8001d48:	3f19999a 	.word	0x3f19999a
 8001d4c:	3ecccccd 	.word	0x3ecccccd
 8001d50:	20001ac8 	.word	0x20001ac8

08001d54 <reset_system_effects>:

// --- HÀM RESET TOÀN BỘ HỆ THỐNG ---
void reset_system_effects(void) {
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b084      	sub	sp, #16
 8001d58:	af02      	add	r7, sp, #8
    // 1. Đưa mode về mặc định (hoặc mode bạn thích nhất)
    effect_mode_spi = 0;
 8001d5a:	4b13      	ldr	r3, [pc, #76]	@ (8001da8 <reset_system_effects+0x54>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	701a      	strb	r2, [r3, #0]
    effect_mode_uart = 0;
 8001d60:	4b12      	ldr	r3, [pc, #72]	@ (8001dac <reset_system_effects+0x58>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	701a      	strb	r2, [r3, #0]

    // 2. Xóa sạch dữ liệu trong Buffer (về màu đen 0,0,0)
    for (int i = 0; i < NUM_LEDS; i++) {
 8001d66:	2300      	movs	r3, #0
 8001d68:	607b      	str	r3, [r7, #4]
 8001d6a:	e014      	b.n	8001d96 <reset_system_effects+0x42>
        // Xóa buffer SPI
        spi_set_led(i, 0, 0, 0, 0);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	b298      	uxth	r0, r3
 8001d70:	2300      	movs	r3, #0
 8001d72:	9300      	str	r3, [sp, #0]
 8001d74:	2300      	movs	r3, #0
 8001d76:	2200      	movs	r2, #0
 8001d78:	2100      	movs	r1, #0
 8001d7a:	f7ff f80b 	bl	8000d94 <spi_set_led>
        // Xóa buffer USART
        usart_set_led(i, 0, 0, 0, 0);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	b298      	uxth	r0, r3
 8001d82:	2300      	movs	r3, #0
 8001d84:	9300      	str	r3, [sp, #0]
 8001d86:	2300      	movs	r3, #0
 8001d88:	2200      	movs	r2, #0
 8001d8a:	2100      	movs	r1, #0
 8001d8c:	f7ff f874 	bl	8000e78 <usart_set_led>
    for (int i = 0; i < NUM_LEDS; i++) {
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	3301      	adds	r3, #1
 8001d94:	607b      	str	r3, [r7, #4]
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	2b1d      	cmp	r3, #29
 8001d9a:	dde7      	ble.n	8001d6c <reset_system_effects+0x18>
    }

    // 3. Đẩy dữ liệu đen ra đèn ngay lập tức
    update_all_strips();
 8001d9c:	f7ff f8f2 	bl	8000f84 <update_all_strips>
}
 8001da0:	bf00      	nop
 8001da2:	3708      	adds	r7, #8
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd80      	pop	{r7, pc}
 8001da8:	20001ac8 	.word	0x20001ac8
 8001dac:	20001ac9 	.word	0x20001ac9

08001db0 <audio_init>:

// --- BIẾN KẾT QUẢ OUTPUT ---
float audio_peak_val = 0.0f; // Cường độ âm thanh lớn nhất hiện tại (Volume)
float audio_peak_hz  = 0.0f; // Tần số của âm thanh đó (Pitch/Tone)

void audio_init(void) {
 8001db0:	b580      	push	{r7, lr}
 8001db2:	af00      	add	r7, sp, #0
    arm_rfft_fast_init_f32(&fft_handler, FFT_SAMPLES);
 8001db4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001db8:	4805      	ldr	r0, [pc, #20]	@ (8001dd0 <audio_init+0x20>)
 8001dba:	f005 ff4d 	bl	8007c58 <arm_rfft_fast_init_f32>
    HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buffer, FFT_SAMPLES);
 8001dbe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001dc2:	4904      	ldr	r1, [pc, #16]	@ (8001dd4 <audio_init+0x24>)
 8001dc4:	4804      	ldr	r0, [pc, #16]	@ (8001dd8 <audio_init+0x28>)
 8001dc6:	f001 f979 	bl	80030bc <HAL_ADC_Start_DMA>
}
 8001dca:	bf00      	nop
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	20001aa0 	.word	0x20001aa0
 8001dd4:	2000029c 	.word	0x2000029c
 8001dd8:	20001acc 	.word	0x20001acc

08001ddc <process_audio_data>:

void process_audio_data(void) {
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b088      	sub	sp, #32
 8001de0:	af00      	add	r7, sp, #0
    if (fft_process_flag) {
 8001de2:	4b6b      	ldr	r3, [pc, #428]	@ (8001f90 <process_audio_data+0x1b4>)
 8001de4:	781b      	ldrb	r3, [r3, #0]
 8001de6:	b2db      	uxtb	r3, r3
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	f000 80cc 	beq.w	8001f86 <process_audio_data+0x1aa>
        // 1. Lọc nhiễu DC (Zero centering)
        // Đưa tín hiệu từ 0-4095 về dao động quanh 0
        float32_t avg = 0;
 8001dee:	f04f 0300 	mov.w	r3, #0
 8001df2:	61fb      	str	r3, [r7, #28]
        for (uint16_t i = 0; i < FFT_SAMPLES; i++) {
 8001df4:	2300      	movs	r3, #0
 8001df6:	837b      	strh	r3, [r7, #26]
 8001df8:	e010      	b.n	8001e1c <process_audio_data+0x40>
            avg += (float32_t)adc_buffer[i];
 8001dfa:	8b7b      	ldrh	r3, [r7, #26]
 8001dfc:	4a65      	ldr	r2, [pc, #404]	@ (8001f94 <process_audio_data+0x1b8>)
 8001dfe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001e02:	ee07 3a90 	vmov	s15, r3
 8001e06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e0a:	ed97 7a07 	vldr	s14, [r7, #28]
 8001e0e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e12:	edc7 7a07 	vstr	s15, [r7, #28]
        for (uint16_t i = 0; i < FFT_SAMPLES; i++) {
 8001e16:	8b7b      	ldrh	r3, [r7, #26]
 8001e18:	3301      	adds	r3, #1
 8001e1a:	837b      	strh	r3, [r7, #26]
 8001e1c:	8b7b      	ldrh	r3, [r7, #26]
 8001e1e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001e22:	d3ea      	bcc.n	8001dfa <process_audio_data+0x1e>
        }
        avg /= (float32_t)FFT_SAMPLES;
 8001e24:	ed97 7a07 	vldr	s14, [r7, #28]
 8001e28:	eddf 6a5b 	vldr	s13, [pc, #364]	@ 8001f98 <process_audio_data+0x1bc>
 8001e2c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e30:	edc7 7a07 	vstr	s15, [r7, #28]

        for (uint16_t i = 0; i < FFT_SAMPLES; i++) {
 8001e34:	2300      	movs	r3, #0
 8001e36:	833b      	strh	r3, [r7, #24]
 8001e38:	e014      	b.n	8001e64 <process_audio_data+0x88>
            fft_in_buf[i] = (float32_t)adc_buffer[i] - avg;
 8001e3a:	8b3b      	ldrh	r3, [r7, #24]
 8001e3c:	4a55      	ldr	r2, [pc, #340]	@ (8001f94 <process_audio_data+0x1b8>)
 8001e3e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001e42:	ee07 3a90 	vmov	s15, r3
 8001e46:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001e4a:	8b3b      	ldrh	r3, [r7, #24]
 8001e4c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001e50:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e54:	4a51      	ldr	r2, [pc, #324]	@ (8001f9c <process_audio_data+0x1c0>)
 8001e56:	009b      	lsls	r3, r3, #2
 8001e58:	4413      	add	r3, r2
 8001e5a:	edc3 7a00 	vstr	s15, [r3]
        for (uint16_t i = 0; i < FFT_SAMPLES; i++) {
 8001e5e:	8b3b      	ldrh	r3, [r7, #24]
 8001e60:	3301      	adds	r3, #1
 8001e62:	833b      	strh	r3, [r7, #24]
 8001e64:	8b3b      	ldrh	r3, [r7, #24]
 8001e66:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001e6a:	d3e6      	bcc.n	8001e3a <process_audio_data+0x5e>
        }

        // 2. Thực hiện FFT (Time Domain -> Frequency Domain)
        arm_rfft_fast_f32(&fft_handler, fft_in_buf, fft_out_buf, 0);
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	4a4c      	ldr	r2, [pc, #304]	@ (8001fa0 <process_audio_data+0x1c4>)
 8001e70:	494a      	ldr	r1, [pc, #296]	@ (8001f9c <process_audio_data+0x1c0>)
 8001e72:	484c      	ldr	r0, [pc, #304]	@ (8001fa4 <process_audio_data+0x1c8>)
 8001e74:	f005 ffda 	bl	8007e2c <arm_rfft_fast_f32>

        // 3. Tính độ lớn (Magnitude)
        // Hàm này thay thế cho đoạn code: mag = sqrt(re*re + im*im)
        // Kết quả lưu vào fft_mag_buf. Chỉ có FFT_SAMPLES/2 phần tử hợp lệ.
        arm_cmplx_mag_f32(fft_out_buf, fft_mag_buf, FFT_SAMPLES / 2);
 8001e78:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001e7c:	494a      	ldr	r1, [pc, #296]	@ (8001fa8 <process_audio_data+0x1cc>)
 8001e7e:	4848      	ldr	r0, [pc, #288]	@ (8001fa0 <process_audio_data+0x1c4>)
 8001e80:	f006 fbb0 	bl	80085e4 <arm_cmplx_mag_f32>

        // 4. PHÂN TÍCH TÌM PEAK (Giống cấu trúc bạn yêu cầu)
        // Tìm xem tần số nào đang chiếm ưu thế nhất (To nhất)
        float max_mag = 0.0f;
 8001e84:	f04f 0300 	mov.w	r3, #0
 8001e88:	617b      	str	r3, [r7, #20]
        uint16_t max_index = 0;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	827b      	strh	r3, [r7, #18]

        // Bắt đầu từ k=1 hoặc k=2 để bỏ qua thành phần DC (k=0) thường rất lớn nhưng vô nghĩa
        for (uint16_t k = 2; k < (FFT_SAMPLES / 2); k++) {
 8001e8e:	2302      	movs	r3, #2
 8001e90:	823b      	strh	r3, [r7, #16]
 8001e92:	e015      	b.n	8001ec0 <process_audio_data+0xe4>
            float current_mag = fft_mag_buf[k];
 8001e94:	8a3b      	ldrh	r3, [r7, #16]
 8001e96:	4a44      	ldr	r2, [pc, #272]	@ (8001fa8 <process_audio_data+0x1cc>)
 8001e98:	009b      	lsls	r3, r3, #2
 8001e9a:	4413      	add	r3, r2
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	607b      	str	r3, [r7, #4]

            // Tìm giá trị lớn nhất (Peak Finding)
            if (current_mag > max_mag) {
 8001ea0:	ed97 7a01 	vldr	s14, [r7, #4]
 8001ea4:	edd7 7a05 	vldr	s15, [r7, #20]
 8001ea8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001eac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001eb0:	dd03      	ble.n	8001eba <process_audio_data+0xde>
                max_mag = current_mag;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	617b      	str	r3, [r7, #20]
                max_index = k;
 8001eb6:	8a3b      	ldrh	r3, [r7, #16]
 8001eb8:	827b      	strh	r3, [r7, #18]
        for (uint16_t k = 2; k < (FFT_SAMPLES / 2); k++) {
 8001eba:	8a3b      	ldrh	r3, [r7, #16]
 8001ebc:	3301      	adds	r3, #1
 8001ebe:	823b      	strh	r3, [r7, #16]
 8001ec0:	8a3b      	ldrh	r3, [r7, #16]
 8001ec2:	2bff      	cmp	r3, #255	@ 0xff
 8001ec4:	d9e6      	bls.n	8001e94 <process_audio_data+0xb8>
        }

        // 5. Cập nhật kết quả ra biến toàn cục

        // Xử lý Cường độ (VAL): Chia nhỏ xuống và cắt trần (Clamp)
        float final_val = max_mag / MAG_SCALE_FACTOR;
 8001ec6:	ed97 7a05 	vldr	s14, [r7, #20]
 8001eca:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8001fac <process_audio_data+0x1d0>
 8001ece:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ed2:	edc7 7a03 	vstr	s15, [r7, #12]
        if (final_val > TARGET_MAX_VAL) final_val = TARGET_MAX_VAL; // Cắt nếu vượt 10k
 8001ed6:	edd7 7a03 	vldr	s15, [r7, #12]
 8001eda:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8001fb0 <process_audio_data+0x1d4>
 8001ede:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ee2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ee6:	dd01      	ble.n	8001eec <process_audio_data+0x110>
 8001ee8:	4b32      	ldr	r3, [pc, #200]	@ (8001fb4 <process_audio_data+0x1d8>)
 8001eea:	60fb      	str	r3, [r7, #12]
        if (final_val < 0.0f) final_val = 0.0f;
 8001eec:	edd7 7a03 	vldr	s15, [r7, #12]
 8001ef0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ef4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ef8:	d502      	bpl.n	8001f00 <process_audio_data+0x124>
 8001efa:	f04f 0300 	mov.w	r3, #0
 8001efe:	60fb      	str	r3, [r7, #12]

        // Xử lý Tần số (HZ): Tính theo công thức chuẩn và cắt trần
        float final_hz = (float)max_index * (SAMPLING_RATE / (float)FFT_SAMPLES);
 8001f00:	8a7b      	ldrh	r3, [r7, #18]
 8001f02:	ee07 3a90 	vmov	s15, r3
 8001f06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f0a:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8001fb8 <process_audio_data+0x1dc>
 8001f0e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f12:	edc7 7a02 	vstr	s15, [r7, #8]
        if (final_hz > TARGET_MAX_HZ) final_hz = TARGET_MAX_HZ; // Cắt nếu vượt 100k
 8001f16:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f1a:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8001fbc <process_audio_data+0x1e0>
 8001f1e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f26:	dd01      	ble.n	8001f2c <process_audio_data+0x150>
 8001f28:	4b25      	ldr	r3, [pc, #148]	@ (8001fc0 <process_audio_data+0x1e4>)
 8001f2a:	60bb      	str	r3, [r7, #8]
        audio_peak_val = final_val;
 8001f2c:	4a25      	ldr	r2, [pc, #148]	@ (8001fc4 <process_audio_data+0x1e8>)
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	6013      	str	r3, [r2, #0]
        audio_peak_hz  = final_hz;
 8001f32:	4a25      	ldr	r2, [pc, #148]	@ (8001fc8 <process_audio_data+0x1ec>)
 8001f34:	68bb      	ldr	r3, [r7, #8]
 8001f36:	6013      	str	r3, [r2, #0]

        // Ép kiểu sang số nguyên để SWV vẽ cho đẹp
        debug_peak_val = (int32_t)audio_peak_val;
 8001f38:	4b22      	ldr	r3, [pc, #136]	@ (8001fc4 <process_audio_data+0x1e8>)
 8001f3a:	edd3 7a00 	vldr	s15, [r3]
 8001f3e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f42:	ee17 2a90 	vmov	r2, s15
 8001f46:	4b21      	ldr	r3, [pc, #132]	@ (8001fcc <process_audio_data+0x1f0>)
 8001f48:	601a      	str	r2, [r3, #0]
        debug_peak_hz  = (int32_t)audio_peak_hz;
 8001f4a:	4b1f      	ldr	r3, [pc, #124]	@ (8001fc8 <process_audio_data+0x1ec>)
 8001f4c:	edd3 7a00 	vldr	s15, [r3]
 8001f50:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f54:	ee17 2a90 	vmov	r2, s15
 8001f58:	4b1d      	ldr	r3, [pc, #116]	@ (8001fd0 <process_audio_data+0x1f4>)
 8001f5a:	601a      	str	r2, [r3, #0]

        // Gọi hàm chạy hiệu ứng
        led_effects_manager(audio_peak_val, audio_peak_hz);
 8001f5c:	4b19      	ldr	r3, [pc, #100]	@ (8001fc4 <process_audio_data+0x1e8>)
 8001f5e:	edd3 7a00 	vldr	s15, [r3]
 8001f62:	4b19      	ldr	r3, [pc, #100]	@ (8001fc8 <process_audio_data+0x1ec>)
 8001f64:	ed93 7a00 	vldr	s14, [r3]
 8001f68:	eef0 0a47 	vmov.f32	s1, s14
 8001f6c:	eeb0 0a67 	vmov.f32	s0, s15
 8001f70:	f7ff fe58 	bl	8001c24 <led_effects_manager>

        // 6. Reset cờ
        fft_process_flag = 0;
 8001f74:	4b06      	ldr	r3, [pc, #24]	@ (8001f90 <process_audio_data+0x1b4>)
 8001f76:	2200      	movs	r2, #0
 8001f78:	701a      	strb	r2, [r3, #0]
        extern ADC_HandleTypeDef hadc1;
        HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buffer, FFT_SAMPLES);
 8001f7a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f7e:	4905      	ldr	r1, [pc, #20]	@ (8001f94 <process_audio_data+0x1b8>)
 8001f80:	4814      	ldr	r0, [pc, #80]	@ (8001fd4 <process_audio_data+0x1f8>)
 8001f82:	f001 f89b 	bl	80030bc <HAL_ADC_Start_DMA>
    }
}
 8001f86:	bf00      	nop
 8001f88:	3720      	adds	r7, #32
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	20001a9c 	.word	0x20001a9c
 8001f94:	2000029c 	.word	0x2000029c
 8001f98:	44000000 	.word	0x44000000
 8001f9c:	2000069c 	.word	0x2000069c
 8001fa0:	20000e9c 	.word	0x20000e9c
 8001fa4:	20001aa0 	.word	0x20001aa0
 8001fa8:	2000169c 	.word	0x2000169c
 8001fac:	420c0000 	.word	0x420c0000
 8001fb0:	461c4000 	.word	0x461c4000
 8001fb4:	461c4000 	.word	0x461c4000
 8001fb8:	42fc3500 	.word	0x42fc3500
 8001fbc:	46ea6000 	.word	0x46ea6000
 8001fc0:	46ea6000 	.word	0x46ea6000
 8001fc4:	20001ac0 	.word	0x20001ac0
 8001fc8:	20001ac4 	.word	0x20001ac4
 8001fcc:	20001ab8 	.word	0x20001ab8
 8001fd0:	20001abc 	.word	0x20001abc
 8001fd4:	20001acc 	.word	0x20001acc

08001fd8 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b082      	sub	sp, #8
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
    if (hadc->Instance == ADC1) {
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	4a06      	ldr	r2, [pc, #24]	@ (8002000 <HAL_ADC_ConvCpltCallback+0x28>)
 8001fe6:	4293      	cmp	r3, r2
 8001fe8:	d105      	bne.n	8001ff6 <HAL_ADC_ConvCpltCallback+0x1e>
        HAL_ADC_Stop_DMA(&hadc1);
 8001fea:	4806      	ldr	r0, [pc, #24]	@ (8002004 <HAL_ADC_ConvCpltCallback+0x2c>)
 8001fec:	f001 f97a 	bl	80032e4 <HAL_ADC_Stop_DMA>
        fft_process_flag = 1;
 8001ff0:	4b05      	ldr	r3, [pc, #20]	@ (8002008 <HAL_ADC_ConvCpltCallback+0x30>)
 8001ff2:	2201      	movs	r2, #1
 8001ff4:	701a      	strb	r2, [r3, #0]
    }
}
 8001ff6:	bf00      	nop
 8001ff8:	3708      	adds	r7, #8
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	bf00      	nop
 8002000:	40012000 	.word	0x40012000
 8002004:	20001acc 	.word	0x20001acc
 8002008:	20001a9c 	.word	0x20001a9c

0800200c <button_scan>:
Button_t btn_uart = {BTN_UART_PORT, BTN_UART_PIN, 0, 0, 0};
Button_t btn_reset = {BTN_RESET_PORT, BTN_RESET_PIN, 0, 0, 0};

// --- HÀM XỬ LÝ LOGIC NÚT BẤM ---
// Hàm này cần được gọi liên tục trong while(1) của main.c
void button_scan(void) {
 800200c:	b580      	push	{r7, lr}
 800200e:	b082      	sub	sp, #8
 8002010:	af00      	add	r7, sp, #0
    uint32_t current_time = HAL_GetTick();
 8002012:	f000 ffdf 	bl	8002fd4 <HAL_GetTick>
 8002016:	6078      	str	r0, [r7, #4]

    // 1. XỬ LÝ NÚT SPI (PE0)
    uint8_t read_spi = HAL_GPIO_ReadPin(btn_spi.port, btn_spi.pin);
 8002018:	4b52      	ldr	r3, [pc, #328]	@ (8002164 <button_scan+0x158>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	4a51      	ldr	r2, [pc, #324]	@ (8002164 <button_scan+0x158>)
 800201e:	8892      	ldrh	r2, [r2, #4]
 8002020:	4611      	mov	r1, r2
 8002022:	4618      	mov	r0, r3
 8002024:	f002 fb1c 	bl	8004660 <HAL_GPIO_ReadPin>
 8002028:	4603      	mov	r3, r0
 800202a:	70fb      	strb	r3, [r7, #3]

    // Nếu trạng thái thay đổi, reset timer (đang rung)
    if (read_spi != btn_spi.last_state) {
 800202c:	4b4d      	ldr	r3, [pc, #308]	@ (8002164 <button_scan+0x158>)
 800202e:	799b      	ldrb	r3, [r3, #6]
 8002030:	78fa      	ldrb	r2, [r7, #3]
 8002032:	429a      	cmp	r2, r3
 8002034:	d002      	beq.n	800203c <button_scan+0x30>
        btn_spi.last_time = current_time;
 8002036:	4a4b      	ldr	r2, [pc, #300]	@ (8002164 <button_scan+0x158>)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6093      	str	r3, [r2, #8]
    }

    // Nếu trạng thái ổn định trong khoảng DEBOUNCE_DELAY
    if ((current_time - btn_spi.last_time) > DEBOUNCE_DELAY) {
 800203c:	4b49      	ldr	r3, [pc, #292]	@ (8002164 <button_scan+0x158>)
 800203e:	689b      	ldr	r3, [r3, #8]
 8002040:	687a      	ldr	r2, [r7, #4]
 8002042:	1ad3      	subs	r3, r2, r3
 8002044:	2b32      	cmp	r3, #50	@ 0x32
 8002046:	d91e      	bls.n	8002086 <button_scan+0x7a>
        // Nếu đọc thấy mức 1 (Đang nhấn) và trước đó chưa xác nhận nhấn
        if (read_spi == 1 && btn_spi.is_pressed == 0) {
 8002048:	78fb      	ldrb	r3, [r7, #3]
 800204a:	2b01      	cmp	r3, #1
 800204c:	d115      	bne.n	800207a <button_scan+0x6e>
 800204e:	4b45      	ldr	r3, [pc, #276]	@ (8002164 <button_scan+0x158>)
 8002050:	7b1b      	ldrb	r3, [r3, #12]
 8002052:	2b00      	cmp	r3, #0
 8002054:	d111      	bne.n	800207a <button_scan+0x6e>
            btn_spi.is_pressed = 1; // Đánh dấu đã nhấn
 8002056:	4b43      	ldr	r3, [pc, #268]	@ (8002164 <button_scan+0x158>)
 8002058:	2201      	movs	r2, #1
 800205a:	731a      	strb	r2, [r3, #12]

            // --> THAY ĐỔI HIỆU ỨNG SPI
            effect_mode_spi++;
 800205c:	4b42      	ldr	r3, [pc, #264]	@ (8002168 <button_scan+0x15c>)
 800205e:	781b      	ldrb	r3, [r3, #0]
 8002060:	b2db      	uxtb	r3, r3
 8002062:	3301      	adds	r3, #1
 8002064:	b2da      	uxtb	r2, r3
 8002066:	4b40      	ldr	r3, [pc, #256]	@ (8002168 <button_scan+0x15c>)
 8002068:	701a      	strb	r2, [r3, #0]
            if (effect_mode_spi >= MAX_EFFECTS) effect_mode_spi = 0;
 800206a:	4b3f      	ldr	r3, [pc, #252]	@ (8002168 <button_scan+0x15c>)
 800206c:	781b      	ldrb	r3, [r3, #0]
 800206e:	b2db      	uxtb	r3, r3
 8002070:	2b07      	cmp	r3, #7
 8002072:	d902      	bls.n	800207a <button_scan+0x6e>
 8002074:	4b3c      	ldr	r3, [pc, #240]	@ (8002168 <button_scan+0x15c>)
 8002076:	2200      	movs	r2, #0
 8002078:	701a      	strb	r2, [r3, #0]
        }

        // Nếu nút đã nhả (về 0)
        if (read_spi == 0) {
 800207a:	78fb      	ldrb	r3, [r7, #3]
 800207c:	2b00      	cmp	r3, #0
 800207e:	d102      	bne.n	8002086 <button_scan+0x7a>
            btn_spi.is_pressed = 0; // Reset trạng thái để chờ lần nhấn sau
 8002080:	4b38      	ldr	r3, [pc, #224]	@ (8002164 <button_scan+0x158>)
 8002082:	2200      	movs	r2, #0
 8002084:	731a      	strb	r2, [r3, #12]
        }
    }
    btn_spi.last_state = read_spi;
 8002086:	4a37      	ldr	r2, [pc, #220]	@ (8002164 <button_scan+0x158>)
 8002088:	78fb      	ldrb	r3, [r7, #3]
 800208a:	7193      	strb	r3, [r2, #6]


    // 2. XỬ LÝ NÚT USART (PE1) - Logic tương tự
    uint8_t read_uart = HAL_GPIO_ReadPin(btn_uart.port, btn_uart.pin);
 800208c:	4b37      	ldr	r3, [pc, #220]	@ (800216c <button_scan+0x160>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4a36      	ldr	r2, [pc, #216]	@ (800216c <button_scan+0x160>)
 8002092:	8892      	ldrh	r2, [r2, #4]
 8002094:	4611      	mov	r1, r2
 8002096:	4618      	mov	r0, r3
 8002098:	f002 fae2 	bl	8004660 <HAL_GPIO_ReadPin>
 800209c:	4603      	mov	r3, r0
 800209e:	70bb      	strb	r3, [r7, #2]

    if (read_uart != btn_uart.last_state) {
 80020a0:	4b32      	ldr	r3, [pc, #200]	@ (800216c <button_scan+0x160>)
 80020a2:	799b      	ldrb	r3, [r3, #6]
 80020a4:	78ba      	ldrb	r2, [r7, #2]
 80020a6:	429a      	cmp	r2, r3
 80020a8:	d002      	beq.n	80020b0 <button_scan+0xa4>
        btn_uart.last_time = current_time;
 80020aa:	4a30      	ldr	r2, [pc, #192]	@ (800216c <button_scan+0x160>)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6093      	str	r3, [r2, #8]
    }

    if ((current_time - btn_uart.last_time) > DEBOUNCE_DELAY) {
 80020b0:	4b2e      	ldr	r3, [pc, #184]	@ (800216c <button_scan+0x160>)
 80020b2:	689b      	ldr	r3, [r3, #8]
 80020b4:	687a      	ldr	r2, [r7, #4]
 80020b6:	1ad3      	subs	r3, r2, r3
 80020b8:	2b32      	cmp	r3, #50	@ 0x32
 80020ba:	d91e      	bls.n	80020fa <button_scan+0xee>
        if (read_uart == 1 && btn_uart.is_pressed == 0) {
 80020bc:	78bb      	ldrb	r3, [r7, #2]
 80020be:	2b01      	cmp	r3, #1
 80020c0:	d115      	bne.n	80020ee <button_scan+0xe2>
 80020c2:	4b2a      	ldr	r3, [pc, #168]	@ (800216c <button_scan+0x160>)
 80020c4:	7b1b      	ldrb	r3, [r3, #12]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d111      	bne.n	80020ee <button_scan+0xe2>
            btn_uart.is_pressed = 1;
 80020ca:	4b28      	ldr	r3, [pc, #160]	@ (800216c <button_scan+0x160>)
 80020cc:	2201      	movs	r2, #1
 80020ce:	731a      	strb	r2, [r3, #12]

            // --> THAY ĐỔI HIỆU ỨNG USART
            effect_mode_uart++;
 80020d0:	4b27      	ldr	r3, [pc, #156]	@ (8002170 <button_scan+0x164>)
 80020d2:	781b      	ldrb	r3, [r3, #0]
 80020d4:	b2db      	uxtb	r3, r3
 80020d6:	3301      	adds	r3, #1
 80020d8:	b2da      	uxtb	r2, r3
 80020da:	4b25      	ldr	r3, [pc, #148]	@ (8002170 <button_scan+0x164>)
 80020dc:	701a      	strb	r2, [r3, #0]
            if (effect_mode_uart >= MAX_EFFECTS) effect_mode_uart = 0;
 80020de:	4b24      	ldr	r3, [pc, #144]	@ (8002170 <button_scan+0x164>)
 80020e0:	781b      	ldrb	r3, [r3, #0]
 80020e2:	b2db      	uxtb	r3, r3
 80020e4:	2b07      	cmp	r3, #7
 80020e6:	d902      	bls.n	80020ee <button_scan+0xe2>
 80020e8:	4b21      	ldr	r3, [pc, #132]	@ (8002170 <button_scan+0x164>)
 80020ea:	2200      	movs	r2, #0
 80020ec:	701a      	strb	r2, [r3, #0]
        }

        if (read_uart == 0) {
 80020ee:	78bb      	ldrb	r3, [r7, #2]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d102      	bne.n	80020fa <button_scan+0xee>
            btn_uart.is_pressed = 0;
 80020f4:	4b1d      	ldr	r3, [pc, #116]	@ (800216c <button_scan+0x160>)
 80020f6:	2200      	movs	r2, #0
 80020f8:	731a      	strb	r2, [r3, #12]
        }
    }
    btn_uart.last_state = read_uart;
 80020fa:	4a1c      	ldr	r2, [pc, #112]	@ (800216c <button_scan+0x160>)
 80020fc:	78bb      	ldrb	r3, [r7, #2]
 80020fe:	7193      	strb	r3, [r2, #6]


    // 3. XỬ LÝ NÚT RESET
    uint8_t read_rst = HAL_GPIO_ReadPin(btn_reset.port, btn_reset.pin);
 8002100:	4b1c      	ldr	r3, [pc, #112]	@ (8002174 <button_scan+0x168>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4a1b      	ldr	r2, [pc, #108]	@ (8002174 <button_scan+0x168>)
 8002106:	8892      	ldrh	r2, [r2, #4]
 8002108:	4611      	mov	r1, r2
 800210a:	4618      	mov	r0, r3
 800210c:	f002 faa8 	bl	8004660 <HAL_GPIO_ReadPin>
 8002110:	4603      	mov	r3, r0
 8002112:	707b      	strb	r3, [r7, #1]

    // Khử rung cho nút Reset
    if (read_rst != btn_reset.last_state) btn_reset.last_time = current_time;
 8002114:	4b17      	ldr	r3, [pc, #92]	@ (8002174 <button_scan+0x168>)
 8002116:	799b      	ldrb	r3, [r3, #6]
 8002118:	787a      	ldrb	r2, [r7, #1]
 800211a:	429a      	cmp	r2, r3
 800211c:	d002      	beq.n	8002124 <button_scan+0x118>
 800211e:	4a15      	ldr	r2, [pc, #84]	@ (8002174 <button_scan+0x168>)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6093      	str	r3, [r2, #8]

    if ((current_time - btn_reset.last_time) > DEBOUNCE_DELAY) {
 8002124:	4b13      	ldr	r3, [pc, #76]	@ (8002174 <button_scan+0x168>)
 8002126:	689b      	ldr	r3, [r3, #8]
 8002128:	687a      	ldr	r2, [r7, #4]
 800212a:	1ad3      	subs	r3, r2, r3
 800212c:	2b32      	cmp	r3, #50	@ 0x32
 800212e:	d911      	bls.n	8002154 <button_scan+0x148>
    	// Chỉ kích hoạt khi nhấn xuống (Active High)
        if (read_rst == 1 && btn_reset.is_pressed == 0) {
 8002130:	787b      	ldrb	r3, [r7, #1]
 8002132:	2b01      	cmp	r3, #1
 8002134:	d108      	bne.n	8002148 <button_scan+0x13c>
 8002136:	4b0f      	ldr	r3, [pc, #60]	@ (8002174 <button_scan+0x168>)
 8002138:	7b1b      	ldrb	r3, [r3, #12]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d104      	bne.n	8002148 <button_scan+0x13c>
        	btn_reset.is_pressed = 1;
 800213e:	4b0d      	ldr	r3, [pc, #52]	@ (8002174 <button_scan+0x168>)
 8002140:	2201      	movs	r2, #1
 8002142:	731a      	strb	r2, [r3, #12]

            // ==> GỌI HÀM RESET TỪ EFFECT.H <==
            reset_system_effects();
 8002144:	f7ff fe06 	bl	8001d54 <reset_system_effects>
        }

        if (read_rst == 0) {
 8002148:	787b      	ldrb	r3, [r7, #1]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d102      	bne.n	8002154 <button_scan+0x148>
        	btn_reset.is_pressed = 0;
 800214e:	4b09      	ldr	r3, [pc, #36]	@ (8002174 <button_scan+0x168>)
 8002150:	2200      	movs	r2, #0
 8002152:	731a      	strb	r2, [r3, #12]
        }
    }
    btn_reset.last_state = read_rst;
 8002154:	4a07      	ldr	r2, [pc, #28]	@ (8002174 <button_scan+0x168>)
 8002156:	787b      	ldrb	r3, [r7, #1]
 8002158:	7193      	strb	r3, [r2, #6]
}
 800215a:	bf00      	nop
 800215c:	3708      	adds	r7, #8
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	20000000 	.word	0x20000000
 8002168:	20001ac8 	.word	0x20001ac8
 800216c:	20000010 	.word	0x20000010
 8002170:	20001ac9 	.word	0x20001ac9
 8002174:	20000020 	.word	0x20000020

08002178 <bluetooth_init>:
#endif

volatile char bt_rx_data;
volatile char min = 'C';

void bluetooth_init(void) {
 8002178:	b580      	push	{r7, lr}
 800217a:	af00      	add	r7, sp, #0
    HAL_UART_Receive_IT(&huart2, (uint8_t*)&bt_rx_data, 1);
 800217c:	2201      	movs	r2, #1
 800217e:	4903      	ldr	r1, [pc, #12]	@ (800218c <bluetooth_init+0x14>)
 8002180:	4803      	ldr	r0, [pc, #12]	@ (8002190 <bluetooth_init+0x18>)
 8002182:	f003 fe45 	bl	8005e10 <HAL_UART_Receive_IT>
}
 8002186:	bf00      	nop
 8002188:	bd80      	pop	{r7, pc}
 800218a:	bf00      	nop
 800218c:	20001aca 	.word	0x20001aca
 8002190:	20001c74 	.word	0x20001c74

08002194 <bluetooth_check_connection>:

// --- HÀM KIỂM TRA KẾT NỐI (Gọi liên tục trong while(1)) ---
void bluetooth_check_connection(void) {
 8002194:	b580      	push	{r7, lr}
 8002196:	af00      	add	r7, sp, #0
    // Đọc trạng thái chân STATE của HC-05
    if (HAL_GPIO_ReadPin(BT_STATE_PORT, BT_STATE_PIN) == GPIO_PIN_SET) {
 8002198:	2110      	movs	r1, #16
 800219a:	4809      	ldr	r0, [pc, #36]	@ (80021c0 <bluetooth_check_connection+0x2c>)
 800219c:	f002 fa60 	bl	8004660 <HAL_GPIO_ReadPin>
 80021a0:	4603      	mov	r3, r0
 80021a2:	2b01      	cmp	r3, #1
 80021a4:	d105      	bne.n	80021b2 <bluetooth_check_connection+0x1e>
        // HC-05 báo mức 1 -> ĐÃ KẾT NỐI

        // Bật đèn D2 (Lưu ý: Board STM32 thường là Active LOW, tức ghi 0 là sáng)
        // Nếu board bạn ghi 1 là sáng thì đổi thành GPIO_PIN_SET
        HAL_GPIO_WritePin(LED_D2_PORT, LED_D2_PIN, GPIO_PIN_RESET);
 80021a6:	2200      	movs	r2, #0
 80021a8:	2140      	movs	r1, #64	@ 0x40
 80021aa:	4806      	ldr	r0, [pc, #24]	@ (80021c4 <bluetooth_check_connection+0x30>)
 80021ac:	f002 fa70 	bl	8004690 <HAL_GPIO_WritePin>
        // HC-05 báo mức 0 -> MẤT KẾT NỐI

        // Tắt đèn D2
        HAL_GPIO_WritePin(LED_D2_PORT, LED_D2_PIN, GPIO_PIN_SET);
    }
}
 80021b0:	e004      	b.n	80021bc <bluetooth_check_connection+0x28>
        HAL_GPIO_WritePin(LED_D2_PORT, LED_D2_PIN, GPIO_PIN_SET);
 80021b2:	2201      	movs	r2, #1
 80021b4:	2140      	movs	r1, #64	@ 0x40
 80021b6:	4803      	ldr	r0, [pc, #12]	@ (80021c4 <bluetooth_check_connection+0x30>)
 80021b8:	f002 fa6a 	bl	8004690 <HAL_GPIO_WritePin>
}
 80021bc:	bf00      	nop
 80021be:	bd80      	pop	{r7, pc}
 80021c0:	40020800 	.word	0x40020800
 80021c4:	40020000 	.word	0x40020000

080021c8 <HAL_UART_RxCpltCallback>:

// --- Callback nhận dữ liệu (Giữ nguyên) ---
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b082      	sub	sp, #8
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]


	        // CHỈ CẬP NHẬT NẾU DỮ LIỆU KHÁC 0
	        if (bt_rx_data > 0 && bt_rx_data < min) {
 80021d0:	4b2a      	ldr	r3, [pc, #168]	@ (800227c <HAL_UART_RxCpltCallback+0xb4>)
 80021d2:	781b      	ldrb	r3, [r3, #0]
 80021d4:	b2db      	uxtb	r3, r3
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d00c      	beq.n	80021f4 <HAL_UART_RxCpltCallback+0x2c>
 80021da:	4b28      	ldr	r3, [pc, #160]	@ (800227c <HAL_UART_RxCpltCallback+0xb4>)
 80021dc:	781b      	ldrb	r3, [r3, #0]
 80021de:	b2da      	uxtb	r2, r3
 80021e0:	4b27      	ldr	r3, [pc, #156]	@ (8002280 <HAL_UART_RxCpltCallback+0xb8>)
 80021e2:	781b      	ldrb	r3, [r3, #0]
 80021e4:	b2db      	uxtb	r3, r3
 80021e6:	429a      	cmp	r2, r3
 80021e8:	d204      	bcs.n	80021f4 <HAL_UART_RxCpltCallback+0x2c>
	            min = bt_rx_data;
 80021ea:	4b24      	ldr	r3, [pc, #144]	@ (800227c <HAL_UART_RxCpltCallback+0xb4>)
 80021ec:	781b      	ldrb	r3, [r3, #0]
 80021ee:	b2da      	uxtb	r2, r3
 80021f0:	4b23      	ldr	r3, [pc, #140]	@ (8002280 <HAL_UART_RxCpltCallback+0xb8>)
 80021f2:	701a      	strb	r2, [r3, #0]
	        }

    if (huart->Instance == USART2) {
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a22      	ldr	r2, [pc, #136]	@ (8002284 <HAL_UART_RxCpltCallback+0xbc>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d13a      	bne.n	8002274 <HAL_UART_RxCpltCallback+0xac>
        switch (bt_rx_data) {
 80021fe:	4b1f      	ldr	r3, [pc, #124]	@ (800227c <HAL_UART_RxCpltCallback+0xb4>)
 8002200:	781b      	ldrb	r3, [r3, #0]
 8002202:	b2db      	uxtb	r3, r3
 8002204:	2b72      	cmp	r3, #114	@ 0x72
 8002206:	d02a      	beq.n	800225e <HAL_UART_RxCpltCallback+0x96>
 8002208:	2b72      	cmp	r3, #114	@ 0x72
 800220a:	dc2e      	bgt.n	800226a <HAL_UART_RxCpltCallback+0xa2>
 800220c:	2b52      	cmp	r3, #82	@ 0x52
 800220e:	d026      	beq.n	800225e <HAL_UART_RxCpltCallback+0x96>
 8002210:	2b52      	cmp	r3, #82	@ 0x52
 8002212:	dc2a      	bgt.n	800226a <HAL_UART_RxCpltCallback+0xa2>
 8002214:	2b31      	cmp	r3, #49	@ 0x31
 8002216:	d002      	beq.n	800221e <HAL_UART_RxCpltCallback+0x56>
 8002218:	2b32      	cmp	r3, #50	@ 0x32
 800221a:	d010      	beq.n	800223e <HAL_UART_RxCpltCallback+0x76>
 800221c:	e025      	b.n	800226a <HAL_UART_RxCpltCallback+0xa2>
            case '1':
                effect_mode_spi++;
 800221e:	4b1a      	ldr	r3, [pc, #104]	@ (8002288 <HAL_UART_RxCpltCallback+0xc0>)
 8002220:	781b      	ldrb	r3, [r3, #0]
 8002222:	b2db      	uxtb	r3, r3
 8002224:	3301      	adds	r3, #1
 8002226:	b2da      	uxtb	r2, r3
 8002228:	4b17      	ldr	r3, [pc, #92]	@ (8002288 <HAL_UART_RxCpltCallback+0xc0>)
 800222a:	701a      	strb	r2, [r3, #0]
                if (effect_mode_spi >= 5) effect_mode_spi = 0;
 800222c:	4b16      	ldr	r3, [pc, #88]	@ (8002288 <HAL_UART_RxCpltCallback+0xc0>)
 800222e:	781b      	ldrb	r3, [r3, #0]
 8002230:	b2db      	uxtb	r3, r3
 8002232:	2b04      	cmp	r3, #4
 8002234:	d916      	bls.n	8002264 <HAL_UART_RxCpltCallback+0x9c>
 8002236:	4b14      	ldr	r3, [pc, #80]	@ (8002288 <HAL_UART_RxCpltCallback+0xc0>)
 8002238:	2200      	movs	r2, #0
 800223a:	701a      	strb	r2, [r3, #0]
                break;
 800223c:	e012      	b.n	8002264 <HAL_UART_RxCpltCallback+0x9c>
            case '2':
                effect_mode_uart++;
 800223e:	4b13      	ldr	r3, [pc, #76]	@ (800228c <HAL_UART_RxCpltCallback+0xc4>)
 8002240:	781b      	ldrb	r3, [r3, #0]
 8002242:	b2db      	uxtb	r3, r3
 8002244:	3301      	adds	r3, #1
 8002246:	b2da      	uxtb	r2, r3
 8002248:	4b10      	ldr	r3, [pc, #64]	@ (800228c <HAL_UART_RxCpltCallback+0xc4>)
 800224a:	701a      	strb	r2, [r3, #0]
                if (effect_mode_uart >= 5) effect_mode_uart = 0;
 800224c:	4b0f      	ldr	r3, [pc, #60]	@ (800228c <HAL_UART_RxCpltCallback+0xc4>)
 800224e:	781b      	ldrb	r3, [r3, #0]
 8002250:	b2db      	uxtb	r3, r3
 8002252:	2b04      	cmp	r3, #4
 8002254:	d908      	bls.n	8002268 <HAL_UART_RxCpltCallback+0xa0>
 8002256:	4b0d      	ldr	r3, [pc, #52]	@ (800228c <HAL_UART_RxCpltCallback+0xc4>)
 8002258:	2200      	movs	r2, #0
 800225a:	701a      	strb	r2, [r3, #0]
                break;
 800225c:	e004      	b.n	8002268 <HAL_UART_RxCpltCallback+0xa0>
            case 'r':
            case 'R':
                reset_system_effects();
 800225e:	f7ff fd79 	bl	8001d54 <reset_system_effects>
                break;
 8002262:	e002      	b.n	800226a <HAL_UART_RxCpltCallback+0xa2>
                break;
 8002264:	bf00      	nop
 8002266:	e000      	b.n	800226a <HAL_UART_RxCpltCallback+0xa2>
                break;
 8002268:	bf00      	nop
        }
        HAL_UART_Receive_IT(&huart2, (uint8_t*)&bt_rx_data, 1);
 800226a:	2201      	movs	r2, #1
 800226c:	4903      	ldr	r1, [pc, #12]	@ (800227c <HAL_UART_RxCpltCallback+0xb4>)
 800226e:	4808      	ldr	r0, [pc, #32]	@ (8002290 <HAL_UART_RxCpltCallback+0xc8>)
 8002270:	f003 fdce 	bl	8005e10 <HAL_UART_Receive_IT>
    }
}
 8002274:	bf00      	nop
 8002276:	3708      	adds	r7, #8
 8002278:	46bd      	mov	sp, r7
 800227a:	bd80      	pop	{r7, pc}
 800227c:	20001aca 	.word	0x20001aca
 8002280:	20000030 	.word	0x20000030
 8002284:	40004400 	.word	0x40004400
 8002288:	20001ac8 	.word	0x20001ac8
 800228c:	20001ac9 	.word	0x20001ac9
 8002290:	20001c74 	.word	0x20001c74

08002294 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002298:	f000 fe36 	bl	8002f08 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800229c:	f000 f824 	bl	80022e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80022a0:	f000 f9f6 	bl	8002690 <MX_GPIO_Init>
  MX_DMA_Init();
 80022a4:	f000 f9b6 	bl	8002614 <MX_DMA_Init>
  MX_SPI3_Init();
 80022a8:	f000 f8da 	bl	8002460 <MX_SPI3_Init>
  MX_USART6_Init();
 80022ac:	f000 f984 	bl	80025b8 <MX_USART6_Init>
  MX_ADC1_Init();
 80022b0:	f000 f884 	bl	80023bc <MX_ADC1_Init>
  MX_TIM2_Init();
 80022b4:	f000 f90a 	bl	80024cc <MX_TIM2_Init>
  MX_USART2_UART_Init();
 80022b8:	f000 f954 	bl	8002564 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  led_init();
 80022bc:	f7fe fe6a 	bl	8000f94 <led_init>

  // Bắt đầu Timer 2 (để tạo nhịp)
  HAL_TIM_Base_Start(&htim2);
 80022c0:	4808      	ldr	r0, [pc, #32]	@ (80022e4 <main+0x50>)
 80022c2:	f003 fa69 	bl	8005798 <HAL_TIM_Base_Start>
  audio_init();
 80022c6:	f7ff fd73 	bl	8001db0 <audio_init>
  bluetooth_init();
 80022ca:	f7ff ff55 	bl	8002178 <bluetooth_init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  // Biến dùng để đếm thời gian tự chuyển hiệu ứng
  while (1)
  {
	  bluetooth_check_connection();
 80022ce:	f7ff ff61 	bl	8002194 <bluetooth_check_connection>
	  process_audio_data();
 80022d2:	f7ff fd83 	bl	8001ddc <process_audio_data>
	  button_scan();
 80022d6:	f7ff fe99 	bl	800200c <button_scan>
	  //effect_falling_rain(audio_peak_val, audio_peak_hz, 40);
	  // effect_fire(smoothed_val);
	  //effect_center_pulse(smoothed_val, hz);

	   // 4. Nghỉ cực ngắn để giảm tải CPU (giúp DMA chạy ổn định hơn)
	   HAL_Delay(1);
 80022da:	2001      	movs	r0, #1
 80022dc:	f000 fe86 	bl	8002fec <HAL_Delay>
	  bluetooth_check_connection();
 80022e0:	bf00      	nop
 80022e2:	e7f4      	b.n	80022ce <main+0x3a>
 80022e4:	20001c2c 	.word	0x20001c2c

080022e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b094      	sub	sp, #80	@ 0x50
 80022ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80022ee:	f107 0320 	add.w	r3, r7, #32
 80022f2:	2230      	movs	r2, #48	@ 0x30
 80022f4:	2100      	movs	r1, #0
 80022f6:	4618      	mov	r0, r3
 80022f8:	f006 fef9 	bl	80090ee <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80022fc:	f107 030c 	add.w	r3, r7, #12
 8002300:	2200      	movs	r2, #0
 8002302:	601a      	str	r2, [r3, #0]
 8002304:	605a      	str	r2, [r3, #4]
 8002306:	609a      	str	r2, [r3, #8]
 8002308:	60da      	str	r2, [r3, #12]
 800230a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800230c:	2300      	movs	r3, #0
 800230e:	60bb      	str	r3, [r7, #8]
 8002310:	4b28      	ldr	r3, [pc, #160]	@ (80023b4 <SystemClock_Config+0xcc>)
 8002312:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002314:	4a27      	ldr	r2, [pc, #156]	@ (80023b4 <SystemClock_Config+0xcc>)
 8002316:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800231a:	6413      	str	r3, [r2, #64]	@ 0x40
 800231c:	4b25      	ldr	r3, [pc, #148]	@ (80023b4 <SystemClock_Config+0xcc>)
 800231e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002320:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002324:	60bb      	str	r3, [r7, #8]
 8002326:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002328:	2300      	movs	r3, #0
 800232a:	607b      	str	r3, [r7, #4]
 800232c:	4b22      	ldr	r3, [pc, #136]	@ (80023b8 <SystemClock_Config+0xd0>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4a21      	ldr	r2, [pc, #132]	@ (80023b8 <SystemClock_Config+0xd0>)
 8002332:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002336:	6013      	str	r3, [r2, #0]
 8002338:	4b1f      	ldr	r3, [pc, #124]	@ (80023b8 <SystemClock_Config+0xd0>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002340:	607b      	str	r3, [r7, #4]
 8002342:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002344:	2302      	movs	r3, #2
 8002346:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002348:	2301      	movs	r3, #1
 800234a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800234c:	2310      	movs	r3, #16
 800234e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002350:	2302      	movs	r3, #2
 8002352:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002354:	2300      	movs	r3, #0
 8002356:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002358:	2308      	movs	r3, #8
 800235a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800235c:	23a8      	movs	r3, #168	@ 0xa8
 800235e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002360:	2302      	movs	r3, #2
 8002362:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002364:	2304      	movs	r3, #4
 8002366:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002368:	f107 0320 	add.w	r3, r7, #32
 800236c:	4618      	mov	r0, r3
 800236e:	f002 f9a9 	bl	80046c4 <HAL_RCC_OscConfig>
 8002372:	4603      	mov	r3, r0
 8002374:	2b00      	cmp	r3, #0
 8002376:	d001      	beq.n	800237c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002378:	f000 fa1e 	bl	80027b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800237c:	230f      	movs	r3, #15
 800237e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002380:	2302      	movs	r3, #2
 8002382:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002384:	2300      	movs	r3, #0
 8002386:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002388:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800238c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800238e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002392:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002394:	f107 030c 	add.w	r3, r7, #12
 8002398:	2105      	movs	r1, #5
 800239a:	4618      	mov	r0, r3
 800239c:	f002 fc0a 	bl	8004bb4 <HAL_RCC_ClockConfig>
 80023a0:	4603      	mov	r3, r0
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d001      	beq.n	80023aa <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80023a6:	f000 fa07 	bl	80027b8 <Error_Handler>
  }
}
 80023aa:	bf00      	nop
 80023ac:	3750      	adds	r7, #80	@ 0x50
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}
 80023b2:	bf00      	nop
 80023b4:	40023800 	.word	0x40023800
 80023b8:	40007000 	.word	0x40007000

080023bc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b084      	sub	sp, #16
 80023c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80023c2:	463b      	mov	r3, r7
 80023c4:	2200      	movs	r2, #0
 80023c6:	601a      	str	r2, [r3, #0]
 80023c8:	605a      	str	r2, [r3, #4]
 80023ca:	609a      	str	r2, [r3, #8]
 80023cc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80023ce:	4b22      	ldr	r3, [pc, #136]	@ (8002458 <MX_ADC1_Init+0x9c>)
 80023d0:	4a22      	ldr	r2, [pc, #136]	@ (800245c <MX_ADC1_Init+0xa0>)
 80023d2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80023d4:	4b20      	ldr	r3, [pc, #128]	@ (8002458 <MX_ADC1_Init+0x9c>)
 80023d6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80023da:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80023dc:	4b1e      	ldr	r3, [pc, #120]	@ (8002458 <MX_ADC1_Init+0x9c>)
 80023de:	2200      	movs	r2, #0
 80023e0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80023e2:	4b1d      	ldr	r3, [pc, #116]	@ (8002458 <MX_ADC1_Init+0x9c>)
 80023e4:	2200      	movs	r2, #0
 80023e6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80023e8:	4b1b      	ldr	r3, [pc, #108]	@ (8002458 <MX_ADC1_Init+0x9c>)
 80023ea:	2200      	movs	r2, #0
 80023ec:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80023ee:	4b1a      	ldr	r3, [pc, #104]	@ (8002458 <MX_ADC1_Init+0x9c>)
 80023f0:	2200      	movs	r2, #0
 80023f2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80023f6:	4b18      	ldr	r3, [pc, #96]	@ (8002458 <MX_ADC1_Init+0x9c>)
 80023f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80023fc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 80023fe:	4b16      	ldr	r3, [pc, #88]	@ (8002458 <MX_ADC1_Init+0x9c>)
 8002400:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8002404:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002406:	4b14      	ldr	r3, [pc, #80]	@ (8002458 <MX_ADC1_Init+0x9c>)
 8002408:	2200      	movs	r2, #0
 800240a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800240c:	4b12      	ldr	r3, [pc, #72]	@ (8002458 <MX_ADC1_Init+0x9c>)
 800240e:	2201      	movs	r2, #1
 8002410:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002412:	4b11      	ldr	r3, [pc, #68]	@ (8002458 <MX_ADC1_Init+0x9c>)
 8002414:	2200      	movs	r2, #0
 8002416:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800241a:	4b0f      	ldr	r3, [pc, #60]	@ (8002458 <MX_ADC1_Init+0x9c>)
 800241c:	2201      	movs	r2, #1
 800241e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002420:	480d      	ldr	r0, [pc, #52]	@ (8002458 <MX_ADC1_Init+0x9c>)
 8002422:	f000 fe07 	bl	8003034 <HAL_ADC_Init>
 8002426:	4603      	mov	r3, r0
 8002428:	2b00      	cmp	r3, #0
 800242a:	d001      	beq.n	8002430 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 800242c:	f000 f9c4 	bl	80027b8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002430:	2300      	movs	r3, #0
 8002432:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002434:	2301      	movs	r3, #1
 8002436:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002438:	2300      	movs	r3, #0
 800243a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800243c:	463b      	mov	r3, r7
 800243e:	4619      	mov	r1, r3
 8002440:	4805      	ldr	r0, [pc, #20]	@ (8002458 <MX_ADC1_Init+0x9c>)
 8002442:	f000 ffbd 	bl	80033c0 <HAL_ADC_ConfigChannel>
 8002446:	4603      	mov	r3, r0
 8002448:	2b00      	cmp	r3, #0
 800244a:	d001      	beq.n	8002450 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 800244c:	f000 f9b4 	bl	80027b8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002450:	bf00      	nop
 8002452:	3710      	adds	r7, #16
 8002454:	46bd      	mov	sp, r7
 8002456:	bd80      	pop	{r7, pc}
 8002458:	20001acc 	.word	0x20001acc
 800245c:	40012000 	.word	0x40012000

08002460 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8002464:	4b17      	ldr	r3, [pc, #92]	@ (80024c4 <MX_SPI3_Init+0x64>)
 8002466:	4a18      	ldr	r2, [pc, #96]	@ (80024c8 <MX_SPI3_Init+0x68>)
 8002468:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800246a:	4b16      	ldr	r3, [pc, #88]	@ (80024c4 <MX_SPI3_Init+0x64>)
 800246c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002470:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8002472:	4b14      	ldr	r3, [pc, #80]	@ (80024c4 <MX_SPI3_Init+0x64>)
 8002474:	2200      	movs	r2, #0
 8002476:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8002478:	4b12      	ldr	r3, [pc, #72]	@ (80024c4 <MX_SPI3_Init+0x64>)
 800247a:	2200      	movs	r2, #0
 800247c:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800247e:	4b11      	ldr	r3, [pc, #68]	@ (80024c4 <MX_SPI3_Init+0x64>)
 8002480:	2200      	movs	r2, #0
 8002482:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002484:	4b0f      	ldr	r3, [pc, #60]	@ (80024c4 <MX_SPI3_Init+0x64>)
 8002486:	2200      	movs	r2, #0
 8002488:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800248a:	4b0e      	ldr	r3, [pc, #56]	@ (80024c4 <MX_SPI3_Init+0x64>)
 800248c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002490:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002492:	4b0c      	ldr	r3, [pc, #48]	@ (80024c4 <MX_SPI3_Init+0x64>)
 8002494:	2218      	movs	r2, #24
 8002496:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002498:	4b0a      	ldr	r3, [pc, #40]	@ (80024c4 <MX_SPI3_Init+0x64>)
 800249a:	2200      	movs	r2, #0
 800249c:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800249e:	4b09      	ldr	r3, [pc, #36]	@ (80024c4 <MX_SPI3_Init+0x64>)
 80024a0:	2200      	movs	r2, #0
 80024a2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80024a4:	4b07      	ldr	r3, [pc, #28]	@ (80024c4 <MX_SPI3_Init+0x64>)
 80024a6:	2200      	movs	r2, #0
 80024a8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 80024aa:	4b06      	ldr	r3, [pc, #24]	@ (80024c4 <MX_SPI3_Init+0x64>)
 80024ac:	220a      	movs	r2, #10
 80024ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80024b0:	4804      	ldr	r0, [pc, #16]	@ (80024c4 <MX_SPI3_Init+0x64>)
 80024b2:	f002 fd5f 	bl	8004f74 <HAL_SPI_Init>
 80024b6:	4603      	mov	r3, r0
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d001      	beq.n	80024c0 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 80024bc:	f000 f97c 	bl	80027b8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80024c0:	bf00      	nop
 80024c2:	bd80      	pop	{r7, pc}
 80024c4:	20001b74 	.word	0x20001b74
 80024c8:	40003c00 	.word	0x40003c00

080024cc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b086      	sub	sp, #24
 80024d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80024d2:	f107 0308 	add.w	r3, r7, #8
 80024d6:	2200      	movs	r2, #0
 80024d8:	601a      	str	r2, [r3, #0]
 80024da:	605a      	str	r2, [r3, #4]
 80024dc:	609a      	str	r2, [r3, #8]
 80024de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024e0:	463b      	mov	r3, r7
 80024e2:	2200      	movs	r2, #0
 80024e4:	601a      	str	r2, [r3, #0]
 80024e6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80024e8:	4b1d      	ldr	r3, [pc, #116]	@ (8002560 <MX_TIM2_Init+0x94>)
 80024ea:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80024ee:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80024f0:	4b1b      	ldr	r3, [pc, #108]	@ (8002560 <MX_TIM2_Init+0x94>)
 80024f2:	2200      	movs	r2, #0
 80024f4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024f6:	4b1a      	ldr	r3, [pc, #104]	@ (8002560 <MX_TIM2_Init+0x94>)
 80024f8:	2200      	movs	r2, #0
 80024fa:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1300;
 80024fc:	4b18      	ldr	r3, [pc, #96]	@ (8002560 <MX_TIM2_Init+0x94>)
 80024fe:	f240 5214 	movw	r2, #1300	@ 0x514
 8002502:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002504:	4b16      	ldr	r3, [pc, #88]	@ (8002560 <MX_TIM2_Init+0x94>)
 8002506:	2200      	movs	r2, #0
 8002508:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800250a:	4b15      	ldr	r3, [pc, #84]	@ (8002560 <MX_TIM2_Init+0x94>)
 800250c:	2200      	movs	r2, #0
 800250e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002510:	4813      	ldr	r0, [pc, #76]	@ (8002560 <MX_TIM2_Init+0x94>)
 8002512:	f003 f8f1 	bl	80056f8 <HAL_TIM_Base_Init>
 8002516:	4603      	mov	r3, r0
 8002518:	2b00      	cmp	r3, #0
 800251a:	d001      	beq.n	8002520 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800251c:	f000 f94c 	bl	80027b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002520:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002524:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002526:	f107 0308 	add.w	r3, r7, #8
 800252a:	4619      	mov	r1, r3
 800252c:	480c      	ldr	r0, [pc, #48]	@ (8002560 <MX_TIM2_Init+0x94>)
 800252e:	f003 f99b 	bl	8005868 <HAL_TIM_ConfigClockSource>
 8002532:	4603      	mov	r3, r0
 8002534:	2b00      	cmp	r3, #0
 8002536:	d001      	beq.n	800253c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002538:	f000 f93e 	bl	80027b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800253c:	2320      	movs	r3, #32
 800253e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8002540:	2380      	movs	r3, #128	@ 0x80
 8002542:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002544:	463b      	mov	r3, r7
 8002546:	4619      	mov	r1, r3
 8002548:	4805      	ldr	r0, [pc, #20]	@ (8002560 <MX_TIM2_Init+0x94>)
 800254a:	f003 fb95 	bl	8005c78 <HAL_TIMEx_MasterConfigSynchronization>
 800254e:	4603      	mov	r3, r0
 8002550:	2b00      	cmp	r3, #0
 8002552:	d001      	beq.n	8002558 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002554:	f000 f930 	bl	80027b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002558:	bf00      	nop
 800255a:	3718      	adds	r7, #24
 800255c:	46bd      	mov	sp, r7
 800255e:	bd80      	pop	{r7, pc}
 8002560:	20001c2c 	.word	0x20001c2c

08002564 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002568:	4b11      	ldr	r3, [pc, #68]	@ (80025b0 <MX_USART2_UART_Init+0x4c>)
 800256a:	4a12      	ldr	r2, [pc, #72]	@ (80025b4 <MX_USART2_UART_Init+0x50>)
 800256c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800256e:	4b10      	ldr	r3, [pc, #64]	@ (80025b0 <MX_USART2_UART_Init+0x4c>)
 8002570:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002574:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 8002576:	4b0e      	ldr	r3, [pc, #56]	@ (80025b0 <MX_USART2_UART_Init+0x4c>)
 8002578:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800257c:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800257e:	4b0c      	ldr	r3, [pc, #48]	@ (80025b0 <MX_USART2_UART_Init+0x4c>)
 8002580:	2200      	movs	r2, #0
 8002582:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002584:	4b0a      	ldr	r3, [pc, #40]	@ (80025b0 <MX_USART2_UART_Init+0x4c>)
 8002586:	2200      	movs	r2, #0
 8002588:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800258a:	4b09      	ldr	r3, [pc, #36]	@ (80025b0 <MX_USART2_UART_Init+0x4c>)
 800258c:	220c      	movs	r2, #12
 800258e:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002590:	4b07      	ldr	r3, [pc, #28]	@ (80025b0 <MX_USART2_UART_Init+0x4c>)
 8002592:	2200      	movs	r2, #0
 8002594:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002596:	4b06      	ldr	r3, [pc, #24]	@ (80025b0 <MX_USART2_UART_Init+0x4c>)
 8002598:	2200      	movs	r2, #0
 800259a:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800259c:	4804      	ldr	r0, [pc, #16]	@ (80025b0 <MX_USART2_UART_Init+0x4c>)
 800259e:	f003 fbe7 	bl	8005d70 <HAL_UART_Init>
 80025a2:	4603      	mov	r3, r0
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d001      	beq.n	80025ac <MX_USART2_UART_Init+0x48>
  {
    Error_Handler();
 80025a8:	f000 f906 	bl	80027b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80025ac:	bf00      	nop
 80025ae:	bd80      	pop	{r7, pc}
 80025b0:	20001c74 	.word	0x20001c74
 80025b4:	40004400 	.word	0x40004400

080025b8 <MX_USART6_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_Init(void)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  husart6.Instance = USART6;
 80025bc:	4b12      	ldr	r3, [pc, #72]	@ (8002608 <MX_USART6_Init+0x50>)
 80025be:	4a13      	ldr	r2, [pc, #76]	@ (800260c <MX_USART6_Init+0x54>)
 80025c0:	601a      	str	r2, [r3, #0]
  husart6.Init.BaudRate = 2625000;
 80025c2:	4b11      	ldr	r3, [pc, #68]	@ (8002608 <MX_USART6_Init+0x50>)
 80025c4:	4a12      	ldr	r2, [pc, #72]	@ (8002610 <MX_USART6_Init+0x58>)
 80025c6:	605a      	str	r2, [r3, #4]
  husart6.Init.WordLength = USART_WORDLENGTH_9B;
 80025c8:	4b0f      	ldr	r3, [pc, #60]	@ (8002608 <MX_USART6_Init+0x50>)
 80025ca:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80025ce:	609a      	str	r2, [r3, #8]
  husart6.Init.StopBits = USART_STOPBITS_1;
 80025d0:	4b0d      	ldr	r3, [pc, #52]	@ (8002608 <MX_USART6_Init+0x50>)
 80025d2:	2200      	movs	r2, #0
 80025d4:	60da      	str	r2, [r3, #12]
  husart6.Init.Parity = USART_PARITY_NONE;
 80025d6:	4b0c      	ldr	r3, [pc, #48]	@ (8002608 <MX_USART6_Init+0x50>)
 80025d8:	2200      	movs	r2, #0
 80025da:	611a      	str	r2, [r3, #16]
  husart6.Init.Mode = USART_MODE_TX;
 80025dc:	4b0a      	ldr	r3, [pc, #40]	@ (8002608 <MX_USART6_Init+0x50>)
 80025de:	2208      	movs	r2, #8
 80025e0:	615a      	str	r2, [r3, #20]
  husart6.Init.CLKPolarity = USART_POLARITY_LOW;
 80025e2:	4b09      	ldr	r3, [pc, #36]	@ (8002608 <MX_USART6_Init+0x50>)
 80025e4:	2200      	movs	r2, #0
 80025e6:	619a      	str	r2, [r3, #24]
  husart6.Init.CLKPhase = USART_PHASE_1EDGE;
 80025e8:	4b07      	ldr	r3, [pc, #28]	@ (8002608 <MX_USART6_Init+0x50>)
 80025ea:	2200      	movs	r2, #0
 80025ec:	61da      	str	r2, [r3, #28]
  husart6.Init.CLKLastBit = USART_LASTBIT_DISABLE;
 80025ee:	4b06      	ldr	r3, [pc, #24]	@ (8002608 <MX_USART6_Init+0x50>)
 80025f0:	2200      	movs	r2, #0
 80025f2:	621a      	str	r2, [r3, #32]
  if (HAL_USART_Init(&husart6) != HAL_OK)
 80025f4:	4804      	ldr	r0, [pc, #16]	@ (8002608 <MX_USART6_Init+0x50>)
 80025f6:	f004 fb43 	bl	8006c80 <HAL_USART_Init>
 80025fa:	4603      	mov	r3, r0
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d001      	beq.n	8002604 <MX_USART6_Init+0x4c>
  {
    Error_Handler();
 8002600:	f000 f8da 	bl	80027b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8002604:	bf00      	nop
 8002606:	bd80      	pop	{r7, pc}
 8002608:	20001cbc 	.word	0x20001cbc
 800260c:	40011400 	.word	0x40011400
 8002610:	00280de8 	.word	0x00280de8

08002614 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b082      	sub	sp, #8
 8002618:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800261a:	2300      	movs	r3, #0
 800261c:	607b      	str	r3, [r7, #4]
 800261e:	4b1b      	ldr	r3, [pc, #108]	@ (800268c <MX_DMA_Init+0x78>)
 8002620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002622:	4a1a      	ldr	r2, [pc, #104]	@ (800268c <MX_DMA_Init+0x78>)
 8002624:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002628:	6313      	str	r3, [r2, #48]	@ 0x30
 800262a:	4b18      	ldr	r3, [pc, #96]	@ (800268c <MX_DMA_Init+0x78>)
 800262c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800262e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002632:	607b      	str	r3, [r7, #4]
 8002634:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002636:	2300      	movs	r3, #0
 8002638:	603b      	str	r3, [r7, #0]
 800263a:	4b14      	ldr	r3, [pc, #80]	@ (800268c <MX_DMA_Init+0x78>)
 800263c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800263e:	4a13      	ldr	r2, [pc, #76]	@ (800268c <MX_DMA_Init+0x78>)
 8002640:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002644:	6313      	str	r3, [r2, #48]	@ 0x30
 8002646:	4b11      	ldr	r3, [pc, #68]	@ (800268c <MX_DMA_Init+0x78>)
 8002648:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800264a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800264e:	603b      	str	r3, [r7, #0]
 8002650:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8002652:	2200      	movs	r2, #0
 8002654:	2100      	movs	r1, #0
 8002656:	2010      	movs	r0, #16
 8002658:	f001 fa2d 	bl	8003ab6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800265c:	2010      	movs	r0, #16
 800265e:	f001 fa46 	bl	8003aee <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002662:	2200      	movs	r2, #0
 8002664:	2100      	movs	r1, #0
 8002666:	2038      	movs	r0, #56	@ 0x38
 8002668:	f001 fa25 	bl	8003ab6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800266c:	2038      	movs	r0, #56	@ 0x38
 800266e:	f001 fa3e 	bl	8003aee <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8002672:	2200      	movs	r2, #0
 8002674:	2100      	movs	r1, #0
 8002676:	2045      	movs	r0, #69	@ 0x45
 8002678:	f001 fa1d 	bl	8003ab6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 800267c:	2045      	movs	r0, #69	@ 0x45
 800267e:	f001 fa36 	bl	8003aee <HAL_NVIC_EnableIRQ>

}
 8002682:	bf00      	nop
 8002684:	3708      	adds	r7, #8
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}
 800268a:	bf00      	nop
 800268c:	40023800 	.word	0x40023800

08002690 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b08a      	sub	sp, #40	@ 0x28
 8002694:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002696:	f107 0314 	add.w	r3, r7, #20
 800269a:	2200      	movs	r2, #0
 800269c:	601a      	str	r2, [r3, #0]
 800269e:	605a      	str	r2, [r3, #4]
 80026a0:	609a      	str	r2, [r3, #8]
 80026a2:	60da      	str	r2, [r3, #12]
 80026a4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80026a6:	2300      	movs	r3, #0
 80026a8:	613b      	str	r3, [r7, #16]
 80026aa:	4b39      	ldr	r3, [pc, #228]	@ (8002790 <MX_GPIO_Init+0x100>)
 80026ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ae:	4a38      	ldr	r2, [pc, #224]	@ (8002790 <MX_GPIO_Init+0x100>)
 80026b0:	f043 0301 	orr.w	r3, r3, #1
 80026b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80026b6:	4b36      	ldr	r3, [pc, #216]	@ (8002790 <MX_GPIO_Init+0x100>)
 80026b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ba:	f003 0301 	and.w	r3, r3, #1
 80026be:	613b      	str	r3, [r7, #16]
 80026c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80026c2:	2300      	movs	r3, #0
 80026c4:	60fb      	str	r3, [r7, #12]
 80026c6:	4b32      	ldr	r3, [pc, #200]	@ (8002790 <MX_GPIO_Init+0x100>)
 80026c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ca:	4a31      	ldr	r2, [pc, #196]	@ (8002790 <MX_GPIO_Init+0x100>)
 80026cc:	f043 0304 	orr.w	r3, r3, #4
 80026d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80026d2:	4b2f      	ldr	r3, [pc, #188]	@ (8002790 <MX_GPIO_Init+0x100>)
 80026d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026d6:	f003 0304 	and.w	r3, r3, #4
 80026da:	60fb      	str	r3, [r7, #12]
 80026dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80026de:	2300      	movs	r3, #0
 80026e0:	60bb      	str	r3, [r7, #8]
 80026e2:	4b2b      	ldr	r3, [pc, #172]	@ (8002790 <MX_GPIO_Init+0x100>)
 80026e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026e6:	4a2a      	ldr	r2, [pc, #168]	@ (8002790 <MX_GPIO_Init+0x100>)
 80026e8:	f043 0302 	orr.w	r3, r3, #2
 80026ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80026ee:	4b28      	ldr	r3, [pc, #160]	@ (8002790 <MX_GPIO_Init+0x100>)
 80026f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026f2:	f003 0302 	and.w	r3, r3, #2
 80026f6:	60bb      	str	r3, [r7, #8]
 80026f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80026fa:	2300      	movs	r3, #0
 80026fc:	607b      	str	r3, [r7, #4]
 80026fe:	4b24      	ldr	r3, [pc, #144]	@ (8002790 <MX_GPIO_Init+0x100>)
 8002700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002702:	4a23      	ldr	r2, [pc, #140]	@ (8002790 <MX_GPIO_Init+0x100>)
 8002704:	f043 0310 	orr.w	r3, r3, #16
 8002708:	6313      	str	r3, [r2, #48]	@ 0x30
 800270a:	4b21      	ldr	r3, [pc, #132]	@ (8002790 <MX_GPIO_Init+0x100>)
 800270c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800270e:	f003 0310 	and.w	r3, r3, #16
 8002712:	607b      	str	r3, [r7, #4]
 8002714:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BT_LED_GPIO_Port, BT_LED_Pin, GPIO_PIN_RESET);
 8002716:	2200      	movs	r2, #0
 8002718:	2140      	movs	r1, #64	@ 0x40
 800271a:	481e      	ldr	r0, [pc, #120]	@ (8002794 <MX_GPIO_Init+0x104>)
 800271c:	f001 ffb8 	bl	8004690 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BT_LED_Pin */
  GPIO_InitStruct.Pin = BT_LED_Pin;
 8002720:	2340      	movs	r3, #64	@ 0x40
 8002722:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002724:	2301      	movs	r3, #1
 8002726:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002728:	2300      	movs	r3, #0
 800272a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800272c:	2300      	movs	r3, #0
 800272e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BT_LED_GPIO_Port, &GPIO_InitStruct);
 8002730:	f107 0314 	add.w	r3, r7, #20
 8002734:	4619      	mov	r1, r3
 8002736:	4817      	ldr	r0, [pc, #92]	@ (8002794 <MX_GPIO_Init+0x104>)
 8002738:	f001 fdf6 	bl	8004328 <HAL_GPIO_Init>

  /*Configure GPIO pin : BT_STATE_Pin */
  GPIO_InitStruct.Pin = BT_STATE_Pin;
 800273c:	2310      	movs	r3, #16
 800273e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002740:	2300      	movs	r3, #0
 8002742:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002744:	2302      	movs	r3, #2
 8002746:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BT_STATE_GPIO_Port, &GPIO_InitStruct);
 8002748:	f107 0314 	add.w	r3, r7, #20
 800274c:	4619      	mov	r1, r3
 800274e:	4812      	ldr	r0, [pc, #72]	@ (8002798 <MX_GPIO_Init+0x108>)
 8002750:	f001 fdea 	bl	8004328 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_RESET_Pin */
  GPIO_InitStruct.Pin = BTN_RESET_Pin;
 8002754:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002758:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800275a:	2300      	movs	r3, #0
 800275c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800275e:	2302      	movs	r3, #2
 8002760:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BTN_RESET_GPIO_Port, &GPIO_InitStruct);
 8002762:	f107 0314 	add.w	r3, r7, #20
 8002766:	4619      	mov	r1, r3
 8002768:	480c      	ldr	r0, [pc, #48]	@ (800279c <MX_GPIO_Init+0x10c>)
 800276a:	f001 fddd 	bl	8004328 <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN_SPI_Pin BTN_USART_Pin */
  GPIO_InitStruct.Pin = BTN_SPI_Pin|BTN_USART_Pin;
 800276e:	2303      	movs	r3, #3
 8002770:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002772:	2300      	movs	r3, #0
 8002774:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002776:	2302      	movs	r3, #2
 8002778:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800277a:	f107 0314 	add.w	r3, r7, #20
 800277e:	4619      	mov	r1, r3
 8002780:	4807      	ldr	r0, [pc, #28]	@ (80027a0 <MX_GPIO_Init+0x110>)
 8002782:	f001 fdd1 	bl	8004328 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002786:	bf00      	nop
 8002788:	3728      	adds	r7, #40	@ 0x28
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}
 800278e:	bf00      	nop
 8002790:	40023800 	.word	0x40023800
 8002794:	40020000 	.word	0x40020000
 8002798:	40020800 	.word	0x40020800
 800279c:	40020400 	.word	0x40020400
 80027a0:	40021000 	.word	0x40021000

080027a4 <HAL_SPI_TxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80027a4:	b480      	push	{r7}
 80027a6:	b083      	sub	sp, #12
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
    // This is where you would set a flag, e.g.
    // g_transfer_complete = 1;
    // Your main loop can then check this flag before
    // filling the buffer with new data and calling show_leds() again.
}
 80027ac:	bf00      	nop
 80027ae:	370c      	adds	r7, #12
 80027b0:	46bd      	mov	sp, r7
 80027b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b6:	4770      	bx	lr

080027b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80027b8:	b480      	push	{r7}
 80027ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80027bc:	b672      	cpsid	i
}
 80027be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80027c0:	bf00      	nop
 80027c2:	e7fd      	b.n	80027c0 <Error_Handler+0x8>

080027c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80027c4:	b480      	push	{r7}
 80027c6:	b083      	sub	sp, #12
 80027c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027ca:	2300      	movs	r3, #0
 80027cc:	607b      	str	r3, [r7, #4]
 80027ce:	4b10      	ldr	r3, [pc, #64]	@ (8002810 <HAL_MspInit+0x4c>)
 80027d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027d2:	4a0f      	ldr	r2, [pc, #60]	@ (8002810 <HAL_MspInit+0x4c>)
 80027d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80027d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80027da:	4b0d      	ldr	r3, [pc, #52]	@ (8002810 <HAL_MspInit+0x4c>)
 80027dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80027e2:	607b      	str	r3, [r7, #4]
 80027e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80027e6:	2300      	movs	r3, #0
 80027e8:	603b      	str	r3, [r7, #0]
 80027ea:	4b09      	ldr	r3, [pc, #36]	@ (8002810 <HAL_MspInit+0x4c>)
 80027ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ee:	4a08      	ldr	r2, [pc, #32]	@ (8002810 <HAL_MspInit+0x4c>)
 80027f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80027f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80027f6:	4b06      	ldr	r3, [pc, #24]	@ (8002810 <HAL_MspInit+0x4c>)
 80027f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027fe:	603b      	str	r3, [r7, #0]
 8002800:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002802:	bf00      	nop
 8002804:	370c      	adds	r7, #12
 8002806:	46bd      	mov	sp, r7
 8002808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280c:	4770      	bx	lr
 800280e:	bf00      	nop
 8002810:	40023800 	.word	0x40023800

08002814 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b08a      	sub	sp, #40	@ 0x28
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800281c:	f107 0314 	add.w	r3, r7, #20
 8002820:	2200      	movs	r2, #0
 8002822:	601a      	str	r2, [r3, #0]
 8002824:	605a      	str	r2, [r3, #4]
 8002826:	609a      	str	r2, [r3, #8]
 8002828:	60da      	str	r2, [r3, #12]
 800282a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4a2f      	ldr	r2, [pc, #188]	@ (80028f0 <HAL_ADC_MspInit+0xdc>)
 8002832:	4293      	cmp	r3, r2
 8002834:	d157      	bne.n	80028e6 <HAL_ADC_MspInit+0xd2>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002836:	2300      	movs	r3, #0
 8002838:	613b      	str	r3, [r7, #16]
 800283a:	4b2e      	ldr	r3, [pc, #184]	@ (80028f4 <HAL_ADC_MspInit+0xe0>)
 800283c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800283e:	4a2d      	ldr	r2, [pc, #180]	@ (80028f4 <HAL_ADC_MspInit+0xe0>)
 8002840:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002844:	6453      	str	r3, [r2, #68]	@ 0x44
 8002846:	4b2b      	ldr	r3, [pc, #172]	@ (80028f4 <HAL_ADC_MspInit+0xe0>)
 8002848:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800284a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800284e:	613b      	str	r3, [r7, #16]
 8002850:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002852:	2300      	movs	r3, #0
 8002854:	60fb      	str	r3, [r7, #12]
 8002856:	4b27      	ldr	r3, [pc, #156]	@ (80028f4 <HAL_ADC_MspInit+0xe0>)
 8002858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800285a:	4a26      	ldr	r2, [pc, #152]	@ (80028f4 <HAL_ADC_MspInit+0xe0>)
 800285c:	f043 0301 	orr.w	r3, r3, #1
 8002860:	6313      	str	r3, [r2, #48]	@ 0x30
 8002862:	4b24      	ldr	r3, [pc, #144]	@ (80028f4 <HAL_ADC_MspInit+0xe0>)
 8002864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002866:	f003 0301 	and.w	r3, r3, #1
 800286a:	60fb      	str	r3, [r7, #12]
 800286c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800286e:	2301      	movs	r3, #1
 8002870:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002872:	2303      	movs	r3, #3
 8002874:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002876:	2300      	movs	r3, #0
 8002878:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800287a:	f107 0314 	add.w	r3, r7, #20
 800287e:	4619      	mov	r1, r3
 8002880:	481d      	ldr	r0, [pc, #116]	@ (80028f8 <HAL_ADC_MspInit+0xe4>)
 8002882:	f001 fd51 	bl	8004328 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002886:	4b1d      	ldr	r3, [pc, #116]	@ (80028fc <HAL_ADC_MspInit+0xe8>)
 8002888:	4a1d      	ldr	r2, [pc, #116]	@ (8002900 <HAL_ADC_MspInit+0xec>)
 800288a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800288c:	4b1b      	ldr	r3, [pc, #108]	@ (80028fc <HAL_ADC_MspInit+0xe8>)
 800288e:	2200      	movs	r2, #0
 8002890:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002892:	4b1a      	ldr	r3, [pc, #104]	@ (80028fc <HAL_ADC_MspInit+0xe8>)
 8002894:	2200      	movs	r2, #0
 8002896:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002898:	4b18      	ldr	r3, [pc, #96]	@ (80028fc <HAL_ADC_MspInit+0xe8>)
 800289a:	2200      	movs	r2, #0
 800289c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800289e:	4b17      	ldr	r3, [pc, #92]	@ (80028fc <HAL_ADC_MspInit+0xe8>)
 80028a0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80028a4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80028a6:	4b15      	ldr	r3, [pc, #84]	@ (80028fc <HAL_ADC_MspInit+0xe8>)
 80028a8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80028ac:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80028ae:	4b13      	ldr	r3, [pc, #76]	@ (80028fc <HAL_ADC_MspInit+0xe8>)
 80028b0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80028b4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80028b6:	4b11      	ldr	r3, [pc, #68]	@ (80028fc <HAL_ADC_MspInit+0xe8>)
 80028b8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80028bc:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80028be:	4b0f      	ldr	r3, [pc, #60]	@ (80028fc <HAL_ADC_MspInit+0xe8>)
 80028c0:	2200      	movs	r2, #0
 80028c2:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80028c4:	4b0d      	ldr	r3, [pc, #52]	@ (80028fc <HAL_ADC_MspInit+0xe8>)
 80028c6:	2200      	movs	r2, #0
 80028c8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80028ca:	480c      	ldr	r0, [pc, #48]	@ (80028fc <HAL_ADC_MspInit+0xe8>)
 80028cc:	f001 f92a 	bl	8003b24 <HAL_DMA_Init>
 80028d0:	4603      	mov	r3, r0
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d001      	beq.n	80028da <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 80028d6:	f7ff ff6f 	bl	80027b8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	4a07      	ldr	r2, [pc, #28]	@ (80028fc <HAL_ADC_MspInit+0xe8>)
 80028de:	639a      	str	r2, [r3, #56]	@ 0x38
 80028e0:	4a06      	ldr	r2, [pc, #24]	@ (80028fc <HAL_ADC_MspInit+0xe8>)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80028e6:	bf00      	nop
 80028e8:	3728      	adds	r7, #40	@ 0x28
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}
 80028ee:	bf00      	nop
 80028f0:	40012000 	.word	0x40012000
 80028f4:	40023800 	.word	0x40023800
 80028f8:	40020000 	.word	0x40020000
 80028fc:	20001b14 	.word	0x20001b14
 8002900:	40026410 	.word	0x40026410

08002904 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b08a      	sub	sp, #40	@ 0x28
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800290c:	f107 0314 	add.w	r3, r7, #20
 8002910:	2200      	movs	r2, #0
 8002912:	601a      	str	r2, [r3, #0]
 8002914:	605a      	str	r2, [r3, #4]
 8002916:	609a      	str	r2, [r3, #8]
 8002918:	60da      	str	r2, [r3, #12]
 800291a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4a43      	ldr	r2, [pc, #268]	@ (8002a30 <HAL_SPI_MspInit+0x12c>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d17f      	bne.n	8002a26 <HAL_SPI_MspInit+0x122>
  {
    /* USER CODE BEGIN SPI3_MspInit 0 */

    /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002926:	2300      	movs	r3, #0
 8002928:	613b      	str	r3, [r7, #16]
 800292a:	4b42      	ldr	r3, [pc, #264]	@ (8002a34 <HAL_SPI_MspInit+0x130>)
 800292c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800292e:	4a41      	ldr	r2, [pc, #260]	@ (8002a34 <HAL_SPI_MspInit+0x130>)
 8002930:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002934:	6413      	str	r3, [r2, #64]	@ 0x40
 8002936:	4b3f      	ldr	r3, [pc, #252]	@ (8002a34 <HAL_SPI_MspInit+0x130>)
 8002938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800293a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800293e:	613b      	str	r3, [r7, #16]
 8002940:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002942:	2300      	movs	r3, #0
 8002944:	60fb      	str	r3, [r7, #12]
 8002946:	4b3b      	ldr	r3, [pc, #236]	@ (8002a34 <HAL_SPI_MspInit+0x130>)
 8002948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800294a:	4a3a      	ldr	r2, [pc, #232]	@ (8002a34 <HAL_SPI_MspInit+0x130>)
 800294c:	f043 0304 	orr.w	r3, r3, #4
 8002950:	6313      	str	r3, [r2, #48]	@ 0x30
 8002952:	4b38      	ldr	r3, [pc, #224]	@ (8002a34 <HAL_SPI_MspInit+0x130>)
 8002954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002956:	f003 0304 	and.w	r3, r3, #4
 800295a:	60fb      	str	r3, [r7, #12]
 800295c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800295e:	2300      	movs	r3, #0
 8002960:	60bb      	str	r3, [r7, #8]
 8002962:	4b34      	ldr	r3, [pc, #208]	@ (8002a34 <HAL_SPI_MspInit+0x130>)
 8002964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002966:	4a33      	ldr	r2, [pc, #204]	@ (8002a34 <HAL_SPI_MspInit+0x130>)
 8002968:	f043 0302 	orr.w	r3, r3, #2
 800296c:	6313      	str	r3, [r2, #48]	@ 0x30
 800296e:	4b31      	ldr	r3, [pc, #196]	@ (8002a34 <HAL_SPI_MspInit+0x130>)
 8002970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002972:	f003 0302 	and.w	r3, r3, #2
 8002976:	60bb      	str	r3, [r7, #8]
 8002978:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800297a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800297e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002980:	2302      	movs	r3, #2
 8002982:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002984:	2300      	movs	r3, #0
 8002986:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002988:	2303      	movs	r3, #3
 800298a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800298c:	2306      	movs	r3, #6
 800298e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002990:	f107 0314 	add.w	r3, r7, #20
 8002994:	4619      	mov	r1, r3
 8002996:	4828      	ldr	r0, [pc, #160]	@ (8002a38 <HAL_SPI_MspInit+0x134>)
 8002998:	f001 fcc6 	bl	8004328 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800299c:	2320      	movs	r3, #32
 800299e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029a0:	2302      	movs	r3, #2
 80029a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029a4:	2300      	movs	r3, #0
 80029a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029a8:	2303      	movs	r3, #3
 80029aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80029ac:	2306      	movs	r3, #6
 80029ae:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029b0:	f107 0314 	add.w	r3, r7, #20
 80029b4:	4619      	mov	r1, r3
 80029b6:	4821      	ldr	r0, [pc, #132]	@ (8002a3c <HAL_SPI_MspInit+0x138>)
 80029b8:	f001 fcb6 	bl	8004328 <HAL_GPIO_Init>

    /* SPI3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 80029bc:	4b20      	ldr	r3, [pc, #128]	@ (8002a40 <HAL_SPI_MspInit+0x13c>)
 80029be:	4a21      	ldr	r2, [pc, #132]	@ (8002a44 <HAL_SPI_MspInit+0x140>)
 80029c0:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 80029c2:	4b1f      	ldr	r3, [pc, #124]	@ (8002a40 <HAL_SPI_MspInit+0x13c>)
 80029c4:	2200      	movs	r2, #0
 80029c6:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80029c8:	4b1d      	ldr	r3, [pc, #116]	@ (8002a40 <HAL_SPI_MspInit+0x13c>)
 80029ca:	2240      	movs	r2, #64	@ 0x40
 80029cc:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80029ce:	4b1c      	ldr	r3, [pc, #112]	@ (8002a40 <HAL_SPI_MspInit+0x13c>)
 80029d0:	2200      	movs	r2, #0
 80029d2:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80029d4:	4b1a      	ldr	r3, [pc, #104]	@ (8002a40 <HAL_SPI_MspInit+0x13c>)
 80029d6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80029da:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80029dc:	4b18      	ldr	r3, [pc, #96]	@ (8002a40 <HAL_SPI_MspInit+0x13c>)
 80029de:	2200      	movs	r2, #0
 80029e0:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80029e2:	4b17      	ldr	r3, [pc, #92]	@ (8002a40 <HAL_SPI_MspInit+0x13c>)
 80029e4:	2200      	movs	r2, #0
 80029e6:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 80029e8:	4b15      	ldr	r3, [pc, #84]	@ (8002a40 <HAL_SPI_MspInit+0x13c>)
 80029ea:	2200      	movs	r2, #0
 80029ec:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80029ee:	4b14      	ldr	r3, [pc, #80]	@ (8002a40 <HAL_SPI_MspInit+0x13c>)
 80029f0:	2200      	movs	r2, #0
 80029f2:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80029f4:	4b12      	ldr	r3, [pc, #72]	@ (8002a40 <HAL_SPI_MspInit+0x13c>)
 80029f6:	2200      	movs	r2, #0
 80029f8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 80029fa:	4811      	ldr	r0, [pc, #68]	@ (8002a40 <HAL_SPI_MspInit+0x13c>)
 80029fc:	f001 f892 	bl	8003b24 <HAL_DMA_Init>
 8002a00:	4603      	mov	r3, r0
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d001      	beq.n	8002a0a <HAL_SPI_MspInit+0x106>
    {
      Error_Handler();
 8002a06:	f7ff fed7 	bl	80027b8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi3_tx);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	4a0c      	ldr	r2, [pc, #48]	@ (8002a40 <HAL_SPI_MspInit+0x13c>)
 8002a0e:	649a      	str	r2, [r3, #72]	@ 0x48
 8002a10:	4a0b      	ldr	r2, [pc, #44]	@ (8002a40 <HAL_SPI_MspInit+0x13c>)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8002a16:	2200      	movs	r2, #0
 8002a18:	2100      	movs	r1, #0
 8002a1a:	2033      	movs	r0, #51	@ 0x33
 8002a1c:	f001 f84b 	bl	8003ab6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8002a20:	2033      	movs	r0, #51	@ 0x33
 8002a22:	f001 f864 	bl	8003aee <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8002a26:	bf00      	nop
 8002a28:	3728      	adds	r7, #40	@ 0x28
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd80      	pop	{r7, pc}
 8002a2e:	bf00      	nop
 8002a30:	40003c00 	.word	0x40003c00
 8002a34:	40023800 	.word	0x40023800
 8002a38:	40020800 	.word	0x40020800
 8002a3c:	40020400 	.word	0x40020400
 8002a40:	20001bcc 	.word	0x20001bcc
 8002a44:	40026088 	.word	0x40026088

08002a48 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	b085      	sub	sp, #20
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a58:	d10d      	bne.n	8002a76 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	60fb      	str	r3, [r7, #12]
 8002a5e:	4b09      	ldr	r3, [pc, #36]	@ (8002a84 <HAL_TIM_Base_MspInit+0x3c>)
 8002a60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a62:	4a08      	ldr	r2, [pc, #32]	@ (8002a84 <HAL_TIM_Base_MspInit+0x3c>)
 8002a64:	f043 0301 	orr.w	r3, r3, #1
 8002a68:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a6a:	4b06      	ldr	r3, [pc, #24]	@ (8002a84 <HAL_TIM_Base_MspInit+0x3c>)
 8002a6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a6e:	f003 0301 	and.w	r3, r3, #1
 8002a72:	60fb      	str	r3, [r7, #12]
 8002a74:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8002a76:	bf00      	nop
 8002a78:	3714      	adds	r7, #20
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a80:	4770      	bx	lr
 8002a82:	bf00      	nop
 8002a84:	40023800 	.word	0x40023800

08002a88 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b08a      	sub	sp, #40	@ 0x28
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a90:	f107 0314 	add.w	r3, r7, #20
 8002a94:	2200      	movs	r2, #0
 8002a96:	601a      	str	r2, [r3, #0]
 8002a98:	605a      	str	r2, [r3, #4]
 8002a9a:	609a      	str	r2, [r3, #8]
 8002a9c:	60da      	str	r2, [r3, #12]
 8002a9e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4a1d      	ldr	r2, [pc, #116]	@ (8002b1c <HAL_UART_MspInit+0x94>)
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d133      	bne.n	8002b12 <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002aaa:	2300      	movs	r3, #0
 8002aac:	613b      	str	r3, [r7, #16]
 8002aae:	4b1c      	ldr	r3, [pc, #112]	@ (8002b20 <HAL_UART_MspInit+0x98>)
 8002ab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ab2:	4a1b      	ldr	r2, [pc, #108]	@ (8002b20 <HAL_UART_MspInit+0x98>)
 8002ab4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ab8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002aba:	4b19      	ldr	r3, [pc, #100]	@ (8002b20 <HAL_UART_MspInit+0x98>)
 8002abc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002abe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ac2:	613b      	str	r3, [r7, #16]
 8002ac4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	60fb      	str	r3, [r7, #12]
 8002aca:	4b15      	ldr	r3, [pc, #84]	@ (8002b20 <HAL_UART_MspInit+0x98>)
 8002acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ace:	4a14      	ldr	r2, [pc, #80]	@ (8002b20 <HAL_UART_MspInit+0x98>)
 8002ad0:	f043 0301 	orr.w	r3, r3, #1
 8002ad4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ad6:	4b12      	ldr	r3, [pc, #72]	@ (8002b20 <HAL_UART_MspInit+0x98>)
 8002ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ada:	f003 0301 	and.w	r3, r3, #1
 8002ade:	60fb      	str	r3, [r7, #12]
 8002ae0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002ae2:	230c      	movs	r3, #12
 8002ae4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ae6:	2302      	movs	r3, #2
 8002ae8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aea:	2300      	movs	r3, #0
 8002aec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002aee:	2303      	movs	r3, #3
 8002af0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002af2:	2307      	movs	r3, #7
 8002af4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002af6:	f107 0314 	add.w	r3, r7, #20
 8002afa:	4619      	mov	r1, r3
 8002afc:	4809      	ldr	r0, [pc, #36]	@ (8002b24 <HAL_UART_MspInit+0x9c>)
 8002afe:	f001 fc13 	bl	8004328 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002b02:	2200      	movs	r2, #0
 8002b04:	2100      	movs	r1, #0
 8002b06:	2026      	movs	r0, #38	@ 0x26
 8002b08:	f000 ffd5 	bl	8003ab6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002b0c:	2026      	movs	r0, #38	@ 0x26
 8002b0e:	f000 ffee 	bl	8003aee <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8002b12:	bf00      	nop
 8002b14:	3728      	adds	r7, #40	@ 0x28
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bd80      	pop	{r7, pc}
 8002b1a:	bf00      	nop
 8002b1c:	40004400 	.word	0x40004400
 8002b20:	40023800 	.word	0x40023800
 8002b24:	40020000 	.word	0x40020000

08002b28 <HAL_USART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param husart: USART handle pointer
  * @retval None
  */
void HAL_USART_MspInit(USART_HandleTypeDef* husart)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b08a      	sub	sp, #40	@ 0x28
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b30:	f107 0314 	add.w	r3, r7, #20
 8002b34:	2200      	movs	r2, #0
 8002b36:	601a      	str	r2, [r3, #0]
 8002b38:	605a      	str	r2, [r3, #4]
 8002b3a:	609a      	str	r2, [r3, #8]
 8002b3c:	60da      	str	r2, [r3, #12]
 8002b3e:	611a      	str	r2, [r3, #16]
  if(husart->Instance==USART6)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	4a34      	ldr	r2, [pc, #208]	@ (8002c18 <HAL_USART_MspInit+0xf0>)
 8002b46:	4293      	cmp	r3, r2
 8002b48:	d162      	bne.n	8002c10 <HAL_USART_MspInit+0xe8>
  {
    /* USER CODE BEGIN USART6_MspInit 0 */

    /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	613b      	str	r3, [r7, #16]
 8002b4e:	4b33      	ldr	r3, [pc, #204]	@ (8002c1c <HAL_USART_MspInit+0xf4>)
 8002b50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b52:	4a32      	ldr	r2, [pc, #200]	@ (8002c1c <HAL_USART_MspInit+0xf4>)
 8002b54:	f043 0320 	orr.w	r3, r3, #32
 8002b58:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b5a:	4b30      	ldr	r3, [pc, #192]	@ (8002c1c <HAL_USART_MspInit+0xf4>)
 8002b5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b5e:	f003 0320 	and.w	r3, r3, #32
 8002b62:	613b      	str	r3, [r7, #16]
 8002b64:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b66:	2300      	movs	r3, #0
 8002b68:	60fb      	str	r3, [r7, #12]
 8002b6a:	4b2c      	ldr	r3, [pc, #176]	@ (8002c1c <HAL_USART_MspInit+0xf4>)
 8002b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b6e:	4a2b      	ldr	r2, [pc, #172]	@ (8002c1c <HAL_USART_MspInit+0xf4>)
 8002b70:	f043 0304 	orr.w	r3, r3, #4
 8002b74:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b76:	4b29      	ldr	r3, [pc, #164]	@ (8002c1c <HAL_USART_MspInit+0xf4>)
 8002b78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b7a:	f003 0304 	and.w	r3, r3, #4
 8002b7e:	60fb      	str	r3, [r7, #12]
 8002b80:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    PC8     ------> USART6_CK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 8002b82:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8002b86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b88:	2302      	movs	r3, #2
 8002b8a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b90:	2303      	movs	r3, #3
 8002b92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002b94:	2308      	movs	r3, #8
 8002b96:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b98:	f107 0314 	add.w	r3, r7, #20
 8002b9c:	4619      	mov	r1, r3
 8002b9e:	4820      	ldr	r0, [pc, #128]	@ (8002c20 <HAL_USART_MspInit+0xf8>)
 8002ba0:	f001 fbc2 	bl	8004328 <HAL_GPIO_Init>

    /* USART6 DMA Init */
    /* USART6_TX Init */
    hdma_usart6_tx.Instance = DMA2_Stream6;
 8002ba4:	4b1f      	ldr	r3, [pc, #124]	@ (8002c24 <HAL_USART_MspInit+0xfc>)
 8002ba6:	4a20      	ldr	r2, [pc, #128]	@ (8002c28 <HAL_USART_MspInit+0x100>)
 8002ba8:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 8002baa:	4b1e      	ldr	r3, [pc, #120]	@ (8002c24 <HAL_USART_MspInit+0xfc>)
 8002bac:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8002bb0:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002bb2:	4b1c      	ldr	r3, [pc, #112]	@ (8002c24 <HAL_USART_MspInit+0xfc>)
 8002bb4:	2240      	movs	r2, #64	@ 0x40
 8002bb6:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002bb8:	4b1a      	ldr	r3, [pc, #104]	@ (8002c24 <HAL_USART_MspInit+0xfc>)
 8002bba:	2200      	movs	r2, #0
 8002bbc:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002bbe:	4b19      	ldr	r3, [pc, #100]	@ (8002c24 <HAL_USART_MspInit+0xfc>)
 8002bc0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002bc4:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002bc6:	4b17      	ldr	r3, [pc, #92]	@ (8002c24 <HAL_USART_MspInit+0xfc>)
 8002bc8:	2200      	movs	r2, #0
 8002bca:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002bcc:	4b15      	ldr	r3, [pc, #84]	@ (8002c24 <HAL_USART_MspInit+0xfc>)
 8002bce:	2200      	movs	r2, #0
 8002bd0:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 8002bd2:	4b14      	ldr	r3, [pc, #80]	@ (8002c24 <HAL_USART_MspInit+0xfc>)
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002bd8:	4b12      	ldr	r3, [pc, #72]	@ (8002c24 <HAL_USART_MspInit+0xfc>)
 8002bda:	2200      	movs	r2, #0
 8002bdc:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002bde:	4b11      	ldr	r3, [pc, #68]	@ (8002c24 <HAL_USART_MspInit+0xfc>)
 8002be0:	2200      	movs	r2, #0
 8002be2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 8002be4:	480f      	ldr	r0, [pc, #60]	@ (8002c24 <HAL_USART_MspInit+0xfc>)
 8002be6:	f000 ff9d 	bl	8003b24 <HAL_DMA_Init>
 8002bea:	4603      	mov	r3, r0
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d001      	beq.n	8002bf4 <HAL_USART_MspInit+0xcc>
    {
      Error_Handler();
 8002bf0:	f7ff fde2 	bl	80027b8 <Error_Handler>
    }

    __HAL_LINKDMA(husart,hdmatx,hdma_usart6_tx);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	4a0b      	ldr	r2, [pc, #44]	@ (8002c24 <HAL_USART_MspInit+0xfc>)
 8002bf8:	635a      	str	r2, [r3, #52]	@ 0x34
 8002bfa:	4a0a      	ldr	r2, [pc, #40]	@ (8002c24 <HAL_USART_MspInit+0xfc>)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8002c00:	2200      	movs	r2, #0
 8002c02:	2100      	movs	r1, #0
 8002c04:	2047      	movs	r0, #71	@ 0x47
 8002c06:	f000 ff56 	bl	8003ab6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8002c0a:	2047      	movs	r0, #71	@ 0x47
 8002c0c:	f000 ff6f 	bl	8003aee <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART6_MspInit 1 */

  }

}
 8002c10:	bf00      	nop
 8002c12:	3728      	adds	r7, #40	@ 0x28
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bd80      	pop	{r7, pc}
 8002c18:	40011400 	.word	0x40011400
 8002c1c:	40023800 	.word	0x40023800
 8002c20:	40020800 	.word	0x40020800
 8002c24:	20001d00 	.word	0x20001d00
 8002c28:	400264a0 	.word	0x400264a0

08002c2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002c30:	bf00      	nop
 8002c32:	e7fd      	b.n	8002c30 <NMI_Handler+0x4>

08002c34 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c34:	b480      	push	{r7}
 8002c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c38:	bf00      	nop
 8002c3a:	e7fd      	b.n	8002c38 <HardFault_Handler+0x4>

08002c3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c40:	bf00      	nop
 8002c42:	e7fd      	b.n	8002c40 <MemManage_Handler+0x4>

08002c44 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c44:	b480      	push	{r7}
 8002c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c48:	bf00      	nop
 8002c4a:	e7fd      	b.n	8002c48 <BusFault_Handler+0x4>

08002c4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c50:	bf00      	nop
 8002c52:	e7fd      	b.n	8002c50 <UsageFault_Handler+0x4>

08002c54 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002c54:	b480      	push	{r7}
 8002c56:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002c58:	bf00      	nop
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c60:	4770      	bx	lr

08002c62 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c62:	b480      	push	{r7}
 8002c64:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c66:	bf00      	nop
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6e:	4770      	bx	lr

08002c70 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002c70:	b480      	push	{r7}
 8002c72:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002c74:	bf00      	nop
 8002c76:	46bd      	mov	sp, r7
 8002c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7c:	4770      	bx	lr

08002c7e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002c7e:	b580      	push	{r7, lr}
 8002c80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002c82:	f000 f993 	bl	8002fac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002c86:	bf00      	nop
 8002c88:	bd80      	pop	{r7, pc}
	...

08002c8c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8002c90:	4802      	ldr	r0, [pc, #8]	@ (8002c9c <DMA1_Stream5_IRQHandler+0x10>)
 8002c92:	f001 f8df 	bl	8003e54 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002c96:	bf00      	nop
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	bf00      	nop
 8002c9c:	20001bcc 	.word	0x20001bcc

08002ca0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002ca4:	4802      	ldr	r0, [pc, #8]	@ (8002cb0 <USART2_IRQHandler+0x10>)
 8002ca6:	f003 f8d9 	bl	8005e5c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002caa:	bf00      	nop
 8002cac:	bd80      	pop	{r7, pc}
 8002cae:	bf00      	nop
 8002cb0:	20001c74 	.word	0x20001c74

08002cb4 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8002cb8:	4802      	ldr	r0, [pc, #8]	@ (8002cc4 <SPI3_IRQHandler+0x10>)
 8002cba:	f002 fa97 	bl	80051ec <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8002cbe:	bf00      	nop
 8002cc0:	bd80      	pop	{r7, pc}
 8002cc2:	bf00      	nop
 8002cc4:	20001b74 	.word	0x20001b74

08002cc8 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002ccc:	4802      	ldr	r0, [pc, #8]	@ (8002cd8 <DMA2_Stream0_IRQHandler+0x10>)
 8002cce:	f001 f8c1 	bl	8003e54 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002cd2:	bf00      	nop
 8002cd4:	bd80      	pop	{r7, pc}
 8002cd6:	bf00      	nop
 8002cd8:	20001b14 	.word	0x20001b14

08002cdc <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 8002ce0:	4802      	ldr	r0, [pc, #8]	@ (8002cec <DMA2_Stream6_IRQHandler+0x10>)
 8002ce2:	f001 f8b7 	bl	8003e54 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8002ce6:	bf00      	nop
 8002ce8:	bd80      	pop	{r7, pc}
 8002cea:	bf00      	nop
 8002cec:	20001d00 	.word	0x20001d00

08002cf0 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_USART_IRQHandler(&husart6);
 8002cf4:	4802      	ldr	r0, [pc, #8]	@ (8002d00 <USART6_IRQHandler+0x10>)
 8002cf6:	f004 f885 	bl	8006e04 <HAL_USART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8002cfa:	bf00      	nop
 8002cfc:	bd80      	pop	{r7, pc}
 8002cfe:	bf00      	nop
 8002d00:	20001cbc 	.word	0x20001cbc

08002d04 <_getpid>:
 8002d04:	b480      	push	{r7}
 8002d06:	af00      	add	r7, sp, #0
 8002d08:	2301      	movs	r3, #1
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d12:	4770      	bx	lr

08002d14 <_kill>:
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b082      	sub	sp, #8
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
 8002d1c:	6039      	str	r1, [r7, #0]
 8002d1e:	f006 fa35 	bl	800918c <__errno>
 8002d22:	4603      	mov	r3, r0
 8002d24:	2216      	movs	r2, #22
 8002d26:	601a      	str	r2, [r3, #0]
 8002d28:	f04f 33ff 	mov.w	r3, #4294967295
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	3708      	adds	r7, #8
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bd80      	pop	{r7, pc}

08002d34 <_exit>:
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b082      	sub	sp, #8
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
 8002d3c:	f04f 31ff 	mov.w	r1, #4294967295
 8002d40:	6878      	ldr	r0, [r7, #4]
 8002d42:	f7ff ffe7 	bl	8002d14 <_kill>
 8002d46:	bf00      	nop
 8002d48:	e7fd      	b.n	8002d46 <_exit+0x12>

08002d4a <_read>:
 8002d4a:	b580      	push	{r7, lr}
 8002d4c:	b086      	sub	sp, #24
 8002d4e:	af00      	add	r7, sp, #0
 8002d50:	60f8      	str	r0, [r7, #12]
 8002d52:	60b9      	str	r1, [r7, #8]
 8002d54:	607a      	str	r2, [r7, #4]
 8002d56:	2300      	movs	r3, #0
 8002d58:	617b      	str	r3, [r7, #20]
 8002d5a:	e00a      	b.n	8002d72 <_read+0x28>
 8002d5c:	f3af 8000 	nop.w
 8002d60:	4601      	mov	r1, r0
 8002d62:	68bb      	ldr	r3, [r7, #8]
 8002d64:	1c5a      	adds	r2, r3, #1
 8002d66:	60ba      	str	r2, [r7, #8]
 8002d68:	b2ca      	uxtb	r2, r1
 8002d6a:	701a      	strb	r2, [r3, #0]
 8002d6c:	697b      	ldr	r3, [r7, #20]
 8002d6e:	3301      	adds	r3, #1
 8002d70:	617b      	str	r3, [r7, #20]
 8002d72:	697a      	ldr	r2, [r7, #20]
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	429a      	cmp	r2, r3
 8002d78:	dbf0      	blt.n	8002d5c <_read+0x12>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	3718      	adds	r7, #24
 8002d80:	46bd      	mov	sp, r7
 8002d82:	bd80      	pop	{r7, pc}

08002d84 <_write>:
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b086      	sub	sp, #24
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	60f8      	str	r0, [r7, #12]
 8002d8c:	60b9      	str	r1, [r7, #8]
 8002d8e:	607a      	str	r2, [r7, #4]
 8002d90:	2300      	movs	r3, #0
 8002d92:	617b      	str	r3, [r7, #20]
 8002d94:	e009      	b.n	8002daa <_write+0x26>
 8002d96:	68bb      	ldr	r3, [r7, #8]
 8002d98:	1c5a      	adds	r2, r3, #1
 8002d9a:	60ba      	str	r2, [r7, #8]
 8002d9c:	781b      	ldrb	r3, [r3, #0]
 8002d9e:	4618      	mov	r0, r3
 8002da0:	f3af 8000 	nop.w
 8002da4:	697b      	ldr	r3, [r7, #20]
 8002da6:	3301      	adds	r3, #1
 8002da8:	617b      	str	r3, [r7, #20]
 8002daa:	697a      	ldr	r2, [r7, #20]
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	429a      	cmp	r2, r3
 8002db0:	dbf1      	blt.n	8002d96 <_write+0x12>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	4618      	mov	r0, r3
 8002db6:	3718      	adds	r7, #24
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bd80      	pop	{r7, pc}

08002dbc <_close>:
 8002dbc:	b480      	push	{r7}
 8002dbe:	b083      	sub	sp, #12
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
 8002dc4:	f04f 33ff 	mov.w	r3, #4294967295
 8002dc8:	4618      	mov	r0, r3
 8002dca:	370c      	adds	r7, #12
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd2:	4770      	bx	lr

08002dd4 <_fstat>:
 8002dd4:	b480      	push	{r7}
 8002dd6:	b083      	sub	sp, #12
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
 8002ddc:	6039      	str	r1, [r7, #0]
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002de4:	605a      	str	r2, [r3, #4]
 8002de6:	2300      	movs	r3, #0
 8002de8:	4618      	mov	r0, r3
 8002dea:	370c      	adds	r7, #12
 8002dec:	46bd      	mov	sp, r7
 8002dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df2:	4770      	bx	lr

08002df4 <_isatty>:
 8002df4:	b480      	push	{r7}
 8002df6:	b083      	sub	sp, #12
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
 8002dfc:	2301      	movs	r3, #1
 8002dfe:	4618      	mov	r0, r3
 8002e00:	370c      	adds	r7, #12
 8002e02:	46bd      	mov	sp, r7
 8002e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e08:	4770      	bx	lr

08002e0a <_lseek>:
 8002e0a:	b480      	push	{r7}
 8002e0c:	b085      	sub	sp, #20
 8002e0e:	af00      	add	r7, sp, #0
 8002e10:	60f8      	str	r0, [r7, #12]
 8002e12:	60b9      	str	r1, [r7, #8]
 8002e14:	607a      	str	r2, [r7, #4]
 8002e16:	2300      	movs	r3, #0
 8002e18:	4618      	mov	r0, r3
 8002e1a:	3714      	adds	r7, #20
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e22:	4770      	bx	lr

08002e24 <_sbrk>:
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b086      	sub	sp, #24
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
 8002e2c:	4a14      	ldr	r2, [pc, #80]	@ (8002e80 <_sbrk+0x5c>)
 8002e2e:	4b15      	ldr	r3, [pc, #84]	@ (8002e84 <_sbrk+0x60>)
 8002e30:	1ad3      	subs	r3, r2, r3
 8002e32:	617b      	str	r3, [r7, #20]
 8002e34:	697b      	ldr	r3, [r7, #20]
 8002e36:	613b      	str	r3, [r7, #16]
 8002e38:	4b13      	ldr	r3, [pc, #76]	@ (8002e88 <_sbrk+0x64>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d102      	bne.n	8002e46 <_sbrk+0x22>
 8002e40:	4b11      	ldr	r3, [pc, #68]	@ (8002e88 <_sbrk+0x64>)
 8002e42:	4a12      	ldr	r2, [pc, #72]	@ (8002e8c <_sbrk+0x68>)
 8002e44:	601a      	str	r2, [r3, #0]
 8002e46:	4b10      	ldr	r3, [pc, #64]	@ (8002e88 <_sbrk+0x64>)
 8002e48:	681a      	ldr	r2, [r3, #0]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	4413      	add	r3, r2
 8002e4e:	693a      	ldr	r2, [r7, #16]
 8002e50:	429a      	cmp	r2, r3
 8002e52:	d207      	bcs.n	8002e64 <_sbrk+0x40>
 8002e54:	f006 f99a 	bl	800918c <__errno>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	220c      	movs	r2, #12
 8002e5c:	601a      	str	r2, [r3, #0]
 8002e5e:	f04f 33ff 	mov.w	r3, #4294967295
 8002e62:	e009      	b.n	8002e78 <_sbrk+0x54>
 8002e64:	4b08      	ldr	r3, [pc, #32]	@ (8002e88 <_sbrk+0x64>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	60fb      	str	r3, [r7, #12]
 8002e6a:	4b07      	ldr	r3, [pc, #28]	@ (8002e88 <_sbrk+0x64>)
 8002e6c:	681a      	ldr	r2, [r3, #0]
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	4413      	add	r3, r2
 8002e72:	4a05      	ldr	r2, [pc, #20]	@ (8002e88 <_sbrk+0x64>)
 8002e74:	6013      	str	r3, [r2, #0]
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	4618      	mov	r0, r3
 8002e7a:	3718      	adds	r7, #24
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bd80      	pop	{r7, pc}
 8002e80:	20020000 	.word	0x20020000
 8002e84:	00000400 	.word	0x00000400
 8002e88:	20001d7c 	.word	0x20001d7c
 8002e8c:	20001ed0 	.word	0x20001ed0

08002e90 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002e90:	b480      	push	{r7}
 8002e92:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002e94:	4b06      	ldr	r3, [pc, #24]	@ (8002eb0 <SystemInit+0x20>)
 8002e96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e9a:	4a05      	ldr	r2, [pc, #20]	@ (8002eb0 <SystemInit+0x20>)
 8002e9c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002ea0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ea4:	bf00      	nop
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eac:	4770      	bx	lr
 8002eae:	bf00      	nop
 8002eb0:	e000ed00 	.word	0xe000ed00

08002eb4 <Reset_Handler>:
 8002eb4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002eec <LoopFillZerobss+0xe>
 8002eb8:	f7ff ffea 	bl	8002e90 <SystemInit>
 8002ebc:	480c      	ldr	r0, [pc, #48]	@ (8002ef0 <LoopFillZerobss+0x12>)
 8002ebe:	490d      	ldr	r1, [pc, #52]	@ (8002ef4 <LoopFillZerobss+0x16>)
 8002ec0:	4a0d      	ldr	r2, [pc, #52]	@ (8002ef8 <LoopFillZerobss+0x1a>)
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	e002      	b.n	8002ecc <LoopCopyDataInit>

08002ec6 <CopyDataInit>:
 8002ec6:	58d4      	ldr	r4, [r2, r3]
 8002ec8:	50c4      	str	r4, [r0, r3]
 8002eca:	3304      	adds	r3, #4

08002ecc <LoopCopyDataInit>:
 8002ecc:	18c4      	adds	r4, r0, r3
 8002ece:	428c      	cmp	r4, r1
 8002ed0:	d3f9      	bcc.n	8002ec6 <CopyDataInit>
 8002ed2:	4a0a      	ldr	r2, [pc, #40]	@ (8002efc <LoopFillZerobss+0x1e>)
 8002ed4:	4c0a      	ldr	r4, [pc, #40]	@ (8002f00 <LoopFillZerobss+0x22>)
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	e001      	b.n	8002ede <LoopFillZerobss>

08002eda <FillZerobss>:
 8002eda:	6013      	str	r3, [r2, #0]
 8002edc:	3204      	adds	r2, #4

08002ede <LoopFillZerobss>:
 8002ede:	42a2      	cmp	r2, r4
 8002ee0:	d3fb      	bcc.n	8002eda <FillZerobss>
 8002ee2:	f006 f959 	bl	8009198 <__libc_init_array>
 8002ee6:	f7ff f9d5 	bl	8002294 <main>
 8002eea:	4770      	bx	lr
 8002eec:	20020000 	.word	0x20020000
 8002ef0:	20000000 	.word	0x20000000
 8002ef4:	2000009c 	.word	0x2000009c
 8002ef8:	080273f4 	.word	0x080273f4
 8002efc:	2000009c 	.word	0x2000009c
 8002f00:	20001ed0 	.word	0x20001ed0

08002f04 <ADC_IRQHandler>:
 8002f04:	e7fe      	b.n	8002f04 <ADC_IRQHandler>
	...

08002f08 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002f0c:	4b0e      	ldr	r3, [pc, #56]	@ (8002f48 <HAL_Init+0x40>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a0d      	ldr	r2, [pc, #52]	@ (8002f48 <HAL_Init+0x40>)
 8002f12:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002f16:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002f18:	4b0b      	ldr	r3, [pc, #44]	@ (8002f48 <HAL_Init+0x40>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	4a0a      	ldr	r2, [pc, #40]	@ (8002f48 <HAL_Init+0x40>)
 8002f1e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002f22:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002f24:	4b08      	ldr	r3, [pc, #32]	@ (8002f48 <HAL_Init+0x40>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4a07      	ldr	r2, [pc, #28]	@ (8002f48 <HAL_Init+0x40>)
 8002f2a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f2e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f30:	2003      	movs	r0, #3
 8002f32:	f000 fdb5 	bl	8003aa0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002f36:	200f      	movs	r0, #15
 8002f38:	f000 f808 	bl	8002f4c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002f3c:	f7ff fc42 	bl	80027c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002f40:	2300      	movs	r3, #0
}
 8002f42:	4618      	mov	r0, r3
 8002f44:	bd80      	pop	{r7, pc}
 8002f46:	bf00      	nop
 8002f48:	40023c00 	.word	0x40023c00

08002f4c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b082      	sub	sp, #8
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002f54:	4b12      	ldr	r3, [pc, #72]	@ (8002fa0 <HAL_InitTick+0x54>)
 8002f56:	681a      	ldr	r2, [r3, #0]
 8002f58:	4b12      	ldr	r3, [pc, #72]	@ (8002fa4 <HAL_InitTick+0x58>)
 8002f5a:	781b      	ldrb	r3, [r3, #0]
 8002f5c:	4619      	mov	r1, r3
 8002f5e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002f62:	fbb3 f3f1 	udiv	r3, r3, r1
 8002f66:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f000 fdcd 	bl	8003b0a <HAL_SYSTICK_Config>
 8002f70:	4603      	mov	r3, r0
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d001      	beq.n	8002f7a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002f76:	2301      	movs	r3, #1
 8002f78:	e00e      	b.n	8002f98 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2b0f      	cmp	r3, #15
 8002f7e:	d80a      	bhi.n	8002f96 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f80:	2200      	movs	r2, #0
 8002f82:	6879      	ldr	r1, [r7, #4]
 8002f84:	f04f 30ff 	mov.w	r0, #4294967295
 8002f88:	f000 fd95 	bl	8003ab6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002f8c:	4a06      	ldr	r2, [pc, #24]	@ (8002fa8 <HAL_InitTick+0x5c>)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002f92:	2300      	movs	r3, #0
 8002f94:	e000      	b.n	8002f98 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002f96:	2301      	movs	r3, #1
}
 8002f98:	4618      	mov	r0, r3
 8002f9a:	3708      	adds	r7, #8
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	bd80      	pop	{r7, pc}
 8002fa0:	20000034 	.word	0x20000034
 8002fa4:	2000003c 	.word	0x2000003c
 8002fa8:	20000038 	.word	0x20000038

08002fac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002fac:	b480      	push	{r7}
 8002fae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002fb0:	4b06      	ldr	r3, [pc, #24]	@ (8002fcc <HAL_IncTick+0x20>)
 8002fb2:	781b      	ldrb	r3, [r3, #0]
 8002fb4:	461a      	mov	r2, r3
 8002fb6:	4b06      	ldr	r3, [pc, #24]	@ (8002fd0 <HAL_IncTick+0x24>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	4413      	add	r3, r2
 8002fbc:	4a04      	ldr	r2, [pc, #16]	@ (8002fd0 <HAL_IncTick+0x24>)
 8002fbe:	6013      	str	r3, [r2, #0]
}
 8002fc0:	bf00      	nop
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc8:	4770      	bx	lr
 8002fca:	bf00      	nop
 8002fcc:	2000003c 	.word	0x2000003c
 8002fd0:	20001d80 	.word	0x20001d80

08002fd4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	af00      	add	r7, sp, #0
  return uwTick;
 8002fd8:	4b03      	ldr	r3, [pc, #12]	@ (8002fe8 <HAL_GetTick+0x14>)
 8002fda:	681b      	ldr	r3, [r3, #0]
}
 8002fdc:	4618      	mov	r0, r3
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe4:	4770      	bx	lr
 8002fe6:	bf00      	nop
 8002fe8:	20001d80 	.word	0x20001d80

08002fec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b084      	sub	sp, #16
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ff4:	f7ff ffee 	bl	8002fd4 <HAL_GetTick>
 8002ff8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003004:	d005      	beq.n	8003012 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003006:	4b0a      	ldr	r3, [pc, #40]	@ (8003030 <HAL_Delay+0x44>)
 8003008:	781b      	ldrb	r3, [r3, #0]
 800300a:	461a      	mov	r2, r3
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	4413      	add	r3, r2
 8003010:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003012:	bf00      	nop
 8003014:	f7ff ffde 	bl	8002fd4 <HAL_GetTick>
 8003018:	4602      	mov	r2, r0
 800301a:	68bb      	ldr	r3, [r7, #8]
 800301c:	1ad3      	subs	r3, r2, r3
 800301e:	68fa      	ldr	r2, [r7, #12]
 8003020:	429a      	cmp	r2, r3
 8003022:	d8f7      	bhi.n	8003014 <HAL_Delay+0x28>
  {
  }
}
 8003024:	bf00      	nop
 8003026:	bf00      	nop
 8003028:	3710      	adds	r7, #16
 800302a:	46bd      	mov	sp, r7
 800302c:	bd80      	pop	{r7, pc}
 800302e:	bf00      	nop
 8003030:	2000003c 	.word	0x2000003c

08003034 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b084      	sub	sp, #16
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800303c:	2300      	movs	r3, #0
 800303e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d101      	bne.n	800304a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003046:	2301      	movs	r3, #1
 8003048:	e033      	b.n	80030b2 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800304e:	2b00      	cmp	r3, #0
 8003050:	d109      	bne.n	8003066 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003052:	6878      	ldr	r0, [r7, #4]
 8003054:	f7ff fbde 	bl	8002814 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2200      	movs	r2, #0
 800305c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2200      	movs	r2, #0
 8003062:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800306a:	f003 0310 	and.w	r3, r3, #16
 800306e:	2b00      	cmp	r3, #0
 8003070:	d118      	bne.n	80030a4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003076:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800307a:	f023 0302 	bic.w	r3, r3, #2
 800307e:	f043 0202 	orr.w	r2, r3, #2
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8003086:	6878      	ldr	r0, [r7, #4]
 8003088:	f000 fabc 	bl	8003604 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2200      	movs	r2, #0
 8003090:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003096:	f023 0303 	bic.w	r3, r3, #3
 800309a:	f043 0201 	orr.w	r2, r3, #1
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	641a      	str	r2, [r3, #64]	@ 0x40
 80030a2:	e001      	b.n	80030a8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80030a4:	2301      	movs	r3, #1
 80030a6:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2200      	movs	r2, #0
 80030ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80030b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80030b2:	4618      	mov	r0, r3
 80030b4:	3710      	adds	r7, #16
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd80      	pop	{r7, pc}
	...

080030bc <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b088      	sub	sp, #32
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	60f8      	str	r0, [r7, #12]
 80030c4:	60b9      	str	r1, [r7, #8]
 80030c6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80030c8:	2300      	movs	r3, #0
 80030ca:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030cc:	2300      	movs	r3, #0
 80030ce:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80030d6:	2b01      	cmp	r3, #1
 80030d8:	d101      	bne.n	80030de <HAL_ADC_Start_DMA+0x22>
 80030da:	2302      	movs	r3, #2
 80030dc:	e0eb      	b.n	80032b6 <HAL_ADC_Start_DMA+0x1fa>
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	2201      	movs	r2, #1
 80030e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	689b      	ldr	r3, [r3, #8]
 80030ec:	f003 0301 	and.w	r3, r3, #1
 80030f0:	2b01      	cmp	r3, #1
 80030f2:	d018      	beq.n	8003126 <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	689a      	ldr	r2, [r3, #8]
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f042 0201 	orr.w	r2, r2, #1
 8003102:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003104:	4b6e      	ldr	r3, [pc, #440]	@ (80032c0 <HAL_ADC_Start_DMA+0x204>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4a6e      	ldr	r2, [pc, #440]	@ (80032c4 <HAL_ADC_Start_DMA+0x208>)
 800310a:	fba2 2303 	umull	r2, r3, r2, r3
 800310e:	0c9a      	lsrs	r2, r3, #18
 8003110:	4613      	mov	r3, r2
 8003112:	005b      	lsls	r3, r3, #1
 8003114:	4413      	add	r3, r2
 8003116:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8003118:	e002      	b.n	8003120 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 800311a:	697b      	ldr	r3, [r7, #20]
 800311c:	3b01      	subs	r3, #1
 800311e:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8003120:	697b      	ldr	r3, [r7, #20]
 8003122:	2b00      	cmp	r3, #0
 8003124:	d1f9      	bne.n	800311a <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	689b      	ldr	r3, [r3, #8]
 800312c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003130:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003134:	d107      	bne.n	8003146 <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	689a      	ldr	r2, [r3, #8]
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003144:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	689b      	ldr	r3, [r3, #8]
 800314c:	f003 0301 	and.w	r3, r3, #1
 8003150:	2b01      	cmp	r3, #1
 8003152:	f040 80a3 	bne.w	800329c <HAL_ADC_Start_DMA+0x1e0>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800315a:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800315e:	f023 0301 	bic.w	r3, r3, #1
 8003162:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	685b      	ldr	r3, [r3, #4]
 8003170:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003174:	2b00      	cmp	r3, #0
 8003176:	d007      	beq.n	8003188 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800317c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003180:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800318c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003190:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003194:	d106      	bne.n	80031a4 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800319a:	f023 0206 	bic.w	r2, r3, #6
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	645a      	str	r2, [r3, #68]	@ 0x44
 80031a2:	e002      	b.n	80031aa <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	2200      	movs	r2, #0
 80031a8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	2200      	movs	r2, #0
 80031ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80031b2:	4b45      	ldr	r3, [pc, #276]	@ (80032c8 <HAL_ADC_Start_DMA+0x20c>)
 80031b4:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031ba:	4a44      	ldr	r2, [pc, #272]	@ (80032cc <HAL_ADC_Start_DMA+0x210>)
 80031bc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031c2:	4a43      	ldr	r2, [pc, #268]	@ (80032d0 <HAL_ADC_Start_DMA+0x214>)
 80031c4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031ca:	4a42      	ldr	r2, [pc, #264]	@ (80032d4 <HAL_ADC_Start_DMA+0x218>)
 80031cc:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80031d6:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	685a      	ldr	r2, [r3, #4]
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80031e6:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	689a      	ldr	r2, [r3, #8]
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80031f6:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	334c      	adds	r3, #76	@ 0x4c
 8003202:	4619      	mov	r1, r3
 8003204:	68ba      	ldr	r2, [r7, #8]
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	f000 fd3a 	bl	8003c80 <HAL_DMA_Start_IT>
 800320c:	4603      	mov	r3, r0
 800320e:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003210:	69bb      	ldr	r3, [r7, #24]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	f003 031f 	and.w	r3, r3, #31
 8003218:	2b00      	cmp	r3, #0
 800321a:	d12a      	bne.n	8003272 <HAL_ADC_Start_DMA+0x1b6>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4a2d      	ldr	r2, [pc, #180]	@ (80032d8 <HAL_ADC_Start_DMA+0x21c>)
 8003222:	4293      	cmp	r3, r2
 8003224:	d015      	beq.n	8003252 <HAL_ADC_Start_DMA+0x196>
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4a2c      	ldr	r2, [pc, #176]	@ (80032dc <HAL_ADC_Start_DMA+0x220>)
 800322c:	4293      	cmp	r3, r2
 800322e:	d105      	bne.n	800323c <HAL_ADC_Start_DMA+0x180>
 8003230:	4b25      	ldr	r3, [pc, #148]	@ (80032c8 <HAL_ADC_Start_DMA+0x20c>)
 8003232:	685b      	ldr	r3, [r3, #4]
 8003234:	f003 031f 	and.w	r3, r3, #31
 8003238:	2b00      	cmp	r3, #0
 800323a:	d00a      	beq.n	8003252 <HAL_ADC_Start_DMA+0x196>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	4a27      	ldr	r2, [pc, #156]	@ (80032e0 <HAL_ADC_Start_DMA+0x224>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d136      	bne.n	80032b4 <HAL_ADC_Start_DMA+0x1f8>
 8003246:	4b20      	ldr	r3, [pc, #128]	@ (80032c8 <HAL_ADC_Start_DMA+0x20c>)
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	f003 0310 	and.w	r3, r3, #16
 800324e:	2b00      	cmp	r3, #0
 8003250:	d130      	bne.n	80032b4 <HAL_ADC_Start_DMA+0x1f8>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	689b      	ldr	r3, [r3, #8]
 8003258:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800325c:	2b00      	cmp	r3, #0
 800325e:	d129      	bne.n	80032b4 <HAL_ADC_Start_DMA+0x1f8>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	689a      	ldr	r2, [r3, #8]
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800326e:	609a      	str	r2, [r3, #8]
 8003270:	e020      	b.n	80032b4 <HAL_ADC_Start_DMA+0x1f8>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4a18      	ldr	r2, [pc, #96]	@ (80032d8 <HAL_ADC_Start_DMA+0x21c>)
 8003278:	4293      	cmp	r3, r2
 800327a:	d11b      	bne.n	80032b4 <HAL_ADC_Start_DMA+0x1f8>
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	689b      	ldr	r3, [r3, #8]
 8003282:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003286:	2b00      	cmp	r3, #0
 8003288:	d114      	bne.n	80032b4 <HAL_ADC_Start_DMA+0x1f8>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	689a      	ldr	r2, [r3, #8]
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003298:	609a      	str	r2, [r3, #8]
 800329a:	e00b      	b.n	80032b4 <HAL_ADC_Start_DMA+0x1f8>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032a0:	f043 0210 	orr.w	r2, r3, #16
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032ac:	f043 0201 	orr.w	r2, r3, #1
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 80032b4:	7ffb      	ldrb	r3, [r7, #31]
}
 80032b6:	4618      	mov	r0, r3
 80032b8:	3720      	adds	r7, #32
 80032ba:	46bd      	mov	sp, r7
 80032bc:	bd80      	pop	{r7, pc}
 80032be:	bf00      	nop
 80032c0:	20000034 	.word	0x20000034
 80032c4:	431bde83 	.word	0x431bde83
 80032c8:	40012300 	.word	0x40012300
 80032cc:	080037fd 	.word	0x080037fd
 80032d0:	080038b7 	.word	0x080038b7
 80032d4:	080038d3 	.word	0x080038d3
 80032d8:	40012000 	.word	0x40012000
 80032dc:	40012100 	.word	0x40012100
 80032e0:	40012200 	.word	0x40012200

080032e4 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b084      	sub	sp, #16
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032ec:	2300      	movs	r3, #0
 80032ee:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80032f6:	2b01      	cmp	r3, #1
 80032f8:	d101      	bne.n	80032fe <HAL_ADC_Stop_DMA+0x1a>
 80032fa:	2302      	movs	r3, #2
 80032fc:	e048      	b.n	8003390 <HAL_ADC_Stop_DMA+0xac>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2201      	movs	r2, #1
 8003302:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	689a      	ldr	r2, [r3, #8]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f022 0201 	bic.w	r2, r2, #1
 8003314:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	689b      	ldr	r3, [r3, #8]
 800331c:	f003 0301 	and.w	r3, r3, #1
 8003320:	2b00      	cmp	r3, #0
 8003322:	d130      	bne.n	8003386 <HAL_ADC_Stop_DMA+0xa2>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	689a      	ldr	r2, [r3, #8]
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003332:	609a      	str	r2, [r3, #8]

    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003338:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800333c:	b2db      	uxtb	r3, r3
 800333e:	2b02      	cmp	r3, #2
 8003340:	d10f      	bne.n	8003362 <HAL_ADC_Stop_DMA+0x7e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003346:	4618      	mov	r0, r3
 8003348:	f000 fcf2 	bl	8003d30 <HAL_DMA_Abort>
 800334c:	4603      	mov	r3, r0
 800334e:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8003350:	7bfb      	ldrb	r3, [r7, #15]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d005      	beq.n	8003362 <HAL_ADC_Stop_DMA+0x7e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800335a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	685a      	ldr	r2, [r3, #4]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
 8003370:	605a      	str	r2, [r3, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003376:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800337a:	f023 0301 	bic.w	r3, r3, #1
 800337e:	f043 0201 	orr.w	r2, r3, #1
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2200      	movs	r2, #0
 800338a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800338e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003390:	4618      	mov	r0, r3
 8003392:	3710      	adds	r7, #16
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}

08003398 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003398:	b480      	push	{r7}
 800339a:	b083      	sub	sp, #12
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80033a0:	bf00      	nop
 80033a2:	370c      	adds	r7, #12
 80033a4:	46bd      	mov	sp, r7
 80033a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033aa:	4770      	bx	lr

080033ac <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80033ac:	b480      	push	{r7}
 80033ae:	b083      	sub	sp, #12
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80033b4:	bf00      	nop
 80033b6:	370c      	adds	r7, #12
 80033b8:	46bd      	mov	sp, r7
 80033ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033be:	4770      	bx	lr

080033c0 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80033c0:	b480      	push	{r7}
 80033c2:	b085      	sub	sp, #20
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
 80033c8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80033ca:	2300      	movs	r3, #0
 80033cc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80033d4:	2b01      	cmp	r3, #1
 80033d6:	d101      	bne.n	80033dc <HAL_ADC_ConfigChannel+0x1c>
 80033d8:	2302      	movs	r3, #2
 80033da:	e105      	b.n	80035e8 <HAL_ADC_ConfigChannel+0x228>
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2201      	movs	r2, #1
 80033e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	2b09      	cmp	r3, #9
 80033ea:	d925      	bls.n	8003438 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	68d9      	ldr	r1, [r3, #12]
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	b29b      	uxth	r3, r3
 80033f8:	461a      	mov	r2, r3
 80033fa:	4613      	mov	r3, r2
 80033fc:	005b      	lsls	r3, r3, #1
 80033fe:	4413      	add	r3, r2
 8003400:	3b1e      	subs	r3, #30
 8003402:	2207      	movs	r2, #7
 8003404:	fa02 f303 	lsl.w	r3, r2, r3
 8003408:	43da      	mvns	r2, r3
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	400a      	ands	r2, r1
 8003410:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	68d9      	ldr	r1, [r3, #12]
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	689a      	ldr	r2, [r3, #8]
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	b29b      	uxth	r3, r3
 8003422:	4618      	mov	r0, r3
 8003424:	4603      	mov	r3, r0
 8003426:	005b      	lsls	r3, r3, #1
 8003428:	4403      	add	r3, r0
 800342a:	3b1e      	subs	r3, #30
 800342c:	409a      	lsls	r2, r3
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	430a      	orrs	r2, r1
 8003434:	60da      	str	r2, [r3, #12]
 8003436:	e022      	b.n	800347e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	6919      	ldr	r1, [r3, #16]
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	b29b      	uxth	r3, r3
 8003444:	461a      	mov	r2, r3
 8003446:	4613      	mov	r3, r2
 8003448:	005b      	lsls	r3, r3, #1
 800344a:	4413      	add	r3, r2
 800344c:	2207      	movs	r2, #7
 800344e:	fa02 f303 	lsl.w	r3, r2, r3
 8003452:	43da      	mvns	r2, r3
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	400a      	ands	r2, r1
 800345a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	6919      	ldr	r1, [r3, #16]
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	689a      	ldr	r2, [r3, #8]
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	b29b      	uxth	r3, r3
 800346c:	4618      	mov	r0, r3
 800346e:	4603      	mov	r3, r0
 8003470:	005b      	lsls	r3, r3, #1
 8003472:	4403      	add	r3, r0
 8003474:	409a      	lsls	r2, r3
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	430a      	orrs	r2, r1
 800347c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	685b      	ldr	r3, [r3, #4]
 8003482:	2b06      	cmp	r3, #6
 8003484:	d824      	bhi.n	80034d0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	685a      	ldr	r2, [r3, #4]
 8003490:	4613      	mov	r3, r2
 8003492:	009b      	lsls	r3, r3, #2
 8003494:	4413      	add	r3, r2
 8003496:	3b05      	subs	r3, #5
 8003498:	221f      	movs	r2, #31
 800349a:	fa02 f303 	lsl.w	r3, r2, r3
 800349e:	43da      	mvns	r2, r3
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	400a      	ands	r2, r1
 80034a6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	b29b      	uxth	r3, r3
 80034b4:	4618      	mov	r0, r3
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	685a      	ldr	r2, [r3, #4]
 80034ba:	4613      	mov	r3, r2
 80034bc:	009b      	lsls	r3, r3, #2
 80034be:	4413      	add	r3, r2
 80034c0:	3b05      	subs	r3, #5
 80034c2:	fa00 f203 	lsl.w	r2, r0, r3
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	430a      	orrs	r2, r1
 80034cc:	635a      	str	r2, [r3, #52]	@ 0x34
 80034ce:	e04c      	b.n	800356a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	2b0c      	cmp	r3, #12
 80034d6:	d824      	bhi.n	8003522 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	685a      	ldr	r2, [r3, #4]
 80034e2:	4613      	mov	r3, r2
 80034e4:	009b      	lsls	r3, r3, #2
 80034e6:	4413      	add	r3, r2
 80034e8:	3b23      	subs	r3, #35	@ 0x23
 80034ea:	221f      	movs	r2, #31
 80034ec:	fa02 f303 	lsl.w	r3, r2, r3
 80034f0:	43da      	mvns	r2, r3
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	400a      	ands	r2, r1
 80034f8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	b29b      	uxth	r3, r3
 8003506:	4618      	mov	r0, r3
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	685a      	ldr	r2, [r3, #4]
 800350c:	4613      	mov	r3, r2
 800350e:	009b      	lsls	r3, r3, #2
 8003510:	4413      	add	r3, r2
 8003512:	3b23      	subs	r3, #35	@ 0x23
 8003514:	fa00 f203 	lsl.w	r2, r0, r3
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	430a      	orrs	r2, r1
 800351e:	631a      	str	r2, [r3, #48]	@ 0x30
 8003520:	e023      	b.n	800356a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	685a      	ldr	r2, [r3, #4]
 800352c:	4613      	mov	r3, r2
 800352e:	009b      	lsls	r3, r3, #2
 8003530:	4413      	add	r3, r2
 8003532:	3b41      	subs	r3, #65	@ 0x41
 8003534:	221f      	movs	r2, #31
 8003536:	fa02 f303 	lsl.w	r3, r2, r3
 800353a:	43da      	mvns	r2, r3
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	400a      	ands	r2, r1
 8003542:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	b29b      	uxth	r3, r3
 8003550:	4618      	mov	r0, r3
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	685a      	ldr	r2, [r3, #4]
 8003556:	4613      	mov	r3, r2
 8003558:	009b      	lsls	r3, r3, #2
 800355a:	4413      	add	r3, r2
 800355c:	3b41      	subs	r3, #65	@ 0x41
 800355e:	fa00 f203 	lsl.w	r2, r0, r3
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	430a      	orrs	r2, r1
 8003568:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800356a:	4b22      	ldr	r3, [pc, #136]	@ (80035f4 <HAL_ADC_ConfigChannel+0x234>)
 800356c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	4a21      	ldr	r2, [pc, #132]	@ (80035f8 <HAL_ADC_ConfigChannel+0x238>)
 8003574:	4293      	cmp	r3, r2
 8003576:	d109      	bne.n	800358c <HAL_ADC_ConfigChannel+0x1cc>
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	2b12      	cmp	r3, #18
 800357e:	d105      	bne.n	800358c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	4a19      	ldr	r2, [pc, #100]	@ (80035f8 <HAL_ADC_ConfigChannel+0x238>)
 8003592:	4293      	cmp	r3, r2
 8003594:	d123      	bne.n	80035de <HAL_ADC_ConfigChannel+0x21e>
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	2b10      	cmp	r3, #16
 800359c:	d003      	beq.n	80035a6 <HAL_ADC_ConfigChannel+0x1e6>
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	2b11      	cmp	r3, #17
 80035a4:	d11b      	bne.n	80035de <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	685b      	ldr	r3, [r3, #4]
 80035aa:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	2b10      	cmp	r3, #16
 80035b8:	d111      	bne.n	80035de <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80035ba:	4b10      	ldr	r3, [pc, #64]	@ (80035fc <HAL_ADC_ConfigChannel+0x23c>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	4a10      	ldr	r2, [pc, #64]	@ (8003600 <HAL_ADC_ConfigChannel+0x240>)
 80035c0:	fba2 2303 	umull	r2, r3, r2, r3
 80035c4:	0c9a      	lsrs	r2, r3, #18
 80035c6:	4613      	mov	r3, r2
 80035c8:	009b      	lsls	r3, r3, #2
 80035ca:	4413      	add	r3, r2
 80035cc:	005b      	lsls	r3, r3, #1
 80035ce:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80035d0:	e002      	b.n	80035d8 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80035d2:	68bb      	ldr	r3, [r7, #8]
 80035d4:	3b01      	subs	r3, #1
 80035d6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80035d8:	68bb      	ldr	r3, [r7, #8]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d1f9      	bne.n	80035d2 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2200      	movs	r2, #0
 80035e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80035e6:	2300      	movs	r3, #0
}
 80035e8:	4618      	mov	r0, r3
 80035ea:	3714      	adds	r7, #20
 80035ec:	46bd      	mov	sp, r7
 80035ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f2:	4770      	bx	lr
 80035f4:	40012300 	.word	0x40012300
 80035f8:	40012000 	.word	0x40012000
 80035fc:	20000034 	.word	0x20000034
 8003600:	431bde83 	.word	0x431bde83

08003604 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003604:	b480      	push	{r7}
 8003606:	b085      	sub	sp, #20
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800360c:	4b79      	ldr	r3, [pc, #484]	@ (80037f4 <ADC_Init+0x1f0>)
 800360e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	685a      	ldr	r2, [r3, #4]
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	685b      	ldr	r3, [r3, #4]
 8003624:	431a      	orrs	r2, r3
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	685a      	ldr	r2, [r3, #4]
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003638:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	6859      	ldr	r1, [r3, #4]
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	691b      	ldr	r3, [r3, #16]
 8003644:	021a      	lsls	r2, r3, #8
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	430a      	orrs	r2, r1
 800364c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	685a      	ldr	r2, [r3, #4]
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800365c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	6859      	ldr	r1, [r3, #4]
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	689a      	ldr	r2, [r3, #8]
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	430a      	orrs	r2, r1
 800366e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	689a      	ldr	r2, [r3, #8]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800367e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	6899      	ldr	r1, [r3, #8]
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	68da      	ldr	r2, [r3, #12]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	430a      	orrs	r2, r1
 8003690:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003696:	4a58      	ldr	r2, [pc, #352]	@ (80037f8 <ADC_Init+0x1f4>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d022      	beq.n	80036e2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	689a      	ldr	r2, [r3, #8]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80036aa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	6899      	ldr	r1, [r3, #8]
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	430a      	orrs	r2, r1
 80036bc:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	689a      	ldr	r2, [r3, #8]
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80036cc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	6899      	ldr	r1, [r3, #8]
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	430a      	orrs	r2, r1
 80036de:	609a      	str	r2, [r3, #8]
 80036e0:	e00f      	b.n	8003702 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	689a      	ldr	r2, [r3, #8]
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80036f0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	689a      	ldr	r2, [r3, #8]
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003700:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	689a      	ldr	r2, [r3, #8]
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f022 0202 	bic.w	r2, r2, #2
 8003710:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	6899      	ldr	r1, [r3, #8]
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	7e1b      	ldrb	r3, [r3, #24]
 800371c:	005a      	lsls	r2, r3, #1
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	430a      	orrs	r2, r1
 8003724:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	f893 3020 	ldrb.w	r3, [r3, #32]
 800372c:	2b00      	cmp	r3, #0
 800372e:	d01b      	beq.n	8003768 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	685a      	ldr	r2, [r3, #4]
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800373e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	685a      	ldr	r2, [r3, #4]
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800374e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	6859      	ldr	r1, [r3, #4]
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800375a:	3b01      	subs	r3, #1
 800375c:	035a      	lsls	r2, r3, #13
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	430a      	orrs	r2, r1
 8003764:	605a      	str	r2, [r3, #4]
 8003766:	e007      	b.n	8003778 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	685a      	ldr	r2, [r3, #4]
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003776:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003786:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	69db      	ldr	r3, [r3, #28]
 8003792:	3b01      	subs	r3, #1
 8003794:	051a      	lsls	r2, r3, #20
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	430a      	orrs	r2, r1
 800379c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	689a      	ldr	r2, [r3, #8]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80037ac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	6899      	ldr	r1, [r3, #8]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80037ba:	025a      	lsls	r2, r3, #9
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	430a      	orrs	r2, r1
 80037c2:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	689a      	ldr	r2, [r3, #8]
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037d2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	6899      	ldr	r1, [r3, #8]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	695b      	ldr	r3, [r3, #20]
 80037de:	029a      	lsls	r2, r3, #10
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	430a      	orrs	r2, r1
 80037e6:	609a      	str	r2, [r3, #8]
}
 80037e8:	bf00      	nop
 80037ea:	3714      	adds	r7, #20
 80037ec:	46bd      	mov	sp, r7
 80037ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f2:	4770      	bx	lr
 80037f4:	40012300 	.word	0x40012300
 80037f8:	0f000001 	.word	0x0f000001

080037fc <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b084      	sub	sp, #16
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003808:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800380e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003812:	2b00      	cmp	r3, #0
 8003814:	d13c      	bne.n	8003890 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800381a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	689b      	ldr	r3, [r3, #8]
 8003828:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800382c:	2b00      	cmp	r3, #0
 800382e:	d12b      	bne.n	8003888 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003834:	2b00      	cmp	r3, #0
 8003836:	d127      	bne.n	8003888 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800383e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003842:	2b00      	cmp	r3, #0
 8003844:	d006      	beq.n	8003854 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	689b      	ldr	r3, [r3, #8]
 800384c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003850:	2b00      	cmp	r3, #0
 8003852:	d119      	bne.n	8003888 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	685a      	ldr	r2, [r3, #4]
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f022 0220 	bic.w	r2, r2, #32
 8003862:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003868:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003874:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003878:	2b00      	cmp	r3, #0
 800387a:	d105      	bne.n	8003888 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003880:	f043 0201 	orr.w	r2, r3, #1
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003888:	68f8      	ldr	r0, [r7, #12]
 800388a:	f7fe fba5 	bl	8001fd8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800388e:	e00e      	b.n	80038ae <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003894:	f003 0310 	and.w	r3, r3, #16
 8003898:	2b00      	cmp	r3, #0
 800389a:	d003      	beq.n	80038a4 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800389c:	68f8      	ldr	r0, [r7, #12]
 800389e:	f7ff fd85 	bl	80033ac <HAL_ADC_ErrorCallback>
}
 80038a2:	e004      	b.n	80038ae <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038aa:	6878      	ldr	r0, [r7, #4]
 80038ac:	4798      	blx	r3
}
 80038ae:	bf00      	nop
 80038b0:	3710      	adds	r7, #16
 80038b2:	46bd      	mov	sp, r7
 80038b4:	bd80      	pop	{r7, pc}

080038b6 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80038b6:	b580      	push	{r7, lr}
 80038b8:	b084      	sub	sp, #16
 80038ba:	af00      	add	r7, sp, #0
 80038bc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038c2:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80038c4:	68f8      	ldr	r0, [r7, #12]
 80038c6:	f7ff fd67 	bl	8003398 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80038ca:	bf00      	nop
 80038cc:	3710      	adds	r7, #16
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bd80      	pop	{r7, pc}

080038d2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80038d2:	b580      	push	{r7, lr}
 80038d4:	b084      	sub	sp, #16
 80038d6:	af00      	add	r7, sp, #0
 80038d8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038de:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	2240      	movs	r2, #64	@ 0x40
 80038e4:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038ea:	f043 0204 	orr.w	r2, r3, #4
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80038f2:	68f8      	ldr	r0, [r7, #12]
 80038f4:	f7ff fd5a 	bl	80033ac <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80038f8:	bf00      	nop
 80038fa:	3710      	adds	r7, #16
 80038fc:	46bd      	mov	sp, r7
 80038fe:	bd80      	pop	{r7, pc}

08003900 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003900:	b480      	push	{r7}
 8003902:	b085      	sub	sp, #20
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	f003 0307 	and.w	r3, r3, #7
 800390e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003910:	4b0c      	ldr	r3, [pc, #48]	@ (8003944 <__NVIC_SetPriorityGrouping+0x44>)
 8003912:	68db      	ldr	r3, [r3, #12]
 8003914:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003916:	68ba      	ldr	r2, [r7, #8]
 8003918:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800391c:	4013      	ands	r3, r2
 800391e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003924:	68bb      	ldr	r3, [r7, #8]
 8003926:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003928:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800392c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003930:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003932:	4a04      	ldr	r2, [pc, #16]	@ (8003944 <__NVIC_SetPriorityGrouping+0x44>)
 8003934:	68bb      	ldr	r3, [r7, #8]
 8003936:	60d3      	str	r3, [r2, #12]
}
 8003938:	bf00      	nop
 800393a:	3714      	adds	r7, #20
 800393c:	46bd      	mov	sp, r7
 800393e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003942:	4770      	bx	lr
 8003944:	e000ed00 	.word	0xe000ed00

08003948 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003948:	b480      	push	{r7}
 800394a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800394c:	4b04      	ldr	r3, [pc, #16]	@ (8003960 <__NVIC_GetPriorityGrouping+0x18>)
 800394e:	68db      	ldr	r3, [r3, #12]
 8003950:	0a1b      	lsrs	r3, r3, #8
 8003952:	f003 0307 	and.w	r3, r3, #7
}
 8003956:	4618      	mov	r0, r3
 8003958:	46bd      	mov	sp, r7
 800395a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395e:	4770      	bx	lr
 8003960:	e000ed00 	.word	0xe000ed00

08003964 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003964:	b480      	push	{r7}
 8003966:	b083      	sub	sp, #12
 8003968:	af00      	add	r7, sp, #0
 800396a:	4603      	mov	r3, r0
 800396c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800396e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003972:	2b00      	cmp	r3, #0
 8003974:	db0b      	blt.n	800398e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003976:	79fb      	ldrb	r3, [r7, #7]
 8003978:	f003 021f 	and.w	r2, r3, #31
 800397c:	4907      	ldr	r1, [pc, #28]	@ (800399c <__NVIC_EnableIRQ+0x38>)
 800397e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003982:	095b      	lsrs	r3, r3, #5
 8003984:	2001      	movs	r0, #1
 8003986:	fa00 f202 	lsl.w	r2, r0, r2
 800398a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800398e:	bf00      	nop
 8003990:	370c      	adds	r7, #12
 8003992:	46bd      	mov	sp, r7
 8003994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003998:	4770      	bx	lr
 800399a:	bf00      	nop
 800399c:	e000e100 	.word	0xe000e100

080039a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80039a0:	b480      	push	{r7}
 80039a2:	b083      	sub	sp, #12
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	4603      	mov	r3, r0
 80039a8:	6039      	str	r1, [r7, #0]
 80039aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	db0a      	blt.n	80039ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	b2da      	uxtb	r2, r3
 80039b8:	490c      	ldr	r1, [pc, #48]	@ (80039ec <__NVIC_SetPriority+0x4c>)
 80039ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039be:	0112      	lsls	r2, r2, #4
 80039c0:	b2d2      	uxtb	r2, r2
 80039c2:	440b      	add	r3, r1
 80039c4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80039c8:	e00a      	b.n	80039e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	b2da      	uxtb	r2, r3
 80039ce:	4908      	ldr	r1, [pc, #32]	@ (80039f0 <__NVIC_SetPriority+0x50>)
 80039d0:	79fb      	ldrb	r3, [r7, #7]
 80039d2:	f003 030f 	and.w	r3, r3, #15
 80039d6:	3b04      	subs	r3, #4
 80039d8:	0112      	lsls	r2, r2, #4
 80039da:	b2d2      	uxtb	r2, r2
 80039dc:	440b      	add	r3, r1
 80039de:	761a      	strb	r2, [r3, #24]
}
 80039e0:	bf00      	nop
 80039e2:	370c      	adds	r7, #12
 80039e4:	46bd      	mov	sp, r7
 80039e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ea:	4770      	bx	lr
 80039ec:	e000e100 	.word	0xe000e100
 80039f0:	e000ed00 	.word	0xe000ed00

080039f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80039f4:	b480      	push	{r7}
 80039f6:	b089      	sub	sp, #36	@ 0x24
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	60f8      	str	r0, [r7, #12]
 80039fc:	60b9      	str	r1, [r7, #8]
 80039fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	f003 0307 	and.w	r3, r3, #7
 8003a06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003a08:	69fb      	ldr	r3, [r7, #28]
 8003a0a:	f1c3 0307 	rsb	r3, r3, #7
 8003a0e:	2b04      	cmp	r3, #4
 8003a10:	bf28      	it	cs
 8003a12:	2304      	movcs	r3, #4
 8003a14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a16:	69fb      	ldr	r3, [r7, #28]
 8003a18:	3304      	adds	r3, #4
 8003a1a:	2b06      	cmp	r3, #6
 8003a1c:	d902      	bls.n	8003a24 <NVIC_EncodePriority+0x30>
 8003a1e:	69fb      	ldr	r3, [r7, #28]
 8003a20:	3b03      	subs	r3, #3
 8003a22:	e000      	b.n	8003a26 <NVIC_EncodePriority+0x32>
 8003a24:	2300      	movs	r3, #0
 8003a26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a28:	f04f 32ff 	mov.w	r2, #4294967295
 8003a2c:	69bb      	ldr	r3, [r7, #24]
 8003a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a32:	43da      	mvns	r2, r3
 8003a34:	68bb      	ldr	r3, [r7, #8]
 8003a36:	401a      	ands	r2, r3
 8003a38:	697b      	ldr	r3, [r7, #20]
 8003a3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a3c:	f04f 31ff 	mov.w	r1, #4294967295
 8003a40:	697b      	ldr	r3, [r7, #20]
 8003a42:	fa01 f303 	lsl.w	r3, r1, r3
 8003a46:	43d9      	mvns	r1, r3
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a4c:	4313      	orrs	r3, r2
         );
}
 8003a4e:	4618      	mov	r0, r3
 8003a50:	3724      	adds	r7, #36	@ 0x24
 8003a52:	46bd      	mov	sp, r7
 8003a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a58:	4770      	bx	lr
	...

08003a5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b082      	sub	sp, #8
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	3b01      	subs	r3, #1
 8003a68:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003a6c:	d301      	bcc.n	8003a72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003a6e:	2301      	movs	r3, #1
 8003a70:	e00f      	b.n	8003a92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003a72:	4a0a      	ldr	r2, [pc, #40]	@ (8003a9c <SysTick_Config+0x40>)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	3b01      	subs	r3, #1
 8003a78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003a7a:	210f      	movs	r1, #15
 8003a7c:	f04f 30ff 	mov.w	r0, #4294967295
 8003a80:	f7ff ff8e 	bl	80039a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a84:	4b05      	ldr	r3, [pc, #20]	@ (8003a9c <SysTick_Config+0x40>)
 8003a86:	2200      	movs	r2, #0
 8003a88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a8a:	4b04      	ldr	r3, [pc, #16]	@ (8003a9c <SysTick_Config+0x40>)
 8003a8c:	2207      	movs	r2, #7
 8003a8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003a90:	2300      	movs	r3, #0
}
 8003a92:	4618      	mov	r0, r3
 8003a94:	3708      	adds	r7, #8
 8003a96:	46bd      	mov	sp, r7
 8003a98:	bd80      	pop	{r7, pc}
 8003a9a:	bf00      	nop
 8003a9c:	e000e010 	.word	0xe000e010

08003aa0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b082      	sub	sp, #8
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003aa8:	6878      	ldr	r0, [r7, #4]
 8003aaa:	f7ff ff29 	bl	8003900 <__NVIC_SetPriorityGrouping>
}
 8003aae:	bf00      	nop
 8003ab0:	3708      	adds	r7, #8
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bd80      	pop	{r7, pc}

08003ab6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003ab6:	b580      	push	{r7, lr}
 8003ab8:	b086      	sub	sp, #24
 8003aba:	af00      	add	r7, sp, #0
 8003abc:	4603      	mov	r3, r0
 8003abe:	60b9      	str	r1, [r7, #8]
 8003ac0:	607a      	str	r2, [r7, #4]
 8003ac2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003ac8:	f7ff ff3e 	bl	8003948 <__NVIC_GetPriorityGrouping>
 8003acc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003ace:	687a      	ldr	r2, [r7, #4]
 8003ad0:	68b9      	ldr	r1, [r7, #8]
 8003ad2:	6978      	ldr	r0, [r7, #20]
 8003ad4:	f7ff ff8e 	bl	80039f4 <NVIC_EncodePriority>
 8003ad8:	4602      	mov	r2, r0
 8003ada:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ade:	4611      	mov	r1, r2
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	f7ff ff5d 	bl	80039a0 <__NVIC_SetPriority>
}
 8003ae6:	bf00      	nop
 8003ae8:	3718      	adds	r7, #24
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bd80      	pop	{r7, pc}

08003aee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003aee:	b580      	push	{r7, lr}
 8003af0:	b082      	sub	sp, #8
 8003af2:	af00      	add	r7, sp, #0
 8003af4:	4603      	mov	r3, r0
 8003af6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003af8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003afc:	4618      	mov	r0, r3
 8003afe:	f7ff ff31 	bl	8003964 <__NVIC_EnableIRQ>
}
 8003b02:	bf00      	nop
 8003b04:	3708      	adds	r7, #8
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bd80      	pop	{r7, pc}

08003b0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003b0a:	b580      	push	{r7, lr}
 8003b0c:	b082      	sub	sp, #8
 8003b0e:	af00      	add	r7, sp, #0
 8003b10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003b12:	6878      	ldr	r0, [r7, #4]
 8003b14:	f7ff ffa2 	bl	8003a5c <SysTick_Config>
 8003b18:	4603      	mov	r3, r0
}
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	3708      	adds	r7, #8
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	bd80      	pop	{r7, pc}
	...

08003b24 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b086      	sub	sp, #24
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003b30:	f7ff fa50 	bl	8002fd4 <HAL_GetTick>
 8003b34:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d101      	bne.n	8003b40 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	e099      	b.n	8003c74 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2202      	movs	r2, #2
 8003b44:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	681a      	ldr	r2, [r3, #0]
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f022 0201 	bic.w	r2, r2, #1
 8003b5e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b60:	e00f      	b.n	8003b82 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003b62:	f7ff fa37 	bl	8002fd4 <HAL_GetTick>
 8003b66:	4602      	mov	r2, r0
 8003b68:	693b      	ldr	r3, [r7, #16]
 8003b6a:	1ad3      	subs	r3, r2, r3
 8003b6c:	2b05      	cmp	r3, #5
 8003b6e:	d908      	bls.n	8003b82 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2220      	movs	r2, #32
 8003b74:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	2203      	movs	r2, #3
 8003b7a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003b7e:	2303      	movs	r3, #3
 8003b80:	e078      	b.n	8003c74 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f003 0301 	and.w	r3, r3, #1
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d1e8      	bne.n	8003b62 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003b98:	697a      	ldr	r2, [r7, #20]
 8003b9a:	4b38      	ldr	r3, [pc, #224]	@ (8003c7c <HAL_DMA_Init+0x158>)
 8003b9c:	4013      	ands	r3, r2
 8003b9e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	685a      	ldr	r2, [r3, #4]
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	689b      	ldr	r3, [r3, #8]
 8003ba8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003bae:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	691b      	ldr	r3, [r3, #16]
 8003bb4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003bba:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	699b      	ldr	r3, [r3, #24]
 8003bc0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003bc6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6a1b      	ldr	r3, [r3, #32]
 8003bcc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003bce:	697a      	ldr	r2, [r7, #20]
 8003bd0:	4313      	orrs	r3, r2
 8003bd2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bd8:	2b04      	cmp	r3, #4
 8003bda:	d107      	bne.n	8003bec <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003be4:	4313      	orrs	r3, r2
 8003be6:	697a      	ldr	r2, [r7, #20]
 8003be8:	4313      	orrs	r3, r2
 8003bea:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	697a      	ldr	r2, [r7, #20]
 8003bf2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	695b      	ldr	r3, [r3, #20]
 8003bfa:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003bfc:	697b      	ldr	r3, [r7, #20]
 8003bfe:	f023 0307 	bic.w	r3, r3, #7
 8003c02:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c08:	697a      	ldr	r2, [r7, #20]
 8003c0a:	4313      	orrs	r3, r2
 8003c0c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c12:	2b04      	cmp	r3, #4
 8003c14:	d117      	bne.n	8003c46 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c1a:	697a      	ldr	r2, [r7, #20]
 8003c1c:	4313      	orrs	r3, r2
 8003c1e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d00e      	beq.n	8003c46 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003c28:	6878      	ldr	r0, [r7, #4]
 8003c2a:	f000 fb01 	bl	8004230 <DMA_CheckFifoParam>
 8003c2e:	4603      	mov	r3, r0
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d008      	beq.n	8003c46 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2240      	movs	r2, #64	@ 0x40
 8003c38:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2201      	movs	r2, #1
 8003c3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003c42:	2301      	movs	r3, #1
 8003c44:	e016      	b.n	8003c74 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	697a      	ldr	r2, [r7, #20]
 8003c4c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003c4e:	6878      	ldr	r0, [r7, #4]
 8003c50:	f000 fab8 	bl	80041c4 <DMA_CalcBaseAndBitshift>
 8003c54:	4603      	mov	r3, r0
 8003c56:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c5c:	223f      	movs	r2, #63	@ 0x3f
 8003c5e:	409a      	lsls	r2, r3
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2200      	movs	r2, #0
 8003c68:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	2201      	movs	r2, #1
 8003c6e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003c72:	2300      	movs	r3, #0
}
 8003c74:	4618      	mov	r0, r3
 8003c76:	3718      	adds	r7, #24
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	bd80      	pop	{r7, pc}
 8003c7c:	f010803f 	.word	0xf010803f

08003c80 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b086      	sub	sp, #24
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	60f8      	str	r0, [r7, #12]
 8003c88:	60b9      	str	r1, [r7, #8]
 8003c8a:	607a      	str	r2, [r7, #4]
 8003c8c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c8e:	2300      	movs	r3, #0
 8003c90:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c96:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003c9e:	2b01      	cmp	r3, #1
 8003ca0:	d101      	bne.n	8003ca6 <HAL_DMA_Start_IT+0x26>
 8003ca2:	2302      	movs	r3, #2
 8003ca4:	e040      	b.n	8003d28 <HAL_DMA_Start_IT+0xa8>
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	2201      	movs	r2, #1
 8003caa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003cb4:	b2db      	uxtb	r3, r3
 8003cb6:	2b01      	cmp	r3, #1
 8003cb8:	d12f      	bne.n	8003d1a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	2202      	movs	r2, #2
 8003cbe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	687a      	ldr	r2, [r7, #4]
 8003ccc:	68b9      	ldr	r1, [r7, #8]
 8003cce:	68f8      	ldr	r0, [r7, #12]
 8003cd0:	f000 fa4a 	bl	8004168 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cd8:	223f      	movs	r2, #63	@ 0x3f
 8003cda:	409a      	lsls	r2, r3
 8003cdc:	693b      	ldr	r3, [r7, #16]
 8003cde:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	681a      	ldr	r2, [r3, #0]
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f042 0216 	orr.w	r2, r2, #22
 8003cee:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d007      	beq.n	8003d08 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	681a      	ldr	r2, [r3, #0]
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f042 0208 	orr.w	r2, r2, #8
 8003d06:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	681a      	ldr	r2, [r3, #0]
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f042 0201 	orr.w	r2, r2, #1
 8003d16:	601a      	str	r2, [r3, #0]
 8003d18:	e005      	b.n	8003d26 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003d22:	2302      	movs	r3, #2
 8003d24:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003d26:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d28:	4618      	mov	r0, r3
 8003d2a:	3718      	adds	r7, #24
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	bd80      	pop	{r7, pc}

08003d30 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b084      	sub	sp, #16
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d3c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003d3e:	f7ff f949 	bl	8002fd4 <HAL_GetTick>
 8003d42:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003d4a:	b2db      	uxtb	r3, r3
 8003d4c:	2b02      	cmp	r3, #2
 8003d4e:	d008      	beq.n	8003d62 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2280      	movs	r2, #128	@ 0x80
 8003d54:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2200      	movs	r2, #0
 8003d5a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003d5e:	2301      	movs	r3, #1
 8003d60:	e052      	b.n	8003e08 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	681a      	ldr	r2, [r3, #0]
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f022 0216 	bic.w	r2, r2, #22
 8003d70:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	695a      	ldr	r2, [r3, #20]
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003d80:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d103      	bne.n	8003d92 <HAL_DMA_Abort+0x62>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d007      	beq.n	8003da2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	681a      	ldr	r2, [r3, #0]
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f022 0208 	bic.w	r2, r2, #8
 8003da0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	681a      	ldr	r2, [r3, #0]
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f022 0201 	bic.w	r2, r2, #1
 8003db0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003db2:	e013      	b.n	8003ddc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003db4:	f7ff f90e 	bl	8002fd4 <HAL_GetTick>
 8003db8:	4602      	mov	r2, r0
 8003dba:	68bb      	ldr	r3, [r7, #8]
 8003dbc:	1ad3      	subs	r3, r2, r3
 8003dbe:	2b05      	cmp	r3, #5
 8003dc0:	d90c      	bls.n	8003ddc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2220      	movs	r2, #32
 8003dc6:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2203      	movs	r2, #3
 8003dcc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003dd8:	2303      	movs	r3, #3
 8003dda:	e015      	b.n	8003e08 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f003 0301 	and.w	r3, r3, #1
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d1e4      	bne.n	8003db4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dee:	223f      	movs	r2, #63	@ 0x3f
 8003df0:	409a      	lsls	r2, r3
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2201      	movs	r2, #1
 8003dfa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2200      	movs	r2, #0
 8003e02:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003e06:	2300      	movs	r3, #0
}
 8003e08:	4618      	mov	r0, r3
 8003e0a:	3710      	adds	r7, #16
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	bd80      	pop	{r7, pc}

08003e10 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003e10:	b480      	push	{r7}
 8003e12:	b083      	sub	sp, #12
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003e1e:	b2db      	uxtb	r3, r3
 8003e20:	2b02      	cmp	r3, #2
 8003e22:	d004      	beq.n	8003e2e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2280      	movs	r2, #128	@ 0x80
 8003e28:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	e00c      	b.n	8003e48 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2205      	movs	r2, #5
 8003e32:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	681a      	ldr	r2, [r3, #0]
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f022 0201 	bic.w	r2, r2, #1
 8003e44:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003e46:	2300      	movs	r3, #0
}
 8003e48:	4618      	mov	r0, r3
 8003e4a:	370c      	adds	r7, #12
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e52:	4770      	bx	lr

08003e54 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b086      	sub	sp, #24
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003e60:	4b8e      	ldr	r3, [pc, #568]	@ (800409c <HAL_DMA_IRQHandler+0x248>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	4a8e      	ldr	r2, [pc, #568]	@ (80040a0 <HAL_DMA_IRQHandler+0x24c>)
 8003e66:	fba2 2303 	umull	r2, r3, r2, r3
 8003e6a:	0a9b      	lsrs	r3, r3, #10
 8003e6c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e72:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003e74:	693b      	ldr	r3, [r7, #16]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e7e:	2208      	movs	r2, #8
 8003e80:	409a      	lsls	r2, r3
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	4013      	ands	r3, r2
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d01a      	beq.n	8003ec0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f003 0304 	and.w	r3, r3, #4
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d013      	beq.n	8003ec0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	681a      	ldr	r2, [r3, #0]
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f022 0204 	bic.w	r2, r2, #4
 8003ea6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003eac:	2208      	movs	r2, #8
 8003eae:	409a      	lsls	r2, r3
 8003eb0:	693b      	ldr	r3, [r7, #16]
 8003eb2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003eb8:	f043 0201 	orr.w	r2, r3, #1
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ec4:	2201      	movs	r2, #1
 8003ec6:	409a      	lsls	r2, r3
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	4013      	ands	r3, r2
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d012      	beq.n	8003ef6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	695b      	ldr	r3, [r3, #20]
 8003ed6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d00b      	beq.n	8003ef6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ee2:	2201      	movs	r2, #1
 8003ee4:	409a      	lsls	r2, r3
 8003ee6:	693b      	ldr	r3, [r7, #16]
 8003ee8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003eee:	f043 0202 	orr.w	r2, r3, #2
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003efa:	2204      	movs	r2, #4
 8003efc:	409a      	lsls	r2, r3
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	4013      	ands	r3, r2
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d012      	beq.n	8003f2c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f003 0302 	and.w	r3, r3, #2
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d00b      	beq.n	8003f2c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f18:	2204      	movs	r2, #4
 8003f1a:	409a      	lsls	r2, r3
 8003f1c:	693b      	ldr	r3, [r7, #16]
 8003f1e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f24:	f043 0204 	orr.w	r2, r3, #4
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f30:	2210      	movs	r2, #16
 8003f32:	409a      	lsls	r2, r3
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	4013      	ands	r3, r2
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d043      	beq.n	8003fc4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f003 0308 	and.w	r3, r3, #8
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d03c      	beq.n	8003fc4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f4e:	2210      	movs	r2, #16
 8003f50:	409a      	lsls	r2, r3
 8003f52:	693b      	ldr	r3, [r7, #16]
 8003f54:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d018      	beq.n	8003f96 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d108      	bne.n	8003f84 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d024      	beq.n	8003fc4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f7e:	6878      	ldr	r0, [r7, #4]
 8003f80:	4798      	blx	r3
 8003f82:	e01f      	b.n	8003fc4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d01b      	beq.n	8003fc4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f90:	6878      	ldr	r0, [r7, #4]
 8003f92:	4798      	blx	r3
 8003f94:	e016      	b.n	8003fc4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d107      	bne.n	8003fb4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	681a      	ldr	r2, [r3, #0]
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f022 0208 	bic.w	r2, r2, #8
 8003fb2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d003      	beq.n	8003fc4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fc0:	6878      	ldr	r0, [r7, #4]
 8003fc2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fc8:	2220      	movs	r2, #32
 8003fca:	409a      	lsls	r2, r3
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	4013      	ands	r3, r2
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	f000 808f 	beq.w	80040f4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f003 0310 	and.w	r3, r3, #16
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	f000 8087 	beq.w	80040f4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fea:	2220      	movs	r2, #32
 8003fec:	409a      	lsls	r2, r3
 8003fee:	693b      	ldr	r3, [r7, #16]
 8003ff0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003ff8:	b2db      	uxtb	r3, r3
 8003ffa:	2b05      	cmp	r3, #5
 8003ffc:	d136      	bne.n	800406c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	681a      	ldr	r2, [r3, #0]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f022 0216 	bic.w	r2, r2, #22
 800400c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	695a      	ldr	r2, [r3, #20]
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800401c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004022:	2b00      	cmp	r3, #0
 8004024:	d103      	bne.n	800402e <HAL_DMA_IRQHandler+0x1da>
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800402a:	2b00      	cmp	r3, #0
 800402c:	d007      	beq.n	800403e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	681a      	ldr	r2, [r3, #0]
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f022 0208 	bic.w	r2, r2, #8
 800403c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004042:	223f      	movs	r2, #63	@ 0x3f
 8004044:	409a      	lsls	r2, r3
 8004046:	693b      	ldr	r3, [r7, #16]
 8004048:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2201      	movs	r2, #1
 800404e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2200      	movs	r2, #0
 8004056:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800405e:	2b00      	cmp	r3, #0
 8004060:	d07e      	beq.n	8004160 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004066:	6878      	ldr	r0, [r7, #4]
 8004068:	4798      	blx	r3
        }
        return;
 800406a:	e079      	b.n	8004160 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004076:	2b00      	cmp	r3, #0
 8004078:	d01d      	beq.n	80040b6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004084:	2b00      	cmp	r3, #0
 8004086:	d10d      	bne.n	80040a4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800408c:	2b00      	cmp	r3, #0
 800408e:	d031      	beq.n	80040f4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004094:	6878      	ldr	r0, [r7, #4]
 8004096:	4798      	blx	r3
 8004098:	e02c      	b.n	80040f4 <HAL_DMA_IRQHandler+0x2a0>
 800409a:	bf00      	nop
 800409c:	20000034 	.word	0x20000034
 80040a0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d023      	beq.n	80040f4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040b0:	6878      	ldr	r0, [r7, #4]
 80040b2:	4798      	blx	r3
 80040b4:	e01e      	b.n	80040f4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d10f      	bne.n	80040e4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	681a      	ldr	r2, [r3, #0]
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f022 0210 	bic.w	r2, r2, #16
 80040d2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2201      	movs	r2, #1
 80040d8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2200      	movs	r2, #0
 80040e0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d003      	beq.n	80040f4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040f0:	6878      	ldr	r0, [r7, #4]
 80040f2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d032      	beq.n	8004162 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004100:	f003 0301 	and.w	r3, r3, #1
 8004104:	2b00      	cmp	r3, #0
 8004106:	d022      	beq.n	800414e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2205      	movs	r2, #5
 800410c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	681a      	ldr	r2, [r3, #0]
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f022 0201 	bic.w	r2, r2, #1
 800411e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004120:	68bb      	ldr	r3, [r7, #8]
 8004122:	3301      	adds	r3, #1
 8004124:	60bb      	str	r3, [r7, #8]
 8004126:	697a      	ldr	r2, [r7, #20]
 8004128:	429a      	cmp	r2, r3
 800412a:	d307      	bcc.n	800413c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f003 0301 	and.w	r3, r3, #1
 8004136:	2b00      	cmp	r3, #0
 8004138:	d1f2      	bne.n	8004120 <HAL_DMA_IRQHandler+0x2cc>
 800413a:	e000      	b.n	800413e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800413c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2201      	movs	r2, #1
 8004142:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2200      	movs	r2, #0
 800414a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004152:	2b00      	cmp	r3, #0
 8004154:	d005      	beq.n	8004162 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800415a:	6878      	ldr	r0, [r7, #4]
 800415c:	4798      	blx	r3
 800415e:	e000      	b.n	8004162 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004160:	bf00      	nop
    }
  }
}
 8004162:	3718      	adds	r7, #24
 8004164:	46bd      	mov	sp, r7
 8004166:	bd80      	pop	{r7, pc}

08004168 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004168:	b480      	push	{r7}
 800416a:	b085      	sub	sp, #20
 800416c:	af00      	add	r7, sp, #0
 800416e:	60f8      	str	r0, [r7, #12]
 8004170:	60b9      	str	r1, [r7, #8]
 8004172:	607a      	str	r2, [r7, #4]
 8004174:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	681a      	ldr	r2, [r3, #0]
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004184:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	683a      	ldr	r2, [r7, #0]
 800418c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	689b      	ldr	r3, [r3, #8]
 8004192:	2b40      	cmp	r3, #64	@ 0x40
 8004194:	d108      	bne.n	80041a8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	687a      	ldr	r2, [r7, #4]
 800419c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	68ba      	ldr	r2, [r7, #8]
 80041a4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80041a6:	e007      	b.n	80041b8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	68ba      	ldr	r2, [r7, #8]
 80041ae:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	687a      	ldr	r2, [r7, #4]
 80041b6:	60da      	str	r2, [r3, #12]
}
 80041b8:	bf00      	nop
 80041ba:	3714      	adds	r7, #20
 80041bc:	46bd      	mov	sp, r7
 80041be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c2:	4770      	bx	lr

080041c4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80041c4:	b480      	push	{r7}
 80041c6:	b085      	sub	sp, #20
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	b2db      	uxtb	r3, r3
 80041d2:	3b10      	subs	r3, #16
 80041d4:	4a14      	ldr	r2, [pc, #80]	@ (8004228 <DMA_CalcBaseAndBitshift+0x64>)
 80041d6:	fba2 2303 	umull	r2, r3, r2, r3
 80041da:	091b      	lsrs	r3, r3, #4
 80041dc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80041de:	4a13      	ldr	r2, [pc, #76]	@ (800422c <DMA_CalcBaseAndBitshift+0x68>)
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	4413      	add	r3, r2
 80041e4:	781b      	ldrb	r3, [r3, #0]
 80041e6:	461a      	mov	r2, r3
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	2b03      	cmp	r3, #3
 80041f0:	d909      	bls.n	8004206 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80041fa:	f023 0303 	bic.w	r3, r3, #3
 80041fe:	1d1a      	adds	r2, r3, #4
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	659a      	str	r2, [r3, #88]	@ 0x58
 8004204:	e007      	b.n	8004216 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800420e:	f023 0303 	bic.w	r3, r3, #3
 8004212:	687a      	ldr	r2, [r7, #4]
 8004214:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800421a:	4618      	mov	r0, r3
 800421c:	3714      	adds	r7, #20
 800421e:	46bd      	mov	sp, r7
 8004220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004224:	4770      	bx	lr
 8004226:	bf00      	nop
 8004228:	aaaaaaab 	.word	0xaaaaaaab
 800422c:	08009e94 	.word	0x08009e94

08004230 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004230:	b480      	push	{r7}
 8004232:	b085      	sub	sp, #20
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004238:	2300      	movs	r3, #0
 800423a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004240:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	699b      	ldr	r3, [r3, #24]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d11f      	bne.n	800428a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	2b03      	cmp	r3, #3
 800424e:	d856      	bhi.n	80042fe <DMA_CheckFifoParam+0xce>
 8004250:	a201      	add	r2, pc, #4	@ (adr r2, 8004258 <DMA_CheckFifoParam+0x28>)
 8004252:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004256:	bf00      	nop
 8004258:	08004269 	.word	0x08004269
 800425c:	0800427b 	.word	0x0800427b
 8004260:	08004269 	.word	0x08004269
 8004264:	080042ff 	.word	0x080042ff
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800426c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004270:	2b00      	cmp	r3, #0
 8004272:	d046      	beq.n	8004302 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004274:	2301      	movs	r3, #1
 8004276:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004278:	e043      	b.n	8004302 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800427e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004282:	d140      	bne.n	8004306 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004284:	2301      	movs	r3, #1
 8004286:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004288:	e03d      	b.n	8004306 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	699b      	ldr	r3, [r3, #24]
 800428e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004292:	d121      	bne.n	80042d8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004294:	68bb      	ldr	r3, [r7, #8]
 8004296:	2b03      	cmp	r3, #3
 8004298:	d837      	bhi.n	800430a <DMA_CheckFifoParam+0xda>
 800429a:	a201      	add	r2, pc, #4	@ (adr r2, 80042a0 <DMA_CheckFifoParam+0x70>)
 800429c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042a0:	080042b1 	.word	0x080042b1
 80042a4:	080042b7 	.word	0x080042b7
 80042a8:	080042b1 	.word	0x080042b1
 80042ac:	080042c9 	.word	0x080042c9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80042b0:	2301      	movs	r3, #1
 80042b2:	73fb      	strb	r3, [r7, #15]
      break;
 80042b4:	e030      	b.n	8004318 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042ba:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d025      	beq.n	800430e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80042c2:	2301      	movs	r3, #1
 80042c4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80042c6:	e022      	b.n	800430e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042cc:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80042d0:	d11f      	bne.n	8004312 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80042d2:	2301      	movs	r3, #1
 80042d4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80042d6:	e01c      	b.n	8004312 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80042d8:	68bb      	ldr	r3, [r7, #8]
 80042da:	2b02      	cmp	r3, #2
 80042dc:	d903      	bls.n	80042e6 <DMA_CheckFifoParam+0xb6>
 80042de:	68bb      	ldr	r3, [r7, #8]
 80042e0:	2b03      	cmp	r3, #3
 80042e2:	d003      	beq.n	80042ec <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80042e4:	e018      	b.n	8004318 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80042e6:	2301      	movs	r3, #1
 80042e8:	73fb      	strb	r3, [r7, #15]
      break;
 80042ea:	e015      	b.n	8004318 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042f0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d00e      	beq.n	8004316 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80042f8:	2301      	movs	r3, #1
 80042fa:	73fb      	strb	r3, [r7, #15]
      break;
 80042fc:	e00b      	b.n	8004316 <DMA_CheckFifoParam+0xe6>
      break;
 80042fe:	bf00      	nop
 8004300:	e00a      	b.n	8004318 <DMA_CheckFifoParam+0xe8>
      break;
 8004302:	bf00      	nop
 8004304:	e008      	b.n	8004318 <DMA_CheckFifoParam+0xe8>
      break;
 8004306:	bf00      	nop
 8004308:	e006      	b.n	8004318 <DMA_CheckFifoParam+0xe8>
      break;
 800430a:	bf00      	nop
 800430c:	e004      	b.n	8004318 <DMA_CheckFifoParam+0xe8>
      break;
 800430e:	bf00      	nop
 8004310:	e002      	b.n	8004318 <DMA_CheckFifoParam+0xe8>
      break;   
 8004312:	bf00      	nop
 8004314:	e000      	b.n	8004318 <DMA_CheckFifoParam+0xe8>
      break;
 8004316:	bf00      	nop
    }
  } 
  
  return status; 
 8004318:	7bfb      	ldrb	r3, [r7, #15]
}
 800431a:	4618      	mov	r0, r3
 800431c:	3714      	adds	r7, #20
 800431e:	46bd      	mov	sp, r7
 8004320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004324:	4770      	bx	lr
 8004326:	bf00      	nop

08004328 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004328:	b480      	push	{r7}
 800432a:	b089      	sub	sp, #36	@ 0x24
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
 8004330:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004332:	2300      	movs	r3, #0
 8004334:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004336:	2300      	movs	r3, #0
 8004338:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800433a:	2300      	movs	r3, #0
 800433c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800433e:	2300      	movs	r3, #0
 8004340:	61fb      	str	r3, [r7, #28]
 8004342:	e16b      	b.n	800461c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004344:	2201      	movs	r2, #1
 8004346:	69fb      	ldr	r3, [r7, #28]
 8004348:	fa02 f303 	lsl.w	r3, r2, r3
 800434c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	697a      	ldr	r2, [r7, #20]
 8004354:	4013      	ands	r3, r2
 8004356:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004358:	693a      	ldr	r2, [r7, #16]
 800435a:	697b      	ldr	r3, [r7, #20]
 800435c:	429a      	cmp	r2, r3
 800435e:	f040 815a 	bne.w	8004616 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	685b      	ldr	r3, [r3, #4]
 8004366:	f003 0303 	and.w	r3, r3, #3
 800436a:	2b01      	cmp	r3, #1
 800436c:	d005      	beq.n	800437a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004376:	2b02      	cmp	r3, #2
 8004378:	d130      	bne.n	80043dc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	689b      	ldr	r3, [r3, #8]
 800437e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004380:	69fb      	ldr	r3, [r7, #28]
 8004382:	005b      	lsls	r3, r3, #1
 8004384:	2203      	movs	r2, #3
 8004386:	fa02 f303 	lsl.w	r3, r2, r3
 800438a:	43db      	mvns	r3, r3
 800438c:	69ba      	ldr	r2, [r7, #24]
 800438e:	4013      	ands	r3, r2
 8004390:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	68da      	ldr	r2, [r3, #12]
 8004396:	69fb      	ldr	r3, [r7, #28]
 8004398:	005b      	lsls	r3, r3, #1
 800439a:	fa02 f303 	lsl.w	r3, r2, r3
 800439e:	69ba      	ldr	r2, [r7, #24]
 80043a0:	4313      	orrs	r3, r2
 80043a2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	69ba      	ldr	r2, [r7, #24]
 80043a8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80043b0:	2201      	movs	r2, #1
 80043b2:	69fb      	ldr	r3, [r7, #28]
 80043b4:	fa02 f303 	lsl.w	r3, r2, r3
 80043b8:	43db      	mvns	r3, r3
 80043ba:	69ba      	ldr	r2, [r7, #24]
 80043bc:	4013      	ands	r3, r2
 80043be:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	685b      	ldr	r3, [r3, #4]
 80043c4:	091b      	lsrs	r3, r3, #4
 80043c6:	f003 0201 	and.w	r2, r3, #1
 80043ca:	69fb      	ldr	r3, [r7, #28]
 80043cc:	fa02 f303 	lsl.w	r3, r2, r3
 80043d0:	69ba      	ldr	r2, [r7, #24]
 80043d2:	4313      	orrs	r3, r2
 80043d4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	69ba      	ldr	r2, [r7, #24]
 80043da:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	685b      	ldr	r3, [r3, #4]
 80043e0:	f003 0303 	and.w	r3, r3, #3
 80043e4:	2b03      	cmp	r3, #3
 80043e6:	d017      	beq.n	8004418 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	68db      	ldr	r3, [r3, #12]
 80043ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80043ee:	69fb      	ldr	r3, [r7, #28]
 80043f0:	005b      	lsls	r3, r3, #1
 80043f2:	2203      	movs	r2, #3
 80043f4:	fa02 f303 	lsl.w	r3, r2, r3
 80043f8:	43db      	mvns	r3, r3
 80043fa:	69ba      	ldr	r2, [r7, #24]
 80043fc:	4013      	ands	r3, r2
 80043fe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	689a      	ldr	r2, [r3, #8]
 8004404:	69fb      	ldr	r3, [r7, #28]
 8004406:	005b      	lsls	r3, r3, #1
 8004408:	fa02 f303 	lsl.w	r3, r2, r3
 800440c:	69ba      	ldr	r2, [r7, #24]
 800440e:	4313      	orrs	r3, r2
 8004410:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	69ba      	ldr	r2, [r7, #24]
 8004416:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	685b      	ldr	r3, [r3, #4]
 800441c:	f003 0303 	and.w	r3, r3, #3
 8004420:	2b02      	cmp	r3, #2
 8004422:	d123      	bne.n	800446c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004424:	69fb      	ldr	r3, [r7, #28]
 8004426:	08da      	lsrs	r2, r3, #3
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	3208      	adds	r2, #8
 800442c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004430:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004432:	69fb      	ldr	r3, [r7, #28]
 8004434:	f003 0307 	and.w	r3, r3, #7
 8004438:	009b      	lsls	r3, r3, #2
 800443a:	220f      	movs	r2, #15
 800443c:	fa02 f303 	lsl.w	r3, r2, r3
 8004440:	43db      	mvns	r3, r3
 8004442:	69ba      	ldr	r2, [r7, #24]
 8004444:	4013      	ands	r3, r2
 8004446:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	691a      	ldr	r2, [r3, #16]
 800444c:	69fb      	ldr	r3, [r7, #28]
 800444e:	f003 0307 	and.w	r3, r3, #7
 8004452:	009b      	lsls	r3, r3, #2
 8004454:	fa02 f303 	lsl.w	r3, r2, r3
 8004458:	69ba      	ldr	r2, [r7, #24]
 800445a:	4313      	orrs	r3, r2
 800445c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800445e:	69fb      	ldr	r3, [r7, #28]
 8004460:	08da      	lsrs	r2, r3, #3
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	3208      	adds	r2, #8
 8004466:	69b9      	ldr	r1, [r7, #24]
 8004468:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004472:	69fb      	ldr	r3, [r7, #28]
 8004474:	005b      	lsls	r3, r3, #1
 8004476:	2203      	movs	r2, #3
 8004478:	fa02 f303 	lsl.w	r3, r2, r3
 800447c:	43db      	mvns	r3, r3
 800447e:	69ba      	ldr	r2, [r7, #24]
 8004480:	4013      	ands	r3, r2
 8004482:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	685b      	ldr	r3, [r3, #4]
 8004488:	f003 0203 	and.w	r2, r3, #3
 800448c:	69fb      	ldr	r3, [r7, #28]
 800448e:	005b      	lsls	r3, r3, #1
 8004490:	fa02 f303 	lsl.w	r3, r2, r3
 8004494:	69ba      	ldr	r2, [r7, #24]
 8004496:	4313      	orrs	r3, r2
 8004498:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	69ba      	ldr	r2, [r7, #24]
 800449e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	f000 80b4 	beq.w	8004616 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80044ae:	2300      	movs	r3, #0
 80044b0:	60fb      	str	r3, [r7, #12]
 80044b2:	4b60      	ldr	r3, [pc, #384]	@ (8004634 <HAL_GPIO_Init+0x30c>)
 80044b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044b6:	4a5f      	ldr	r2, [pc, #380]	@ (8004634 <HAL_GPIO_Init+0x30c>)
 80044b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80044bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80044be:	4b5d      	ldr	r3, [pc, #372]	@ (8004634 <HAL_GPIO_Init+0x30c>)
 80044c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80044c6:	60fb      	str	r3, [r7, #12]
 80044c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80044ca:	4a5b      	ldr	r2, [pc, #364]	@ (8004638 <HAL_GPIO_Init+0x310>)
 80044cc:	69fb      	ldr	r3, [r7, #28]
 80044ce:	089b      	lsrs	r3, r3, #2
 80044d0:	3302      	adds	r3, #2
 80044d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80044d8:	69fb      	ldr	r3, [r7, #28]
 80044da:	f003 0303 	and.w	r3, r3, #3
 80044de:	009b      	lsls	r3, r3, #2
 80044e0:	220f      	movs	r2, #15
 80044e2:	fa02 f303 	lsl.w	r3, r2, r3
 80044e6:	43db      	mvns	r3, r3
 80044e8:	69ba      	ldr	r2, [r7, #24]
 80044ea:	4013      	ands	r3, r2
 80044ec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	4a52      	ldr	r2, [pc, #328]	@ (800463c <HAL_GPIO_Init+0x314>)
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d02b      	beq.n	800454e <HAL_GPIO_Init+0x226>
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	4a51      	ldr	r2, [pc, #324]	@ (8004640 <HAL_GPIO_Init+0x318>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d025      	beq.n	800454a <HAL_GPIO_Init+0x222>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	4a50      	ldr	r2, [pc, #320]	@ (8004644 <HAL_GPIO_Init+0x31c>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d01f      	beq.n	8004546 <HAL_GPIO_Init+0x21e>
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	4a4f      	ldr	r2, [pc, #316]	@ (8004648 <HAL_GPIO_Init+0x320>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d019      	beq.n	8004542 <HAL_GPIO_Init+0x21a>
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	4a4e      	ldr	r2, [pc, #312]	@ (800464c <HAL_GPIO_Init+0x324>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d013      	beq.n	800453e <HAL_GPIO_Init+0x216>
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	4a4d      	ldr	r2, [pc, #308]	@ (8004650 <HAL_GPIO_Init+0x328>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d00d      	beq.n	800453a <HAL_GPIO_Init+0x212>
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	4a4c      	ldr	r2, [pc, #304]	@ (8004654 <HAL_GPIO_Init+0x32c>)
 8004522:	4293      	cmp	r3, r2
 8004524:	d007      	beq.n	8004536 <HAL_GPIO_Init+0x20e>
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	4a4b      	ldr	r2, [pc, #300]	@ (8004658 <HAL_GPIO_Init+0x330>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d101      	bne.n	8004532 <HAL_GPIO_Init+0x20a>
 800452e:	2307      	movs	r3, #7
 8004530:	e00e      	b.n	8004550 <HAL_GPIO_Init+0x228>
 8004532:	2308      	movs	r3, #8
 8004534:	e00c      	b.n	8004550 <HAL_GPIO_Init+0x228>
 8004536:	2306      	movs	r3, #6
 8004538:	e00a      	b.n	8004550 <HAL_GPIO_Init+0x228>
 800453a:	2305      	movs	r3, #5
 800453c:	e008      	b.n	8004550 <HAL_GPIO_Init+0x228>
 800453e:	2304      	movs	r3, #4
 8004540:	e006      	b.n	8004550 <HAL_GPIO_Init+0x228>
 8004542:	2303      	movs	r3, #3
 8004544:	e004      	b.n	8004550 <HAL_GPIO_Init+0x228>
 8004546:	2302      	movs	r3, #2
 8004548:	e002      	b.n	8004550 <HAL_GPIO_Init+0x228>
 800454a:	2301      	movs	r3, #1
 800454c:	e000      	b.n	8004550 <HAL_GPIO_Init+0x228>
 800454e:	2300      	movs	r3, #0
 8004550:	69fa      	ldr	r2, [r7, #28]
 8004552:	f002 0203 	and.w	r2, r2, #3
 8004556:	0092      	lsls	r2, r2, #2
 8004558:	4093      	lsls	r3, r2
 800455a:	69ba      	ldr	r2, [r7, #24]
 800455c:	4313      	orrs	r3, r2
 800455e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004560:	4935      	ldr	r1, [pc, #212]	@ (8004638 <HAL_GPIO_Init+0x310>)
 8004562:	69fb      	ldr	r3, [r7, #28]
 8004564:	089b      	lsrs	r3, r3, #2
 8004566:	3302      	adds	r3, #2
 8004568:	69ba      	ldr	r2, [r7, #24]
 800456a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800456e:	4b3b      	ldr	r3, [pc, #236]	@ (800465c <HAL_GPIO_Init+0x334>)
 8004570:	689b      	ldr	r3, [r3, #8]
 8004572:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004574:	693b      	ldr	r3, [r7, #16]
 8004576:	43db      	mvns	r3, r3
 8004578:	69ba      	ldr	r2, [r7, #24]
 800457a:	4013      	ands	r3, r2
 800457c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	685b      	ldr	r3, [r3, #4]
 8004582:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004586:	2b00      	cmp	r3, #0
 8004588:	d003      	beq.n	8004592 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800458a:	69ba      	ldr	r2, [r7, #24]
 800458c:	693b      	ldr	r3, [r7, #16]
 800458e:	4313      	orrs	r3, r2
 8004590:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004592:	4a32      	ldr	r2, [pc, #200]	@ (800465c <HAL_GPIO_Init+0x334>)
 8004594:	69bb      	ldr	r3, [r7, #24]
 8004596:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004598:	4b30      	ldr	r3, [pc, #192]	@ (800465c <HAL_GPIO_Init+0x334>)
 800459a:	68db      	ldr	r3, [r3, #12]
 800459c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800459e:	693b      	ldr	r3, [r7, #16]
 80045a0:	43db      	mvns	r3, r3
 80045a2:	69ba      	ldr	r2, [r7, #24]
 80045a4:	4013      	ands	r3, r2
 80045a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	685b      	ldr	r3, [r3, #4]
 80045ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d003      	beq.n	80045bc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80045b4:	69ba      	ldr	r2, [r7, #24]
 80045b6:	693b      	ldr	r3, [r7, #16]
 80045b8:	4313      	orrs	r3, r2
 80045ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80045bc:	4a27      	ldr	r2, [pc, #156]	@ (800465c <HAL_GPIO_Init+0x334>)
 80045be:	69bb      	ldr	r3, [r7, #24]
 80045c0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80045c2:	4b26      	ldr	r3, [pc, #152]	@ (800465c <HAL_GPIO_Init+0x334>)
 80045c4:	685b      	ldr	r3, [r3, #4]
 80045c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80045c8:	693b      	ldr	r3, [r7, #16]
 80045ca:	43db      	mvns	r3, r3
 80045cc:	69ba      	ldr	r2, [r7, #24]
 80045ce:	4013      	ands	r3, r2
 80045d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	685b      	ldr	r3, [r3, #4]
 80045d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d003      	beq.n	80045e6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80045de:	69ba      	ldr	r2, [r7, #24]
 80045e0:	693b      	ldr	r3, [r7, #16]
 80045e2:	4313      	orrs	r3, r2
 80045e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80045e6:	4a1d      	ldr	r2, [pc, #116]	@ (800465c <HAL_GPIO_Init+0x334>)
 80045e8:	69bb      	ldr	r3, [r7, #24]
 80045ea:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80045ec:	4b1b      	ldr	r3, [pc, #108]	@ (800465c <HAL_GPIO_Init+0x334>)
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80045f2:	693b      	ldr	r3, [r7, #16]
 80045f4:	43db      	mvns	r3, r3
 80045f6:	69ba      	ldr	r2, [r7, #24]
 80045f8:	4013      	ands	r3, r2
 80045fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	685b      	ldr	r3, [r3, #4]
 8004600:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004604:	2b00      	cmp	r3, #0
 8004606:	d003      	beq.n	8004610 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004608:	69ba      	ldr	r2, [r7, #24]
 800460a:	693b      	ldr	r3, [r7, #16]
 800460c:	4313      	orrs	r3, r2
 800460e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004610:	4a12      	ldr	r2, [pc, #72]	@ (800465c <HAL_GPIO_Init+0x334>)
 8004612:	69bb      	ldr	r3, [r7, #24]
 8004614:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004616:	69fb      	ldr	r3, [r7, #28]
 8004618:	3301      	adds	r3, #1
 800461a:	61fb      	str	r3, [r7, #28]
 800461c:	69fb      	ldr	r3, [r7, #28]
 800461e:	2b0f      	cmp	r3, #15
 8004620:	f67f ae90 	bls.w	8004344 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004624:	bf00      	nop
 8004626:	bf00      	nop
 8004628:	3724      	adds	r7, #36	@ 0x24
 800462a:	46bd      	mov	sp, r7
 800462c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004630:	4770      	bx	lr
 8004632:	bf00      	nop
 8004634:	40023800 	.word	0x40023800
 8004638:	40013800 	.word	0x40013800
 800463c:	40020000 	.word	0x40020000
 8004640:	40020400 	.word	0x40020400
 8004644:	40020800 	.word	0x40020800
 8004648:	40020c00 	.word	0x40020c00
 800464c:	40021000 	.word	0x40021000
 8004650:	40021400 	.word	0x40021400
 8004654:	40021800 	.word	0x40021800
 8004658:	40021c00 	.word	0x40021c00
 800465c:	40013c00 	.word	0x40013c00

08004660 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004660:	b480      	push	{r7}
 8004662:	b085      	sub	sp, #20
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
 8004668:	460b      	mov	r3, r1
 800466a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	691a      	ldr	r2, [r3, #16]
 8004670:	887b      	ldrh	r3, [r7, #2]
 8004672:	4013      	ands	r3, r2
 8004674:	2b00      	cmp	r3, #0
 8004676:	d002      	beq.n	800467e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004678:	2301      	movs	r3, #1
 800467a:	73fb      	strb	r3, [r7, #15]
 800467c:	e001      	b.n	8004682 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800467e:	2300      	movs	r3, #0
 8004680:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004682:	7bfb      	ldrb	r3, [r7, #15]
}
 8004684:	4618      	mov	r0, r3
 8004686:	3714      	adds	r7, #20
 8004688:	46bd      	mov	sp, r7
 800468a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468e:	4770      	bx	lr

08004690 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004690:	b480      	push	{r7}
 8004692:	b083      	sub	sp, #12
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
 8004698:	460b      	mov	r3, r1
 800469a:	807b      	strh	r3, [r7, #2]
 800469c:	4613      	mov	r3, r2
 800469e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80046a0:	787b      	ldrb	r3, [r7, #1]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d003      	beq.n	80046ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80046a6:	887a      	ldrh	r2, [r7, #2]
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80046ac:	e003      	b.n	80046b6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80046ae:	887b      	ldrh	r3, [r7, #2]
 80046b0:	041a      	lsls	r2, r3, #16
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	619a      	str	r2, [r3, #24]
}
 80046b6:	bf00      	nop
 80046b8:	370c      	adds	r7, #12
 80046ba:	46bd      	mov	sp, r7
 80046bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c0:	4770      	bx	lr
	...

080046c4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b086      	sub	sp, #24
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d101      	bne.n	80046d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80046d2:	2301      	movs	r3, #1
 80046d4:	e267      	b.n	8004ba6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f003 0301 	and.w	r3, r3, #1
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d075      	beq.n	80047ce <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80046e2:	4b88      	ldr	r3, [pc, #544]	@ (8004904 <HAL_RCC_OscConfig+0x240>)
 80046e4:	689b      	ldr	r3, [r3, #8]
 80046e6:	f003 030c 	and.w	r3, r3, #12
 80046ea:	2b04      	cmp	r3, #4
 80046ec:	d00c      	beq.n	8004708 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80046ee:	4b85      	ldr	r3, [pc, #532]	@ (8004904 <HAL_RCC_OscConfig+0x240>)
 80046f0:	689b      	ldr	r3, [r3, #8]
 80046f2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80046f6:	2b08      	cmp	r3, #8
 80046f8:	d112      	bne.n	8004720 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80046fa:	4b82      	ldr	r3, [pc, #520]	@ (8004904 <HAL_RCC_OscConfig+0x240>)
 80046fc:	685b      	ldr	r3, [r3, #4]
 80046fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004702:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004706:	d10b      	bne.n	8004720 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004708:	4b7e      	ldr	r3, [pc, #504]	@ (8004904 <HAL_RCC_OscConfig+0x240>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004710:	2b00      	cmp	r3, #0
 8004712:	d05b      	beq.n	80047cc <HAL_RCC_OscConfig+0x108>
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	685b      	ldr	r3, [r3, #4]
 8004718:	2b00      	cmp	r3, #0
 800471a:	d157      	bne.n	80047cc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800471c:	2301      	movs	r3, #1
 800471e:	e242      	b.n	8004ba6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	685b      	ldr	r3, [r3, #4]
 8004724:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004728:	d106      	bne.n	8004738 <HAL_RCC_OscConfig+0x74>
 800472a:	4b76      	ldr	r3, [pc, #472]	@ (8004904 <HAL_RCC_OscConfig+0x240>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	4a75      	ldr	r2, [pc, #468]	@ (8004904 <HAL_RCC_OscConfig+0x240>)
 8004730:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004734:	6013      	str	r3, [r2, #0]
 8004736:	e01d      	b.n	8004774 <HAL_RCC_OscConfig+0xb0>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	685b      	ldr	r3, [r3, #4]
 800473c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004740:	d10c      	bne.n	800475c <HAL_RCC_OscConfig+0x98>
 8004742:	4b70      	ldr	r3, [pc, #448]	@ (8004904 <HAL_RCC_OscConfig+0x240>)
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	4a6f      	ldr	r2, [pc, #444]	@ (8004904 <HAL_RCC_OscConfig+0x240>)
 8004748:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800474c:	6013      	str	r3, [r2, #0]
 800474e:	4b6d      	ldr	r3, [pc, #436]	@ (8004904 <HAL_RCC_OscConfig+0x240>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4a6c      	ldr	r2, [pc, #432]	@ (8004904 <HAL_RCC_OscConfig+0x240>)
 8004754:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004758:	6013      	str	r3, [r2, #0]
 800475a:	e00b      	b.n	8004774 <HAL_RCC_OscConfig+0xb0>
 800475c:	4b69      	ldr	r3, [pc, #420]	@ (8004904 <HAL_RCC_OscConfig+0x240>)
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4a68      	ldr	r2, [pc, #416]	@ (8004904 <HAL_RCC_OscConfig+0x240>)
 8004762:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004766:	6013      	str	r3, [r2, #0]
 8004768:	4b66      	ldr	r3, [pc, #408]	@ (8004904 <HAL_RCC_OscConfig+0x240>)
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	4a65      	ldr	r2, [pc, #404]	@ (8004904 <HAL_RCC_OscConfig+0x240>)
 800476e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004772:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	685b      	ldr	r3, [r3, #4]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d013      	beq.n	80047a4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800477c:	f7fe fc2a 	bl	8002fd4 <HAL_GetTick>
 8004780:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004782:	e008      	b.n	8004796 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004784:	f7fe fc26 	bl	8002fd4 <HAL_GetTick>
 8004788:	4602      	mov	r2, r0
 800478a:	693b      	ldr	r3, [r7, #16]
 800478c:	1ad3      	subs	r3, r2, r3
 800478e:	2b64      	cmp	r3, #100	@ 0x64
 8004790:	d901      	bls.n	8004796 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004792:	2303      	movs	r3, #3
 8004794:	e207      	b.n	8004ba6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004796:	4b5b      	ldr	r3, [pc, #364]	@ (8004904 <HAL_RCC_OscConfig+0x240>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d0f0      	beq.n	8004784 <HAL_RCC_OscConfig+0xc0>
 80047a2:	e014      	b.n	80047ce <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047a4:	f7fe fc16 	bl	8002fd4 <HAL_GetTick>
 80047a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80047aa:	e008      	b.n	80047be <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047ac:	f7fe fc12 	bl	8002fd4 <HAL_GetTick>
 80047b0:	4602      	mov	r2, r0
 80047b2:	693b      	ldr	r3, [r7, #16]
 80047b4:	1ad3      	subs	r3, r2, r3
 80047b6:	2b64      	cmp	r3, #100	@ 0x64
 80047b8:	d901      	bls.n	80047be <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80047ba:	2303      	movs	r3, #3
 80047bc:	e1f3      	b.n	8004ba6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80047be:	4b51      	ldr	r3, [pc, #324]	@ (8004904 <HAL_RCC_OscConfig+0x240>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d1f0      	bne.n	80047ac <HAL_RCC_OscConfig+0xe8>
 80047ca:	e000      	b.n	80047ce <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f003 0302 	and.w	r3, r3, #2
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d063      	beq.n	80048a2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80047da:	4b4a      	ldr	r3, [pc, #296]	@ (8004904 <HAL_RCC_OscConfig+0x240>)
 80047dc:	689b      	ldr	r3, [r3, #8]
 80047de:	f003 030c 	and.w	r3, r3, #12
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d00b      	beq.n	80047fe <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80047e6:	4b47      	ldr	r3, [pc, #284]	@ (8004904 <HAL_RCC_OscConfig+0x240>)
 80047e8:	689b      	ldr	r3, [r3, #8]
 80047ea:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80047ee:	2b08      	cmp	r3, #8
 80047f0:	d11c      	bne.n	800482c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80047f2:	4b44      	ldr	r3, [pc, #272]	@ (8004904 <HAL_RCC_OscConfig+0x240>)
 80047f4:	685b      	ldr	r3, [r3, #4]
 80047f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d116      	bne.n	800482c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80047fe:	4b41      	ldr	r3, [pc, #260]	@ (8004904 <HAL_RCC_OscConfig+0x240>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f003 0302 	and.w	r3, r3, #2
 8004806:	2b00      	cmp	r3, #0
 8004808:	d005      	beq.n	8004816 <HAL_RCC_OscConfig+0x152>
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	68db      	ldr	r3, [r3, #12]
 800480e:	2b01      	cmp	r3, #1
 8004810:	d001      	beq.n	8004816 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004812:	2301      	movs	r3, #1
 8004814:	e1c7      	b.n	8004ba6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004816:	4b3b      	ldr	r3, [pc, #236]	@ (8004904 <HAL_RCC_OscConfig+0x240>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	691b      	ldr	r3, [r3, #16]
 8004822:	00db      	lsls	r3, r3, #3
 8004824:	4937      	ldr	r1, [pc, #220]	@ (8004904 <HAL_RCC_OscConfig+0x240>)
 8004826:	4313      	orrs	r3, r2
 8004828:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800482a:	e03a      	b.n	80048a2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	68db      	ldr	r3, [r3, #12]
 8004830:	2b00      	cmp	r3, #0
 8004832:	d020      	beq.n	8004876 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004834:	4b34      	ldr	r3, [pc, #208]	@ (8004908 <HAL_RCC_OscConfig+0x244>)
 8004836:	2201      	movs	r2, #1
 8004838:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800483a:	f7fe fbcb 	bl	8002fd4 <HAL_GetTick>
 800483e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004840:	e008      	b.n	8004854 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004842:	f7fe fbc7 	bl	8002fd4 <HAL_GetTick>
 8004846:	4602      	mov	r2, r0
 8004848:	693b      	ldr	r3, [r7, #16]
 800484a:	1ad3      	subs	r3, r2, r3
 800484c:	2b02      	cmp	r3, #2
 800484e:	d901      	bls.n	8004854 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004850:	2303      	movs	r3, #3
 8004852:	e1a8      	b.n	8004ba6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004854:	4b2b      	ldr	r3, [pc, #172]	@ (8004904 <HAL_RCC_OscConfig+0x240>)
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f003 0302 	and.w	r3, r3, #2
 800485c:	2b00      	cmp	r3, #0
 800485e:	d0f0      	beq.n	8004842 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004860:	4b28      	ldr	r3, [pc, #160]	@ (8004904 <HAL_RCC_OscConfig+0x240>)
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	691b      	ldr	r3, [r3, #16]
 800486c:	00db      	lsls	r3, r3, #3
 800486e:	4925      	ldr	r1, [pc, #148]	@ (8004904 <HAL_RCC_OscConfig+0x240>)
 8004870:	4313      	orrs	r3, r2
 8004872:	600b      	str	r3, [r1, #0]
 8004874:	e015      	b.n	80048a2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004876:	4b24      	ldr	r3, [pc, #144]	@ (8004908 <HAL_RCC_OscConfig+0x244>)
 8004878:	2200      	movs	r2, #0
 800487a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800487c:	f7fe fbaa 	bl	8002fd4 <HAL_GetTick>
 8004880:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004882:	e008      	b.n	8004896 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004884:	f7fe fba6 	bl	8002fd4 <HAL_GetTick>
 8004888:	4602      	mov	r2, r0
 800488a:	693b      	ldr	r3, [r7, #16]
 800488c:	1ad3      	subs	r3, r2, r3
 800488e:	2b02      	cmp	r3, #2
 8004890:	d901      	bls.n	8004896 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004892:	2303      	movs	r3, #3
 8004894:	e187      	b.n	8004ba6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004896:	4b1b      	ldr	r3, [pc, #108]	@ (8004904 <HAL_RCC_OscConfig+0x240>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f003 0302 	and.w	r3, r3, #2
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d1f0      	bne.n	8004884 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f003 0308 	and.w	r3, r3, #8
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d036      	beq.n	800491c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	695b      	ldr	r3, [r3, #20]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d016      	beq.n	80048e4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80048b6:	4b15      	ldr	r3, [pc, #84]	@ (800490c <HAL_RCC_OscConfig+0x248>)
 80048b8:	2201      	movs	r2, #1
 80048ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048bc:	f7fe fb8a 	bl	8002fd4 <HAL_GetTick>
 80048c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048c2:	e008      	b.n	80048d6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80048c4:	f7fe fb86 	bl	8002fd4 <HAL_GetTick>
 80048c8:	4602      	mov	r2, r0
 80048ca:	693b      	ldr	r3, [r7, #16]
 80048cc:	1ad3      	subs	r3, r2, r3
 80048ce:	2b02      	cmp	r3, #2
 80048d0:	d901      	bls.n	80048d6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80048d2:	2303      	movs	r3, #3
 80048d4:	e167      	b.n	8004ba6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048d6:	4b0b      	ldr	r3, [pc, #44]	@ (8004904 <HAL_RCC_OscConfig+0x240>)
 80048d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80048da:	f003 0302 	and.w	r3, r3, #2
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d0f0      	beq.n	80048c4 <HAL_RCC_OscConfig+0x200>
 80048e2:	e01b      	b.n	800491c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80048e4:	4b09      	ldr	r3, [pc, #36]	@ (800490c <HAL_RCC_OscConfig+0x248>)
 80048e6:	2200      	movs	r2, #0
 80048e8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048ea:	f7fe fb73 	bl	8002fd4 <HAL_GetTick>
 80048ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048f0:	e00e      	b.n	8004910 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80048f2:	f7fe fb6f 	bl	8002fd4 <HAL_GetTick>
 80048f6:	4602      	mov	r2, r0
 80048f8:	693b      	ldr	r3, [r7, #16]
 80048fa:	1ad3      	subs	r3, r2, r3
 80048fc:	2b02      	cmp	r3, #2
 80048fe:	d907      	bls.n	8004910 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004900:	2303      	movs	r3, #3
 8004902:	e150      	b.n	8004ba6 <HAL_RCC_OscConfig+0x4e2>
 8004904:	40023800 	.word	0x40023800
 8004908:	42470000 	.word	0x42470000
 800490c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004910:	4b88      	ldr	r3, [pc, #544]	@ (8004b34 <HAL_RCC_OscConfig+0x470>)
 8004912:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004914:	f003 0302 	and.w	r3, r3, #2
 8004918:	2b00      	cmp	r3, #0
 800491a:	d1ea      	bne.n	80048f2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f003 0304 	and.w	r3, r3, #4
 8004924:	2b00      	cmp	r3, #0
 8004926:	f000 8097 	beq.w	8004a58 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800492a:	2300      	movs	r3, #0
 800492c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800492e:	4b81      	ldr	r3, [pc, #516]	@ (8004b34 <HAL_RCC_OscConfig+0x470>)
 8004930:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004932:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004936:	2b00      	cmp	r3, #0
 8004938:	d10f      	bne.n	800495a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800493a:	2300      	movs	r3, #0
 800493c:	60bb      	str	r3, [r7, #8]
 800493e:	4b7d      	ldr	r3, [pc, #500]	@ (8004b34 <HAL_RCC_OscConfig+0x470>)
 8004940:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004942:	4a7c      	ldr	r2, [pc, #496]	@ (8004b34 <HAL_RCC_OscConfig+0x470>)
 8004944:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004948:	6413      	str	r3, [r2, #64]	@ 0x40
 800494a:	4b7a      	ldr	r3, [pc, #488]	@ (8004b34 <HAL_RCC_OscConfig+0x470>)
 800494c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800494e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004952:	60bb      	str	r3, [r7, #8]
 8004954:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004956:	2301      	movs	r3, #1
 8004958:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800495a:	4b77      	ldr	r3, [pc, #476]	@ (8004b38 <HAL_RCC_OscConfig+0x474>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004962:	2b00      	cmp	r3, #0
 8004964:	d118      	bne.n	8004998 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004966:	4b74      	ldr	r3, [pc, #464]	@ (8004b38 <HAL_RCC_OscConfig+0x474>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	4a73      	ldr	r2, [pc, #460]	@ (8004b38 <HAL_RCC_OscConfig+0x474>)
 800496c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004970:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004972:	f7fe fb2f 	bl	8002fd4 <HAL_GetTick>
 8004976:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004978:	e008      	b.n	800498c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800497a:	f7fe fb2b 	bl	8002fd4 <HAL_GetTick>
 800497e:	4602      	mov	r2, r0
 8004980:	693b      	ldr	r3, [r7, #16]
 8004982:	1ad3      	subs	r3, r2, r3
 8004984:	2b02      	cmp	r3, #2
 8004986:	d901      	bls.n	800498c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004988:	2303      	movs	r3, #3
 800498a:	e10c      	b.n	8004ba6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800498c:	4b6a      	ldr	r3, [pc, #424]	@ (8004b38 <HAL_RCC_OscConfig+0x474>)
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004994:	2b00      	cmp	r3, #0
 8004996:	d0f0      	beq.n	800497a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	689b      	ldr	r3, [r3, #8]
 800499c:	2b01      	cmp	r3, #1
 800499e:	d106      	bne.n	80049ae <HAL_RCC_OscConfig+0x2ea>
 80049a0:	4b64      	ldr	r3, [pc, #400]	@ (8004b34 <HAL_RCC_OscConfig+0x470>)
 80049a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049a4:	4a63      	ldr	r2, [pc, #396]	@ (8004b34 <HAL_RCC_OscConfig+0x470>)
 80049a6:	f043 0301 	orr.w	r3, r3, #1
 80049aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80049ac:	e01c      	b.n	80049e8 <HAL_RCC_OscConfig+0x324>
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	689b      	ldr	r3, [r3, #8]
 80049b2:	2b05      	cmp	r3, #5
 80049b4:	d10c      	bne.n	80049d0 <HAL_RCC_OscConfig+0x30c>
 80049b6:	4b5f      	ldr	r3, [pc, #380]	@ (8004b34 <HAL_RCC_OscConfig+0x470>)
 80049b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049ba:	4a5e      	ldr	r2, [pc, #376]	@ (8004b34 <HAL_RCC_OscConfig+0x470>)
 80049bc:	f043 0304 	orr.w	r3, r3, #4
 80049c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80049c2:	4b5c      	ldr	r3, [pc, #368]	@ (8004b34 <HAL_RCC_OscConfig+0x470>)
 80049c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049c6:	4a5b      	ldr	r2, [pc, #364]	@ (8004b34 <HAL_RCC_OscConfig+0x470>)
 80049c8:	f043 0301 	orr.w	r3, r3, #1
 80049cc:	6713      	str	r3, [r2, #112]	@ 0x70
 80049ce:	e00b      	b.n	80049e8 <HAL_RCC_OscConfig+0x324>
 80049d0:	4b58      	ldr	r3, [pc, #352]	@ (8004b34 <HAL_RCC_OscConfig+0x470>)
 80049d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049d4:	4a57      	ldr	r2, [pc, #348]	@ (8004b34 <HAL_RCC_OscConfig+0x470>)
 80049d6:	f023 0301 	bic.w	r3, r3, #1
 80049da:	6713      	str	r3, [r2, #112]	@ 0x70
 80049dc:	4b55      	ldr	r3, [pc, #340]	@ (8004b34 <HAL_RCC_OscConfig+0x470>)
 80049de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049e0:	4a54      	ldr	r2, [pc, #336]	@ (8004b34 <HAL_RCC_OscConfig+0x470>)
 80049e2:	f023 0304 	bic.w	r3, r3, #4
 80049e6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	689b      	ldr	r3, [r3, #8]
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d015      	beq.n	8004a1c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049f0:	f7fe faf0 	bl	8002fd4 <HAL_GetTick>
 80049f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049f6:	e00a      	b.n	8004a0e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049f8:	f7fe faec 	bl	8002fd4 <HAL_GetTick>
 80049fc:	4602      	mov	r2, r0
 80049fe:	693b      	ldr	r3, [r7, #16]
 8004a00:	1ad3      	subs	r3, r2, r3
 8004a02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d901      	bls.n	8004a0e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004a0a:	2303      	movs	r3, #3
 8004a0c:	e0cb      	b.n	8004ba6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a0e:	4b49      	ldr	r3, [pc, #292]	@ (8004b34 <HAL_RCC_OscConfig+0x470>)
 8004a10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a12:	f003 0302 	and.w	r3, r3, #2
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d0ee      	beq.n	80049f8 <HAL_RCC_OscConfig+0x334>
 8004a1a:	e014      	b.n	8004a46 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a1c:	f7fe fada 	bl	8002fd4 <HAL_GetTick>
 8004a20:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a22:	e00a      	b.n	8004a3a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a24:	f7fe fad6 	bl	8002fd4 <HAL_GetTick>
 8004a28:	4602      	mov	r2, r0
 8004a2a:	693b      	ldr	r3, [r7, #16]
 8004a2c:	1ad3      	subs	r3, r2, r3
 8004a2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d901      	bls.n	8004a3a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004a36:	2303      	movs	r3, #3
 8004a38:	e0b5      	b.n	8004ba6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a3a:	4b3e      	ldr	r3, [pc, #248]	@ (8004b34 <HAL_RCC_OscConfig+0x470>)
 8004a3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a3e:	f003 0302 	and.w	r3, r3, #2
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d1ee      	bne.n	8004a24 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004a46:	7dfb      	ldrb	r3, [r7, #23]
 8004a48:	2b01      	cmp	r3, #1
 8004a4a:	d105      	bne.n	8004a58 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a4c:	4b39      	ldr	r3, [pc, #228]	@ (8004b34 <HAL_RCC_OscConfig+0x470>)
 8004a4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a50:	4a38      	ldr	r2, [pc, #224]	@ (8004b34 <HAL_RCC_OscConfig+0x470>)
 8004a52:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004a56:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	699b      	ldr	r3, [r3, #24]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	f000 80a1 	beq.w	8004ba4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004a62:	4b34      	ldr	r3, [pc, #208]	@ (8004b34 <HAL_RCC_OscConfig+0x470>)
 8004a64:	689b      	ldr	r3, [r3, #8]
 8004a66:	f003 030c 	and.w	r3, r3, #12
 8004a6a:	2b08      	cmp	r3, #8
 8004a6c:	d05c      	beq.n	8004b28 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	699b      	ldr	r3, [r3, #24]
 8004a72:	2b02      	cmp	r3, #2
 8004a74:	d141      	bne.n	8004afa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a76:	4b31      	ldr	r3, [pc, #196]	@ (8004b3c <HAL_RCC_OscConfig+0x478>)
 8004a78:	2200      	movs	r2, #0
 8004a7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a7c:	f7fe faaa 	bl	8002fd4 <HAL_GetTick>
 8004a80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a82:	e008      	b.n	8004a96 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a84:	f7fe faa6 	bl	8002fd4 <HAL_GetTick>
 8004a88:	4602      	mov	r2, r0
 8004a8a:	693b      	ldr	r3, [r7, #16]
 8004a8c:	1ad3      	subs	r3, r2, r3
 8004a8e:	2b02      	cmp	r3, #2
 8004a90:	d901      	bls.n	8004a96 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004a92:	2303      	movs	r3, #3
 8004a94:	e087      	b.n	8004ba6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a96:	4b27      	ldr	r3, [pc, #156]	@ (8004b34 <HAL_RCC_OscConfig+0x470>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d1f0      	bne.n	8004a84 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	69da      	ldr	r2, [r3, #28]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6a1b      	ldr	r3, [r3, #32]
 8004aaa:	431a      	orrs	r2, r3
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ab0:	019b      	lsls	r3, r3, #6
 8004ab2:	431a      	orrs	r2, r3
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ab8:	085b      	lsrs	r3, r3, #1
 8004aba:	3b01      	subs	r3, #1
 8004abc:	041b      	lsls	r3, r3, #16
 8004abe:	431a      	orrs	r2, r3
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ac4:	061b      	lsls	r3, r3, #24
 8004ac6:	491b      	ldr	r1, [pc, #108]	@ (8004b34 <HAL_RCC_OscConfig+0x470>)
 8004ac8:	4313      	orrs	r3, r2
 8004aca:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004acc:	4b1b      	ldr	r3, [pc, #108]	@ (8004b3c <HAL_RCC_OscConfig+0x478>)
 8004ace:	2201      	movs	r2, #1
 8004ad0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ad2:	f7fe fa7f 	bl	8002fd4 <HAL_GetTick>
 8004ad6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ad8:	e008      	b.n	8004aec <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ada:	f7fe fa7b 	bl	8002fd4 <HAL_GetTick>
 8004ade:	4602      	mov	r2, r0
 8004ae0:	693b      	ldr	r3, [r7, #16]
 8004ae2:	1ad3      	subs	r3, r2, r3
 8004ae4:	2b02      	cmp	r3, #2
 8004ae6:	d901      	bls.n	8004aec <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004ae8:	2303      	movs	r3, #3
 8004aea:	e05c      	b.n	8004ba6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004aec:	4b11      	ldr	r3, [pc, #68]	@ (8004b34 <HAL_RCC_OscConfig+0x470>)
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d0f0      	beq.n	8004ada <HAL_RCC_OscConfig+0x416>
 8004af8:	e054      	b.n	8004ba4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004afa:	4b10      	ldr	r3, [pc, #64]	@ (8004b3c <HAL_RCC_OscConfig+0x478>)
 8004afc:	2200      	movs	r2, #0
 8004afe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b00:	f7fe fa68 	bl	8002fd4 <HAL_GetTick>
 8004b04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b06:	e008      	b.n	8004b1a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b08:	f7fe fa64 	bl	8002fd4 <HAL_GetTick>
 8004b0c:	4602      	mov	r2, r0
 8004b0e:	693b      	ldr	r3, [r7, #16]
 8004b10:	1ad3      	subs	r3, r2, r3
 8004b12:	2b02      	cmp	r3, #2
 8004b14:	d901      	bls.n	8004b1a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004b16:	2303      	movs	r3, #3
 8004b18:	e045      	b.n	8004ba6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b1a:	4b06      	ldr	r3, [pc, #24]	@ (8004b34 <HAL_RCC_OscConfig+0x470>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d1f0      	bne.n	8004b08 <HAL_RCC_OscConfig+0x444>
 8004b26:	e03d      	b.n	8004ba4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	699b      	ldr	r3, [r3, #24]
 8004b2c:	2b01      	cmp	r3, #1
 8004b2e:	d107      	bne.n	8004b40 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004b30:	2301      	movs	r3, #1
 8004b32:	e038      	b.n	8004ba6 <HAL_RCC_OscConfig+0x4e2>
 8004b34:	40023800 	.word	0x40023800
 8004b38:	40007000 	.word	0x40007000
 8004b3c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004b40:	4b1b      	ldr	r3, [pc, #108]	@ (8004bb0 <HAL_RCC_OscConfig+0x4ec>)
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	699b      	ldr	r3, [r3, #24]
 8004b4a:	2b01      	cmp	r3, #1
 8004b4c:	d028      	beq.n	8004ba0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b58:	429a      	cmp	r2, r3
 8004b5a:	d121      	bne.n	8004ba0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b66:	429a      	cmp	r2, r3
 8004b68:	d11a      	bne.n	8004ba0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004b6a:	68fa      	ldr	r2, [r7, #12]
 8004b6c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004b70:	4013      	ands	r3, r2
 8004b72:	687a      	ldr	r2, [r7, #4]
 8004b74:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004b76:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	d111      	bne.n	8004ba0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b86:	085b      	lsrs	r3, r3, #1
 8004b88:	3b01      	subs	r3, #1
 8004b8a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004b8c:	429a      	cmp	r2, r3
 8004b8e:	d107      	bne.n	8004ba0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b9a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004b9c:	429a      	cmp	r2, r3
 8004b9e:	d001      	beq.n	8004ba4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004ba0:	2301      	movs	r3, #1
 8004ba2:	e000      	b.n	8004ba6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004ba4:	2300      	movs	r3, #0
}
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	3718      	adds	r7, #24
 8004baa:	46bd      	mov	sp, r7
 8004bac:	bd80      	pop	{r7, pc}
 8004bae:	bf00      	nop
 8004bb0:	40023800 	.word	0x40023800

08004bb4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	b084      	sub	sp, #16
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]
 8004bbc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d101      	bne.n	8004bc8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004bc4:	2301      	movs	r3, #1
 8004bc6:	e0cc      	b.n	8004d62 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004bc8:	4b68      	ldr	r3, [pc, #416]	@ (8004d6c <HAL_RCC_ClockConfig+0x1b8>)
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f003 0307 	and.w	r3, r3, #7
 8004bd0:	683a      	ldr	r2, [r7, #0]
 8004bd2:	429a      	cmp	r2, r3
 8004bd4:	d90c      	bls.n	8004bf0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bd6:	4b65      	ldr	r3, [pc, #404]	@ (8004d6c <HAL_RCC_ClockConfig+0x1b8>)
 8004bd8:	683a      	ldr	r2, [r7, #0]
 8004bda:	b2d2      	uxtb	r2, r2
 8004bdc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004bde:	4b63      	ldr	r3, [pc, #396]	@ (8004d6c <HAL_RCC_ClockConfig+0x1b8>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f003 0307 	and.w	r3, r3, #7
 8004be6:	683a      	ldr	r2, [r7, #0]
 8004be8:	429a      	cmp	r2, r3
 8004bea:	d001      	beq.n	8004bf0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004bec:	2301      	movs	r3, #1
 8004bee:	e0b8      	b.n	8004d62 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f003 0302 	and.w	r3, r3, #2
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d020      	beq.n	8004c3e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f003 0304 	and.w	r3, r3, #4
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d005      	beq.n	8004c14 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004c08:	4b59      	ldr	r3, [pc, #356]	@ (8004d70 <HAL_RCC_ClockConfig+0x1bc>)
 8004c0a:	689b      	ldr	r3, [r3, #8]
 8004c0c:	4a58      	ldr	r2, [pc, #352]	@ (8004d70 <HAL_RCC_ClockConfig+0x1bc>)
 8004c0e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004c12:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f003 0308 	and.w	r3, r3, #8
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d005      	beq.n	8004c2c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004c20:	4b53      	ldr	r3, [pc, #332]	@ (8004d70 <HAL_RCC_ClockConfig+0x1bc>)
 8004c22:	689b      	ldr	r3, [r3, #8]
 8004c24:	4a52      	ldr	r2, [pc, #328]	@ (8004d70 <HAL_RCC_ClockConfig+0x1bc>)
 8004c26:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004c2a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c2c:	4b50      	ldr	r3, [pc, #320]	@ (8004d70 <HAL_RCC_ClockConfig+0x1bc>)
 8004c2e:	689b      	ldr	r3, [r3, #8]
 8004c30:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	689b      	ldr	r3, [r3, #8]
 8004c38:	494d      	ldr	r1, [pc, #308]	@ (8004d70 <HAL_RCC_ClockConfig+0x1bc>)
 8004c3a:	4313      	orrs	r3, r2
 8004c3c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f003 0301 	and.w	r3, r3, #1
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d044      	beq.n	8004cd4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	685b      	ldr	r3, [r3, #4]
 8004c4e:	2b01      	cmp	r3, #1
 8004c50:	d107      	bne.n	8004c62 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c52:	4b47      	ldr	r3, [pc, #284]	@ (8004d70 <HAL_RCC_ClockConfig+0x1bc>)
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d119      	bne.n	8004c92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c5e:	2301      	movs	r3, #1
 8004c60:	e07f      	b.n	8004d62 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	685b      	ldr	r3, [r3, #4]
 8004c66:	2b02      	cmp	r3, #2
 8004c68:	d003      	beq.n	8004c72 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004c6e:	2b03      	cmp	r3, #3
 8004c70:	d107      	bne.n	8004c82 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c72:	4b3f      	ldr	r3, [pc, #252]	@ (8004d70 <HAL_RCC_ClockConfig+0x1bc>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d109      	bne.n	8004c92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c7e:	2301      	movs	r3, #1
 8004c80:	e06f      	b.n	8004d62 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c82:	4b3b      	ldr	r3, [pc, #236]	@ (8004d70 <HAL_RCC_ClockConfig+0x1bc>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f003 0302 	and.w	r3, r3, #2
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d101      	bne.n	8004c92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c8e:	2301      	movs	r3, #1
 8004c90:	e067      	b.n	8004d62 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004c92:	4b37      	ldr	r3, [pc, #220]	@ (8004d70 <HAL_RCC_ClockConfig+0x1bc>)
 8004c94:	689b      	ldr	r3, [r3, #8]
 8004c96:	f023 0203 	bic.w	r2, r3, #3
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	685b      	ldr	r3, [r3, #4]
 8004c9e:	4934      	ldr	r1, [pc, #208]	@ (8004d70 <HAL_RCC_ClockConfig+0x1bc>)
 8004ca0:	4313      	orrs	r3, r2
 8004ca2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004ca4:	f7fe f996 	bl	8002fd4 <HAL_GetTick>
 8004ca8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004caa:	e00a      	b.n	8004cc2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004cac:	f7fe f992 	bl	8002fd4 <HAL_GetTick>
 8004cb0:	4602      	mov	r2, r0
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	1ad3      	subs	r3, r2, r3
 8004cb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	d901      	bls.n	8004cc2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004cbe:	2303      	movs	r3, #3
 8004cc0:	e04f      	b.n	8004d62 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cc2:	4b2b      	ldr	r3, [pc, #172]	@ (8004d70 <HAL_RCC_ClockConfig+0x1bc>)
 8004cc4:	689b      	ldr	r3, [r3, #8]
 8004cc6:	f003 020c 	and.w	r2, r3, #12
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	685b      	ldr	r3, [r3, #4]
 8004cce:	009b      	lsls	r3, r3, #2
 8004cd0:	429a      	cmp	r2, r3
 8004cd2:	d1eb      	bne.n	8004cac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004cd4:	4b25      	ldr	r3, [pc, #148]	@ (8004d6c <HAL_RCC_ClockConfig+0x1b8>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f003 0307 	and.w	r3, r3, #7
 8004cdc:	683a      	ldr	r2, [r7, #0]
 8004cde:	429a      	cmp	r2, r3
 8004ce0:	d20c      	bcs.n	8004cfc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ce2:	4b22      	ldr	r3, [pc, #136]	@ (8004d6c <HAL_RCC_ClockConfig+0x1b8>)
 8004ce4:	683a      	ldr	r2, [r7, #0]
 8004ce6:	b2d2      	uxtb	r2, r2
 8004ce8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cea:	4b20      	ldr	r3, [pc, #128]	@ (8004d6c <HAL_RCC_ClockConfig+0x1b8>)
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f003 0307 	and.w	r3, r3, #7
 8004cf2:	683a      	ldr	r2, [r7, #0]
 8004cf4:	429a      	cmp	r2, r3
 8004cf6:	d001      	beq.n	8004cfc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	e032      	b.n	8004d62 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f003 0304 	and.w	r3, r3, #4
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d008      	beq.n	8004d1a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004d08:	4b19      	ldr	r3, [pc, #100]	@ (8004d70 <HAL_RCC_ClockConfig+0x1bc>)
 8004d0a:	689b      	ldr	r3, [r3, #8]
 8004d0c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	68db      	ldr	r3, [r3, #12]
 8004d14:	4916      	ldr	r1, [pc, #88]	@ (8004d70 <HAL_RCC_ClockConfig+0x1bc>)
 8004d16:	4313      	orrs	r3, r2
 8004d18:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f003 0308 	and.w	r3, r3, #8
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d009      	beq.n	8004d3a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004d26:	4b12      	ldr	r3, [pc, #72]	@ (8004d70 <HAL_RCC_ClockConfig+0x1bc>)
 8004d28:	689b      	ldr	r3, [r3, #8]
 8004d2a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	691b      	ldr	r3, [r3, #16]
 8004d32:	00db      	lsls	r3, r3, #3
 8004d34:	490e      	ldr	r1, [pc, #56]	@ (8004d70 <HAL_RCC_ClockConfig+0x1bc>)
 8004d36:	4313      	orrs	r3, r2
 8004d38:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004d3a:	f000 f821 	bl	8004d80 <HAL_RCC_GetSysClockFreq>
 8004d3e:	4602      	mov	r2, r0
 8004d40:	4b0b      	ldr	r3, [pc, #44]	@ (8004d70 <HAL_RCC_ClockConfig+0x1bc>)
 8004d42:	689b      	ldr	r3, [r3, #8]
 8004d44:	091b      	lsrs	r3, r3, #4
 8004d46:	f003 030f 	and.w	r3, r3, #15
 8004d4a:	490a      	ldr	r1, [pc, #40]	@ (8004d74 <HAL_RCC_ClockConfig+0x1c0>)
 8004d4c:	5ccb      	ldrb	r3, [r1, r3]
 8004d4e:	fa22 f303 	lsr.w	r3, r2, r3
 8004d52:	4a09      	ldr	r2, [pc, #36]	@ (8004d78 <HAL_RCC_ClockConfig+0x1c4>)
 8004d54:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004d56:	4b09      	ldr	r3, [pc, #36]	@ (8004d7c <HAL_RCC_ClockConfig+0x1c8>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	f7fe f8f6 	bl	8002f4c <HAL_InitTick>

  return HAL_OK;
 8004d60:	2300      	movs	r3, #0
}
 8004d62:	4618      	mov	r0, r3
 8004d64:	3710      	adds	r7, #16
 8004d66:	46bd      	mov	sp, r7
 8004d68:	bd80      	pop	{r7, pc}
 8004d6a:	bf00      	nop
 8004d6c:	40023c00 	.word	0x40023c00
 8004d70:	40023800 	.word	0x40023800
 8004d74:	08009e7c 	.word	0x08009e7c
 8004d78:	20000034 	.word	0x20000034
 8004d7c:	20000038 	.word	0x20000038

08004d80 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004d80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d84:	b090      	sub	sp, #64	@ 0x40
 8004d86:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004d88:	2300      	movs	r3, #0
 8004d8a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8004d90:	2300      	movs	r3, #0
 8004d92:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004d94:	2300      	movs	r3, #0
 8004d96:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004d98:	4b59      	ldr	r3, [pc, #356]	@ (8004f00 <HAL_RCC_GetSysClockFreq+0x180>)
 8004d9a:	689b      	ldr	r3, [r3, #8]
 8004d9c:	f003 030c 	and.w	r3, r3, #12
 8004da0:	2b08      	cmp	r3, #8
 8004da2:	d00d      	beq.n	8004dc0 <HAL_RCC_GetSysClockFreq+0x40>
 8004da4:	2b08      	cmp	r3, #8
 8004da6:	f200 80a1 	bhi.w	8004eec <HAL_RCC_GetSysClockFreq+0x16c>
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d002      	beq.n	8004db4 <HAL_RCC_GetSysClockFreq+0x34>
 8004dae:	2b04      	cmp	r3, #4
 8004db0:	d003      	beq.n	8004dba <HAL_RCC_GetSysClockFreq+0x3a>
 8004db2:	e09b      	b.n	8004eec <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004db4:	4b53      	ldr	r3, [pc, #332]	@ (8004f04 <HAL_RCC_GetSysClockFreq+0x184>)
 8004db6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004db8:	e09b      	b.n	8004ef2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004dba:	4b53      	ldr	r3, [pc, #332]	@ (8004f08 <HAL_RCC_GetSysClockFreq+0x188>)
 8004dbc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004dbe:	e098      	b.n	8004ef2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004dc0:	4b4f      	ldr	r3, [pc, #316]	@ (8004f00 <HAL_RCC_GetSysClockFreq+0x180>)
 8004dc2:	685b      	ldr	r3, [r3, #4]
 8004dc4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004dc8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004dca:	4b4d      	ldr	r3, [pc, #308]	@ (8004f00 <HAL_RCC_GetSysClockFreq+0x180>)
 8004dcc:	685b      	ldr	r3, [r3, #4]
 8004dce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d028      	beq.n	8004e28 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004dd6:	4b4a      	ldr	r3, [pc, #296]	@ (8004f00 <HAL_RCC_GetSysClockFreq+0x180>)
 8004dd8:	685b      	ldr	r3, [r3, #4]
 8004dda:	099b      	lsrs	r3, r3, #6
 8004ddc:	2200      	movs	r2, #0
 8004dde:	623b      	str	r3, [r7, #32]
 8004de0:	627a      	str	r2, [r7, #36]	@ 0x24
 8004de2:	6a3b      	ldr	r3, [r7, #32]
 8004de4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004de8:	2100      	movs	r1, #0
 8004dea:	4b47      	ldr	r3, [pc, #284]	@ (8004f08 <HAL_RCC_GetSysClockFreq+0x188>)
 8004dec:	fb03 f201 	mul.w	r2, r3, r1
 8004df0:	2300      	movs	r3, #0
 8004df2:	fb00 f303 	mul.w	r3, r0, r3
 8004df6:	4413      	add	r3, r2
 8004df8:	4a43      	ldr	r2, [pc, #268]	@ (8004f08 <HAL_RCC_GetSysClockFreq+0x188>)
 8004dfa:	fba0 1202 	umull	r1, r2, r0, r2
 8004dfe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004e00:	460a      	mov	r2, r1
 8004e02:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004e04:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004e06:	4413      	add	r3, r2
 8004e08:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	61bb      	str	r3, [r7, #24]
 8004e10:	61fa      	str	r2, [r7, #28]
 8004e12:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004e16:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004e1a:	f7fb fe17 	bl	8000a4c <__aeabi_uldivmod>
 8004e1e:	4602      	mov	r2, r0
 8004e20:	460b      	mov	r3, r1
 8004e22:	4613      	mov	r3, r2
 8004e24:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004e26:	e053      	b.n	8004ed0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004e28:	4b35      	ldr	r3, [pc, #212]	@ (8004f00 <HAL_RCC_GetSysClockFreq+0x180>)
 8004e2a:	685b      	ldr	r3, [r3, #4]
 8004e2c:	099b      	lsrs	r3, r3, #6
 8004e2e:	2200      	movs	r2, #0
 8004e30:	613b      	str	r3, [r7, #16]
 8004e32:	617a      	str	r2, [r7, #20]
 8004e34:	693b      	ldr	r3, [r7, #16]
 8004e36:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004e3a:	f04f 0b00 	mov.w	fp, #0
 8004e3e:	4652      	mov	r2, sl
 8004e40:	465b      	mov	r3, fp
 8004e42:	f04f 0000 	mov.w	r0, #0
 8004e46:	f04f 0100 	mov.w	r1, #0
 8004e4a:	0159      	lsls	r1, r3, #5
 8004e4c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004e50:	0150      	lsls	r0, r2, #5
 8004e52:	4602      	mov	r2, r0
 8004e54:	460b      	mov	r3, r1
 8004e56:	ebb2 080a 	subs.w	r8, r2, sl
 8004e5a:	eb63 090b 	sbc.w	r9, r3, fp
 8004e5e:	f04f 0200 	mov.w	r2, #0
 8004e62:	f04f 0300 	mov.w	r3, #0
 8004e66:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004e6a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004e6e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004e72:	ebb2 0408 	subs.w	r4, r2, r8
 8004e76:	eb63 0509 	sbc.w	r5, r3, r9
 8004e7a:	f04f 0200 	mov.w	r2, #0
 8004e7e:	f04f 0300 	mov.w	r3, #0
 8004e82:	00eb      	lsls	r3, r5, #3
 8004e84:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004e88:	00e2      	lsls	r2, r4, #3
 8004e8a:	4614      	mov	r4, r2
 8004e8c:	461d      	mov	r5, r3
 8004e8e:	eb14 030a 	adds.w	r3, r4, sl
 8004e92:	603b      	str	r3, [r7, #0]
 8004e94:	eb45 030b 	adc.w	r3, r5, fp
 8004e98:	607b      	str	r3, [r7, #4]
 8004e9a:	f04f 0200 	mov.w	r2, #0
 8004e9e:	f04f 0300 	mov.w	r3, #0
 8004ea2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004ea6:	4629      	mov	r1, r5
 8004ea8:	028b      	lsls	r3, r1, #10
 8004eaa:	4621      	mov	r1, r4
 8004eac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004eb0:	4621      	mov	r1, r4
 8004eb2:	028a      	lsls	r2, r1, #10
 8004eb4:	4610      	mov	r0, r2
 8004eb6:	4619      	mov	r1, r3
 8004eb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004eba:	2200      	movs	r2, #0
 8004ebc:	60bb      	str	r3, [r7, #8]
 8004ebe:	60fa      	str	r2, [r7, #12]
 8004ec0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004ec4:	f7fb fdc2 	bl	8000a4c <__aeabi_uldivmod>
 8004ec8:	4602      	mov	r2, r0
 8004eca:	460b      	mov	r3, r1
 8004ecc:	4613      	mov	r3, r2
 8004ece:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004ed0:	4b0b      	ldr	r3, [pc, #44]	@ (8004f00 <HAL_RCC_GetSysClockFreq+0x180>)
 8004ed2:	685b      	ldr	r3, [r3, #4]
 8004ed4:	0c1b      	lsrs	r3, r3, #16
 8004ed6:	f003 0303 	and.w	r3, r3, #3
 8004eda:	3301      	adds	r3, #1
 8004edc:	005b      	lsls	r3, r3, #1
 8004ede:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004ee0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004ee2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ee4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ee8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004eea:	e002      	b.n	8004ef2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004eec:	4b05      	ldr	r3, [pc, #20]	@ (8004f04 <HAL_RCC_GetSysClockFreq+0x184>)
 8004eee:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004ef0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004ef2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	3740      	adds	r7, #64	@ 0x40
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004efe:	bf00      	nop
 8004f00:	40023800 	.word	0x40023800
 8004f04:	00f42400 	.word	0x00f42400
 8004f08:	017d7840 	.word	0x017d7840

08004f0c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004f0c:	b480      	push	{r7}
 8004f0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004f10:	4b03      	ldr	r3, [pc, #12]	@ (8004f20 <HAL_RCC_GetHCLKFreq+0x14>)
 8004f12:	681b      	ldr	r3, [r3, #0]
}
 8004f14:	4618      	mov	r0, r3
 8004f16:	46bd      	mov	sp, r7
 8004f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1c:	4770      	bx	lr
 8004f1e:	bf00      	nop
 8004f20:	20000034 	.word	0x20000034

08004f24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004f28:	f7ff fff0 	bl	8004f0c <HAL_RCC_GetHCLKFreq>
 8004f2c:	4602      	mov	r2, r0
 8004f2e:	4b05      	ldr	r3, [pc, #20]	@ (8004f44 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004f30:	689b      	ldr	r3, [r3, #8]
 8004f32:	0a9b      	lsrs	r3, r3, #10
 8004f34:	f003 0307 	and.w	r3, r3, #7
 8004f38:	4903      	ldr	r1, [pc, #12]	@ (8004f48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004f3a:	5ccb      	ldrb	r3, [r1, r3]
 8004f3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f40:	4618      	mov	r0, r3
 8004f42:	bd80      	pop	{r7, pc}
 8004f44:	40023800 	.word	0x40023800
 8004f48:	08009e8c 	.word	0x08009e8c

08004f4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004f50:	f7ff ffdc 	bl	8004f0c <HAL_RCC_GetHCLKFreq>
 8004f54:	4602      	mov	r2, r0
 8004f56:	4b05      	ldr	r3, [pc, #20]	@ (8004f6c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004f58:	689b      	ldr	r3, [r3, #8]
 8004f5a:	0b5b      	lsrs	r3, r3, #13
 8004f5c:	f003 0307 	and.w	r3, r3, #7
 8004f60:	4903      	ldr	r1, [pc, #12]	@ (8004f70 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004f62:	5ccb      	ldrb	r3, [r1, r3]
 8004f64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f68:	4618      	mov	r0, r3
 8004f6a:	bd80      	pop	{r7, pc}
 8004f6c:	40023800 	.word	0x40023800
 8004f70:	08009e8c 	.word	0x08009e8c

08004f74 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004f74:	b580      	push	{r7, lr}
 8004f76:	b082      	sub	sp, #8
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d101      	bne.n	8004f86 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004f82:	2301      	movs	r3, #1
 8004f84:	e07b      	b.n	800507e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d108      	bne.n	8004fa0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	685b      	ldr	r3, [r3, #4]
 8004f92:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004f96:	d009      	beq.n	8004fac <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	61da      	str	r2, [r3, #28]
 8004f9e:	e005      	b.n	8004fac <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	2200      	movs	r2, #0
 8004faa:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2200      	movs	r2, #0
 8004fb0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004fb8:	b2db      	uxtb	r3, r3
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d106      	bne.n	8004fcc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004fc6:	6878      	ldr	r0, [r7, #4]
 8004fc8:	f7fd fc9c 	bl	8002904 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2202      	movs	r2, #2
 8004fd0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	681a      	ldr	r2, [r3, #0]
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004fe2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	685b      	ldr	r3, [r3, #4]
 8004fe8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	689b      	ldr	r3, [r3, #8]
 8004ff0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004ff4:	431a      	orrs	r2, r3
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	68db      	ldr	r3, [r3, #12]
 8004ffa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004ffe:	431a      	orrs	r2, r3
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	691b      	ldr	r3, [r3, #16]
 8005004:	f003 0302 	and.w	r3, r3, #2
 8005008:	431a      	orrs	r2, r3
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	695b      	ldr	r3, [r3, #20]
 800500e:	f003 0301 	and.w	r3, r3, #1
 8005012:	431a      	orrs	r2, r3
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	699b      	ldr	r3, [r3, #24]
 8005018:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800501c:	431a      	orrs	r2, r3
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	69db      	ldr	r3, [r3, #28]
 8005022:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005026:	431a      	orrs	r2, r3
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	6a1b      	ldr	r3, [r3, #32]
 800502c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005030:	ea42 0103 	orr.w	r1, r2, r3
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005038:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	430a      	orrs	r2, r1
 8005042:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	699b      	ldr	r3, [r3, #24]
 8005048:	0c1b      	lsrs	r3, r3, #16
 800504a:	f003 0104 	and.w	r1, r3, #4
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005052:	f003 0210 	and.w	r2, r3, #16
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	430a      	orrs	r2, r1
 800505c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	69da      	ldr	r2, [r3, #28]
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800506c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2200      	movs	r2, #0
 8005072:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2201      	movs	r2, #1
 8005078:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800507c:	2300      	movs	r3, #0
}
 800507e:	4618      	mov	r0, r3
 8005080:	3708      	adds	r7, #8
 8005082:	46bd      	mov	sp, r7
 8005084:	bd80      	pop	{r7, pc}
	...

08005088 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer  (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b084      	sub	sp, #16
 800508c:	af00      	add	r7, sp, #0
 800508e:	60f8      	str	r0, [r7, #12]
 8005090:	60b9      	str	r1, [r7, #8]
 8005092:	4613      	mov	r3, r2
 8005094:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800509c:	b2db      	uxtb	r3, r3
 800509e:	2b01      	cmp	r3, #1
 80050a0:	d001      	beq.n	80050a6 <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 80050a2:	2302      	movs	r3, #2
 80050a4:	e097      	b.n	80051d6 <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 80050a6:	68bb      	ldr	r3, [r7, #8]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d002      	beq.n	80050b2 <HAL_SPI_Transmit_DMA+0x2a>
 80050ac:	88fb      	ldrh	r3, [r7, #6]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d101      	bne.n	80050b6 <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 80050b2:	2301      	movs	r3, #1
 80050b4:	e08f      	b.n	80051d6 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80050bc:	2b01      	cmp	r3, #1
 80050be:	d101      	bne.n	80050c4 <HAL_SPI_Transmit_DMA+0x3c>
 80050c0:	2302      	movs	r3, #2
 80050c2:	e088      	b.n	80051d6 <HAL_SPI_Transmit_DMA+0x14e>
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	2201      	movs	r2, #1
 80050c8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	2203      	movs	r2, #3
 80050d0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	2200      	movs	r2, #0
 80050d8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	68ba      	ldr	r2, [r7, #8]
 80050de:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	88fa      	ldrh	r2, [r7, #6]
 80050e4:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	88fa      	ldrh	r2, [r7, #6]
 80050ea:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	2200      	movs	r2, #0
 80050f0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	2200      	movs	r2, #0
 80050f6:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	2200      	movs	r2, #0
 80050fc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	2200      	movs	r2, #0
 8005102:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	2200      	movs	r2, #0
 8005108:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	689b      	ldr	r3, [r3, #8]
 800510e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005112:	d10f      	bne.n	8005134 <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	681a      	ldr	r2, [r3, #0]
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005122:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	681a      	ldr	r2, [r3, #0]
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005132:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005138:	4a29      	ldr	r2, [pc, #164]	@ (80051e0 <HAL_SPI_Transmit_DMA+0x158>)
 800513a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005140:	4a28      	ldr	r2, [pc, #160]	@ (80051e4 <HAL_SPI_Transmit_DMA+0x15c>)
 8005142:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005148:	4a27      	ldr	r2, [pc, #156]	@ (80051e8 <HAL_SPI_Transmit_DMA+0x160>)
 800514a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005150:	2200      	movs	r2, #0
 8005152:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800515c:	4619      	mov	r1, r3
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	330c      	adds	r3, #12
 8005164:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800516a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800516c:	f7fe fd88 	bl	8003c80 <HAL_DMA_Start_IT>
 8005170:	4603      	mov	r3, r0
 8005172:	2b00      	cmp	r3, #0
 8005174:	d00b      	beq.n	800518e <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800517a:	f043 0210 	orr.w	r2, r3, #16
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	2200      	movs	r2, #0
 8005186:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800518a:	2301      	movs	r3, #1
 800518c:	e023      	b.n	80051d6 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005198:	2b40      	cmp	r3, #64	@ 0x40
 800519a:	d007      	beq.n	80051ac <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	681a      	ldr	r2, [r3, #0]
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80051aa:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	2200      	movs	r2, #0
 80051b0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	685a      	ldr	r2, [r3, #4]
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f042 0220 	orr.w	r2, r2, #32
 80051c2:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	685a      	ldr	r2, [r3, #4]
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f042 0202 	orr.w	r2, r2, #2
 80051d2:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80051d4:	2300      	movs	r3, #0
}
 80051d6:	4618      	mov	r0, r3
 80051d8:	3710      	adds	r7, #16
 80051da:	46bd      	mov	sp, r7
 80051dc:	bd80      	pop	{r7, pc}
 80051de:	bf00      	nop
 80051e0:	080054bd 	.word	0x080054bd
 80051e4:	08005415 	.word	0x08005415
 80051e8:	080054d9 	.word	0x080054d9

080051ec <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80051ec:	b580      	push	{r7, lr}
 80051ee:	b088      	sub	sp, #32
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	685b      	ldr	r3, [r3, #4]
 80051fa:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	689b      	ldr	r3, [r3, #8]
 8005202:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005204:	69bb      	ldr	r3, [r7, #24]
 8005206:	099b      	lsrs	r3, r3, #6
 8005208:	f003 0301 	and.w	r3, r3, #1
 800520c:	2b00      	cmp	r3, #0
 800520e:	d10f      	bne.n	8005230 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005210:	69bb      	ldr	r3, [r7, #24]
 8005212:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005216:	2b00      	cmp	r3, #0
 8005218:	d00a      	beq.n	8005230 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800521a:	69fb      	ldr	r3, [r7, #28]
 800521c:	099b      	lsrs	r3, r3, #6
 800521e:	f003 0301 	and.w	r3, r3, #1
 8005222:	2b00      	cmp	r3, #0
 8005224:	d004      	beq.n	8005230 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800522a:	6878      	ldr	r0, [r7, #4]
 800522c:	4798      	blx	r3
    return;
 800522e:	e0d7      	b.n	80053e0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005230:	69bb      	ldr	r3, [r7, #24]
 8005232:	085b      	lsrs	r3, r3, #1
 8005234:	f003 0301 	and.w	r3, r3, #1
 8005238:	2b00      	cmp	r3, #0
 800523a:	d00a      	beq.n	8005252 <HAL_SPI_IRQHandler+0x66>
 800523c:	69fb      	ldr	r3, [r7, #28]
 800523e:	09db      	lsrs	r3, r3, #7
 8005240:	f003 0301 	and.w	r3, r3, #1
 8005244:	2b00      	cmp	r3, #0
 8005246:	d004      	beq.n	8005252 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800524c:	6878      	ldr	r0, [r7, #4]
 800524e:	4798      	blx	r3
    return;
 8005250:	e0c6      	b.n	80053e0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005252:	69bb      	ldr	r3, [r7, #24]
 8005254:	095b      	lsrs	r3, r3, #5
 8005256:	f003 0301 	and.w	r3, r3, #1
 800525a:	2b00      	cmp	r3, #0
 800525c:	d10c      	bne.n	8005278 <HAL_SPI_IRQHandler+0x8c>
 800525e:	69bb      	ldr	r3, [r7, #24]
 8005260:	099b      	lsrs	r3, r3, #6
 8005262:	f003 0301 	and.w	r3, r3, #1
 8005266:	2b00      	cmp	r3, #0
 8005268:	d106      	bne.n	8005278 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800526a:	69bb      	ldr	r3, [r7, #24]
 800526c:	0a1b      	lsrs	r3, r3, #8
 800526e:	f003 0301 	and.w	r3, r3, #1
 8005272:	2b00      	cmp	r3, #0
 8005274:	f000 80b4 	beq.w	80053e0 <HAL_SPI_IRQHandler+0x1f4>
 8005278:	69fb      	ldr	r3, [r7, #28]
 800527a:	095b      	lsrs	r3, r3, #5
 800527c:	f003 0301 	and.w	r3, r3, #1
 8005280:	2b00      	cmp	r3, #0
 8005282:	f000 80ad 	beq.w	80053e0 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005286:	69bb      	ldr	r3, [r7, #24]
 8005288:	099b      	lsrs	r3, r3, #6
 800528a:	f003 0301 	and.w	r3, r3, #1
 800528e:	2b00      	cmp	r3, #0
 8005290:	d023      	beq.n	80052da <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005298:	b2db      	uxtb	r3, r3
 800529a:	2b03      	cmp	r3, #3
 800529c:	d011      	beq.n	80052c2 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052a2:	f043 0204 	orr.w	r2, r3, #4
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80052aa:	2300      	movs	r3, #0
 80052ac:	617b      	str	r3, [r7, #20]
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	68db      	ldr	r3, [r3, #12]
 80052b4:	617b      	str	r3, [r7, #20]
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	689b      	ldr	r3, [r3, #8]
 80052bc:	617b      	str	r3, [r7, #20]
 80052be:	697b      	ldr	r3, [r7, #20]
 80052c0:	e00b      	b.n	80052da <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80052c2:	2300      	movs	r3, #0
 80052c4:	613b      	str	r3, [r7, #16]
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	68db      	ldr	r3, [r3, #12]
 80052cc:	613b      	str	r3, [r7, #16]
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	689b      	ldr	r3, [r3, #8]
 80052d4:	613b      	str	r3, [r7, #16]
 80052d6:	693b      	ldr	r3, [r7, #16]
        return;
 80052d8:	e082      	b.n	80053e0 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80052da:	69bb      	ldr	r3, [r7, #24]
 80052dc:	095b      	lsrs	r3, r3, #5
 80052de:	f003 0301 	and.w	r3, r3, #1
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d014      	beq.n	8005310 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052ea:	f043 0201 	orr.w	r2, r3, #1
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80052f2:	2300      	movs	r3, #0
 80052f4:	60fb      	str	r3, [r7, #12]
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	689b      	ldr	r3, [r3, #8]
 80052fc:	60fb      	str	r3, [r7, #12]
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	681a      	ldr	r2, [r3, #0]
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800530c:	601a      	str	r2, [r3, #0]
 800530e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8005310:	69bb      	ldr	r3, [r7, #24]
 8005312:	0a1b      	lsrs	r3, r3, #8
 8005314:	f003 0301 	and.w	r3, r3, #1
 8005318:	2b00      	cmp	r3, #0
 800531a:	d00c      	beq.n	8005336 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005320:	f043 0208 	orr.w	r2, r3, #8
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005328:	2300      	movs	r3, #0
 800532a:	60bb      	str	r3, [r7, #8]
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	689b      	ldr	r3, [r3, #8]
 8005332:	60bb      	str	r3, [r7, #8]
 8005334:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800533a:	2b00      	cmp	r3, #0
 800533c:	d04f      	beq.n	80053de <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	685a      	ldr	r2, [r3, #4]
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800534c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2201      	movs	r2, #1
 8005352:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8005356:	69fb      	ldr	r3, [r7, #28]
 8005358:	f003 0302 	and.w	r3, r3, #2
 800535c:	2b00      	cmp	r3, #0
 800535e:	d104      	bne.n	800536a <HAL_SPI_IRQHandler+0x17e>
 8005360:	69fb      	ldr	r3, [r7, #28]
 8005362:	f003 0301 	and.w	r3, r3, #1
 8005366:	2b00      	cmp	r3, #0
 8005368:	d034      	beq.n	80053d4 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	685a      	ldr	r2, [r3, #4]
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f022 0203 	bic.w	r2, r2, #3
 8005378:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800537e:	2b00      	cmp	r3, #0
 8005380:	d011      	beq.n	80053a6 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005386:	4a18      	ldr	r2, [pc, #96]	@ (80053e8 <HAL_SPI_IRQHandler+0x1fc>)
 8005388:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800538e:	4618      	mov	r0, r3
 8005390:	f7fe fd3e 	bl	8003e10 <HAL_DMA_Abort_IT>
 8005394:	4603      	mov	r3, r0
 8005396:	2b00      	cmp	r3, #0
 8005398:	d005      	beq.n	80053a6 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800539e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d016      	beq.n	80053dc <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80053b2:	4a0d      	ldr	r2, [pc, #52]	@ (80053e8 <HAL_SPI_IRQHandler+0x1fc>)
 80053b4:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80053ba:	4618      	mov	r0, r3
 80053bc:	f7fe fd28 	bl	8003e10 <HAL_DMA_Abort_IT>
 80053c0:	4603      	mov	r3, r0
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d00a      	beq.n	80053dc <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053ca:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 80053d2:	e003      	b.n	80053dc <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80053d4:	6878      	ldr	r0, [r7, #4]
 80053d6:	f000 f813 	bl	8005400 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80053da:	e000      	b.n	80053de <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80053dc:	bf00      	nop
    return;
 80053de:	bf00      	nop
  }
}
 80053e0:	3720      	adds	r7, #32
 80053e2:	46bd      	mov	sp, r7
 80053e4:	bd80      	pop	{r7, pc}
 80053e6:	bf00      	nop
 80053e8:	08005519 	.word	0x08005519

080053ec <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80053ec:	b480      	push	{r7}
 80053ee:	b083      	sub	sp, #12
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 80053f4:	bf00      	nop
 80053f6:	370c      	adds	r7, #12
 80053f8:	46bd      	mov	sp, r7
 80053fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fe:	4770      	bx	lr

08005400 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005400:	b480      	push	{r7}
 8005402:	b083      	sub	sp, #12
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005408:	bf00      	nop
 800540a:	370c      	adds	r7, #12
 800540c:	46bd      	mov	sp, r7
 800540e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005412:	4770      	bx	lr

08005414 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005414:	b580      	push	{r7, lr}
 8005416:	b086      	sub	sp, #24
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005420:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005422:	f7fd fdd7 	bl	8002fd4 <HAL_GetTick>
 8005426:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005432:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005436:	d03b      	beq.n	80054b0 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005438:	697b      	ldr	r3, [r7, #20]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	685a      	ldr	r2, [r3, #4]
 800543e:	697b      	ldr	r3, [r7, #20]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f022 0220 	bic.w	r2, r2, #32
 8005446:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005448:	697b      	ldr	r3, [r7, #20]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	685a      	ldr	r2, [r3, #4]
 800544e:	697b      	ldr	r3, [r7, #20]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f022 0202 	bic.w	r2, r2, #2
 8005456:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005458:	693a      	ldr	r2, [r7, #16]
 800545a:	2164      	movs	r1, #100	@ 0x64
 800545c:	6978      	ldr	r0, [r7, #20]
 800545e:	f000 f8f7 	bl	8005650 <SPI_EndRxTxTransaction>
 8005462:	4603      	mov	r3, r0
 8005464:	2b00      	cmp	r3, #0
 8005466:	d005      	beq.n	8005474 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005468:	697b      	ldr	r3, [r7, #20]
 800546a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800546c:	f043 0220 	orr.w	r2, r3, #32
 8005470:	697b      	ldr	r3, [r7, #20]
 8005472:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005474:	697b      	ldr	r3, [r7, #20]
 8005476:	689b      	ldr	r3, [r3, #8]
 8005478:	2b00      	cmp	r3, #0
 800547a:	d10a      	bne.n	8005492 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800547c:	2300      	movs	r3, #0
 800547e:	60fb      	str	r3, [r7, #12]
 8005480:	697b      	ldr	r3, [r7, #20]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	68db      	ldr	r3, [r3, #12]
 8005486:	60fb      	str	r3, [r7, #12]
 8005488:	697b      	ldr	r3, [r7, #20]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	689b      	ldr	r3, [r3, #8]
 800548e:	60fb      	str	r3, [r7, #12]
 8005490:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8005492:	697b      	ldr	r3, [r7, #20]
 8005494:	2200      	movs	r2, #0
 8005496:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8005498:	697b      	ldr	r3, [r7, #20]
 800549a:	2201      	movs	r2, #1
 800549c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80054a0:	697b      	ldr	r3, [r7, #20]
 80054a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d003      	beq.n	80054b0 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80054a8:	6978      	ldr	r0, [r7, #20]
 80054aa:	f7ff ffa9 	bl	8005400 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80054ae:	e002      	b.n	80054b6 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 80054b0:	6978      	ldr	r0, [r7, #20]
 80054b2:	f7fd f977 	bl	80027a4 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80054b6:	3718      	adds	r7, #24
 80054b8:	46bd      	mov	sp, r7
 80054ba:	bd80      	pop	{r7, pc}

080054bc <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80054bc:	b580      	push	{r7, lr}
 80054be:	b084      	sub	sp, #16
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054c8:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 80054ca:	68f8      	ldr	r0, [r7, #12]
 80054cc:	f7ff ff8e 	bl	80053ec <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80054d0:	bf00      	nop
 80054d2:	3710      	adds	r7, #16
 80054d4:	46bd      	mov	sp, r7
 80054d6:	bd80      	pop	{r7, pc}

080054d8 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b084      	sub	sp, #16
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054e4:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	685a      	ldr	r2, [r3, #4]
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f022 0203 	bic.w	r2, r2, #3
 80054f4:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054fa:	f043 0210 	orr.w	r2, r3, #16
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	2201      	movs	r2, #1
 8005506:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800550a:	68f8      	ldr	r0, [r7, #12]
 800550c:	f7ff ff78 	bl	8005400 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005510:	bf00      	nop
 8005512:	3710      	adds	r7, #16
 8005514:	46bd      	mov	sp, r7
 8005516:	bd80      	pop	{r7, pc}

08005518 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b084      	sub	sp, #16
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005524:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	2200      	movs	r2, #0
 800552a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	2200      	movs	r2, #0
 8005530:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005532:	68f8      	ldr	r0, [r7, #12]
 8005534:	f7ff ff64 	bl	8005400 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005538:	bf00      	nop
 800553a:	3710      	adds	r7, #16
 800553c:	46bd      	mov	sp, r7
 800553e:	bd80      	pop	{r7, pc}

08005540 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005540:	b580      	push	{r7, lr}
 8005542:	b088      	sub	sp, #32
 8005544:	af00      	add	r7, sp, #0
 8005546:	60f8      	str	r0, [r7, #12]
 8005548:	60b9      	str	r1, [r7, #8]
 800554a:	603b      	str	r3, [r7, #0]
 800554c:	4613      	mov	r3, r2
 800554e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005550:	f7fd fd40 	bl	8002fd4 <HAL_GetTick>
 8005554:	4602      	mov	r2, r0
 8005556:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005558:	1a9b      	subs	r3, r3, r2
 800555a:	683a      	ldr	r2, [r7, #0]
 800555c:	4413      	add	r3, r2
 800555e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005560:	f7fd fd38 	bl	8002fd4 <HAL_GetTick>
 8005564:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005566:	4b39      	ldr	r3, [pc, #228]	@ (800564c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	015b      	lsls	r3, r3, #5
 800556c:	0d1b      	lsrs	r3, r3, #20
 800556e:	69fa      	ldr	r2, [r7, #28]
 8005570:	fb02 f303 	mul.w	r3, r2, r3
 8005574:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005576:	e055      	b.n	8005624 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800557e:	d051      	beq.n	8005624 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005580:	f7fd fd28 	bl	8002fd4 <HAL_GetTick>
 8005584:	4602      	mov	r2, r0
 8005586:	69bb      	ldr	r3, [r7, #24]
 8005588:	1ad3      	subs	r3, r2, r3
 800558a:	69fa      	ldr	r2, [r7, #28]
 800558c:	429a      	cmp	r2, r3
 800558e:	d902      	bls.n	8005596 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005590:	69fb      	ldr	r3, [r7, #28]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d13d      	bne.n	8005612 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	685a      	ldr	r2, [r3, #4]
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80055a4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	685b      	ldr	r3, [r3, #4]
 80055aa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80055ae:	d111      	bne.n	80055d4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	689b      	ldr	r3, [r3, #8]
 80055b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80055b8:	d004      	beq.n	80055c4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	689b      	ldr	r3, [r3, #8]
 80055be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055c2:	d107      	bne.n	80055d4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	681a      	ldr	r2, [r3, #0]
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80055d2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80055dc:	d10f      	bne.n	80055fe <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	681a      	ldr	r2, [r3, #0]
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80055ec:	601a      	str	r2, [r3, #0]
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	681a      	ldr	r2, [r3, #0]
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80055fc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	2201      	movs	r2, #1
 8005602:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	2200      	movs	r2, #0
 800560a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800560e:	2303      	movs	r3, #3
 8005610:	e018      	b.n	8005644 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005612:	697b      	ldr	r3, [r7, #20]
 8005614:	2b00      	cmp	r3, #0
 8005616:	d102      	bne.n	800561e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8005618:	2300      	movs	r3, #0
 800561a:	61fb      	str	r3, [r7, #28]
 800561c:	e002      	b.n	8005624 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800561e:	697b      	ldr	r3, [r7, #20]
 8005620:	3b01      	subs	r3, #1
 8005622:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	689a      	ldr	r2, [r3, #8]
 800562a:	68bb      	ldr	r3, [r7, #8]
 800562c:	4013      	ands	r3, r2
 800562e:	68ba      	ldr	r2, [r7, #8]
 8005630:	429a      	cmp	r2, r3
 8005632:	bf0c      	ite	eq
 8005634:	2301      	moveq	r3, #1
 8005636:	2300      	movne	r3, #0
 8005638:	b2db      	uxtb	r3, r3
 800563a:	461a      	mov	r2, r3
 800563c:	79fb      	ldrb	r3, [r7, #7]
 800563e:	429a      	cmp	r2, r3
 8005640:	d19a      	bne.n	8005578 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8005642:	2300      	movs	r3, #0
}
 8005644:	4618      	mov	r0, r3
 8005646:	3720      	adds	r7, #32
 8005648:	46bd      	mov	sp, r7
 800564a:	bd80      	pop	{r7, pc}
 800564c:	20000034 	.word	0x20000034

08005650 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005650:	b580      	push	{r7, lr}
 8005652:	b088      	sub	sp, #32
 8005654:	af02      	add	r7, sp, #8
 8005656:	60f8      	str	r0, [r7, #12]
 8005658:	60b9      	str	r1, [r7, #8]
 800565a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	9300      	str	r3, [sp, #0]
 8005660:	68bb      	ldr	r3, [r7, #8]
 8005662:	2201      	movs	r2, #1
 8005664:	2102      	movs	r1, #2
 8005666:	68f8      	ldr	r0, [r7, #12]
 8005668:	f7ff ff6a 	bl	8005540 <SPI_WaitFlagStateUntilTimeout>
 800566c:	4603      	mov	r3, r0
 800566e:	2b00      	cmp	r3, #0
 8005670:	d007      	beq.n	8005682 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005676:	f043 0220 	orr.w	r2, r3, #32
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800567e:	2303      	movs	r3, #3
 8005680:	e032      	b.n	80056e8 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005682:	4b1b      	ldr	r3, [pc, #108]	@ (80056f0 <SPI_EndRxTxTransaction+0xa0>)
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	4a1b      	ldr	r2, [pc, #108]	@ (80056f4 <SPI_EndRxTxTransaction+0xa4>)
 8005688:	fba2 2303 	umull	r2, r3, r2, r3
 800568c:	0d5b      	lsrs	r3, r3, #21
 800568e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005692:	fb02 f303 	mul.w	r3, r2, r3
 8005696:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	685b      	ldr	r3, [r3, #4]
 800569c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80056a0:	d112      	bne.n	80056c8 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	9300      	str	r3, [sp, #0]
 80056a6:	68bb      	ldr	r3, [r7, #8]
 80056a8:	2200      	movs	r2, #0
 80056aa:	2180      	movs	r1, #128	@ 0x80
 80056ac:	68f8      	ldr	r0, [r7, #12]
 80056ae:	f7ff ff47 	bl	8005540 <SPI_WaitFlagStateUntilTimeout>
 80056b2:	4603      	mov	r3, r0
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d016      	beq.n	80056e6 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056bc:	f043 0220 	orr.w	r2, r3, #32
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80056c4:	2303      	movs	r3, #3
 80056c6:	e00f      	b.n	80056e8 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80056c8:	697b      	ldr	r3, [r7, #20]
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d00a      	beq.n	80056e4 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80056ce:	697b      	ldr	r3, [r7, #20]
 80056d0:	3b01      	subs	r3, #1
 80056d2:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	689b      	ldr	r3, [r3, #8]
 80056da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056de:	2b80      	cmp	r3, #128	@ 0x80
 80056e0:	d0f2      	beq.n	80056c8 <SPI_EndRxTxTransaction+0x78>
 80056e2:	e000      	b.n	80056e6 <SPI_EndRxTxTransaction+0x96>
        break;
 80056e4:	bf00      	nop
  }

  return HAL_OK;
 80056e6:	2300      	movs	r3, #0
}
 80056e8:	4618      	mov	r0, r3
 80056ea:	3718      	adds	r7, #24
 80056ec:	46bd      	mov	sp, r7
 80056ee:	bd80      	pop	{r7, pc}
 80056f0:	20000034 	.word	0x20000034
 80056f4:	165e9f81 	.word	0x165e9f81

080056f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80056f8:	b580      	push	{r7, lr}
 80056fa:	b082      	sub	sp, #8
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2b00      	cmp	r3, #0
 8005704:	d101      	bne.n	800570a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005706:	2301      	movs	r3, #1
 8005708:	e041      	b.n	800578e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005710:	b2db      	uxtb	r3, r3
 8005712:	2b00      	cmp	r3, #0
 8005714:	d106      	bne.n	8005724 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2200      	movs	r2, #0
 800571a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800571e:	6878      	ldr	r0, [r7, #4]
 8005720:	f7fd f992 	bl	8002a48 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2202      	movs	r2, #2
 8005728:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681a      	ldr	r2, [r3, #0]
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	3304      	adds	r3, #4
 8005734:	4619      	mov	r1, r3
 8005736:	4610      	mov	r0, r2
 8005738:	f000 f95e 	bl	80059f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2201      	movs	r2, #1
 8005740:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2201      	movs	r2, #1
 8005748:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2201      	movs	r2, #1
 8005750:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2201      	movs	r2, #1
 8005758:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2201      	movs	r2, #1
 8005760:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2201      	movs	r2, #1
 8005768:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2201      	movs	r2, #1
 8005770:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2201      	movs	r2, #1
 8005778:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2201      	movs	r2, #1
 8005780:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2201      	movs	r2, #1
 8005788:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800578c:	2300      	movs	r3, #0
}
 800578e:	4618      	mov	r0, r3
 8005790:	3708      	adds	r7, #8
 8005792:	46bd      	mov	sp, r7
 8005794:	bd80      	pop	{r7, pc}
	...

08005798 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005798:	b480      	push	{r7}
 800579a:	b085      	sub	sp, #20
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057a6:	b2db      	uxtb	r3, r3
 80057a8:	2b01      	cmp	r3, #1
 80057aa:	d001      	beq.n	80057b0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80057ac:	2301      	movs	r3, #1
 80057ae:	e046      	b.n	800583e <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2202      	movs	r2, #2
 80057b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	4a23      	ldr	r2, [pc, #140]	@ (800584c <HAL_TIM_Base_Start+0xb4>)
 80057be:	4293      	cmp	r3, r2
 80057c0:	d022      	beq.n	8005808 <HAL_TIM_Base_Start+0x70>
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057ca:	d01d      	beq.n	8005808 <HAL_TIM_Base_Start+0x70>
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	4a1f      	ldr	r2, [pc, #124]	@ (8005850 <HAL_TIM_Base_Start+0xb8>)
 80057d2:	4293      	cmp	r3, r2
 80057d4:	d018      	beq.n	8005808 <HAL_TIM_Base_Start+0x70>
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	4a1e      	ldr	r2, [pc, #120]	@ (8005854 <HAL_TIM_Base_Start+0xbc>)
 80057dc:	4293      	cmp	r3, r2
 80057de:	d013      	beq.n	8005808 <HAL_TIM_Base_Start+0x70>
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	4a1c      	ldr	r2, [pc, #112]	@ (8005858 <HAL_TIM_Base_Start+0xc0>)
 80057e6:	4293      	cmp	r3, r2
 80057e8:	d00e      	beq.n	8005808 <HAL_TIM_Base_Start+0x70>
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	4a1b      	ldr	r2, [pc, #108]	@ (800585c <HAL_TIM_Base_Start+0xc4>)
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d009      	beq.n	8005808 <HAL_TIM_Base_Start+0x70>
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	4a19      	ldr	r2, [pc, #100]	@ (8005860 <HAL_TIM_Base_Start+0xc8>)
 80057fa:	4293      	cmp	r3, r2
 80057fc:	d004      	beq.n	8005808 <HAL_TIM_Base_Start+0x70>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	4a18      	ldr	r2, [pc, #96]	@ (8005864 <HAL_TIM_Base_Start+0xcc>)
 8005804:	4293      	cmp	r3, r2
 8005806:	d111      	bne.n	800582c <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	689b      	ldr	r3, [r3, #8]
 800580e:	f003 0307 	and.w	r3, r3, #7
 8005812:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	2b06      	cmp	r3, #6
 8005818:	d010      	beq.n	800583c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	681a      	ldr	r2, [r3, #0]
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f042 0201 	orr.w	r2, r2, #1
 8005828:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800582a:	e007      	b.n	800583c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	681a      	ldr	r2, [r3, #0]
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f042 0201 	orr.w	r2, r2, #1
 800583a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800583c:	2300      	movs	r3, #0
}
 800583e:	4618      	mov	r0, r3
 8005840:	3714      	adds	r7, #20
 8005842:	46bd      	mov	sp, r7
 8005844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005848:	4770      	bx	lr
 800584a:	bf00      	nop
 800584c:	40010000 	.word	0x40010000
 8005850:	40000400 	.word	0x40000400
 8005854:	40000800 	.word	0x40000800
 8005858:	40000c00 	.word	0x40000c00
 800585c:	40010400 	.word	0x40010400
 8005860:	40014000 	.word	0x40014000
 8005864:	40001800 	.word	0x40001800

08005868 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005868:	b580      	push	{r7, lr}
 800586a:	b084      	sub	sp, #16
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]
 8005870:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005872:	2300      	movs	r3, #0
 8005874:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800587c:	2b01      	cmp	r3, #1
 800587e:	d101      	bne.n	8005884 <HAL_TIM_ConfigClockSource+0x1c>
 8005880:	2302      	movs	r3, #2
 8005882:	e0b4      	b.n	80059ee <HAL_TIM_ConfigClockSource+0x186>
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2201      	movs	r2, #1
 8005888:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2202      	movs	r2, #2
 8005890:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	689b      	ldr	r3, [r3, #8]
 800589a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800589c:	68bb      	ldr	r3, [r7, #8]
 800589e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80058a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80058a4:	68bb      	ldr	r3, [r7, #8]
 80058a6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80058aa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	68ba      	ldr	r2, [r7, #8]
 80058b2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80058b4:	683b      	ldr	r3, [r7, #0]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80058bc:	d03e      	beq.n	800593c <HAL_TIM_ConfigClockSource+0xd4>
 80058be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80058c2:	f200 8087 	bhi.w	80059d4 <HAL_TIM_ConfigClockSource+0x16c>
 80058c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058ca:	f000 8086 	beq.w	80059da <HAL_TIM_ConfigClockSource+0x172>
 80058ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058d2:	d87f      	bhi.n	80059d4 <HAL_TIM_ConfigClockSource+0x16c>
 80058d4:	2b70      	cmp	r3, #112	@ 0x70
 80058d6:	d01a      	beq.n	800590e <HAL_TIM_ConfigClockSource+0xa6>
 80058d8:	2b70      	cmp	r3, #112	@ 0x70
 80058da:	d87b      	bhi.n	80059d4 <HAL_TIM_ConfigClockSource+0x16c>
 80058dc:	2b60      	cmp	r3, #96	@ 0x60
 80058de:	d050      	beq.n	8005982 <HAL_TIM_ConfigClockSource+0x11a>
 80058e0:	2b60      	cmp	r3, #96	@ 0x60
 80058e2:	d877      	bhi.n	80059d4 <HAL_TIM_ConfigClockSource+0x16c>
 80058e4:	2b50      	cmp	r3, #80	@ 0x50
 80058e6:	d03c      	beq.n	8005962 <HAL_TIM_ConfigClockSource+0xfa>
 80058e8:	2b50      	cmp	r3, #80	@ 0x50
 80058ea:	d873      	bhi.n	80059d4 <HAL_TIM_ConfigClockSource+0x16c>
 80058ec:	2b40      	cmp	r3, #64	@ 0x40
 80058ee:	d058      	beq.n	80059a2 <HAL_TIM_ConfigClockSource+0x13a>
 80058f0:	2b40      	cmp	r3, #64	@ 0x40
 80058f2:	d86f      	bhi.n	80059d4 <HAL_TIM_ConfigClockSource+0x16c>
 80058f4:	2b30      	cmp	r3, #48	@ 0x30
 80058f6:	d064      	beq.n	80059c2 <HAL_TIM_ConfigClockSource+0x15a>
 80058f8:	2b30      	cmp	r3, #48	@ 0x30
 80058fa:	d86b      	bhi.n	80059d4 <HAL_TIM_ConfigClockSource+0x16c>
 80058fc:	2b20      	cmp	r3, #32
 80058fe:	d060      	beq.n	80059c2 <HAL_TIM_ConfigClockSource+0x15a>
 8005900:	2b20      	cmp	r3, #32
 8005902:	d867      	bhi.n	80059d4 <HAL_TIM_ConfigClockSource+0x16c>
 8005904:	2b00      	cmp	r3, #0
 8005906:	d05c      	beq.n	80059c2 <HAL_TIM_ConfigClockSource+0x15a>
 8005908:	2b10      	cmp	r3, #16
 800590a:	d05a      	beq.n	80059c2 <HAL_TIM_ConfigClockSource+0x15a>
 800590c:	e062      	b.n	80059d4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800591e:	f000 f98b 	bl	8005c38 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	689b      	ldr	r3, [r3, #8]
 8005928:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800592a:	68bb      	ldr	r3, [r7, #8]
 800592c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005930:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	68ba      	ldr	r2, [r7, #8]
 8005938:	609a      	str	r2, [r3, #8]
      break;
 800593a:	e04f      	b.n	80059dc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800594c:	f000 f974 	bl	8005c38 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	689a      	ldr	r2, [r3, #8]
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800595e:	609a      	str	r2, [r3, #8]
      break;
 8005960:	e03c      	b.n	80059dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005966:	683b      	ldr	r3, [r7, #0]
 8005968:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800596a:	683b      	ldr	r3, [r7, #0]
 800596c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800596e:	461a      	mov	r2, r3
 8005970:	f000 f8e8 	bl	8005b44 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	2150      	movs	r1, #80	@ 0x50
 800597a:	4618      	mov	r0, r3
 800597c:	f000 f941 	bl	8005c02 <TIM_ITRx_SetConfig>
      break;
 8005980:	e02c      	b.n	80059dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005986:	683b      	ldr	r3, [r7, #0]
 8005988:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800598e:	461a      	mov	r2, r3
 8005990:	f000 f907 	bl	8005ba2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	2160      	movs	r1, #96	@ 0x60
 800599a:	4618      	mov	r0, r3
 800599c:	f000 f931 	bl	8005c02 <TIM_ITRx_SetConfig>
      break;
 80059a0:	e01c      	b.n	80059dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80059a6:	683b      	ldr	r3, [r7, #0]
 80059a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80059ae:	461a      	mov	r2, r3
 80059b0:	f000 f8c8 	bl	8005b44 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	2140      	movs	r1, #64	@ 0x40
 80059ba:	4618      	mov	r0, r3
 80059bc:	f000 f921 	bl	8005c02 <TIM_ITRx_SetConfig>
      break;
 80059c0:	e00c      	b.n	80059dc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681a      	ldr	r2, [r3, #0]
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	4619      	mov	r1, r3
 80059cc:	4610      	mov	r0, r2
 80059ce:	f000 f918 	bl	8005c02 <TIM_ITRx_SetConfig>
      break;
 80059d2:	e003      	b.n	80059dc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80059d4:	2301      	movs	r3, #1
 80059d6:	73fb      	strb	r3, [r7, #15]
      break;
 80059d8:	e000      	b.n	80059dc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80059da:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2201      	movs	r2, #1
 80059e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2200      	movs	r2, #0
 80059e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80059ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80059ee:	4618      	mov	r0, r3
 80059f0:	3710      	adds	r7, #16
 80059f2:	46bd      	mov	sp, r7
 80059f4:	bd80      	pop	{r7, pc}
	...

080059f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80059f8:	b480      	push	{r7}
 80059fa:	b085      	sub	sp, #20
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
 8005a00:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	4a43      	ldr	r2, [pc, #268]	@ (8005b18 <TIM_Base_SetConfig+0x120>)
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	d013      	beq.n	8005a38 <TIM_Base_SetConfig+0x40>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a16:	d00f      	beq.n	8005a38 <TIM_Base_SetConfig+0x40>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	4a40      	ldr	r2, [pc, #256]	@ (8005b1c <TIM_Base_SetConfig+0x124>)
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	d00b      	beq.n	8005a38 <TIM_Base_SetConfig+0x40>
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	4a3f      	ldr	r2, [pc, #252]	@ (8005b20 <TIM_Base_SetConfig+0x128>)
 8005a24:	4293      	cmp	r3, r2
 8005a26:	d007      	beq.n	8005a38 <TIM_Base_SetConfig+0x40>
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	4a3e      	ldr	r2, [pc, #248]	@ (8005b24 <TIM_Base_SetConfig+0x12c>)
 8005a2c:	4293      	cmp	r3, r2
 8005a2e:	d003      	beq.n	8005a38 <TIM_Base_SetConfig+0x40>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	4a3d      	ldr	r2, [pc, #244]	@ (8005b28 <TIM_Base_SetConfig+0x130>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d108      	bne.n	8005a4a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a3e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	685b      	ldr	r3, [r3, #4]
 8005a44:	68fa      	ldr	r2, [r7, #12]
 8005a46:	4313      	orrs	r3, r2
 8005a48:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	4a32      	ldr	r2, [pc, #200]	@ (8005b18 <TIM_Base_SetConfig+0x120>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d02b      	beq.n	8005aaa <TIM_Base_SetConfig+0xb2>
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a58:	d027      	beq.n	8005aaa <TIM_Base_SetConfig+0xb2>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	4a2f      	ldr	r2, [pc, #188]	@ (8005b1c <TIM_Base_SetConfig+0x124>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d023      	beq.n	8005aaa <TIM_Base_SetConfig+0xb2>
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	4a2e      	ldr	r2, [pc, #184]	@ (8005b20 <TIM_Base_SetConfig+0x128>)
 8005a66:	4293      	cmp	r3, r2
 8005a68:	d01f      	beq.n	8005aaa <TIM_Base_SetConfig+0xb2>
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	4a2d      	ldr	r2, [pc, #180]	@ (8005b24 <TIM_Base_SetConfig+0x12c>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d01b      	beq.n	8005aaa <TIM_Base_SetConfig+0xb2>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	4a2c      	ldr	r2, [pc, #176]	@ (8005b28 <TIM_Base_SetConfig+0x130>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d017      	beq.n	8005aaa <TIM_Base_SetConfig+0xb2>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	4a2b      	ldr	r2, [pc, #172]	@ (8005b2c <TIM_Base_SetConfig+0x134>)
 8005a7e:	4293      	cmp	r3, r2
 8005a80:	d013      	beq.n	8005aaa <TIM_Base_SetConfig+0xb2>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	4a2a      	ldr	r2, [pc, #168]	@ (8005b30 <TIM_Base_SetConfig+0x138>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d00f      	beq.n	8005aaa <TIM_Base_SetConfig+0xb2>
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	4a29      	ldr	r2, [pc, #164]	@ (8005b34 <TIM_Base_SetConfig+0x13c>)
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d00b      	beq.n	8005aaa <TIM_Base_SetConfig+0xb2>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	4a28      	ldr	r2, [pc, #160]	@ (8005b38 <TIM_Base_SetConfig+0x140>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d007      	beq.n	8005aaa <TIM_Base_SetConfig+0xb2>
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	4a27      	ldr	r2, [pc, #156]	@ (8005b3c <TIM_Base_SetConfig+0x144>)
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	d003      	beq.n	8005aaa <TIM_Base_SetConfig+0xb2>
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	4a26      	ldr	r2, [pc, #152]	@ (8005b40 <TIM_Base_SetConfig+0x148>)
 8005aa6:	4293      	cmp	r3, r2
 8005aa8:	d108      	bne.n	8005abc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ab0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005ab2:	683b      	ldr	r3, [r7, #0]
 8005ab4:	68db      	ldr	r3, [r3, #12]
 8005ab6:	68fa      	ldr	r2, [r7, #12]
 8005ab8:	4313      	orrs	r3, r2
 8005aba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	695b      	ldr	r3, [r3, #20]
 8005ac6:	4313      	orrs	r3, r2
 8005ac8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005aca:	683b      	ldr	r3, [r7, #0]
 8005acc:	689a      	ldr	r2, [r3, #8]
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	681a      	ldr	r2, [r3, #0]
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	4a0e      	ldr	r2, [pc, #56]	@ (8005b18 <TIM_Base_SetConfig+0x120>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d003      	beq.n	8005aea <TIM_Base_SetConfig+0xf2>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	4a10      	ldr	r2, [pc, #64]	@ (8005b28 <TIM_Base_SetConfig+0x130>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d103      	bne.n	8005af2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	691a      	ldr	r2, [r3, #16]
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f043 0204 	orr.w	r2, r3, #4
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	2201      	movs	r2, #1
 8005b02:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	68fa      	ldr	r2, [r7, #12]
 8005b08:	601a      	str	r2, [r3, #0]
}
 8005b0a:	bf00      	nop
 8005b0c:	3714      	adds	r7, #20
 8005b0e:	46bd      	mov	sp, r7
 8005b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b14:	4770      	bx	lr
 8005b16:	bf00      	nop
 8005b18:	40010000 	.word	0x40010000
 8005b1c:	40000400 	.word	0x40000400
 8005b20:	40000800 	.word	0x40000800
 8005b24:	40000c00 	.word	0x40000c00
 8005b28:	40010400 	.word	0x40010400
 8005b2c:	40014000 	.word	0x40014000
 8005b30:	40014400 	.word	0x40014400
 8005b34:	40014800 	.word	0x40014800
 8005b38:	40001800 	.word	0x40001800
 8005b3c:	40001c00 	.word	0x40001c00
 8005b40:	40002000 	.word	0x40002000

08005b44 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005b44:	b480      	push	{r7}
 8005b46:	b087      	sub	sp, #28
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	60f8      	str	r0, [r7, #12]
 8005b4c:	60b9      	str	r1, [r7, #8]
 8005b4e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	6a1b      	ldr	r3, [r3, #32]
 8005b54:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	6a1b      	ldr	r3, [r3, #32]
 8005b5a:	f023 0201 	bic.w	r2, r3, #1
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	699b      	ldr	r3, [r3, #24]
 8005b66:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005b68:	693b      	ldr	r3, [r7, #16]
 8005b6a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005b6e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	011b      	lsls	r3, r3, #4
 8005b74:	693a      	ldr	r2, [r7, #16]
 8005b76:	4313      	orrs	r3, r2
 8005b78:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005b7a:	697b      	ldr	r3, [r7, #20]
 8005b7c:	f023 030a 	bic.w	r3, r3, #10
 8005b80:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005b82:	697a      	ldr	r2, [r7, #20]
 8005b84:	68bb      	ldr	r3, [r7, #8]
 8005b86:	4313      	orrs	r3, r2
 8005b88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	693a      	ldr	r2, [r7, #16]
 8005b8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	697a      	ldr	r2, [r7, #20]
 8005b94:	621a      	str	r2, [r3, #32]
}
 8005b96:	bf00      	nop
 8005b98:	371c      	adds	r7, #28
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba0:	4770      	bx	lr

08005ba2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005ba2:	b480      	push	{r7}
 8005ba4:	b087      	sub	sp, #28
 8005ba6:	af00      	add	r7, sp, #0
 8005ba8:	60f8      	str	r0, [r7, #12]
 8005baa:	60b9      	str	r1, [r7, #8]
 8005bac:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	6a1b      	ldr	r3, [r3, #32]
 8005bb2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	6a1b      	ldr	r3, [r3, #32]
 8005bb8:	f023 0210 	bic.w	r2, r3, #16
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	699b      	ldr	r3, [r3, #24]
 8005bc4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005bc6:	693b      	ldr	r3, [r7, #16]
 8005bc8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005bcc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	031b      	lsls	r3, r3, #12
 8005bd2:	693a      	ldr	r2, [r7, #16]
 8005bd4:	4313      	orrs	r3, r2
 8005bd6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005bd8:	697b      	ldr	r3, [r7, #20]
 8005bda:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005bde:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005be0:	68bb      	ldr	r3, [r7, #8]
 8005be2:	011b      	lsls	r3, r3, #4
 8005be4:	697a      	ldr	r2, [r7, #20]
 8005be6:	4313      	orrs	r3, r2
 8005be8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	693a      	ldr	r2, [r7, #16]
 8005bee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	697a      	ldr	r2, [r7, #20]
 8005bf4:	621a      	str	r2, [r3, #32]
}
 8005bf6:	bf00      	nop
 8005bf8:	371c      	adds	r7, #28
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c00:	4770      	bx	lr

08005c02 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005c02:	b480      	push	{r7}
 8005c04:	b085      	sub	sp, #20
 8005c06:	af00      	add	r7, sp, #0
 8005c08:	6078      	str	r0, [r7, #4]
 8005c0a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	689b      	ldr	r3, [r3, #8]
 8005c10:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c18:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005c1a:	683a      	ldr	r2, [r7, #0]
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	4313      	orrs	r3, r2
 8005c20:	f043 0307 	orr.w	r3, r3, #7
 8005c24:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	68fa      	ldr	r2, [r7, #12]
 8005c2a:	609a      	str	r2, [r3, #8]
}
 8005c2c:	bf00      	nop
 8005c2e:	3714      	adds	r7, #20
 8005c30:	46bd      	mov	sp, r7
 8005c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c36:	4770      	bx	lr

08005c38 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005c38:	b480      	push	{r7}
 8005c3a:	b087      	sub	sp, #28
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	60f8      	str	r0, [r7, #12]
 8005c40:	60b9      	str	r1, [r7, #8]
 8005c42:	607a      	str	r2, [r7, #4]
 8005c44:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	689b      	ldr	r3, [r3, #8]
 8005c4a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005c4c:	697b      	ldr	r3, [r7, #20]
 8005c4e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005c52:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	021a      	lsls	r2, r3, #8
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	431a      	orrs	r2, r3
 8005c5c:	68bb      	ldr	r3, [r7, #8]
 8005c5e:	4313      	orrs	r3, r2
 8005c60:	697a      	ldr	r2, [r7, #20]
 8005c62:	4313      	orrs	r3, r2
 8005c64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	697a      	ldr	r2, [r7, #20]
 8005c6a:	609a      	str	r2, [r3, #8]
}
 8005c6c:	bf00      	nop
 8005c6e:	371c      	adds	r7, #28
 8005c70:	46bd      	mov	sp, r7
 8005c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c76:	4770      	bx	lr

08005c78 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005c78:	b480      	push	{r7}
 8005c7a:	b085      	sub	sp, #20
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
 8005c80:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c88:	2b01      	cmp	r3, #1
 8005c8a:	d101      	bne.n	8005c90 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005c8c:	2302      	movs	r3, #2
 8005c8e:	e05a      	b.n	8005d46 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2201      	movs	r2, #1
 8005c94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2202      	movs	r2, #2
 8005c9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	685b      	ldr	r3, [r3, #4]
 8005ca6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	689b      	ldr	r3, [r3, #8]
 8005cae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005cb6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	68fa      	ldr	r2, [r7, #12]
 8005cbe:	4313      	orrs	r3, r2
 8005cc0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	68fa      	ldr	r2, [r7, #12]
 8005cc8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	4a21      	ldr	r2, [pc, #132]	@ (8005d54 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005cd0:	4293      	cmp	r3, r2
 8005cd2:	d022      	beq.n	8005d1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005cdc:	d01d      	beq.n	8005d1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	4a1d      	ldr	r2, [pc, #116]	@ (8005d58 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005ce4:	4293      	cmp	r3, r2
 8005ce6:	d018      	beq.n	8005d1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	4a1b      	ldr	r2, [pc, #108]	@ (8005d5c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005cee:	4293      	cmp	r3, r2
 8005cf0:	d013      	beq.n	8005d1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	4a1a      	ldr	r2, [pc, #104]	@ (8005d60 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005cf8:	4293      	cmp	r3, r2
 8005cfa:	d00e      	beq.n	8005d1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	4a18      	ldr	r2, [pc, #96]	@ (8005d64 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005d02:	4293      	cmp	r3, r2
 8005d04:	d009      	beq.n	8005d1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	4a17      	ldr	r2, [pc, #92]	@ (8005d68 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005d0c:	4293      	cmp	r3, r2
 8005d0e:	d004      	beq.n	8005d1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	4a15      	ldr	r2, [pc, #84]	@ (8005d6c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005d16:	4293      	cmp	r3, r2
 8005d18:	d10c      	bne.n	8005d34 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005d1a:	68bb      	ldr	r3, [r7, #8]
 8005d1c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005d20:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	685b      	ldr	r3, [r3, #4]
 8005d26:	68ba      	ldr	r2, [r7, #8]
 8005d28:	4313      	orrs	r3, r2
 8005d2a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	68ba      	ldr	r2, [r7, #8]
 8005d32:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2201      	movs	r2, #1
 8005d38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2200      	movs	r2, #0
 8005d40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005d44:	2300      	movs	r3, #0
}
 8005d46:	4618      	mov	r0, r3
 8005d48:	3714      	adds	r7, #20
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d50:	4770      	bx	lr
 8005d52:	bf00      	nop
 8005d54:	40010000 	.word	0x40010000
 8005d58:	40000400 	.word	0x40000400
 8005d5c:	40000800 	.word	0x40000800
 8005d60:	40000c00 	.word	0x40000c00
 8005d64:	40010400 	.word	0x40010400
 8005d68:	40014000 	.word	0x40014000
 8005d6c:	40001800 	.word	0x40001800

08005d70 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005d70:	b580      	push	{r7, lr}
 8005d72:	b082      	sub	sp, #8
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d101      	bne.n	8005d82 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005d7e:	2301      	movs	r3, #1
 8005d80:	e042      	b.n	8005e08 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d88:	b2db      	uxtb	r3, r3
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d106      	bne.n	8005d9c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	2200      	movs	r2, #0
 8005d92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005d96:	6878      	ldr	r0, [r7, #4]
 8005d98:	f7fc fe76 	bl	8002a88 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2224      	movs	r2, #36	@ 0x24
 8005da0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	68da      	ldr	r2, [r3, #12]
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005db2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005db4:	6878      	ldr	r0, [r7, #4]
 8005db6:	f000 fcef 	bl	8006798 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	691a      	ldr	r2, [r3, #16]
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005dc8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	695a      	ldr	r2, [r3, #20]
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005dd8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	68da      	ldr	r2, [r3, #12]
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005de8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	2200      	movs	r2, #0
 8005dee:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2220      	movs	r2, #32
 8005df4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2220      	movs	r2, #32
 8005dfc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2200      	movs	r2, #0
 8005e04:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005e06:	2300      	movs	r3, #0
}
 8005e08:	4618      	mov	r0, r3
 8005e0a:	3708      	adds	r7, #8
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	bd80      	pop	{r7, pc}

08005e10 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005e10:	b580      	push	{r7, lr}
 8005e12:	b084      	sub	sp, #16
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	60f8      	str	r0, [r7, #12]
 8005e18:	60b9      	str	r1, [r7, #8]
 8005e1a:	4613      	mov	r3, r2
 8005e1c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005e24:	b2db      	uxtb	r3, r3
 8005e26:	2b20      	cmp	r3, #32
 8005e28:	d112      	bne.n	8005e50 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e2a:	68bb      	ldr	r3, [r7, #8]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d002      	beq.n	8005e36 <HAL_UART_Receive_IT+0x26>
 8005e30:	88fb      	ldrh	r3, [r7, #6]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d101      	bne.n	8005e3a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005e36:	2301      	movs	r3, #1
 8005e38:	e00b      	b.n	8005e52 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005e40:	88fb      	ldrh	r3, [r7, #6]
 8005e42:	461a      	mov	r2, r3
 8005e44:	68b9      	ldr	r1, [r7, #8]
 8005e46:	68f8      	ldr	r0, [r7, #12]
 8005e48:	f000 fad2 	bl	80063f0 <UART_Start_Receive_IT>
 8005e4c:	4603      	mov	r3, r0
 8005e4e:	e000      	b.n	8005e52 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005e50:	2302      	movs	r3, #2
  }
}
 8005e52:	4618      	mov	r0, r3
 8005e54:	3710      	adds	r7, #16
 8005e56:	46bd      	mov	sp, r7
 8005e58:	bd80      	pop	{r7, pc}
	...

08005e5c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b0ba      	sub	sp, #232	@ 0xe8
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	68db      	ldr	r3, [r3, #12]
 8005e74:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	695b      	ldr	r3, [r3, #20]
 8005e7e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005e82:	2300      	movs	r3, #0
 8005e84:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005e88:	2300      	movs	r3, #0
 8005e8a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005e8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e92:	f003 030f 	and.w	r3, r3, #15
 8005e96:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005e9a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d10f      	bne.n	8005ec2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005ea2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ea6:	f003 0320 	and.w	r3, r3, #32
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d009      	beq.n	8005ec2 <HAL_UART_IRQHandler+0x66>
 8005eae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005eb2:	f003 0320 	and.w	r3, r3, #32
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d003      	beq.n	8005ec2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005eba:	6878      	ldr	r0, [r7, #4]
 8005ebc:	f000 fbae 	bl	800661c <UART_Receive_IT>
      return;
 8005ec0:	e273      	b.n	80063aa <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005ec2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	f000 80de 	beq.w	8006088 <HAL_UART_IRQHandler+0x22c>
 8005ecc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005ed0:	f003 0301 	and.w	r3, r3, #1
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d106      	bne.n	8005ee6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005ed8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005edc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	f000 80d1 	beq.w	8006088 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005ee6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005eea:	f003 0301 	and.w	r3, r3, #1
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d00b      	beq.n	8005f0a <HAL_UART_IRQHandler+0xae>
 8005ef2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ef6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d005      	beq.n	8005f0a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f02:	f043 0201 	orr.w	r2, r3, #1
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005f0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f0e:	f003 0304 	and.w	r3, r3, #4
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d00b      	beq.n	8005f2e <HAL_UART_IRQHandler+0xd2>
 8005f16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005f1a:	f003 0301 	and.w	r3, r3, #1
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d005      	beq.n	8005f2e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f26:	f043 0202 	orr.w	r2, r3, #2
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005f2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f32:	f003 0302 	and.w	r3, r3, #2
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d00b      	beq.n	8005f52 <HAL_UART_IRQHandler+0xf6>
 8005f3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005f3e:	f003 0301 	and.w	r3, r3, #1
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d005      	beq.n	8005f52 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f4a:	f043 0204 	orr.w	r2, r3, #4
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005f52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f56:	f003 0308 	and.w	r3, r3, #8
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d011      	beq.n	8005f82 <HAL_UART_IRQHandler+0x126>
 8005f5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f62:	f003 0320 	and.w	r3, r3, #32
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d105      	bne.n	8005f76 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005f6a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005f6e:	f003 0301 	and.w	r3, r3, #1
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d005      	beq.n	8005f82 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f7a:	f043 0208 	orr.w	r2, r3, #8
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	f000 820a 	beq.w	80063a0 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005f8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f90:	f003 0320 	and.w	r3, r3, #32
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d008      	beq.n	8005faa <HAL_UART_IRQHandler+0x14e>
 8005f98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f9c:	f003 0320 	and.w	r3, r3, #32
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d002      	beq.n	8005faa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005fa4:	6878      	ldr	r0, [r7, #4]
 8005fa6:	f000 fb39 	bl	800661c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	695b      	ldr	r3, [r3, #20]
 8005fb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fb4:	2b40      	cmp	r3, #64	@ 0x40
 8005fb6:	bf0c      	ite	eq
 8005fb8:	2301      	moveq	r3, #1
 8005fba:	2300      	movne	r3, #0
 8005fbc:	b2db      	uxtb	r3, r3
 8005fbe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fc6:	f003 0308 	and.w	r3, r3, #8
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d103      	bne.n	8005fd6 <HAL_UART_IRQHandler+0x17a>
 8005fce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d04f      	beq.n	8006076 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005fd6:	6878      	ldr	r0, [r7, #4]
 8005fd8:	f000 fa44 	bl	8006464 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	695b      	ldr	r3, [r3, #20]
 8005fe2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fe6:	2b40      	cmp	r3, #64	@ 0x40
 8005fe8:	d141      	bne.n	800606e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	3314      	adds	r3, #20
 8005ff0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ff4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005ff8:	e853 3f00 	ldrex	r3, [r3]
 8005ffc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006000:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006004:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006008:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	3314      	adds	r3, #20
 8006012:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006016:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800601a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800601e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006022:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006026:	e841 2300 	strex	r3, r2, [r1]
 800602a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800602e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006032:	2b00      	cmp	r3, #0
 8006034:	d1d9      	bne.n	8005fea <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800603a:	2b00      	cmp	r3, #0
 800603c:	d013      	beq.n	8006066 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006042:	4a8a      	ldr	r2, [pc, #552]	@ (800626c <HAL_UART_IRQHandler+0x410>)
 8006044:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800604a:	4618      	mov	r0, r3
 800604c:	f7fd fee0 	bl	8003e10 <HAL_DMA_Abort_IT>
 8006050:	4603      	mov	r3, r0
 8006052:	2b00      	cmp	r3, #0
 8006054:	d016      	beq.n	8006084 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800605a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800605c:	687a      	ldr	r2, [r7, #4]
 800605e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006060:	4610      	mov	r0, r2
 8006062:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006064:	e00e      	b.n	8006084 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006066:	6878      	ldr	r0, [r7, #4]
 8006068:	f000 f9ac 	bl	80063c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800606c:	e00a      	b.n	8006084 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800606e:	6878      	ldr	r0, [r7, #4]
 8006070:	f000 f9a8 	bl	80063c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006074:	e006      	b.n	8006084 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006076:	6878      	ldr	r0, [r7, #4]
 8006078:	f000 f9a4 	bl	80063c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2200      	movs	r2, #0
 8006080:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006082:	e18d      	b.n	80063a0 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006084:	bf00      	nop
    return;
 8006086:	e18b      	b.n	80063a0 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800608c:	2b01      	cmp	r3, #1
 800608e:	f040 8167 	bne.w	8006360 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006092:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006096:	f003 0310 	and.w	r3, r3, #16
 800609a:	2b00      	cmp	r3, #0
 800609c:	f000 8160 	beq.w	8006360 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80060a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80060a4:	f003 0310 	and.w	r3, r3, #16
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	f000 8159 	beq.w	8006360 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80060ae:	2300      	movs	r3, #0
 80060b0:	60bb      	str	r3, [r7, #8]
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	60bb      	str	r3, [r7, #8]
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	685b      	ldr	r3, [r3, #4]
 80060c0:	60bb      	str	r3, [r7, #8]
 80060c2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	695b      	ldr	r3, [r3, #20]
 80060ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060ce:	2b40      	cmp	r3, #64	@ 0x40
 80060d0:	f040 80ce 	bne.w	8006270 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	685b      	ldr	r3, [r3, #4]
 80060dc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80060e0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	f000 80a9 	beq.w	800623c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80060ee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80060f2:	429a      	cmp	r2, r3
 80060f4:	f080 80a2 	bcs.w	800623c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80060fe:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006104:	69db      	ldr	r3, [r3, #28]
 8006106:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800610a:	f000 8088 	beq.w	800621e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	330c      	adds	r3, #12
 8006114:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006118:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800611c:	e853 3f00 	ldrex	r3, [r3]
 8006120:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006124:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006128:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800612c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	330c      	adds	r3, #12
 8006136:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800613a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800613e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006142:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006146:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800614a:	e841 2300 	strex	r3, r2, [r1]
 800614e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006152:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006156:	2b00      	cmp	r3, #0
 8006158:	d1d9      	bne.n	800610e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	3314      	adds	r3, #20
 8006160:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006162:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006164:	e853 3f00 	ldrex	r3, [r3]
 8006168:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800616a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800616c:	f023 0301 	bic.w	r3, r3, #1
 8006170:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	3314      	adds	r3, #20
 800617a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800617e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006182:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006184:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006186:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800618a:	e841 2300 	strex	r3, r2, [r1]
 800618e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006190:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006192:	2b00      	cmp	r3, #0
 8006194:	d1e1      	bne.n	800615a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	3314      	adds	r3, #20
 800619c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800619e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80061a0:	e853 3f00 	ldrex	r3, [r3]
 80061a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80061a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80061a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80061ac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	3314      	adds	r3, #20
 80061b6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80061ba:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80061bc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061be:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80061c0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80061c2:	e841 2300 	strex	r3, r2, [r1]
 80061c6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80061c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d1e3      	bne.n	8006196 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	2220      	movs	r2, #32
 80061d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	2200      	movs	r2, #0
 80061da:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	330c      	adds	r3, #12
 80061e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80061e6:	e853 3f00 	ldrex	r3, [r3]
 80061ea:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80061ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80061ee:	f023 0310 	bic.w	r3, r3, #16
 80061f2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	330c      	adds	r3, #12
 80061fc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006200:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006202:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006204:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006206:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006208:	e841 2300 	strex	r3, r2, [r1]
 800620c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800620e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006210:	2b00      	cmp	r3, #0
 8006212:	d1e3      	bne.n	80061dc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006218:	4618      	mov	r0, r3
 800621a:	f7fd fd89 	bl	8003d30 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	2202      	movs	r2, #2
 8006222:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800622c:	b29b      	uxth	r3, r3
 800622e:	1ad3      	subs	r3, r2, r3
 8006230:	b29b      	uxth	r3, r3
 8006232:	4619      	mov	r1, r3
 8006234:	6878      	ldr	r0, [r7, #4]
 8006236:	f000 f8cf 	bl	80063d8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800623a:	e0b3      	b.n	80063a4 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006240:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006244:	429a      	cmp	r2, r3
 8006246:	f040 80ad 	bne.w	80063a4 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800624e:	69db      	ldr	r3, [r3, #28]
 8006250:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006254:	f040 80a6 	bne.w	80063a4 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2202      	movs	r2, #2
 800625c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006262:	4619      	mov	r1, r3
 8006264:	6878      	ldr	r0, [r7, #4]
 8006266:	f000 f8b7 	bl	80063d8 <HAL_UARTEx_RxEventCallback>
      return;
 800626a:	e09b      	b.n	80063a4 <HAL_UART_IRQHandler+0x548>
 800626c:	0800652b 	.word	0x0800652b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006278:	b29b      	uxth	r3, r3
 800627a:	1ad3      	subs	r3, r2, r3
 800627c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006284:	b29b      	uxth	r3, r3
 8006286:	2b00      	cmp	r3, #0
 8006288:	f000 808e 	beq.w	80063a8 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800628c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006290:	2b00      	cmp	r3, #0
 8006292:	f000 8089 	beq.w	80063a8 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	330c      	adds	r3, #12
 800629c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800629e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062a0:	e853 3f00 	ldrex	r3, [r3]
 80062a4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80062a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062a8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80062ac:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	330c      	adds	r3, #12
 80062b6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80062ba:	647a      	str	r2, [r7, #68]	@ 0x44
 80062bc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062be:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80062c0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80062c2:	e841 2300 	strex	r3, r2, [r1]
 80062c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80062c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d1e3      	bne.n	8006296 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	3314      	adds	r3, #20
 80062d4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062d8:	e853 3f00 	ldrex	r3, [r3]
 80062dc:	623b      	str	r3, [r7, #32]
   return(result);
 80062de:	6a3b      	ldr	r3, [r7, #32]
 80062e0:	f023 0301 	bic.w	r3, r3, #1
 80062e4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	3314      	adds	r3, #20
 80062ee:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80062f2:	633a      	str	r2, [r7, #48]	@ 0x30
 80062f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80062f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80062fa:	e841 2300 	strex	r3, r2, [r1]
 80062fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006300:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006302:	2b00      	cmp	r3, #0
 8006304:	d1e3      	bne.n	80062ce <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	2220      	movs	r2, #32
 800630a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	2200      	movs	r2, #0
 8006312:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	330c      	adds	r3, #12
 800631a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800631c:	693b      	ldr	r3, [r7, #16]
 800631e:	e853 3f00 	ldrex	r3, [r3]
 8006322:	60fb      	str	r3, [r7, #12]
   return(result);
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	f023 0310 	bic.w	r3, r3, #16
 800632a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	330c      	adds	r3, #12
 8006334:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006338:	61fa      	str	r2, [r7, #28]
 800633a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800633c:	69b9      	ldr	r1, [r7, #24]
 800633e:	69fa      	ldr	r2, [r7, #28]
 8006340:	e841 2300 	strex	r3, r2, [r1]
 8006344:	617b      	str	r3, [r7, #20]
   return(result);
 8006346:	697b      	ldr	r3, [r7, #20]
 8006348:	2b00      	cmp	r3, #0
 800634a:	d1e3      	bne.n	8006314 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2202      	movs	r2, #2
 8006350:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006352:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006356:	4619      	mov	r1, r3
 8006358:	6878      	ldr	r0, [r7, #4]
 800635a:	f000 f83d 	bl	80063d8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800635e:	e023      	b.n	80063a8 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006360:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006364:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006368:	2b00      	cmp	r3, #0
 800636a:	d009      	beq.n	8006380 <HAL_UART_IRQHandler+0x524>
 800636c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006370:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006374:	2b00      	cmp	r3, #0
 8006376:	d003      	beq.n	8006380 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8006378:	6878      	ldr	r0, [r7, #4]
 800637a:	f000 f8e7 	bl	800654c <UART_Transmit_IT>
    return;
 800637e:	e014      	b.n	80063aa <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006380:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006384:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006388:	2b00      	cmp	r3, #0
 800638a:	d00e      	beq.n	80063aa <HAL_UART_IRQHandler+0x54e>
 800638c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006390:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006394:	2b00      	cmp	r3, #0
 8006396:	d008      	beq.n	80063aa <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8006398:	6878      	ldr	r0, [r7, #4]
 800639a:	f000 f927 	bl	80065ec <UART_EndTransmit_IT>
    return;
 800639e:	e004      	b.n	80063aa <HAL_UART_IRQHandler+0x54e>
    return;
 80063a0:	bf00      	nop
 80063a2:	e002      	b.n	80063aa <HAL_UART_IRQHandler+0x54e>
      return;
 80063a4:	bf00      	nop
 80063a6:	e000      	b.n	80063aa <HAL_UART_IRQHandler+0x54e>
      return;
 80063a8:	bf00      	nop
  }
}
 80063aa:	37e8      	adds	r7, #232	@ 0xe8
 80063ac:	46bd      	mov	sp, r7
 80063ae:	bd80      	pop	{r7, pc}

080063b0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80063b0:	b480      	push	{r7}
 80063b2:	b083      	sub	sp, #12
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80063b8:	bf00      	nop
 80063ba:	370c      	adds	r7, #12
 80063bc:	46bd      	mov	sp, r7
 80063be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c2:	4770      	bx	lr

080063c4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80063c4:	b480      	push	{r7}
 80063c6:	b083      	sub	sp, #12
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80063cc:	bf00      	nop
 80063ce:	370c      	adds	r7, #12
 80063d0:	46bd      	mov	sp, r7
 80063d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d6:	4770      	bx	lr

080063d8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80063d8:	b480      	push	{r7}
 80063da:	b083      	sub	sp, #12
 80063dc:	af00      	add	r7, sp, #0
 80063de:	6078      	str	r0, [r7, #4]
 80063e0:	460b      	mov	r3, r1
 80063e2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80063e4:	bf00      	nop
 80063e6:	370c      	adds	r7, #12
 80063e8:	46bd      	mov	sp, r7
 80063ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ee:	4770      	bx	lr

080063f0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80063f0:	b480      	push	{r7}
 80063f2:	b085      	sub	sp, #20
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	60f8      	str	r0, [r7, #12]
 80063f8:	60b9      	str	r1, [r7, #8]
 80063fa:	4613      	mov	r3, r2
 80063fc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	68ba      	ldr	r2, [r7, #8]
 8006402:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	88fa      	ldrh	r2, [r7, #6]
 8006408:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	88fa      	ldrh	r2, [r7, #6]
 800640e:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	2200      	movs	r2, #0
 8006414:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	2222      	movs	r2, #34	@ 0x22
 800641a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	691b      	ldr	r3, [r3, #16]
 8006422:	2b00      	cmp	r3, #0
 8006424:	d007      	beq.n	8006436 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	68da      	ldr	r2, [r3, #12]
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006434:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	695a      	ldr	r2, [r3, #20]
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f042 0201 	orr.w	r2, r2, #1
 8006444:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	68da      	ldr	r2, [r3, #12]
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f042 0220 	orr.w	r2, r2, #32
 8006454:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006456:	2300      	movs	r3, #0
}
 8006458:	4618      	mov	r0, r3
 800645a:	3714      	adds	r7, #20
 800645c:	46bd      	mov	sp, r7
 800645e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006462:	4770      	bx	lr

08006464 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006464:	b480      	push	{r7}
 8006466:	b095      	sub	sp, #84	@ 0x54
 8006468:	af00      	add	r7, sp, #0
 800646a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	330c      	adds	r3, #12
 8006472:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006474:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006476:	e853 3f00 	ldrex	r3, [r3]
 800647a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800647c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800647e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006482:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	330c      	adds	r3, #12
 800648a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800648c:	643a      	str	r2, [r7, #64]	@ 0x40
 800648e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006490:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006492:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006494:	e841 2300 	strex	r3, r2, [r1]
 8006498:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800649a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800649c:	2b00      	cmp	r3, #0
 800649e:	d1e5      	bne.n	800646c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	3314      	adds	r3, #20
 80064a6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064a8:	6a3b      	ldr	r3, [r7, #32]
 80064aa:	e853 3f00 	ldrex	r3, [r3]
 80064ae:	61fb      	str	r3, [r7, #28]
   return(result);
 80064b0:	69fb      	ldr	r3, [r7, #28]
 80064b2:	f023 0301 	bic.w	r3, r3, #1
 80064b6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	3314      	adds	r3, #20
 80064be:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80064c0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80064c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064c4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80064c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80064c8:	e841 2300 	strex	r3, r2, [r1]
 80064cc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80064ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d1e5      	bne.n	80064a0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064d8:	2b01      	cmp	r3, #1
 80064da:	d119      	bne.n	8006510 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	330c      	adds	r3, #12
 80064e2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	e853 3f00 	ldrex	r3, [r3]
 80064ea:	60bb      	str	r3, [r7, #8]
   return(result);
 80064ec:	68bb      	ldr	r3, [r7, #8]
 80064ee:	f023 0310 	bic.w	r3, r3, #16
 80064f2:	647b      	str	r3, [r7, #68]	@ 0x44
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	330c      	adds	r3, #12
 80064fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80064fc:	61ba      	str	r2, [r7, #24]
 80064fe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006500:	6979      	ldr	r1, [r7, #20]
 8006502:	69ba      	ldr	r2, [r7, #24]
 8006504:	e841 2300 	strex	r3, r2, [r1]
 8006508:	613b      	str	r3, [r7, #16]
   return(result);
 800650a:	693b      	ldr	r3, [r7, #16]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d1e5      	bne.n	80064dc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2220      	movs	r2, #32
 8006514:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2200      	movs	r2, #0
 800651c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800651e:	bf00      	nop
 8006520:	3754      	adds	r7, #84	@ 0x54
 8006522:	46bd      	mov	sp, r7
 8006524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006528:	4770      	bx	lr

0800652a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800652a:	b580      	push	{r7, lr}
 800652c:	b084      	sub	sp, #16
 800652e:	af00      	add	r7, sp, #0
 8006530:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006536:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	2200      	movs	r2, #0
 800653c:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800653e:	68f8      	ldr	r0, [r7, #12]
 8006540:	f7ff ff40 	bl	80063c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006544:	bf00      	nop
 8006546:	3710      	adds	r7, #16
 8006548:	46bd      	mov	sp, r7
 800654a:	bd80      	pop	{r7, pc}

0800654c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800654c:	b480      	push	{r7}
 800654e:	b085      	sub	sp, #20
 8006550:	af00      	add	r7, sp, #0
 8006552:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800655a:	b2db      	uxtb	r3, r3
 800655c:	2b21      	cmp	r3, #33	@ 0x21
 800655e:	d13e      	bne.n	80065de <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	689b      	ldr	r3, [r3, #8]
 8006564:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006568:	d114      	bne.n	8006594 <UART_Transmit_IT+0x48>
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	691b      	ldr	r3, [r3, #16]
 800656e:	2b00      	cmp	r3, #0
 8006570:	d110      	bne.n	8006594 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	6a1b      	ldr	r3, [r3, #32]
 8006576:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	881b      	ldrh	r3, [r3, #0]
 800657c:	461a      	mov	r2, r3
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006586:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	6a1b      	ldr	r3, [r3, #32]
 800658c:	1c9a      	adds	r2, r3, #2
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	621a      	str	r2, [r3, #32]
 8006592:	e008      	b.n	80065a6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	6a1b      	ldr	r3, [r3, #32]
 8006598:	1c59      	adds	r1, r3, #1
 800659a:	687a      	ldr	r2, [r7, #4]
 800659c:	6211      	str	r1, [r2, #32]
 800659e:	781a      	ldrb	r2, [r3, #0]
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80065aa:	b29b      	uxth	r3, r3
 80065ac:	3b01      	subs	r3, #1
 80065ae:	b29b      	uxth	r3, r3
 80065b0:	687a      	ldr	r2, [r7, #4]
 80065b2:	4619      	mov	r1, r3
 80065b4:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d10f      	bne.n	80065da <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	68da      	ldr	r2, [r3, #12]
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80065c8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	68da      	ldr	r2, [r3, #12]
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80065d8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80065da:	2300      	movs	r3, #0
 80065dc:	e000      	b.n	80065e0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80065de:	2302      	movs	r3, #2
  }
}
 80065e0:	4618      	mov	r0, r3
 80065e2:	3714      	adds	r7, #20
 80065e4:	46bd      	mov	sp, r7
 80065e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ea:	4770      	bx	lr

080065ec <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80065ec:	b580      	push	{r7, lr}
 80065ee:	b082      	sub	sp, #8
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	68da      	ldr	r2, [r3, #12]
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006602:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2220      	movs	r2, #32
 8006608:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800660c:	6878      	ldr	r0, [r7, #4]
 800660e:	f7ff fecf 	bl	80063b0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006612:	2300      	movs	r3, #0
}
 8006614:	4618      	mov	r0, r3
 8006616:	3708      	adds	r7, #8
 8006618:	46bd      	mov	sp, r7
 800661a:	bd80      	pop	{r7, pc}

0800661c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800661c:	b580      	push	{r7, lr}
 800661e:	b08c      	sub	sp, #48	@ 0x30
 8006620:	af00      	add	r7, sp, #0
 8006622:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8006624:	2300      	movs	r3, #0
 8006626:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8006628:	2300      	movs	r3, #0
 800662a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006632:	b2db      	uxtb	r3, r3
 8006634:	2b22      	cmp	r3, #34	@ 0x22
 8006636:	f040 80aa 	bne.w	800678e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	689b      	ldr	r3, [r3, #8]
 800663e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006642:	d115      	bne.n	8006670 <UART_Receive_IT+0x54>
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	691b      	ldr	r3, [r3, #16]
 8006648:	2b00      	cmp	r3, #0
 800664a:	d111      	bne.n	8006670 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006650:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	685b      	ldr	r3, [r3, #4]
 8006658:	b29b      	uxth	r3, r3
 800665a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800665e:	b29a      	uxth	r2, r3
 8006660:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006662:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006668:	1c9a      	adds	r2, r3, #2
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	629a      	str	r2, [r3, #40]	@ 0x28
 800666e:	e024      	b.n	80066ba <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006674:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	689b      	ldr	r3, [r3, #8]
 800667a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800667e:	d007      	beq.n	8006690 <UART_Receive_IT+0x74>
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	689b      	ldr	r3, [r3, #8]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d10a      	bne.n	800669e <UART_Receive_IT+0x82>
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	691b      	ldr	r3, [r3, #16]
 800668c:	2b00      	cmp	r3, #0
 800668e:	d106      	bne.n	800669e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	685b      	ldr	r3, [r3, #4]
 8006696:	b2da      	uxtb	r2, r3
 8006698:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800669a:	701a      	strb	r2, [r3, #0]
 800669c:	e008      	b.n	80066b0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	685b      	ldr	r3, [r3, #4]
 80066a4:	b2db      	uxtb	r3, r3
 80066a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80066aa:	b2da      	uxtb	r2, r3
 80066ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066ae:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066b4:	1c5a      	adds	r2, r3, #1
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80066be:	b29b      	uxth	r3, r3
 80066c0:	3b01      	subs	r3, #1
 80066c2:	b29b      	uxth	r3, r3
 80066c4:	687a      	ldr	r2, [r7, #4]
 80066c6:	4619      	mov	r1, r3
 80066c8:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d15d      	bne.n	800678a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	68da      	ldr	r2, [r3, #12]
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f022 0220 	bic.w	r2, r2, #32
 80066dc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	68da      	ldr	r2, [r3, #12]
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80066ec:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	695a      	ldr	r2, [r3, #20]
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f022 0201 	bic.w	r2, r2, #1
 80066fc:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	2220      	movs	r2, #32
 8006702:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	2200      	movs	r2, #0
 800670a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006710:	2b01      	cmp	r3, #1
 8006712:	d135      	bne.n	8006780 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2200      	movs	r2, #0
 8006718:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	330c      	adds	r3, #12
 8006720:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006722:	697b      	ldr	r3, [r7, #20]
 8006724:	e853 3f00 	ldrex	r3, [r3]
 8006728:	613b      	str	r3, [r7, #16]
   return(result);
 800672a:	693b      	ldr	r3, [r7, #16]
 800672c:	f023 0310 	bic.w	r3, r3, #16
 8006730:	627b      	str	r3, [r7, #36]	@ 0x24
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	330c      	adds	r3, #12
 8006738:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800673a:	623a      	str	r2, [r7, #32]
 800673c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800673e:	69f9      	ldr	r1, [r7, #28]
 8006740:	6a3a      	ldr	r2, [r7, #32]
 8006742:	e841 2300 	strex	r3, r2, [r1]
 8006746:	61bb      	str	r3, [r7, #24]
   return(result);
 8006748:	69bb      	ldr	r3, [r7, #24]
 800674a:	2b00      	cmp	r3, #0
 800674c:	d1e5      	bne.n	800671a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f003 0310 	and.w	r3, r3, #16
 8006758:	2b10      	cmp	r3, #16
 800675a:	d10a      	bne.n	8006772 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800675c:	2300      	movs	r3, #0
 800675e:	60fb      	str	r3, [r7, #12]
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	60fb      	str	r3, [r7, #12]
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	685b      	ldr	r3, [r3, #4]
 800676e:	60fb      	str	r3, [r7, #12]
 8006770:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006776:	4619      	mov	r1, r3
 8006778:	6878      	ldr	r0, [r7, #4]
 800677a:	f7ff fe2d 	bl	80063d8 <HAL_UARTEx_RxEventCallback>
 800677e:	e002      	b.n	8006786 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006780:	6878      	ldr	r0, [r7, #4]
 8006782:	f7fb fd21 	bl	80021c8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006786:	2300      	movs	r3, #0
 8006788:	e002      	b.n	8006790 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800678a:	2300      	movs	r3, #0
 800678c:	e000      	b.n	8006790 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800678e:	2302      	movs	r3, #2
  }
}
 8006790:	4618      	mov	r0, r3
 8006792:	3730      	adds	r7, #48	@ 0x30
 8006794:	46bd      	mov	sp, r7
 8006796:	bd80      	pop	{r7, pc}

08006798 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006798:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800679c:	b0c0      	sub	sp, #256	@ 0x100
 800679e:	af00      	add	r7, sp, #0
 80067a0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80067a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	691b      	ldr	r3, [r3, #16]
 80067ac:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80067b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067b4:	68d9      	ldr	r1, [r3, #12]
 80067b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067ba:	681a      	ldr	r2, [r3, #0]
 80067bc:	ea40 0301 	orr.w	r3, r0, r1
 80067c0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80067c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067c6:	689a      	ldr	r2, [r3, #8]
 80067c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067cc:	691b      	ldr	r3, [r3, #16]
 80067ce:	431a      	orrs	r2, r3
 80067d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067d4:	695b      	ldr	r3, [r3, #20]
 80067d6:	431a      	orrs	r2, r3
 80067d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067dc:	69db      	ldr	r3, [r3, #28]
 80067de:	4313      	orrs	r3, r2
 80067e0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80067e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	68db      	ldr	r3, [r3, #12]
 80067ec:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80067f0:	f021 010c 	bic.w	r1, r1, #12
 80067f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067f8:	681a      	ldr	r2, [r3, #0]
 80067fa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80067fe:	430b      	orrs	r3, r1
 8006800:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006802:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	695b      	ldr	r3, [r3, #20]
 800680a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800680e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006812:	6999      	ldr	r1, [r3, #24]
 8006814:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006818:	681a      	ldr	r2, [r3, #0]
 800681a:	ea40 0301 	orr.w	r3, r0, r1
 800681e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006820:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006824:	681a      	ldr	r2, [r3, #0]
 8006826:	4b8f      	ldr	r3, [pc, #572]	@ (8006a64 <UART_SetConfig+0x2cc>)
 8006828:	429a      	cmp	r2, r3
 800682a:	d005      	beq.n	8006838 <UART_SetConfig+0xa0>
 800682c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006830:	681a      	ldr	r2, [r3, #0]
 8006832:	4b8d      	ldr	r3, [pc, #564]	@ (8006a68 <UART_SetConfig+0x2d0>)
 8006834:	429a      	cmp	r2, r3
 8006836:	d104      	bne.n	8006842 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006838:	f7fe fb88 	bl	8004f4c <HAL_RCC_GetPCLK2Freq>
 800683c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006840:	e003      	b.n	800684a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006842:	f7fe fb6f 	bl	8004f24 <HAL_RCC_GetPCLK1Freq>
 8006846:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800684a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800684e:	69db      	ldr	r3, [r3, #28]
 8006850:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006854:	f040 810c 	bne.w	8006a70 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006858:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800685c:	2200      	movs	r2, #0
 800685e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006862:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006866:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800686a:	4622      	mov	r2, r4
 800686c:	462b      	mov	r3, r5
 800686e:	1891      	adds	r1, r2, r2
 8006870:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006872:	415b      	adcs	r3, r3
 8006874:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006876:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800687a:	4621      	mov	r1, r4
 800687c:	eb12 0801 	adds.w	r8, r2, r1
 8006880:	4629      	mov	r1, r5
 8006882:	eb43 0901 	adc.w	r9, r3, r1
 8006886:	f04f 0200 	mov.w	r2, #0
 800688a:	f04f 0300 	mov.w	r3, #0
 800688e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006892:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006896:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800689a:	4690      	mov	r8, r2
 800689c:	4699      	mov	r9, r3
 800689e:	4623      	mov	r3, r4
 80068a0:	eb18 0303 	adds.w	r3, r8, r3
 80068a4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80068a8:	462b      	mov	r3, r5
 80068aa:	eb49 0303 	adc.w	r3, r9, r3
 80068ae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80068b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068b6:	685b      	ldr	r3, [r3, #4]
 80068b8:	2200      	movs	r2, #0
 80068ba:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80068be:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80068c2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80068c6:	460b      	mov	r3, r1
 80068c8:	18db      	adds	r3, r3, r3
 80068ca:	653b      	str	r3, [r7, #80]	@ 0x50
 80068cc:	4613      	mov	r3, r2
 80068ce:	eb42 0303 	adc.w	r3, r2, r3
 80068d2:	657b      	str	r3, [r7, #84]	@ 0x54
 80068d4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80068d8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80068dc:	f7fa f8b6 	bl	8000a4c <__aeabi_uldivmod>
 80068e0:	4602      	mov	r2, r0
 80068e2:	460b      	mov	r3, r1
 80068e4:	4b61      	ldr	r3, [pc, #388]	@ (8006a6c <UART_SetConfig+0x2d4>)
 80068e6:	fba3 2302 	umull	r2, r3, r3, r2
 80068ea:	095b      	lsrs	r3, r3, #5
 80068ec:	011c      	lsls	r4, r3, #4
 80068ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80068f2:	2200      	movs	r2, #0
 80068f4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80068f8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80068fc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006900:	4642      	mov	r2, r8
 8006902:	464b      	mov	r3, r9
 8006904:	1891      	adds	r1, r2, r2
 8006906:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006908:	415b      	adcs	r3, r3
 800690a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800690c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006910:	4641      	mov	r1, r8
 8006912:	eb12 0a01 	adds.w	sl, r2, r1
 8006916:	4649      	mov	r1, r9
 8006918:	eb43 0b01 	adc.w	fp, r3, r1
 800691c:	f04f 0200 	mov.w	r2, #0
 8006920:	f04f 0300 	mov.w	r3, #0
 8006924:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006928:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800692c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006930:	4692      	mov	sl, r2
 8006932:	469b      	mov	fp, r3
 8006934:	4643      	mov	r3, r8
 8006936:	eb1a 0303 	adds.w	r3, sl, r3
 800693a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800693e:	464b      	mov	r3, r9
 8006940:	eb4b 0303 	adc.w	r3, fp, r3
 8006944:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006948:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800694c:	685b      	ldr	r3, [r3, #4]
 800694e:	2200      	movs	r2, #0
 8006950:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006954:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006958:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800695c:	460b      	mov	r3, r1
 800695e:	18db      	adds	r3, r3, r3
 8006960:	643b      	str	r3, [r7, #64]	@ 0x40
 8006962:	4613      	mov	r3, r2
 8006964:	eb42 0303 	adc.w	r3, r2, r3
 8006968:	647b      	str	r3, [r7, #68]	@ 0x44
 800696a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800696e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006972:	f7fa f86b 	bl	8000a4c <__aeabi_uldivmod>
 8006976:	4602      	mov	r2, r0
 8006978:	460b      	mov	r3, r1
 800697a:	4611      	mov	r1, r2
 800697c:	4b3b      	ldr	r3, [pc, #236]	@ (8006a6c <UART_SetConfig+0x2d4>)
 800697e:	fba3 2301 	umull	r2, r3, r3, r1
 8006982:	095b      	lsrs	r3, r3, #5
 8006984:	2264      	movs	r2, #100	@ 0x64
 8006986:	fb02 f303 	mul.w	r3, r2, r3
 800698a:	1acb      	subs	r3, r1, r3
 800698c:	00db      	lsls	r3, r3, #3
 800698e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006992:	4b36      	ldr	r3, [pc, #216]	@ (8006a6c <UART_SetConfig+0x2d4>)
 8006994:	fba3 2302 	umull	r2, r3, r3, r2
 8006998:	095b      	lsrs	r3, r3, #5
 800699a:	005b      	lsls	r3, r3, #1
 800699c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80069a0:	441c      	add	r4, r3
 80069a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80069a6:	2200      	movs	r2, #0
 80069a8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80069ac:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80069b0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80069b4:	4642      	mov	r2, r8
 80069b6:	464b      	mov	r3, r9
 80069b8:	1891      	adds	r1, r2, r2
 80069ba:	63b9      	str	r1, [r7, #56]	@ 0x38
 80069bc:	415b      	adcs	r3, r3
 80069be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80069c0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80069c4:	4641      	mov	r1, r8
 80069c6:	1851      	adds	r1, r2, r1
 80069c8:	6339      	str	r1, [r7, #48]	@ 0x30
 80069ca:	4649      	mov	r1, r9
 80069cc:	414b      	adcs	r3, r1
 80069ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80069d0:	f04f 0200 	mov.w	r2, #0
 80069d4:	f04f 0300 	mov.w	r3, #0
 80069d8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80069dc:	4659      	mov	r1, fp
 80069de:	00cb      	lsls	r3, r1, #3
 80069e0:	4651      	mov	r1, sl
 80069e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80069e6:	4651      	mov	r1, sl
 80069e8:	00ca      	lsls	r2, r1, #3
 80069ea:	4610      	mov	r0, r2
 80069ec:	4619      	mov	r1, r3
 80069ee:	4603      	mov	r3, r0
 80069f0:	4642      	mov	r2, r8
 80069f2:	189b      	adds	r3, r3, r2
 80069f4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80069f8:	464b      	mov	r3, r9
 80069fa:	460a      	mov	r2, r1
 80069fc:	eb42 0303 	adc.w	r3, r2, r3
 8006a00:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006a04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a08:	685b      	ldr	r3, [r3, #4]
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006a10:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006a14:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006a18:	460b      	mov	r3, r1
 8006a1a:	18db      	adds	r3, r3, r3
 8006a1c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006a1e:	4613      	mov	r3, r2
 8006a20:	eb42 0303 	adc.w	r3, r2, r3
 8006a24:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006a26:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006a2a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006a2e:	f7fa f80d 	bl	8000a4c <__aeabi_uldivmod>
 8006a32:	4602      	mov	r2, r0
 8006a34:	460b      	mov	r3, r1
 8006a36:	4b0d      	ldr	r3, [pc, #52]	@ (8006a6c <UART_SetConfig+0x2d4>)
 8006a38:	fba3 1302 	umull	r1, r3, r3, r2
 8006a3c:	095b      	lsrs	r3, r3, #5
 8006a3e:	2164      	movs	r1, #100	@ 0x64
 8006a40:	fb01 f303 	mul.w	r3, r1, r3
 8006a44:	1ad3      	subs	r3, r2, r3
 8006a46:	00db      	lsls	r3, r3, #3
 8006a48:	3332      	adds	r3, #50	@ 0x32
 8006a4a:	4a08      	ldr	r2, [pc, #32]	@ (8006a6c <UART_SetConfig+0x2d4>)
 8006a4c:	fba2 2303 	umull	r2, r3, r2, r3
 8006a50:	095b      	lsrs	r3, r3, #5
 8006a52:	f003 0207 	and.w	r2, r3, #7
 8006a56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	4422      	add	r2, r4
 8006a5e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006a60:	e106      	b.n	8006c70 <UART_SetConfig+0x4d8>
 8006a62:	bf00      	nop
 8006a64:	40011000 	.word	0x40011000
 8006a68:	40011400 	.word	0x40011400
 8006a6c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006a70:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006a74:	2200      	movs	r2, #0
 8006a76:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006a7a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006a7e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006a82:	4642      	mov	r2, r8
 8006a84:	464b      	mov	r3, r9
 8006a86:	1891      	adds	r1, r2, r2
 8006a88:	6239      	str	r1, [r7, #32]
 8006a8a:	415b      	adcs	r3, r3
 8006a8c:	627b      	str	r3, [r7, #36]	@ 0x24
 8006a8e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006a92:	4641      	mov	r1, r8
 8006a94:	1854      	adds	r4, r2, r1
 8006a96:	4649      	mov	r1, r9
 8006a98:	eb43 0501 	adc.w	r5, r3, r1
 8006a9c:	f04f 0200 	mov.w	r2, #0
 8006aa0:	f04f 0300 	mov.w	r3, #0
 8006aa4:	00eb      	lsls	r3, r5, #3
 8006aa6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006aaa:	00e2      	lsls	r2, r4, #3
 8006aac:	4614      	mov	r4, r2
 8006aae:	461d      	mov	r5, r3
 8006ab0:	4643      	mov	r3, r8
 8006ab2:	18e3      	adds	r3, r4, r3
 8006ab4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006ab8:	464b      	mov	r3, r9
 8006aba:	eb45 0303 	adc.w	r3, r5, r3
 8006abe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006ac2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ac6:	685b      	ldr	r3, [r3, #4]
 8006ac8:	2200      	movs	r2, #0
 8006aca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006ace:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006ad2:	f04f 0200 	mov.w	r2, #0
 8006ad6:	f04f 0300 	mov.w	r3, #0
 8006ada:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006ade:	4629      	mov	r1, r5
 8006ae0:	008b      	lsls	r3, r1, #2
 8006ae2:	4621      	mov	r1, r4
 8006ae4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006ae8:	4621      	mov	r1, r4
 8006aea:	008a      	lsls	r2, r1, #2
 8006aec:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006af0:	f7f9 ffac 	bl	8000a4c <__aeabi_uldivmod>
 8006af4:	4602      	mov	r2, r0
 8006af6:	460b      	mov	r3, r1
 8006af8:	4b60      	ldr	r3, [pc, #384]	@ (8006c7c <UART_SetConfig+0x4e4>)
 8006afa:	fba3 2302 	umull	r2, r3, r3, r2
 8006afe:	095b      	lsrs	r3, r3, #5
 8006b00:	011c      	lsls	r4, r3, #4
 8006b02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006b06:	2200      	movs	r2, #0
 8006b08:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006b0c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006b10:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006b14:	4642      	mov	r2, r8
 8006b16:	464b      	mov	r3, r9
 8006b18:	1891      	adds	r1, r2, r2
 8006b1a:	61b9      	str	r1, [r7, #24]
 8006b1c:	415b      	adcs	r3, r3
 8006b1e:	61fb      	str	r3, [r7, #28]
 8006b20:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006b24:	4641      	mov	r1, r8
 8006b26:	1851      	adds	r1, r2, r1
 8006b28:	6139      	str	r1, [r7, #16]
 8006b2a:	4649      	mov	r1, r9
 8006b2c:	414b      	adcs	r3, r1
 8006b2e:	617b      	str	r3, [r7, #20]
 8006b30:	f04f 0200 	mov.w	r2, #0
 8006b34:	f04f 0300 	mov.w	r3, #0
 8006b38:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006b3c:	4659      	mov	r1, fp
 8006b3e:	00cb      	lsls	r3, r1, #3
 8006b40:	4651      	mov	r1, sl
 8006b42:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006b46:	4651      	mov	r1, sl
 8006b48:	00ca      	lsls	r2, r1, #3
 8006b4a:	4610      	mov	r0, r2
 8006b4c:	4619      	mov	r1, r3
 8006b4e:	4603      	mov	r3, r0
 8006b50:	4642      	mov	r2, r8
 8006b52:	189b      	adds	r3, r3, r2
 8006b54:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006b58:	464b      	mov	r3, r9
 8006b5a:	460a      	mov	r2, r1
 8006b5c:	eb42 0303 	adc.w	r3, r2, r3
 8006b60:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006b64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b68:	685b      	ldr	r3, [r3, #4]
 8006b6a:	2200      	movs	r2, #0
 8006b6c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006b6e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006b70:	f04f 0200 	mov.w	r2, #0
 8006b74:	f04f 0300 	mov.w	r3, #0
 8006b78:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006b7c:	4649      	mov	r1, r9
 8006b7e:	008b      	lsls	r3, r1, #2
 8006b80:	4641      	mov	r1, r8
 8006b82:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006b86:	4641      	mov	r1, r8
 8006b88:	008a      	lsls	r2, r1, #2
 8006b8a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006b8e:	f7f9 ff5d 	bl	8000a4c <__aeabi_uldivmod>
 8006b92:	4602      	mov	r2, r0
 8006b94:	460b      	mov	r3, r1
 8006b96:	4611      	mov	r1, r2
 8006b98:	4b38      	ldr	r3, [pc, #224]	@ (8006c7c <UART_SetConfig+0x4e4>)
 8006b9a:	fba3 2301 	umull	r2, r3, r3, r1
 8006b9e:	095b      	lsrs	r3, r3, #5
 8006ba0:	2264      	movs	r2, #100	@ 0x64
 8006ba2:	fb02 f303 	mul.w	r3, r2, r3
 8006ba6:	1acb      	subs	r3, r1, r3
 8006ba8:	011b      	lsls	r3, r3, #4
 8006baa:	3332      	adds	r3, #50	@ 0x32
 8006bac:	4a33      	ldr	r2, [pc, #204]	@ (8006c7c <UART_SetConfig+0x4e4>)
 8006bae:	fba2 2303 	umull	r2, r3, r2, r3
 8006bb2:	095b      	lsrs	r3, r3, #5
 8006bb4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006bb8:	441c      	add	r4, r3
 8006bba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	673b      	str	r3, [r7, #112]	@ 0x70
 8006bc2:	677a      	str	r2, [r7, #116]	@ 0x74
 8006bc4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006bc8:	4642      	mov	r2, r8
 8006bca:	464b      	mov	r3, r9
 8006bcc:	1891      	adds	r1, r2, r2
 8006bce:	60b9      	str	r1, [r7, #8]
 8006bd0:	415b      	adcs	r3, r3
 8006bd2:	60fb      	str	r3, [r7, #12]
 8006bd4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006bd8:	4641      	mov	r1, r8
 8006bda:	1851      	adds	r1, r2, r1
 8006bdc:	6039      	str	r1, [r7, #0]
 8006bde:	4649      	mov	r1, r9
 8006be0:	414b      	adcs	r3, r1
 8006be2:	607b      	str	r3, [r7, #4]
 8006be4:	f04f 0200 	mov.w	r2, #0
 8006be8:	f04f 0300 	mov.w	r3, #0
 8006bec:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006bf0:	4659      	mov	r1, fp
 8006bf2:	00cb      	lsls	r3, r1, #3
 8006bf4:	4651      	mov	r1, sl
 8006bf6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006bfa:	4651      	mov	r1, sl
 8006bfc:	00ca      	lsls	r2, r1, #3
 8006bfe:	4610      	mov	r0, r2
 8006c00:	4619      	mov	r1, r3
 8006c02:	4603      	mov	r3, r0
 8006c04:	4642      	mov	r2, r8
 8006c06:	189b      	adds	r3, r3, r2
 8006c08:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006c0a:	464b      	mov	r3, r9
 8006c0c:	460a      	mov	r2, r1
 8006c0e:	eb42 0303 	adc.w	r3, r2, r3
 8006c12:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006c14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c18:	685b      	ldr	r3, [r3, #4]
 8006c1a:	2200      	movs	r2, #0
 8006c1c:	663b      	str	r3, [r7, #96]	@ 0x60
 8006c1e:	667a      	str	r2, [r7, #100]	@ 0x64
 8006c20:	f04f 0200 	mov.w	r2, #0
 8006c24:	f04f 0300 	mov.w	r3, #0
 8006c28:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006c2c:	4649      	mov	r1, r9
 8006c2e:	008b      	lsls	r3, r1, #2
 8006c30:	4641      	mov	r1, r8
 8006c32:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006c36:	4641      	mov	r1, r8
 8006c38:	008a      	lsls	r2, r1, #2
 8006c3a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006c3e:	f7f9 ff05 	bl	8000a4c <__aeabi_uldivmod>
 8006c42:	4602      	mov	r2, r0
 8006c44:	460b      	mov	r3, r1
 8006c46:	4b0d      	ldr	r3, [pc, #52]	@ (8006c7c <UART_SetConfig+0x4e4>)
 8006c48:	fba3 1302 	umull	r1, r3, r3, r2
 8006c4c:	095b      	lsrs	r3, r3, #5
 8006c4e:	2164      	movs	r1, #100	@ 0x64
 8006c50:	fb01 f303 	mul.w	r3, r1, r3
 8006c54:	1ad3      	subs	r3, r2, r3
 8006c56:	011b      	lsls	r3, r3, #4
 8006c58:	3332      	adds	r3, #50	@ 0x32
 8006c5a:	4a08      	ldr	r2, [pc, #32]	@ (8006c7c <UART_SetConfig+0x4e4>)
 8006c5c:	fba2 2303 	umull	r2, r3, r2, r3
 8006c60:	095b      	lsrs	r3, r3, #5
 8006c62:	f003 020f 	and.w	r2, r3, #15
 8006c66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	4422      	add	r2, r4
 8006c6e:	609a      	str	r2, [r3, #8]
}
 8006c70:	bf00      	nop
 8006c72:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006c76:	46bd      	mov	sp, r7
 8006c78:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006c7c:	51eb851f 	.word	0x51eb851f

08006c80 <HAL_USART_Init>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Init(USART_HandleTypeDef *husart)
{
 8006c80:	b580      	push	{r7, lr}
 8006c82:	b082      	sub	sp, #8
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	6078      	str	r0, [r7, #4]
  /* Check the USART handle allocation */
  if (husart == NULL)
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d101      	bne.n	8006c92 <HAL_USART_Init+0x12>
  {
    return HAL_ERROR;
 8006c8e:	2301      	movs	r3, #1
 8006c90:	e033      	b.n	8006cfa <HAL_USART_Init+0x7a>
  }

  /* Check the parameters */
  assert_param(IS_USART_INSTANCE(husart->Instance));

  if (husart->State == HAL_USART_STATE_RESET)
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c98:	b2db      	uxtb	r3, r3
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d106      	bne.n	8006cac <HAL_USART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    husart->Lock = HAL_UNLOCKED;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	2200      	movs	r2, #0
 8006ca2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    husart->MspInitCallback(husart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_USART_MspInit(husart);
 8006ca6:	6878      	ldr	r0, [r7, #4]
 8006ca8:	f7fb ff3e 	bl	8002b28 <HAL_USART_MspInit>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
  }

  husart->State = HAL_USART_STATE_BUSY;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2202      	movs	r2, #2
 8006cb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the USART Communication parameters */
  USART_SetConfig(husart);
 8006cb4:	6878      	ldr	r0, [r7, #4]
 8006cb6:	f000 fc9f 	bl	80075f8 <USART_SetConfig>

  /* In USART mode, the following bits must be kept cleared:
     - LINEN bit in the USART_CR2 register
     - HDSEL, SCEN and IREN bits in the USART_CR3 register */
  CLEAR_BIT(husart->Instance->CR2, USART_CR2_LINEN);
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	691a      	ldr	r2, [r3, #16]
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006cc8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	695a      	ldr	r2, [r3, #20]
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006cd8:	615a      	str	r2, [r3, #20]

  /* Enable the Peripheral */
  __HAL_USART_ENABLE(husart);
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	68da      	ldr	r2, [r3, #12]
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006ce8:	60da      	str	r2, [r3, #12]

  /* Initialize the USART state */
  husart->ErrorCode = HAL_USART_ERROR_NONE;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	2200      	movs	r2, #0
 8006cee:	641a      	str	r2, [r3, #64]	@ 0x40
  husart->State = HAL_USART_STATE_READY;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	2201      	movs	r2, #1
 8006cf4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006cf8:	2300      	movs	r3, #0
}
 8006cfa:	4618      	mov	r0, r3
 8006cfc:	3708      	adds	r7, #8
 8006cfe:	46bd      	mov	sp, r7
 8006d00:	bd80      	pop	{r7, pc}
	...

08006d04 <HAL_USART_Transmit_DMA>:
  * @param  pTxData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size    Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Transmit_DMA(USART_HandleTypeDef *husart, const uint8_t *pTxData, uint16_t Size)
{
 8006d04:	b580      	push	{r7, lr}
 8006d06:	b086      	sub	sp, #24
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	60f8      	str	r0, [r7, #12]
 8006d0c:	60b9      	str	r1, [r7, #8]
 8006d0e:	4613      	mov	r3, r2
 8006d10:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8006d12:	2300      	movs	r3, #0
 8006d14:	75fb      	strb	r3, [r7, #23]
  const uint32_t *tmp;

  if (husart->State == HAL_USART_STATE_READY)
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d1c:	b2db      	uxtb	r3, r3
 8006d1e:	2b01      	cmp	r3, #1
 8006d20:	d165      	bne.n	8006dee <HAL_USART_Transmit_DMA+0xea>
  {
    if ((pTxData == NULL) || (Size == 0))
 8006d22:	68bb      	ldr	r3, [r7, #8]
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d002      	beq.n	8006d2e <HAL_USART_Transmit_DMA+0x2a>
 8006d28:	88fb      	ldrh	r3, [r7, #6]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d101      	bne.n	8006d32 <HAL_USART_Transmit_DMA+0x2e>
    {
      return HAL_ERROR;
 8006d2e:	2301      	movs	r3, #1
 8006d30:	e05e      	b.n	8006df0 <HAL_USART_Transmit_DMA+0xec>
    }
    /* Process Locked */
    __HAL_LOCK(husart);
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006d38:	2b01      	cmp	r3, #1
 8006d3a:	d101      	bne.n	8006d40 <HAL_USART_Transmit_DMA+0x3c>
 8006d3c:	2302      	movs	r3, #2
 8006d3e:	e057      	b.n	8006df0 <HAL_USART_Transmit_DMA+0xec>
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	2201      	movs	r2, #1
 8006d44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    husart->pTxBuffPtr = pTxData;
 8006d48:	68ba      	ldr	r2, [r7, #8]
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	625a      	str	r2, [r3, #36]	@ 0x24
    husart->TxXferSize = Size;
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	88fa      	ldrh	r2, [r7, #6]
 8006d52:	851a      	strh	r2, [r3, #40]	@ 0x28
    husart->TxXferCount = Size;
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	88fa      	ldrh	r2, [r7, #6]
 8006d58:	855a      	strh	r2, [r3, #42]	@ 0x2a

    husart->ErrorCode = HAL_USART_ERROR_NONE;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	2200      	movs	r2, #0
 8006d5e:	641a      	str	r2, [r3, #64]	@ 0x40
    husart->State = HAL_USART_STATE_BUSY_TX;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	2212      	movs	r2, #18
 8006d64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Set the USART DMA transfer complete callback */
    husart->hdmatx->XferCpltCallback = USART_DMATransmitCplt;
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d6c:	4a22      	ldr	r2, [pc, #136]	@ (8006df8 <HAL_USART_Transmit_DMA+0xf4>)
 8006d6e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the USART DMA Half transfer complete callback */
    husart->hdmatx->XferHalfCpltCallback = USART_DMATxHalfCplt;
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d74:	4a21      	ldr	r2, [pc, #132]	@ (8006dfc <HAL_USART_Transmit_DMA+0xf8>)
 8006d76:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    husart->hdmatx->XferErrorCallback = USART_DMAError;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d7c:	4a20      	ldr	r2, [pc, #128]	@ (8006e00 <HAL_USART_Transmit_DMA+0xfc>)
 8006d7e:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    husart->hdmatx->XferAbortCallback = NULL;
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d84:	2200      	movs	r2, #0
 8006d86:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the USART transmit DMA stream */
    tmp = (const uint32_t *)&pTxData;
 8006d88:	f107 0308 	add.w	r3, r7, #8
 8006d8c:	613b      	str	r3, [r7, #16]
    status = HAL_DMA_Start_IT(husart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&husart->Instance->DR, Size);
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8006d92:	693b      	ldr	r3, [r7, #16]
 8006d94:	6819      	ldr	r1, [r3, #0]
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	3304      	adds	r3, #4
 8006d9c:	461a      	mov	r2, r3
 8006d9e:	88fb      	ldrh	r3, [r7, #6]
 8006da0:	f7fc ff6e 	bl	8003c80 <HAL_DMA_Start_IT>
 8006da4:	4603      	mov	r3, r0
 8006da6:	75fb      	strb	r3, [r7, #23]
    if (status == HAL_OK)
 8006da8:	7dfb      	ldrb	r3, [r7, #23]
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d112      	bne.n	8006dd4 <HAL_USART_Transmit_DMA+0xd0>
    {
      /* Clear the TC flag in the SR register by writing 0 to it */
      __HAL_USART_CLEAR_FLAG(husart, USART_FLAG_TC);
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006db6:	601a      	str	r2, [r3, #0]

      /* Process Unlocked */
      __HAL_UNLOCK(husart);
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	2200      	movs	r2, #0
 8006dbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /* Enable the DMA transfer for transmit request by setting the DMAT bit
      in the USART CR3 register */
      SET_BIT(husart->Instance->CR3, USART_CR3_DMAT);
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	695a      	ldr	r2, [r3, #20]
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006dce:	615a      	str	r2, [r3, #20]

      return HAL_OK;
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	e00d      	b.n	8006df0 <HAL_USART_Transmit_DMA+0xec>
    }
    else
    {
      /* Set error code to DMA */
      husart->ErrorCode = HAL_USART_ERROR_DMA;
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	2210      	movs	r2, #16
 8006dd8:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(husart);
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	2200      	movs	r2, #0
 8006dde:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /* Restore husart->State to ready */
      husart->State = HAL_USART_STATE_READY;
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	2201      	movs	r2, #1
 8006de6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      return HAL_ERROR;
 8006dea:	2301      	movs	r3, #1
 8006dec:	e000      	b.n	8006df0 <HAL_USART_Transmit_DMA+0xec>
    }
  }
  else
  {
    return HAL_BUSY;
 8006dee:	2302      	movs	r3, #2
  }
}
 8006df0:	4618      	mov	r0, r3
 8006df2:	3718      	adds	r7, #24
 8006df4:	46bd      	mov	sp, r7
 8006df6:	bd80      	pop	{r7, pc}
 8006df8:	080070c1 	.word	0x080070c1
 8006dfc:	0800712b 	.word	0x0800712b
 8006e00:	08007147 	.word	0x08007147

08006e04 <HAL_USART_IRQHandler>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
void HAL_USART_IRQHandler(USART_HandleTypeDef *husart)
{
 8006e04:	b580      	push	{r7, lr}
 8006e06:	b088      	sub	sp, #32
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(husart->Instance->SR);
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its   = READ_REG(husart->Instance->CR1);
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	68db      	ldr	r3, [r3, #12]
 8006e1a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its   = READ_REG(husart->Instance->CR3);
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	695b      	ldr	r3, [r3, #20]
 8006e22:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8006e24:	2300      	movs	r3, #0
 8006e26:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8006e28:	2300      	movs	r3, #0
 8006e2a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006e2c:	69fb      	ldr	r3, [r7, #28]
 8006e2e:	f003 030f 	and.w	r3, r3, #15
 8006e32:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8006e34:	693b      	ldr	r3, [r7, #16]
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d117      	bne.n	8006e6a <HAL_USART_IRQHandler+0x66>
  {
    /* USART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006e3a:	69fb      	ldr	r3, [r7, #28]
 8006e3c:	f003 0320 	and.w	r3, r3, #32
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d012      	beq.n	8006e6a <HAL_USART_IRQHandler+0x66>
 8006e44:	69bb      	ldr	r3, [r7, #24]
 8006e46:	f003 0320 	and.w	r3, r3, #32
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d00d      	beq.n	8006e6a <HAL_USART_IRQHandler+0x66>
    {
      if (husart->State == HAL_USART_STATE_BUSY_RX)
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e54:	b2db      	uxtb	r3, r3
 8006e56:	2b22      	cmp	r3, #34	@ 0x22
 8006e58:	d103      	bne.n	8006e62 <HAL_USART_IRQHandler+0x5e>
      {
        USART_Receive_IT(husart);
 8006e5a:	6878      	ldr	r0, [r7, #4]
 8006e5c:	f000 fa79 	bl	8007352 <USART_Receive_IT>
      }
      else
      {
        USART_TransmitReceive_IT(husart);
      }
      return;
 8006e60:	e0e9      	b.n	8007036 <HAL_USART_IRQHandler+0x232>
        USART_TransmitReceive_IT(husart);
 8006e62:	6878      	ldr	r0, [r7, #4]
 8006e64:	f000 fafb 	bl	800745e <USART_TransmitReceive_IT>
      return;
 8006e68:	e0e5      	b.n	8007036 <HAL_USART_IRQHandler+0x232>
    }
  }
  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006e6a:	693b      	ldr	r3, [r7, #16]
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	f000 80bb 	beq.w	8006fe8 <HAL_USART_IRQHandler+0x1e4>
 8006e72:	697b      	ldr	r3, [r7, #20]
 8006e74:	f003 0301 	and.w	r3, r3, #1
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d105      	bne.n	8006e88 <HAL_USART_IRQHandler+0x84>
 8006e7c:	69bb      	ldr	r3, [r7, #24]
 8006e7e:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	f000 80b0 	beq.w	8006fe8 <HAL_USART_IRQHandler+0x1e4>
  {
    /* USART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006e88:	69fb      	ldr	r3, [r7, #28]
 8006e8a:	f003 0301 	and.w	r3, r3, #1
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d00a      	beq.n	8006ea8 <HAL_USART_IRQHandler+0xa4>
 8006e92:	69bb      	ldr	r3, [r7, #24]
 8006e94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d005      	beq.n	8006ea8 <HAL_USART_IRQHandler+0xa4>
    {
      husart->ErrorCode |= HAL_USART_ERROR_PE;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ea0:	f043 0201 	orr.w	r2, r3, #1
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* USART noise error interrupt occurred --------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006ea8:	69fb      	ldr	r3, [r7, #28]
 8006eaa:	f003 0304 	and.w	r3, r3, #4
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d00a      	beq.n	8006ec8 <HAL_USART_IRQHandler+0xc4>
 8006eb2:	697b      	ldr	r3, [r7, #20]
 8006eb4:	f003 0301 	and.w	r3, r3, #1
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d005      	beq.n	8006ec8 <HAL_USART_IRQHandler+0xc4>
    {
      husart->ErrorCode |= HAL_USART_ERROR_NE;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ec0:	f043 0202 	orr.w	r2, r3, #2
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* USART frame error interrupt occurred --------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006ec8:	69fb      	ldr	r3, [r7, #28]
 8006eca:	f003 0302 	and.w	r3, r3, #2
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d00a      	beq.n	8006ee8 <HAL_USART_IRQHandler+0xe4>
 8006ed2:	697b      	ldr	r3, [r7, #20]
 8006ed4:	f003 0301 	and.w	r3, r3, #1
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d005      	beq.n	8006ee8 <HAL_USART_IRQHandler+0xe4>
    {
      husart->ErrorCode |= HAL_USART_ERROR_FE;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ee0:	f043 0204 	orr.w	r2, r3, #4
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* USART Over-Run interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8006ee8:	69fb      	ldr	r3, [r7, #28]
 8006eea:	f003 0308 	and.w	r3, r3, #8
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d00f      	beq.n	8006f12 <HAL_USART_IRQHandler+0x10e>
 8006ef2:	69bb      	ldr	r3, [r7, #24]
 8006ef4:	f003 0320 	and.w	r3, r3, #32
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d104      	bne.n	8006f06 <HAL_USART_IRQHandler+0x102>
 8006efc:	697b      	ldr	r3, [r7, #20]
 8006efe:	f003 0301 	and.w	r3, r3, #1
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d005      	beq.n	8006f12 <HAL_USART_IRQHandler+0x10e>
    {
      husart->ErrorCode |= HAL_USART_ERROR_ORE;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f0a:	f043 0208 	orr.w	r2, r3, #8
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    if (husart->ErrorCode != HAL_USART_ERROR_NONE)
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	f000 808c 	beq.w	8007034 <HAL_USART_IRQHandler+0x230>
    {
      /* USART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006f1c:	69fb      	ldr	r3, [r7, #28]
 8006f1e:	f003 0320 	and.w	r3, r3, #32
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d011      	beq.n	8006f4a <HAL_USART_IRQHandler+0x146>
 8006f26:	69bb      	ldr	r3, [r7, #24]
 8006f28:	f003 0320 	and.w	r3, r3, #32
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d00c      	beq.n	8006f4a <HAL_USART_IRQHandler+0x146>
      {
        if (husart->State == HAL_USART_STATE_BUSY_RX)
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006f36:	b2db      	uxtb	r3, r3
 8006f38:	2b22      	cmp	r3, #34	@ 0x22
 8006f3a:	d103      	bne.n	8006f44 <HAL_USART_IRQHandler+0x140>
        {
          USART_Receive_IT(husart);
 8006f3c:	6878      	ldr	r0, [r7, #4]
 8006f3e:	f000 fa08 	bl	8007352 <USART_Receive_IT>
 8006f42:	e002      	b.n	8006f4a <HAL_USART_IRQHandler+0x146>
        }
        else
        {
          USART_TransmitReceive_IT(husart);
 8006f44:	6878      	ldr	r0, [r7, #4]
 8006f46:	f000 fa8a 	bl	800745e <USART_TransmitReceive_IT>
        }
      }
      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
      consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	695b      	ldr	r3, [r3, #20]
 8006f50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f54:	2b40      	cmp	r3, #64	@ 0x40
 8006f56:	bf0c      	ite	eq
 8006f58:	2301      	moveq	r3, #1
 8006f5a:	2300      	movne	r3, #0
 8006f5c:	b2db      	uxtb	r3, r3
 8006f5e:	60fb      	str	r3, [r7, #12]
      if (((husart->ErrorCode & HAL_USART_ERROR_ORE) != RESET) || dmarequest)
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f64:	f003 0308 	and.w	r3, r3, #8
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d102      	bne.n	8006f72 <HAL_USART_IRQHandler+0x16e>
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d031      	beq.n	8006fd6 <HAL_USART_IRQHandler+0x1d2>
      {
        /* Set the USART state ready to be able to start again the process,
        Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        USART_EndRxTransfer(husart);
 8006f72:	6878      	ldr	r0, [r7, #4]
 8006f74:	f000 f94b 	bl	800720e <USART_EndRxTransfer>

        /* Disable the USART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	695b      	ldr	r3, [r3, #20]
 8006f7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f82:	2b40      	cmp	r3, #64	@ 0x40
 8006f84:	d123      	bne.n	8006fce <HAL_USART_IRQHandler+0x1ca>
        {
          CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAR);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	695a      	ldr	r2, [r3, #20]
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006f94:	615a      	str	r2, [r3, #20]

          /* Abort the USART DMA Rx channel */
          if (husart->hdmarx != NULL)
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d013      	beq.n	8006fc6 <HAL_USART_IRQHandler+0x1c2>
          {
            /* Set the USART DMA Abort callback :
            will lead to call HAL_USART_ErrorCallback() at end of DMA abort procedure */
            husart->hdmarx->XferAbortCallback = USART_DMAAbortOnError;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fa2:	4a26      	ldr	r2, [pc, #152]	@ (800703c <HAL_USART_IRQHandler+0x238>)
 8006fa4:	651a      	str	r2, [r3, #80]	@ 0x50

            if (HAL_DMA_Abort_IT(husart->hdmarx) != HAL_OK)
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006faa:	4618      	mov	r0, r3
 8006fac:	f7fc ff30 	bl	8003e10 <HAL_DMA_Abort_IT>
 8006fb0:	4603      	mov	r3, r0
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d016      	beq.n	8006fe4 <HAL_USART_IRQHandler+0x1e0>
            {
              /* Call Directly XferAbortCallback function in case of error */
              husart->hdmarx->XferAbortCallback(husart->hdmarx);
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006fbc:	687a      	ldr	r2, [r7, #4]
 8006fbe:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006fc0:	4610      	mov	r0, r2
 8006fc2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 8006fc4:	e00e      	b.n	8006fe4 <HAL_USART_IRQHandler+0x1e0>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
            /* Call registered Error Callback */
            husart->ErrorCallback(husart);
#else
            /* Call legacy weak Error Callback */
            HAL_USART_ErrorCallback(husart);
 8006fc6:	6878      	ldr	r0, [r7, #4]
 8006fc8:	f000 f862 	bl	8007090 <HAL_USART_ErrorCallback>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 8006fcc:	e00a      	b.n	8006fe4 <HAL_USART_IRQHandler+0x1e0>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
          /* Call registered Error Callback */
          husart->ErrorCallback(husart);
#else
          /* Call legacy weak Error Callback */
          HAL_USART_ErrorCallback(husart);
 8006fce:	6878      	ldr	r0, [r7, #4]
 8006fd0:	f000 f85e 	bl	8007090 <HAL_USART_ErrorCallback>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 8006fd4:	e006      	b.n	8006fe4 <HAL_USART_IRQHandler+0x1e0>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
        /* Call registered Error Callback */
        husart->ErrorCallback(husart);
#else
        /* Call legacy weak Error Callback */
        HAL_USART_ErrorCallback(husart);
 8006fd6:	6878      	ldr	r0, [r7, #4]
 8006fd8:	f000 f85a 	bl	8007090 <HAL_USART_ErrorCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
        husart->ErrorCode = HAL_USART_ERROR_NONE;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	2200      	movs	r2, #0
 8006fe0:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    return;
 8006fe2:	e027      	b.n	8007034 <HAL_USART_IRQHandler+0x230>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 8006fe4:	bf00      	nop
    return;
 8006fe6:	e025      	b.n	8007034 <HAL_USART_IRQHandler+0x230>
  }

  /* USART in mode Transmitter -----------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006fe8:	69fb      	ldr	r3, [r7, #28]
 8006fea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d012      	beq.n	8007018 <HAL_USART_IRQHandler+0x214>
 8006ff2:	69bb      	ldr	r3, [r7, #24]
 8006ff4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d00d      	beq.n	8007018 <HAL_USART_IRQHandler+0x214>
  {
    if (husart->State == HAL_USART_STATE_BUSY_TX)
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007002:	b2db      	uxtb	r3, r3
 8007004:	2b12      	cmp	r3, #18
 8007006:	d103      	bne.n	8007010 <HAL_USART_IRQHandler+0x20c>
    {
      USART_Transmit_IT(husart);
 8007008:	6878      	ldr	r0, [r7, #4]
 800700a:	f000 f932 	bl	8007272 <USART_Transmit_IT>
    }
    else
    {
      USART_TransmitReceive_IT(husart);
    }
    return;
 800700e:	e012      	b.n	8007036 <HAL_USART_IRQHandler+0x232>
      USART_TransmitReceive_IT(husart);
 8007010:	6878      	ldr	r0, [r7, #4]
 8007012:	f000 fa24 	bl	800745e <USART_TransmitReceive_IT>
    return;
 8007016:	e00e      	b.n	8007036 <HAL_USART_IRQHandler+0x232>
  }

  /* USART in mode Transmitter (transmission end) ----------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007018:	69fb      	ldr	r3, [r7, #28]
 800701a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800701e:	2b00      	cmp	r3, #0
 8007020:	d009      	beq.n	8007036 <HAL_USART_IRQHandler+0x232>
 8007022:	69bb      	ldr	r3, [r7, #24]
 8007024:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007028:	2b00      	cmp	r3, #0
 800702a:	d004      	beq.n	8007036 <HAL_USART_IRQHandler+0x232>
  {
    USART_EndTransmit_IT(husart);
 800702c:	6878      	ldr	r0, [r7, #4]
 800702e:	f000 f970 	bl	8007312 <USART_EndTransmit_IT>
    return;
 8007032:	e000      	b.n	8007036 <HAL_USART_IRQHandler+0x232>
    return;
 8007034:	bf00      	nop
  }
}
 8007036:	3720      	adds	r7, #32
 8007038:	46bd      	mov	sp, r7
 800703a:	bd80      	pop	{r7, pc}
 800703c:	0800724b 	.word	0x0800724b

08007040 <HAL_USART_TxCpltCallback>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
__weak void HAL_USART_TxCpltCallback(USART_HandleTypeDef *husart)
{
 8007040:	b480      	push	{r7}
 8007042:	b083      	sub	sp, #12
 8007044:	af00      	add	r7, sp, #0
 8007046:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(husart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_USART_TxCpltCallback could be implemented in the user file
   */
}
 8007048:	bf00      	nop
 800704a:	370c      	adds	r7, #12
 800704c:	46bd      	mov	sp, r7
 800704e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007052:	4770      	bx	lr

08007054 <HAL_USART_TxHalfCpltCallback>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
__weak void HAL_USART_TxHalfCpltCallback(USART_HandleTypeDef *husart)
{
 8007054:	b480      	push	{r7}
 8007056:	b083      	sub	sp, #12
 8007058:	af00      	add	r7, sp, #0
 800705a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(husart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_USART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800705c:	bf00      	nop
 800705e:	370c      	adds	r7, #12
 8007060:	46bd      	mov	sp, r7
 8007062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007066:	4770      	bx	lr

08007068 <HAL_USART_RxCpltCallback>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
__weak void HAL_USART_RxCpltCallback(USART_HandleTypeDef *husart)
{
 8007068:	b480      	push	{r7}
 800706a:	b083      	sub	sp, #12
 800706c:	af00      	add	r7, sp, #0
 800706e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(husart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_USART_RxCpltCallback could be implemented in the user file
   */
}
 8007070:	bf00      	nop
 8007072:	370c      	adds	r7, #12
 8007074:	46bd      	mov	sp, r7
 8007076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800707a:	4770      	bx	lr

0800707c <HAL_USART_TxRxCpltCallback>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
__weak void HAL_USART_TxRxCpltCallback(USART_HandleTypeDef *husart)
{
 800707c:	b480      	push	{r7}
 800707e:	b083      	sub	sp, #12
 8007080:	af00      	add	r7, sp, #0
 8007082:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(husart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_USART_TxRxCpltCallback could be implemented in the user file
   */
}
 8007084:	bf00      	nop
 8007086:	370c      	adds	r7, #12
 8007088:	46bd      	mov	sp, r7
 800708a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708e:	4770      	bx	lr

08007090 <HAL_USART_ErrorCallback>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
__weak void HAL_USART_ErrorCallback(USART_HandleTypeDef *husart)
{
 8007090:	b480      	push	{r7}
 8007092:	b083      	sub	sp, #12
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(husart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_USART_ErrorCallback could be implemented in the user file
   */
}
 8007098:	bf00      	nop
 800709a:	370c      	adds	r7, #12
 800709c:	46bd      	mov	sp, r7
 800709e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a2:	4770      	bx	lr

080070a4 <HAL_USART_GetState>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval HAL state
  */
HAL_USART_StateTypeDef HAL_USART_GetState(const USART_HandleTypeDef *husart)
{
 80070a4:	b480      	push	{r7}
 80070a6:	b083      	sub	sp, #12
 80070a8:	af00      	add	r7, sp, #0
 80070aa:	6078      	str	r0, [r7, #4]
  return husart->State;
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80070b2:	b2db      	uxtb	r3, r3
}
 80070b4:	4618      	mov	r0, r3
 80070b6:	370c      	adds	r7, #12
 80070b8:	46bd      	mov	sp, r7
 80070ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070be:	4770      	bx	lr

080070c0 <USART_DMATransmitCplt>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void USART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80070c0:	b580      	push	{r7, lr}
 80070c2:	b084      	sub	sp, #16
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6078      	str	r0, [r7, #4]
  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070cc:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d119      	bne.n	8007110 <USART_DMATransmitCplt+0x50>
  {
    husart->TxXferCount = 0U;
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	2200      	movs	r2, #0
 80070e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (husart->State == HAL_USART_STATE_BUSY_TX)
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80070e8:	b2db      	uxtb	r3, r3
 80070ea:	2b12      	cmp	r3, #18
 80070ec:	d119      	bne.n	8007122 <USART_DMATransmitCplt+0x62>
    {
      /* Disable the DMA transfer for transmit request by resetting the DMAT bit
         in the USART CR3 register */
      CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAT);
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	695a      	ldr	r2, [r3, #20]
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80070fc:	615a      	str	r2, [r3, #20]

      /* Enable the USART Transmit Complete Interrupt */
      SET_BIT(husart->Instance->CR1, USART_CR1_TCIE);
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	68da      	ldr	r2, [r3, #12]
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800710c:	60da      	str	r2, [r3, #12]
      /* Call legacy weak Tx Complete Callback */
      HAL_USART_TxCpltCallback(husart);
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
    }
  }
}
 800710e:	e008      	b.n	8007122 <USART_DMATransmitCplt+0x62>
    if (husart->State == HAL_USART_STATE_BUSY_TX)
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007116:	b2db      	uxtb	r3, r3
 8007118:	2b12      	cmp	r3, #18
 800711a:	d102      	bne.n	8007122 <USART_DMATransmitCplt+0x62>
      HAL_USART_TxCpltCallback(husart);
 800711c:	68f8      	ldr	r0, [r7, #12]
 800711e:	f7ff ff8f 	bl	8007040 <HAL_USART_TxCpltCallback>
}
 8007122:	bf00      	nop
 8007124:	3710      	adds	r7, #16
 8007126:	46bd      	mov	sp, r7
 8007128:	bd80      	pop	{r7, pc}

0800712a <USART_DMATxHalfCplt>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void USART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800712a:	b580      	push	{r7, lr}
 800712c:	b084      	sub	sp, #16
 800712e:	af00      	add	r7, sp, #0
 8007130:	6078      	str	r0, [r7, #4]
  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007136:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
  /* Call registered Tx Half Complete Callback */
  husart->TxHalfCpltCallback(husart);
#else
  /* Call legacy weak Tx Half Complete Callback */
  HAL_USART_TxHalfCpltCallback(husart);
 8007138:	68f8      	ldr	r0, [r7, #12]
 800713a:	f7ff ff8b 	bl	8007054 <HAL_USART_TxHalfCpltCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
}
 800713e:	bf00      	nop
 8007140:	3710      	adds	r7, #16
 8007142:	46bd      	mov	sp, r7
 8007144:	bd80      	pop	{r7, pc}

08007146 <USART_DMAError>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void USART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007146:	b580      	push	{r7, lr}
 8007148:	b084      	sub	sp, #16
 800714a:	af00      	add	r7, sp, #0
 800714c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800714e:	2300      	movs	r3, #0
 8007150:	60fb      	str	r3, [r7, #12]
  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007156:	60bb      	str	r3, [r7, #8]
  husart->RxXferCount = 0x00U;
 8007158:	68bb      	ldr	r3, [r7, #8]
 800715a:	2200      	movs	r2, #0
 800715c:	865a      	strh	r2, [r3, #50]	@ 0x32
  husart->TxXferCount = 0x00U;
 800715e:	68bb      	ldr	r3, [r7, #8]
 8007160:	2200      	movs	r2, #0
 8007162:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Stop USART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAT);
 8007164:	68bb      	ldr	r3, [r7, #8]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	695b      	ldr	r3, [r3, #20]
 800716a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800716e:	2b80      	cmp	r3, #128	@ 0x80
 8007170:	bf0c      	ite	eq
 8007172:	2301      	moveq	r3, #1
 8007174:	2300      	movne	r3, #0
 8007176:	b2db      	uxtb	r3, r3
 8007178:	60fb      	str	r3, [r7, #12]
  if ((husart->State == HAL_USART_STATE_BUSY_TX) && dmarequest)
 800717a:	68bb      	ldr	r3, [r7, #8]
 800717c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007180:	b2db      	uxtb	r3, r3
 8007182:	2b12      	cmp	r3, #18
 8007184:	d105      	bne.n	8007192 <USART_DMAError+0x4c>
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	2b00      	cmp	r3, #0
 800718a:	d002      	beq.n	8007192 <USART_DMAError+0x4c>
  {
    USART_EndTxTransfer(husart);
 800718c:	68b8      	ldr	r0, [r7, #8]
 800718e:	f000 f828 	bl	80071e2 <USART_EndTxTransfer>
  }

  /* Stop USART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR);
 8007192:	68bb      	ldr	r3, [r7, #8]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	695b      	ldr	r3, [r3, #20]
 8007198:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800719c:	2b40      	cmp	r3, #64	@ 0x40
 800719e:	bf0c      	ite	eq
 80071a0:	2301      	moveq	r3, #1
 80071a2:	2300      	movne	r3, #0
 80071a4:	b2db      	uxtb	r3, r3
 80071a6:	60fb      	str	r3, [r7, #12]
  if ((husart->State == HAL_USART_STATE_BUSY_RX) && dmarequest)
 80071a8:	68bb      	ldr	r3, [r7, #8]
 80071aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80071ae:	b2db      	uxtb	r3, r3
 80071b0:	2b22      	cmp	r3, #34	@ 0x22
 80071b2:	d105      	bne.n	80071c0 <USART_DMAError+0x7a>
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d002      	beq.n	80071c0 <USART_DMAError+0x7a>
  {
    USART_EndRxTransfer(husart);
 80071ba:	68b8      	ldr	r0, [r7, #8]
 80071bc:	f000 f827 	bl	800720e <USART_EndRxTransfer>
  }

  husart->ErrorCode |= HAL_USART_ERROR_DMA;
 80071c0:	68bb      	ldr	r3, [r7, #8]
 80071c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071c4:	f043 0210 	orr.w	r2, r3, #16
 80071c8:	68bb      	ldr	r3, [r7, #8]
 80071ca:	641a      	str	r2, [r3, #64]	@ 0x40
  husart->State = HAL_USART_STATE_READY;
 80071cc:	68bb      	ldr	r3, [r7, #8]
 80071ce:	2201      	movs	r2, #1
 80071d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
  /* Call registered Error Callback */
  husart->ErrorCallback(husart);
#else
  /* Call legacy weak Error Callback */
  HAL_USART_ErrorCallback(husart);
 80071d4:	68b8      	ldr	r0, [r7, #8]
 80071d6:	f7ff ff5b 	bl	8007090 <HAL_USART_ErrorCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
}
 80071da:	bf00      	nop
 80071dc:	3710      	adds	r7, #16
 80071de:	46bd      	mov	sp, r7
 80071e0:	bd80      	pop	{r7, pc}

080071e2 <USART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on USART peripheral (following error detection or Transmit completion).
  * @param  husart USART handle.
  * @retval None
  */
static void USART_EndTxTransfer(USART_HandleTypeDef *husart)
{
 80071e2:	b480      	push	{r7}
 80071e4:	b083      	sub	sp, #12
 80071e6:	af00      	add	r7, sp, #0
 80071e8:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	68da      	ldr	r2, [r3, #12]
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 80071f8:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore husart->State to Ready */
  husart->State = HAL_USART_STATE_READY;
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	2201      	movs	r2, #1
 80071fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
}
 8007202:	bf00      	nop
 8007204:	370c      	adds	r7, #12
 8007206:	46bd      	mov	sp, r7
 8007208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800720c:	4770      	bx	lr

0800720e <USART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on USART peripheral (following error detection or Reception completion).
  * @param  husart USART handle.
  * @retval None
  */
static void USART_EndRxTransfer(USART_HandleTypeDef *husart)
{
 800720e:	b480      	push	{r7}
 8007210:	b083      	sub	sp, #12
 8007212:	af00      	add	r7, sp, #0
 8007214:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR interrupts */
  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	68da      	ldr	r2, [r3, #12]
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
 8007224:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(husart->Instance->CR3, USART_CR3_EIE);
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	695a      	ldr	r2, [r3, #20]
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	f022 0201 	bic.w	r2, r2, #1
 8007234:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore husart->State to Ready */
  husart->State = HAL_USART_STATE_READY;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	2201      	movs	r2, #1
 800723a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
}
 800723e:	bf00      	nop
 8007240:	370c      	adds	r7, #12
 8007242:	46bd      	mov	sp, r7
 8007244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007248:	4770      	bx	lr

0800724a <USART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void USART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800724a:	b580      	push	{r7, lr}
 800724c:	b084      	sub	sp, #16
 800724e:	af00      	add	r7, sp, #0
 8007250:	6078      	str	r0, [r7, #4]
  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007256:	60fb      	str	r3, [r7, #12]
  husart->RxXferCount = 0x00U;
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	2200      	movs	r2, #0
 800725c:	865a      	strh	r2, [r3, #50]	@ 0x32
  husart->TxXferCount = 0x00U;
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	2200      	movs	r2, #0
 8007262:	855a      	strh	r2, [r3, #42]	@ 0x2a
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
  /* Call registered Error Callback */
  husart->ErrorCallback(husart);
#else
  /* Call legacy weak Error Callback */
  HAL_USART_ErrorCallback(husart);
 8007264:	68f8      	ldr	r0, [r7, #12]
 8007266:	f7ff ff13 	bl	8007090 <HAL_USART_ErrorCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
}
 800726a:	bf00      	nop
 800726c:	3710      	adds	r7, #16
 800726e:	46bd      	mov	sp, r7
 8007270:	bd80      	pop	{r7, pc}

08007272 <USART_Transmit_IT>:
  *                the configuration information for the specified USART module.
  * @retval HAL status
  * @note   The USART errors are not managed to avoid the overrun error.
  */
static HAL_StatusTypeDef USART_Transmit_IT(USART_HandleTypeDef *husart)
{
 8007272:	b480      	push	{r7}
 8007274:	b085      	sub	sp, #20
 8007276:	af00      	add	r7, sp, #0
 8007278:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  if (husart->State == HAL_USART_STATE_BUSY_TX)
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007280:	b2db      	uxtb	r3, r3
 8007282:	2b12      	cmp	r3, #18
 8007284:	d13e      	bne.n	8007304 <USART_Transmit_IT+0x92>
  {
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	689b      	ldr	r3, [r3, #8]
 800728a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800728e:	d114      	bne.n	80072ba <USART_Transmit_IT+0x48>
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	691b      	ldr	r3, [r3, #16]
 8007294:	2b00      	cmp	r3, #0
 8007296:	d110      	bne.n	80072ba <USART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) husart->pTxBuffPtr;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800729c:	60fb      	str	r3, [r7, #12]
      husart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	881b      	ldrh	r3, [r3, #0]
 80072a2:	461a      	mov	r2, r3
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80072ac:	605a      	str	r2, [r3, #4]
      husart->pTxBuffPtr += 2U;
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072b2:	1c9a      	adds	r2, r3, #2
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	625a      	str	r2, [r3, #36]	@ 0x24
 80072b8:	e008      	b.n	80072cc <USART_Transmit_IT+0x5a>
    }
    else
    {
      husart->Instance->DR = (uint8_t)(*husart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072be:	1c59      	adds	r1, r3, #1
 80072c0:	687a      	ldr	r2, [r7, #4]
 80072c2:	6251      	str	r1, [r2, #36]	@ 0x24
 80072c4:	781a      	ldrb	r2, [r3, #0]
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	605a      	str	r2, [r3, #4]
    }

    if (--husart->TxXferCount == 0U)
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80072d0:	b29b      	uxth	r3, r3
 80072d2:	3b01      	subs	r3, #1
 80072d4:	b29b      	uxth	r3, r3
 80072d6:	687a      	ldr	r2, [r7, #4]
 80072d8:	4619      	mov	r1, r3
 80072da:	8551      	strh	r1, [r2, #42]	@ 0x2a
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d10f      	bne.n	8007300 <USART_Transmit_IT+0x8e>
    {
      /* Disable the USART Transmit data register empty Interrupt */
      CLEAR_BIT(husart->Instance->CR1, USART_CR1_TXEIE);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	68da      	ldr	r2, [r3, #12]
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80072ee:	60da      	str	r2, [r3, #12]

      /* Enable the USART Transmit Complete Interrupt */
      SET_BIT(husart->Instance->CR1, USART_CR1_TCIE);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	68da      	ldr	r2, [r3, #12]
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80072fe:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007300:	2300      	movs	r3, #0
 8007302:	e000      	b.n	8007306 <USART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007304:	2302      	movs	r3, #2
  }
}
 8007306:	4618      	mov	r0, r3
 8007308:	3714      	adds	r7, #20
 800730a:	46bd      	mov	sp, r7
 800730c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007310:	4770      	bx	lr

08007312 <USART_EndTransmit_IT>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_EndTransmit_IT(USART_HandleTypeDef *husart)
{
 8007312:	b580      	push	{r7, lr}
 8007314:	b082      	sub	sp, #8
 8007316:	af00      	add	r7, sp, #0
 8007318:	6078      	str	r0, [r7, #4]
  /* Disable the USART Transmit Complete Interrupt */
  CLEAR_BIT(husart->Instance->CR1, USART_CR1_TCIE);
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	68da      	ldr	r2, [r3, #12]
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007328:	60da      	str	r2, [r3, #12]

  /* Disable the USART Error Interrupt: (Frame error, noise error, overrun error) */
  CLEAR_BIT(husart->Instance->CR3, USART_CR3_EIE);
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	695a      	ldr	r2, [r3, #20]
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	f022 0201 	bic.w	r2, r2, #1
 8007338:	615a      	str	r2, [r3, #20]

  husart->State = HAL_USART_STATE_READY;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	2201      	movs	r2, #1
 800733e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
  /* Call registered Tx Complete Callback */
  husart->TxCpltCallback(husart);
#else
  /* Call legacy weak Tx Complete Callback */
  HAL_USART_TxCpltCallback(husart);
 8007342:	6878      	ldr	r0, [r7, #4]
 8007344:	f7ff fe7c 	bl	8007040 <HAL_USART_TxCpltCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007348:	2300      	movs	r3, #0
}
 800734a:	4618      	mov	r0, r3
 800734c:	3708      	adds	r7, #8
 800734e:	46bd      	mov	sp, r7
 8007350:	bd80      	pop	{r7, pc}

08007352 <USART_Receive_IT>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_Receive_IT(USART_HandleTypeDef *husart)
{
 8007352:	b580      	push	{r7, lr}
 8007354:	b084      	sub	sp, #16
 8007356:	af00      	add	r7, sp, #0
 8007358:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800735a:	2300      	movs	r3, #0
 800735c:	60fb      	str	r3, [r7, #12]
  uint16_t *pdata16bits = NULL;
 800735e:	2300      	movs	r3, #0
 8007360:	60bb      	str	r3, [r7, #8]

  if (husart->State == HAL_USART_STATE_BUSY_RX)
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007368:	b2db      	uxtb	r3, r3
 800736a:	2b22      	cmp	r3, #34	@ 0x22
 800736c:	d172      	bne.n	8007454 <USART_Receive_IT+0x102>
  {
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	689b      	ldr	r3, [r3, #8]
 8007372:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007376:	d115      	bne.n	80073a4 <USART_Receive_IT+0x52>
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	691b      	ldr	r3, [r3, #16]
 800737c:	2b00      	cmp	r3, #0
 800737e:	d111      	bne.n	80073a4 <USART_Receive_IT+0x52>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) husart->pRxBuffPtr;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007384:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(husart->Instance->DR & (uint16_t)0x01FF);
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	685b      	ldr	r3, [r3, #4]
 800738c:	b29b      	uxth	r3, r3
 800738e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007392:	b29a      	uxth	r2, r3
 8007394:	68bb      	ldr	r3, [r7, #8]
 8007396:	801a      	strh	r2, [r3, #0]
      husart->pRxBuffPtr += 2U;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800739c:	1c9a      	adds	r2, r3, #2
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80073a2:	e024      	b.n	80073ee <USART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) husart->pRxBuffPtr;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073a8:	60fb      	str	r3, [r7, #12]
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((husart->Init.WordLength == USART_WORDLENGTH_9B) || ((husart->Init.WordLength == USART_WORDLENGTH_8B) && (husart->Init.Parity == USART_PARITY_NONE)))
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	689b      	ldr	r3, [r3, #8]
 80073ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80073b2:	d007      	beq.n	80073c4 <USART_Receive_IT+0x72>
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	689b      	ldr	r3, [r3, #8]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d10a      	bne.n	80073d2 <USART_Receive_IT+0x80>
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	691b      	ldr	r3, [r3, #16]
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d106      	bne.n	80073d2 <USART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(husart->Instance->DR & (uint8_t)0x00FF);
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	685b      	ldr	r3, [r3, #4]
 80073ca:	b2da      	uxtb	r2, r3
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	701a      	strb	r2, [r3, #0]
 80073d0:	e008      	b.n	80073e4 <USART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(husart->Instance->DR & (uint8_t)0x007F);
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	685b      	ldr	r3, [r3, #4]
 80073d8:	b2db      	uxtb	r3, r3
 80073da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80073de:	b2da      	uxtb	r2, r3
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	701a      	strb	r2, [r3, #0]
      }

      husart->pRxBuffPtr += 1U;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073e8:	1c5a      	adds	r2, r3, #1
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	62da      	str	r2, [r3, #44]	@ 0x2c
    }

    husart->RxXferCount--;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80073f2:	b29b      	uxth	r3, r3
 80073f4:	3b01      	subs	r3, #1
 80073f6:	b29a      	uxth	r2, r3
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	865a      	strh	r2, [r3, #50]	@ 0x32

    if (husart->RxXferCount == 0U)
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8007400:	b29b      	uxth	r3, r3
 8007402:	2b00      	cmp	r3, #0
 8007404:	d120      	bne.n	8007448 <USART_Receive_IT+0xf6>
    {
      /* Disable the USART RXNE Interrupt */
      CLEAR_BIT(husart->Instance->CR1, USART_CR1_RXNEIE);
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	68da      	ldr	r2, [r3, #12]
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	f022 0220 	bic.w	r2, r2, #32
 8007414:	60da      	str	r2, [r3, #12]

      /* Disable the USART Parity Error Interrupt */
      CLEAR_BIT(husart->Instance->CR1, USART_CR1_PEIE);
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	68da      	ldr	r2, [r3, #12]
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007424:	60da      	str	r2, [r3, #12]

      /* Disable the USART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(husart->Instance->CR3, USART_CR3_EIE);
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	695a      	ldr	r2, [r3, #20]
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	f022 0201 	bic.w	r2, r2, #1
 8007434:	615a      	str	r2, [r3, #20]

      husart->State = HAL_USART_STATE_READY;
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	2201      	movs	r2, #1
 800743a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
      /* Call registered Rx Complete Callback */
      husart->RxCpltCallback(husart);
#else
      /* Call legacy weak Rx Complete Callback */
      HAL_USART_RxCpltCallback(husart);
 800743e:	6878      	ldr	r0, [r7, #4]
 8007440:	f7ff fe12 	bl	8007068 <HAL_USART_RxCpltCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */

      return HAL_OK;
 8007444:	2300      	movs	r3, #0
 8007446:	e006      	b.n	8007456 <USART_Receive_IT+0x104>
    else
    {
      /* Send dummy byte in order to generate the clock for the slave to send the next data.
      * Whatever the frame length (7, 8 or 9-bit long), the same dummy value
      * can be written for all the cases. */
      husart->Instance->DR = (DUMMY_DATA & (uint16_t)0x0FF);
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	22ff      	movs	r2, #255	@ 0xff
 800744e:	605a      	str	r2, [r3, #4]
    }
    return HAL_OK;
 8007450:	2300      	movs	r3, #0
 8007452:	e000      	b.n	8007456 <USART_Receive_IT+0x104>
  }
  else
  {
    return HAL_BUSY;
 8007454:	2302      	movs	r3, #2
  }
}
 8007456:	4618      	mov	r0, r3
 8007458:	3710      	adds	r7, #16
 800745a:	46bd      	mov	sp, r7
 800745c:	bd80      	pop	{r7, pc}

0800745e <USART_TransmitReceive_IT>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_TransmitReceive_IT(USART_HandleTypeDef *husart)
{
 800745e:	b580      	push	{r7, lr}
 8007460:	b084      	sub	sp, #16
 8007462:	af00      	add	r7, sp, #0
 8007464:	6078      	str	r0, [r7, #4]
  const uint16_t *pdatatx16bits;
  uint16_t *pdatarx16bits;

  if (husart->State == HAL_USART_STATE_BUSY_TX_RX)
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800746c:	b2db      	uxtb	r3, r3
 800746e:	2b32      	cmp	r3, #50	@ 0x32
 8007470:	f040 80bd 	bne.w	80075ee <USART_TransmitReceive_IT+0x190>
  {
    if (husart->TxXferCount != 0x00U)
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007478:	b29b      	uxth	r3, r3
 800747a:	2b00      	cmp	r3, #0
 800747c:	d03d      	beq.n	80074fa <USART_TransmitReceive_IT+0x9c>
    {
      if (__HAL_USART_GET_FLAG(husart, USART_FLAG_TXE) != RESET)
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007488:	2b80      	cmp	r3, #128	@ 0x80
 800748a:	d136      	bne.n	80074fa <USART_TransmitReceive_IT+0x9c>
      {
        if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	689b      	ldr	r3, [r3, #8]
 8007490:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007494:	d114      	bne.n	80074c0 <USART_TransmitReceive_IT+0x62>
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	691b      	ldr	r3, [r3, #16]
 800749a:	2b00      	cmp	r3, #0
 800749c:	d110      	bne.n	80074c0 <USART_TransmitReceive_IT+0x62>
        {
          pdatatx16bits = (const uint16_t *) husart->pTxBuffPtr;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074a2:	60fb      	str	r3, [r7, #12]
          husart->Instance->DR = (uint16_t)(*pdatatx16bits & (uint16_t)0x01FF);
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	881b      	ldrh	r3, [r3, #0]
 80074a8:	461a      	mov	r2, r3
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80074b2:	605a      	str	r2, [r3, #4]
          husart->pTxBuffPtr += 2U;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074b8:	1c9a      	adds	r2, r3, #2
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	625a      	str	r2, [r3, #36]	@ 0x24
 80074be:	e008      	b.n	80074d2 <USART_TransmitReceive_IT+0x74>
        }
        else
        {
          husart->Instance->DR = (uint8_t)(*husart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074c4:	1c59      	adds	r1, r3, #1
 80074c6:	687a      	ldr	r2, [r7, #4]
 80074c8:	6251      	str	r1, [r2, #36]	@ 0x24
 80074ca:	781a      	ldrb	r2, [r3, #0]
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	605a      	str	r2, [r3, #4]
        }

        husart->TxXferCount--;
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80074d6:	b29b      	uxth	r3, r3
 80074d8:	3b01      	subs	r3, #1
 80074da:	b29a      	uxth	r2, r3
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Check the latest data transmitted */
        if (husart->TxXferCount == 0U)
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80074e4:	b29b      	uxth	r3, r3
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d107      	bne.n	80074fa <USART_TransmitReceive_IT+0x9c>
        {
          CLEAR_BIT(husart->Instance->CR1, USART_CR1_TXEIE);
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	68da      	ldr	r2, [r3, #12]
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80074f8:	60da      	str	r2, [r3, #12]
        }
      }
    }

    if (husart->RxXferCount != 0x00U)
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80074fe:	b29b      	uxth	r3, r3
 8007500:	2b00      	cmp	r3, #0
 8007502:	d04c      	beq.n	800759e <USART_TransmitReceive_IT+0x140>
    {
      if (__HAL_USART_GET_FLAG(husart, USART_FLAG_RXNE) != RESET)
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	f003 0320 	and.w	r3, r3, #32
 800750e:	2b20      	cmp	r3, #32
 8007510:	d145      	bne.n	800759e <USART_TransmitReceive_IT+0x140>
      {
        if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	689b      	ldr	r3, [r3, #8]
 8007516:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800751a:	d115      	bne.n	8007548 <USART_TransmitReceive_IT+0xea>
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	691b      	ldr	r3, [r3, #16]
 8007520:	2b00      	cmp	r3, #0
 8007522:	d111      	bne.n	8007548 <USART_TransmitReceive_IT+0xea>
        {
          pdatarx16bits = (uint16_t *) husart->pRxBuffPtr;
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007528:	60bb      	str	r3, [r7, #8]
          *pdatarx16bits = (uint16_t)(husart->Instance->DR & (uint16_t)0x01FF);
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	685b      	ldr	r3, [r3, #4]
 8007530:	b29b      	uxth	r3, r3
 8007532:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007536:	b29a      	uxth	r2, r3
 8007538:	68bb      	ldr	r3, [r7, #8]
 800753a:	801a      	strh	r2, [r3, #0]
          husart->pRxBuffPtr += 2U;
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007540:	1c9a      	adds	r2, r3, #2
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	62da      	str	r2, [r3, #44]	@ 0x2c
 8007546:	e023      	b.n	8007590 <USART_TransmitReceive_IT+0x132>
        }
        else
        {
          if ((husart->Init.WordLength == USART_WORDLENGTH_9B) || ((husart->Init.WordLength == USART_WORDLENGTH_8B) && (husart->Init.Parity == USART_PARITY_NONE)))
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	689b      	ldr	r3, [r3, #8]
 800754c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007550:	d007      	beq.n	8007562 <USART_TransmitReceive_IT+0x104>
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	689b      	ldr	r3, [r3, #8]
 8007556:	2b00      	cmp	r3, #0
 8007558:	d10b      	bne.n	8007572 <USART_TransmitReceive_IT+0x114>
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	691b      	ldr	r3, [r3, #16]
 800755e:	2b00      	cmp	r3, #0
 8007560:	d107      	bne.n	8007572 <USART_TransmitReceive_IT+0x114>
          {
            *husart->pRxBuffPtr = (uint8_t)(husart->Instance->DR & (uint8_t)0x00FF);
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	685a      	ldr	r2, [r3, #4]
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800756c:	b2d2      	uxtb	r2, r2
 800756e:	701a      	strb	r2, [r3, #0]
 8007570:	e009      	b.n	8007586 <USART_TransmitReceive_IT+0x128>
          }
          else
          {
            *husart->pRxBuffPtr = (uint8_t)(husart->Instance->DR & (uint8_t)0x007F);
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	685b      	ldr	r3, [r3, #4]
 8007578:	b2da      	uxtb	r2, r3
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800757e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007582:	b2d2      	uxtb	r2, r2
 8007584:	701a      	strb	r2, [r3, #0]
          }
          husart->pRxBuffPtr += 1U;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800758a:	1c5a      	adds	r2, r3, #1
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	62da      	str	r2, [r3, #44]	@ 0x2c
        }

        husart->RxXferCount--;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8007594:	b29b      	uxth	r3, r3
 8007596:	3b01      	subs	r3, #1
 8007598:	b29a      	uxth	r2, r3
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	865a      	strh	r2, [r3, #50]	@ 0x32
      }
    }

    /* Check the latest data received */
    if (husart->RxXferCount == 0U)
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80075a2:	b29b      	uxth	r3, r3
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d120      	bne.n	80075ea <USART_TransmitReceive_IT+0x18c>
    {
      /* Disable the USART RXNE Interrupt */
      CLEAR_BIT(husart->Instance->CR1, USART_CR1_RXNEIE);
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	68da      	ldr	r2, [r3, #12]
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	f022 0220 	bic.w	r2, r2, #32
 80075b6:	60da      	str	r2, [r3, #12]

      /* Disable the USART Parity Error Interrupt */
      CLEAR_BIT(husart->Instance->CR1, USART_CR1_PEIE);
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	68da      	ldr	r2, [r3, #12]
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80075c6:	60da      	str	r2, [r3, #12]

      /* Disable the USART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(husart->Instance->CR3, USART_CR3_EIE);
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	695a      	ldr	r2, [r3, #20]
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	f022 0201 	bic.w	r2, r2, #1
 80075d6:	615a      	str	r2, [r3, #20]

      husart->State = HAL_USART_STATE_READY;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	2201      	movs	r2, #1
 80075dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
      /* Call registered Tx Rx Complete Callback */
      husart->TxRxCpltCallback(husart);
#else
      /* Call legacy weak Tx Rx Complete Callback */
      HAL_USART_TxRxCpltCallback(husart);
 80075e0:	6878      	ldr	r0, [r7, #4]
 80075e2:	f7ff fd4b 	bl	800707c <HAL_USART_TxRxCpltCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */

      return HAL_OK;
 80075e6:	2300      	movs	r3, #0
 80075e8:	e002      	b.n	80075f0 <USART_TransmitReceive_IT+0x192>
    }

    return HAL_OK;
 80075ea:	2300      	movs	r3, #0
 80075ec:	e000      	b.n	80075f0 <USART_TransmitReceive_IT+0x192>
  }
  else
  {
    return HAL_BUSY;
 80075ee:	2302      	movs	r3, #2
  }
}
 80075f0:	4618      	mov	r0, r3
 80075f2:	3710      	adds	r7, #16
 80075f4:	46bd      	mov	sp, r7
 80075f6:	bd80      	pop	{r7, pc}

080075f8 <USART_SetConfig>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
static void USART_SetConfig(USART_HandleTypeDef *husart)
{
 80075f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80075fc:	b0c6      	sub	sp, #280	@ 0x118
 80075fe:	af00      	add	r7, sp, #0
 8007600:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
  uint32_t tmpreg = 0x00U;
 8007604:	2300      	movs	r3, #0
 8007606:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  assert_param(IS_USART_PARITY(husart->Init.Parity));
  assert_param(IS_USART_MODE(husart->Init.Mode));

  /* The LBCL, CPOL and CPHA bits have to be selected when both the transmitter and the
     receiver are disabled (TE=RE=0) to ensure that the clock pulses function correctly. */
  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 800760a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	68d9      	ldr	r1, [r3, #12]
 8007612:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007616:	681a      	ldr	r2, [r3, #0]
 8007618:	f021 030c 	bic.w	r3, r1, #12
 800761c:	60d3      	str	r3, [r2, #12]

  /*---------------------------- USART CR2 Configuration ---------------------*/
  tmpreg = husart->Instance->CR2;
 800761e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	691b      	ldr	r3, [r3, #16]
 8007626:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR2_CPHA | USART_CR2_CPOL | USART_CR2_CLKEN | USART_CR2_LBCL | USART_CR2_STOP));
 800762a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800762e:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007632:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  /* Configure the USART Clock, CPOL, CPHA and LastBit -----------------------*/
  /* Set CPOL bit according to husart->Init.CLKPolarity value */
  /* Set CPHA bit according to husart->Init.CLKPhase value */
  /* Set LBCL bit according to husart->Init.CLKLastBit value */
  /* Set Stop Bits: Set STOP[13:12] bits according to husart->Init.StopBits value */
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 8007636:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800763a:	699a      	ldr	r2, [r3, #24]
                       husart->Init.CLKPhase | husart->Init.CLKLastBit | husart->Init.StopBits);
 800763c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007640:	69db      	ldr	r3, [r3, #28]
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 8007642:	431a      	orrs	r2, r3
                       husart->Init.CLKPhase | husart->Init.CLKLastBit | husart->Init.StopBits);
 8007644:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007648:	6a1b      	ldr	r3, [r3, #32]
 800764a:	431a      	orrs	r2, r3
 800764c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007650:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 8007652:	431a      	orrs	r2, r3
 8007654:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007658:	4313      	orrs	r3, r2
 800765a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800765e:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  /* Write to USART CR2 */
  WRITE_REG(husart->Instance->CR2, (uint32_t)tmpreg);
 8007662:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007666:	681a      	ldr	r2, [r3, #0]
 8007668:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800766c:	6113      	str	r3, [r2, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = husart->Instance->CR1;
 800766e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	68db      	ldr	r3, [r3, #12]
 8007676:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114

  /* Clear M, PCE, PS, TE, RE and OVER8 bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 800767a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800767e:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8007682:	f023 030c 	bic.w	r3, r3, #12
 8007686:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  /* Configure the USART Word Length, Parity and mode:
     Set the M bits according to husart->Init.WordLength value
     Set PCE and PS bits according to husart->Init.Parity value
     Set TE and RE bits according to husart->Init.Mode value
     Force OVER8 bit to 1 in order to reach the max USART frequencies */
  tmpreg |= (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode | USART_CR1_OVER8;
 800768a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800768e:	689a      	ldr	r2, [r3, #8]
 8007690:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007694:	691b      	ldr	r3, [r3, #16]
 8007696:	431a      	orrs	r2, r3
 8007698:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800769c:	695b      	ldr	r3, [r3, #20]
 800769e:	431a      	orrs	r2, r3
 80076a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076a4:	4313      	orrs	r3, r2
 80076a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80076aa:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114

  /* Write to USART CR1 */
  WRITE_REG(husart->Instance->CR1, (uint32_t)tmpreg);
 80076ae:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80076b2:	681a      	ldr	r2, [r3, #0]
 80076b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076b8:	60d3      	str	r3, [r2, #12]

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Clear CTSE and RTSE bits */
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE));
 80076ba:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	6959      	ldr	r1, [r3, #20]
 80076c2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80076c6:	681a      	ldr	r2, [r3, #0]
 80076c8:	f421 7340 	bic.w	r3, r1, #768	@ 0x300
 80076cc:	6153      	str	r3, [r2, #20]
   {
    pclk = HAL_RCC_GetPCLK2Freq();
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
   }
#elif defined(USART6)
  if((husart->Instance == USART1) || (husart->Instance == USART6))
 80076ce:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80076d2:	681a      	ldr	r2, [r3, #0]
 80076d4:	4b8b      	ldr	r3, [pc, #556]	@ (8007904 <USART_SetConfig+0x30c>)
 80076d6:	429a      	cmp	r2, r3
 80076d8:	d006      	beq.n	80076e8 <USART_SetConfig+0xf0>
 80076da:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80076de:	681a      	ldr	r2, [r3, #0]
 80076e0:	4b89      	ldr	r3, [pc, #548]	@ (8007908 <USART_SetConfig+0x310>)
 80076e2:	429a      	cmp	r2, r3
 80076e4:	f040 8114 	bne.w	8007910 <USART_SetConfig+0x318>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80076e8:	f7fd fc30 	bl	8004f4c <HAL_RCC_GetPCLK2Freq>
 80076ec:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
 80076f0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80076f4:	2200      	movs	r2, #0
 80076f6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80076fa:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 80076fe:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 8007702:	4622      	mov	r2, r4
 8007704:	462b      	mov	r3, r5
 8007706:	1891      	adds	r1, r2, r2
 8007708:	6739      	str	r1, [r7, #112]	@ 0x70
 800770a:	415b      	adcs	r3, r3
 800770c:	677b      	str	r3, [r7, #116]	@ 0x74
 800770e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8007712:	4621      	mov	r1, r4
 8007714:	eb12 0801 	adds.w	r8, r2, r1
 8007718:	4629      	mov	r1, r5
 800771a:	eb43 0901 	adc.w	r9, r3, r1
 800771e:	f04f 0200 	mov.w	r2, #0
 8007722:	f04f 0300 	mov.w	r3, #0
 8007726:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800772a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800772e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007732:	4690      	mov	r8, r2
 8007734:	4699      	mov	r9, r3
 8007736:	4623      	mov	r3, r4
 8007738:	eb18 0303 	adds.w	r3, r8, r3
 800773c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8007740:	462b      	mov	r3, r5
 8007742:	eb49 0303 	adc.w	r3, r9, r3
 8007746:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800774a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800774e:	685b      	ldr	r3, [r3, #4]
 8007750:	2200      	movs	r2, #0
 8007752:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007756:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 800775a:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800775e:	460b      	mov	r3, r1
 8007760:	18db      	adds	r3, r3, r3
 8007762:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007764:	4613      	mov	r3, r2
 8007766:	eb42 0303 	adc.w	r3, r2, r3
 800776a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800776c:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8007770:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	@ 0xf8
 8007774:	f7f9 f96a 	bl	8000a4c <__aeabi_uldivmod>
 8007778:	4602      	mov	r2, r0
 800777a:	460b      	mov	r3, r1
 800777c:	4b63      	ldr	r3, [pc, #396]	@ (800790c <USART_SetConfig+0x314>)
 800777e:	fba3 2302 	umull	r2, r3, r3, r2
 8007782:	095b      	lsrs	r3, r3, #5
 8007784:	011c      	lsls	r4, r3, #4
 8007786:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800778a:	2200      	movs	r2, #0
 800778c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007790:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007794:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 8007798:	4642      	mov	r2, r8
 800779a:	464b      	mov	r3, r9
 800779c:	1891      	adds	r1, r2, r2
 800779e:	6639      	str	r1, [r7, #96]	@ 0x60
 80077a0:	415b      	adcs	r3, r3
 80077a2:	667b      	str	r3, [r7, #100]	@ 0x64
 80077a4:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 80077a8:	4641      	mov	r1, r8
 80077aa:	1851      	adds	r1, r2, r1
 80077ac:	65b9      	str	r1, [r7, #88]	@ 0x58
 80077ae:	4649      	mov	r1, r9
 80077b0:	414b      	adcs	r3, r1
 80077b2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80077b4:	f04f 0200 	mov.w	r2, #0
 80077b8:	f04f 0300 	mov.w	r3, #0
 80077bc:	e9d7 ab16 	ldrd	sl, fp, [r7, #88]	@ 0x58
 80077c0:	4659      	mov	r1, fp
 80077c2:	00cb      	lsls	r3, r1, #3
 80077c4:	4651      	mov	r1, sl
 80077c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80077ca:	4651      	mov	r1, sl
 80077cc:	00ca      	lsls	r2, r1, #3
 80077ce:	4610      	mov	r0, r2
 80077d0:	4619      	mov	r1, r3
 80077d2:	4603      	mov	r3, r0
 80077d4:	4642      	mov	r2, r8
 80077d6:	189b      	adds	r3, r3, r2
 80077d8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80077dc:	464b      	mov	r3, r9
 80077de:	460a      	mov	r2, r1
 80077e0:	eb42 0303 	adc.w	r3, r2, r3
 80077e4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80077e8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80077ec:	685b      	ldr	r3, [r3, #4]
 80077ee:	2200      	movs	r2, #0
 80077f0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80077f4:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80077f8:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80077fc:	460b      	mov	r3, r1
 80077fe:	18db      	adds	r3, r3, r3
 8007800:	653b      	str	r3, [r7, #80]	@ 0x50
 8007802:	4613      	mov	r3, r2
 8007804:	eb42 0303 	adc.w	r3, r2, r3
 8007808:	657b      	str	r3, [r7, #84]	@ 0x54
 800780a:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800780e:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007812:	f7f9 f91b 	bl	8000a4c <__aeabi_uldivmod>
 8007816:	4602      	mov	r2, r0
 8007818:	460b      	mov	r3, r1
 800781a:	4611      	mov	r1, r2
 800781c:	4b3b      	ldr	r3, [pc, #236]	@ (800790c <USART_SetConfig+0x314>)
 800781e:	fba3 2301 	umull	r2, r3, r3, r1
 8007822:	095b      	lsrs	r3, r3, #5
 8007824:	2264      	movs	r2, #100	@ 0x64
 8007826:	fb02 f303 	mul.w	r3, r2, r3
 800782a:	1acb      	subs	r3, r1, r3
 800782c:	00db      	lsls	r3, r3, #3
 800782e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007832:	4b36      	ldr	r3, [pc, #216]	@ (800790c <USART_SetConfig+0x314>)
 8007834:	fba3 2302 	umull	r2, r3, r3, r2
 8007838:	095b      	lsrs	r3, r3, #5
 800783a:	005b      	lsls	r3, r3, #1
 800783c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007840:	441c      	add	r4, r3
 8007842:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8007846:	2200      	movs	r2, #0
 8007848:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800784c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007850:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007854:	4642      	mov	r2, r8
 8007856:	464b      	mov	r3, r9
 8007858:	1891      	adds	r1, r2, r2
 800785a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800785c:	415b      	adcs	r3, r3
 800785e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007860:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007864:	4641      	mov	r1, r8
 8007866:	1851      	adds	r1, r2, r1
 8007868:	6439      	str	r1, [r7, #64]	@ 0x40
 800786a:	4649      	mov	r1, r9
 800786c:	414b      	adcs	r3, r1
 800786e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007870:	f04f 0200 	mov.w	r2, #0
 8007874:	f04f 0300 	mov.w	r3, #0
 8007878:	e9d7 ab10 	ldrd	sl, fp, [r7, #64]	@ 0x40
 800787c:	4659      	mov	r1, fp
 800787e:	00cb      	lsls	r3, r1, #3
 8007880:	4651      	mov	r1, sl
 8007882:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007886:	4651      	mov	r1, sl
 8007888:	00ca      	lsls	r2, r1, #3
 800788a:	4610      	mov	r0, r2
 800788c:	4619      	mov	r1, r3
 800788e:	4603      	mov	r3, r0
 8007890:	4642      	mov	r2, r8
 8007892:	189b      	adds	r3, r3, r2
 8007894:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007898:	464b      	mov	r3, r9
 800789a:	460a      	mov	r2, r1
 800789c:	eb42 0303 	adc.w	r3, r2, r3
 80078a0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80078a4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80078a8:	685b      	ldr	r3, [r3, #4]
 80078aa:	2200      	movs	r2, #0
 80078ac:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80078b0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80078b4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80078b8:	460b      	mov	r3, r1
 80078ba:	18db      	adds	r3, r3, r3
 80078bc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80078be:	4613      	mov	r3, r2
 80078c0:	eb42 0303 	adc.w	r3, r2, r3
 80078c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80078c6:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80078ca:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80078ce:	f7f9 f8bd 	bl	8000a4c <__aeabi_uldivmod>
 80078d2:	4602      	mov	r2, r0
 80078d4:	460b      	mov	r3, r1
 80078d6:	4b0d      	ldr	r3, [pc, #52]	@ (800790c <USART_SetConfig+0x314>)
 80078d8:	fba3 1302 	umull	r1, r3, r3, r2
 80078dc:	095b      	lsrs	r3, r3, #5
 80078de:	2164      	movs	r1, #100	@ 0x64
 80078e0:	fb01 f303 	mul.w	r3, r1, r3
 80078e4:	1ad3      	subs	r3, r2, r3
 80078e6:	00db      	lsls	r3, r3, #3
 80078e8:	3332      	adds	r3, #50	@ 0x32
 80078ea:	4a08      	ldr	r2, [pc, #32]	@ (800790c <USART_SetConfig+0x314>)
 80078ec:	fba2 2303 	umull	r2, r3, r2, r3
 80078f0:	095b      	lsrs	r3, r3, #5
 80078f2:	f003 0207 	and.w	r2, r3, #7
 80078f6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	4422      	add	r2, r4
 80078fe:	609a      	str	r2, [r3, #8]
 8007900:	e109      	b.n	8007b16 <USART_SetConfig+0x51e>
 8007902:	bf00      	nop
 8007904:	40011000 	.word	0x40011000
 8007908:	40011400 	.word	0x40011400
 800790c:	51eb851f 	.word	0x51eb851f
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
  }
#endif /* USART6 || UART9 || UART10 */	
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007910:	f7fd fb08 	bl	8004f24 <HAL_RCC_GetPCLK1Freq>
 8007914:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
 8007918:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800791c:	2200      	movs	r2, #0
 800791e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007922:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007926:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800792a:	4642      	mov	r2, r8
 800792c:	464b      	mov	r3, r9
 800792e:	1891      	adds	r1, r2, r2
 8007930:	6339      	str	r1, [r7, #48]	@ 0x30
 8007932:	415b      	adcs	r3, r3
 8007934:	637b      	str	r3, [r7, #52]	@ 0x34
 8007936:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800793a:	4641      	mov	r1, r8
 800793c:	1854      	adds	r4, r2, r1
 800793e:	4649      	mov	r1, r9
 8007940:	eb43 0501 	adc.w	r5, r3, r1
 8007944:	f04f 0200 	mov.w	r2, #0
 8007948:	f04f 0300 	mov.w	r3, #0
 800794c:	00eb      	lsls	r3, r5, #3
 800794e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007952:	00e2      	lsls	r2, r4, #3
 8007954:	4614      	mov	r4, r2
 8007956:	461d      	mov	r5, r3
 8007958:	4643      	mov	r3, r8
 800795a:	18e3      	adds	r3, r4, r3
 800795c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007960:	464b      	mov	r3, r9
 8007962:	eb45 0303 	adc.w	r3, r5, r3
 8007966:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800796a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800796e:	685b      	ldr	r3, [r3, #4]
 8007970:	2200      	movs	r2, #0
 8007972:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007976:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800797a:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800797e:	460b      	mov	r3, r1
 8007980:	18db      	adds	r3, r3, r3
 8007982:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007984:	4613      	mov	r3, r2
 8007986:	eb42 0303 	adc.w	r3, r2, r3
 800798a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800798c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007990:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007994:	f7f9 f85a 	bl	8000a4c <__aeabi_uldivmod>
 8007998:	4602      	mov	r2, r0
 800799a:	460b      	mov	r3, r1
 800799c:	4b61      	ldr	r3, [pc, #388]	@ (8007b24 <USART_SetConfig+0x52c>)
 800799e:	fba3 2302 	umull	r2, r3, r3, r2
 80079a2:	095b      	lsrs	r3, r3, #5
 80079a4:	011c      	lsls	r4, r3, #4
 80079a6:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80079aa:	2200      	movs	r2, #0
 80079ac:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80079b0:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80079b4:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80079b8:	4642      	mov	r2, r8
 80079ba:	464b      	mov	r3, r9
 80079bc:	1891      	adds	r1, r2, r2
 80079be:	6239      	str	r1, [r7, #32]
 80079c0:	415b      	adcs	r3, r3
 80079c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80079c4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80079c8:	4641      	mov	r1, r8
 80079ca:	eb12 0a01 	adds.w	sl, r2, r1
 80079ce:	4649      	mov	r1, r9
 80079d0:	eb43 0b01 	adc.w	fp, r3, r1
 80079d4:	f04f 0200 	mov.w	r2, #0
 80079d8:	f04f 0300 	mov.w	r3, #0
 80079dc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80079e0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80079e4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80079e8:	4692      	mov	sl, r2
 80079ea:	469b      	mov	fp, r3
 80079ec:	4643      	mov	r3, r8
 80079ee:	eb1a 0303 	adds.w	r3, sl, r3
 80079f2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80079f6:	464b      	mov	r3, r9
 80079f8:	eb4b 0303 	adc.w	r3, fp, r3
 80079fc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007a00:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007a04:	685b      	ldr	r3, [r3, #4]
 8007a06:	2200      	movs	r2, #0
 8007a08:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007a0c:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007a10:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8007a14:	460b      	mov	r3, r1
 8007a16:	18db      	adds	r3, r3, r3
 8007a18:	61bb      	str	r3, [r7, #24]
 8007a1a:	4613      	mov	r3, r2
 8007a1c:	eb42 0303 	adc.w	r3, r2, r3
 8007a20:	61fb      	str	r3, [r7, #28]
 8007a22:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007a26:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007a2a:	f7f9 f80f 	bl	8000a4c <__aeabi_uldivmod>
 8007a2e:	4602      	mov	r2, r0
 8007a30:	460b      	mov	r3, r1
 8007a32:	4611      	mov	r1, r2
 8007a34:	4b3b      	ldr	r3, [pc, #236]	@ (8007b24 <USART_SetConfig+0x52c>)
 8007a36:	fba3 2301 	umull	r2, r3, r3, r1
 8007a3a:	095b      	lsrs	r3, r3, #5
 8007a3c:	2264      	movs	r2, #100	@ 0x64
 8007a3e:	fb02 f303 	mul.w	r3, r2, r3
 8007a42:	1acb      	subs	r3, r1, r3
 8007a44:	00db      	lsls	r3, r3, #3
 8007a46:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007a4a:	4b36      	ldr	r3, [pc, #216]	@ (8007b24 <USART_SetConfig+0x52c>)
 8007a4c:	fba3 2302 	umull	r2, r3, r3, r2
 8007a50:	095b      	lsrs	r3, r3, #5
 8007a52:	005b      	lsls	r3, r3, #1
 8007a54:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007a58:	441c      	add	r4, r3
 8007a5a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8007a5e:	2200      	movs	r2, #0
 8007a60:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007a64:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007a68:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007a6c:	4642      	mov	r2, r8
 8007a6e:	464b      	mov	r3, r9
 8007a70:	1891      	adds	r1, r2, r2
 8007a72:	6139      	str	r1, [r7, #16]
 8007a74:	415b      	adcs	r3, r3
 8007a76:	617b      	str	r3, [r7, #20]
 8007a78:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007a7c:	4641      	mov	r1, r8
 8007a7e:	1851      	adds	r1, r2, r1
 8007a80:	60b9      	str	r1, [r7, #8]
 8007a82:	4649      	mov	r1, r9
 8007a84:	414b      	adcs	r3, r1
 8007a86:	60fb      	str	r3, [r7, #12]
 8007a88:	f04f 0200 	mov.w	r2, #0
 8007a8c:	f04f 0300 	mov.w	r3, #0
 8007a90:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8007a94:	4659      	mov	r1, fp
 8007a96:	00cb      	lsls	r3, r1, #3
 8007a98:	4651      	mov	r1, sl
 8007a9a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007a9e:	4651      	mov	r1, sl
 8007aa0:	00ca      	lsls	r2, r1, #3
 8007aa2:	4610      	mov	r0, r2
 8007aa4:	4619      	mov	r1, r3
 8007aa6:	4603      	mov	r3, r0
 8007aa8:	4642      	mov	r2, r8
 8007aaa:	189b      	adds	r3, r3, r2
 8007aac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007ab0:	464b      	mov	r3, r9
 8007ab2:	460a      	mov	r2, r1
 8007ab4:	eb42 0303 	adc.w	r3, r2, r3
 8007ab8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007abc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007ac0:	685b      	ldr	r3, [r3, #4]
 8007ac2:	2200      	movs	r2, #0
 8007ac4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007ac6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007ac8:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8007acc:	460b      	mov	r3, r1
 8007ace:	18db      	adds	r3, r3, r3
 8007ad0:	603b      	str	r3, [r7, #0]
 8007ad2:	4613      	mov	r3, r2
 8007ad4:	eb42 0303 	adc.w	r3, r2, r3
 8007ad8:	607b      	str	r3, [r7, #4]
 8007ada:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007ade:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007ae2:	f7f8 ffb3 	bl	8000a4c <__aeabi_uldivmod>
 8007ae6:	4602      	mov	r2, r0
 8007ae8:	460b      	mov	r3, r1
 8007aea:	4b0e      	ldr	r3, [pc, #56]	@ (8007b24 <USART_SetConfig+0x52c>)
 8007aec:	fba3 1302 	umull	r1, r3, r3, r2
 8007af0:	095b      	lsrs	r3, r3, #5
 8007af2:	2164      	movs	r1, #100	@ 0x64
 8007af4:	fb01 f303 	mul.w	r3, r1, r3
 8007af8:	1ad3      	subs	r3, r2, r3
 8007afa:	00db      	lsls	r3, r3, #3
 8007afc:	3332      	adds	r3, #50	@ 0x32
 8007afe:	4a09      	ldr	r2, [pc, #36]	@ (8007b24 <USART_SetConfig+0x52c>)
 8007b00:	fba2 2303 	umull	r2, r3, r2, r3
 8007b04:	095b      	lsrs	r3, r3, #5
 8007b06:	f003 0207 	and.w	r2, r3, #7
 8007b0a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	4422      	add	r2, r4
 8007b12:	609a      	str	r2, [r3, #8]
  }
}
 8007b14:	bf00      	nop
 8007b16:	bf00      	nop
 8007b18:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8007b1c:	46bd      	mov	sp, r7
 8007b1e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007b22:	bf00      	nop
 8007b24:	51eb851f 	.word	0x51eb851f

08007b28 <arm_rfft_32_fast_init_f32>:
 8007b28:	b150      	cbz	r0, 8007b40 <arm_rfft_32_fast_init_f32+0x18>
 8007b2a:	b510      	push	{r4, lr}
 8007b2c:	2110      	movs	r1, #16
 8007b2e:	4604      	mov	r4, r0
 8007b30:	f000 fe7c 	bl	800882c <arm_cfft_init_f32>
 8007b34:	b918      	cbnz	r0, 8007b3e <arm_rfft_32_fast_init_f32+0x16>
 8007b36:	4b04      	ldr	r3, [pc, #16]	@ (8007b48 <arm_rfft_32_fast_init_f32+0x20>)
 8007b38:	6163      	str	r3, [r4, #20]
 8007b3a:	2220      	movs	r2, #32
 8007b3c:	8222      	strh	r2, [r4, #16]
 8007b3e:	bd10      	pop	{r4, pc}
 8007b40:	f04f 30ff 	mov.w	r0, #4294967295
 8007b44:	4770      	bx	lr
 8007b46:	bf00      	nop
 8007b48:	080228f4 	.word	0x080228f4

08007b4c <arm_rfft_64_fast_init_f32>:
 8007b4c:	b150      	cbz	r0, 8007b64 <arm_rfft_64_fast_init_f32+0x18>
 8007b4e:	b510      	push	{r4, lr}
 8007b50:	2120      	movs	r1, #32
 8007b52:	4604      	mov	r4, r0
 8007b54:	f000 fe6a 	bl	800882c <arm_cfft_init_f32>
 8007b58:	b918      	cbnz	r0, 8007b62 <arm_rfft_64_fast_init_f32+0x16>
 8007b5a:	4b04      	ldr	r3, [pc, #16]	@ (8007b6c <arm_rfft_64_fast_init_f32+0x20>)
 8007b5c:	6163      	str	r3, [r4, #20]
 8007b5e:	2240      	movs	r2, #64	@ 0x40
 8007b60:	8222      	strh	r2, [r4, #16]
 8007b62:	bd10      	pop	{r4, pc}
 8007b64:	f04f 30ff 	mov.w	r0, #4294967295
 8007b68:	4770      	bx	lr
 8007b6a:	bf00      	nop
 8007b6c:	08027174 	.word	0x08027174

08007b70 <arm_rfft_128_fast_init_f32>:
 8007b70:	b150      	cbz	r0, 8007b88 <arm_rfft_128_fast_init_f32+0x18>
 8007b72:	b510      	push	{r4, lr}
 8007b74:	2140      	movs	r1, #64	@ 0x40
 8007b76:	4604      	mov	r4, r0
 8007b78:	f000 fe58 	bl	800882c <arm_cfft_init_f32>
 8007b7c:	b918      	cbnz	r0, 8007b86 <arm_rfft_128_fast_init_f32+0x16>
 8007b7e:	4b04      	ldr	r3, [pc, #16]	@ (8007b90 <arm_rfft_128_fast_init_f32+0x20>)
 8007b80:	6163      	str	r3, [r4, #20]
 8007b82:	2280      	movs	r2, #128	@ 0x80
 8007b84:	8222      	strh	r2, [r4, #16]
 8007b86:	bd10      	pop	{r4, pc}
 8007b88:	f04f 30ff 	mov.w	r0, #4294967295
 8007b8c:	4770      	bx	lr
 8007b8e:	bf00      	nop
 8007b90:	080202f4 	.word	0x080202f4

08007b94 <arm_rfft_256_fast_init_f32>:
 8007b94:	b158      	cbz	r0, 8007bae <arm_rfft_256_fast_init_f32+0x1a>
 8007b96:	b510      	push	{r4, lr}
 8007b98:	2180      	movs	r1, #128	@ 0x80
 8007b9a:	4604      	mov	r4, r0
 8007b9c:	f000 fe46 	bl	800882c <arm_cfft_init_f32>
 8007ba0:	b920      	cbnz	r0, 8007bac <arm_rfft_256_fast_init_f32+0x18>
 8007ba2:	4b04      	ldr	r3, [pc, #16]	@ (8007bb4 <arm_rfft_256_fast_init_f32+0x20>)
 8007ba4:	6163      	str	r3, [r4, #20]
 8007ba6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007baa:	8222      	strh	r2, [r4, #16]
 8007bac:	bd10      	pop	{r4, pc}
 8007bae:	f04f 30ff 	mov.w	r0, #4294967295
 8007bb2:	4770      	bx	lr
 8007bb4:	080224f4 	.word	0x080224f4

08007bb8 <arm_rfft_512_fast_init_f32>:
 8007bb8:	b160      	cbz	r0, 8007bd4 <arm_rfft_512_fast_init_f32+0x1c>
 8007bba:	b510      	push	{r4, lr}
 8007bbc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8007bc0:	4604      	mov	r4, r0
 8007bc2:	f000 fe33 	bl	800882c <arm_cfft_init_f32>
 8007bc6:	b920      	cbnz	r0, 8007bd2 <arm_rfft_512_fast_init_f32+0x1a>
 8007bc8:	4b04      	ldr	r3, [pc, #16]	@ (8007bdc <arm_rfft_512_fast_init_f32+0x24>)
 8007bca:	6163      	str	r3, [r4, #20]
 8007bcc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007bd0:	8222      	strh	r2, [r4, #16]
 8007bd2:	bd10      	pop	{r4, pc}
 8007bd4:	f04f 30ff 	mov.w	r0, #4294967295
 8007bd8:	4770      	bx	lr
 8007bda:	bf00      	nop
 8007bdc:	08026974 	.word	0x08026974

08007be0 <arm_rfft_1024_fast_init_f32>:
 8007be0:	b160      	cbz	r0, 8007bfc <arm_rfft_1024_fast_init_f32+0x1c>
 8007be2:	b510      	push	{r4, lr}
 8007be4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007be8:	4604      	mov	r4, r0
 8007bea:	f000 fe1f 	bl	800882c <arm_cfft_init_f32>
 8007bee:	b920      	cbnz	r0, 8007bfa <arm_rfft_1024_fast_init_f32+0x1a>
 8007bf0:	4b04      	ldr	r3, [pc, #16]	@ (8007c04 <arm_rfft_1024_fast_init_f32+0x24>)
 8007bf2:	6163      	str	r3, [r4, #20]
 8007bf4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007bf8:	8222      	strh	r2, [r4, #16]
 8007bfa:	bd10      	pop	{r4, pc}
 8007bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8007c00:	4770      	bx	lr
 8007c02:	bf00      	nop
 8007c04:	0801f2f4 	.word	0x0801f2f4

08007c08 <arm_rfft_2048_fast_init_f32>:
 8007c08:	b160      	cbz	r0, 8007c24 <arm_rfft_2048_fast_init_f32+0x1c>
 8007c0a:	b510      	push	{r4, lr}
 8007c0c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8007c10:	4604      	mov	r4, r0
 8007c12:	f000 fe0b 	bl	800882c <arm_cfft_init_f32>
 8007c16:	b920      	cbnz	r0, 8007c22 <arm_rfft_2048_fast_init_f32+0x1a>
 8007c18:	4b04      	ldr	r3, [pc, #16]	@ (8007c2c <arm_rfft_2048_fast_init_f32+0x24>)
 8007c1a:	6163      	str	r3, [r4, #20]
 8007c1c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007c20:	8222      	strh	r2, [r4, #16]
 8007c22:	bd10      	pop	{r4, pc}
 8007c24:	f04f 30ff 	mov.w	r0, #4294967295
 8007c28:	4770      	bx	lr
 8007c2a:	bf00      	nop
 8007c2c:	080204f4 	.word	0x080204f4

08007c30 <arm_rfft_4096_fast_init_f32>:
 8007c30:	b160      	cbz	r0, 8007c4c <arm_rfft_4096_fast_init_f32+0x1c>
 8007c32:	b510      	push	{r4, lr}
 8007c34:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8007c38:	4604      	mov	r4, r0
 8007c3a:	f000 fdf7 	bl	800882c <arm_cfft_init_f32>
 8007c3e:	b920      	cbnz	r0, 8007c4a <arm_rfft_4096_fast_init_f32+0x1a>
 8007c40:	4b04      	ldr	r3, [pc, #16]	@ (8007c54 <arm_rfft_4096_fast_init_f32+0x24>)
 8007c42:	6163      	str	r3, [r4, #20]
 8007c44:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8007c48:	8222      	strh	r2, [r4, #16]
 8007c4a:	bd10      	pop	{r4, pc}
 8007c4c:	f04f 30ff 	mov.w	r0, #4294967295
 8007c50:	4770      	bx	lr
 8007c52:	bf00      	nop
 8007c54:	08022974 	.word	0x08022974

08007c58 <arm_rfft_fast_init_f32>:
 8007c58:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8007c5c:	d024      	beq.n	8007ca8 <arm_rfft_fast_init_f32+0x50>
 8007c5e:	d807      	bhi.n	8007c70 <arm_rfft_fast_init_f32+0x18>
 8007c60:	2980      	cmp	r1, #128	@ 0x80
 8007c62:	d01c      	beq.n	8007c9e <arm_rfft_fast_init_f32+0x46>
 8007c64:	d90c      	bls.n	8007c80 <arm_rfft_fast_init_f32+0x28>
 8007c66:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8007c6a:	d11a      	bne.n	8007ca2 <arm_rfft_fast_init_f32+0x4a>
 8007c6c:	4b0f      	ldr	r3, [pc, #60]	@ (8007cac <arm_rfft_fast_init_f32+0x54>)
 8007c6e:	4718      	bx	r3
 8007c70:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 8007c74:	d011      	beq.n	8007c9a <arm_rfft_fast_init_f32+0x42>
 8007c76:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8007c7a:	d107      	bne.n	8007c8c <arm_rfft_fast_init_f32+0x34>
 8007c7c:	4b0c      	ldr	r3, [pc, #48]	@ (8007cb0 <arm_rfft_fast_init_f32+0x58>)
 8007c7e:	4718      	bx	r3
 8007c80:	2920      	cmp	r1, #32
 8007c82:	d008      	beq.n	8007c96 <arm_rfft_fast_init_f32+0x3e>
 8007c84:	2940      	cmp	r1, #64	@ 0x40
 8007c86:	d10c      	bne.n	8007ca2 <arm_rfft_fast_init_f32+0x4a>
 8007c88:	4b0a      	ldr	r3, [pc, #40]	@ (8007cb4 <arm_rfft_fast_init_f32+0x5c>)
 8007c8a:	e7f0      	b.n	8007c6e <arm_rfft_fast_init_f32+0x16>
 8007c8c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8007c90:	d107      	bne.n	8007ca2 <arm_rfft_fast_init_f32+0x4a>
 8007c92:	4b09      	ldr	r3, [pc, #36]	@ (8007cb8 <arm_rfft_fast_init_f32+0x60>)
 8007c94:	e7eb      	b.n	8007c6e <arm_rfft_fast_init_f32+0x16>
 8007c96:	4b09      	ldr	r3, [pc, #36]	@ (8007cbc <arm_rfft_fast_init_f32+0x64>)
 8007c98:	e7e9      	b.n	8007c6e <arm_rfft_fast_init_f32+0x16>
 8007c9a:	4b09      	ldr	r3, [pc, #36]	@ (8007cc0 <arm_rfft_fast_init_f32+0x68>)
 8007c9c:	e7e7      	b.n	8007c6e <arm_rfft_fast_init_f32+0x16>
 8007c9e:	4b09      	ldr	r3, [pc, #36]	@ (8007cc4 <arm_rfft_fast_init_f32+0x6c>)
 8007ca0:	e7e5      	b.n	8007c6e <arm_rfft_fast_init_f32+0x16>
 8007ca2:	f04f 30ff 	mov.w	r0, #4294967295
 8007ca6:	4770      	bx	lr
 8007ca8:	4b07      	ldr	r3, [pc, #28]	@ (8007cc8 <arm_rfft_fast_init_f32+0x70>)
 8007caa:	e7e0      	b.n	8007c6e <arm_rfft_fast_init_f32+0x16>
 8007cac:	08007b95 	.word	0x08007b95
 8007cb0:	08007c31 	.word	0x08007c31
 8007cb4:	08007b4d 	.word	0x08007b4d
 8007cb8:	08007be1 	.word	0x08007be1
 8007cbc:	08007b29 	.word	0x08007b29
 8007cc0:	08007c09 	.word	0x08007c09
 8007cc4:	08007b71 	.word	0x08007b71
 8007cc8:	08007bb9 	.word	0x08007bb9

08007ccc <stage_rfft_f32>:
 8007ccc:	b410      	push	{r4}
 8007cce:	edd1 7a00 	vldr	s15, [r1]
 8007cd2:	ed91 7a01 	vldr	s14, [r1, #4]
 8007cd6:	8804      	ldrh	r4, [r0, #0]
 8007cd8:	6940      	ldr	r0, [r0, #20]
 8007cda:	ee37 7a07 	vadd.f32	s14, s14, s14
 8007cde:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8007ce2:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 8007ce6:	ee77 6a87 	vadd.f32	s13, s15, s14
 8007cea:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007cee:	3c01      	subs	r4, #1
 8007cf0:	ee26 7a84 	vmul.f32	s14, s13, s8
 8007cf4:	ee67 7a84 	vmul.f32	s15, s15, s8
 8007cf8:	eb01 03c4 	add.w	r3, r1, r4, lsl #3
 8007cfc:	ed82 7a00 	vstr	s14, [r2]
 8007d00:	edc2 7a01 	vstr	s15, [r2, #4]
 8007d04:	3010      	adds	r0, #16
 8007d06:	3210      	adds	r2, #16
 8007d08:	3b08      	subs	r3, #8
 8007d0a:	3110      	adds	r1, #16
 8007d0c:	ed11 5a02 	vldr	s10, [r1, #-8]
 8007d10:	ed93 7a02 	vldr	s14, [r3, #8]
 8007d14:	ed50 6a02 	vldr	s13, [r0, #-8]
 8007d18:	edd3 4a03 	vldr	s9, [r3, #12]
 8007d1c:	ed51 7a01 	vldr	s15, [r1, #-4]
 8007d20:	ed10 6a01 	vldr	s12, [r0, #-4]
 8007d24:	ee77 5a45 	vsub.f32	s11, s14, s10
 8007d28:	ee37 7a05 	vadd.f32	s14, s14, s10
 8007d2c:	ee66 3aa5 	vmul.f32	s7, s13, s11
 8007d30:	ee34 5aa7 	vadd.f32	s10, s9, s15
 8007d34:	ee66 5a25 	vmul.f32	s11, s12, s11
 8007d38:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8007d3c:	ee37 7a23 	vadd.f32	s14, s14, s7
 8007d40:	ee66 6a85 	vmul.f32	s13, s13, s10
 8007d44:	ee26 6a05 	vmul.f32	s12, s12, s10
 8007d48:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8007d4c:	ee37 7a06 	vadd.f32	s14, s14, s12
 8007d50:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8007d54:	ee27 7a04 	vmul.f32	s14, s14, s8
 8007d58:	ee67 7a84 	vmul.f32	s15, s15, s8
 8007d5c:	3c01      	subs	r4, #1
 8007d5e:	ed02 7a02 	vstr	s14, [r2, #-8]
 8007d62:	ed42 7a01 	vstr	s15, [r2, #-4]
 8007d66:	f1a3 0308 	sub.w	r3, r3, #8
 8007d6a:	f101 0108 	add.w	r1, r1, #8
 8007d6e:	f100 0008 	add.w	r0, r0, #8
 8007d72:	f102 0208 	add.w	r2, r2, #8
 8007d76:	d1c9      	bne.n	8007d0c <stage_rfft_f32+0x40>
 8007d78:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007d7c:	4770      	bx	lr
 8007d7e:	bf00      	nop

08007d80 <merge_rfft_f32>:
 8007d80:	b410      	push	{r4}
 8007d82:	edd1 7a00 	vldr	s15, [r1]
 8007d86:	edd1 6a01 	vldr	s13, [r1, #4]
 8007d8a:	8804      	ldrh	r4, [r0, #0]
 8007d8c:	6940      	ldr	r0, [r0, #20]
 8007d8e:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8007d92:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8007d96:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 8007d9a:	ee27 7a04 	vmul.f32	s14, s14, s8
 8007d9e:	ee67 7a84 	vmul.f32	s15, s15, s8
 8007da2:	3c01      	subs	r4, #1
 8007da4:	ed82 7a00 	vstr	s14, [r2]
 8007da8:	edc2 7a01 	vstr	s15, [r2, #4]
 8007dac:	b3dc      	cbz	r4, 8007e26 <merge_rfft_f32+0xa6>
 8007dae:	00e3      	lsls	r3, r4, #3
 8007db0:	3b08      	subs	r3, #8
 8007db2:	440b      	add	r3, r1
 8007db4:	3010      	adds	r0, #16
 8007db6:	3210      	adds	r2, #16
 8007db8:	3110      	adds	r1, #16
 8007dba:	ed11 5a02 	vldr	s10, [r1, #-8]
 8007dbe:	ed93 7a02 	vldr	s14, [r3, #8]
 8007dc2:	ed50 6a02 	vldr	s13, [r0, #-8]
 8007dc6:	edd3 4a03 	vldr	s9, [r3, #12]
 8007dca:	ed51 7a01 	vldr	s15, [r1, #-4]
 8007dce:	ed10 6a01 	vldr	s12, [r0, #-4]
 8007dd2:	ee75 5a47 	vsub.f32	s11, s10, s14
 8007dd6:	ee37 7a05 	vadd.f32	s14, s14, s10
 8007dda:	ee66 3aa5 	vmul.f32	s7, s13, s11
 8007dde:	ee34 5aa7 	vadd.f32	s10, s9, s15
 8007de2:	ee66 5a25 	vmul.f32	s11, s12, s11
 8007de6:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8007dea:	ee37 7a63 	vsub.f32	s14, s14, s7
 8007dee:	ee66 6a85 	vmul.f32	s13, s13, s10
 8007df2:	ee26 6a05 	vmul.f32	s12, s12, s10
 8007df6:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8007dfa:	ee37 7a46 	vsub.f32	s14, s14, s12
 8007dfe:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8007e02:	ee27 7a04 	vmul.f32	s14, s14, s8
 8007e06:	ee67 7a84 	vmul.f32	s15, s15, s8
 8007e0a:	3c01      	subs	r4, #1
 8007e0c:	ed02 7a02 	vstr	s14, [r2, #-8]
 8007e10:	ed42 7a01 	vstr	s15, [r2, #-4]
 8007e14:	f1a3 0308 	sub.w	r3, r3, #8
 8007e18:	f101 0108 	add.w	r1, r1, #8
 8007e1c:	f100 0008 	add.w	r0, r0, #8
 8007e20:	f102 0208 	add.w	r2, r2, #8
 8007e24:	d1c9      	bne.n	8007dba <merge_rfft_f32+0x3a>
 8007e26:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e2a:	4770      	bx	lr

08007e2c <arm_rfft_fast_f32>:
 8007e2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e30:	461c      	mov	r4, r3
 8007e32:	4605      	mov	r5, r0
 8007e34:	4616      	mov	r6, r2
 8007e36:	b14b      	cbz	r3, 8007e4c <arm_rfft_fast_f32+0x20>
 8007e38:	f7ff ffa2 	bl	8007d80 <merge_rfft_f32>
 8007e3c:	4622      	mov	r2, r4
 8007e3e:	4631      	mov	r1, r6
 8007e40:	4628      	mov	r0, r5
 8007e42:	2301      	movs	r3, #1
 8007e44:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007e48:	f000 bb34 	b.w	80084b4 <arm_cfft_f32>
 8007e4c:	460f      	mov	r7, r1
 8007e4e:	461a      	mov	r2, r3
 8007e50:	2301      	movs	r3, #1
 8007e52:	f000 fb2f 	bl	80084b4 <arm_cfft_f32>
 8007e56:	4632      	mov	r2, r6
 8007e58:	4639      	mov	r1, r7
 8007e5a:	4628      	mov	r0, r5
 8007e5c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007e60:	f7ff bf34 	b.w	8007ccc <stage_rfft_f32>

08007e64 <arm_cfft_radix8by2_f32>:
 8007e64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e68:	ed2d 8b08 	vpush	{d8-d11}
 8007e6c:	f8b0 c000 	ldrh.w	ip, [r0]
 8007e70:	6842      	ldr	r2, [r0, #4]
 8007e72:	4607      	mov	r7, r0
 8007e74:	4608      	mov	r0, r1
 8007e76:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 8007e7a:	ea4f 015c 	mov.w	r1, ip, lsr #1
 8007e7e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8007e82:	b082      	sub	sp, #8
 8007e84:	f000 80b0 	beq.w	8007fe8 <arm_cfft_radix8by2_f32+0x184>
 8007e88:	008c      	lsls	r4, r1, #2
 8007e8a:	3410      	adds	r4, #16
 8007e8c:	f100 0310 	add.w	r3, r0, #16
 8007e90:	1906      	adds	r6, r0, r4
 8007e92:	3210      	adds	r2, #16
 8007e94:	4444      	add	r4, r8
 8007e96:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 8007e9a:	f108 0510 	add.w	r5, r8, #16
 8007e9e:	ed15 2a04 	vldr	s4, [r5, #-16]
 8007ea2:	ed55 2a03 	vldr	s5, [r5, #-12]
 8007ea6:	ed54 4a04 	vldr	s9, [r4, #-16]
 8007eaa:	ed14 4a03 	vldr	s8, [r4, #-12]
 8007eae:	ed14 6a02 	vldr	s12, [r4, #-8]
 8007eb2:	ed54 5a01 	vldr	s11, [r4, #-4]
 8007eb6:	ed53 3a04 	vldr	s7, [r3, #-16]
 8007eba:	ed15 0a02 	vldr	s0, [r5, #-8]
 8007ebe:	ed55 0a01 	vldr	s1, [r5, #-4]
 8007ec2:	ed56 6a04 	vldr	s13, [r6, #-16]
 8007ec6:	ed16 3a03 	vldr	s6, [r6, #-12]
 8007eca:	ed13 7a03 	vldr	s14, [r3, #-12]
 8007ece:	ed13 5a02 	vldr	s10, [r3, #-8]
 8007ed2:	ed53 7a01 	vldr	s15, [r3, #-4]
 8007ed6:	ed16 1a02 	vldr	s2, [r6, #-8]
 8007eda:	ed56 1a01 	vldr	s3, [r6, #-4]
 8007ede:	ee73 ba82 	vadd.f32	s23, s7, s4
 8007ee2:	ee37 ba22 	vadd.f32	s22, s14, s5
 8007ee6:	ee76 9aa4 	vadd.f32	s19, s13, s9
 8007eea:	ee33 9a04 	vadd.f32	s18, s6, s8
 8007eee:	ee31 8aa5 	vadd.f32	s16, s3, s11
 8007ef2:	ee75 aa00 	vadd.f32	s21, s10, s0
 8007ef6:	ee37 aaa0 	vadd.f32	s20, s15, s1
 8007efa:	ee71 8a06 	vadd.f32	s17, s2, s12
 8007efe:	ed43 ba04 	vstr	s23, [r3, #-16]
 8007f02:	ed03 ba03 	vstr	s22, [r3, #-12]
 8007f06:	ed43 aa02 	vstr	s21, [r3, #-8]
 8007f0a:	ed03 aa01 	vstr	s20, [r3, #-4]
 8007f0e:	ed06 8a01 	vstr	s16, [r6, #-4]
 8007f12:	ed46 9a04 	vstr	s19, [r6, #-16]
 8007f16:	ed06 9a03 	vstr	s18, [r6, #-12]
 8007f1a:	ed46 8a02 	vstr	s17, [r6, #-8]
 8007f1e:	ee37 7a62 	vsub.f32	s14, s14, s5
 8007f22:	ee74 4ae6 	vsub.f32	s9, s9, s13
 8007f26:	ee34 4a43 	vsub.f32	s8, s8, s6
 8007f2a:	ed52 6a03 	vldr	s13, [r2, #-12]
 8007f2e:	ed12 3a04 	vldr	s6, [r2, #-16]
 8007f32:	ee73 3ac2 	vsub.f32	s7, s7, s4
 8007f36:	ee27 8a26 	vmul.f32	s16, s14, s13
 8007f3a:	ee64 2aa6 	vmul.f32	s5, s9, s13
 8007f3e:	ee23 2a83 	vmul.f32	s4, s7, s6
 8007f42:	ee64 4a83 	vmul.f32	s9, s9, s6
 8007f46:	ee63 3aa6 	vmul.f32	s7, s7, s13
 8007f4a:	ee27 7a03 	vmul.f32	s14, s14, s6
 8007f4e:	ee64 6a26 	vmul.f32	s13, s8, s13
 8007f52:	ee24 4a03 	vmul.f32	s8, s8, s6
 8007f56:	ee37 7a63 	vsub.f32	s14, s14, s7
 8007f5a:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8007f5e:	ee32 4ac4 	vsub.f32	s8, s5, s8
 8007f62:	ee32 3a08 	vadd.f32	s6, s4, s16
 8007f66:	ed05 7a03 	vstr	s14, [r5, #-12]
 8007f6a:	ed05 3a04 	vstr	s6, [r5, #-16]
 8007f6e:	ed04 4a04 	vstr	s8, [r4, #-16]
 8007f72:	ed44 6a03 	vstr	s13, [r4, #-12]
 8007f76:	ed12 7a01 	vldr	s14, [r2, #-4]
 8007f7a:	ee76 6a41 	vsub.f32	s13, s12, s2
 8007f7e:	ee35 5a40 	vsub.f32	s10, s10, s0
 8007f82:	ee35 6ae1 	vsub.f32	s12, s11, s3
 8007f86:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8007f8a:	ed52 5a02 	vldr	s11, [r2, #-8]
 8007f8e:	ee67 3a87 	vmul.f32	s7, s15, s14
 8007f92:	ee66 4a87 	vmul.f32	s9, s13, s14
 8007f96:	ee25 4a25 	vmul.f32	s8, s10, s11
 8007f9a:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8007f9e:	ee25 5a07 	vmul.f32	s10, s10, s14
 8007fa2:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8007fa6:	ee26 7a07 	vmul.f32	s14, s12, s14
 8007faa:	ee26 6a25 	vmul.f32	s12, s12, s11
 8007fae:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8007fb2:	ee74 5a23 	vadd.f32	s11, s8, s7
 8007fb6:	ee34 6ac6 	vsub.f32	s12, s9, s12
 8007fba:	ee37 7a26 	vadd.f32	s14, s14, s13
 8007fbe:	3310      	adds	r3, #16
 8007fc0:	4563      	cmp	r3, ip
 8007fc2:	ed45 5a02 	vstr	s11, [r5, #-8]
 8007fc6:	f106 0610 	add.w	r6, r6, #16
 8007fca:	ed45 7a01 	vstr	s15, [r5, #-4]
 8007fce:	f102 0210 	add.w	r2, r2, #16
 8007fd2:	ed04 6a02 	vstr	s12, [r4, #-8]
 8007fd6:	ed04 7a01 	vstr	s14, [r4, #-4]
 8007fda:	f105 0510 	add.w	r5, r5, #16
 8007fde:	f104 0410 	add.w	r4, r4, #16
 8007fe2:	f47f af5c 	bne.w	8007e9e <arm_cfft_radix8by2_f32+0x3a>
 8007fe6:	687a      	ldr	r2, [r7, #4]
 8007fe8:	b289      	uxth	r1, r1
 8007fea:	2302      	movs	r3, #2
 8007fec:	9101      	str	r1, [sp, #4]
 8007fee:	f000 fc6f 	bl	80088d0 <arm_radix8_butterfly_f32>
 8007ff2:	9901      	ldr	r1, [sp, #4]
 8007ff4:	687a      	ldr	r2, [r7, #4]
 8007ff6:	4640      	mov	r0, r8
 8007ff8:	2302      	movs	r3, #2
 8007ffa:	b002      	add	sp, #8
 8007ffc:	ecbd 8b08 	vpop	{d8-d11}
 8008000:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008004:	f000 bc64 	b.w	80088d0 <arm_radix8_butterfly_f32>

08008008 <arm_cfft_radix8by4_f32>:
 8008008:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800800c:	ed2d 8b0a 	vpush	{d8-d12}
 8008010:	8803      	ldrh	r3, [r0, #0]
 8008012:	6842      	ldr	r2, [r0, #4]
 8008014:	b08d      	sub	sp, #52	@ 0x34
 8008016:	085b      	lsrs	r3, r3, #1
 8008018:	900a      	str	r0, [sp, #40]	@ 0x28
 800801a:	4608      	mov	r0, r1
 800801c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008020:	edd1 5a00 	vldr	s11, [r1]
 8008024:	edd0 7a00 	vldr	s15, [r0]
 8008028:	edd1 3a01 	vldr	s7, [r1, #4]
 800802c:	ed90 5a01 	vldr	s10, [r0, #4]
 8008030:	9108      	str	r1, [sp, #32]
 8008032:	eb00 0683 	add.w	r6, r0, r3, lsl #2
 8008036:	ed96 7a00 	vldr	s14, [r6]
 800803a:	ed96 4a01 	vldr	s8, [r6, #4]
 800803e:	9607      	str	r6, [sp, #28]
 8008040:	ee37 6aa5 	vadd.f32	s12, s15, s11
 8008044:	eb01 0883 	add.w	r8, r1, r3, lsl #2
 8008048:	edd8 4a00 	vldr	s9, [r8]
 800804c:	ed98 3a01 	vldr	s6, [r8, #4]
 8008050:	ee77 6a06 	vadd.f32	s13, s14, s12
 8008054:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8008058:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800805c:	4604      	mov	r4, r0
 800805e:	edc0 6a00 	vstr	s13, [r0]
 8008062:	edd6 5a01 	vldr	s11, [r6, #4]
 8008066:	edd8 2a01 	vldr	s5, [r8, #4]
 800806a:	ee75 6a23 	vadd.f32	s13, s10, s7
 800806e:	ee35 5a63 	vsub.f32	s10, s10, s7
 8008072:	ee36 6a47 	vsub.f32	s12, s12, s14
 8008076:	ee74 3a27 	vadd.f32	s7, s8, s15
 800807a:	ee76 5aa5 	vadd.f32	s11, s13, s11
 800807e:	ee77 7ac4 	vsub.f32	s15, s15, s8
 8008082:	ee76 6ac4 	vsub.f32	s13, s13, s8
 8008086:	3408      	adds	r4, #8
 8008088:	ee35 4a47 	vsub.f32	s8, s10, s14
 800808c:	460d      	mov	r5, r1
 800808e:	ee37 7a05 	vadd.f32	s14, s14, s10
 8008092:	4637      	mov	r7, r6
 8008094:	9402      	str	r4, [sp, #8]
 8008096:	3708      	adds	r7, #8
 8008098:	460c      	mov	r4, r1
 800809a:	3508      	adds	r5, #8
 800809c:	0859      	lsrs	r1, r3, #1
 800809e:	9109      	str	r1, [sp, #36]	@ 0x24
 80080a0:	9706      	str	r7, [sp, #24]
 80080a2:	9505      	str	r5, [sp, #20]
 80080a4:	f102 0708 	add.w	r7, r2, #8
 80080a8:	ee36 6a64 	vsub.f32	s12, s12, s9
 80080ac:	ee76 6ac3 	vsub.f32	s13, s13, s6
 80080b0:	ee75 5aa2 	vadd.f32	s11, s11, s5
 80080b4:	ee73 3ac3 	vsub.f32	s7, s7, s6
 80080b8:	ee77 7a83 	vadd.f32	s15, s15, s6
 80080bc:	ee34 5a24 	vadd.f32	s10, s8, s9
 80080c0:	ee37 7a64 	vsub.f32	s14, s14, s9
 80080c4:	3902      	subs	r1, #2
 80080c6:	4645      	mov	r5, r8
 80080c8:	9701      	str	r7, [sp, #4]
 80080ca:	f102 0c18 	add.w	ip, r2, #24
 80080ce:	f102 0710 	add.w	r7, r2, #16
 80080d2:	3508      	adds	r5, #8
 80080d4:	0849      	lsrs	r1, r1, #1
 80080d6:	edc0 5a01 	vstr	s11, [r0, #4]
 80080da:	9703      	str	r7, [sp, #12]
 80080dc:	edc6 3a00 	vstr	s7, [r6]
 80080e0:	ed86 5a01 	vstr	s10, [r6, #4]
 80080e4:	f8cd c000 	str.w	ip, [sp]
 80080e8:	ed84 6a00 	vstr	s12, [r4]
 80080ec:	edc4 6a01 	vstr	s13, [r4, #4]
 80080f0:	9504      	str	r5, [sp, #16]
 80080f2:	edc8 7a00 	vstr	s15, [r8]
 80080f6:	ed88 7a01 	vstr	s14, [r8, #4]
 80080fa:	910b      	str	r1, [sp, #44]	@ 0x2c
 80080fc:	f000 8138 	beq.w	8008370 <arm_cfft_radix8by4_f32+0x368>
 8008100:	009b      	lsls	r3, r3, #2
 8008102:	3b0c      	subs	r3, #12
 8008104:	f1a6 0c0c 	sub.w	ip, r6, #12
 8008108:	f106 0510 	add.w	r5, r6, #16
 800810c:	4626      	mov	r6, r4
 800810e:	46bb      	mov	fp, r7
 8008110:	f102 0a20 	add.w	sl, r2, #32
 8008114:	f102 0930 	add.w	r9, r2, #48	@ 0x30
 8008118:	f106 0710 	add.w	r7, r6, #16
 800811c:	4443      	add	r3, r8
 800811e:	f100 0e10 	add.w	lr, r0, #16
 8008122:	3c0c      	subs	r4, #12
 8008124:	f1a8 060c 	sub.w	r6, r8, #12
 8008128:	f108 0210 	add.w	r2, r8, #16
 800812c:	ed1e 5a02 	vldr	s10, [lr, #-8]
 8008130:	ed57 5a02 	vldr	s11, [r7, #-8]
 8008134:	ed55 7a02 	vldr	s15, [r5, #-8]
 8008138:	ed52 1a02 	vldr	s3, [r2, #-8]
 800813c:	ed57 6a01 	vldr	s13, [r7, #-4]
 8008140:	ed1e 0a01 	vldr	s0, [lr, #-4]
 8008144:	ed12 1a01 	vldr	s2, [r2, #-4]
 8008148:	ed15 8a01 	vldr	s16, [r5, #-4]
 800814c:	ee35 4a25 	vadd.f32	s8, s10, s11
 8008150:	ee30 6a26 	vadd.f32	s12, s0, s13
 8008154:	ee37 7a84 	vadd.f32	s14, s15, s8
 8008158:	ee30 0a66 	vsub.f32	s0, s0, s13
 800815c:	ee37 7a21 	vadd.f32	s14, s14, s3
 8008160:	ee75 5a65 	vsub.f32	s11, s10, s11
 8008164:	ed0e 7a02 	vstr	s14, [lr, #-8]
 8008168:	ed15 7a01 	vldr	s14, [r5, #-4]
 800816c:	ed52 6a01 	vldr	s13, [r2, #-4]
 8008170:	ee36 7a07 	vadd.f32	s14, s12, s14
 8008174:	ee78 aa25 	vadd.f32	s21, s16, s11
 8008178:	ee37 7a26 	vadd.f32	s14, s14, s13
 800817c:	ee70 3a67 	vsub.f32	s7, s0, s15
 8008180:	ed0e 7a01 	vstr	s14, [lr, #-4]
 8008184:	ed96 7a02 	vldr	s14, [r6, #8]
 8008188:	ed9c 2a02 	vldr	s4, [ip, #8]
 800818c:	ed94 ba02 	vldr	s22, [r4, #8]
 8008190:	edd3 9a02 	vldr	s19, [r3, #8]
 8008194:	edd6 2a01 	vldr	s5, [r6, #4]
 8008198:	ed9c 9a01 	vldr	s18, [ip, #4]
 800819c:	ed93 5a01 	vldr	s10, [r3, #4]
 80081a0:	edd4 0a01 	vldr	s1, [r4, #4]
 80081a4:	ee72 6a07 	vadd.f32	s13, s4, s14
 80081a8:	ee32 2a47 	vsub.f32	s4, s4, s14
 80081ac:	ee7b 8a26 	vadd.f32	s17, s22, s13
 80081b0:	ee79 4a22 	vadd.f32	s9, s18, s5
 80081b4:	ee38 7aa9 	vadd.f32	s14, s17, s19
 80081b8:	ee79 2a62 	vsub.f32	s5, s18, s5
 80081bc:	ed8c 7a02 	vstr	s14, [ip, #8]
 80081c0:	ed94 7a01 	vldr	s14, [r4, #4]
 80081c4:	edd3 8a01 	vldr	s17, [r3, #4]
 80081c8:	ee34 7a87 	vadd.f32	s14, s9, s14
 80081cc:	ee3b 3a69 	vsub.f32	s6, s22, s19
 80081d0:	ee37 7a28 	vadd.f32	s14, s14, s17
 80081d4:	ee32 9a60 	vsub.f32	s18, s4, s1
 80081d8:	ed8c 7a01 	vstr	s14, [ip, #4]
 80081dc:	ed1b 7a01 	vldr	s14, [fp, #-4]
 80081e0:	ed1b aa02 	vldr	s20, [fp, #-8]
 80081e4:	ee73 8a22 	vadd.f32	s17, s6, s5
 80081e8:	ee39 9a05 	vadd.f32	s18, s18, s10
 80081ec:	ee7a aac1 	vsub.f32	s21, s21, s2
 80081f0:	ee73 3aa1 	vadd.f32	s7, s7, s3
 80081f4:	ee2a ca8a 	vmul.f32	s24, s21, s20
 80081f8:	ee69 ba07 	vmul.f32	s23, s18, s14
 80081fc:	ee6a aa87 	vmul.f32	s21, s21, s14
 8008200:	ee29 9a0a 	vmul.f32	s18, s18, s20
 8008204:	ee63 ca87 	vmul.f32	s25, s7, s14
 8008208:	ee63 3a8a 	vmul.f32	s7, s7, s20
 800820c:	ee28 aa8a 	vmul.f32	s20, s17, s20
 8008210:	ee68 8a87 	vmul.f32	s17, s17, s14
 8008214:	ee73 3aea 	vsub.f32	s7, s7, s21
 8008218:	ee78 8a89 	vadd.f32	s17, s17, s18
 800821c:	ee3c 7a2c 	vadd.f32	s14, s24, s25
 8008220:	ee3b aaca 	vsub.f32	s20, s23, s20
 8008224:	ee34 4a67 	vsub.f32	s8, s8, s15
 8008228:	ee76 6acb 	vsub.f32	s13, s13, s22
 800822c:	ee36 6a48 	vsub.f32	s12, s12, s16
 8008230:	ee74 4ae0 	vsub.f32	s9, s9, s1
 8008234:	ed05 7a02 	vstr	s14, [r5, #-8]
 8008238:	ed45 3a01 	vstr	s7, [r5, #-4]
 800823c:	edc4 8a01 	vstr	s17, [r4, #4]
 8008240:	ed84 aa02 	vstr	s20, [r4, #8]
 8008244:	ed5a 3a04 	vldr	s7, [sl, #-16]
 8008248:	ee36 7ae9 	vsub.f32	s14, s13, s19
 800824c:	ee74 4ac5 	vsub.f32	s9, s9, s10
 8008250:	ed5a 6a03 	vldr	s13, [sl, #-12]
 8008254:	ee34 4a61 	vsub.f32	s8, s8, s3
 8008258:	ee36 6a41 	vsub.f32	s12, s12, s2
 800825c:	ee67 8a63 	vnmul.f32	s17, s14, s7
 8008260:	ee66 9a26 	vmul.f32	s19, s12, s13
 8008264:	ee24 9a23 	vmul.f32	s18, s8, s7
 8008268:	ee26 6a23 	vmul.f32	s12, s12, s7
 800826c:	ee24 4a26 	vmul.f32	s8, s8, s13
 8008270:	ee27 7a26 	vmul.f32	s14, s14, s13
 8008274:	ee64 6aa6 	vmul.f32	s13, s9, s13
 8008278:	ee64 4aa3 	vmul.f32	s9, s9, s7
 800827c:	ee36 6a44 	vsub.f32	s12, s12, s8
 8008280:	ee37 7a64 	vsub.f32	s14, s14, s9
 8008284:	ee38 4ae6 	vsub.f32	s8, s17, s13
 8008288:	ee79 3a29 	vadd.f32	s7, s18, s19
 800828c:	ee75 6a60 	vsub.f32	s13, s10, s1
 8008290:	ee75 5ac8 	vsub.f32	s11, s11, s16
 8008294:	ee77 7a80 	vadd.f32	s15, s15, s0
 8008298:	ed47 3a02 	vstr	s7, [r7, #-8]
 800829c:	ed07 6a01 	vstr	s12, [r7, #-4]
 80082a0:	ed86 7a01 	vstr	s14, [r6, #4]
 80082a4:	ed86 4a02 	vstr	s8, [r6, #8]
 80082a8:	ee35 6a81 	vadd.f32	s12, s11, s2
 80082ac:	ee36 7ac2 	vsub.f32	s14, s13, s4
 80082b0:	ed59 5a06 	vldr	s11, [r9, #-24]	@ 0xffffffe8
 80082b4:	ed59 6a05 	vldr	s13, [r9, #-20]	@ 0xffffffec
 80082b8:	ee33 3a62 	vsub.f32	s6, s6, s5
 80082bc:	ee77 7ae1 	vsub.f32	s15, s15, s3
 80082c0:	ee67 2a26 	vmul.f32	s5, s14, s13
 80082c4:	ee67 4aa6 	vmul.f32	s9, s15, s13
 80082c8:	ee26 5a25 	vmul.f32	s10, s12, s11
 80082cc:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80082d0:	ee26 6a26 	vmul.f32	s12, s12, s13
 80082d4:	ee27 7a25 	vmul.f32	s14, s14, s11
 80082d8:	ee63 6a26 	vmul.f32	s13, s6, s13
 80082dc:	ee23 3a25 	vmul.f32	s6, s6, s11
 80082e0:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80082e4:	ee75 5a24 	vadd.f32	s11, s10, s9
 80082e8:	ee32 3ac3 	vsub.f32	s6, s5, s6
 80082ec:	ee36 7a87 	vadd.f32	s14, s13, s14
 80082f0:	3901      	subs	r1, #1
 80082f2:	ed42 5a02 	vstr	s11, [r2, #-8]
 80082f6:	ed42 7a01 	vstr	s15, [r2, #-4]
 80082fa:	f10e 0e08 	add.w	lr, lr, #8
 80082fe:	ed83 3a02 	vstr	s6, [r3, #8]
 8008302:	ed83 7a01 	vstr	s14, [r3, #4]
 8008306:	f1ac 0c08 	sub.w	ip, ip, #8
 800830a:	f10b 0b08 	add.w	fp, fp, #8
 800830e:	f105 0508 	add.w	r5, r5, #8
 8008312:	f1a4 0408 	sub.w	r4, r4, #8
 8008316:	f10a 0a10 	add.w	sl, sl, #16
 800831a:	f107 0708 	add.w	r7, r7, #8
 800831e:	f1a6 0608 	sub.w	r6, r6, #8
 8008322:	f109 0918 	add.w	r9, r9, #24
 8008326:	f102 0208 	add.w	r2, r2, #8
 800832a:	f1a3 0308 	sub.w	r3, r3, #8
 800832e:	f47f aefd 	bne.w	800812c <arm_cfft_radix8by4_f32+0x124>
 8008332:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008334:	9902      	ldr	r1, [sp, #8]
 8008336:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800833a:	9102      	str	r1, [sp, #8]
 800833c:	9901      	ldr	r1, [sp, #4]
 800833e:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8008342:	9101      	str	r1, [sp, #4]
 8008344:	9906      	ldr	r1, [sp, #24]
 8008346:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800834a:	9106      	str	r1, [sp, #24]
 800834c:	9903      	ldr	r1, [sp, #12]
 800834e:	eb01 1102 	add.w	r1, r1, r2, lsl #4
 8008352:	9103      	str	r1, [sp, #12]
 8008354:	9905      	ldr	r1, [sp, #20]
 8008356:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800835a:	9105      	str	r1, [sp, #20]
 800835c:	9904      	ldr	r1, [sp, #16]
 800835e:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 8008362:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8008366:	9204      	str	r2, [sp, #16]
 8008368:	9a00      	ldr	r2, [sp, #0]
 800836a:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800836e:	9300      	str	r3, [sp, #0]
 8008370:	9902      	ldr	r1, [sp, #8]
 8008372:	9d05      	ldr	r5, [sp, #20]
 8008374:	ed91 4a00 	vldr	s8, [r1]
 8008378:	edd5 6a00 	vldr	s13, [r5]
 800837c:	9b06      	ldr	r3, [sp, #24]
 800837e:	9c04      	ldr	r4, [sp, #16]
 8008380:	edd3 7a00 	vldr	s15, [r3]
 8008384:	ed94 3a00 	vldr	s6, [r4]
 8008388:	edd5 4a01 	vldr	s9, [r5, #4]
 800838c:	edd1 3a01 	vldr	s7, [r1, #4]
 8008390:	ed94 2a01 	vldr	s4, [r4, #4]
 8008394:	ed93 7a01 	vldr	s14, [r3, #4]
 8008398:	9a01      	ldr	r2, [sp, #4]
 800839a:	ee34 6a26 	vadd.f32	s12, s8, s13
 800839e:	ee73 5aa4 	vadd.f32	s11, s7, s9
 80083a2:	ee37 5a86 	vadd.f32	s10, s15, s12
 80083a6:	ee73 3ae4 	vsub.f32	s7, s7, s9
 80083aa:	ee35 5a03 	vadd.f32	s10, s10, s6
 80083ae:	ee74 6a66 	vsub.f32	s13, s8, s13
 80083b2:	ed81 5a00 	vstr	s10, [r1]
 80083b6:	ed93 5a01 	vldr	s10, [r3, #4]
 80083ba:	edd4 4a01 	vldr	s9, [r4, #4]
 80083be:	ee35 5a85 	vadd.f32	s10, s11, s10
 80083c2:	ee37 4a26 	vadd.f32	s8, s14, s13
 80083c6:	ee35 5a24 	vadd.f32	s10, s10, s9
 80083ca:	ee73 4ae7 	vsub.f32	s9, s7, s15
 80083ce:	ed81 5a01 	vstr	s10, [r1, #4]
 80083d2:	edd2 1a00 	vldr	s3, [r2]
 80083d6:	edd2 2a01 	vldr	s5, [r2, #4]
 80083da:	f8bd 1024 	ldrh.w	r1, [sp, #36]	@ 0x24
 80083de:	ee34 5a83 	vadd.f32	s10, s9, s6
 80083e2:	ee34 4a42 	vsub.f32	s8, s8, s4
 80083e6:	ee36 6a67 	vsub.f32	s12, s12, s15
 80083ea:	ee64 4a21 	vmul.f32	s9, s8, s3
 80083ee:	ee24 4a22 	vmul.f32	s8, s8, s5
 80083f2:	ee65 2a22 	vmul.f32	s5, s10, s5
 80083f6:	ee25 5a21 	vmul.f32	s10, s10, s3
 80083fa:	ee74 2aa2 	vadd.f32	s5, s9, s5
 80083fe:	ee35 5a44 	vsub.f32	s10, s10, s8
 8008402:	edc3 2a00 	vstr	s5, [r3]
 8008406:	ed83 5a01 	vstr	s10, [r3, #4]
 800840a:	ee75 5ac7 	vsub.f32	s11, s11, s14
 800840e:	9b03      	ldr	r3, [sp, #12]
 8008410:	ee36 6a43 	vsub.f32	s12, s12, s6
 8008414:	ed93 4a01 	vldr	s8, [r3, #4]
 8008418:	ed93 5a00 	vldr	s10, [r3]
 800841c:	9b00      	ldr	r3, [sp, #0]
 800841e:	ee75 5ac2 	vsub.f32	s11, s11, s4
 8008422:	ee66 4a05 	vmul.f32	s9, s12, s10
 8008426:	ee25 5a85 	vmul.f32	s10, s11, s10
 800842a:	ee26 6a04 	vmul.f32	s12, s12, s8
 800842e:	ee65 5a84 	vmul.f32	s11, s11, s8
 8008432:	ee35 6a46 	vsub.f32	s12, s10, s12
 8008436:	ee74 5aa5 	vadd.f32	s11, s9, s11
 800843a:	ee77 7aa3 	vadd.f32	s15, s15, s7
 800843e:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8008442:	ed85 6a01 	vstr	s12, [r5, #4]
 8008446:	edc5 5a00 	vstr	s11, [r5]
 800844a:	edd3 5a01 	vldr	s11, [r3, #4]
 800844e:	edd3 6a00 	vldr	s13, [r3]
 8008452:	ee37 7a02 	vadd.f32	s14, s14, s4
 8008456:	ee77 7ac3 	vsub.f32	s15, s15, s6
 800845a:	ee27 6a26 	vmul.f32	s12, s14, s13
 800845e:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8008462:	ee27 7a25 	vmul.f32	s14, s14, s11
 8008466:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800846a:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800846e:	ee76 7a27 	vadd.f32	s15, s12, s15
 8008472:	ed84 7a01 	vstr	s14, [r4, #4]
 8008476:	edc4 7a00 	vstr	s15, [r4]
 800847a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800847c:	9100      	str	r1, [sp, #0]
 800847e:	6862      	ldr	r2, [r4, #4]
 8008480:	2304      	movs	r3, #4
 8008482:	f000 fa25 	bl	80088d0 <arm_radix8_butterfly_f32>
 8008486:	9807      	ldr	r0, [sp, #28]
 8008488:	9900      	ldr	r1, [sp, #0]
 800848a:	6862      	ldr	r2, [r4, #4]
 800848c:	2304      	movs	r3, #4
 800848e:	f000 fa1f 	bl	80088d0 <arm_radix8_butterfly_f32>
 8008492:	9808      	ldr	r0, [sp, #32]
 8008494:	9900      	ldr	r1, [sp, #0]
 8008496:	6862      	ldr	r2, [r4, #4]
 8008498:	2304      	movs	r3, #4
 800849a:	f000 fa19 	bl	80088d0 <arm_radix8_butterfly_f32>
 800849e:	9900      	ldr	r1, [sp, #0]
 80084a0:	6862      	ldr	r2, [r4, #4]
 80084a2:	4640      	mov	r0, r8
 80084a4:	2304      	movs	r3, #4
 80084a6:	b00d      	add	sp, #52	@ 0x34
 80084a8:	ecbd 8b0a 	vpop	{d8-d12}
 80084ac:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084b0:	f000 ba0e 	b.w	80088d0 <arm_radix8_butterfly_f32>

080084b4 <arm_cfft_f32>:
 80084b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80084b8:	2a01      	cmp	r2, #1
 80084ba:	8805      	ldrh	r5, [r0, #0]
 80084bc:	4607      	mov	r7, r0
 80084be:	4690      	mov	r8, r2
 80084c0:	460c      	mov	r4, r1
 80084c2:	4699      	mov	r9, r3
 80084c4:	d05c      	beq.n	8008580 <arm_cfft_f32+0xcc>
 80084c6:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 80084ca:	d054      	beq.n	8008576 <arm_cfft_f32+0xc2>
 80084cc:	d810      	bhi.n	80084f0 <arm_cfft_f32+0x3c>
 80084ce:	2d40      	cmp	r5, #64	@ 0x40
 80084d0:	d015      	beq.n	80084fe <arm_cfft_f32+0x4a>
 80084d2:	d94c      	bls.n	800856e <arm_cfft_f32+0xba>
 80084d4:	2d80      	cmp	r5, #128	@ 0x80
 80084d6:	d103      	bne.n	80084e0 <arm_cfft_f32+0x2c>
 80084d8:	4621      	mov	r1, r4
 80084da:	4638      	mov	r0, r7
 80084dc:	f7ff fcc2 	bl	8007e64 <arm_cfft_radix8by2_f32>
 80084e0:	f1b9 0f00 	cmp.w	r9, #0
 80084e4:	d114      	bne.n	8008510 <arm_cfft_f32+0x5c>
 80084e6:	f1b8 0f01 	cmp.w	r8, #1
 80084ea:	d019      	beq.n	8008520 <arm_cfft_f32+0x6c>
 80084ec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80084f0:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 80084f4:	d03f      	beq.n	8008576 <arm_cfft_f32+0xc2>
 80084f6:	d933      	bls.n	8008560 <arm_cfft_f32+0xac>
 80084f8:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 80084fc:	d1f0      	bne.n	80084e0 <arm_cfft_f32+0x2c>
 80084fe:	687a      	ldr	r2, [r7, #4]
 8008500:	2301      	movs	r3, #1
 8008502:	4629      	mov	r1, r5
 8008504:	4620      	mov	r0, r4
 8008506:	f000 f9e3 	bl	80088d0 <arm_radix8_butterfly_f32>
 800850a:	f1b9 0f00 	cmp.w	r9, #0
 800850e:	d0ea      	beq.n	80084e6 <arm_cfft_f32+0x32>
 8008510:	68ba      	ldr	r2, [r7, #8]
 8008512:	89b9      	ldrh	r1, [r7, #12]
 8008514:	4620      	mov	r0, r4
 8008516:	f000 f845 	bl	80085a4 <arm_bitreversal_32>
 800851a:	f1b8 0f01 	cmp.w	r8, #1
 800851e:	d1e5      	bne.n	80084ec <arm_cfft_f32+0x38>
 8008520:	ee07 5a90 	vmov	s15, r5
 8008524:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008528:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800852c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8008530:	2d00      	cmp	r5, #0
 8008532:	d0db      	beq.n	80084ec <arm_cfft_f32+0x38>
 8008534:	f104 0108 	add.w	r1, r4, #8
 8008538:	2300      	movs	r3, #0
 800853a:	3301      	adds	r3, #1
 800853c:	429d      	cmp	r5, r3
 800853e:	f101 0108 	add.w	r1, r1, #8
 8008542:	ed11 7a04 	vldr	s14, [r1, #-16]
 8008546:	ed51 7a03 	vldr	s15, [r1, #-12]
 800854a:	ee27 7a26 	vmul.f32	s14, s14, s13
 800854e:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8008552:	ed01 7a04 	vstr	s14, [r1, #-16]
 8008556:	ed41 7a03 	vstr	s15, [r1, #-12]
 800855a:	d1ee      	bne.n	800853a <arm_cfft_f32+0x86>
 800855c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008560:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 8008564:	d0cb      	beq.n	80084fe <arm_cfft_f32+0x4a>
 8008566:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 800856a:	d0b5      	beq.n	80084d8 <arm_cfft_f32+0x24>
 800856c:	e7b8      	b.n	80084e0 <arm_cfft_f32+0x2c>
 800856e:	2d10      	cmp	r5, #16
 8008570:	d0b2      	beq.n	80084d8 <arm_cfft_f32+0x24>
 8008572:	2d20      	cmp	r5, #32
 8008574:	d1b4      	bne.n	80084e0 <arm_cfft_f32+0x2c>
 8008576:	4621      	mov	r1, r4
 8008578:	4638      	mov	r0, r7
 800857a:	f7ff fd45 	bl	8008008 <arm_cfft_radix8by4_f32>
 800857e:	e7af      	b.n	80084e0 <arm_cfft_f32+0x2c>
 8008580:	b16d      	cbz	r5, 800859e <arm_cfft_f32+0xea>
 8008582:	310c      	adds	r1, #12
 8008584:	2600      	movs	r6, #0
 8008586:	ed51 7a02 	vldr	s15, [r1, #-8]
 800858a:	3601      	adds	r6, #1
 800858c:	eef1 7a67 	vneg.f32	s15, s15
 8008590:	42b5      	cmp	r5, r6
 8008592:	ed41 7a02 	vstr	s15, [r1, #-8]
 8008596:	f101 0108 	add.w	r1, r1, #8
 800859a:	d1f4      	bne.n	8008586 <arm_cfft_f32+0xd2>
 800859c:	e793      	b.n	80084c6 <arm_cfft_f32+0x12>
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d0a4      	beq.n	80084ec <arm_cfft_f32+0x38>
 80085a2:	e7b5      	b.n	8008510 <arm_cfft_f32+0x5c>

080085a4 <arm_bitreversal_32>:
 80085a4:	b1e9      	cbz	r1, 80085e2 <arm_bitreversal_32+0x3e>
 80085a6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80085a8:	2500      	movs	r5, #0
 80085aa:	f102 0e02 	add.w	lr, r2, #2
 80085ae:	f83e 4015 	ldrh.w	r4, [lr, r5, lsl #1]
 80085b2:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 80085b6:	08a4      	lsrs	r4, r4, #2
 80085b8:	089b      	lsrs	r3, r3, #2
 80085ba:	f850 6024 	ldr.w	r6, [r0, r4, lsl #2]
 80085be:	f850 c023 	ldr.w	ip, [r0, r3, lsl #2]
 80085c2:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
 80085c6:	00a6      	lsls	r6, r4, #2
 80085c8:	009b      	lsls	r3, r3, #2
 80085ca:	f840 c024 	str.w	ip, [r0, r4, lsl #2]
 80085ce:	3304      	adds	r3, #4
 80085d0:	1d34      	adds	r4, r6, #4
 80085d2:	3502      	adds	r5, #2
 80085d4:	58c6      	ldr	r6, [r0, r3]
 80085d6:	5907      	ldr	r7, [r0, r4]
 80085d8:	50c7      	str	r7, [r0, r3]
 80085da:	428d      	cmp	r5, r1
 80085dc:	5106      	str	r6, [r0, r4]
 80085de:	d3e6      	bcc.n	80085ae <arm_bitreversal_32+0xa>
 80085e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80085e2:	4770      	bx	lr

080085e4 <arm_cmplx_mag_f32>:
 80085e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085e8:	ed2d 8b02 	vpush	{d8}
 80085ec:	0897      	lsrs	r7, r2, #2
 80085ee:	b084      	sub	sp, #16
 80085f0:	d077      	beq.n	80086e2 <arm_cmplx_mag_f32+0xfe>
 80085f2:	f04f 0800 	mov.w	r8, #0
 80085f6:	f100 0420 	add.w	r4, r0, #32
 80085fa:	f101 0510 	add.w	r5, r1, #16
 80085fe:	463e      	mov	r6, r7
 8008600:	ed14 0a08 	vldr	s0, [r4, #-32]	@ 0xffffffe0
 8008604:	ed54 7a07 	vldr	s15, [r4, #-28]	@ 0xffffffe4
 8008608:	ee20 0a00 	vmul.f32	s0, s0, s0
 800860c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008610:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008614:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8008618:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800861c:	f2c0 80c5 	blt.w	80087aa <arm_cmplx_mag_f32+0x1c6>
 8008620:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8008624:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008628:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800862c:	f100 80cb 	bmi.w	80087c6 <arm_cmplx_mag_f32+0x1e2>
 8008630:	ed05 8a04 	vstr	s16, [r5, #-16]
 8008634:	ed14 0a06 	vldr	s0, [r4, #-24]	@ 0xffffffe8
 8008638:	ed54 7a05 	vldr	s15, [r4, #-20]	@ 0xffffffec
 800863c:	ee20 0a00 	vmul.f32	s0, s0, s0
 8008640:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008644:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008648:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800864c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008650:	f2c0 80a8 	blt.w	80087a4 <arm_cmplx_mag_f32+0x1c0>
 8008654:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8008658:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800865c:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8008660:	f100 80a8 	bmi.w	80087b4 <arm_cmplx_mag_f32+0x1d0>
 8008664:	ed05 8a03 	vstr	s16, [r5, #-12]
 8008668:	ed14 0a04 	vldr	s0, [r4, #-16]
 800866c:	ed54 7a03 	vldr	s15, [r4, #-12]
 8008670:	ee20 0a00 	vmul.f32	s0, s0, s0
 8008674:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008678:	ee30 0a27 	vadd.f32	s0, s0, s15
 800867c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8008680:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008684:	f2c0 808b 	blt.w	800879e <arm_cmplx_mag_f32+0x1ba>
 8008688:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800868c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008690:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8008694:	f100 80a9 	bmi.w	80087ea <arm_cmplx_mag_f32+0x206>
 8008698:	ed05 8a02 	vstr	s16, [r5, #-8]
 800869c:	ed14 0a02 	vldr	s0, [r4, #-8]
 80086a0:	ed54 7a01 	vldr	s15, [r4, #-4]
 80086a4:	ee20 0a00 	vmul.f32	s0, s0, s0
 80086a8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80086ac:	ee30 0a27 	vadd.f32	s0, s0, s15
 80086b0:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80086b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80086b8:	db6e      	blt.n	8008798 <arm_cmplx_mag_f32+0x1b4>
 80086ba:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80086be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80086c2:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80086c6:	f100 8087 	bmi.w	80087d8 <arm_cmplx_mag_f32+0x1f4>
 80086ca:	ed05 8a01 	vstr	s16, [r5, #-4]
 80086ce:	3e01      	subs	r6, #1
 80086d0:	f104 0420 	add.w	r4, r4, #32
 80086d4:	f105 0510 	add.w	r5, r5, #16
 80086d8:	d192      	bne.n	8008600 <arm_cmplx_mag_f32+0x1c>
 80086da:	eb00 1047 	add.w	r0, r0, r7, lsl #5
 80086de:	eb01 1107 	add.w	r1, r1, r7, lsl #4
 80086e2:	f012 0203 	ands.w	r2, r2, #3
 80086e6:	d052      	beq.n	800878e <arm_cmplx_mag_f32+0x1aa>
 80086e8:	ed90 0a00 	vldr	s0, [r0]
 80086ec:	edd0 7a01 	vldr	s15, [r0, #4]
 80086f0:	ee20 0a00 	vmul.f32	s0, s0, s0
 80086f4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80086f8:	2300      	movs	r3, #0
 80086fa:	ee37 0a80 	vadd.f32	s0, s15, s0
 80086fe:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8008702:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008706:	bfb8      	it	lt
 8008708:	600b      	strlt	r3, [r1, #0]
 800870a:	db08      	blt.n	800871e <arm_cmplx_mag_f32+0x13a>
 800870c:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8008710:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008714:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8008718:	d479      	bmi.n	800880e <arm_cmplx_mag_f32+0x22a>
 800871a:	ed81 8a00 	vstr	s16, [r1]
 800871e:	3a01      	subs	r2, #1
 8008720:	d035      	beq.n	800878e <arm_cmplx_mag_f32+0x1aa>
 8008722:	ed90 0a02 	vldr	s0, [r0, #8]
 8008726:	edd0 7a03 	vldr	s15, [r0, #12]
 800872a:	ee20 0a00 	vmul.f32	s0, s0, s0
 800872e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008732:	2300      	movs	r3, #0
 8008734:	ee37 0a80 	vadd.f32	s0, s15, s0
 8008738:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800873c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008740:	bfb8      	it	lt
 8008742:	604b      	strlt	r3, [r1, #4]
 8008744:	db08      	blt.n	8008758 <arm_cmplx_mag_f32+0x174>
 8008746:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800874a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800874e:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8008752:	d453      	bmi.n	80087fc <arm_cmplx_mag_f32+0x218>
 8008754:	ed81 8a01 	vstr	s16, [r1, #4]
 8008758:	2a01      	cmp	r2, #1
 800875a:	d018      	beq.n	800878e <arm_cmplx_mag_f32+0x1aa>
 800875c:	ed90 0a04 	vldr	s0, [r0, #16]
 8008760:	edd0 7a05 	vldr	s15, [r0, #20]
 8008764:	ee20 0a00 	vmul.f32	s0, s0, s0
 8008768:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800876c:	2300      	movs	r3, #0
 800876e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008772:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8008776:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800877a:	db19      	blt.n	80087b0 <arm_cmplx_mag_f32+0x1cc>
 800877c:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8008780:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008784:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8008788:	d44a      	bmi.n	8008820 <arm_cmplx_mag_f32+0x23c>
 800878a:	ed81 8a02 	vstr	s16, [r1, #8]
 800878e:	b004      	add	sp, #16
 8008790:	ecbd 8b02 	vpop	{d8}
 8008794:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008798:	f845 8c04 	str.w	r8, [r5, #-4]
 800879c:	e797      	b.n	80086ce <arm_cmplx_mag_f32+0xea>
 800879e:	f845 8c08 	str.w	r8, [r5, #-8]
 80087a2:	e77b      	b.n	800869c <arm_cmplx_mag_f32+0xb8>
 80087a4:	f845 8c0c 	str.w	r8, [r5, #-12]
 80087a8:	e75e      	b.n	8008668 <arm_cmplx_mag_f32+0x84>
 80087aa:	f845 8c10 	str.w	r8, [r5, #-16]
 80087ae:	e741      	b.n	8008634 <arm_cmplx_mag_f32+0x50>
 80087b0:	608b      	str	r3, [r1, #8]
 80087b2:	e7ec      	b.n	800878e <arm_cmplx_mag_f32+0x1aa>
 80087b4:	e9cd 1202 	strd	r1, r2, [sp, #8]
 80087b8:	9001      	str	r0, [sp, #4]
 80087ba:	f001 fb31 	bl	8009e20 <sqrtf>
 80087be:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 80087c2:	9801      	ldr	r0, [sp, #4]
 80087c4:	e74e      	b.n	8008664 <arm_cmplx_mag_f32+0x80>
 80087c6:	e9cd 1202 	strd	r1, r2, [sp, #8]
 80087ca:	9001      	str	r0, [sp, #4]
 80087cc:	f001 fb28 	bl	8009e20 <sqrtf>
 80087d0:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 80087d4:	9801      	ldr	r0, [sp, #4]
 80087d6:	e72b      	b.n	8008630 <arm_cmplx_mag_f32+0x4c>
 80087d8:	e9cd 1202 	strd	r1, r2, [sp, #8]
 80087dc:	9001      	str	r0, [sp, #4]
 80087de:	f001 fb1f 	bl	8009e20 <sqrtf>
 80087e2:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 80087e6:	9801      	ldr	r0, [sp, #4]
 80087e8:	e76f      	b.n	80086ca <arm_cmplx_mag_f32+0xe6>
 80087ea:	e9cd 1202 	strd	r1, r2, [sp, #8]
 80087ee:	9001      	str	r0, [sp, #4]
 80087f0:	f001 fb16 	bl	8009e20 <sqrtf>
 80087f4:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 80087f8:	9801      	ldr	r0, [sp, #4]
 80087fa:	e74d      	b.n	8008698 <arm_cmplx_mag_f32+0xb4>
 80087fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008800:	9201      	str	r2, [sp, #4]
 8008802:	f001 fb0d 	bl	8009e20 <sqrtf>
 8008806:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 800880a:	9903      	ldr	r1, [sp, #12]
 800880c:	e7a2      	b.n	8008754 <arm_cmplx_mag_f32+0x170>
 800880e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008812:	9201      	str	r2, [sp, #4]
 8008814:	f001 fb04 	bl	8009e20 <sqrtf>
 8008818:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 800881c:	9903      	ldr	r1, [sp, #12]
 800881e:	e77c      	b.n	800871a <arm_cmplx_mag_f32+0x136>
 8008820:	9101      	str	r1, [sp, #4]
 8008822:	f001 fafd 	bl	8009e20 <sqrtf>
 8008826:	9901      	ldr	r1, [sp, #4]
 8008828:	e7af      	b.n	800878a <arm_cmplx_mag_f32+0x1a6>
 800882a:	bf00      	nop

0800882c <arm_cfft_init_f32>:
 800882c:	4603      	mov	r3, r0
 800882e:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8008832:	f04f 0000 	mov.w	r0, #0
 8008836:	b410      	push	{r4}
 8008838:	8019      	strh	r1, [r3, #0]
 800883a:	6058      	str	r0, [r3, #4]
 800883c:	d033      	beq.n	80088a6 <arm_cfft_init_f32+0x7a>
 800883e:	d918      	bls.n	8008872 <arm_cfft_init_f32+0x46>
 8008840:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 8008844:	d027      	beq.n	8008896 <arm_cfft_init_f32+0x6a>
 8008846:	d90c      	bls.n	8008862 <arm_cfft_init_f32+0x36>
 8008848:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 800884c:	d11e      	bne.n	800888c <arm_cfft_init_f32+0x60>
 800884e:	4a17      	ldr	r2, [pc, #92]	@ (80088ac <arm_cfft_init_f32+0x80>)
 8008850:	8994      	ldrh	r4, [r2, #12]
 8008852:	819c      	strh	r4, [r3, #12]
 8008854:	e9d2 2101 	ldrd	r2, r1, [r2, #4]
 8008858:	e9c3 2101 	strd	r2, r1, [r3, #4]
 800885c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008860:	4770      	bx	lr
 8008862:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8008866:	d018      	beq.n	800889a <arm_cfft_init_f32+0x6e>
 8008868:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800886c:	d10e      	bne.n	800888c <arm_cfft_init_f32+0x60>
 800886e:	4a10      	ldr	r2, [pc, #64]	@ (80088b0 <arm_cfft_init_f32+0x84>)
 8008870:	e7ee      	b.n	8008850 <arm_cfft_init_f32+0x24>
 8008872:	2940      	cmp	r1, #64	@ 0x40
 8008874:	d013      	beq.n	800889e <arm_cfft_init_f32+0x72>
 8008876:	d903      	bls.n	8008880 <arm_cfft_init_f32+0x54>
 8008878:	2980      	cmp	r1, #128	@ 0x80
 800887a:	d107      	bne.n	800888c <arm_cfft_init_f32+0x60>
 800887c:	4a0d      	ldr	r2, [pc, #52]	@ (80088b4 <arm_cfft_init_f32+0x88>)
 800887e:	e7e7      	b.n	8008850 <arm_cfft_init_f32+0x24>
 8008880:	2910      	cmp	r1, #16
 8008882:	d00e      	beq.n	80088a2 <arm_cfft_init_f32+0x76>
 8008884:	2920      	cmp	r1, #32
 8008886:	d101      	bne.n	800888c <arm_cfft_init_f32+0x60>
 8008888:	4a0b      	ldr	r2, [pc, #44]	@ (80088b8 <arm_cfft_init_f32+0x8c>)
 800888a:	e7e1      	b.n	8008850 <arm_cfft_init_f32+0x24>
 800888c:	f04f 30ff 	mov.w	r0, #4294967295
 8008890:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008894:	4770      	bx	lr
 8008896:	4a09      	ldr	r2, [pc, #36]	@ (80088bc <arm_cfft_init_f32+0x90>)
 8008898:	e7da      	b.n	8008850 <arm_cfft_init_f32+0x24>
 800889a:	4a09      	ldr	r2, [pc, #36]	@ (80088c0 <arm_cfft_init_f32+0x94>)
 800889c:	e7d8      	b.n	8008850 <arm_cfft_init_f32+0x24>
 800889e:	4a09      	ldr	r2, [pc, #36]	@ (80088c4 <arm_cfft_init_f32+0x98>)
 80088a0:	e7d6      	b.n	8008850 <arm_cfft_init_f32+0x24>
 80088a2:	4a09      	ldr	r2, [pc, #36]	@ (80088c8 <arm_cfft_init_f32+0x9c>)
 80088a4:	e7d4      	b.n	8008850 <arm_cfft_init_f32+0x24>
 80088a6:	4a09      	ldr	r2, [pc, #36]	@ (80088cc <arm_cfft_init_f32+0xa0>)
 80088a8:	e7d2      	b.n	8008850 <arm_cfft_init_f32+0x24>
 80088aa:	bf00      	nop
 80088ac:	080272d4 	.word	0x080272d4
 80088b0:	08027274 	.word	0x08027274
 80088b4:	08027284 	.word	0x08027284
 80088b8:	080272c4 	.word	0x080272c4
 80088bc:	080272a4 	.word	0x080272a4
 80088c0:	080272e4 	.word	0x080272e4
 80088c4:	080272f4 	.word	0x080272f4
 80088c8:	08027294 	.word	0x08027294
 80088cc:	080272b4 	.word	0x080272b4

080088d0 <arm_radix8_butterfly_f32>:
 80088d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088d4:	ed2d 8b10 	vpush	{d8-d15}
 80088d8:	b093      	sub	sp, #76	@ 0x4c
 80088da:	e9cd 320e 	strd	r3, r2, [sp, #56]	@ 0x38
 80088de:	4603      	mov	r3, r0
 80088e0:	3304      	adds	r3, #4
 80088e2:	ed9f bac0 	vldr	s22, [pc, #768]	@ 8008be4 <arm_radix8_butterfly_f32+0x314>
 80088e6:	9010      	str	r0, [sp, #64]	@ 0x40
 80088e8:	468b      	mov	fp, r1
 80088ea:	9311      	str	r3, [sp, #68]	@ 0x44
 80088ec:	4689      	mov	r9, r1
 80088ee:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 80088f0:	ea4f 05db 	mov.w	r5, fp, lsr #3
 80088f4:	eb04 1245 	add.w	r2, r4, r5, lsl #5
 80088f8:	eb02 1105 	add.w	r1, r2, r5, lsl #4
 80088fc:	eba5 0385 	sub.w	r3, r5, r5, lsl #2
 8008900:	ea4f 08c5 	mov.w	r8, r5, lsl #3
 8008904:	ea4f 1e05 	mov.w	lr, r5, lsl #4
 8008908:	eb05 0a85 	add.w	sl, r5, r5, lsl #2
 800890c:	9100      	str	r1, [sp, #0]
 800890e:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
 8008912:	f108 0004 	add.w	r0, r8, #4
 8008916:	f10e 0104 	add.w	r1, lr, #4
 800891a:	462e      	mov	r6, r5
 800891c:	4420      	add	r0, r4
 800891e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008922:	4421      	add	r1, r4
 8008924:	ea4f 04ca 	mov.w	r4, sl, lsl #3
 8008928:	960d      	str	r6, [sp, #52]	@ 0x34
 800892a:	9402      	str	r4, [sp, #8]
 800892c:	012c      	lsls	r4, r5, #4
 800892e:	ebc6 0cc6 	rsb	ip, r6, r6, lsl #3
 8008932:	9403      	str	r4, [sp, #12]
 8008934:	00ec      	lsls	r4, r5, #3
 8008936:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8008938:	9404      	str	r4, [sp, #16]
 800893a:	ea4f 04cc 	mov.w	r4, ip, lsl #3
 800893e:	9405      	str	r4, [sp, #20]
 8008940:	016c      	lsls	r4, r5, #5
 8008942:	9401      	str	r4, [sp, #4]
 8008944:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 8008946:	9c00      	ldr	r4, [sp, #0]
 8008948:	eb03 1746 	add.w	r7, r3, r6, lsl #5
 800894c:	ea4f 0acb 	mov.w	sl, fp, lsl #3
 8008950:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8008954:	f04f 0c00 	mov.w	ip, #0
 8008958:	edd6 6a00 	vldr	s13, [r6]
 800895c:	edd7 1a00 	vldr	s3, [r7]
 8008960:	ed15 aa01 	vldr	s20, [r5, #-4]
 8008964:	edd2 5a00 	vldr	s11, [r2]
 8008968:	ed51 9a01 	vldr	s19, [r1, #-4]
 800896c:	ed94 6a00 	vldr	s12, [r4]
 8008970:	ed50 7a01 	vldr	s15, [r0, #-4]
 8008974:	ed93 3a00 	vldr	s6, [r3]
 8008978:	ee39 0a86 	vadd.f32	s0, s19, s12
 800897c:	ee33 2a21 	vadd.f32	s4, s6, s3
 8008980:	ee37 5aa6 	vadd.f32	s10, s15, s13
 8008984:	ee7a 4a25 	vadd.f32	s9, s20, s11
 8008988:	ee35 7a02 	vadd.f32	s14, s10, s4
 800898c:	ee34 4a80 	vadd.f32	s8, s9, s0
 8008990:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8008994:	ee74 6a07 	vadd.f32	s13, s8, s14
 8008998:	ee34 4a47 	vsub.f32	s8, s8, s14
 800899c:	ed45 6a01 	vstr	s13, [r5, #-4]
 80089a0:	ed82 4a00 	vstr	s8, [r2]
 80089a4:	edd0 6a00 	vldr	s13, [r0]
 80089a8:	ed96 9a01 	vldr	s18, [r6, #4]
 80089ac:	edd3 2a01 	vldr	s5, [r3, #4]
 80089b0:	edd7 8a01 	vldr	s17, [r7, #4]
 80089b4:	edd5 0a00 	vldr	s1, [r5]
 80089b8:	edd2 3a01 	vldr	s7, [r2, #4]
 80089bc:	ed94 8a01 	vldr	s16, [r4, #4]
 80089c0:	ed91 7a00 	vldr	s14, [r1]
 80089c4:	ee33 3a61 	vsub.f32	s6, s6, s3
 80089c8:	ee36 4ac9 	vsub.f32	s8, s13, s18
 80089cc:	ee72 aae8 	vsub.f32	s21, s5, s17
 80089d0:	ee77 1ac3 	vsub.f32	s3, s15, s6
 80089d4:	ee34 1a2a 	vadd.f32	s2, s8, s21
 80089d8:	ee77 7a83 	vadd.f32	s15, s15, s6
 80089dc:	ee34 4a6a 	vsub.f32	s8, s8, s21
 80089e0:	ee30 3aa3 	vadd.f32	s6, s1, s7
 80089e4:	ee39 6ac6 	vsub.f32	s12, s19, s12
 80089e8:	ee70 3ae3 	vsub.f32	s7, s1, s7
 80089ec:	ee72 2aa8 	vadd.f32	s5, s5, s17
 80089f0:	ee77 0a08 	vadd.f32	s1, s14, s16
 80089f4:	ee21 1a0b 	vmul.f32	s2, s2, s22
 80089f8:	ee37 7a48 	vsub.f32	s14, s14, s16
 80089fc:	ee61 1a8b 	vmul.f32	s3, s3, s22
 8008a00:	ee7a 5a65 	vsub.f32	s11, s20, s11
 8008a04:	ee76 6a89 	vadd.f32	s13, s13, s18
 8008a08:	ee24 4a0b 	vmul.f32	s8, s8, s22
 8008a0c:	ee67 7a8b 	vmul.f32	s15, s15, s22
 8008a10:	ee74 4ac0 	vsub.f32	s9, s9, s0
 8008a14:	ee35 5a42 	vsub.f32	s10, s10, s4
 8008a18:	ee36 0aa2 	vadd.f32	s0, s13, s5
 8008a1c:	ee33 2a20 	vadd.f32	s4, s6, s1
 8008a20:	ee76 6ae2 	vsub.f32	s13, s13, s5
 8008a24:	ee33 3a60 	vsub.f32	s6, s6, s1
 8008a28:	ee75 2aa1 	vadd.f32	s5, s11, s3
 8008a2c:	ee77 0a01 	vadd.f32	s1, s14, s2
 8008a30:	ee75 5ae1 	vsub.f32	s11, s11, s3
 8008a34:	ee37 7a41 	vsub.f32	s14, s14, s2
 8008a38:	ee73 1a84 	vadd.f32	s3, s7, s8
 8008a3c:	ee33 4ac4 	vsub.f32	s8, s7, s8
 8008a40:	ee76 3a27 	vadd.f32	s7, s12, s15
 8008a44:	ee76 7a67 	vsub.f32	s15, s12, s15
 8008a48:	ee32 8a00 	vadd.f32	s16, s4, s0
 8008a4c:	ee33 1a45 	vsub.f32	s2, s6, s10
 8008a50:	ee32 2a40 	vsub.f32	s4, s4, s0
 8008a54:	ee35 5a03 	vadd.f32	s10, s10, s6
 8008a58:	ee34 0aa6 	vadd.f32	s0, s9, s13
 8008a5c:	ee32 3aa0 	vadd.f32	s6, s5, s1
 8008a60:	ee74 6ae6 	vsub.f32	s13, s9, s13
 8008a64:	ee34 6a67 	vsub.f32	s12, s8, s15
 8008a68:	ee75 4a87 	vadd.f32	s9, s11, s14
 8008a6c:	ee72 2ae0 	vsub.f32	s5, s5, s1
 8008a70:	ee35 7ac7 	vsub.f32	s14, s11, s14
 8008a74:	ee77 7a84 	vadd.f32	s15, s15, s8
 8008a78:	ee71 5ae3 	vsub.f32	s11, s3, s7
 8008a7c:	44dc      	add	ip, fp
 8008a7e:	ee73 3aa1 	vadd.f32	s7, s7, s3
 8008a82:	45e1      	cmp	r9, ip
 8008a84:	ed85 8a00 	vstr	s16, [r5]
 8008a88:	ed82 2a01 	vstr	s4, [r2, #4]
 8008a8c:	4455      	add	r5, sl
 8008a8e:	ed01 0a01 	vstr	s0, [r1, #-4]
 8008a92:	4452      	add	r2, sl
 8008a94:	edc4 6a00 	vstr	s13, [r4]
 8008a98:	ed81 1a00 	vstr	s2, [r1]
 8008a9c:	ed84 5a01 	vstr	s10, [r4, #4]
 8008aa0:	4451      	add	r1, sl
 8008aa2:	ed00 3a01 	vstr	s6, [r0, #-4]
 8008aa6:	4454      	add	r4, sl
 8008aa8:	edc7 2a00 	vstr	s5, [r7]
 8008aac:	edc6 4a00 	vstr	s9, [r6]
 8008ab0:	ed83 7a00 	vstr	s14, [r3]
 8008ab4:	edc0 5a00 	vstr	s11, [r0]
 8008ab8:	edc7 3a01 	vstr	s7, [r7, #4]
 8008abc:	4450      	add	r0, sl
 8008abe:	ed86 6a01 	vstr	s12, [r6, #4]
 8008ac2:	4457      	add	r7, sl
 8008ac4:	edc3 7a01 	vstr	s15, [r3, #4]
 8008ac8:	4456      	add	r6, sl
 8008aca:	4453      	add	r3, sl
 8008acc:	f63f af44 	bhi.w	8008958 <arm_radix8_butterfly_f32+0x88>
 8008ad0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008ad2:	2b07      	cmp	r3, #7
 8008ad4:	f240 81c3 	bls.w	8008e5e <arm_radix8_butterfly_f32+0x58e>
 8008ad8:	9805      	ldr	r0, [sp, #20]
 8008ada:	9a01      	ldr	r2, [sp, #4]
 8008adc:	9b03      	ldr	r3, [sp, #12]
 8008ade:	9d04      	ldr	r5, [sp, #16]
 8008ae0:	9902      	ldr	r1, [sp, #8]
 8008ae2:	f100 0c08 	add.w	ip, r0, #8
 8008ae6:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8008ae8:	3208      	adds	r2, #8
 8008aea:	1882      	adds	r2, r0, r2
 8008aec:	3308      	adds	r3, #8
 8008aee:	920a      	str	r2, [sp, #40]	@ 0x28
 8008af0:	4602      	mov	r2, r0
 8008af2:	18d3      	adds	r3, r2, r3
 8008af4:	3108      	adds	r1, #8
 8008af6:	3508      	adds	r5, #8
 8008af8:	1851      	adds	r1, r2, r1
 8008afa:	9307      	str	r3, [sp, #28]
 8008afc:	4613      	mov	r3, r2
 8008afe:	442a      	add	r2, r5
 8008b00:	9206      	str	r2, [sp, #24]
 8008b02:	461a      	mov	r2, r3
 8008b04:	4462      	add	r2, ip
 8008b06:	f10e 0e0c 	add.w	lr, lr, #12
 8008b0a:	9205      	str	r2, [sp, #20]
 8008b0c:	461a      	mov	r2, r3
 8008b0e:	4472      	add	r2, lr
 8008b10:	f108 0808 	add.w	r8, r8, #8
 8008b14:	330c      	adds	r3, #12
 8008b16:	4440      	add	r0, r8
 8008b18:	f04f 0e00 	mov.w	lr, #0
 8008b1c:	9203      	str	r2, [sp, #12]
 8008b1e:	9304      	str	r3, [sp, #16]
 8008b20:	465a      	mov	r2, fp
 8008b22:	464b      	mov	r3, r9
 8008b24:	46f3      	mov	fp, lr
 8008b26:	46d1      	mov	r9, sl
 8008b28:	9009      	str	r0, [sp, #36]	@ 0x24
 8008b2a:	9108      	str	r1, [sp, #32]
 8008b2c:	f04f 0801 	mov.w	r8, #1
 8008b30:	469a      	mov	sl, r3
 8008b32:	4696      	mov	lr, r2
 8008b34:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008b36:	449b      	add	fp, r3
 8008b38:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008b3a:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008b3e:	eb03 02cb 	add.w	r2, r3, fp, lsl #3
 8008b42:	eb02 00cb 	add.w	r0, r2, fp, lsl #3
 8008b46:	eb00 04cb 	add.w	r4, r0, fp, lsl #3
 8008b4a:	eb04 05cb 	add.w	r5, r4, fp, lsl #3
 8008b4e:	eb05 06cb 	add.w	r6, r5, fp, lsl #3
 8008b52:	930c      	str	r3, [sp, #48]	@ 0x30
 8008b54:	eb06 07cb 	add.w	r7, r6, fp, lsl #3
 8008b58:	ebab 038b 	sub.w	r3, fp, fp, lsl #2
 8008b5c:	920b      	str	r2, [sp, #44]	@ 0x2c
 8008b5e:	eb07 1203 	add.w	r2, r7, r3, lsl #4
 8008b62:	eb02 0ccb 	add.w	ip, r2, fp, lsl #3
 8008b66:	eb0c 03cb 	add.w	r3, ip, fp, lsl #3
 8008b6a:	9202      	str	r2, [sp, #8]
 8008b6c:	eb03 02cb 	add.w	r2, r3, fp, lsl #3
 8008b70:	9301      	str	r3, [sp, #4]
 8008b72:	4613      	mov	r3, r2
 8008b74:	edd3 da01 	vldr	s27, [r3, #4]
 8008b78:	9b01      	ldr	r3, [sp, #4]
 8008b7a:	edd0 7a00 	vldr	s15, [r0]
 8008b7e:	ed93 da01 	vldr	s26, [r3, #4]
 8008b82:	9b02      	ldr	r3, [sp, #8]
 8008b84:	edcd 7a02 	vstr	s15, [sp, #8]
 8008b88:	ed93 ca01 	vldr	s24, [r3, #4]
 8008b8c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008b8e:	eddc ca01 	vldr	s25, [ip, #4]
 8008b92:	edd3 7a00 	vldr	s15, [r3]
 8008b96:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008b98:	edcd 7a01 	vstr	s15, [sp, #4]
 8008b9c:	eb02 02cb 	add.w	r2, r2, fp, lsl #3
 8008ba0:	eb02 01cb 	add.w	r1, r2, fp, lsl #3
 8008ba4:	9200      	str	r2, [sp, #0]
 8008ba6:	eb01 02cb 	add.w	r2, r1, fp, lsl #3
 8008baa:	edd3 7a00 	vldr	s15, [r3]
 8008bae:	ed92 fa01 	vldr	s30, [r2, #4]
 8008bb2:	9a00      	ldr	r2, [sp, #0]
 8008bb4:	edd1 ea01 	vldr	s29, [r1, #4]
 8008bb8:	ed92 ea01 	vldr	s28, [r2, #4]
 8008bbc:	edd7 ba00 	vldr	s23, [r7]
 8008bc0:	edd6 aa00 	vldr	s21, [r6]
 8008bc4:	ed95 aa00 	vldr	s20, [r5]
 8008bc8:	edd4 9a00 	vldr	s19, [r4]
 8008bcc:	edcd 7a00 	vstr	s15, [sp]
 8008bd0:	e9dd 7603 	ldrd	r7, r6, [sp, #12]
 8008bd4:	e9dd 5405 	ldrd	r5, r4, [sp, #20]
 8008bd8:	e9dd 0107 	ldrd	r0, r1, [sp, #28]
 8008bdc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	@ 0x24
 8008be0:	46c4      	mov	ip, r8
 8008be2:	e001      	b.n	8008be8 <arm_radix8_butterfly_f32+0x318>
 8008be4:	3f3504f3 	.word	0x3f3504f3
 8008be8:	ed91 6a00 	vldr	s12, [r1]
 8008bec:	ed93 5a00 	vldr	s10, [r3]
 8008bf0:	edd0 fa00 	vldr	s31, [r0]
 8008bf4:	edd4 7a00 	vldr	s15, [r4]
 8008bf8:	ed95 7a00 	vldr	s14, [r5]
 8008bfc:	ed56 3a01 	vldr	s7, [r6, #-4]
 8008c00:	ed17 3a01 	vldr	s6, [r7, #-4]
 8008c04:	ed92 2a00 	vldr	s4, [r2]
 8008c08:	ed96 0a00 	vldr	s0, [r6]
 8008c0c:	ee33 8a85 	vadd.f32	s16, s7, s10
 8008c10:	ee32 1a06 	vadd.f32	s2, s4, s12
 8008c14:	ee33 4a2f 	vadd.f32	s8, s6, s31
 8008c18:	ee77 4a87 	vadd.f32	s9, s15, s14
 8008c1c:	ee78 1a04 	vadd.f32	s3, s16, s8
 8008c20:	ee71 6a24 	vadd.f32	s13, s2, s9
 8008c24:	ee32 2a46 	vsub.f32	s4, s4, s12
 8008c28:	ee31 6aa6 	vadd.f32	s12, s3, s13
 8008c2c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008c30:	ed06 6a01 	vstr	s12, [r6, #-4]
 8008c34:	edd4 8a01 	vldr	s17, [r4, #4]
 8008c38:	ed92 9a01 	vldr	s18, [r2, #4]
 8008c3c:	edd7 0a00 	vldr	s1, [r7]
 8008c40:	edd1 2a01 	vldr	s5, [r1, #4]
 8008c44:	ed95 7a01 	vldr	s14, [r5, #4]
 8008c48:	ed93 6a01 	vldr	s12, [r3, #4]
 8008c4c:	edd0 5a01 	vldr	s11, [r0, #4]
 8008c50:	ee73 3ac5 	vsub.f32	s7, s7, s10
 8008c54:	ee33 3a6f 	vsub.f32	s6, s6, s31
 8008c58:	ee39 5a62 	vsub.f32	s10, s18, s5
 8008c5c:	ee78 fac7 	vsub.f32	s31, s17, s14
 8008c60:	ee38 4a44 	vsub.f32	s8, s16, s8
 8008c64:	ee38 7a87 	vadd.f32	s14, s17, s14
 8008c68:	ee30 8aa5 	vadd.f32	s16, s1, s11
 8008c6c:	ee79 2a22 	vadd.f32	s5, s18, s5
 8008c70:	ee32 9a27 	vadd.f32	s18, s4, s15
 8008c74:	ee72 7a67 	vsub.f32	s15, s4, s15
 8008c78:	ee30 2a06 	vadd.f32	s4, s0, s12
 8008c7c:	ee75 8a6f 	vsub.f32	s17, s10, s31
 8008c80:	ee71 4a64 	vsub.f32	s9, s2, s9
 8008c84:	ee35 5a2f 	vadd.f32	s10, s10, s31
 8008c88:	ee32 1a08 	vadd.f32	s2, s4, s16
 8008c8c:	ee72 fa87 	vadd.f32	s31, s5, s14
 8008c90:	ee32 2a48 	vsub.f32	s4, s4, s16
 8008c94:	ee68 8a8b 	vmul.f32	s17, s17, s22
 8008c98:	ee25 5a0b 	vmul.f32	s10, s10, s22
 8008c9c:	ee70 5ae5 	vsub.f32	s11, s1, s11
 8008ca0:	ee72 2ac7 	vsub.f32	s5, s5, s14
 8008ca4:	ee71 6ae6 	vsub.f32	s13, s3, s13
 8008ca8:	ee29 9a0b 	vmul.f32	s18, s18, s22
 8008cac:	ee71 1a6f 	vsub.f32	s3, s2, s31
 8008cb0:	ee67 7a8b 	vmul.f32	s15, s15, s22
 8008cb4:	ee30 6a46 	vsub.f32	s12, s0, s12
 8008cb8:	ee74 0a22 	vadd.f32	s1, s8, s5
 8008cbc:	ee36 0a28 	vadd.f32	s0, s12, s17
 8008cc0:	ee74 2a62 	vsub.f32	s5, s8, s5
 8008cc4:	ee36 6a68 	vsub.f32	s12, s12, s17
 8008cc8:	ee32 4a64 	vsub.f32	s8, s4, s9
 8008ccc:	ee73 8a09 	vadd.f32	s17, s6, s18
 8008cd0:	ee74 4a82 	vadd.f32	s9, s9, s4
 8008cd4:	ee33 9a49 	vsub.f32	s18, s6, s18
 8008cd8:	ee2d 2aa1 	vmul.f32	s4, s27, s3
 8008cdc:	ee35 3a85 	vadd.f32	s6, s11, s10
 8008ce0:	ee75 5ac5 	vsub.f32	s11, s11, s10
 8008ce4:	ee33 5aa7 	vadd.f32	s10, s7, s15
 8008ce8:	ee73 7ae7 	vsub.f32	s15, s7, s15
 8008cec:	ee69 3aa6 	vmul.f32	s7, s19, s13
 8008cf0:	ee30 7a68 	vsub.f32	s14, s0, s17
 8008cf4:	ee35 8a03 	vadd.f32	s16, s10, s6
 8008cf8:	ee38 0a80 	vadd.f32	s0, s17, s0
 8008cfc:	ee73 3a82 	vadd.f32	s7, s7, s4
 8008d00:	ee69 8aa1 	vmul.f32	s17, s19, s3
 8008d04:	ed9d 2a00 	vldr	s4, [sp]
 8008d08:	eddd 1a01 	vldr	s3, [sp, #4]
 8008d0c:	ee35 5a43 	vsub.f32	s10, s10, s6
 8008d10:	ee71 fa2f 	vadd.f32	s31, s2, s31
 8008d14:	ee37 3aa5 	vadd.f32	s6, s15, s11
 8008d18:	ee21 1aa0 	vmul.f32	s2, s3, s1
 8008d1c:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8008d20:	ee6d 6aa6 	vmul.f32	s13, s27, s13
 8008d24:	ee76 5a49 	vsub.f32	s11, s12, s18
 8008d28:	ee6c 0aa0 	vmul.f32	s1, s25, s1
 8008d2c:	ee39 6a06 	vadd.f32	s12, s18, s12
 8008d30:	ee2c 9a84 	vmul.f32	s18, s25, s8
 8008d34:	ee21 4a84 	vmul.f32	s8, s3, s8
 8008d38:	ee6c 1a07 	vmul.f32	s3, s24, s14
 8008d3c:	ee22 7a07 	vmul.f32	s14, s4, s14
 8008d40:	ee22 2a08 	vmul.f32	s4, s4, s16
 8008d44:	ee2c 8a08 	vmul.f32	s16, s24, s16
 8008d48:	ee78 6ae6 	vsub.f32	s13, s17, s13
 8008d4c:	ee31 1a09 	vadd.f32	s2, s2, s18
 8008d50:	ee6a 8aa2 	vmul.f32	s17, s21, s5
 8008d54:	ee2e 9aa4 	vmul.f32	s18, s29, s9
 8008d58:	ee74 0a60 	vsub.f32	s1, s8, s1
 8008d5c:	ee37 7a48 	vsub.f32	s14, s14, s16
 8008d60:	ee2f 4a00 	vmul.f32	s8, s30, s0
 8008d64:	ee2b 8a85 	vmul.f32	s16, s23, s10
 8008d68:	ee72 1a21 	vadd.f32	s3, s4, s3
 8008d6c:	ee6a 4aa4 	vmul.f32	s9, s21, s9
 8008d70:	ee38 2a89 	vadd.f32	s4, s17, s18
 8008d74:	ee2f 5a05 	vmul.f32	s10, s30, s10
 8008d78:	ee38 8a04 	vadd.f32	s16, s16, s8
 8008d7c:	ee2e 9a25 	vmul.f32	s18, s28, s11
 8008d80:	ee2a 4a25 	vmul.f32	s8, s20, s11
 8008d84:	ee6e 2aa2 	vmul.f32	s5, s29, s5
 8008d88:	eddd 5a02 	vldr	s11, [sp, #8]
 8008d8c:	edc6 fa00 	vstr	s31, [r6]
 8008d90:	ee2b 0a80 	vmul.f32	s0, s23, s0
 8008d94:	ee74 2ae2 	vsub.f32	s5, s9, s5
 8008d98:	ee30 0a45 	vsub.f32	s0, s0, s10
 8008d9c:	ee6a 4a03 	vmul.f32	s9, s20, s6
 8008da0:	ee65 8aa7 	vmul.f32	s17, s11, s15
 8008da4:	ee2d 5a06 	vmul.f32	s10, s26, s12
 8008da8:	ee2e 3a03 	vmul.f32	s6, s28, s6
 8008dac:	ee6d 7a27 	vmul.f32	s15, s26, s15
 8008db0:	ee25 6a86 	vmul.f32	s12, s11, s12
 8008db4:	ee74 4a89 	vadd.f32	s9, s9, s18
 8008db8:	ee34 3a43 	vsub.f32	s6, s8, s6
 8008dbc:	ee78 8a85 	vadd.f32	s17, s17, s10
 8008dc0:	ee36 6a67 	vsub.f32	s12, s12, s15
 8008dc4:	44f4      	add	ip, lr
 8008dc6:	45e2      	cmp	sl, ip
 8008dc8:	edc3 3a00 	vstr	s7, [r3]
 8008dcc:	edc3 6a01 	vstr	s13, [r3, #4]
 8008dd0:	444e      	add	r6, r9
 8008dd2:	ed07 1a01 	vstr	s2, [r7, #-4]
 8008dd6:	edc7 0a00 	vstr	s1, [r7]
 8008dda:	444b      	add	r3, r9
 8008ddc:	ed80 2a00 	vstr	s4, [r0]
 8008de0:	edc0 2a01 	vstr	s5, [r0, #4]
 8008de4:	444f      	add	r7, r9
 8008de6:	edc2 1a00 	vstr	s3, [r2]
 8008dea:	ed82 7a01 	vstr	s14, [r2, #4]
 8008dee:	4448      	add	r0, r9
 8008df0:	ed85 8a00 	vstr	s16, [r5]
 8008df4:	ed85 0a01 	vstr	s0, [r5, #4]
 8008df8:	444a      	add	r2, r9
 8008dfa:	edc1 4a00 	vstr	s9, [r1]
 8008dfe:	444d      	add	r5, r9
 8008e00:	ed81 3a01 	vstr	s6, [r1, #4]
 8008e04:	edc4 8a00 	vstr	s17, [r4]
 8008e08:	ed84 6a01 	vstr	s12, [r4, #4]
 8008e0c:	4449      	add	r1, r9
 8008e0e:	444c      	add	r4, r9
 8008e10:	f63f aeea 	bhi.w	8008be8 <arm_radix8_butterfly_f32+0x318>
 8008e14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008e16:	3308      	adds	r3, #8
 8008e18:	930a      	str	r3, [sp, #40]	@ 0x28
 8008e1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e1c:	3308      	adds	r3, #8
 8008e1e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008e20:	9b08      	ldr	r3, [sp, #32]
 8008e22:	3308      	adds	r3, #8
 8008e24:	9308      	str	r3, [sp, #32]
 8008e26:	9b07      	ldr	r3, [sp, #28]
 8008e28:	3308      	adds	r3, #8
 8008e2a:	9307      	str	r3, [sp, #28]
 8008e2c:	9b06      	ldr	r3, [sp, #24]
 8008e2e:	3308      	adds	r3, #8
 8008e30:	9306      	str	r3, [sp, #24]
 8008e32:	9b05      	ldr	r3, [sp, #20]
 8008e34:	3308      	adds	r3, #8
 8008e36:	9305      	str	r3, [sp, #20]
 8008e38:	9b04      	ldr	r3, [sp, #16]
 8008e3a:	3308      	adds	r3, #8
 8008e3c:	9304      	str	r3, [sp, #16]
 8008e3e:	9b03      	ldr	r3, [sp, #12]
 8008e40:	3308      	adds	r3, #8
 8008e42:	9303      	str	r3, [sp, #12]
 8008e44:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008e46:	f108 0801 	add.w	r8, r8, #1
 8008e4a:	4543      	cmp	r3, r8
 8008e4c:	f47f ae72 	bne.w	8008b34 <arm_radix8_butterfly_f32+0x264>
 8008e50:	469b      	mov	fp, r3
 8008e52:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008e54:	00db      	lsls	r3, r3, #3
 8008e56:	b29b      	uxth	r3, r3
 8008e58:	46d1      	mov	r9, sl
 8008e5a:	930e      	str	r3, [sp, #56]	@ 0x38
 8008e5c:	e547      	b.n	80088ee <arm_radix8_butterfly_f32+0x1e>
 8008e5e:	b013      	add	sp, #76	@ 0x4c
 8008e60:	ecbd 8b10 	vpop	{d8-d15}
 8008e64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008e68 <rand>:
 8008e68:	4b16      	ldr	r3, [pc, #88]	@ (8008ec4 <rand+0x5c>)
 8008e6a:	b510      	push	{r4, lr}
 8008e6c:	681c      	ldr	r4, [r3, #0]
 8008e6e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8008e70:	b9b3      	cbnz	r3, 8008ea0 <rand+0x38>
 8008e72:	2018      	movs	r0, #24
 8008e74:	f000 fa20 	bl	80092b8 <malloc>
 8008e78:	4602      	mov	r2, r0
 8008e7a:	6320      	str	r0, [r4, #48]	@ 0x30
 8008e7c:	b920      	cbnz	r0, 8008e88 <rand+0x20>
 8008e7e:	4b12      	ldr	r3, [pc, #72]	@ (8008ec8 <rand+0x60>)
 8008e80:	4812      	ldr	r0, [pc, #72]	@ (8008ecc <rand+0x64>)
 8008e82:	2152      	movs	r1, #82	@ 0x52
 8008e84:	f000 f9b0 	bl	80091e8 <__assert_func>
 8008e88:	4911      	ldr	r1, [pc, #68]	@ (8008ed0 <rand+0x68>)
 8008e8a:	4b12      	ldr	r3, [pc, #72]	@ (8008ed4 <rand+0x6c>)
 8008e8c:	e9c0 1300 	strd	r1, r3, [r0]
 8008e90:	4b11      	ldr	r3, [pc, #68]	@ (8008ed8 <rand+0x70>)
 8008e92:	6083      	str	r3, [r0, #8]
 8008e94:	230b      	movs	r3, #11
 8008e96:	8183      	strh	r3, [r0, #12]
 8008e98:	2100      	movs	r1, #0
 8008e9a:	2001      	movs	r0, #1
 8008e9c:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8008ea0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008ea2:	480e      	ldr	r0, [pc, #56]	@ (8008edc <rand+0x74>)
 8008ea4:	690b      	ldr	r3, [r1, #16]
 8008ea6:	694c      	ldr	r4, [r1, #20]
 8008ea8:	4a0d      	ldr	r2, [pc, #52]	@ (8008ee0 <rand+0x78>)
 8008eaa:	4358      	muls	r0, r3
 8008eac:	fb02 0004 	mla	r0, r2, r4, r0
 8008eb0:	fba3 3202 	umull	r3, r2, r3, r2
 8008eb4:	3301      	adds	r3, #1
 8008eb6:	eb40 0002 	adc.w	r0, r0, r2
 8008eba:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8008ebe:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8008ec2:	bd10      	pop	{r4, pc}
 8008ec4:	2000004c 	.word	0x2000004c
 8008ec8:	08027304 	.word	0x08027304
 8008ecc:	0802731b 	.word	0x0802731b
 8008ed0:	abcd330e 	.word	0xabcd330e
 8008ed4:	e66d1234 	.word	0xe66d1234
 8008ed8:	0005deec 	.word	0x0005deec
 8008edc:	5851f42d 	.word	0x5851f42d
 8008ee0:	4c957f2d 	.word	0x4c957f2d

08008ee4 <std>:
 8008ee4:	2300      	movs	r3, #0
 8008ee6:	b510      	push	{r4, lr}
 8008ee8:	4604      	mov	r4, r0
 8008eea:	e9c0 3300 	strd	r3, r3, [r0]
 8008eee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008ef2:	6083      	str	r3, [r0, #8]
 8008ef4:	8181      	strh	r1, [r0, #12]
 8008ef6:	6643      	str	r3, [r0, #100]	@ 0x64
 8008ef8:	81c2      	strh	r2, [r0, #14]
 8008efa:	6183      	str	r3, [r0, #24]
 8008efc:	4619      	mov	r1, r3
 8008efe:	2208      	movs	r2, #8
 8008f00:	305c      	adds	r0, #92	@ 0x5c
 8008f02:	f000 f8f4 	bl	80090ee <memset>
 8008f06:	4b0d      	ldr	r3, [pc, #52]	@ (8008f3c <std+0x58>)
 8008f08:	6263      	str	r3, [r4, #36]	@ 0x24
 8008f0a:	4b0d      	ldr	r3, [pc, #52]	@ (8008f40 <std+0x5c>)
 8008f0c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008f0e:	4b0d      	ldr	r3, [pc, #52]	@ (8008f44 <std+0x60>)
 8008f10:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008f12:	4b0d      	ldr	r3, [pc, #52]	@ (8008f48 <std+0x64>)
 8008f14:	6323      	str	r3, [r4, #48]	@ 0x30
 8008f16:	4b0d      	ldr	r3, [pc, #52]	@ (8008f4c <std+0x68>)
 8008f18:	6224      	str	r4, [r4, #32]
 8008f1a:	429c      	cmp	r4, r3
 8008f1c:	d006      	beq.n	8008f2c <std+0x48>
 8008f1e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008f22:	4294      	cmp	r4, r2
 8008f24:	d002      	beq.n	8008f2c <std+0x48>
 8008f26:	33d0      	adds	r3, #208	@ 0xd0
 8008f28:	429c      	cmp	r4, r3
 8008f2a:	d105      	bne.n	8008f38 <std+0x54>
 8008f2c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008f30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008f34:	f000 b954 	b.w	80091e0 <__retarget_lock_init_recursive>
 8008f38:	bd10      	pop	{r4, pc}
 8008f3a:	bf00      	nop
 8008f3c:	08009069 	.word	0x08009069
 8008f40:	0800908b 	.word	0x0800908b
 8008f44:	080090c3 	.word	0x080090c3
 8008f48:	080090e7 	.word	0x080090e7
 8008f4c:	20001d84 	.word	0x20001d84

08008f50 <stdio_exit_handler>:
 8008f50:	4a02      	ldr	r2, [pc, #8]	@ (8008f5c <stdio_exit_handler+0xc>)
 8008f52:	4903      	ldr	r1, [pc, #12]	@ (8008f60 <stdio_exit_handler+0x10>)
 8008f54:	4803      	ldr	r0, [pc, #12]	@ (8008f64 <stdio_exit_handler+0x14>)
 8008f56:	f000 b869 	b.w	800902c <_fwalk_sglue>
 8008f5a:	bf00      	nop
 8008f5c:	20000040 	.word	0x20000040
 8008f60:	0800952d 	.word	0x0800952d
 8008f64:	20000050 	.word	0x20000050

08008f68 <cleanup_stdio>:
 8008f68:	6841      	ldr	r1, [r0, #4]
 8008f6a:	4b0c      	ldr	r3, [pc, #48]	@ (8008f9c <cleanup_stdio+0x34>)
 8008f6c:	4299      	cmp	r1, r3
 8008f6e:	b510      	push	{r4, lr}
 8008f70:	4604      	mov	r4, r0
 8008f72:	d001      	beq.n	8008f78 <cleanup_stdio+0x10>
 8008f74:	f000 fada 	bl	800952c <_fflush_r>
 8008f78:	68a1      	ldr	r1, [r4, #8]
 8008f7a:	4b09      	ldr	r3, [pc, #36]	@ (8008fa0 <cleanup_stdio+0x38>)
 8008f7c:	4299      	cmp	r1, r3
 8008f7e:	d002      	beq.n	8008f86 <cleanup_stdio+0x1e>
 8008f80:	4620      	mov	r0, r4
 8008f82:	f000 fad3 	bl	800952c <_fflush_r>
 8008f86:	68e1      	ldr	r1, [r4, #12]
 8008f88:	4b06      	ldr	r3, [pc, #24]	@ (8008fa4 <cleanup_stdio+0x3c>)
 8008f8a:	4299      	cmp	r1, r3
 8008f8c:	d004      	beq.n	8008f98 <cleanup_stdio+0x30>
 8008f8e:	4620      	mov	r0, r4
 8008f90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008f94:	f000 baca 	b.w	800952c <_fflush_r>
 8008f98:	bd10      	pop	{r4, pc}
 8008f9a:	bf00      	nop
 8008f9c:	20001d84 	.word	0x20001d84
 8008fa0:	20001dec 	.word	0x20001dec
 8008fa4:	20001e54 	.word	0x20001e54

08008fa8 <global_stdio_init.part.0>:
 8008fa8:	b510      	push	{r4, lr}
 8008faa:	4b0b      	ldr	r3, [pc, #44]	@ (8008fd8 <global_stdio_init.part.0+0x30>)
 8008fac:	4c0b      	ldr	r4, [pc, #44]	@ (8008fdc <global_stdio_init.part.0+0x34>)
 8008fae:	4a0c      	ldr	r2, [pc, #48]	@ (8008fe0 <global_stdio_init.part.0+0x38>)
 8008fb0:	601a      	str	r2, [r3, #0]
 8008fb2:	4620      	mov	r0, r4
 8008fb4:	2200      	movs	r2, #0
 8008fb6:	2104      	movs	r1, #4
 8008fb8:	f7ff ff94 	bl	8008ee4 <std>
 8008fbc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008fc0:	2201      	movs	r2, #1
 8008fc2:	2109      	movs	r1, #9
 8008fc4:	f7ff ff8e 	bl	8008ee4 <std>
 8008fc8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008fcc:	2202      	movs	r2, #2
 8008fce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008fd2:	2112      	movs	r1, #18
 8008fd4:	f7ff bf86 	b.w	8008ee4 <std>
 8008fd8:	20001ebc 	.word	0x20001ebc
 8008fdc:	20001d84 	.word	0x20001d84
 8008fe0:	08008f51 	.word	0x08008f51

08008fe4 <__sfp_lock_acquire>:
 8008fe4:	4801      	ldr	r0, [pc, #4]	@ (8008fec <__sfp_lock_acquire+0x8>)
 8008fe6:	f000 b8fc 	b.w	80091e2 <__retarget_lock_acquire_recursive>
 8008fea:	bf00      	nop
 8008fec:	20001ec5 	.word	0x20001ec5

08008ff0 <__sfp_lock_release>:
 8008ff0:	4801      	ldr	r0, [pc, #4]	@ (8008ff8 <__sfp_lock_release+0x8>)
 8008ff2:	f000 b8f7 	b.w	80091e4 <__retarget_lock_release_recursive>
 8008ff6:	bf00      	nop
 8008ff8:	20001ec5 	.word	0x20001ec5

08008ffc <__sinit>:
 8008ffc:	b510      	push	{r4, lr}
 8008ffe:	4604      	mov	r4, r0
 8009000:	f7ff fff0 	bl	8008fe4 <__sfp_lock_acquire>
 8009004:	6a23      	ldr	r3, [r4, #32]
 8009006:	b11b      	cbz	r3, 8009010 <__sinit+0x14>
 8009008:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800900c:	f7ff bff0 	b.w	8008ff0 <__sfp_lock_release>
 8009010:	4b04      	ldr	r3, [pc, #16]	@ (8009024 <__sinit+0x28>)
 8009012:	6223      	str	r3, [r4, #32]
 8009014:	4b04      	ldr	r3, [pc, #16]	@ (8009028 <__sinit+0x2c>)
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	2b00      	cmp	r3, #0
 800901a:	d1f5      	bne.n	8009008 <__sinit+0xc>
 800901c:	f7ff ffc4 	bl	8008fa8 <global_stdio_init.part.0>
 8009020:	e7f2      	b.n	8009008 <__sinit+0xc>
 8009022:	bf00      	nop
 8009024:	08008f69 	.word	0x08008f69
 8009028:	20001ebc 	.word	0x20001ebc

0800902c <_fwalk_sglue>:
 800902c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009030:	4607      	mov	r7, r0
 8009032:	4688      	mov	r8, r1
 8009034:	4614      	mov	r4, r2
 8009036:	2600      	movs	r6, #0
 8009038:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800903c:	f1b9 0901 	subs.w	r9, r9, #1
 8009040:	d505      	bpl.n	800904e <_fwalk_sglue+0x22>
 8009042:	6824      	ldr	r4, [r4, #0]
 8009044:	2c00      	cmp	r4, #0
 8009046:	d1f7      	bne.n	8009038 <_fwalk_sglue+0xc>
 8009048:	4630      	mov	r0, r6
 800904a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800904e:	89ab      	ldrh	r3, [r5, #12]
 8009050:	2b01      	cmp	r3, #1
 8009052:	d907      	bls.n	8009064 <_fwalk_sglue+0x38>
 8009054:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009058:	3301      	adds	r3, #1
 800905a:	d003      	beq.n	8009064 <_fwalk_sglue+0x38>
 800905c:	4629      	mov	r1, r5
 800905e:	4638      	mov	r0, r7
 8009060:	47c0      	blx	r8
 8009062:	4306      	orrs	r6, r0
 8009064:	3568      	adds	r5, #104	@ 0x68
 8009066:	e7e9      	b.n	800903c <_fwalk_sglue+0x10>

08009068 <__sread>:
 8009068:	b510      	push	{r4, lr}
 800906a:	460c      	mov	r4, r1
 800906c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009070:	f000 f868 	bl	8009144 <_read_r>
 8009074:	2800      	cmp	r0, #0
 8009076:	bfab      	itete	ge
 8009078:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800907a:	89a3      	ldrhlt	r3, [r4, #12]
 800907c:	181b      	addge	r3, r3, r0
 800907e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009082:	bfac      	ite	ge
 8009084:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009086:	81a3      	strhlt	r3, [r4, #12]
 8009088:	bd10      	pop	{r4, pc}

0800908a <__swrite>:
 800908a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800908e:	461f      	mov	r7, r3
 8009090:	898b      	ldrh	r3, [r1, #12]
 8009092:	05db      	lsls	r3, r3, #23
 8009094:	4605      	mov	r5, r0
 8009096:	460c      	mov	r4, r1
 8009098:	4616      	mov	r6, r2
 800909a:	d505      	bpl.n	80090a8 <__swrite+0x1e>
 800909c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090a0:	2302      	movs	r3, #2
 80090a2:	2200      	movs	r2, #0
 80090a4:	f000 f83c 	bl	8009120 <_lseek_r>
 80090a8:	89a3      	ldrh	r3, [r4, #12]
 80090aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80090ae:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80090b2:	81a3      	strh	r3, [r4, #12]
 80090b4:	4632      	mov	r2, r6
 80090b6:	463b      	mov	r3, r7
 80090b8:	4628      	mov	r0, r5
 80090ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80090be:	f000 b853 	b.w	8009168 <_write_r>

080090c2 <__sseek>:
 80090c2:	b510      	push	{r4, lr}
 80090c4:	460c      	mov	r4, r1
 80090c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090ca:	f000 f829 	bl	8009120 <_lseek_r>
 80090ce:	1c43      	adds	r3, r0, #1
 80090d0:	89a3      	ldrh	r3, [r4, #12]
 80090d2:	bf15      	itete	ne
 80090d4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80090d6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80090da:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80090de:	81a3      	strheq	r3, [r4, #12]
 80090e0:	bf18      	it	ne
 80090e2:	81a3      	strhne	r3, [r4, #12]
 80090e4:	bd10      	pop	{r4, pc}

080090e6 <__sclose>:
 80090e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090ea:	f000 b809 	b.w	8009100 <_close_r>

080090ee <memset>:
 80090ee:	4402      	add	r2, r0
 80090f0:	4603      	mov	r3, r0
 80090f2:	4293      	cmp	r3, r2
 80090f4:	d100      	bne.n	80090f8 <memset+0xa>
 80090f6:	4770      	bx	lr
 80090f8:	f803 1b01 	strb.w	r1, [r3], #1
 80090fc:	e7f9      	b.n	80090f2 <memset+0x4>
	...

08009100 <_close_r>:
 8009100:	b538      	push	{r3, r4, r5, lr}
 8009102:	4d06      	ldr	r5, [pc, #24]	@ (800911c <_close_r+0x1c>)
 8009104:	2300      	movs	r3, #0
 8009106:	4604      	mov	r4, r0
 8009108:	4608      	mov	r0, r1
 800910a:	602b      	str	r3, [r5, #0]
 800910c:	f7f9 fe56 	bl	8002dbc <_close>
 8009110:	1c43      	adds	r3, r0, #1
 8009112:	d102      	bne.n	800911a <_close_r+0x1a>
 8009114:	682b      	ldr	r3, [r5, #0]
 8009116:	b103      	cbz	r3, 800911a <_close_r+0x1a>
 8009118:	6023      	str	r3, [r4, #0]
 800911a:	bd38      	pop	{r3, r4, r5, pc}
 800911c:	20001ec0 	.word	0x20001ec0

08009120 <_lseek_r>:
 8009120:	b538      	push	{r3, r4, r5, lr}
 8009122:	4d07      	ldr	r5, [pc, #28]	@ (8009140 <_lseek_r+0x20>)
 8009124:	4604      	mov	r4, r0
 8009126:	4608      	mov	r0, r1
 8009128:	4611      	mov	r1, r2
 800912a:	2200      	movs	r2, #0
 800912c:	602a      	str	r2, [r5, #0]
 800912e:	461a      	mov	r2, r3
 8009130:	f7f9 fe6b 	bl	8002e0a <_lseek>
 8009134:	1c43      	adds	r3, r0, #1
 8009136:	d102      	bne.n	800913e <_lseek_r+0x1e>
 8009138:	682b      	ldr	r3, [r5, #0]
 800913a:	b103      	cbz	r3, 800913e <_lseek_r+0x1e>
 800913c:	6023      	str	r3, [r4, #0]
 800913e:	bd38      	pop	{r3, r4, r5, pc}
 8009140:	20001ec0 	.word	0x20001ec0

08009144 <_read_r>:
 8009144:	b538      	push	{r3, r4, r5, lr}
 8009146:	4d07      	ldr	r5, [pc, #28]	@ (8009164 <_read_r+0x20>)
 8009148:	4604      	mov	r4, r0
 800914a:	4608      	mov	r0, r1
 800914c:	4611      	mov	r1, r2
 800914e:	2200      	movs	r2, #0
 8009150:	602a      	str	r2, [r5, #0]
 8009152:	461a      	mov	r2, r3
 8009154:	f7f9 fdf9 	bl	8002d4a <_read>
 8009158:	1c43      	adds	r3, r0, #1
 800915a:	d102      	bne.n	8009162 <_read_r+0x1e>
 800915c:	682b      	ldr	r3, [r5, #0]
 800915e:	b103      	cbz	r3, 8009162 <_read_r+0x1e>
 8009160:	6023      	str	r3, [r4, #0]
 8009162:	bd38      	pop	{r3, r4, r5, pc}
 8009164:	20001ec0 	.word	0x20001ec0

08009168 <_write_r>:
 8009168:	b538      	push	{r3, r4, r5, lr}
 800916a:	4d07      	ldr	r5, [pc, #28]	@ (8009188 <_write_r+0x20>)
 800916c:	4604      	mov	r4, r0
 800916e:	4608      	mov	r0, r1
 8009170:	4611      	mov	r1, r2
 8009172:	2200      	movs	r2, #0
 8009174:	602a      	str	r2, [r5, #0]
 8009176:	461a      	mov	r2, r3
 8009178:	f7f9 fe04 	bl	8002d84 <_write>
 800917c:	1c43      	adds	r3, r0, #1
 800917e:	d102      	bne.n	8009186 <_write_r+0x1e>
 8009180:	682b      	ldr	r3, [r5, #0]
 8009182:	b103      	cbz	r3, 8009186 <_write_r+0x1e>
 8009184:	6023      	str	r3, [r4, #0]
 8009186:	bd38      	pop	{r3, r4, r5, pc}
 8009188:	20001ec0 	.word	0x20001ec0

0800918c <__errno>:
 800918c:	4b01      	ldr	r3, [pc, #4]	@ (8009194 <__errno+0x8>)
 800918e:	6818      	ldr	r0, [r3, #0]
 8009190:	4770      	bx	lr
 8009192:	bf00      	nop
 8009194:	2000004c 	.word	0x2000004c

08009198 <__libc_init_array>:
 8009198:	b570      	push	{r4, r5, r6, lr}
 800919a:	4d0d      	ldr	r5, [pc, #52]	@ (80091d0 <__libc_init_array+0x38>)
 800919c:	4c0d      	ldr	r4, [pc, #52]	@ (80091d4 <__libc_init_array+0x3c>)
 800919e:	1b64      	subs	r4, r4, r5
 80091a0:	10a4      	asrs	r4, r4, #2
 80091a2:	2600      	movs	r6, #0
 80091a4:	42a6      	cmp	r6, r4
 80091a6:	d109      	bne.n	80091bc <__libc_init_array+0x24>
 80091a8:	4d0b      	ldr	r5, [pc, #44]	@ (80091d8 <__libc_init_array+0x40>)
 80091aa:	4c0c      	ldr	r4, [pc, #48]	@ (80091dc <__libc_init_array+0x44>)
 80091ac:	f000 fe5a 	bl	8009e64 <_init>
 80091b0:	1b64      	subs	r4, r4, r5
 80091b2:	10a4      	asrs	r4, r4, #2
 80091b4:	2600      	movs	r6, #0
 80091b6:	42a6      	cmp	r6, r4
 80091b8:	d105      	bne.n	80091c6 <__libc_init_array+0x2e>
 80091ba:	bd70      	pop	{r4, r5, r6, pc}
 80091bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80091c0:	4798      	blx	r3
 80091c2:	3601      	adds	r6, #1
 80091c4:	e7ee      	b.n	80091a4 <__libc_init_array+0xc>
 80091c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80091ca:	4798      	blx	r3
 80091cc:	3601      	adds	r6, #1
 80091ce:	e7f2      	b.n	80091b6 <__libc_init_array+0x1e>
 80091d0:	080273ec 	.word	0x080273ec
 80091d4:	080273ec 	.word	0x080273ec
 80091d8:	080273ec 	.word	0x080273ec
 80091dc:	080273f0 	.word	0x080273f0

080091e0 <__retarget_lock_init_recursive>:
 80091e0:	4770      	bx	lr

080091e2 <__retarget_lock_acquire_recursive>:
 80091e2:	4770      	bx	lr

080091e4 <__retarget_lock_release_recursive>:
 80091e4:	4770      	bx	lr
	...

080091e8 <__assert_func>:
 80091e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80091ea:	4614      	mov	r4, r2
 80091ec:	461a      	mov	r2, r3
 80091ee:	4b09      	ldr	r3, [pc, #36]	@ (8009214 <__assert_func+0x2c>)
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	4605      	mov	r5, r0
 80091f4:	68d8      	ldr	r0, [r3, #12]
 80091f6:	b14c      	cbz	r4, 800920c <__assert_func+0x24>
 80091f8:	4b07      	ldr	r3, [pc, #28]	@ (8009218 <__assert_func+0x30>)
 80091fa:	9100      	str	r1, [sp, #0]
 80091fc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009200:	4906      	ldr	r1, [pc, #24]	@ (800921c <__assert_func+0x34>)
 8009202:	462b      	mov	r3, r5
 8009204:	f000 f9ba 	bl	800957c <fiprintf>
 8009208:	f000 f9da 	bl	80095c0 <abort>
 800920c:	4b04      	ldr	r3, [pc, #16]	@ (8009220 <__assert_func+0x38>)
 800920e:	461c      	mov	r4, r3
 8009210:	e7f3      	b.n	80091fa <__assert_func+0x12>
 8009212:	bf00      	nop
 8009214:	2000004c 	.word	0x2000004c
 8009218:	08027373 	.word	0x08027373
 800921c:	08027380 	.word	0x08027380
 8009220:	080273ae 	.word	0x080273ae

08009224 <_free_r>:
 8009224:	b538      	push	{r3, r4, r5, lr}
 8009226:	4605      	mov	r5, r0
 8009228:	2900      	cmp	r1, #0
 800922a:	d041      	beq.n	80092b0 <_free_r+0x8c>
 800922c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009230:	1f0c      	subs	r4, r1, #4
 8009232:	2b00      	cmp	r3, #0
 8009234:	bfb8      	it	lt
 8009236:	18e4      	addlt	r4, r4, r3
 8009238:	f000 f8e8 	bl	800940c <__malloc_lock>
 800923c:	4a1d      	ldr	r2, [pc, #116]	@ (80092b4 <_free_r+0x90>)
 800923e:	6813      	ldr	r3, [r2, #0]
 8009240:	b933      	cbnz	r3, 8009250 <_free_r+0x2c>
 8009242:	6063      	str	r3, [r4, #4]
 8009244:	6014      	str	r4, [r2, #0]
 8009246:	4628      	mov	r0, r5
 8009248:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800924c:	f000 b8e4 	b.w	8009418 <__malloc_unlock>
 8009250:	42a3      	cmp	r3, r4
 8009252:	d908      	bls.n	8009266 <_free_r+0x42>
 8009254:	6820      	ldr	r0, [r4, #0]
 8009256:	1821      	adds	r1, r4, r0
 8009258:	428b      	cmp	r3, r1
 800925a:	bf01      	itttt	eq
 800925c:	6819      	ldreq	r1, [r3, #0]
 800925e:	685b      	ldreq	r3, [r3, #4]
 8009260:	1809      	addeq	r1, r1, r0
 8009262:	6021      	streq	r1, [r4, #0]
 8009264:	e7ed      	b.n	8009242 <_free_r+0x1e>
 8009266:	461a      	mov	r2, r3
 8009268:	685b      	ldr	r3, [r3, #4]
 800926a:	b10b      	cbz	r3, 8009270 <_free_r+0x4c>
 800926c:	42a3      	cmp	r3, r4
 800926e:	d9fa      	bls.n	8009266 <_free_r+0x42>
 8009270:	6811      	ldr	r1, [r2, #0]
 8009272:	1850      	adds	r0, r2, r1
 8009274:	42a0      	cmp	r0, r4
 8009276:	d10b      	bne.n	8009290 <_free_r+0x6c>
 8009278:	6820      	ldr	r0, [r4, #0]
 800927a:	4401      	add	r1, r0
 800927c:	1850      	adds	r0, r2, r1
 800927e:	4283      	cmp	r3, r0
 8009280:	6011      	str	r1, [r2, #0]
 8009282:	d1e0      	bne.n	8009246 <_free_r+0x22>
 8009284:	6818      	ldr	r0, [r3, #0]
 8009286:	685b      	ldr	r3, [r3, #4]
 8009288:	6053      	str	r3, [r2, #4]
 800928a:	4408      	add	r0, r1
 800928c:	6010      	str	r0, [r2, #0]
 800928e:	e7da      	b.n	8009246 <_free_r+0x22>
 8009290:	d902      	bls.n	8009298 <_free_r+0x74>
 8009292:	230c      	movs	r3, #12
 8009294:	602b      	str	r3, [r5, #0]
 8009296:	e7d6      	b.n	8009246 <_free_r+0x22>
 8009298:	6820      	ldr	r0, [r4, #0]
 800929a:	1821      	adds	r1, r4, r0
 800929c:	428b      	cmp	r3, r1
 800929e:	bf04      	itt	eq
 80092a0:	6819      	ldreq	r1, [r3, #0]
 80092a2:	685b      	ldreq	r3, [r3, #4]
 80092a4:	6063      	str	r3, [r4, #4]
 80092a6:	bf04      	itt	eq
 80092a8:	1809      	addeq	r1, r1, r0
 80092aa:	6021      	streq	r1, [r4, #0]
 80092ac:	6054      	str	r4, [r2, #4]
 80092ae:	e7ca      	b.n	8009246 <_free_r+0x22>
 80092b0:	bd38      	pop	{r3, r4, r5, pc}
 80092b2:	bf00      	nop
 80092b4:	20001ecc 	.word	0x20001ecc

080092b8 <malloc>:
 80092b8:	4b02      	ldr	r3, [pc, #8]	@ (80092c4 <malloc+0xc>)
 80092ba:	4601      	mov	r1, r0
 80092bc:	6818      	ldr	r0, [r3, #0]
 80092be:	f000 b825 	b.w	800930c <_malloc_r>
 80092c2:	bf00      	nop
 80092c4:	2000004c 	.word	0x2000004c

080092c8 <sbrk_aligned>:
 80092c8:	b570      	push	{r4, r5, r6, lr}
 80092ca:	4e0f      	ldr	r6, [pc, #60]	@ (8009308 <sbrk_aligned+0x40>)
 80092cc:	460c      	mov	r4, r1
 80092ce:	6831      	ldr	r1, [r6, #0]
 80092d0:	4605      	mov	r5, r0
 80092d2:	b911      	cbnz	r1, 80092da <sbrk_aligned+0x12>
 80092d4:	f000 f964 	bl	80095a0 <_sbrk_r>
 80092d8:	6030      	str	r0, [r6, #0]
 80092da:	4621      	mov	r1, r4
 80092dc:	4628      	mov	r0, r5
 80092de:	f000 f95f 	bl	80095a0 <_sbrk_r>
 80092e2:	1c43      	adds	r3, r0, #1
 80092e4:	d103      	bne.n	80092ee <sbrk_aligned+0x26>
 80092e6:	f04f 34ff 	mov.w	r4, #4294967295
 80092ea:	4620      	mov	r0, r4
 80092ec:	bd70      	pop	{r4, r5, r6, pc}
 80092ee:	1cc4      	adds	r4, r0, #3
 80092f0:	f024 0403 	bic.w	r4, r4, #3
 80092f4:	42a0      	cmp	r0, r4
 80092f6:	d0f8      	beq.n	80092ea <sbrk_aligned+0x22>
 80092f8:	1a21      	subs	r1, r4, r0
 80092fa:	4628      	mov	r0, r5
 80092fc:	f000 f950 	bl	80095a0 <_sbrk_r>
 8009300:	3001      	adds	r0, #1
 8009302:	d1f2      	bne.n	80092ea <sbrk_aligned+0x22>
 8009304:	e7ef      	b.n	80092e6 <sbrk_aligned+0x1e>
 8009306:	bf00      	nop
 8009308:	20001ec8 	.word	0x20001ec8

0800930c <_malloc_r>:
 800930c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009310:	1ccd      	adds	r5, r1, #3
 8009312:	f025 0503 	bic.w	r5, r5, #3
 8009316:	3508      	adds	r5, #8
 8009318:	2d0c      	cmp	r5, #12
 800931a:	bf38      	it	cc
 800931c:	250c      	movcc	r5, #12
 800931e:	2d00      	cmp	r5, #0
 8009320:	4606      	mov	r6, r0
 8009322:	db01      	blt.n	8009328 <_malloc_r+0x1c>
 8009324:	42a9      	cmp	r1, r5
 8009326:	d904      	bls.n	8009332 <_malloc_r+0x26>
 8009328:	230c      	movs	r3, #12
 800932a:	6033      	str	r3, [r6, #0]
 800932c:	2000      	movs	r0, #0
 800932e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009332:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009408 <_malloc_r+0xfc>
 8009336:	f000 f869 	bl	800940c <__malloc_lock>
 800933a:	f8d8 3000 	ldr.w	r3, [r8]
 800933e:	461c      	mov	r4, r3
 8009340:	bb44      	cbnz	r4, 8009394 <_malloc_r+0x88>
 8009342:	4629      	mov	r1, r5
 8009344:	4630      	mov	r0, r6
 8009346:	f7ff ffbf 	bl	80092c8 <sbrk_aligned>
 800934a:	1c43      	adds	r3, r0, #1
 800934c:	4604      	mov	r4, r0
 800934e:	d158      	bne.n	8009402 <_malloc_r+0xf6>
 8009350:	f8d8 4000 	ldr.w	r4, [r8]
 8009354:	4627      	mov	r7, r4
 8009356:	2f00      	cmp	r7, #0
 8009358:	d143      	bne.n	80093e2 <_malloc_r+0xd6>
 800935a:	2c00      	cmp	r4, #0
 800935c:	d04b      	beq.n	80093f6 <_malloc_r+0xea>
 800935e:	6823      	ldr	r3, [r4, #0]
 8009360:	4639      	mov	r1, r7
 8009362:	4630      	mov	r0, r6
 8009364:	eb04 0903 	add.w	r9, r4, r3
 8009368:	f000 f91a 	bl	80095a0 <_sbrk_r>
 800936c:	4581      	cmp	r9, r0
 800936e:	d142      	bne.n	80093f6 <_malloc_r+0xea>
 8009370:	6821      	ldr	r1, [r4, #0]
 8009372:	1a6d      	subs	r5, r5, r1
 8009374:	4629      	mov	r1, r5
 8009376:	4630      	mov	r0, r6
 8009378:	f7ff ffa6 	bl	80092c8 <sbrk_aligned>
 800937c:	3001      	adds	r0, #1
 800937e:	d03a      	beq.n	80093f6 <_malloc_r+0xea>
 8009380:	6823      	ldr	r3, [r4, #0]
 8009382:	442b      	add	r3, r5
 8009384:	6023      	str	r3, [r4, #0]
 8009386:	f8d8 3000 	ldr.w	r3, [r8]
 800938a:	685a      	ldr	r2, [r3, #4]
 800938c:	bb62      	cbnz	r2, 80093e8 <_malloc_r+0xdc>
 800938e:	f8c8 7000 	str.w	r7, [r8]
 8009392:	e00f      	b.n	80093b4 <_malloc_r+0xa8>
 8009394:	6822      	ldr	r2, [r4, #0]
 8009396:	1b52      	subs	r2, r2, r5
 8009398:	d420      	bmi.n	80093dc <_malloc_r+0xd0>
 800939a:	2a0b      	cmp	r2, #11
 800939c:	d917      	bls.n	80093ce <_malloc_r+0xc2>
 800939e:	1961      	adds	r1, r4, r5
 80093a0:	42a3      	cmp	r3, r4
 80093a2:	6025      	str	r5, [r4, #0]
 80093a4:	bf18      	it	ne
 80093a6:	6059      	strne	r1, [r3, #4]
 80093a8:	6863      	ldr	r3, [r4, #4]
 80093aa:	bf08      	it	eq
 80093ac:	f8c8 1000 	streq.w	r1, [r8]
 80093b0:	5162      	str	r2, [r4, r5]
 80093b2:	604b      	str	r3, [r1, #4]
 80093b4:	4630      	mov	r0, r6
 80093b6:	f000 f82f 	bl	8009418 <__malloc_unlock>
 80093ba:	f104 000b 	add.w	r0, r4, #11
 80093be:	1d23      	adds	r3, r4, #4
 80093c0:	f020 0007 	bic.w	r0, r0, #7
 80093c4:	1ac2      	subs	r2, r0, r3
 80093c6:	bf1c      	itt	ne
 80093c8:	1a1b      	subne	r3, r3, r0
 80093ca:	50a3      	strne	r3, [r4, r2]
 80093cc:	e7af      	b.n	800932e <_malloc_r+0x22>
 80093ce:	6862      	ldr	r2, [r4, #4]
 80093d0:	42a3      	cmp	r3, r4
 80093d2:	bf0c      	ite	eq
 80093d4:	f8c8 2000 	streq.w	r2, [r8]
 80093d8:	605a      	strne	r2, [r3, #4]
 80093da:	e7eb      	b.n	80093b4 <_malloc_r+0xa8>
 80093dc:	4623      	mov	r3, r4
 80093de:	6864      	ldr	r4, [r4, #4]
 80093e0:	e7ae      	b.n	8009340 <_malloc_r+0x34>
 80093e2:	463c      	mov	r4, r7
 80093e4:	687f      	ldr	r7, [r7, #4]
 80093e6:	e7b6      	b.n	8009356 <_malloc_r+0x4a>
 80093e8:	461a      	mov	r2, r3
 80093ea:	685b      	ldr	r3, [r3, #4]
 80093ec:	42a3      	cmp	r3, r4
 80093ee:	d1fb      	bne.n	80093e8 <_malloc_r+0xdc>
 80093f0:	2300      	movs	r3, #0
 80093f2:	6053      	str	r3, [r2, #4]
 80093f4:	e7de      	b.n	80093b4 <_malloc_r+0xa8>
 80093f6:	230c      	movs	r3, #12
 80093f8:	6033      	str	r3, [r6, #0]
 80093fa:	4630      	mov	r0, r6
 80093fc:	f000 f80c 	bl	8009418 <__malloc_unlock>
 8009400:	e794      	b.n	800932c <_malloc_r+0x20>
 8009402:	6005      	str	r5, [r0, #0]
 8009404:	e7d6      	b.n	80093b4 <_malloc_r+0xa8>
 8009406:	bf00      	nop
 8009408:	20001ecc 	.word	0x20001ecc

0800940c <__malloc_lock>:
 800940c:	4801      	ldr	r0, [pc, #4]	@ (8009414 <__malloc_lock+0x8>)
 800940e:	f7ff bee8 	b.w	80091e2 <__retarget_lock_acquire_recursive>
 8009412:	bf00      	nop
 8009414:	20001ec4 	.word	0x20001ec4

08009418 <__malloc_unlock>:
 8009418:	4801      	ldr	r0, [pc, #4]	@ (8009420 <__malloc_unlock+0x8>)
 800941a:	f7ff bee3 	b.w	80091e4 <__retarget_lock_release_recursive>
 800941e:	bf00      	nop
 8009420:	20001ec4 	.word	0x20001ec4

08009424 <__sflush_r>:
 8009424:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009428:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800942c:	0716      	lsls	r6, r2, #28
 800942e:	4605      	mov	r5, r0
 8009430:	460c      	mov	r4, r1
 8009432:	d454      	bmi.n	80094de <__sflush_r+0xba>
 8009434:	684b      	ldr	r3, [r1, #4]
 8009436:	2b00      	cmp	r3, #0
 8009438:	dc02      	bgt.n	8009440 <__sflush_r+0x1c>
 800943a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800943c:	2b00      	cmp	r3, #0
 800943e:	dd48      	ble.n	80094d2 <__sflush_r+0xae>
 8009440:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009442:	2e00      	cmp	r6, #0
 8009444:	d045      	beq.n	80094d2 <__sflush_r+0xae>
 8009446:	2300      	movs	r3, #0
 8009448:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800944c:	682f      	ldr	r7, [r5, #0]
 800944e:	6a21      	ldr	r1, [r4, #32]
 8009450:	602b      	str	r3, [r5, #0]
 8009452:	d030      	beq.n	80094b6 <__sflush_r+0x92>
 8009454:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009456:	89a3      	ldrh	r3, [r4, #12]
 8009458:	0759      	lsls	r1, r3, #29
 800945a:	d505      	bpl.n	8009468 <__sflush_r+0x44>
 800945c:	6863      	ldr	r3, [r4, #4]
 800945e:	1ad2      	subs	r2, r2, r3
 8009460:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009462:	b10b      	cbz	r3, 8009468 <__sflush_r+0x44>
 8009464:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009466:	1ad2      	subs	r2, r2, r3
 8009468:	2300      	movs	r3, #0
 800946a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800946c:	6a21      	ldr	r1, [r4, #32]
 800946e:	4628      	mov	r0, r5
 8009470:	47b0      	blx	r6
 8009472:	1c43      	adds	r3, r0, #1
 8009474:	89a3      	ldrh	r3, [r4, #12]
 8009476:	d106      	bne.n	8009486 <__sflush_r+0x62>
 8009478:	6829      	ldr	r1, [r5, #0]
 800947a:	291d      	cmp	r1, #29
 800947c:	d82b      	bhi.n	80094d6 <__sflush_r+0xb2>
 800947e:	4a2a      	ldr	r2, [pc, #168]	@ (8009528 <__sflush_r+0x104>)
 8009480:	40ca      	lsrs	r2, r1
 8009482:	07d6      	lsls	r6, r2, #31
 8009484:	d527      	bpl.n	80094d6 <__sflush_r+0xb2>
 8009486:	2200      	movs	r2, #0
 8009488:	6062      	str	r2, [r4, #4]
 800948a:	04d9      	lsls	r1, r3, #19
 800948c:	6922      	ldr	r2, [r4, #16]
 800948e:	6022      	str	r2, [r4, #0]
 8009490:	d504      	bpl.n	800949c <__sflush_r+0x78>
 8009492:	1c42      	adds	r2, r0, #1
 8009494:	d101      	bne.n	800949a <__sflush_r+0x76>
 8009496:	682b      	ldr	r3, [r5, #0]
 8009498:	b903      	cbnz	r3, 800949c <__sflush_r+0x78>
 800949a:	6560      	str	r0, [r4, #84]	@ 0x54
 800949c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800949e:	602f      	str	r7, [r5, #0]
 80094a0:	b1b9      	cbz	r1, 80094d2 <__sflush_r+0xae>
 80094a2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80094a6:	4299      	cmp	r1, r3
 80094a8:	d002      	beq.n	80094b0 <__sflush_r+0x8c>
 80094aa:	4628      	mov	r0, r5
 80094ac:	f7ff feba 	bl	8009224 <_free_r>
 80094b0:	2300      	movs	r3, #0
 80094b2:	6363      	str	r3, [r4, #52]	@ 0x34
 80094b4:	e00d      	b.n	80094d2 <__sflush_r+0xae>
 80094b6:	2301      	movs	r3, #1
 80094b8:	4628      	mov	r0, r5
 80094ba:	47b0      	blx	r6
 80094bc:	4602      	mov	r2, r0
 80094be:	1c50      	adds	r0, r2, #1
 80094c0:	d1c9      	bne.n	8009456 <__sflush_r+0x32>
 80094c2:	682b      	ldr	r3, [r5, #0]
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d0c6      	beq.n	8009456 <__sflush_r+0x32>
 80094c8:	2b1d      	cmp	r3, #29
 80094ca:	d001      	beq.n	80094d0 <__sflush_r+0xac>
 80094cc:	2b16      	cmp	r3, #22
 80094ce:	d11e      	bne.n	800950e <__sflush_r+0xea>
 80094d0:	602f      	str	r7, [r5, #0]
 80094d2:	2000      	movs	r0, #0
 80094d4:	e022      	b.n	800951c <__sflush_r+0xf8>
 80094d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80094da:	b21b      	sxth	r3, r3
 80094dc:	e01b      	b.n	8009516 <__sflush_r+0xf2>
 80094de:	690f      	ldr	r7, [r1, #16]
 80094e0:	2f00      	cmp	r7, #0
 80094e2:	d0f6      	beq.n	80094d2 <__sflush_r+0xae>
 80094e4:	0793      	lsls	r3, r2, #30
 80094e6:	680e      	ldr	r6, [r1, #0]
 80094e8:	bf08      	it	eq
 80094ea:	694b      	ldreq	r3, [r1, #20]
 80094ec:	600f      	str	r7, [r1, #0]
 80094ee:	bf18      	it	ne
 80094f0:	2300      	movne	r3, #0
 80094f2:	eba6 0807 	sub.w	r8, r6, r7
 80094f6:	608b      	str	r3, [r1, #8]
 80094f8:	f1b8 0f00 	cmp.w	r8, #0
 80094fc:	dde9      	ble.n	80094d2 <__sflush_r+0xae>
 80094fe:	6a21      	ldr	r1, [r4, #32]
 8009500:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009502:	4643      	mov	r3, r8
 8009504:	463a      	mov	r2, r7
 8009506:	4628      	mov	r0, r5
 8009508:	47b0      	blx	r6
 800950a:	2800      	cmp	r0, #0
 800950c:	dc08      	bgt.n	8009520 <__sflush_r+0xfc>
 800950e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009512:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009516:	81a3      	strh	r3, [r4, #12]
 8009518:	f04f 30ff 	mov.w	r0, #4294967295
 800951c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009520:	4407      	add	r7, r0
 8009522:	eba8 0800 	sub.w	r8, r8, r0
 8009526:	e7e7      	b.n	80094f8 <__sflush_r+0xd4>
 8009528:	20400001 	.word	0x20400001

0800952c <_fflush_r>:
 800952c:	b538      	push	{r3, r4, r5, lr}
 800952e:	690b      	ldr	r3, [r1, #16]
 8009530:	4605      	mov	r5, r0
 8009532:	460c      	mov	r4, r1
 8009534:	b913      	cbnz	r3, 800953c <_fflush_r+0x10>
 8009536:	2500      	movs	r5, #0
 8009538:	4628      	mov	r0, r5
 800953a:	bd38      	pop	{r3, r4, r5, pc}
 800953c:	b118      	cbz	r0, 8009546 <_fflush_r+0x1a>
 800953e:	6a03      	ldr	r3, [r0, #32]
 8009540:	b90b      	cbnz	r3, 8009546 <_fflush_r+0x1a>
 8009542:	f7ff fd5b 	bl	8008ffc <__sinit>
 8009546:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800954a:	2b00      	cmp	r3, #0
 800954c:	d0f3      	beq.n	8009536 <_fflush_r+0xa>
 800954e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009550:	07d0      	lsls	r0, r2, #31
 8009552:	d404      	bmi.n	800955e <_fflush_r+0x32>
 8009554:	0599      	lsls	r1, r3, #22
 8009556:	d402      	bmi.n	800955e <_fflush_r+0x32>
 8009558:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800955a:	f7ff fe42 	bl	80091e2 <__retarget_lock_acquire_recursive>
 800955e:	4628      	mov	r0, r5
 8009560:	4621      	mov	r1, r4
 8009562:	f7ff ff5f 	bl	8009424 <__sflush_r>
 8009566:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009568:	07da      	lsls	r2, r3, #31
 800956a:	4605      	mov	r5, r0
 800956c:	d4e4      	bmi.n	8009538 <_fflush_r+0xc>
 800956e:	89a3      	ldrh	r3, [r4, #12]
 8009570:	059b      	lsls	r3, r3, #22
 8009572:	d4e1      	bmi.n	8009538 <_fflush_r+0xc>
 8009574:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009576:	f7ff fe35 	bl	80091e4 <__retarget_lock_release_recursive>
 800957a:	e7dd      	b.n	8009538 <_fflush_r+0xc>

0800957c <fiprintf>:
 800957c:	b40e      	push	{r1, r2, r3}
 800957e:	b503      	push	{r0, r1, lr}
 8009580:	4601      	mov	r1, r0
 8009582:	ab03      	add	r3, sp, #12
 8009584:	4805      	ldr	r0, [pc, #20]	@ (800959c <fiprintf+0x20>)
 8009586:	f853 2b04 	ldr.w	r2, [r3], #4
 800958a:	6800      	ldr	r0, [r0, #0]
 800958c:	9301      	str	r3, [sp, #4]
 800958e:	f000 f847 	bl	8009620 <_vfiprintf_r>
 8009592:	b002      	add	sp, #8
 8009594:	f85d eb04 	ldr.w	lr, [sp], #4
 8009598:	b003      	add	sp, #12
 800959a:	4770      	bx	lr
 800959c:	2000004c 	.word	0x2000004c

080095a0 <_sbrk_r>:
 80095a0:	b538      	push	{r3, r4, r5, lr}
 80095a2:	4d06      	ldr	r5, [pc, #24]	@ (80095bc <_sbrk_r+0x1c>)
 80095a4:	2300      	movs	r3, #0
 80095a6:	4604      	mov	r4, r0
 80095a8:	4608      	mov	r0, r1
 80095aa:	602b      	str	r3, [r5, #0]
 80095ac:	f7f9 fc3a 	bl	8002e24 <_sbrk>
 80095b0:	1c43      	adds	r3, r0, #1
 80095b2:	d102      	bne.n	80095ba <_sbrk_r+0x1a>
 80095b4:	682b      	ldr	r3, [r5, #0]
 80095b6:	b103      	cbz	r3, 80095ba <_sbrk_r+0x1a>
 80095b8:	6023      	str	r3, [r4, #0]
 80095ba:	bd38      	pop	{r3, r4, r5, pc}
 80095bc:	20001ec0 	.word	0x20001ec0

080095c0 <abort>:
 80095c0:	b508      	push	{r3, lr}
 80095c2:	2006      	movs	r0, #6
 80095c4:	f000 fb8c 	bl	8009ce0 <raise>
 80095c8:	2001      	movs	r0, #1
 80095ca:	f7f9 fbb3 	bl	8002d34 <_exit>

080095ce <__sfputc_r>:
 80095ce:	6893      	ldr	r3, [r2, #8]
 80095d0:	3b01      	subs	r3, #1
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	b410      	push	{r4}
 80095d6:	6093      	str	r3, [r2, #8]
 80095d8:	da08      	bge.n	80095ec <__sfputc_r+0x1e>
 80095da:	6994      	ldr	r4, [r2, #24]
 80095dc:	42a3      	cmp	r3, r4
 80095de:	db01      	blt.n	80095e4 <__sfputc_r+0x16>
 80095e0:	290a      	cmp	r1, #10
 80095e2:	d103      	bne.n	80095ec <__sfputc_r+0x1e>
 80095e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80095e8:	f000 babe 	b.w	8009b68 <__swbuf_r>
 80095ec:	6813      	ldr	r3, [r2, #0]
 80095ee:	1c58      	adds	r0, r3, #1
 80095f0:	6010      	str	r0, [r2, #0]
 80095f2:	7019      	strb	r1, [r3, #0]
 80095f4:	4608      	mov	r0, r1
 80095f6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80095fa:	4770      	bx	lr

080095fc <__sfputs_r>:
 80095fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095fe:	4606      	mov	r6, r0
 8009600:	460f      	mov	r7, r1
 8009602:	4614      	mov	r4, r2
 8009604:	18d5      	adds	r5, r2, r3
 8009606:	42ac      	cmp	r4, r5
 8009608:	d101      	bne.n	800960e <__sfputs_r+0x12>
 800960a:	2000      	movs	r0, #0
 800960c:	e007      	b.n	800961e <__sfputs_r+0x22>
 800960e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009612:	463a      	mov	r2, r7
 8009614:	4630      	mov	r0, r6
 8009616:	f7ff ffda 	bl	80095ce <__sfputc_r>
 800961a:	1c43      	adds	r3, r0, #1
 800961c:	d1f3      	bne.n	8009606 <__sfputs_r+0xa>
 800961e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009620 <_vfiprintf_r>:
 8009620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009624:	460d      	mov	r5, r1
 8009626:	b09d      	sub	sp, #116	@ 0x74
 8009628:	4614      	mov	r4, r2
 800962a:	4698      	mov	r8, r3
 800962c:	4606      	mov	r6, r0
 800962e:	b118      	cbz	r0, 8009638 <_vfiprintf_r+0x18>
 8009630:	6a03      	ldr	r3, [r0, #32]
 8009632:	b90b      	cbnz	r3, 8009638 <_vfiprintf_r+0x18>
 8009634:	f7ff fce2 	bl	8008ffc <__sinit>
 8009638:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800963a:	07d9      	lsls	r1, r3, #31
 800963c:	d405      	bmi.n	800964a <_vfiprintf_r+0x2a>
 800963e:	89ab      	ldrh	r3, [r5, #12]
 8009640:	059a      	lsls	r2, r3, #22
 8009642:	d402      	bmi.n	800964a <_vfiprintf_r+0x2a>
 8009644:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009646:	f7ff fdcc 	bl	80091e2 <__retarget_lock_acquire_recursive>
 800964a:	89ab      	ldrh	r3, [r5, #12]
 800964c:	071b      	lsls	r3, r3, #28
 800964e:	d501      	bpl.n	8009654 <_vfiprintf_r+0x34>
 8009650:	692b      	ldr	r3, [r5, #16]
 8009652:	b99b      	cbnz	r3, 800967c <_vfiprintf_r+0x5c>
 8009654:	4629      	mov	r1, r5
 8009656:	4630      	mov	r0, r6
 8009658:	f000 fac4 	bl	8009be4 <__swsetup_r>
 800965c:	b170      	cbz	r0, 800967c <_vfiprintf_r+0x5c>
 800965e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009660:	07dc      	lsls	r4, r3, #31
 8009662:	d504      	bpl.n	800966e <_vfiprintf_r+0x4e>
 8009664:	f04f 30ff 	mov.w	r0, #4294967295
 8009668:	b01d      	add	sp, #116	@ 0x74
 800966a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800966e:	89ab      	ldrh	r3, [r5, #12]
 8009670:	0598      	lsls	r0, r3, #22
 8009672:	d4f7      	bmi.n	8009664 <_vfiprintf_r+0x44>
 8009674:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009676:	f7ff fdb5 	bl	80091e4 <__retarget_lock_release_recursive>
 800967a:	e7f3      	b.n	8009664 <_vfiprintf_r+0x44>
 800967c:	2300      	movs	r3, #0
 800967e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009680:	2320      	movs	r3, #32
 8009682:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009686:	f8cd 800c 	str.w	r8, [sp, #12]
 800968a:	2330      	movs	r3, #48	@ 0x30
 800968c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800983c <_vfiprintf_r+0x21c>
 8009690:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009694:	f04f 0901 	mov.w	r9, #1
 8009698:	4623      	mov	r3, r4
 800969a:	469a      	mov	sl, r3
 800969c:	f813 2b01 	ldrb.w	r2, [r3], #1
 80096a0:	b10a      	cbz	r2, 80096a6 <_vfiprintf_r+0x86>
 80096a2:	2a25      	cmp	r2, #37	@ 0x25
 80096a4:	d1f9      	bne.n	800969a <_vfiprintf_r+0x7a>
 80096a6:	ebba 0b04 	subs.w	fp, sl, r4
 80096aa:	d00b      	beq.n	80096c4 <_vfiprintf_r+0xa4>
 80096ac:	465b      	mov	r3, fp
 80096ae:	4622      	mov	r2, r4
 80096b0:	4629      	mov	r1, r5
 80096b2:	4630      	mov	r0, r6
 80096b4:	f7ff ffa2 	bl	80095fc <__sfputs_r>
 80096b8:	3001      	adds	r0, #1
 80096ba:	f000 80a7 	beq.w	800980c <_vfiprintf_r+0x1ec>
 80096be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80096c0:	445a      	add	r2, fp
 80096c2:	9209      	str	r2, [sp, #36]	@ 0x24
 80096c4:	f89a 3000 	ldrb.w	r3, [sl]
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	f000 809f 	beq.w	800980c <_vfiprintf_r+0x1ec>
 80096ce:	2300      	movs	r3, #0
 80096d0:	f04f 32ff 	mov.w	r2, #4294967295
 80096d4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80096d8:	f10a 0a01 	add.w	sl, sl, #1
 80096dc:	9304      	str	r3, [sp, #16]
 80096de:	9307      	str	r3, [sp, #28]
 80096e0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80096e4:	931a      	str	r3, [sp, #104]	@ 0x68
 80096e6:	4654      	mov	r4, sl
 80096e8:	2205      	movs	r2, #5
 80096ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096ee:	4853      	ldr	r0, [pc, #332]	@ (800983c <_vfiprintf_r+0x21c>)
 80096f0:	f7f6 fd6e 	bl	80001d0 <memchr>
 80096f4:	9a04      	ldr	r2, [sp, #16]
 80096f6:	b9d8      	cbnz	r0, 8009730 <_vfiprintf_r+0x110>
 80096f8:	06d1      	lsls	r1, r2, #27
 80096fa:	bf44      	itt	mi
 80096fc:	2320      	movmi	r3, #32
 80096fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009702:	0713      	lsls	r3, r2, #28
 8009704:	bf44      	itt	mi
 8009706:	232b      	movmi	r3, #43	@ 0x2b
 8009708:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800970c:	f89a 3000 	ldrb.w	r3, [sl]
 8009710:	2b2a      	cmp	r3, #42	@ 0x2a
 8009712:	d015      	beq.n	8009740 <_vfiprintf_r+0x120>
 8009714:	9a07      	ldr	r2, [sp, #28]
 8009716:	4654      	mov	r4, sl
 8009718:	2000      	movs	r0, #0
 800971a:	f04f 0c0a 	mov.w	ip, #10
 800971e:	4621      	mov	r1, r4
 8009720:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009724:	3b30      	subs	r3, #48	@ 0x30
 8009726:	2b09      	cmp	r3, #9
 8009728:	d94b      	bls.n	80097c2 <_vfiprintf_r+0x1a2>
 800972a:	b1b0      	cbz	r0, 800975a <_vfiprintf_r+0x13a>
 800972c:	9207      	str	r2, [sp, #28]
 800972e:	e014      	b.n	800975a <_vfiprintf_r+0x13a>
 8009730:	eba0 0308 	sub.w	r3, r0, r8
 8009734:	fa09 f303 	lsl.w	r3, r9, r3
 8009738:	4313      	orrs	r3, r2
 800973a:	9304      	str	r3, [sp, #16]
 800973c:	46a2      	mov	sl, r4
 800973e:	e7d2      	b.n	80096e6 <_vfiprintf_r+0xc6>
 8009740:	9b03      	ldr	r3, [sp, #12]
 8009742:	1d19      	adds	r1, r3, #4
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	9103      	str	r1, [sp, #12]
 8009748:	2b00      	cmp	r3, #0
 800974a:	bfbb      	ittet	lt
 800974c:	425b      	neglt	r3, r3
 800974e:	f042 0202 	orrlt.w	r2, r2, #2
 8009752:	9307      	strge	r3, [sp, #28]
 8009754:	9307      	strlt	r3, [sp, #28]
 8009756:	bfb8      	it	lt
 8009758:	9204      	strlt	r2, [sp, #16]
 800975a:	7823      	ldrb	r3, [r4, #0]
 800975c:	2b2e      	cmp	r3, #46	@ 0x2e
 800975e:	d10a      	bne.n	8009776 <_vfiprintf_r+0x156>
 8009760:	7863      	ldrb	r3, [r4, #1]
 8009762:	2b2a      	cmp	r3, #42	@ 0x2a
 8009764:	d132      	bne.n	80097cc <_vfiprintf_r+0x1ac>
 8009766:	9b03      	ldr	r3, [sp, #12]
 8009768:	1d1a      	adds	r2, r3, #4
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	9203      	str	r2, [sp, #12]
 800976e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009772:	3402      	adds	r4, #2
 8009774:	9305      	str	r3, [sp, #20]
 8009776:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800984c <_vfiprintf_r+0x22c>
 800977a:	7821      	ldrb	r1, [r4, #0]
 800977c:	2203      	movs	r2, #3
 800977e:	4650      	mov	r0, sl
 8009780:	f7f6 fd26 	bl	80001d0 <memchr>
 8009784:	b138      	cbz	r0, 8009796 <_vfiprintf_r+0x176>
 8009786:	9b04      	ldr	r3, [sp, #16]
 8009788:	eba0 000a 	sub.w	r0, r0, sl
 800978c:	2240      	movs	r2, #64	@ 0x40
 800978e:	4082      	lsls	r2, r0
 8009790:	4313      	orrs	r3, r2
 8009792:	3401      	adds	r4, #1
 8009794:	9304      	str	r3, [sp, #16]
 8009796:	f814 1b01 	ldrb.w	r1, [r4], #1
 800979a:	4829      	ldr	r0, [pc, #164]	@ (8009840 <_vfiprintf_r+0x220>)
 800979c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80097a0:	2206      	movs	r2, #6
 80097a2:	f7f6 fd15 	bl	80001d0 <memchr>
 80097a6:	2800      	cmp	r0, #0
 80097a8:	d03f      	beq.n	800982a <_vfiprintf_r+0x20a>
 80097aa:	4b26      	ldr	r3, [pc, #152]	@ (8009844 <_vfiprintf_r+0x224>)
 80097ac:	bb1b      	cbnz	r3, 80097f6 <_vfiprintf_r+0x1d6>
 80097ae:	9b03      	ldr	r3, [sp, #12]
 80097b0:	3307      	adds	r3, #7
 80097b2:	f023 0307 	bic.w	r3, r3, #7
 80097b6:	3308      	adds	r3, #8
 80097b8:	9303      	str	r3, [sp, #12]
 80097ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097bc:	443b      	add	r3, r7
 80097be:	9309      	str	r3, [sp, #36]	@ 0x24
 80097c0:	e76a      	b.n	8009698 <_vfiprintf_r+0x78>
 80097c2:	fb0c 3202 	mla	r2, ip, r2, r3
 80097c6:	460c      	mov	r4, r1
 80097c8:	2001      	movs	r0, #1
 80097ca:	e7a8      	b.n	800971e <_vfiprintf_r+0xfe>
 80097cc:	2300      	movs	r3, #0
 80097ce:	3401      	adds	r4, #1
 80097d0:	9305      	str	r3, [sp, #20]
 80097d2:	4619      	mov	r1, r3
 80097d4:	f04f 0c0a 	mov.w	ip, #10
 80097d8:	4620      	mov	r0, r4
 80097da:	f810 2b01 	ldrb.w	r2, [r0], #1
 80097de:	3a30      	subs	r2, #48	@ 0x30
 80097e0:	2a09      	cmp	r2, #9
 80097e2:	d903      	bls.n	80097ec <_vfiprintf_r+0x1cc>
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d0c6      	beq.n	8009776 <_vfiprintf_r+0x156>
 80097e8:	9105      	str	r1, [sp, #20]
 80097ea:	e7c4      	b.n	8009776 <_vfiprintf_r+0x156>
 80097ec:	fb0c 2101 	mla	r1, ip, r1, r2
 80097f0:	4604      	mov	r4, r0
 80097f2:	2301      	movs	r3, #1
 80097f4:	e7f0      	b.n	80097d8 <_vfiprintf_r+0x1b8>
 80097f6:	ab03      	add	r3, sp, #12
 80097f8:	9300      	str	r3, [sp, #0]
 80097fa:	462a      	mov	r2, r5
 80097fc:	4b12      	ldr	r3, [pc, #72]	@ (8009848 <_vfiprintf_r+0x228>)
 80097fe:	a904      	add	r1, sp, #16
 8009800:	4630      	mov	r0, r6
 8009802:	f3af 8000 	nop.w
 8009806:	4607      	mov	r7, r0
 8009808:	1c78      	adds	r0, r7, #1
 800980a:	d1d6      	bne.n	80097ba <_vfiprintf_r+0x19a>
 800980c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800980e:	07d9      	lsls	r1, r3, #31
 8009810:	d405      	bmi.n	800981e <_vfiprintf_r+0x1fe>
 8009812:	89ab      	ldrh	r3, [r5, #12]
 8009814:	059a      	lsls	r2, r3, #22
 8009816:	d402      	bmi.n	800981e <_vfiprintf_r+0x1fe>
 8009818:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800981a:	f7ff fce3 	bl	80091e4 <__retarget_lock_release_recursive>
 800981e:	89ab      	ldrh	r3, [r5, #12]
 8009820:	065b      	lsls	r3, r3, #25
 8009822:	f53f af1f 	bmi.w	8009664 <_vfiprintf_r+0x44>
 8009826:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009828:	e71e      	b.n	8009668 <_vfiprintf_r+0x48>
 800982a:	ab03      	add	r3, sp, #12
 800982c:	9300      	str	r3, [sp, #0]
 800982e:	462a      	mov	r2, r5
 8009830:	4b05      	ldr	r3, [pc, #20]	@ (8009848 <_vfiprintf_r+0x228>)
 8009832:	a904      	add	r1, sp, #16
 8009834:	4630      	mov	r0, r6
 8009836:	f000 f879 	bl	800992c <_printf_i>
 800983a:	e7e4      	b.n	8009806 <_vfiprintf_r+0x1e6>
 800983c:	080273af 	.word	0x080273af
 8009840:	080273b9 	.word	0x080273b9
 8009844:	00000000 	.word	0x00000000
 8009848:	080095fd 	.word	0x080095fd
 800984c:	080273b5 	.word	0x080273b5

08009850 <_printf_common>:
 8009850:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009854:	4616      	mov	r6, r2
 8009856:	4698      	mov	r8, r3
 8009858:	688a      	ldr	r2, [r1, #8]
 800985a:	690b      	ldr	r3, [r1, #16]
 800985c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009860:	4293      	cmp	r3, r2
 8009862:	bfb8      	it	lt
 8009864:	4613      	movlt	r3, r2
 8009866:	6033      	str	r3, [r6, #0]
 8009868:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800986c:	4607      	mov	r7, r0
 800986e:	460c      	mov	r4, r1
 8009870:	b10a      	cbz	r2, 8009876 <_printf_common+0x26>
 8009872:	3301      	adds	r3, #1
 8009874:	6033      	str	r3, [r6, #0]
 8009876:	6823      	ldr	r3, [r4, #0]
 8009878:	0699      	lsls	r1, r3, #26
 800987a:	bf42      	ittt	mi
 800987c:	6833      	ldrmi	r3, [r6, #0]
 800987e:	3302      	addmi	r3, #2
 8009880:	6033      	strmi	r3, [r6, #0]
 8009882:	6825      	ldr	r5, [r4, #0]
 8009884:	f015 0506 	ands.w	r5, r5, #6
 8009888:	d106      	bne.n	8009898 <_printf_common+0x48>
 800988a:	f104 0a19 	add.w	sl, r4, #25
 800988e:	68e3      	ldr	r3, [r4, #12]
 8009890:	6832      	ldr	r2, [r6, #0]
 8009892:	1a9b      	subs	r3, r3, r2
 8009894:	42ab      	cmp	r3, r5
 8009896:	dc26      	bgt.n	80098e6 <_printf_common+0x96>
 8009898:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800989c:	6822      	ldr	r2, [r4, #0]
 800989e:	3b00      	subs	r3, #0
 80098a0:	bf18      	it	ne
 80098a2:	2301      	movne	r3, #1
 80098a4:	0692      	lsls	r2, r2, #26
 80098a6:	d42b      	bmi.n	8009900 <_printf_common+0xb0>
 80098a8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80098ac:	4641      	mov	r1, r8
 80098ae:	4638      	mov	r0, r7
 80098b0:	47c8      	blx	r9
 80098b2:	3001      	adds	r0, #1
 80098b4:	d01e      	beq.n	80098f4 <_printf_common+0xa4>
 80098b6:	6823      	ldr	r3, [r4, #0]
 80098b8:	6922      	ldr	r2, [r4, #16]
 80098ba:	f003 0306 	and.w	r3, r3, #6
 80098be:	2b04      	cmp	r3, #4
 80098c0:	bf02      	ittt	eq
 80098c2:	68e5      	ldreq	r5, [r4, #12]
 80098c4:	6833      	ldreq	r3, [r6, #0]
 80098c6:	1aed      	subeq	r5, r5, r3
 80098c8:	68a3      	ldr	r3, [r4, #8]
 80098ca:	bf0c      	ite	eq
 80098cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80098d0:	2500      	movne	r5, #0
 80098d2:	4293      	cmp	r3, r2
 80098d4:	bfc4      	itt	gt
 80098d6:	1a9b      	subgt	r3, r3, r2
 80098d8:	18ed      	addgt	r5, r5, r3
 80098da:	2600      	movs	r6, #0
 80098dc:	341a      	adds	r4, #26
 80098de:	42b5      	cmp	r5, r6
 80098e0:	d11a      	bne.n	8009918 <_printf_common+0xc8>
 80098e2:	2000      	movs	r0, #0
 80098e4:	e008      	b.n	80098f8 <_printf_common+0xa8>
 80098e6:	2301      	movs	r3, #1
 80098e8:	4652      	mov	r2, sl
 80098ea:	4641      	mov	r1, r8
 80098ec:	4638      	mov	r0, r7
 80098ee:	47c8      	blx	r9
 80098f0:	3001      	adds	r0, #1
 80098f2:	d103      	bne.n	80098fc <_printf_common+0xac>
 80098f4:	f04f 30ff 	mov.w	r0, #4294967295
 80098f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80098fc:	3501      	adds	r5, #1
 80098fe:	e7c6      	b.n	800988e <_printf_common+0x3e>
 8009900:	18e1      	adds	r1, r4, r3
 8009902:	1c5a      	adds	r2, r3, #1
 8009904:	2030      	movs	r0, #48	@ 0x30
 8009906:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800990a:	4422      	add	r2, r4
 800990c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009910:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009914:	3302      	adds	r3, #2
 8009916:	e7c7      	b.n	80098a8 <_printf_common+0x58>
 8009918:	2301      	movs	r3, #1
 800991a:	4622      	mov	r2, r4
 800991c:	4641      	mov	r1, r8
 800991e:	4638      	mov	r0, r7
 8009920:	47c8      	blx	r9
 8009922:	3001      	adds	r0, #1
 8009924:	d0e6      	beq.n	80098f4 <_printf_common+0xa4>
 8009926:	3601      	adds	r6, #1
 8009928:	e7d9      	b.n	80098de <_printf_common+0x8e>
	...

0800992c <_printf_i>:
 800992c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009930:	7e0f      	ldrb	r7, [r1, #24]
 8009932:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009934:	2f78      	cmp	r7, #120	@ 0x78
 8009936:	4691      	mov	r9, r2
 8009938:	4680      	mov	r8, r0
 800993a:	460c      	mov	r4, r1
 800993c:	469a      	mov	sl, r3
 800993e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009942:	d807      	bhi.n	8009954 <_printf_i+0x28>
 8009944:	2f62      	cmp	r7, #98	@ 0x62
 8009946:	d80a      	bhi.n	800995e <_printf_i+0x32>
 8009948:	2f00      	cmp	r7, #0
 800994a:	f000 80d1 	beq.w	8009af0 <_printf_i+0x1c4>
 800994e:	2f58      	cmp	r7, #88	@ 0x58
 8009950:	f000 80b8 	beq.w	8009ac4 <_printf_i+0x198>
 8009954:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009958:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800995c:	e03a      	b.n	80099d4 <_printf_i+0xa8>
 800995e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009962:	2b15      	cmp	r3, #21
 8009964:	d8f6      	bhi.n	8009954 <_printf_i+0x28>
 8009966:	a101      	add	r1, pc, #4	@ (adr r1, 800996c <_printf_i+0x40>)
 8009968:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800996c:	080099c5 	.word	0x080099c5
 8009970:	080099d9 	.word	0x080099d9
 8009974:	08009955 	.word	0x08009955
 8009978:	08009955 	.word	0x08009955
 800997c:	08009955 	.word	0x08009955
 8009980:	08009955 	.word	0x08009955
 8009984:	080099d9 	.word	0x080099d9
 8009988:	08009955 	.word	0x08009955
 800998c:	08009955 	.word	0x08009955
 8009990:	08009955 	.word	0x08009955
 8009994:	08009955 	.word	0x08009955
 8009998:	08009ad7 	.word	0x08009ad7
 800999c:	08009a03 	.word	0x08009a03
 80099a0:	08009a91 	.word	0x08009a91
 80099a4:	08009955 	.word	0x08009955
 80099a8:	08009955 	.word	0x08009955
 80099ac:	08009af9 	.word	0x08009af9
 80099b0:	08009955 	.word	0x08009955
 80099b4:	08009a03 	.word	0x08009a03
 80099b8:	08009955 	.word	0x08009955
 80099bc:	08009955 	.word	0x08009955
 80099c0:	08009a99 	.word	0x08009a99
 80099c4:	6833      	ldr	r3, [r6, #0]
 80099c6:	1d1a      	adds	r2, r3, #4
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	6032      	str	r2, [r6, #0]
 80099cc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80099d0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80099d4:	2301      	movs	r3, #1
 80099d6:	e09c      	b.n	8009b12 <_printf_i+0x1e6>
 80099d8:	6833      	ldr	r3, [r6, #0]
 80099da:	6820      	ldr	r0, [r4, #0]
 80099dc:	1d19      	adds	r1, r3, #4
 80099de:	6031      	str	r1, [r6, #0]
 80099e0:	0606      	lsls	r6, r0, #24
 80099e2:	d501      	bpl.n	80099e8 <_printf_i+0xbc>
 80099e4:	681d      	ldr	r5, [r3, #0]
 80099e6:	e003      	b.n	80099f0 <_printf_i+0xc4>
 80099e8:	0645      	lsls	r5, r0, #25
 80099ea:	d5fb      	bpl.n	80099e4 <_printf_i+0xb8>
 80099ec:	f9b3 5000 	ldrsh.w	r5, [r3]
 80099f0:	2d00      	cmp	r5, #0
 80099f2:	da03      	bge.n	80099fc <_printf_i+0xd0>
 80099f4:	232d      	movs	r3, #45	@ 0x2d
 80099f6:	426d      	negs	r5, r5
 80099f8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80099fc:	4858      	ldr	r0, [pc, #352]	@ (8009b60 <_printf_i+0x234>)
 80099fe:	230a      	movs	r3, #10
 8009a00:	e011      	b.n	8009a26 <_printf_i+0xfa>
 8009a02:	6821      	ldr	r1, [r4, #0]
 8009a04:	6833      	ldr	r3, [r6, #0]
 8009a06:	0608      	lsls	r0, r1, #24
 8009a08:	f853 5b04 	ldr.w	r5, [r3], #4
 8009a0c:	d402      	bmi.n	8009a14 <_printf_i+0xe8>
 8009a0e:	0649      	lsls	r1, r1, #25
 8009a10:	bf48      	it	mi
 8009a12:	b2ad      	uxthmi	r5, r5
 8009a14:	2f6f      	cmp	r7, #111	@ 0x6f
 8009a16:	4852      	ldr	r0, [pc, #328]	@ (8009b60 <_printf_i+0x234>)
 8009a18:	6033      	str	r3, [r6, #0]
 8009a1a:	bf14      	ite	ne
 8009a1c:	230a      	movne	r3, #10
 8009a1e:	2308      	moveq	r3, #8
 8009a20:	2100      	movs	r1, #0
 8009a22:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009a26:	6866      	ldr	r6, [r4, #4]
 8009a28:	60a6      	str	r6, [r4, #8]
 8009a2a:	2e00      	cmp	r6, #0
 8009a2c:	db05      	blt.n	8009a3a <_printf_i+0x10e>
 8009a2e:	6821      	ldr	r1, [r4, #0]
 8009a30:	432e      	orrs	r6, r5
 8009a32:	f021 0104 	bic.w	r1, r1, #4
 8009a36:	6021      	str	r1, [r4, #0]
 8009a38:	d04b      	beq.n	8009ad2 <_printf_i+0x1a6>
 8009a3a:	4616      	mov	r6, r2
 8009a3c:	fbb5 f1f3 	udiv	r1, r5, r3
 8009a40:	fb03 5711 	mls	r7, r3, r1, r5
 8009a44:	5dc7      	ldrb	r7, [r0, r7]
 8009a46:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009a4a:	462f      	mov	r7, r5
 8009a4c:	42bb      	cmp	r3, r7
 8009a4e:	460d      	mov	r5, r1
 8009a50:	d9f4      	bls.n	8009a3c <_printf_i+0x110>
 8009a52:	2b08      	cmp	r3, #8
 8009a54:	d10b      	bne.n	8009a6e <_printf_i+0x142>
 8009a56:	6823      	ldr	r3, [r4, #0]
 8009a58:	07df      	lsls	r7, r3, #31
 8009a5a:	d508      	bpl.n	8009a6e <_printf_i+0x142>
 8009a5c:	6923      	ldr	r3, [r4, #16]
 8009a5e:	6861      	ldr	r1, [r4, #4]
 8009a60:	4299      	cmp	r1, r3
 8009a62:	bfde      	ittt	le
 8009a64:	2330      	movle	r3, #48	@ 0x30
 8009a66:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009a6a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009a6e:	1b92      	subs	r2, r2, r6
 8009a70:	6122      	str	r2, [r4, #16]
 8009a72:	f8cd a000 	str.w	sl, [sp]
 8009a76:	464b      	mov	r3, r9
 8009a78:	aa03      	add	r2, sp, #12
 8009a7a:	4621      	mov	r1, r4
 8009a7c:	4640      	mov	r0, r8
 8009a7e:	f7ff fee7 	bl	8009850 <_printf_common>
 8009a82:	3001      	adds	r0, #1
 8009a84:	d14a      	bne.n	8009b1c <_printf_i+0x1f0>
 8009a86:	f04f 30ff 	mov.w	r0, #4294967295
 8009a8a:	b004      	add	sp, #16
 8009a8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a90:	6823      	ldr	r3, [r4, #0]
 8009a92:	f043 0320 	orr.w	r3, r3, #32
 8009a96:	6023      	str	r3, [r4, #0]
 8009a98:	4832      	ldr	r0, [pc, #200]	@ (8009b64 <_printf_i+0x238>)
 8009a9a:	2778      	movs	r7, #120	@ 0x78
 8009a9c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009aa0:	6823      	ldr	r3, [r4, #0]
 8009aa2:	6831      	ldr	r1, [r6, #0]
 8009aa4:	061f      	lsls	r7, r3, #24
 8009aa6:	f851 5b04 	ldr.w	r5, [r1], #4
 8009aaa:	d402      	bmi.n	8009ab2 <_printf_i+0x186>
 8009aac:	065f      	lsls	r7, r3, #25
 8009aae:	bf48      	it	mi
 8009ab0:	b2ad      	uxthmi	r5, r5
 8009ab2:	6031      	str	r1, [r6, #0]
 8009ab4:	07d9      	lsls	r1, r3, #31
 8009ab6:	bf44      	itt	mi
 8009ab8:	f043 0320 	orrmi.w	r3, r3, #32
 8009abc:	6023      	strmi	r3, [r4, #0]
 8009abe:	b11d      	cbz	r5, 8009ac8 <_printf_i+0x19c>
 8009ac0:	2310      	movs	r3, #16
 8009ac2:	e7ad      	b.n	8009a20 <_printf_i+0xf4>
 8009ac4:	4826      	ldr	r0, [pc, #152]	@ (8009b60 <_printf_i+0x234>)
 8009ac6:	e7e9      	b.n	8009a9c <_printf_i+0x170>
 8009ac8:	6823      	ldr	r3, [r4, #0]
 8009aca:	f023 0320 	bic.w	r3, r3, #32
 8009ace:	6023      	str	r3, [r4, #0]
 8009ad0:	e7f6      	b.n	8009ac0 <_printf_i+0x194>
 8009ad2:	4616      	mov	r6, r2
 8009ad4:	e7bd      	b.n	8009a52 <_printf_i+0x126>
 8009ad6:	6833      	ldr	r3, [r6, #0]
 8009ad8:	6825      	ldr	r5, [r4, #0]
 8009ada:	6961      	ldr	r1, [r4, #20]
 8009adc:	1d18      	adds	r0, r3, #4
 8009ade:	6030      	str	r0, [r6, #0]
 8009ae0:	062e      	lsls	r6, r5, #24
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	d501      	bpl.n	8009aea <_printf_i+0x1be>
 8009ae6:	6019      	str	r1, [r3, #0]
 8009ae8:	e002      	b.n	8009af0 <_printf_i+0x1c4>
 8009aea:	0668      	lsls	r0, r5, #25
 8009aec:	d5fb      	bpl.n	8009ae6 <_printf_i+0x1ba>
 8009aee:	8019      	strh	r1, [r3, #0]
 8009af0:	2300      	movs	r3, #0
 8009af2:	6123      	str	r3, [r4, #16]
 8009af4:	4616      	mov	r6, r2
 8009af6:	e7bc      	b.n	8009a72 <_printf_i+0x146>
 8009af8:	6833      	ldr	r3, [r6, #0]
 8009afa:	1d1a      	adds	r2, r3, #4
 8009afc:	6032      	str	r2, [r6, #0]
 8009afe:	681e      	ldr	r6, [r3, #0]
 8009b00:	6862      	ldr	r2, [r4, #4]
 8009b02:	2100      	movs	r1, #0
 8009b04:	4630      	mov	r0, r6
 8009b06:	f7f6 fb63 	bl	80001d0 <memchr>
 8009b0a:	b108      	cbz	r0, 8009b10 <_printf_i+0x1e4>
 8009b0c:	1b80      	subs	r0, r0, r6
 8009b0e:	6060      	str	r0, [r4, #4]
 8009b10:	6863      	ldr	r3, [r4, #4]
 8009b12:	6123      	str	r3, [r4, #16]
 8009b14:	2300      	movs	r3, #0
 8009b16:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009b1a:	e7aa      	b.n	8009a72 <_printf_i+0x146>
 8009b1c:	6923      	ldr	r3, [r4, #16]
 8009b1e:	4632      	mov	r2, r6
 8009b20:	4649      	mov	r1, r9
 8009b22:	4640      	mov	r0, r8
 8009b24:	47d0      	blx	sl
 8009b26:	3001      	adds	r0, #1
 8009b28:	d0ad      	beq.n	8009a86 <_printf_i+0x15a>
 8009b2a:	6823      	ldr	r3, [r4, #0]
 8009b2c:	079b      	lsls	r3, r3, #30
 8009b2e:	d413      	bmi.n	8009b58 <_printf_i+0x22c>
 8009b30:	68e0      	ldr	r0, [r4, #12]
 8009b32:	9b03      	ldr	r3, [sp, #12]
 8009b34:	4298      	cmp	r0, r3
 8009b36:	bfb8      	it	lt
 8009b38:	4618      	movlt	r0, r3
 8009b3a:	e7a6      	b.n	8009a8a <_printf_i+0x15e>
 8009b3c:	2301      	movs	r3, #1
 8009b3e:	4632      	mov	r2, r6
 8009b40:	4649      	mov	r1, r9
 8009b42:	4640      	mov	r0, r8
 8009b44:	47d0      	blx	sl
 8009b46:	3001      	adds	r0, #1
 8009b48:	d09d      	beq.n	8009a86 <_printf_i+0x15a>
 8009b4a:	3501      	adds	r5, #1
 8009b4c:	68e3      	ldr	r3, [r4, #12]
 8009b4e:	9903      	ldr	r1, [sp, #12]
 8009b50:	1a5b      	subs	r3, r3, r1
 8009b52:	42ab      	cmp	r3, r5
 8009b54:	dcf2      	bgt.n	8009b3c <_printf_i+0x210>
 8009b56:	e7eb      	b.n	8009b30 <_printf_i+0x204>
 8009b58:	2500      	movs	r5, #0
 8009b5a:	f104 0619 	add.w	r6, r4, #25
 8009b5e:	e7f5      	b.n	8009b4c <_printf_i+0x220>
 8009b60:	080273c0 	.word	0x080273c0
 8009b64:	080273d1 	.word	0x080273d1

08009b68 <__swbuf_r>:
 8009b68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b6a:	460e      	mov	r6, r1
 8009b6c:	4614      	mov	r4, r2
 8009b6e:	4605      	mov	r5, r0
 8009b70:	b118      	cbz	r0, 8009b7a <__swbuf_r+0x12>
 8009b72:	6a03      	ldr	r3, [r0, #32]
 8009b74:	b90b      	cbnz	r3, 8009b7a <__swbuf_r+0x12>
 8009b76:	f7ff fa41 	bl	8008ffc <__sinit>
 8009b7a:	69a3      	ldr	r3, [r4, #24]
 8009b7c:	60a3      	str	r3, [r4, #8]
 8009b7e:	89a3      	ldrh	r3, [r4, #12]
 8009b80:	071a      	lsls	r2, r3, #28
 8009b82:	d501      	bpl.n	8009b88 <__swbuf_r+0x20>
 8009b84:	6923      	ldr	r3, [r4, #16]
 8009b86:	b943      	cbnz	r3, 8009b9a <__swbuf_r+0x32>
 8009b88:	4621      	mov	r1, r4
 8009b8a:	4628      	mov	r0, r5
 8009b8c:	f000 f82a 	bl	8009be4 <__swsetup_r>
 8009b90:	b118      	cbz	r0, 8009b9a <__swbuf_r+0x32>
 8009b92:	f04f 37ff 	mov.w	r7, #4294967295
 8009b96:	4638      	mov	r0, r7
 8009b98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009b9a:	6823      	ldr	r3, [r4, #0]
 8009b9c:	6922      	ldr	r2, [r4, #16]
 8009b9e:	1a98      	subs	r0, r3, r2
 8009ba0:	6963      	ldr	r3, [r4, #20]
 8009ba2:	b2f6      	uxtb	r6, r6
 8009ba4:	4283      	cmp	r3, r0
 8009ba6:	4637      	mov	r7, r6
 8009ba8:	dc05      	bgt.n	8009bb6 <__swbuf_r+0x4e>
 8009baa:	4621      	mov	r1, r4
 8009bac:	4628      	mov	r0, r5
 8009bae:	f7ff fcbd 	bl	800952c <_fflush_r>
 8009bb2:	2800      	cmp	r0, #0
 8009bb4:	d1ed      	bne.n	8009b92 <__swbuf_r+0x2a>
 8009bb6:	68a3      	ldr	r3, [r4, #8]
 8009bb8:	3b01      	subs	r3, #1
 8009bba:	60a3      	str	r3, [r4, #8]
 8009bbc:	6823      	ldr	r3, [r4, #0]
 8009bbe:	1c5a      	adds	r2, r3, #1
 8009bc0:	6022      	str	r2, [r4, #0]
 8009bc2:	701e      	strb	r6, [r3, #0]
 8009bc4:	6962      	ldr	r2, [r4, #20]
 8009bc6:	1c43      	adds	r3, r0, #1
 8009bc8:	429a      	cmp	r2, r3
 8009bca:	d004      	beq.n	8009bd6 <__swbuf_r+0x6e>
 8009bcc:	89a3      	ldrh	r3, [r4, #12]
 8009bce:	07db      	lsls	r3, r3, #31
 8009bd0:	d5e1      	bpl.n	8009b96 <__swbuf_r+0x2e>
 8009bd2:	2e0a      	cmp	r6, #10
 8009bd4:	d1df      	bne.n	8009b96 <__swbuf_r+0x2e>
 8009bd6:	4621      	mov	r1, r4
 8009bd8:	4628      	mov	r0, r5
 8009bda:	f7ff fca7 	bl	800952c <_fflush_r>
 8009bde:	2800      	cmp	r0, #0
 8009be0:	d0d9      	beq.n	8009b96 <__swbuf_r+0x2e>
 8009be2:	e7d6      	b.n	8009b92 <__swbuf_r+0x2a>

08009be4 <__swsetup_r>:
 8009be4:	b538      	push	{r3, r4, r5, lr}
 8009be6:	4b29      	ldr	r3, [pc, #164]	@ (8009c8c <__swsetup_r+0xa8>)
 8009be8:	4605      	mov	r5, r0
 8009bea:	6818      	ldr	r0, [r3, #0]
 8009bec:	460c      	mov	r4, r1
 8009bee:	b118      	cbz	r0, 8009bf8 <__swsetup_r+0x14>
 8009bf0:	6a03      	ldr	r3, [r0, #32]
 8009bf2:	b90b      	cbnz	r3, 8009bf8 <__swsetup_r+0x14>
 8009bf4:	f7ff fa02 	bl	8008ffc <__sinit>
 8009bf8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009bfc:	0719      	lsls	r1, r3, #28
 8009bfe:	d422      	bmi.n	8009c46 <__swsetup_r+0x62>
 8009c00:	06da      	lsls	r2, r3, #27
 8009c02:	d407      	bmi.n	8009c14 <__swsetup_r+0x30>
 8009c04:	2209      	movs	r2, #9
 8009c06:	602a      	str	r2, [r5, #0]
 8009c08:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009c0c:	81a3      	strh	r3, [r4, #12]
 8009c0e:	f04f 30ff 	mov.w	r0, #4294967295
 8009c12:	e033      	b.n	8009c7c <__swsetup_r+0x98>
 8009c14:	0758      	lsls	r0, r3, #29
 8009c16:	d512      	bpl.n	8009c3e <__swsetup_r+0x5a>
 8009c18:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009c1a:	b141      	cbz	r1, 8009c2e <__swsetup_r+0x4a>
 8009c1c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009c20:	4299      	cmp	r1, r3
 8009c22:	d002      	beq.n	8009c2a <__swsetup_r+0x46>
 8009c24:	4628      	mov	r0, r5
 8009c26:	f7ff fafd 	bl	8009224 <_free_r>
 8009c2a:	2300      	movs	r3, #0
 8009c2c:	6363      	str	r3, [r4, #52]	@ 0x34
 8009c2e:	89a3      	ldrh	r3, [r4, #12]
 8009c30:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009c34:	81a3      	strh	r3, [r4, #12]
 8009c36:	2300      	movs	r3, #0
 8009c38:	6063      	str	r3, [r4, #4]
 8009c3a:	6923      	ldr	r3, [r4, #16]
 8009c3c:	6023      	str	r3, [r4, #0]
 8009c3e:	89a3      	ldrh	r3, [r4, #12]
 8009c40:	f043 0308 	orr.w	r3, r3, #8
 8009c44:	81a3      	strh	r3, [r4, #12]
 8009c46:	6923      	ldr	r3, [r4, #16]
 8009c48:	b94b      	cbnz	r3, 8009c5e <__swsetup_r+0x7a>
 8009c4a:	89a3      	ldrh	r3, [r4, #12]
 8009c4c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009c50:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009c54:	d003      	beq.n	8009c5e <__swsetup_r+0x7a>
 8009c56:	4621      	mov	r1, r4
 8009c58:	4628      	mov	r0, r5
 8009c5a:	f000 f883 	bl	8009d64 <__smakebuf_r>
 8009c5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c62:	f013 0201 	ands.w	r2, r3, #1
 8009c66:	d00a      	beq.n	8009c7e <__swsetup_r+0x9a>
 8009c68:	2200      	movs	r2, #0
 8009c6a:	60a2      	str	r2, [r4, #8]
 8009c6c:	6962      	ldr	r2, [r4, #20]
 8009c6e:	4252      	negs	r2, r2
 8009c70:	61a2      	str	r2, [r4, #24]
 8009c72:	6922      	ldr	r2, [r4, #16]
 8009c74:	b942      	cbnz	r2, 8009c88 <__swsetup_r+0xa4>
 8009c76:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009c7a:	d1c5      	bne.n	8009c08 <__swsetup_r+0x24>
 8009c7c:	bd38      	pop	{r3, r4, r5, pc}
 8009c7e:	0799      	lsls	r1, r3, #30
 8009c80:	bf58      	it	pl
 8009c82:	6962      	ldrpl	r2, [r4, #20]
 8009c84:	60a2      	str	r2, [r4, #8]
 8009c86:	e7f4      	b.n	8009c72 <__swsetup_r+0x8e>
 8009c88:	2000      	movs	r0, #0
 8009c8a:	e7f7      	b.n	8009c7c <__swsetup_r+0x98>
 8009c8c:	2000004c 	.word	0x2000004c

08009c90 <_raise_r>:
 8009c90:	291f      	cmp	r1, #31
 8009c92:	b538      	push	{r3, r4, r5, lr}
 8009c94:	4605      	mov	r5, r0
 8009c96:	460c      	mov	r4, r1
 8009c98:	d904      	bls.n	8009ca4 <_raise_r+0x14>
 8009c9a:	2316      	movs	r3, #22
 8009c9c:	6003      	str	r3, [r0, #0]
 8009c9e:	f04f 30ff 	mov.w	r0, #4294967295
 8009ca2:	bd38      	pop	{r3, r4, r5, pc}
 8009ca4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009ca6:	b112      	cbz	r2, 8009cae <_raise_r+0x1e>
 8009ca8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009cac:	b94b      	cbnz	r3, 8009cc2 <_raise_r+0x32>
 8009cae:	4628      	mov	r0, r5
 8009cb0:	f000 f830 	bl	8009d14 <_getpid_r>
 8009cb4:	4622      	mov	r2, r4
 8009cb6:	4601      	mov	r1, r0
 8009cb8:	4628      	mov	r0, r5
 8009cba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009cbe:	f000 b817 	b.w	8009cf0 <_kill_r>
 8009cc2:	2b01      	cmp	r3, #1
 8009cc4:	d00a      	beq.n	8009cdc <_raise_r+0x4c>
 8009cc6:	1c59      	adds	r1, r3, #1
 8009cc8:	d103      	bne.n	8009cd2 <_raise_r+0x42>
 8009cca:	2316      	movs	r3, #22
 8009ccc:	6003      	str	r3, [r0, #0]
 8009cce:	2001      	movs	r0, #1
 8009cd0:	e7e7      	b.n	8009ca2 <_raise_r+0x12>
 8009cd2:	2100      	movs	r1, #0
 8009cd4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009cd8:	4620      	mov	r0, r4
 8009cda:	4798      	blx	r3
 8009cdc:	2000      	movs	r0, #0
 8009cde:	e7e0      	b.n	8009ca2 <_raise_r+0x12>

08009ce0 <raise>:
 8009ce0:	4b02      	ldr	r3, [pc, #8]	@ (8009cec <raise+0xc>)
 8009ce2:	4601      	mov	r1, r0
 8009ce4:	6818      	ldr	r0, [r3, #0]
 8009ce6:	f7ff bfd3 	b.w	8009c90 <_raise_r>
 8009cea:	bf00      	nop
 8009cec:	2000004c 	.word	0x2000004c

08009cf0 <_kill_r>:
 8009cf0:	b538      	push	{r3, r4, r5, lr}
 8009cf2:	4d07      	ldr	r5, [pc, #28]	@ (8009d10 <_kill_r+0x20>)
 8009cf4:	2300      	movs	r3, #0
 8009cf6:	4604      	mov	r4, r0
 8009cf8:	4608      	mov	r0, r1
 8009cfa:	4611      	mov	r1, r2
 8009cfc:	602b      	str	r3, [r5, #0]
 8009cfe:	f7f9 f809 	bl	8002d14 <_kill>
 8009d02:	1c43      	adds	r3, r0, #1
 8009d04:	d102      	bne.n	8009d0c <_kill_r+0x1c>
 8009d06:	682b      	ldr	r3, [r5, #0]
 8009d08:	b103      	cbz	r3, 8009d0c <_kill_r+0x1c>
 8009d0a:	6023      	str	r3, [r4, #0]
 8009d0c:	bd38      	pop	{r3, r4, r5, pc}
 8009d0e:	bf00      	nop
 8009d10:	20001ec0 	.word	0x20001ec0

08009d14 <_getpid_r>:
 8009d14:	f7f8 bff6 	b.w	8002d04 <_getpid>

08009d18 <__swhatbuf_r>:
 8009d18:	b570      	push	{r4, r5, r6, lr}
 8009d1a:	460c      	mov	r4, r1
 8009d1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d20:	2900      	cmp	r1, #0
 8009d22:	b096      	sub	sp, #88	@ 0x58
 8009d24:	4615      	mov	r5, r2
 8009d26:	461e      	mov	r6, r3
 8009d28:	da0d      	bge.n	8009d46 <__swhatbuf_r+0x2e>
 8009d2a:	89a3      	ldrh	r3, [r4, #12]
 8009d2c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009d30:	f04f 0100 	mov.w	r1, #0
 8009d34:	bf14      	ite	ne
 8009d36:	2340      	movne	r3, #64	@ 0x40
 8009d38:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009d3c:	2000      	movs	r0, #0
 8009d3e:	6031      	str	r1, [r6, #0]
 8009d40:	602b      	str	r3, [r5, #0]
 8009d42:	b016      	add	sp, #88	@ 0x58
 8009d44:	bd70      	pop	{r4, r5, r6, pc}
 8009d46:	466a      	mov	r2, sp
 8009d48:	f000 f848 	bl	8009ddc <_fstat_r>
 8009d4c:	2800      	cmp	r0, #0
 8009d4e:	dbec      	blt.n	8009d2a <__swhatbuf_r+0x12>
 8009d50:	9901      	ldr	r1, [sp, #4]
 8009d52:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009d56:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009d5a:	4259      	negs	r1, r3
 8009d5c:	4159      	adcs	r1, r3
 8009d5e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009d62:	e7eb      	b.n	8009d3c <__swhatbuf_r+0x24>

08009d64 <__smakebuf_r>:
 8009d64:	898b      	ldrh	r3, [r1, #12]
 8009d66:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009d68:	079d      	lsls	r5, r3, #30
 8009d6a:	4606      	mov	r6, r0
 8009d6c:	460c      	mov	r4, r1
 8009d6e:	d507      	bpl.n	8009d80 <__smakebuf_r+0x1c>
 8009d70:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009d74:	6023      	str	r3, [r4, #0]
 8009d76:	6123      	str	r3, [r4, #16]
 8009d78:	2301      	movs	r3, #1
 8009d7a:	6163      	str	r3, [r4, #20]
 8009d7c:	b003      	add	sp, #12
 8009d7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009d80:	ab01      	add	r3, sp, #4
 8009d82:	466a      	mov	r2, sp
 8009d84:	f7ff ffc8 	bl	8009d18 <__swhatbuf_r>
 8009d88:	9f00      	ldr	r7, [sp, #0]
 8009d8a:	4605      	mov	r5, r0
 8009d8c:	4639      	mov	r1, r7
 8009d8e:	4630      	mov	r0, r6
 8009d90:	f7ff fabc 	bl	800930c <_malloc_r>
 8009d94:	b948      	cbnz	r0, 8009daa <__smakebuf_r+0x46>
 8009d96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d9a:	059a      	lsls	r2, r3, #22
 8009d9c:	d4ee      	bmi.n	8009d7c <__smakebuf_r+0x18>
 8009d9e:	f023 0303 	bic.w	r3, r3, #3
 8009da2:	f043 0302 	orr.w	r3, r3, #2
 8009da6:	81a3      	strh	r3, [r4, #12]
 8009da8:	e7e2      	b.n	8009d70 <__smakebuf_r+0xc>
 8009daa:	89a3      	ldrh	r3, [r4, #12]
 8009dac:	6020      	str	r0, [r4, #0]
 8009dae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009db2:	81a3      	strh	r3, [r4, #12]
 8009db4:	9b01      	ldr	r3, [sp, #4]
 8009db6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009dba:	b15b      	cbz	r3, 8009dd4 <__smakebuf_r+0x70>
 8009dbc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009dc0:	4630      	mov	r0, r6
 8009dc2:	f000 f81d 	bl	8009e00 <_isatty_r>
 8009dc6:	b128      	cbz	r0, 8009dd4 <__smakebuf_r+0x70>
 8009dc8:	89a3      	ldrh	r3, [r4, #12]
 8009dca:	f023 0303 	bic.w	r3, r3, #3
 8009dce:	f043 0301 	orr.w	r3, r3, #1
 8009dd2:	81a3      	strh	r3, [r4, #12]
 8009dd4:	89a3      	ldrh	r3, [r4, #12]
 8009dd6:	431d      	orrs	r5, r3
 8009dd8:	81a5      	strh	r5, [r4, #12]
 8009dda:	e7cf      	b.n	8009d7c <__smakebuf_r+0x18>

08009ddc <_fstat_r>:
 8009ddc:	b538      	push	{r3, r4, r5, lr}
 8009dde:	4d07      	ldr	r5, [pc, #28]	@ (8009dfc <_fstat_r+0x20>)
 8009de0:	2300      	movs	r3, #0
 8009de2:	4604      	mov	r4, r0
 8009de4:	4608      	mov	r0, r1
 8009de6:	4611      	mov	r1, r2
 8009de8:	602b      	str	r3, [r5, #0]
 8009dea:	f7f8 fff3 	bl	8002dd4 <_fstat>
 8009dee:	1c43      	adds	r3, r0, #1
 8009df0:	d102      	bne.n	8009df8 <_fstat_r+0x1c>
 8009df2:	682b      	ldr	r3, [r5, #0]
 8009df4:	b103      	cbz	r3, 8009df8 <_fstat_r+0x1c>
 8009df6:	6023      	str	r3, [r4, #0]
 8009df8:	bd38      	pop	{r3, r4, r5, pc}
 8009dfa:	bf00      	nop
 8009dfc:	20001ec0 	.word	0x20001ec0

08009e00 <_isatty_r>:
 8009e00:	b538      	push	{r3, r4, r5, lr}
 8009e02:	4d06      	ldr	r5, [pc, #24]	@ (8009e1c <_isatty_r+0x1c>)
 8009e04:	2300      	movs	r3, #0
 8009e06:	4604      	mov	r4, r0
 8009e08:	4608      	mov	r0, r1
 8009e0a:	602b      	str	r3, [r5, #0]
 8009e0c:	f7f8 fff2 	bl	8002df4 <_isatty>
 8009e10:	1c43      	adds	r3, r0, #1
 8009e12:	d102      	bne.n	8009e1a <_isatty_r+0x1a>
 8009e14:	682b      	ldr	r3, [r5, #0]
 8009e16:	b103      	cbz	r3, 8009e1a <_isatty_r+0x1a>
 8009e18:	6023      	str	r3, [r4, #0]
 8009e1a:	bd38      	pop	{r3, r4, r5, pc}
 8009e1c:	20001ec0 	.word	0x20001ec0

08009e20 <sqrtf>:
 8009e20:	b508      	push	{r3, lr}
 8009e22:	ed2d 8b02 	vpush	{d8}
 8009e26:	eeb0 8a40 	vmov.f32	s16, s0
 8009e2a:	f000 f817 	bl	8009e5c <__ieee754_sqrtf>
 8009e2e:	eeb4 8a48 	vcmp.f32	s16, s16
 8009e32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e36:	d60c      	bvs.n	8009e52 <sqrtf+0x32>
 8009e38:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8009e58 <sqrtf+0x38>
 8009e3c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8009e40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e44:	d505      	bpl.n	8009e52 <sqrtf+0x32>
 8009e46:	f7ff f9a1 	bl	800918c <__errno>
 8009e4a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8009e4e:	2321      	movs	r3, #33	@ 0x21
 8009e50:	6003      	str	r3, [r0, #0]
 8009e52:	ecbd 8b02 	vpop	{d8}
 8009e56:	bd08      	pop	{r3, pc}
 8009e58:	00000000 	.word	0x00000000

08009e5c <__ieee754_sqrtf>:
 8009e5c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8009e60:	4770      	bx	lr
	...

08009e64 <_init>:
 8009e64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e66:	bf00      	nop
 8009e68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e6a:	bc08      	pop	{r3}
 8009e6c:	469e      	mov	lr, r3
 8009e6e:	4770      	bx	lr

08009e70 <_fini>:
 8009e70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e72:	bf00      	nop
 8009e74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e76:	bc08      	pop	{r3}
 8009e78:	469e      	mov	lr, r3
 8009e7a:	4770      	bx	lr
