--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml LIB_LCD4BITS_INTESC_REVB.twx LIB_LCD4BITS_INTESC_REVB.ncd
-o LIB_LCD4BITS_INTESC_REVB.twr LIB_LCD4BITS_INTESC_REVB.pcf -ucf
LIB_LCD4BITS_INTESC_REVB.ucf

Design file:              LIB_LCD4BITS_INTESC_REVB.ncd
Physical constraint file: LIB_LCD4BITS_INTESC_REVB.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
RX          |    2.209(R)|    0.576(R)|CLK_BUFGP         |   0.000|
VIN<0>      |   18.173(R)|   -0.855(R)|CLK_BUFGP         |   0.000|
VIN<1>      |   18.410(R)|   -1.045(R)|CLK_BUFGP         |   0.000|
VIN<2>      |   18.608(R)|   -1.203(R)|CLK_BUFGP         |   0.000|
VIN<3>      |   18.305(R)|   -0.076(R)|CLK_BUFGP         |   0.000|
VIN<4>      |   16.517(R)|    0.702(R)|CLK_BUFGP         |   0.000|
VIN<5>      |   16.818(R)|    0.482(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DATA_LCD<0> |    8.531(R)|CLK_BUFGP         |   0.000|
DATA_LCD<1> |    8.795(R)|CLK_BUFGP         |   0.000|
DATA_LCD<2> |    7.839(R)|CLK_BUFGP         |   0.000|
DATA_LCD<3> |    7.502(R)|CLK_BUFGP         |   0.000|
ENA         |   10.788(R)|CLK_BUFGP         |   0.000|
RS          |    8.087(R)|CLK_BUFGP         |   0.000|
TX          |    8.947(R)|CLK_BUFGP         |   0.000|
TX_PRINCIPAL|    7.470(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   27.106|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Jun 03 13:56:27 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 183 MB



