
*** Running vivado
    with args -log calculadora.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source calculadora.tcl -notrace



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source calculadora.tcl -notrace
create_project: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 995.875 ; gain = 0.000
Command: link_design -top calculadora -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 995.875 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.srcs/constrs_1/imports/3° Semestre/Basys3_Master.xdc]
create_clock: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 995.875 ; gain = 0.000
Finished Parsing XDC File [C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.srcs/constrs_1/imports/3° Semestre/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 995.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:01:48 . Memory (MB): peak = 995.875 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 995.875 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1c570a748

Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 1240.305 ; gain = 244.430

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d893b667

Time (s): cpu = 00:00:00 ; elapsed = 00:00:42 . Memory (MB): peak = 1434.996 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d893b667

Time (s): cpu = 00:00:00 ; elapsed = 00:00:44 . Memory (MB): peak = 1434.996 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 96aadcf0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:49 . Memory (MB): peak = 1434.996 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 96aadcf0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:52 . Memory (MB): peak = 1434.996 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 96aadcf0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:53 . Memory (MB): peak = 1434.996 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 96aadcf0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:53 . Memory (MB): peak = 1434.996 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1434.996 ; gain = 0.000
Ending Logic Optimization Task | Checksum: f8a3570f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:56 . Memory (MB): peak = 1434.996 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: f8a3570f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1434.996 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f8a3570f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1434.996 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1434.996 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: f8a3570f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1434.996 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:31 ; elapsed = 00:02:46 . Memory (MB): peak = 1434.996 ; gain = 439.121
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1434.996 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.runs/impl_1/calculadora_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 1434.996 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file calculadora_drc_opted.rpt -pb calculadora_drc_opted.pb -rpx calculadora_drc_opted.rpx
Command: report_drc -file calculadora_drc_opted.rpt -pb calculadora_drc_opted.pb -rpx calculadora_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xinlinx/Vivado/2020.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.runs/impl_1/calculadora_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:45 . Memory (MB): peak = 1434.996 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1434.996 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b5c63c1d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1434.996 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1434.996 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c1c2d177

Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 1434.996 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d46a9ad4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 1434.996 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d46a9ad4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 1434.996 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: d46a9ad4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:48 . Memory (MB): peak = 1434.996 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 12b50acd2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:52 . Memory (MB): peak = 1434.996 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 1 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1434.996 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              1  |                     1  |           0  |           1  |  00:00:02  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              1  |                     1  |           0  |           3  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1413b4a87

Time (s): cpu = 00:00:04 ; elapsed = 00:01:11 . Memory (MB): peak = 1434.996 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 20370f0a1

Time (s): cpu = 00:00:05 ; elapsed = 00:01:13 . Memory (MB): peak = 1434.996 ; gain = 0.000
Phase 2 Global Placement | Checksum: 20370f0a1

Time (s): cpu = 00:00:05 ; elapsed = 00:01:14 . Memory (MB): peak = 1434.996 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 166e3db76

Time (s): cpu = 00:00:05 ; elapsed = 00:01:14 . Memory (MB): peak = 1434.996 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c98d7538

Time (s): cpu = 00:00:05 ; elapsed = 00:01:14 . Memory (MB): peak = 1434.996 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ca3ca25b

Time (s): cpu = 00:00:05 ; elapsed = 00:01:14 . Memory (MB): peak = 1434.996 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17f52b86d

Time (s): cpu = 00:00:05 ; elapsed = 00:01:14 . Memory (MB): peak = 1434.996 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 28e10e2b0

Time (s): cpu = 00:00:06 ; elapsed = 00:01:25 . Memory (MB): peak = 1434.996 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 20c6cd397

Time (s): cpu = 00:00:06 ; elapsed = 00:01:25 . Memory (MB): peak = 1434.996 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1d382c965

Time (s): cpu = 00:00:06 ; elapsed = 00:01:25 . Memory (MB): peak = 1434.996 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1d382c965

Time (s): cpu = 00:00:06 ; elapsed = 00:01:25 . Memory (MB): peak = 1434.996 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 87fcd581

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.089 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 8e7f5427

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.209 . Memory (MB): peak = 1444.582 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 9cd09917

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.286 . Memory (MB): peak = 1444.582 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 87fcd581

Time (s): cpu = 00:00:06 ; elapsed = 00:01:31 . Memory (MB): peak = 1444.582 ; gain = 9.586
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.089. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 8c140dad

Time (s): cpu = 00:00:06 ; elapsed = 00:01:32 . Memory (MB): peak = 1444.582 ; gain = 9.586
Phase 4.1 Post Commit Optimization | Checksum: 8c140dad

Time (s): cpu = 00:00:06 ; elapsed = 00:01:32 . Memory (MB): peak = 1444.582 ; gain = 9.586

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 8c140dad

Time (s): cpu = 00:00:06 ; elapsed = 00:01:32 . Memory (MB): peak = 1444.582 ; gain = 9.586

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 8c140dad

Time (s): cpu = 00:00:06 ; elapsed = 00:01:32 . Memory (MB): peak = 1444.582 ; gain = 9.586

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1444.582 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 6e81b501

Time (s): cpu = 00:00:06 ; elapsed = 00:01:33 . Memory (MB): peak = 1444.582 ; gain = 9.586
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 6e81b501

Time (s): cpu = 00:00:06 ; elapsed = 00:01:33 . Memory (MB): peak = 1444.582 ; gain = 9.586
Ending Placer Task | Checksum: 3c612579

Time (s): cpu = 00:00:06 ; elapsed = 00:01:33 . Memory (MB): peak = 1444.582 ; gain = 9.586
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:01:41 . Memory (MB): peak = 1444.582 ; gain = 9.586
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1444.812 ; gain = 0.230
INFO: [Common 17-1381] The checkpoint 'C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.runs/impl_1/calculadora_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1444.812 ; gain = 0.230
INFO: [runtcl-4] Executing : report_io -file calculadora_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1444.812 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1444.812 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file calculadora_utilization_placed.rpt -pb calculadora_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1444.812 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file calculadora_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1444.812 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.621 . Memory (MB): peak = 1475.109 ; gain = 17.879
INFO: [Common 17-1381] The checkpoint 'C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.runs/impl_1/calculadora_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1475.109 ; gain = 17.879
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 3c5a9c4c ConstDB: 0 ShapeSum: 6892d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 6ea8fd05

Time (s): cpu = 00:00:51 ; elapsed = 00:02:33 . Memory (MB): peak = 1562.848 ; gain = 76.680
Post Restoration Checksum: NetGraph: 1c9867e2 NumContArr: 52109523 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 6ea8fd05

Time (s): cpu = 00:00:51 ; elapsed = 00:02:36 . Memory (MB): peak = 1562.848 ; gain = 76.680

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 6ea8fd05

Time (s): cpu = 00:00:51 ; elapsed = 00:02:41 . Memory (MB): peak = 1568.863 ; gain = 82.695

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 6ea8fd05

Time (s): cpu = 00:00:51 ; elapsed = 00:02:41 . Memory (MB): peak = 1568.863 ; gain = 82.695
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1baa35c82

Time (s): cpu = 00:00:52 ; elapsed = 00:02:47 . Memory (MB): peak = 1572.051 ; gain = 85.883
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.061  | TNS=0.000  | WHS=-0.062 | THS=-0.062 |

Phase 2 Router Initialization | Checksum: 1c43e97c0

Time (s): cpu = 00:00:52 ; elapsed = 00:02:48 . Memory (MB): peak = 1572.051 ; gain = 85.883

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000398629 %
  Global Horizontal Routing Utilization  = 0.000260281 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 78
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 77
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1445930e2

Time (s): cpu = 00:00:52 ; elapsed = 00:02:51 . Memory (MB): peak = 1572.922 ; gain = 86.754

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.301  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ab98186a

Time (s): cpu = 00:00:52 ; elapsed = 00:02:51 . Memory (MB): peak = 1572.922 ; gain = 86.754
Phase 4 Rip-up And Reroute | Checksum: 1ab98186a

Time (s): cpu = 00:00:52 ; elapsed = 00:02:51 . Memory (MB): peak = 1572.922 ; gain = 86.754

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1ab98186a

Time (s): cpu = 00:00:52 ; elapsed = 00:02:52 . Memory (MB): peak = 1572.922 ; gain = 86.754

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ab98186a

Time (s): cpu = 00:00:52 ; elapsed = 00:02:52 . Memory (MB): peak = 1572.922 ; gain = 86.754
Phase 5 Delay and Skew Optimization | Checksum: 1ab98186a

Time (s): cpu = 00:00:52 ; elapsed = 00:02:52 . Memory (MB): peak = 1572.922 ; gain = 86.754

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1327408fc

Time (s): cpu = 00:00:52 ; elapsed = 00:02:52 . Memory (MB): peak = 1572.922 ; gain = 86.754
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.395  | TNS=0.000  | WHS=0.253  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1327408fc

Time (s): cpu = 00:00:52 ; elapsed = 00:02:52 . Memory (MB): peak = 1572.922 ; gain = 86.754
Phase 6 Post Hold Fix | Checksum: 1327408fc

Time (s): cpu = 00:00:52 ; elapsed = 00:02:52 . Memory (MB): peak = 1572.922 ; gain = 86.754

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0899306 %
  Global Horizontal Routing Utilization  = 0.073139 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 209542e3b

Time (s): cpu = 00:00:52 ; elapsed = 00:02:52 . Memory (MB): peak = 1572.922 ; gain = 86.754

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 209542e3b

Time (s): cpu = 00:00:52 ; elapsed = 00:02:52 . Memory (MB): peak = 1574.984 ; gain = 88.816

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 181f9e5c3

Time (s): cpu = 00:00:52 ; elapsed = 00:02:54 . Memory (MB): peak = 1574.984 ; gain = 88.816

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.395  | TNS=0.000  | WHS=0.253  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 181f9e5c3

Time (s): cpu = 00:00:52 ; elapsed = 00:02:54 . Memory (MB): peak = 1574.984 ; gain = 88.816
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:52 ; elapsed = 00:02:56 . Memory (MB): peak = 1574.984 ; gain = 88.816

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:56 ; elapsed = 00:03:14 . Memory (MB): peak = 1574.984 ; gain = 99.875
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1585.066 ; gain = 10.082
INFO: [Common 17-1381] The checkpoint 'C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.runs/impl_1/calculadora_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:01 ; elapsed = 00:00:48 . Memory (MB): peak = 1585.066 ; gain = 10.082
INFO: [runtcl-4] Executing : report_drc -file calculadora_drc_routed.rpt -pb calculadora_drc_routed.pb -rpx calculadora_drc_routed.rpx
Command: report_drc -file calculadora_drc_routed.rpt -pb calculadora_drc_routed.pb -rpx calculadora_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.runs/impl_1/calculadora_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 1604.977 ; gain = 19.910
INFO: [runtcl-4] Executing : report_methodology -file calculadora_methodology_drc_routed.rpt -pb calculadora_methodology_drc_routed.pb -rpx calculadora_methodology_drc_routed.rpx
Command: report_methodology -file calculadora_methodology_drc_routed.rpt -pb calculadora_methodology_drc_routed.pb -rpx calculadora_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.runs/impl_1/calculadora_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1610.949 ; gain = 5.973
INFO: [runtcl-4] Executing : report_power -file calculadora_power_routed.rpt -pb calculadora_power_summary_routed.pb -rpx calculadora_power_routed.rpx
Command: report_power -file calculadora_power_routed.rpt -pb calculadora_power_summary_routed.pb -rpx calculadora_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
95 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 1619.988 ; gain = 9.039
INFO: [runtcl-4] Executing : report_route_status -file calculadora_route_status.rpt -pb calculadora_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file calculadora_timing_summary_routed.rpt -pb calculadora_timing_summary_routed.pb -rpx calculadora_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1619.988 ; gain = 0.000
INFO: [runtcl-4] Executing : report_incremental_reuse -file calculadora_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file calculadora_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file calculadora_bus_skew_routed.rpt -pb calculadora_bus_skew_routed.pb -rpx calculadora_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Nov 19 20:00:27 2020...

*** Running vivado
    with args -log calculadora.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source calculadora.tcl -notrace



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source calculadora.tcl -notrace
Command: link_design -top calculadora -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1008.477 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.srcs/constrs_1/imports/3° Semestre/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.srcs/constrs_1/imports/3° Semestre/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1008.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:01:07 . Memory (MB): peak = 1008.477 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1008.477 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 23b2345a0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1234.027 ; gain = 225.551

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1763327e2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1439.719 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1763327e2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1439.719 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1c139d396

Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1439.719 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1c139d396

Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1439.719 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1c139d396

Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1439.719 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1c139d396

Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1439.719 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1439.719 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 16ffecf6d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1439.719 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 16ffecf6d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1439.719 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 16ffecf6d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1439.719 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1439.719 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 16ffecf6d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1439.719 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:49 . Memory (MB): peak = 1439.719 ; gain = 431.242
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1439.719 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.runs/impl_1/calculadora_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1439.719 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file calculadora_drc_opted.rpt -pb calculadora_drc_opted.pb -rpx calculadora_drc_opted.rpx
Command: report_drc -file calculadora_drc_opted.rpt -pb calculadora_drc_opted.pb -rpx calculadora_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xinlinx/Vivado/2020.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.runs/impl_1/calculadora_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 1439.719 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1439.719 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16de84dd1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.301 . Memory (MB): peak = 1439.719 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1439.719 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10d19b1e6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1439.719 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e09dd188

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1439.719 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e09dd188

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1439.719 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1e09dd188

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1439.719 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 151961c3f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1439.719 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1439.719 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1109a1478

Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1439.719 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1ac2c6b03

Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1439.719 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1ac2c6b03

Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1439.719 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 152b91a27

Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1439.719 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 148a25847

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1439.719 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 194167deb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1439.719 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 194167deb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1439.719 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1fbc17212

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1439.719 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 20fa93456

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1439.719 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 20fa93456

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1439.719 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 20fa93456

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1439.719 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 138efc8d1

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.568 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 721ee5c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1449.535 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 11d32fd42

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1449.535 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 138efc8d1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1449.535 ; gain = 9.816
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.568. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 19080f575

Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1449.535 ; gain = 9.816
Phase 4.1 Post Commit Optimization | Checksum: 19080f575

Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1449.535 ; gain = 9.816

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19080f575

Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1449.535 ; gain = 9.816

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 19080f575

Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1449.535 ; gain = 9.816

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1449.535 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1ebd71d46

Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1449.535 ; gain = 9.816
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ebd71d46

Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1449.535 ; gain = 9.816
Ending Placer Task | Checksum: 17672a377

Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1449.535 ; gain = 9.816
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1449.535 ; gain = 9.816
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.249 . Memory (MB): peak = 1449.566 ; gain = 0.031
INFO: [Common 17-1381] The checkpoint 'C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.runs/impl_1/calculadora_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file calculadora_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.537 . Memory (MB): peak = 1449.566 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file calculadora_utilization_placed.rpt -pb calculadora_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file calculadora_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.166 . Memory (MB): peak = 1449.566 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.150 . Memory (MB): peak = 1481.223 ; gain = 21.246
INFO: [Common 17-1381] The checkpoint 'C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.runs/impl_1/calculadora_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c8e764a8 ConstDB: 0 ShapeSum: ad8b3ecf RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 17c767ac2

Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 1555.820 ; gain = 68.895
Post Restoration Checksum: NetGraph: f3a238b9 NumContArr: 88d44209 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 17c767ac2

Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 1555.840 ; gain = 68.914

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 17c767ac2

Time (s): cpu = 00:00:46 ; elapsed = 00:00:44 . Memory (MB): peak = 1561.816 ; gain = 74.891

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 17c767ac2

Time (s): cpu = 00:00:46 ; elapsed = 00:00:44 . Memory (MB): peak = 1561.816 ; gain = 74.891
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1779e75d9

Time (s): cpu = 00:00:47 ; elapsed = 00:00:45 . Memory (MB): peak = 1565.086 ; gain = 78.160
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.541  | TNS=0.000  | WHS=-0.063 | THS=-0.063 |

Phase 2 Router Initialization | Checksum: 22a5988f3

Time (s): cpu = 00:00:47 ; elapsed = 00:00:45 . Memory (MB): peak = 1565.086 ; gain = 78.160

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000318903 %
  Global Horizontal Routing Utilization  = 0.000780843 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 67
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 66
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1d11ff144

Time (s): cpu = 00:00:47 ; elapsed = 00:00:45 . Memory (MB): peak = 1566.168 ; gain = 79.242

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.728  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c65c4949

Time (s): cpu = 00:00:47 ; elapsed = 00:00:46 . Memory (MB): peak = 1566.168 ; gain = 79.242

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.728  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 177df6950

Time (s): cpu = 00:00:47 ; elapsed = 00:00:46 . Memory (MB): peak = 1566.168 ; gain = 79.242
Phase 4 Rip-up And Reroute | Checksum: 177df6950

Time (s): cpu = 00:00:47 ; elapsed = 00:00:46 . Memory (MB): peak = 1566.168 ; gain = 79.242

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 177df6950

Time (s): cpu = 00:00:47 ; elapsed = 00:00:46 . Memory (MB): peak = 1566.168 ; gain = 79.242

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 177df6950

Time (s): cpu = 00:00:47 ; elapsed = 00:00:46 . Memory (MB): peak = 1566.168 ; gain = 79.242
Phase 5 Delay and Skew Optimization | Checksum: 177df6950

Time (s): cpu = 00:00:47 ; elapsed = 00:00:46 . Memory (MB): peak = 1566.168 ; gain = 79.242

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 16e7e3ebd

Time (s): cpu = 00:00:47 ; elapsed = 00:00:46 . Memory (MB): peak = 1566.168 ; gain = 79.242
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.821  | TNS=0.000  | WHS=0.268  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16e7e3ebd

Time (s): cpu = 00:00:47 ; elapsed = 00:00:46 . Memory (MB): peak = 1566.168 ; gain = 79.242
Phase 6 Post Hold Fix | Checksum: 16e7e3ebd

Time (s): cpu = 00:00:47 ; elapsed = 00:00:46 . Memory (MB): peak = 1566.168 ; gain = 79.242

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0605118 %
  Global Horizontal Routing Utilization  = 0.0637689 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16e7e3ebd

Time (s): cpu = 00:00:47 ; elapsed = 00:00:46 . Memory (MB): peak = 1566.168 ; gain = 79.242

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16e7e3ebd

Time (s): cpu = 00:00:47 ; elapsed = 00:00:46 . Memory (MB): peak = 1568.238 ; gain = 81.312

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19a0af0c0

Time (s): cpu = 00:00:47 ; elapsed = 00:00:46 . Memory (MB): peak = 1568.238 ; gain = 81.312

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.821  | TNS=0.000  | WHS=0.268  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 19a0af0c0

Time (s): cpu = 00:00:47 ; elapsed = 00:00:46 . Memory (MB): peak = 1568.238 ; gain = 81.312
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:47 ; elapsed = 00:00:46 . Memory (MB): peak = 1568.238 ; gain = 81.312

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:49 . Memory (MB): peak = 1568.238 ; gain = 87.016
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.230 . Memory (MB): peak = 1578.090 ; gain = 9.852
INFO: [Common 17-1381] The checkpoint 'C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.runs/impl_1/calculadora_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file calculadora_drc_routed.rpt -pb calculadora_drc_routed.pb -rpx calculadora_drc_routed.rpx
Command: report_drc -file calculadora_drc_routed.rpt -pb calculadora_drc_routed.pb -rpx calculadora_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.runs/impl_1/calculadora_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file calculadora_methodology_drc_routed.rpt -pb calculadora_methodology_drc_routed.pb -rpx calculadora_methodology_drc_routed.rpx
Command: report_methodology -file calculadora_methodology_drc_routed.rpt -pb calculadora_methodology_drc_routed.pb -rpx calculadora_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.runs/impl_1/calculadora_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file calculadora_power_routed.rpt -pb calculadora_power_summary_routed.pb -rpx calculadora_power_routed.rpx
Command: report_power -file calculadora_power_routed.rpt -pb calculadora_power_summary_routed.pb -rpx calculadora_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
95 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1612.094 ; gain = 9.043
INFO: [runtcl-4] Executing : report_route_status -file calculadora_route_status.rpt -pb calculadora_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file calculadora_timing_summary_routed.rpt -pb calculadora_timing_summary_routed.pb -rpx calculadora_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file calculadora_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file calculadora_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file calculadora_bus_skew_routed.rpt -pb calculadora_bus_skew_routed.pb -rpx calculadora_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Nov 19 23:40:56 2020...

*** Running vivado
    with args -log calculadora.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source calculadora.tcl -notrace



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source calculadora.tcl -notrace
Command: open_checkpoint calculadora_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.456 . Memory (MB): peak = 1028.355 ; gain = 3.133
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1028.355 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1230.609 ; gain = 7.395
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1230.609 ; gain = 7.395
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1230.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.1 (64-bit) build 2902540
open_checkpoint: Time (s): cpu = 00:00:41 ; elapsed = 00:03:04 . Memory (MB): peak = 1230.609 ; gain = 229.223
Command: write_bitstream -force calculadora.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xinlinx/Vivado/2020.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./calculadora.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
Access is denied.
Access is denied.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:31 ; elapsed = 00:00:54 . Memory (MB): peak = 1694.383 ; gain = 463.773
INFO: [Common 17-206] Exiting Vivado at Fri Nov 20 00:00:41 2020...
