#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Oct  7 21:21:32 2023
# Process ID: 20232
# Current directory: E:/Xlinx_project/lab_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20036 E:\Xlinx_project\lab_1\lab_1.xpr
# Log file: E:/Xlinx_project/lab_1/vivado.log
# Journal file: E:/Xlinx_project/lab_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Xlinx_project/lab_1/lab_1.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
source cpu_tb.tcl
current_wave_config {Untitled 1}
add_wave {{/cpu_tb/U_cpu_top/U_cpu}} 
run all
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source cpu_tb.tcl
current_wave_config {Untitled 2}
add_wave {{/cpu_tb/U_cpu_top}} 
run all
relaunch_sim
close_sim
launch_simulation
source cpu_tb.tcl
current_wave_config {Untitled 3}
add_wave {{/cpu_tb/U_cpu_top/U_cpu}} 
run all
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/cpu_tb/U_cpu_top/U_cpu/myInstRom}} 
close_sim
launch_simulation
source cpu_tb.tcl
current_wave_config {Untitled 4}
add_wave {{/cpu_tb/U_cpu_top/U_cpu}} 
run all
close_sim
launch_simulation
source cpu_tb.tcl
current_wave_config {Untitled 5}
add_wave {{/cpu_tb/U_cpu_top/U_cpu}} 
run 5 ns
run 5 ns
run 5 ns
run all
close_sim
launch_simulation
source cpu_tb.tcl
current_wave_config {Untitled 6}
add_wave {{/cpu_tb/U_cpu_top/U_cpu/mypc}} 
run all
current_wave_config {Untitled 6}
add_wave {{/cpu_tb/U_cpu_top/U_cpu/mydecoder}} 
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 20 ns
run 20 ns
current_wave_config {Untitled 6}
add_wave {{/cpu_tb/U_cpu_top/U_cpu/myCU}} 
run 20 ns
run 20 ns
run 20 ns
current_wave_config {Untitled 6}
add_wave {{/cpu_tb/U_cpu_top/U_cpu/myID_EX}} 
run 20 ns
relaunch_sim
close_sim
launch_simulation
source cpu_tb.tcl
current_wave_config {Untitled 7}
add_wave {{/cpu_tb/U_cpu_top/U_cpu/myID_EX}} 
run 20 ns
close_sim
launch_simulation
source cpu_tb.tcl
current_wave_config {Untitled 8}
add_wave {{/cpu_tb/U_cpu_top/U_cpu/myID_EX}} 
run 20 ns
run 20 ns
run 20 ns
current_wave_config {Untitled 8}
add_wave {{/cpu_tb/U_cpu_top/U_cpu/myALU}} 
run 20 ns
current_wave_config {Untitled 8}
add_wave {{/cpu_tb/U_cpu_top/U_cpu/myEX_MEM}} 
run 20 ns
current_wave_config {Untitled 8}
add_wave {{/cpu_tb/U_cpu_top/U_cpu/myMEM_WB}} 
run 20 ns
current_wave_config {Untitled 8}
add_wave {{/cpu_tb/U_cpu_top/U_cpu/WBdata}} 
current_wave_config {Untitled 8}
add_wave {{/cpu_tb/U_cpu_top/U_cpu/RegAddr}} 
current_wave_config {Untitled 8}
add_wave {{/cpu_tb/U_cpu_top/U_cpu/PCmux}} 
current_wave_config {Untitled 8}
add_wave {{/cpu_tb/U_cpu_top/U_cpu/AsourseMux}} 
current_wave_config {Untitled 8}
add_wave {{/cpu_tb/U_cpu_top/U_cpu/BsourseMux}} 
run 20 ns
current_wave_config {Untitled 8}
add_wave {{/cpu_tb/U_cpu_top/U_cpu}} 
run all
close_sim
launch_simulation
source cpu_tb.tcl
current_wave_config {Untitled 9}
add_wave {{/cpu_tb/U_cpu_top/U_cpu/pc}} 
current_wave_config {Untitled 9}
add_wave {{/cpu_tb/U_cpu_top/U_cpu}} 
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run all
run all
run all
relaunch_sim
run all
run all
relaunch_sim
run all
close_sim
launch_simulation
source cpu_tb.tcl
run all
relaunch_sim
current_wave_config {Untitled 10}
add_wave {{/cpu_tb/U_cpu_top/U_cpu}} 
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run all
run all
run all
run all
run all
run all
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
relaunch_sim
close_sim
launch_simulation
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source cpu_tb.tcl
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
relaunch_sim
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
relaunch_sim
run all
run all
run all
run all
run all
run all
relaunch_sim
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
relaunch_sim
run all
run all
run all
run all
run all
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source cpu_tb.tcl
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
current_wave_config {Untitled 12}
add_wave {{/cpu_tb/U_cpu_top/U_cpu}} 
run 20 ns
relaunch_sim
run 20 ns
run all
run 20 ns
run all
run all
run 50 ns
close_sim
launch_simulation
source cpu_tb.tcl
current_wave_config {Untitled 13}
add_wave {{/cpu_tb/U_cpu_top/U_cpu}} 
run all
run all
run all
run 50 ns
run 50 ns
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
close_sim
