module mux21 (
    input wire sel,
    input wire [31:0] in0,
    input wire [31:0] in1,
    output reg [31:0] out
);


always @(*) begin
    case(sel)
        1'b0: out = in0;
        1'b1: out = in1;
        default: out = 32'b0; //default case
    endcase
end

endmodule