$date
	Mon Apr 10 21:33:19 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module SynchUp_testbench $end
$scope module dut $end
$var wire 1 ! bit0 $end
$var wire 1 " bit1 $end
$var wire 1 # bit2 $end
$var wire 1 $ bit3 $end
$var wire 1 % clk $end
$var wire 1 & rst $end
$var wire 1 ' temp1 $end
$var wire 1 ( temp2 $end
$var wire 4 ) outBus [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
0(
0'
0&
0%
0$
0#
0"
1!
$end
#5
1%
#10
0%
1&
#15
1"
0!
b1 )
1%
#20
0%
#25
1!
b10 )
1%
#30
0%
#35
1#
1'
0"
0!
b11 )
1%
#40
0%
#45
0'
1!
b100 )
1%
#50
0%
#55
1"
0!
b101 )
1%
#60
0%
#65
1!
b110 )
1%
#70
0%
#75
1$
0#
1(
1'
0"
0!
b111 )
1%
#80
0%
#85
0(
0'
1!
b1000 )
1%
#90
0%
#95
1"
0!
b1001 )
1%
#100
0%
#105
1!
b1010 )
1%
#110
0%
#115
1#
1'
0"
0!
b1011 )
1%
#120
0%
#125
0'
1!
b1100 )
1%
#130
0%
#135
1"
0!
b1101 )
1%
#140
0%
#145
1!
b1110 )
1%
#150
0%
#155
0$
0#
1(
1'
0"
0!
b1111 )
1%
#160
0%
#165
0(
0'
1!
b0 )
1%
#170
0%
#175
1"
0!
b1 )
1%
#180
0%
#185
1!
b10 )
1%
#190
0%
#195
1#
1'
0"
0!
b11 )
1%
#200
0%
#205
0'
1!
b100 )
1%
#210
0%
#215
1"
0!
b101 )
1%
#220
0%
#225
1!
b110 )
1%
#230
0%
#235
1$
0#
1(
1'
0"
0!
b111 )
1%
#240
0%
#245
0(
0'
1!
b1000 )
1%
#250
0%
#255
1"
0!
b1001 )
1%
#260
0%
#265
1!
b1010 )
1%
#270
0%
#275
1#
1'
0"
0!
b1011 )
1%
#280
0%
#285
0'
1!
b1100 )
1%
#290
0%
#295
1"
0!
b1101 )
1%
#300
0%
#305
1!
b1110 )
1%
#310
0%
#315
0$
0#
1(
1'
0"
0!
b1111 )
1%
#320
0%
#325
0(
0'
1!
b0 )
1%
#330
0%
#335
1"
0!
b1 )
1%
#340
0%
#345
1!
b10 )
1%
#350
0%
#355
1#
1'
0"
0!
b11 )
1%
#360
0%
#365
0'
1!
b100 )
1%
#370
0%
#375
1"
0!
b101 )
1%
#380
0%
#385
1!
b110 )
1%
#390
0%
#395
1$
0#
1(
1'
0"
0!
b111 )
1%
#400
0%
#405
0(
0'
1!
b1000 )
1%
#410
0%
#415
1"
0!
b1001 )
1%
#420
0%
#425
1!
b1010 )
1%
#430
0%
#435
1#
1'
0"
0!
b1011 )
1%
#440
0%
#445
0'
1!
b1100 )
1%
#450
0%
#455
1"
0!
b1101 )
1%
#460
0%
#465
1!
b1110 )
1%
#470
0%
#475
0$
0#
1(
1'
0"
0!
b1111 )
1%
#480
0%
#485
0(
0'
1!
b0 )
1%
#490
0%
#495
1"
0!
b1 )
1%
#500
0%
#505
1!
b10 )
1%
#510
0%
#515
1#
1'
0"
0!
b11 )
1%
#520
0#
0'
1!
b0 )
0%
0&
#525
1%
#530
0%
1&
#535
1"
0!
b1 )
1%
#540
0%
#545
1!
b10 )
1%
#550
0%
#555
1#
1'
0"
0!
b11 )
1%
#560
0%
#565
1!
0'
1#
b100 )
1%
#570
0%
#575
1"
0!
b101 )
1%
#580
0%
#585
1!
b110 )
1%
#590
0%
#595
1$
0#
1(
1'
0"
0!
b111 )
1%
#600
0%
#605
0(
1!
0'
0#
1$
b1000 )
1%
#610
0%
#615
1"
0!
b1001 )
1%
#620
0%
#625
1!
b1010 )
1%
#630
0%
#635
1#
1'
0"
0!
b1011 )
1%
#640
0%
#645
1!
0'
1#
b1100 )
1%
#650
0%
#655
1"
0!
b1101 )
1%
#660
0%
#665
1!
b1110 )
1%
#670
0%
#675
0$
0#
1(
1'
0"
0!
b1111 )
1%
#680
0%
#685
0(
1!
0'
0#
0$
b0 )
1%
#690
0%
#695
1"
0!
b1 )
1%
#700
0%
#705
1!
b10 )
1%
#710
0%
#715
1#
1'
0"
0!
b11 )
1%
#720
0%
#725
1!
0'
1#
b100 )
1%
#730
0%
#735
1"
0!
b101 )
1%
#740
0%
#745
1!
b110 )
1%
#750
0%
#755
1$
0#
1(
1'
0"
0!
b111 )
1%
#760
0%
#765
0(
1!
0'
0#
1$
b1000 )
1%
#770
0%
#775
1"
0!
b1001 )
1%
#780
0%
#785
1!
b1010 )
1%
#790
0%
