<html>
<head>
    <title>./ch3/simple_block.vhdl</title>
    <link rel="stylesheet" type="text/css" href="../style/vhdocl.css">
</head>
<body>

<table border="0" width="100%"><tr><td align="left">

</td><td align="center">
<a href="../index.html">Home</a>
&nbsp;&nbsp; -- &nbsp;&nbsp;
<a href="../hierarchy.html">Hierarchy</a>
&nbsp;&nbsp; -- &nbsp;&nbsp;
<a href="../packages.html">Packages</a>
&nbsp;&nbsp; -- &nbsp;&nbsp;
<a href="../entities.html">Entities</a>
&nbsp;&nbsp; -- &nbsp;&nbsp;
<a href="../instantiations.html">Instantiations</a>
&nbsp;&nbsp; -- &nbsp;&nbsp;
<a href="../sources.html">Sources</a>

</td><td align="right">

</td></tr></table>

<hr>


<h1>Source file ch3/simple_block.vhdl</h1>

<p><a href="../../ch3/simple_block.vhdl">Link to file</a></p>
<table border="0" cellpadding="0"><tr><td><pre>
 1 
 2 
 3 
 4 
 5 
 6 
 7 
 8 
 9 
10 
11 
12 
13 
14 
15 
16 
17 
18 
19 
20 
21 
22 
23 
24 
25 
26 
27 
28 
29 
30 
31 
32 
33 
34 
35 
</pre></td><td width="15"></td><td>
<pre class="vhdlcode">
<div class="shaded"><span class="vhdlcom">---------------Simple VHDL block---------------</span> 
</div> 
<div class="shaded"><span class="vhdlcom">--library declaration</span> 
</div><span class="vhdldecl">library</span> <span class="vhdlieee">ieee</span>; 
<div class="shaded"><span class="vhdldecl">use</span> <span class="vhdlieee">ieee</span>.<span class="vhdlieee">std_logic_1164</span>.<span class="vhdlword">all</span>; 
</div> 
<div class="shaded"><span class="vhdlcom">--the ENTITY</span> 
</div><span class="vhdldecl">entity</span> <span class="identifier">circuit1</span> <span class="vhdlword">is</span> 
<div class="shaded">    <span class="vhdlword">port</span> (<span class="identifier">A</span>,<span class="identifier">B</span>,<span class="identifier">C</span> : <span class="vhdlio">in</span> <span class="vhdlieee typeid">std_logic</span>; 
</div>          <span class="identifier">F</span>,<span class="identifier">G</span>   : <span class="vhdlio">out</span> <span class="vhdlieee typeid">std_logic</span>); 
<div class="shaded"><span class="vhdlword">end</span> <span class="identifier">circuit1</span>; 
</div> 
<div class="shaded"><span class="vhdlcom">-- the ARCHITECTURE</span> 
</div><span class="vhdldecl">architecture</span> <span class="identifier">circuit1_arc</span> <span class="vhdlword">of</span> <span class="identifier">circuit1</span> <span class="vhdlword">is</span> 
<div class="shaded">   <span class="vhdlvar">signal</span> <span class="identifier">sig_1</span> : <span class="vhdlieee typeid">std_logic</span>;              <span class="vhdlcom">-- signal definition</span> 
</div><span class="vhdlword">begin</span> 
<div class="shaded">    <span class="vhdlword">process</span> (<span class="identifier">a</span>,<span class="identifier">b</span>,<span class="identifier">c</span>)                       <span class="vhdlcom">-- I don't know why the author uses the the variables as lower-case here. That's kind of annoying...</span> 
</div>        <span class="vhdlvar">variable</span> <span class="identifier">var_1</span> : <span class="vhdlieee typeid">integer</span>; 
<div class="shaded">    <span class="vhdlword">begin</span> 
</div>        <span class="identifier">F</span> &lt;= <span class="vhdlword">not</span> (<span class="identifier">A</span> <span class="vhdlword">and</span> <span class="identifier">B</span> <span class="vhdlword">and</span> <span class="identifier">C</span>);         <span class="vhdlcom">-- signal assignment</span> 
<div class="shaded">        <span class="identifier">sig_1</span> &lt;= <span class="identifier">A</span>;                      <span class="vhdlcom">-- another signal assignment</span> 
</div>        <span class="identifier">var_1</span> := 34; 
<div class="shaded">    <span class="vhdlword">end</span> <span class="vhdlword">process</span>; 
</div> 
<div class="shaded"> 
</div>    <span class="identifier">G</span> &lt;= <span class="vhdlword">not</span>(<span class="identifier">A</span> <span class="vhdlword">and</span> <span class="identifier">B</span>);                    <span class="vhdlcom">-- concurrent assignment</span> 
<div class="shaded"> 
</div><span class="vhdlword">end</span> <span class="identifier">circuit1_arc</span>; 
<div class="shaded"> 
</div> 
<div class="shaded"> 
</div> 
<div class="shaded"> 
</div> 
<div class="shaded"> 
</div></pre>
</td></tr></table>

<hr>


Generated on 28 Sep 2021 21:37:55 with <a
href="http://www.volkerschatz.com/hardware/vhdocl.html">VHDocL</a>
V? (use install script to install properly)

</body>
</html>
