library work;
  context work.cosim_context;
  use work.cosim.all;


entity tb_cosim is
  generic(
    G_SW_GW_FIFO_PATH : string;
    G_GW_SW_FIFO_PATH : string
  );
end entity;


architecture test of tb_cosim is

  signal clk : std_logic := '0';

  signal cfg0, cfg1, cfg2 : std_logic_vector(31 downto 0);

  signal req : requester_out_t;
  signal com : completer_out_t;

  signal blk0_req : requester_out_t;
  signal blk0_com : completer_out_t;

  signal blk1_req : requester_out_t;
  signal blk1_com : completer_out_t;

  signal blk2_req : requester_out_t;
  signal blk2_com : completer_out_t;

begin

  clk <= not clk after 0.5 ns;

  cosim_interface(G_SW_GW_FIFO_PATH, G_GW_SW_FIFO_PATH, clk, req, com);

  main : entity amba_fbd.Main
  port map (
    clk_i => clk,
    rst_i => '0',

    apb_coms_i(0) => req,
    apb_coms_o(0) => com,
    blk0_apb_reqs_o(0) => blk0_req,
    blk0_apb_reqs_i(0) => blk0_com,
    blk1_apb_reqs_o(0) => blk1_req,
    blk1_apb_reqs_i(0) => blk1_com
  );


  blk0 : entity amba_fbd.Blk0
  port map (
    clk_i => clk,
    rst_i => '0',

    apb_coms_i(0) => blk0_req,
    apb_coms_o(0) => blk0_com,

    cfg_o => cfg0,
    st_i  => cfg0
  );


  blk1 : entity amba_fbd.Blk1
  port map (
    clk_i => clk,
    rst_i => '0',

    apb_coms_i(0) => blk1_req,
    apb_coms_o(0) => blk1_com,
    blk2_apb_reqs_o(0) => blk2_req,
    blk2_apb_reqs_i(0) => blk2_com,

    cfg_o => cfg1,
    st_i  => cfg1
  );


  blk2 : entity amba_fbd.Blk2
  port map (
    clk_i => clk,
    rst_i => '0',

    apb_coms_i(0) => blk2_req,
    apb_coms_o(0) => blk2_com,

    cfg_o => cfg2,
    st_i  => cfg2
  );

end architecture;
