@W: CG104 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":5140:73:5140:73|Unsized number in concatenation is 32 bits
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":5918:104:5918:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":6141:104:6141:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":6539:104:6539:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":6760:104:6760:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":6827:84:6827:83|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":6986:104:6986:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":7161:104:7161:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":7547:104:7547:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":7828:104:7828:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":7988:104:7988:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":8303:104:8303:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":8521:104:8521:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":8666:104:8666:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":8934:104:8934:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":9907:106:9907:105|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":15575:54:15575:55|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":15627:54:15627:55|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":15710:46:15710:47|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CG734 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":52489:4:52489:6|translate_off followed by another translate_off
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":62718:14:62718:15|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":64417:63:64417:64|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":65218:63:65218:64|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CG104 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":5140:73:5140:73|Unsized number in concatenation is 32 bits
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":5918:104:5918:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":6141:104:6141:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":6539:104:6539:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":6760:104:6760:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":6827:84:6827:83|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":6986:104:6986:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":7161:104:7161:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":7547:104:7547:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":7828:104:7828:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":7988:104:7988:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":8303:104:8303:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":8521:104:8521:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":8666:104:8666:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":8934:104:8934:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":9907:106:9907:105|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":15575:54:15575:55|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":15627:54:15627:55|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":15710:46:15710:47|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CG734 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":52489:4:52489:6|translate_off followed by another translate_off
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":62718:14:62718:15|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":64417:63:64417:64|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":65218:63:65218:64|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":1665:53:1665:69|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":1666:46:1666:62|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":2456:13:2456:29|Repeat multiplier in concatenation evaluates to 0
@W: CS101 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":23609:13:23609:13|Index 1 is out of range for variable valid_o
@W: CG874 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":23610:14:23610:14|Index 1 is out of range for variable instr_o -- bypassing assign ...
@W: CG874 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":23611:13:23611:13|Index 1 is out of range for variable addr_o -- bypassing assign ...
@W: CS101 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":23623:17:23623:17|Index 1 is out of range for variable valid_o
@W: CG874 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":23624:18:23624:18|Index 1 is out of range for variable instr_o -- bypassing assign ...
@W: CG134 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":23582:14:23582:32|No assignment to bit 1 of instr_is_compressed
@W: CG134 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":23582:14:23582:32|No assignment to bit 2 of instr_is_compressed
@W: CG134 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":23582:14:23582:32|No assignment to bit 3 of instr_is_compressed
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":15021:10:15021:19|Object gate_clock is declared but not assigned. Either assign a value or remove the declaration.
@W: CG146 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":16320:7:16320:12|Creating black box for empty module unread
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":15021:10:15021:19|Object gate_clock is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29904:37:29904:41|Object mem_n[0].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29905:37:29905:38|Object mem_n[0].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29906:37:29906:38|Object mem_n[0].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29907:37:29907:44|Object mem_n[0].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29904:37:29904:41|Object mem_n[1].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29905:37:29905:38|Object mem_n[1].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29906:37:29906:38|Object mem_n[1].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29907:37:29907:44|Object mem_n[1].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29904:37:29904:41|Object mem_n[2].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29905:37:29905:38|Object mem_n[2].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29906:37:29906:38|Object mem_n[2].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29907:37:29907:44|Object mem_n[2].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29904:37:29904:41|Object mem_n[3].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29905:37:29905:38|Object mem_n[3].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29906:37:29906:38|Object mem_n[3].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29907:37:29907:44|Object mem_n[3].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29904:37:29904:41|Object mem_q[0].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29905:37:29905:38|Object mem_q[0].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29906:37:29906:38|Object mem_q[0].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29907:37:29907:44|Object mem_q[0].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29904:37:29904:41|Object mem_q[1].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29905:37:29905:38|Object mem_q[1].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29906:37:29906:38|Object mem_q[1].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29907:37:29907:44|Object mem_q[1].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29904:37:29904:41|Object mem_q[2].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29905:37:29905:38|Object mem_q[2].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29906:37:29906:38|Object mem_q[2].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29907:37:29907:44|Object mem_q[2].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29904:37:29904:41|Object mem_q[3].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29905:37:29905:38|Object mem_q[3].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29906:37:29906:38|Object mem_q[3].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29907:37:29907:44|Object mem_q[3].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29498:16:29498:20|Object bht_d[127][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29499:16:29499:33|Object bht_d[127][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29498:16:29498:20|Object bht_d[126][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29499:16:29499:33|Object bht_d[126][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29498:16:29498:20|Object bht_d[125][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29499:16:29499:33|Object bht_d[125][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29498:16:29498:20|Object bht_d[124][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29499:16:29499:33|Object bht_d[124][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29498:16:29498:20|Object bht_d[123][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29499:16:29499:33|Object bht_d[123][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29498:16:29498:20|Object bht_d[122][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29499:16:29499:33|Object bht_d[122][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29498:16:29498:20|Object bht_d[121][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29499:16:29499:33|Object bht_d[121][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29498:16:29498:20|Object bht_d[120][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29499:16:29499:33|Object bht_d[120][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29498:16:29498:20|Object bht_d[119][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29499:16:29499:33|Object bht_d[119][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29498:16:29498:20|Object bht_d[118][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29499:16:29499:33|Object bht_d[118][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29498:16:29498:20|Object bht_d[117][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29499:16:29499:33|Object bht_d[117][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29498:16:29498:20|Object bht_d[116][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29499:16:29499:33|Object bht_d[116][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29498:16:29498:20|Object bht_d[115][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29499:16:29499:33|Object bht_d[115][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29498:16:29498:20|Object bht_d[114][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29499:16:29499:33|Object bht_d[114][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29498:16:29498:20|Object bht_d[113][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29499:16:29499:33|Object bht_d[113][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29498:16:29498:20|Object bht_d[112][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29499:16:29499:33|Object bht_d[112][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29498:16:29498:20|Object bht_d[111][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29499:16:29499:33|Object bht_d[111][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29498:16:29498:20|Object bht_d[110][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29499:16:29499:33|Object bht_d[110][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29498:16:29498:20|Object bht_d[109][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29499:16:29499:33|Object bht_d[109][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29498:16:29498:20|Object bht_d[108][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29499:16:29499:33|Object bht_d[108][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29498:16:29498:20|Object bht_d[107][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29499:16:29499:33|Object bht_d[107][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29498:16:29498:20|Object bht_d[106][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29499:16:29499:33|Object bht_d[106][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29498:16:29498:20|Object bht_d[105][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29499:16:29499:33|Object bht_d[105][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29498:16:29498:20|Object bht_d[104][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29499:16:29499:33|Object bht_d[104][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29498:16:29498:20|Object bht_d[103][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29499:16:29499:33|Object bht_d[103][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29498:16:29498:20|Object bht_d[102][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29499:16:29499:33|Object bht_d[102][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29498:16:29498:20|Object bht_d[101][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29499:16:29499:33|Object bht_d[101][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29498:16:29498:20|Object bht_d[100][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29499:16:29499:33|Object bht_d[100][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29498:16:29498:20|Object bht_d[99][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29499:16:29499:33|Object bht_d[99][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29498:16:29498:20|Object bht_d[98][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29499:16:29499:33|Object bht_d[98][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29498:16:29498:20|Object bht_d[97][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29499:16:29499:33|Object bht_d[97][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29498:16:29498:20|Object bht_d[96][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29499:16:29499:33|Object bht_d[96][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29498:16:29498:20|Object bht_d[95][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29499:16:29499:33|Object bht_d[95][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":22948:7:22948:23|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":23017:100:23017:114|Repeat multiplier in concatenation evaluates to 0
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27460:2:27460:10|Pruning unused register mem_q[0].sbe.trans_id[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27460:2:27460:10|Pruning unused register mem_q[1].sbe.trans_id[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27460:2:27460:10|Pruning unused register mem_q[2].sbe.trans_id[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27460:2:27460:10|Pruning unused register mem_q[3].sbe.trans_id[1:0]. Make sure that there are no unused intermediate registers.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27460:2:27460:10|Optimizing register bit mem_q[0].is_rd_fpr_flag to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27460:2:27460:10|Optimizing register bit mem_q[1].is_rd_fpr_flag to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27460:2:27460:10|Optimizing register bit mem_q[2].is_rd_fpr_flag to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27460:2:27460:10|Optimizing register bit mem_q[3].is_rd_fpr_flag to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27460:2:27460:10|Pruning unused register mem_q[0].is_rd_fpr_flag. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27460:2:27460:10|Pruning unused register mem_q[1].is_rd_fpr_flag. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27460:2:27460:10|Pruning unused register mem_q[2].is_rd_fpr_flag. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27460:2:27460:10|Pruning unused register mem_q[3].is_rd_fpr_flag. Make sure that there are no unused intermediate registers.
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":24314:9:24314:34|Repeat multiplier in concatenation evaluates to 0
@W: CG532 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27030:2:27030:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27001:2:27001:10|Pruning unused register mem_block_sel_q[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27001:2:27001:10|Pruning unused register mem_block_sel_q[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27001:2:27001:10|Pruning unused register mem_block_sel_q[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27001:2:27001:10|Pruning unused register mem_block_sel_q[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27001:2:27001:10|Pruning unused register mem_block_sel_q[4]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27001:2:27001:10|Pruning unused register mem_block_sel_q[5]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27001:2:27001:10|Pruning unused register mem_block_sel_q[6]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27001:2:27001:10|Pruning unused register mem_block_sel_q[7]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27001:2:27001:10|Pruning unused register mem_block_sel_q[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27001:2:27001:10|Pruning unused register mem_block_sel_q[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27001:2:27001:10|Pruning unused register mem_block_sel_q[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27001:2:27001:10|Pruning unused register mem_block_sel_q[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27001:2:27001:10|Pruning unused register mem_block_sel_q[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27001:2:27001:10|Pruning unused register mem_block_sel_q[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27001:2:27001:10|Pruning unused register mem_block_sel_q[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27001:2:27001:10|Pruning unused register mem_block_sel_q[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27001:2:27001:10|Pruning unused register mem_block_sel_q[16]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27001:2:27001:10|Pruning unused register mem_block_sel_q[17]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27001:2:27001:10|Pruning unused register mem_block_sel_q[18]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27001:2:27001:10|Pruning unused register mem_block_sel_q[19]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27001:2:27001:10|Pruning unused register mem_block_sel_q[20]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27001:2:27001:10|Pruning unused register mem_block_sel_q[21]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27001:2:27001:10|Pruning unused register mem_block_sel_q[22]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27001:2:27001:10|Pruning unused register mem_block_sel_q[23]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27001:2:27001:10|Pruning unused register mem_block_sel_q[24]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27001:2:27001:10|Pruning unused register mem_block_sel_q[25]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27001:2:27001:10|Pruning unused register mem_block_sel_q[26]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27001:2:27001:10|Pruning unused register mem_block_sel_q[27]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27001:2:27001:10|Pruning unused register mem_block_sel_q[28]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27001:2:27001:10|Pruning unused register mem_block_sel_q[29]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27001:2:27001:10|Pruning unused register mem_block_sel_q[30]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27001:2:27001:10|Pruning unused register mem_block_sel_q[31]. Make sure that there are no unused intermediate registers.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":24334:2:24334:10|All reachable assignments to fpu_valid_q assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":24334:2:24334:10|All reachable assignments to fpu_rm_q[2:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":24334:2:24334:10|All reachable assignments to fpu_fmt_q[1:0] assign 0, register removed by optimization.
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":18262:31:18262:47|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":18266:37:18266:53|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":18278:16:18278:30|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":18278:99:18278:113|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":18279:16:18279:30|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":18279:99:18279:113|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":18283:21:18283:35|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":18313:27:18313:43|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":18316:34:18316:50|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":19008:32:19008:57|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":2456:13:2456:29|Repeat multiplier in concatenation evaluates to 0
@W: CG134 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":15841:29:15841:37|No assignment to bit 31 of sel_nodes
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":2456:13:2456:29|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":2456:13:2456:29|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":2456:13:2456:29|Repeat multiplier in concatenation evaluates to 0
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":26164:2:26164:10|Pruning unused register word_op_q. Make sure that there are no unused intermediate registers.
@W: CG879 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":2493:17:2493:24|Treating non-constant declarative assignment to variable addr_tmp as a regular assign based on type - value could be overwritten in later writes. To ignore the dynamic initial value, please use the macro SYN_COMPATIBLE
@W: CG879 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":2494:17:2494:24|Treating non-constant declarative assignment to variable data_tmp as a regular assign based on type - value could be overwritten in later writes
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":15115:4:15115:12|Optimizing register bit read_pointer_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":15115:4:15115:12|Optimizing register bit write_pointer_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":15115:4:15115:12|Pruning unused register read_pointer_q[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":15115:4:15115:12|Pruning unused register write_pointer_q[0]. Make sure that there are no unused intermediate registers.
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":25341:19:25341:35|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":25348:23:25348:39|Repeat multiplier in concatenation evaluates to 0
@W: CG134 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":15841:29:15841:37|No assignment to bit 1 of sel_nodes
@W: CL118 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":25339:11:25339:14|Latch generated from always block for signal result_o[31:0]; possible missing assignment in an if or case statement.
@W: CL217 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":25339:11:25339:14|always_comb does not infer combinatorial logic
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":25833:39:25833:64|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":25838:39:25838:64|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":25847:36:25847:61|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":25852:36:25852:61|Repeat multiplier in concatenation evaluates to 0
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":51706:2:51706:10|Optimizing register bit plru_tree_q[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":51706:2:51706:10|Pruning register bit 1 of plru_tree_q[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":51706:2:51706:10|Pruning register bits 8 to 1 of tags_q[0].asid[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":51706:2:51706:10|Pruning register bits 8 to 1 of tags_q[1].asid[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG134 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":15841:29:15841:37|No assignment to bit 1 of sel_nodes
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":51449:2:51449:10|Optimizing register bit ptw_pptr_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":51449:2:51449:10|Optimizing register bit ptw_pptr_q[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":51449:2:51449:10|Pruning register bits 1 to 0 of ptw_pptr_q[33:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":50809:12:50809:37|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":50835:14:50835:39|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":50852:39:50852:64|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":50966:16:50966:41|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":50982:16:50982:41|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":51007:16:51007:41|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":51013:16:51013:41|Repeat multiplier in concatenation evaluates to 0
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":51054:2:51054:10|Pruning unused register dtlb_pte_q.v. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":51054:2:51054:10|Pruning unused register dtlb_pte_q.r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":51054:2:51054:10|Pruning unused register dtlb_pte_q.x. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":51054:2:51054:10|Pruning unused register dtlb_pte_q.g. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":51054:2:51054:10|Pruning unused register dtlb_pte_q.a. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":51054:2:51054:10|Pruning unused register dtlb_pte_q.rsw[1:0]. Make sure that there are no unused intermediate registers.
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":23352:23:23352:48|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":20414:39:20414:55|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":20748:18:20748:43|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":20871:48:20871:64|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":20942:48:20942:64|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21203:19:21203:44|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21222:19:21222:44|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21271:18:21271:43|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21279:18:21279:43|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21295:13:21295:38|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21300:20:21300:45|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21303:20:21303:45|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21307:13:21307:38|Repeat multiplier in concatenation evaluates to 0
@W: CG879 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21116:32:21116:36|Treating non-constant declarative assignment to variable index as a regular assign based on type - value could be overwritten in later writes. To ignore the dynamic initial value, please use the macro SYN_COMPATIBLE
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Pruning unused register fcsr_q.reserved[31:15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Pruning unused register acc_cons_q[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Pruning unused register mstatus_q.uxl[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Pruning unused register mstatus_q.sxl[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Pruning unused register mstatus_q.wpri4[62:36]. Make sure that there are no unused intermediate registers.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[15].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[15].locked assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[15].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[15].access_type.x assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[15].access_type.w assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[15].access_type.r assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[14].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[14].locked assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[14].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[14].access_type.x assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[14].access_type.w assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[14].access_type.r assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[13].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[13].locked assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[13].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[13].access_type.x assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[13].access_type.w assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[13].access_type.r assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[12].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[12].locked assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[12].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[12].access_type.x assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[12].access_type.w assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[12].access_type.r assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[11].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[11].locked assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[11].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[11].access_type.x assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[11].access_type.w assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[11].access_type.r assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[10].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[10].locked assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[10].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[10].access_type.x assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[10].access_type.w assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[10].access_type.r assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[9].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[9].locked assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[9].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[9].access_type.x assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[9].access_type.w assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[9].access_type.r assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[8].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[8].locked assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[8].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[8].access_type.x assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[8].access_type.w assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[8].access_type.r assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[7].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[7].locked assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[7].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[7].access_type.x assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[7].access_type.w assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[7].access_type.r assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[6].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[6].locked assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[6].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[6].access_type.x assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[6].access_type.w assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[6].access_type.r assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[5].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[5].locked assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[5].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[5].access_type.x assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[5].access_type.w assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[5].access_type.r assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[4].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[4].locked assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[4].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[4].access_type.x assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[4].access_type.w assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[4].access_type.r assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[3].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[3].locked assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[3].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[3].access_type.x assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[3].access_type.w assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[3].access_type.r assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[2].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[2].locked assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[2].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[2].access_type.x assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[2].access_type.w assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[2].access_type.r assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[1].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[1].locked assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[1].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[1].access_type.x assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[1].access_type.w assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[1].access_type.r assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[0].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[0].locked assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[0].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[0].access_type.x assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[0].access_type.w assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpcfg_q[0].access_type.r assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|All reachable assignments to pmpaddr_q[15][31:0] assign 0, register removed by optimization.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Pruning register bit 8 of mstatus_q.wpri3[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit mstatus_q.wpri3[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit mstatus_q.wpri3[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit mstatus_q.wpri3[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit mstatus_q.wpri3[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit mstatus_q.wpri3[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit mstatus_q.wpri3[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit mstatus_q.wpri3[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit mstatus_q.wpri3[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit dcsr_q.nmip to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit dcsr_q.stopcount to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit dcsr_q.stoptime to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit fcsr_q.fflags[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit fcsr_q.fflags[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit fcsr_q.fflags[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit fcsr_q.fflags[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit fcsr_q.fflags[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit fcsr_q.fprec[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit fcsr_q.fprec[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit fcsr_q.fprec[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit fcsr_q.fprec[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit fcsr_q.fprec[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit fcsr_q.fprec[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit fcsr_q.fprec[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit fcsr_q.frm[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit fcsr_q.frm[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit fcsr_q.frm[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit mcountinhibit_q[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit medeleg_q[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit medeleg_q[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit medeleg_q[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit medeleg_q[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit medeleg_q[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit medeleg_q[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit medeleg_q[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit medeleg_q[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit medeleg_q[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit medeleg_q[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit medeleg_q[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit medeleg_q[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit medeleg_q[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit medeleg_q[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit medeleg_q[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit medeleg_q[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit medeleg_q[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit medeleg_q[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit medeleg_q[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit medeleg_q[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit medeleg_q[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit medeleg_q[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit medeleg_q[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit medeleg_q[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit medeleg_q[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit medeleg_q[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit mideleg_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit mideleg_q[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit mideleg_q[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit mideleg_q[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit mideleg_q[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit mideleg_q[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit mideleg_q[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit mideleg_q[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit mideleg_q[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit mideleg_q[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit mideleg_q[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit mideleg_q[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit mideleg_q[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit mideleg_q[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit mideleg_q[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit mideleg_q[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit mideleg_q[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit mideleg_q[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit mideleg_q[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit mideleg_q[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit mideleg_q[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit mideleg_q[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit mideleg_q[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit mideleg_q[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit mideleg_q[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit mideleg_q[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit mideleg_q[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit mideleg_q[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit mideleg_q[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit mip_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit mip_q[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit mip_q[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit mip_q[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit mip_q[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit mip_q[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit mip_q[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit mip_q[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Optimizing register bit mip_q[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Pruning register bits 31 to 12 of mip_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Pruning register bit 10 of mip_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Pruning register bit 8 of mip_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Pruning register bit 6 of mip_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Pruning register bit 4 of mip_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Pruning register bit 2 of mip_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Pruning register bit 0 of mip_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Pruning register bits 31 to 16 of medeleg_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Pruning register bit 14 of medeleg_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Pruning register bits 11 to 9 of medeleg_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Pruning register bits 7 to 4 of medeleg_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Pruning register bits 2 to 1 of medeleg_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Pruning register bits 31 to 10 of mideleg_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Pruning register bits 8 to 6 of mideleg_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Pruning register bits 4 to 2 of mideleg_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Pruning register bit 0 of mideleg_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Pruning register bit 1 of mcountinhibit_q[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Pruning register bit 1 of stvec_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Pruning unused register mstatus_q.xs[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Pruning unused register mstatus_q.wpri3[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Pruning unused register dcsr_q.nmip. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Pruning unused register dcsr_q.stopcount. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Pruning unused register dcsr_q.stoptime. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Pruning unused register mstatus_q.fs[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Pruning unused register mstatus_q.vs[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Pruning unused register mstatus_q.wpri0. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Pruning unused register mstatus_q.wpri1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Pruning unused register mstatus_q.wpri2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Pruning unused register fcsr_q.frm[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Pruning unused register fcsr_q.fflags[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Pruning unused register fcsr_q.fprec[6:0]. Make sure that there are no unused intermediate registers.
@W: CL279 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":33654:2:33654:10|Pruning register bits 1 to 0 of cl_offset_q[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG134 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":15841:29:15841:37|No assignment to bit 3 of sel_nodes
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":16450:31:16450:43|Repeat multiplier in concatenation evaluates to 0
@W: CG1340 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":31832:75:31832:105|Index into variable amo_rtrn_mux could be out of range ; a simulation mismatch is possible.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":32127:2:32127:10|Pruning unused register mshr_q.id[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":32127:2:32127:10|Pruning unused register mshr_q.vld_bits[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":32127:2:32127:10|Pruning unused register mshr_q.size[2:0]. Make sure that there are no unused intermediate registers.
@W: CL208 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":32728:2:32728:10|All reachable assignments to bit 20 of rd_tag_q[21:0] assign 0, register removed by optimization.
@W: CL208 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":32728:2:32728:10|All reachable assignments to bit 21 of rd_tag_q[21:0] assign 0, register removed by optimization.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":32728:2:32728:10|Pruning unused register ni_pending_q[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":32728:2:32728:10|Pruning unused register wbuffer_q[0].user[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":32728:2:32728:10|Pruning unused register wbuffer_q[1].user[31:0]. Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":31455:2:31455:10|Pruning unused bits 1 to 0 of bank_off_q[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL177 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":34215:22:34215:25|Sharing sequential element axi_rd_req and merging axi_rd_lock. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":34219:31:34219:35|Sharing sequential element axi_wr_data[2] and merging axi_wr_data[1]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":34219:31:34219:35|Sharing sequential element axi_wr_data[3] and merging axi_wr_data[1]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":34571:2:34571:10|Pruning register bit 2 of dcache_rtrn_type_q[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":34035:24:34035:35|Input port bits 63 to 12 of inval_addr_i[63:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":28562:20:28562:29|Input port bits 103 to 72 of axi_resp_i[113:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":28562:20:28562:29|Input port bits 31 to 0 of axi_resp_i[113:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":30837:25:30837:34|Input port bits 74 to 11 of req_port_i[108:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":30837:25:30837:34|Input port bits 9 to 5 of req_port_i[108:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":31154:56:31154:63|Input port bits 13 to 12 of rd_off_i[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":31154:56:31154:63|Input port bits 9 to 8 of rd_off_i[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":31154:56:31154:63|Input port bits 5 to 4 of rd_off_i[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":31154:56:31154:63|Input port bits 1 to 0 of rd_off_i[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":31170:45:31170:55|Input port bits 1 to 0 of wr_cl_off_i[3:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":31180:42:31180:49|Input port bits 1 to 0 of wr_off_i[3:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":31186:44:31186:57|Input port bits 125 to 122 of wbuffer_data_i[221:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":31186:44:31186:57|Input port bits 117 to 111 of wbuffer_data_i[221:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":31186:44:31186:57|Input port bits 14 to 11 of wbuffer_data_i[221:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":31186:44:31186:57|Input port bits 6 to 0 of wbuffer_data_i[221:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":32256:25:32256:34|Input port bits 98 to 97 of req_port_i[108:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":32256:25:32256:34|Input port bits 42 to 11 of req_port_i[108:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":32256:25:32256:34|Input port bit 9 of req_port_i[108:0] is unused
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":32256:25:32256:34|Input port bits 4 to 0 of req_port_i[108:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":31579:20:31579:28|Input port bits 127 to 98 of amo_req_i[134:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":31579:20:31579:28|Input port bits 63 to 32 of amo_req_i[134:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":31598:55:31598:64|Input port bits 105 to 102 of tx_paddr_i[135:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":31598:55:31598:64|Input port bits 71 to 68 of tx_paddr_i[135:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":31598:55:31598:64|Input port bits 37 to 34 of tx_paddr_i[135:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":31598:55:31598:64|Input port bits 3 to 0 of tx_paddr_i[135:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":31613:24:31613:33|Input port bits 6 to 3 of mem_rtrn_i[275:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":33209:25:33209:30|Input port bits 76 to 65 of areq_i[99:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":33212:25:33212:30|Input port bit 32 of dreq_i[35:0] is unused
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":33216:25:33216:34|Input port bits 6 to 3 of mem_rtrn_i[273:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":33216:25:33216:34|Input port bits 1 to 0 of mem_rtrn_i[273:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":19951:28:19951:44|Input port bits 69 to 5 of resolved_branch_i[69:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":19951:28:19951:44|Input port bits 3 to 0 of resolved_branch_i[69:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL279 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Pruning register bits 31 to 12 of mie_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Pruning register bit 10 of mie_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Pruning register bit 8 of mie_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Pruning register bit 6 of mie_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Pruning register bit 4 of mie_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Pruning register bit 2 of mie_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Pruning register bit 0 of mie_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Pruning unused register mstatus_q.sd. Make sure that there are no unused intermediate registers.
@W: CL279 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Pruning register bits 8 to 2 of satp_q.asid[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21590:2:21590:10|Pruning register bit 1 of satp_q.asid[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":20217:58:20217:71|Input port bits 302 to 301 of commit_instr_i[334:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":20217:58:20217:71|Input port bits 296 to 170 of commit_instr_i[334:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":20217:58:20217:71|Input port bits 136 to 0 of commit_instr_i[334:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":28224:58:28224:71|Input port bits 288 to 279 of commit_instr_i[334:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":28224:58:28224:71|Input port bits 240 to 238 of commit_instr_i[334:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":28224:58:28224:71|Input port bits 172 to 1 of commit_instr_i[334:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":28232:21:28232:30|Input port bits 63 to 32 of amo_resp_i[64:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":28239:52:28239:66|Input port bits 32 to 1 of csr_exception_i[64:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":23155:34:23155:49|Input port bits 31 to 1 of rs2_forwarding_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":51123:26:51123:35|Input port bit 64 of req_port_i[66:0] is unused
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":51123:26:51123:35|Input port bits 31 to 0 of req_port_i[66:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":51517:28:51517:35|Input port bits 40 to 33 of update_i[62:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":51521:34:51521:43|Input port bits 11 to 0 of lu_vaddr_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":24898:21:24898:30|Input port bit 83 of lsu_ctrl_i[83:0] is unused
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":24898:21:24898:30|Input port bits 50 to 18 of lsu_ctrl_i[83:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":24898:21:24898:30|Input port bits 13 to 10 of lsu_ctrl_i[83:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":24908:34:24908:40|Input port bits 11 to 0 of paddr_i[33:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":24918:25:24918:34|Input port bits 31 to 0 of req_port_i[66:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27839:33:27839:42|Input port bits 63 to 0 of amo_resp_i[64:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27921:21:27921:30|Input port bit 83 of lsu_ctrl_i[83:0] is unused
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27921:21:27921:30|Input port bit 50 of lsu_ctrl_i[83:0] is unused
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27921:21:27921:30|Input port bits 13 to 10 of lsu_ctrl_i[83:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27543:25:27543:37|Input port bits 2 to 0 of page_offset_i[11:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27561:26:27561:35|Input port bits 65 to 0 of req_port_i[66:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":26033:45:26033:53|Input port bits 109 to 106 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":26033:45:26033:53|Input port bits 33 to 2 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":20134:20:20134:28|Input port bits 109 to 98 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":20134:20:20134:28|Input port bits 65 to 46 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":20134:20:20134:28|Input port bits 33 to 0 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":18930:32:18930:40|Input port bits 109 to 106 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":18930:32:18930:40|Input port bits 65 to 34 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":18930:32:18930:40|Input port bits 1 to 0 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":18040:25:18040:33|Input port bits 109 to 106 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":18040:25:18040:33|Input port bits 33 to 0 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":24079:29:24079:41|Input port bit 241 of issue_instr_i[334:0] is unused
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":24079:29:24079:41|Input port bits 237 to 174 of issue_instr_i[334:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":24079:29:24079:41|Input port bits 136 to 0 of issue_instr_i[334:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27091:42:27091:56|Input port bits 302 to 301 of decoded_instr_i[334:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27101:35:27101:51|Input port bits 69 to 37 of resolved_branch_i[69:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":27101:35:27101:51|Input port bits 4 to 0 of resolved_branch_i[69:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21748:22:21748:26|Input port bit 0 of irq_i[1:0] is unused
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21749:21:21749:30|Input port bits 97 to 78 of irq_ctrl_i[97:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21749:21:21749:30|Input port bit 76 of irq_ctrl_i[97:0] is unused
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21749:21:21749:30|Input port bit 74 of irq_ctrl_i[97:0] is unused
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21749:21:21749:30|Input port bit 72 of irq_ctrl_i[97:0] is unused
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21749:21:21749:30|Input port bit 70 of irq_ctrl_i[97:0] is unused
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21749:21:21749:30|Input port bit 68 of irq_ctrl_i[97:0] is unused
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21749:21:21749:30|Input port bits 66 to 46 of irq_ctrl_i[97:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21749:21:21749:30|Input port bit 44 of irq_ctrl_i[97:0] is unused
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21749:21:21749:30|Input port bit 42 of irq_ctrl_i[97:0] is unused
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21749:21:21749:30|Input port bit 40 of irq_ctrl_i[97:0] is unused
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21749:21:21749:30|Input port bit 38 of irq_ctrl_i[97:0] is unused
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21749:21:21749:30|Input port bit 36 of irq_ctrl_i[97:0] is unused
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21749:21:21749:30|Input port bits 34 to 14 of irq_ctrl_i[97:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21749:21:21749:30|Input port bit 12 of irq_ctrl_i[97:0] is unused
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21749:21:21749:30|Input port bit 10 of irq_ctrl_i[97:0] is unused
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21749:21:21749:30|Input port bit 8 of irq_ctrl_i[97:0] is unused
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21749:21:21749:30|Input port bit 6 of irq_ctrl_i[97:0] is unused
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21749:21:21749:30|Input port bit 4 of irq_ctrl_i[97:0] is unused
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":21749:21:21749:30|Input port bit 2 of irq_ctrl_i[97:0] is unused
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29480:74:29480:78|Input port bits 31 to 9 of vpc_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29480:74:29480:78|Input port bits 1 to 0 of vpc_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29481:74:29481:85|Input port bits 32 to 10 of bht_update_i[33:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29481:74:29481:85|Input port bits 2 to 1 of bht_update_i[33:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29300:34:29300:38|Input port bits 31 to 7 of vpc_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29300:34:29300:38|Input port bits 1 to 0 of vpc_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29301:35:29301:46|Input port bits 63 to 39 of btb_update_i[64:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":29301:35:29301:46|Input port bits 33 to 32 of btb_update_i[64:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":30336:24:30336:36|Input port bits 128 to 97 of icache_dreq_i[162:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":30336:24:30336:36|Input port bits 32 to 0 of icache_dreq_i[162:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\scripts\lattice_ariane.sv":23885:2:23885:10|Pruning register bit 0 of unaligned_address_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

