{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1635812773545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1635812773545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 01 20:26:13 2021 " "Processing started: Mon Nov 01 20:26:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1635812773545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1635812773545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map Lab2_Adder -c Lab2_Adder_qsim --generate_functional_sim_netlist " "Command: quartus_map Lab2_Adder -c Lab2_Adder_qsim --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1635812773545 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1635812773771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitfulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitfulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitFullAdder-rtl " "Found design unit 1: oneBitFullAdder-rtl" {  } { { "onebitfulladder.vhd" "" { Text "C:/Users/abila/CEG3155_Lab2_Adder/onebitfulladder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635812774154 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitFullAdder " "Found entity 1: oneBitFullAdder" {  } { { "onebitfulladder.vhd" "" { Text "C:/Users/abila/CEG3155_Lab2_Adder/onebitfulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635812774154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635812774154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oneandfourbitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file oneandfourbitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneAndFourBit-rtl " "Found design unit 1: oneAndFourBit-rtl" {  } { { "oneandfourbitregister.vhd" "" { Text "C:/Users/abila/CEG3155_Lab2_Adder/oneandfourbitregister.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635812774156 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneAndFourBit " "Found entity 1: oneAndFourBit" {  } { { "oneandfourbitregister.vhd" "" { Text "C:/Users/abila/CEG3155_Lab2_Adder/oneandfourbitregister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635812774156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635812774156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitmultiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitmultiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourBitMultiplier-rtl " "Found design unit 1: fourBitMultiplier-rtl" {  } { { "fourbitmultiplier.vhd" "" { Text "C:/Users/abila/CEG3155_Lab2_Adder/fourbitmultiplier.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635812774158 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourBitMultiplier " "Found entity 1: fourBitMultiplier" {  } { { "fourbitmultiplier.vhd" "" { Text "C:/Users/abila/CEG3155_Lab2_Adder/fourbitmultiplier.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635812774158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635812774158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitfulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitfulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourBitFullAdder-rtl " "Found design unit 1: fourBitFullAdder-rtl" {  } { { "fourbitfulladder.vhd" "" { Text "C:/Users/abila/CEG3155_Lab2_Adder/fourbitfulladder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635812774160 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourBitFullAdder " "Found entity 1: fourBitFullAdder" {  } { { "fourbitfulladder.vhd" "" { Text "C:/Users/abila/CEG3155_Lab2_Adder/fourbitfulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635812774160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635812774160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitsubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitsubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourBitSubtractor-rtl " "Found design unit 1: fourBitSubtractor-rtl" {  } { { "fourbitsubtractor.vhd" "" { Text "C:/Users/abila/CEG3155_Lab2_Adder/fourbitsubtractor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635812774161 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourBitSubtractor " "Found entity 1: fourBitSubtractor" {  } { { "fourbitsubtractor.vhd" "" { Text "C:/Users/abila/CEG3155_Lab2_Adder/fourbitsubtractor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635812774161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635812774161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitinverter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitinverter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitinverter-rtl " "Found design unit 1: oneBitinverter-rtl" {  } { { "onebitinverter.vhd" "" { Text "C:/Users/abila/CEG3155_Lab2_Adder/onebitinverter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635812774163 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitinverter " "Found entity 1: oneBitinverter" {  } { { "onebitinverter.vhd" "" { Text "C:/Users/abila/CEG3155_Lab2_Adder/onebitinverter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635812774163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635812774163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oneandfourbitinitialregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file oneandfourbitinitialregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneAndFourBitInitial-rtl " "Found design unit 1: oneAndFourBitInitial-rtl" {  } { { "oneandfourbitinitialregister.vhd" "" { Text "C:/Users/abila/CEG3155_Lab2_Adder/oneandfourbitinitialregister.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635812774164 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneAndFourBitInitial " "Found entity 1: oneAndFourBitInitial" {  } { { "oneandfourbitinitialregister.vhd" "" { Text "C:/Users/abila/CEG3155_Lab2_Adder/oneandfourbitinitialregister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635812774164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635812774164 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fourbitmultiplier " "Elaborating entity \"fourbitmultiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1635812774188 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_cout fourbitmultiplier.vhd(10) " "VHDL Signal Declaration warning at fourbitmultiplier.vhd(10): used implicit default value for signal \"o_cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fourbitmultiplier.vhd" "" { Text "C:/Users/abila/CEG3155_Lab2_Adder/fourbitmultiplier.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1635812774189 "|fourbitmultiplier"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneAndFourBitInitial oneAndFourBitInitial:cell_1 " "Elaborating entity \"oneAndFourBitInitial\" for hierarchy \"oneAndFourBitInitial:cell_1\"" {  } { { "fourbitmultiplier.vhd" "cell_1" { Text "C:/Users/abila/CEG3155_Lab2_Adder/fourbitmultiplier.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635812774195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneAndFourBit oneAndFourBit:cell_2 " "Elaborating entity \"oneAndFourBit\" for hierarchy \"oneAndFourBit:cell_2\"" {  } { { "fourbitmultiplier.vhd" "cell_2" { Text "C:/Users/abila/CEG3155_Lab2_Adder/fourbitmultiplier.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635812774198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourBitFullAdder fourBitFullAdder:cell_3 " "Elaborating entity \"fourBitFullAdder\" for hierarchy \"fourBitFullAdder:cell_3\"" {  } { { "fourbitmultiplier.vhd" "cell_3" { Text "C:/Users/abila/CEG3155_Lab2_Adder/fourbitmultiplier.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635812774199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitFullAdder fourBitFullAdder:cell_3\|oneBitFullAdder:cell_1 " "Elaborating entity \"oneBitFullAdder\" for hierarchy \"fourBitFullAdder:cell_3\|oneBitFullAdder:cell_1\"" {  } { { "fourbitfulladder.vhd" "cell_1" { Text "C:/Users/abila/CEG3155_Lab2_Adder/fourbitfulladder.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635812774202 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4609 " "Peak virtual memory: 4609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1635812774295 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 01 20:26:14 2021 " "Processing ended: Mon Nov 01 20:26:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1635812774295 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1635812774295 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1635812774295 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1635812774295 ""}
