/*
 * MIT License
 *
 * Copyright(c) 2011-2019 The Maintainers of Nanvix
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in all
 * copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 * SOFTWARE.
 */

#include <arch/core/or1k/int.h>
#include <nanvix/const.h>

/**
 * @brief Masks of interrupt levels.
 *
 * Lookup table for masks of interrupt levels.
 */
PUBLIC uint32_t intlvl_masks[OR1K_NUM_INTLVL] = {
	OR1K_INTLVL_MASK_0,
	OR1K_INTLVL_MASK_1,
	OR1K_INTLVL_MASK_2,
	OR1K_INTLVL_MASK_3,
	OR1K_INTLVL_MASK_4,
	OR1K_INTLVL_MASK_5
};

/**
 * Current interrupt mask of the underlying or1k core.
 */
PUBLIC uint32_t currmask = OR1K_INTLVL_MASK_5;

/**
 * Current interrupt level of the underlying or1k core.
 */
PUBLIC int currlevel = OR1K_INTLVL_0;
