Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.1.1 (win64) Build 3286242 Wed Jul 28 13:10:47 MDT 2021
| Date              : Wed Dec  8 16:42:08 2021
| Host              : DESKTOP-J45FL4K running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.531        0.000                      0               271310        0.010        0.000                      0               271310        3.500        0.000                       0                120981  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            2.531        0.000                      0               271118        0.010        0.000                      0               271118        3.500        0.000                       0                120981  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.663        0.000                      0                  192        0.189        0.000                      0                  192  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        2.531ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 design_1_i/creat_mec_matrix_0/inst/control_s_axi_U/int_k_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U6/divisor0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 0.080ns (1.080%)  route 7.329ns (98.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 11.948 - 10.000 ) 
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.800ns (routing 0.569ns, distribution 1.231ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.512ns, distribution 1.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.800     2.008    design_1_i/creat_mec_matrix_0/inst/control_s_axi_U/ap_clk
    SLICE_X62Y209        FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/control_s_axi_U/int_k_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y209        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.088 r  design_1_i/creat_mec_matrix_0/inst/control_s_axi_U/int_k_reg[6]/Q
                         net (fo=44, routed)          7.329     9.417    design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U6/k[6]
    SLICE_X88Y346        FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U6/divisor0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.780    11.948    design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U6/ap_clk
    SLICE_X88Y346        FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U6/divisor0_reg[6]/C
                         clock pessimism              0.105    12.053    
                         clock uncertainty           -0.130    11.923    
    SLICE_X88Y346        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    11.948    design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U6/divisor0_reg[6]
  -------------------------------------------------------------------
                         required time                         11.948    
                         arrival time                          -9.417    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.636ns  (required time - arrival time)
  Source:                 design_1_i/creat_mec_matrix_0/inst/mul5_mid2_reg_2731_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/creat_mec_matrix_0/inst/tmp1_2_reg_2838_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.130ns  (logic 2.972ns (41.683%)  route 4.158ns (58.317%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.821ns (routing 0.569ns, distribution 1.252ns)
  Clock Net Delay (Destination): 1.627ns (routing 0.512ns, distribution 1.115ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.821     2.029    design_1_i/creat_mec_matrix_0/inst/ap_clk
    SLICE_X63Y204        FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/mul5_mid2_reg_2731_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y204        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.106 r  design_1_i/creat_mec_matrix_0/inst/mul5_mid2_reg_2731_reg[1]__0/Q
                         net (fo=21, routed)          3.155     5.261    design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U13/dout__0_i_1__23_0[1]
    SLICE_X49Y317        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     5.386 r  design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U13/dout__0_i_17__21/O
                         net (fo=1, routed)           0.016     5.402    design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U13/dout__0_i_17__21_n_0
    SLICE_X49Y317        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     5.592 r  design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U13/dout__0_i_2__23/CO[7]
                         net (fo=1, routed)           0.026     5.618    design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U13/dout__0_i_2__23_n_0
    SLICE_X49Y318        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     5.685 f  design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U13/dout__0_i_1__23/O[2]
                         net (fo=1, routed)           0.404     6.089    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/A[10]
    DSP48E2_X3Y127       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.192     6.281 r  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     6.281    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X3Y127       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.076     6.357 r  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     6.357    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X3Y127       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_U[31])
                                                      0.505     6.862 f  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_MULTIPLIER_INST/U[31]
                         net (fo=1, routed)           0.000     6.862    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_MULTIPLIER.U<31>
    DSP48E2_X3Y127       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[31]_U_DATA[31])
                                                      0.047     6.909 r  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_M_DATA_INST/U_DATA[31]
                         net (fo=1, routed)           0.000     6.909    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_M_DATA.U_DATA<31>
    DSP48E2_X3Y127       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[31]_ALU_OUT[47])
                                                      0.585     7.494 f  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.494    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y127       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.616 r  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     7.654    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__1/PCIN[47]
    DSP48E2_X3Y128       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.546     8.200 f  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     8.200    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X3Y128       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.109     8.309 r  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__1/DSP_OUTPUT_INST/P[7]
                         net (fo=2, routed)           0.480     8.789    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__1_n_98
    SLICE_X50Y316        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     8.879 r  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/tmp1_2_reg_2838[31]_i_10/O
                         net (fo=1, routed)           0.013     8.892    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/tmp1_2_reg_2838[31]_i_10_n_0
    SLICE_X50Y316        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[7])
                                                      0.241     9.133 r  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/tmp1_2_reg_2838_reg[31]_i_2/O[7]
                         net (fo=1, routed)           0.026     9.159    design_1_i/creat_mec_matrix_0/inst/tmp1_2_fu_1293_p2[31]
    SLICE_X50Y316        FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/tmp1_2_reg_2838_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.627    11.795    design_1_i/creat_mec_matrix_0/inst/ap_clk
    SLICE_X50Y316        FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/tmp1_2_reg_2838_reg[31]/C
                         clock pessimism              0.105    11.900    
                         clock uncertainty           -0.130    11.770    
    SLICE_X50Y316        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    11.795    design_1_i/creat_mec_matrix_0/inst/tmp1_2_reg_2838_reg[31]
  -------------------------------------------------------------------
                         required time                         11.795    
                         arrival time                          -9.159    
  -------------------------------------------------------------------
                         slack                                  2.636    

Slack (MET) :             2.638ns  (required time - arrival time)
  Source:                 design_1_i/creat_mec_matrix_0/inst/mul5_mid2_reg_2731_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/creat_mec_matrix_0/inst/tmp1_2_reg_2838_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.128ns  (logic 2.971ns (41.681%)  route 4.157ns (58.319%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.821ns (routing 0.569ns, distribution 1.252ns)
  Clock Net Delay (Destination): 1.627ns (routing 0.512ns, distribution 1.115ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.821     2.029    design_1_i/creat_mec_matrix_0/inst/ap_clk
    SLICE_X63Y204        FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/mul5_mid2_reg_2731_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y204        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.106 r  design_1_i/creat_mec_matrix_0/inst/mul5_mid2_reg_2731_reg[1]__0/Q
                         net (fo=21, routed)          3.155     5.261    design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U13/dout__0_i_1__23_0[1]
    SLICE_X49Y317        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     5.386 r  design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U13/dout__0_i_17__21/O
                         net (fo=1, routed)           0.016     5.402    design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U13/dout__0_i_17__21_n_0
    SLICE_X49Y317        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     5.592 r  design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U13/dout__0_i_2__23/CO[7]
                         net (fo=1, routed)           0.026     5.618    design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U13/dout__0_i_2__23_n_0
    SLICE_X49Y318        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     5.685 f  design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U13/dout__0_i_1__23/O[2]
                         net (fo=1, routed)           0.404     6.089    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/A[10]
    DSP48E2_X3Y127       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.192     6.281 r  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     6.281    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X3Y127       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.076     6.357 r  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     6.357    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X3Y127       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_U[31])
                                                      0.505     6.862 f  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_MULTIPLIER_INST/U[31]
                         net (fo=1, routed)           0.000     6.862    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_MULTIPLIER.U<31>
    DSP48E2_X3Y127       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[31]_U_DATA[31])
                                                      0.047     6.909 r  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_M_DATA_INST/U_DATA[31]
                         net (fo=1, routed)           0.000     6.909    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_M_DATA.U_DATA<31>
    DSP48E2_X3Y127       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[31]_ALU_OUT[47])
                                                      0.585     7.494 f  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.494    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y127       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.616 r  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     7.654    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__1/PCIN[47]
    DSP48E2_X3Y128       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.546     8.200 f  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     8.200    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X3Y128       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.109     8.309 r  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__1/DSP_OUTPUT_INST/P[7]
                         net (fo=2, routed)           0.480     8.789    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__1_n_98
    SLICE_X50Y316        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     8.879 r  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/tmp1_2_reg_2838[31]_i_10/O
                         net (fo=1, routed)           0.013     8.892    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/tmp1_2_reg_2838[31]_i_10_n_0
    SLICE_X50Y316        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240     9.132 r  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/tmp1_2_reg_2838_reg[31]_i_2/O[5]
                         net (fo=1, routed)           0.025     9.157    design_1_i/creat_mec_matrix_0/inst/tmp1_2_fu_1293_p2[29]
    SLICE_X50Y316        FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/tmp1_2_reg_2838_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.627    11.795    design_1_i/creat_mec_matrix_0/inst/ap_clk
    SLICE_X50Y316        FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/tmp1_2_reg_2838_reg[29]/C
                         clock pessimism              0.105    11.900    
                         clock uncertainty           -0.130    11.770    
    SLICE_X50Y316        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    11.795    design_1_i/creat_mec_matrix_0/inst/tmp1_2_reg_2838_reg[29]
  -------------------------------------------------------------------
                         required time                         11.795    
                         arrival time                          -9.157    
  -------------------------------------------------------------------
                         slack                                  2.638    

Slack (MET) :             2.645ns  (required time - arrival time)
  Source:                 design_1_i/creat_mec_matrix_0/inst/control_s_axi_U/int_k_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U18/divisor0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.190ns  (logic 0.080ns (1.113%)  route 7.110ns (98.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.843ns = ( 11.843 - 10.000 ) 
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.800ns (routing 0.569ns, distribution 1.231ns)
  Clock Net Delay (Destination): 1.675ns (routing 0.512ns, distribution 1.163ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.800     2.008    design_1_i/creat_mec_matrix_0/inst/control_s_axi_U/ap_clk
    SLICE_X62Y209        FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/control_s_axi_U/int_k_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y209        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.088 r  design_1_i/creat_mec_matrix_0/inst/control_s_axi_U/int_k_reg[6]/Q
                         net (fo=44, routed)          7.110     9.198    design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U18/k[6]
    SLICE_X64Y341        FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U18/divisor0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.675    11.843    design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U18/ap_clk
    SLICE_X64Y341        FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U18/divisor0_reg[6]/C
                         clock pessimism              0.105    11.948    
                         clock uncertainty           -0.130    11.818    
    SLICE_X64Y341        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025    11.843    design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U18/divisor0_reg[6]
  -------------------------------------------------------------------
                         required time                         11.843    
                         arrival time                          -9.198    
  -------------------------------------------------------------------
                         slack                                  2.645    

Slack (MET) :             2.651ns  (required time - arrival time)
  Source:                 design_1_i/creat_mec_matrix_0/inst/mul5_mid2_reg_2731_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/creat_mec_matrix_0/inst/tmp1_2_reg_2838_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.115ns  (logic 2.957ns (41.560%)  route 4.158ns (58.440%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.821ns (routing 0.569ns, distribution 1.252ns)
  Clock Net Delay (Destination): 1.627ns (routing 0.512ns, distribution 1.115ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.821     2.029    design_1_i/creat_mec_matrix_0/inst/ap_clk
    SLICE_X63Y204        FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/mul5_mid2_reg_2731_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y204        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.106 r  design_1_i/creat_mec_matrix_0/inst/mul5_mid2_reg_2731_reg[1]__0/Q
                         net (fo=21, routed)          3.155     5.261    design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U13/dout__0_i_1__23_0[1]
    SLICE_X49Y317        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     5.386 r  design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U13/dout__0_i_17__21/O
                         net (fo=1, routed)           0.016     5.402    design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U13/dout__0_i_17__21_n_0
    SLICE_X49Y317        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     5.592 r  design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U13/dout__0_i_2__23/CO[7]
                         net (fo=1, routed)           0.026     5.618    design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U13/dout__0_i_2__23_n_0
    SLICE_X49Y318        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     5.685 f  design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U13/dout__0_i_1__23/O[2]
                         net (fo=1, routed)           0.404     6.089    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/A[10]
    DSP48E2_X3Y127       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.192     6.281 r  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     6.281    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X3Y127       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.076     6.357 r  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     6.357    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X3Y127       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_U[31])
                                                      0.505     6.862 f  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_MULTIPLIER_INST/U[31]
                         net (fo=1, routed)           0.000     6.862    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_MULTIPLIER.U<31>
    DSP48E2_X3Y127       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[31]_U_DATA[31])
                                                      0.047     6.909 r  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_M_DATA_INST/U_DATA[31]
                         net (fo=1, routed)           0.000     6.909    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_M_DATA.U_DATA<31>
    DSP48E2_X3Y127       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[31]_ALU_OUT[47])
                                                      0.585     7.494 f  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.494    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y127       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.616 r  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     7.654    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__1/PCIN[47]
    DSP48E2_X3Y128       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.546     8.200 f  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     8.200    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X3Y128       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.109     8.309 r  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__1/DSP_OUTPUT_INST/P[7]
                         net (fo=2, routed)           0.480     8.789    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__1_n_98
    SLICE_X50Y316        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     8.879 r  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/tmp1_2_reg_2838[31]_i_10/O
                         net (fo=1, routed)           0.013     8.892    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/tmp1_2_reg_2838[31]_i_10_n_0
    SLICE_X50Y316        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[6])
                                                      0.226     9.118 r  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/tmp1_2_reg_2838_reg[31]_i_2/O[6]
                         net (fo=1, routed)           0.026     9.144    design_1_i/creat_mec_matrix_0/inst/tmp1_2_fu_1293_p2[30]
    SLICE_X50Y316        FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/tmp1_2_reg_2838_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.627    11.795    design_1_i/creat_mec_matrix_0/inst/ap_clk
    SLICE_X50Y316        FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/tmp1_2_reg_2838_reg[30]/C
                         clock pessimism              0.105    11.900    
                         clock uncertainty           -0.130    11.770    
    SLICE_X50Y316        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    11.795    design_1_i/creat_mec_matrix_0/inst/tmp1_2_reg_2838_reg[30]
  -------------------------------------------------------------------
                         required time                         11.795    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                  2.651    

Slack (MET) :             2.656ns  (required time - arrival time)
  Source:                 design_1_i/creat_mec_matrix_0/inst/control_s_axi_U/int_k_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U18/divisor0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.152ns  (logic 0.077ns (1.077%)  route 7.075ns (98.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.826ns = ( 11.826 - 10.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.810ns (routing 0.569ns, distribution 1.241ns)
  Clock Net Delay (Destination): 1.658ns (routing 0.512ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.810     2.018    design_1_i/creat_mec_matrix_0/inst/control_s_axi_U/ap_clk
    SLICE_X57Y216        FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/control_s_axi_U/int_k_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y216        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.095 r  design_1_i/creat_mec_matrix_0/inst/control_s_axi_U/int_k_reg[31]/Q
                         net (fo=44, routed)          7.075     9.170    design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U18/k[31]
    SLICE_X65Y343        FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U18/divisor0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.658    11.826    design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U18/ap_clk
    SLICE_X65Y343        FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U18/divisor0_reg[31]/C
                         clock pessimism              0.105    11.931    
                         clock uncertainty           -0.130    11.801    
    SLICE_X65Y343        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025    11.826    design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U18/divisor0_reg[31]
  -------------------------------------------------------------------
                         required time                         11.826    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  2.656    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 design_1_i/creat_mec_matrix_0/inst/mul5_mid2_reg_2731_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/creat_mec_matrix_0/inst/tmp1_2_reg_2838_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.094ns  (logic 2.937ns (41.401%)  route 4.157ns (58.599%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.821ns (routing 0.569ns, distribution 1.252ns)
  Clock Net Delay (Destination): 1.627ns (routing 0.512ns, distribution 1.115ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.821     2.029    design_1_i/creat_mec_matrix_0/inst/ap_clk
    SLICE_X63Y204        FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/mul5_mid2_reg_2731_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y204        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.106 r  design_1_i/creat_mec_matrix_0/inst/mul5_mid2_reg_2731_reg[1]__0/Q
                         net (fo=21, routed)          3.155     5.261    design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U13/dout__0_i_1__23_0[1]
    SLICE_X49Y317        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     5.386 r  design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U13/dout__0_i_17__21/O
                         net (fo=1, routed)           0.016     5.402    design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U13/dout__0_i_17__21_n_0
    SLICE_X49Y317        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     5.592 r  design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U13/dout__0_i_2__23/CO[7]
                         net (fo=1, routed)           0.026     5.618    design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U13/dout__0_i_2__23_n_0
    SLICE_X49Y318        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     5.685 f  design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U13/dout__0_i_1__23/O[2]
                         net (fo=1, routed)           0.404     6.089    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/A[10]
    DSP48E2_X3Y127       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.192     6.281 r  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     6.281    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X3Y127       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.076     6.357 r  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     6.357    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X3Y127       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_U[31])
                                                      0.505     6.862 f  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_MULTIPLIER_INST/U[31]
                         net (fo=1, routed)           0.000     6.862    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_MULTIPLIER.U<31>
    DSP48E2_X3Y127       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[31]_U_DATA[31])
                                                      0.047     6.909 r  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_M_DATA_INST/U_DATA[31]
                         net (fo=1, routed)           0.000     6.909    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_M_DATA.U_DATA<31>
    DSP48E2_X3Y127       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[31]_ALU_OUT[47])
                                                      0.585     7.494 f  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.494    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y127       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.616 r  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     7.654    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__1/PCIN[47]
    DSP48E2_X3Y128       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.546     8.200 f  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     8.200    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X3Y128       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.109     8.309 r  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__1/DSP_OUTPUT_INST/P[7]
                         net (fo=2, routed)           0.480     8.789    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__1_n_98
    SLICE_X50Y316        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     8.879 r  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/tmp1_2_reg_2838[31]_i_10/O
                         net (fo=1, routed)           0.013     8.892    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/tmp1_2_reg_2838[31]_i_10_n_0
    SLICE_X50Y316        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     9.098 r  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/tmp1_2_reg_2838_reg[31]_i_2/O[4]
                         net (fo=1, routed)           0.025     9.123    design_1_i/creat_mec_matrix_0/inst/tmp1_2_fu_1293_p2[28]
    SLICE_X50Y316        FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/tmp1_2_reg_2838_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.627    11.795    design_1_i/creat_mec_matrix_0/inst/ap_clk
    SLICE_X50Y316        FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/tmp1_2_reg_2838_reg[28]/C
                         clock pessimism              0.105    11.900    
                         clock uncertainty           -0.130    11.770    
    SLICE_X50Y316        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    11.795    design_1_i/creat_mec_matrix_0/inst/tmp1_2_reg_2838_reg[28]
  -------------------------------------------------------------------
                         required time                         11.795    
                         arrival time                          -9.123    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.739ns  (required time - arrival time)
  Source:                 design_1_i/creat_mec_matrix_0/inst/mul5_mid2_reg_2731_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/creat_mec_matrix_0/inst/tmp1_2_reg_2838_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.028ns  (logic 2.870ns (40.837%)  route 4.158ns (59.163%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.796ns = ( 11.796 - 10.000 ) 
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.821ns (routing 0.569ns, distribution 1.252ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.512ns, distribution 1.116ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.821     2.029    design_1_i/creat_mec_matrix_0/inst/ap_clk
    SLICE_X63Y204        FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/mul5_mid2_reg_2731_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y204        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.106 r  design_1_i/creat_mec_matrix_0/inst/mul5_mid2_reg_2731_reg[1]__0/Q
                         net (fo=21, routed)          3.155     5.261    design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U13/dout__0_i_1__23_0[1]
    SLICE_X49Y317        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     5.386 r  design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U13/dout__0_i_17__21/O
                         net (fo=1, routed)           0.016     5.402    design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U13/dout__0_i_17__21_n_0
    SLICE_X49Y317        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     5.592 r  design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U13/dout__0_i_2__23/CO[7]
                         net (fo=1, routed)           0.026     5.618    design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U13/dout__0_i_2__23_n_0
    SLICE_X49Y318        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     5.685 f  design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U13/dout__0_i_1__23/O[2]
                         net (fo=1, routed)           0.404     6.089    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/A[10]
    DSP48E2_X3Y127       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.192     6.281 r  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     6.281    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X3Y127       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.076     6.357 r  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     6.357    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X3Y127       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_U[31])
                                                      0.505     6.862 f  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_MULTIPLIER_INST/U[31]
                         net (fo=1, routed)           0.000     6.862    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_MULTIPLIER.U<31>
    DSP48E2_X3Y127       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[31]_U_DATA[31])
                                                      0.047     6.909 r  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_M_DATA_INST/U_DATA[31]
                         net (fo=1, routed)           0.000     6.909    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_M_DATA.U_DATA<31>
    DSP48E2_X3Y127       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[31]_ALU_OUT[47])
                                                      0.585     7.494 f  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.494    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y127       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.616 r  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     7.654    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__1/PCIN[47]
    DSP48E2_X3Y128       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.546     8.200 f  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     8.200    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X3Y128       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.109     8.309 r  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__1/DSP_OUTPUT_INST/P[7]
                         net (fo=2, routed)           0.480     8.789    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__1_n_98
    SLICE_X50Y316        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     8.879 r  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/tmp1_2_reg_2838[31]_i_10/O
                         net (fo=1, routed)           0.013     8.892    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/tmp1_2_reg_2838[31]_i_10_n_0
    SLICE_X50Y316        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[3])
                                                      0.139     9.031 r  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/tmp1_2_reg_2838_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.026     9.057    design_1_i/creat_mec_matrix_0/inst/tmp1_2_fu_1293_p2[27]
    SLICE_X50Y316        FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/tmp1_2_reg_2838_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.628    11.796    design_1_i/creat_mec_matrix_0/inst/ap_clk
    SLICE_X50Y316        FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/tmp1_2_reg_2838_reg[27]/C
                         clock pessimism              0.105    11.901    
                         clock uncertainty           -0.130    11.771    
    SLICE_X50Y316        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.796    design_1_i/creat_mec_matrix_0/inst/tmp1_2_reg_2838_reg[27]
  -------------------------------------------------------------------
                         required time                         11.796    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                  2.739    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 design_1_i/creat_mec_matrix_0/inst/mul5_mid2_reg_2731_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/creat_mec_matrix_0/inst/tmp1_2_reg_2838_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.023ns  (logic 2.865ns (40.795%)  route 4.158ns (59.205%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.796ns = ( 11.796 - 10.000 ) 
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.821ns (routing 0.569ns, distribution 1.252ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.512ns, distribution 1.116ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.821     2.029    design_1_i/creat_mec_matrix_0/inst/ap_clk
    SLICE_X63Y204        FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/mul5_mid2_reg_2731_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y204        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.106 r  design_1_i/creat_mec_matrix_0/inst/mul5_mid2_reg_2731_reg[1]__0/Q
                         net (fo=21, routed)          3.155     5.261    design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U13/dout__0_i_1__23_0[1]
    SLICE_X49Y317        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     5.386 r  design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U13/dout__0_i_17__21/O
                         net (fo=1, routed)           0.016     5.402    design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U13/dout__0_i_17__21_n_0
    SLICE_X49Y317        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     5.592 r  design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U13/dout__0_i_2__23/CO[7]
                         net (fo=1, routed)           0.026     5.618    design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U13/dout__0_i_2__23_n_0
    SLICE_X49Y318        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     5.685 f  design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U13/dout__0_i_1__23/O[2]
                         net (fo=1, routed)           0.404     6.089    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/A[10]
    DSP48E2_X3Y127       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.192     6.281 r  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     6.281    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X3Y127       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.076     6.357 r  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     6.357    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X3Y127       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_U[31])
                                                      0.505     6.862 f  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_MULTIPLIER_INST/U[31]
                         net (fo=1, routed)           0.000     6.862    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_MULTIPLIER.U<31>
    DSP48E2_X3Y127       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[31]_U_DATA[31])
                                                      0.047     6.909 r  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_M_DATA_INST/U_DATA[31]
                         net (fo=1, routed)           0.000     6.909    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_M_DATA.U_DATA<31>
    DSP48E2_X3Y127       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[31]_ALU_OUT[47])
                                                      0.585     7.494 f  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.494    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y127       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.616 r  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     7.654    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__1/PCIN[47]
    DSP48E2_X3Y128       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.546     8.200 f  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     8.200    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X3Y128       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.109     8.309 r  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__1/DSP_OUTPUT_INST/P[7]
                         net (fo=2, routed)           0.480     8.789    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__1_n_98
    SLICE_X50Y316        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     8.879 r  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/tmp1_2_reg_2838[31]_i_10/O
                         net (fo=1, routed)           0.013     8.892    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/tmp1_2_reg_2838[31]_i_10_n_0
    SLICE_X50Y316        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.134     9.026 r  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/tmp1_2_reg_2838_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.026     9.052    design_1_i/creat_mec_matrix_0/inst/tmp1_2_fu_1293_p2[26]
    SLICE_X50Y316        FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/tmp1_2_reg_2838_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.628    11.796    design_1_i/creat_mec_matrix_0/inst/ap_clk
    SLICE_X50Y316        FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/tmp1_2_reg_2838_reg[26]/C
                         clock pessimism              0.105    11.901    
                         clock uncertainty           -0.130    11.771    
    SLICE_X50Y316        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.796    design_1_i/creat_mec_matrix_0/inst/tmp1_2_reg_2838_reg[26]
  -------------------------------------------------------------------
                         required time                         11.796    
                         arrival time                          -9.052    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.770ns  (required time - arrival time)
  Source:                 design_1_i/creat_mec_matrix_0/inst/mul5_mid2_reg_2731_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/creat_mec_matrix_0/inst/tmp1_2_reg_2838_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.997ns  (logic 2.974ns (42.504%)  route 4.023ns (57.496%))
  Logic Levels:           14  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.796ns = ( 11.796 - 10.000 ) 
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.821ns (routing 0.569ns, distribution 1.252ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.512ns, distribution 1.116ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.821     2.029    design_1_i/creat_mec_matrix_0/inst/ap_clk
    SLICE_X63Y204        FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/mul5_mid2_reg_2731_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y204        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.106 r  design_1_i/creat_mec_matrix_0/inst/mul5_mid2_reg_2731_reg[1]__0/Q
                         net (fo=21, routed)          3.155     5.261    design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U13/dout__0_i_1__23_0[1]
    SLICE_X49Y317        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     5.386 r  design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U13/dout__0_i_17__21/O
                         net (fo=1, routed)           0.016     5.402    design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U13/dout__0_i_17__21_n_0
    SLICE_X49Y317        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     5.592 r  design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U13/dout__0_i_2__23/CO[7]
                         net (fo=1, routed)           0.026     5.618    design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U13/dout__0_i_2__23_n_0
    SLICE_X49Y318        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     5.685 f  design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U13/dout__0_i_1__23/O[2]
                         net (fo=1, routed)           0.404     6.089    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/A[10]
    DSP48E2_X3Y127       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.192     6.281 r  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     6.281    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X3Y127       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.076     6.357 r  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     6.357    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X3Y127       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_U[31])
                                                      0.505     6.862 f  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_MULTIPLIER_INST/U[31]
                         net (fo=1, routed)           0.000     6.862    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_MULTIPLIER.U<31>
    DSP48E2_X3Y127       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[31]_U_DATA[31])
                                                      0.047     6.909 r  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_M_DATA_INST/U_DATA[31]
                         net (fo=1, routed)           0.000     6.909    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_M_DATA.U_DATA<31>
    DSP48E2_X3Y127       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[31]_ALU_OUT[47])
                                                      0.585     7.494 f  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.494    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y127       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.616 r  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     7.654    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__1/PCIN[47]
    DSP48E2_X3Y128       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[4])
                                                      0.546     8.200 f  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__1/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     8.200    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__1/DSP_ALU.ALU_OUT<4>
    DSP48E2_X3Y128       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109     8.309 r  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__1/DSP_OUTPUT_INST/P[4]
                         net (fo=2, routed)           0.311     8.620    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/dout__1_n_101
    SLICE_X50Y315        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     8.718 r  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/tmp1_2_reg_2838[23]_i_4/O
                         net (fo=1, routed)           0.022     8.740    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/tmp1_2_reg_2838[23]_i_4_n_0
    SLICE_X50Y315        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     8.899 r  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/tmp1_2_reg_2838_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.925    design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/tmp1_2_reg_2838_reg[23]_i_1_n_0
    SLICE_X50Y316        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     9.001 r  design_1_i/creat_mec_matrix_0/inst/mul_32s_32s_32_1_1_U50/tmp1_2_reg_2838_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.025     9.026    design_1_i/creat_mec_matrix_0/inst/tmp1_2_fu_1293_p2[25]
    SLICE_X50Y316        FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/tmp1_2_reg_2838_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.628    11.796    design_1_i/creat_mec_matrix_0/inst/ap_clk
    SLICE_X50Y316        FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/tmp1_2_reg_2838_reg[25]/C
                         clock pessimism              0.105    11.901    
                         clock uncertainty           -0.130    11.771    
    SLICE_X50Y316        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    11.796    design_1_i/creat_mec_matrix_0/inst/tmp1_2_reg_2838_reg[25]
  -------------------------------------------------------------------
                         required time                         11.796    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                  2.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U22/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[15].divisor_tmp_reg[16][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U22/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[16].divisor_tmp_reg[17][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.060ns (45.801%)  route 0.071ns (54.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Net Delay (Source):      1.619ns (routing 0.512ns, distribution 1.107ns)
  Clock Net Delay (Destination): 1.861ns (routing 0.569ns, distribution 1.292ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.619     1.787    design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U22/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/ap_clk
    SLICE_X45Y323        FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U22/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[15].divisor_tmp_reg[16][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y323        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.847 r  design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U22/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[15].divisor_tmp_reg[16][7]/Q
                         net (fo=2, routed)           0.071     1.918    design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U22/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[15].divisor_tmp_reg[16]_31[7]
    SLICE_X45Y322        FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U22/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[16].divisor_tmp_reg[17][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.861     2.069    design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U22/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/ap_clk
    SLICE_X45Y322        FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U22/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[16].divisor_tmp_reg[17][7]/C
                         clock pessimism             -0.223     1.846    
    SLICE_X45Y322        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.908    design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U22/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[16].divisor_tmp_reg[17][7]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U6/creat_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[9].divisor_tmp_reg[10][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U6/creat_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[10].divisor_tmp_reg[11][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.060ns (32.432%)  route 0.125ns (67.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      1.899ns (routing 0.512ns, distribution 1.387ns)
  Clock Net Delay (Destination): 2.164ns (routing 0.569ns, distribution 1.595ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.899     2.067    design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U6/creat_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/ap_clk
    SLICE_X111Y353       FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U6/creat_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[9].divisor_tmp_reg[10][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y353       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     2.127 r  design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U6/creat_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[9].divisor_tmp_reg[10][17]/Q
                         net (fo=2, routed)           0.125     2.252    design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U6/creat_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[9].divisor_tmp_reg[10]_19[17]
    SLICE_X109Y355       FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U6/creat_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[10].divisor_tmp_reg[11][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      2.164     2.372    design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U6/creat_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/ap_clk
    SLICE_X109Y355       FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U6/creat_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[10].divisor_tmp_reg[11][17]/C
                         clock pessimism             -0.192     2.180    
    SLICE_X109Y355       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     2.242    design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U6/creat_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[10].divisor_tmp_reg[11][17]
  -------------------------------------------------------------------
                         required time                         -2.242    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U45/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[13].divisor_tmp_reg[14][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U45/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[14].divisor_tmp_reg[15][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.060ns (34.682%)  route 0.113ns (65.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      1.883ns (routing 0.512ns, distribution 1.371ns)
  Clock Net Delay (Destination): 2.134ns (routing 0.569ns, distribution 1.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.883     2.051    design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U45/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/ap_clk
    SLICE_X106Y285       FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U45/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[13].divisor_tmp_reg[14][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y285       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     2.111 r  design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U45/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[13].divisor_tmp_reg[14][6]/Q
                         net (fo=2, routed)           0.113     2.224    design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U45/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[13].divisor_tmp_reg[14]_27[6]
    SLICE_X108Y284       FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U45/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[14].divisor_tmp_reg[15][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      2.134     2.342    design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U45/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/ap_clk
    SLICE_X108Y284       FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U45/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[14].divisor_tmp_reg[15][6]/C
                         clock pessimism             -0.188     2.154    
    SLICE_X108Y284       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.214    design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U45/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[14].divisor_tmp_reg[15][6]
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U43/creat_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[12].divisor_tmp_reg[13][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U43/creat_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[13].divisor_tmp_reg[14][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.060ns (32.787%)  route 0.123ns (67.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      1.873ns (routing 0.512ns, distribution 1.361ns)
  Clock Net Delay (Destination): 2.132ns (routing 0.569ns, distribution 1.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.873     2.041    design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U43/creat_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/ap_clk
    SLICE_X107Y280       FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U43/creat_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[12].divisor_tmp_reg[13][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y280       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     2.101 r  design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U43/creat_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[12].divisor_tmp_reg[13][19]/Q
                         net (fo=2, routed)           0.123     2.224    design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U43/creat_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[12].divisor_tmp_reg[13]_25[19]
    SLICE_X109Y279       FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U43/creat_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[13].divisor_tmp_reg[14][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      2.132     2.340    design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U43/creat_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/ap_clk
    SLICE_X109Y279       FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U43/creat_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[13].divisor_tmp_reg[14][19]/C
                         clock pessimism             -0.188     2.152    
    SLICE_X109Y279       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     2.214    design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U43/creat_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[13].divisor_tmp_reg[14][19]
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U42/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[4].divisor_tmp_reg[5][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U42/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[5].divisor_tmp_reg[6][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.060ns (32.967%)  route 0.122ns (67.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.292ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Net Delay (Source):      1.833ns (routing 0.512ns, distribution 1.321ns)
  Clock Net Delay (Destination): 2.084ns (routing 0.569ns, distribution 1.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.833     2.001    design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U42/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/ap_clk
    SLICE_X111Y212       FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U42/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[4].divisor_tmp_reg[5][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y212       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.061 r  design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U42/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[4].divisor_tmp_reg[5][10]/Q
                         net (fo=2, routed)           0.122     2.183    design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U42/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[4].divisor_tmp_reg[5]_9[10]
    SLICE_X110Y216       FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U42/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[5].divisor_tmp_reg[6][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      2.084     2.292    design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U42/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/ap_clk
    SLICE_X110Y216       FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U42/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[5].divisor_tmp_reg[6][10]/C
                         clock pessimism             -0.181     2.111    
    SLICE_X110Y216       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     2.173    design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U42/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[5].divisor_tmp_reg[6][10]
  -------------------------------------------------------------------
                         required time                         -2.173    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U51/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[0].divisor_tmp_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U51/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[1].divisor_tmp_reg[2][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.060ns (38.961%)  route 0.094ns (61.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      1.787ns (routing 0.512ns, distribution 1.275ns)
  Clock Net Delay (Destination): 2.012ns (routing 0.569ns, distribution 1.443ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.787     1.955    design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U51/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/ap_clk
    SLICE_X71Y300        FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U51/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[0].divisor_tmp_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y300        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     2.015 r  design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U51/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[0].divisor_tmp_reg[1][11]/Q
                         net (fo=2, routed)           0.094     2.109    design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U51/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[0].divisor_tmp_reg[1]_1[11]
    SLICE_X73Y300        FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U51/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[1].divisor_tmp_reg[2][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      2.012     2.220    design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U51/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/ap_clk
    SLICE_X73Y300        FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U51/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[1].divisor_tmp_reg[2][11]/C
                         clock pessimism             -0.183     2.037    
    SLICE_X73Y300        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     2.099    design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U51/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[1].divisor_tmp_reg[2][11]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U38/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[0].divisor_tmp_reg[1][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U38/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[1].divisor_tmp_reg[2][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.060ns (35.088%)  route 0.111ns (64.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Net Delay (Source):      1.796ns (routing 0.512ns, distribution 1.284ns)
  Clock Net Delay (Destination): 2.032ns (routing 0.569ns, distribution 1.463ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.796     1.964    design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U38/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/ap_clk
    SLICE_X109Y151       FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U38/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[0].divisor_tmp_reg[1][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y151       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     2.024 r  design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U38/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[0].divisor_tmp_reg[1][13]/Q
                         net (fo=2, routed)           0.111     2.135    design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U38/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[0].divisor_tmp_reg[1]_1[13]
    SLICE_X108Y150       FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U38/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[1].divisor_tmp_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      2.032     2.240    design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U38/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/ap_clk
    SLICE_X108Y150       FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U38/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[1].divisor_tmp_reg[2][13]/C
                         clock pessimism             -0.177     2.063    
    SLICE_X108Y150       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.125    design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U38/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[1].divisor_tmp_reg[2][13]
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U26/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[11].divisor_tmp_reg[12][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U26/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[12].divisor_tmp_reg[13][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.059ns (32.961%)  route 0.120ns (67.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.718ns (routing 0.512ns, distribution 1.206ns)
  Clock Net Delay (Destination): 1.961ns (routing 0.569ns, distribution 1.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.718     1.886    design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U26/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/ap_clk
    SLICE_X24Y283        FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U26/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[11].divisor_tmp_reg[12][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y283        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     1.945 r  design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U26/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[11].divisor_tmp_reg[12][30]/Q
                         net (fo=2, routed)           0.120     2.065    design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U26/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[11].divisor_tmp_reg[12]_23[30]
    SLICE_X22Y281        FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U26/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[12].divisor_tmp_reg[13][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.961     2.169    design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U26/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/ap_clk
    SLICE_X22Y281        FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U26/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[12].divisor_tmp_reg[13][30]/C
                         clock pessimism             -0.176     1.993    
    SLICE_X22Y281        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.055    design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U26/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[12].divisor_tmp_reg[13][30]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U46/creat_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[18].divisor_tmp_reg[19][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U46/creat_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[19].divisor_tmp_reg[20][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.060ns (42.857%)  route 0.080ns (57.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      1.769ns (routing 0.512ns, distribution 1.257ns)
  Clock Net Delay (Destination): 1.976ns (routing 0.569ns, distribution 1.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.769     1.937    design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U46/creat_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/ap_clk
    SLICE_X86Y263        FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U46/creat_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[18].divisor_tmp_reg[19][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y263        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     1.997 r  design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U46/creat_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[18].divisor_tmp_reg[19][23]/Q
                         net (fo=2, routed)           0.080     2.077    design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U46/creat_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[18].divisor_tmp_reg[19]_37[23]
    SLICE_X85Y263        FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U46/creat_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[19].divisor_tmp_reg[20][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.976     2.184    design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U46/creat_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/ap_clk
    SLICE_X85Y263        FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U46/creat_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[19].divisor_tmp_reg[20][23]/C
                         clock pessimism             -0.179     2.005    
    SLICE_X85Y263        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     2.067    design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U46/creat_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[19].divisor_tmp_reg[20][23]
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U43/creat_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[1].divisor_tmp_reg[2][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U43/creat_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[2].divisor_tmp_reg[3][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.058ns (28.431%)  route 0.146ns (71.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.851ns (routing 0.512ns, distribution 1.339ns)
  Clock Net Delay (Destination): 2.066ns (routing 0.569ns, distribution 1.497ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.851     2.019    design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U43/creat_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/ap_clk
    SLICE_X93Y300        FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U43/creat_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[1].divisor_tmp_reg[2][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y300        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.077 r  design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U43/creat_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[1].divisor_tmp_reg[2][31]/Q
                         net (fo=2, routed)           0.146     2.223    design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U43/creat_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[1].divisor_tmp_reg[2]_3[31]
    SLICE_X96Y299        FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U43/creat_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[2].divisor_tmp_reg[3][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      2.066     2.274    design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U43/creat_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/ap_clk
    SLICE_X96Y299        FDRE                                         r  design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U43/creat_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[2].divisor_tmp_reg[3][31]/C
                         clock pessimism             -0.123     2.151    
    SLICE_X96Y299        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     2.213    design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U43/creat_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[2].divisor_tmp_reg[3][31]
  -------------------------------------------------------------------
                         required time                         -2.213    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB18_X1Y24  design_1_i/creat_mec_matrix_0/inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB18_X1Y24  design_1_i/creat_mec_matrix_0/inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB18_X1Y16  design_1_i/creat_mec_matrix_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB18_X1Y16  design_1_i/creat_mec_matrix_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB18_X1Y20  design_1_i/extend_matrix_0/inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB18_X1Y20  design_1_i/extend_matrix_0/inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X1Y24  design_1_i/creat_mec_matrix_0/inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X1Y24  design_1_i/creat_mec_matrix_0/inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X1Y24  design_1_i/creat_mec_matrix_0/inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X1Y24  design_1_i/creat_mec_matrix_0/inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.663ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.663ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.202ns (19.386%)  route 0.840ns (80.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 11.707 - 10.000 ) 
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.569ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.512ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.763     1.971    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y101        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.050 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.169     2.219    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X53Y101        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     2.342 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.671     3.013    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X49Y98         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.539    11.707    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y98         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.165    11.872    
                         clock uncertainty           -0.130    11.742    
    SLICE_X49Y98         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    11.676    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.676    
                         arrival time                          -3.013    
  -------------------------------------------------------------------
                         slack                                  8.663    

Slack (MET) :             8.702ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.202ns (20.466%)  route 0.785ns (79.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 11.699 - 10.000 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.771ns (routing 0.569ns, distribution 1.202ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.512ns, distribution 1.019ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.771     1.979    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X54Y94         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.058 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.216     2.274    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X54Y94         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     2.397 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.569     2.966    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X52Y92         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.531    11.699    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X52Y92         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.165    11.864    
                         clock uncertainty           -0.130    11.734    
    SLICE_X52Y92         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    11.668    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.668    
                         arrival time                          -2.966    
  -------------------------------------------------------------------
                         slack                                  8.702    

Slack (MET) :             8.702ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.202ns (20.466%)  route 0.785ns (79.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 11.699 - 10.000 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.771ns (routing 0.569ns, distribution 1.202ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.512ns, distribution 1.019ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.771     1.979    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X54Y94         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.058 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.216     2.274    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X54Y94         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     2.397 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.569     2.966    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X52Y92         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.531    11.699    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X52Y92         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.165    11.864    
                         clock uncertainty           -0.130    11.734    
    SLICE_X52Y92         FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066    11.668    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         11.668    
                         arrival time                          -2.966    
  -------------------------------------------------------------------
                         slack                                  8.702    

Slack (MET) :             8.708ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.169ns (16.456%)  route 0.858ns (83.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 11.720 - 10.000 ) 
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.746ns (routing 0.569ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.512ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.746     1.954    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y102        FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.035 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.208     2.243    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X53Y101        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     2.331 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.650     2.981    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X53Y101        FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.552    11.720    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X53Y101        FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.165    11.885    
                         clock uncertainty           -0.130    11.755    
    SLICE_X53Y101        FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.066    11.689    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.689    
                         arrival time                          -2.981    
  -------------------------------------------------------------------
                         slack                                  8.708    

Slack (MET) :             8.708ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.169ns (16.456%)  route 0.858ns (83.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 11.720 - 10.000 ) 
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.746ns (routing 0.569ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.512ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.746     1.954    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y102        FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.035 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.208     2.243    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X53Y101        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     2.331 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.650     2.981    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X53Y101        FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.552    11.720    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X53Y101        FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.165    11.885    
                         clock uncertainty           -0.130    11.755    
    SLICE_X53Y101        FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.066    11.689    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         11.689    
                         arrival time                          -2.981    
  -------------------------------------------------------------------
                         slack                                  8.708    

Slack (MET) :             8.708ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.169ns (16.456%)  route 0.858ns (83.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 11.720 - 10.000 ) 
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.746ns (routing 0.569ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.512ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.746     1.954    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y102        FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.035 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.208     2.243    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X53Y101        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     2.331 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.650     2.981    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X53Y101        FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.552    11.720    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X53Y101        FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.165    11.885    
                         clock uncertainty           -0.130    11.755    
    SLICE_X53Y101        FDPE (Recov_DFF2_SLICEM_C_PRE)
                                                     -0.066    11.689    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         11.689    
                         arrival time                          -2.981    
  -------------------------------------------------------------------
                         slack                                  8.708    

Slack (MET) :             8.708ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.169ns (16.456%)  route 0.858ns (83.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 11.720 - 10.000 ) 
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.746ns (routing 0.569ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.512ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.746     1.954    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y102        FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.035 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.208     2.243    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X53Y101        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     2.331 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.650     2.981    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X53Y101        FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.552    11.720    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X53Y101        FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.165    11.885    
                         clock uncertainty           -0.130    11.755    
    SLICE_X53Y101        FDPE (Recov_BFF_SLICEM_C_PRE)
                                                     -0.066    11.689    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         11.689    
                         arrival time                          -2.981    
  -------------------------------------------------------------------
                         slack                                  8.708    

Slack (MET) :             8.708ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.169ns (16.456%)  route 0.858ns (83.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 11.720 - 10.000 ) 
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.746ns (routing 0.569ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.512ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.746     1.954    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y102        FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.035 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.208     2.243    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X53Y101        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     2.331 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.650     2.981    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X53Y101        FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.552    11.720    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X53Y101        FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.165    11.885    
                         clock uncertainty           -0.130    11.755    
    SLICE_X53Y101        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    11.689    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.689    
                         arrival time                          -2.981    
  -------------------------------------------------------------------
                         slack                                  8.708    

Slack (MET) :             8.708ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.169ns (16.456%)  route 0.858ns (83.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 11.720 - 10.000 ) 
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.746ns (routing 0.569ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.512ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.746     1.954    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y102        FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.035 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.208     2.243    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X53Y101        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     2.331 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.650     2.981    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X53Y101        FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.552    11.720    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X53Y101        FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.165    11.885    
                         clock uncertainty           -0.130    11.755    
    SLICE_X53Y101        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    11.689    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.689    
                         arrival time                          -2.981    
  -------------------------------------------------------------------
                         slack                                  8.708    

Slack (MET) :             8.708ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.169ns (16.456%)  route 0.858ns (83.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 11.720 - 10.000 ) 
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.746ns (routing 0.569ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.512ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.746     1.954    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y102        FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.035 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.208     2.243    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X53Y101        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     2.331 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.650     2.981    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X53Y101        FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.552    11.720    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X53Y101        FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.165    11.885    
                         clock uncertainty           -0.130    11.755    
    SLICE_X53Y101        FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066    11.689    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         11.689    
                         arrival time                          -2.981    
  -------------------------------------------------------------------
                         slack                                  8.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.053ns (18.403%)  route 0.235ns (81.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    1.106ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      0.967ns (routing 0.311ns, distribution 0.656ns)
  Clock Net Delay (Destination): 1.127ns (routing 0.352ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      0.967     1.106    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X55Y177        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y177        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.145 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.086     1.231    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X55Y177        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.014     1.245 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.149     1.394    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X55Y180        FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.127     1.299    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X55Y180        FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.074     1.225    
    SLICE_X55Y180        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.205    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.053ns (18.403%)  route 0.235ns (81.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    1.106ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      0.967ns (routing 0.311ns, distribution 0.656ns)
  Clock Net Delay (Destination): 1.127ns (routing 0.352ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      0.967     1.106    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X55Y177        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y177        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.145 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.086     1.231    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X55Y177        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.014     1.245 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.149     1.394    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X55Y180        FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.127     1.299    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X55Y180        FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.074     1.225    
    SLICE_X55Y180        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.205    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.053ns (18.403%)  route 0.235ns (81.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    1.106ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      0.967ns (routing 0.311ns, distribution 0.656ns)
  Clock Net Delay (Destination): 1.127ns (routing 0.352ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      0.967     1.106    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X55Y177        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y177        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.145 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.086     1.231    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X55Y177        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.014     1.245 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.149     1.394    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X55Y180        FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.127     1.299    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X55Y180        FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.074     1.225    
    SLICE_X55Y180        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.205    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.053ns (18.403%)  route 0.235ns (81.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    1.106ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      0.967ns (routing 0.311ns, distribution 0.656ns)
  Clock Net Delay (Destination): 1.127ns (routing 0.352ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      0.967     1.106    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X55Y177        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y177        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.145 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.086     1.231    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X55Y177        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.014     1.245 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.149     1.394    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X55Y180        FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.127     1.299    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X55Y180        FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.074     1.225    
    SLICE_X55Y180        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.205    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.053ns (18.403%)  route 0.235ns (81.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    1.106ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      0.967ns (routing 0.311ns, distribution 0.656ns)
  Clock Net Delay (Destination): 1.127ns (routing 0.352ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      0.967     1.106    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X55Y177        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y177        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.145 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.086     1.231    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X55Y177        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.014     1.245 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.149     1.394    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X55Y180        FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.127     1.299    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X55Y180        FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.074     1.225    
    SLICE_X55Y180        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.205    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.053ns (18.403%)  route 0.235ns (81.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    1.106ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      0.967ns (routing 0.311ns, distribution 0.656ns)
  Clock Net Delay (Destination): 1.127ns (routing 0.352ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      0.967     1.106    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X55Y177        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y177        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.145 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.086     1.231    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X55Y177        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.014     1.245 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.149     1.394    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X55Y180        FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.127     1.299    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X55Y180        FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.074     1.225    
    SLICE_X55Y180        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.205    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.053ns (18.403%)  route 0.235ns (81.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    1.106ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      0.967ns (routing 0.311ns, distribution 0.656ns)
  Clock Net Delay (Destination): 1.123ns (routing 0.352ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      0.967     1.106    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X55Y177        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y177        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.145 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.086     1.231    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X55Y177        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.014     1.245 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.149     1.394    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X55Y180        FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.123     1.295    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X55Y180        FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.074     1.221    
    SLICE_X55Y180        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     1.201    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.053ns (18.403%)  route 0.235ns (81.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    1.106ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      0.967ns (routing 0.311ns, distribution 0.656ns)
  Clock Net Delay (Destination): 1.123ns (routing 0.352ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      0.967     1.106    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X55Y177        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y177        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.145 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.086     1.231    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X55Y177        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.014     1.245 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.149     1.394    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X55Y180        FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.123     1.295    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X55Y180        FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.074     1.221    
    SLICE_X55Y180        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     1.201    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.053ns (18.403%)  route 0.235ns (81.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    1.106ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      0.967ns (routing 0.311ns, distribution 0.656ns)
  Clock Net Delay (Destination): 1.123ns (routing 0.352ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      0.967     1.106    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X55Y177        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y177        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.145 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.086     1.231    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X55Y177        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.014     1.245 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.149     1.394    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X55Y180        FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.123     1.295    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X55Y180        FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.074     1.221    
    SLICE_X55Y180        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     1.201    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.053ns (18.403%)  route 0.235ns (81.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    1.106ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      0.967ns (routing 0.311ns, distribution 0.656ns)
  Clock Net Delay (Destination): 1.123ns (routing 0.352ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      0.967     1.106    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X55Y177        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y177        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.145 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.086     1.231    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X55Y177        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.014     1.245 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.149     1.394    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X55Y180        FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=121804, routed)      1.123     1.295    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X55Y180        FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.074     1.221    
    SLICE_X55Y180        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     1.201    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.193    





