Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date             : Thu Feb 22 16:07:49 2018
| Host             : nezin-desktop running 64-bit Ubuntu 16.04.3 LTS
| Command          : report_power -file conv_relu_pool_power_routed.rpt -pb conv_relu_pool_power_summary_routed.pb -rpx conv_relu_pool_power_routed.rpx
| Design           : conv_relu_pool
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 16.497 (Junction temp exceeded!) |
| Dynamic (W)              | 15.455                           |
| Device Static (W)        | 1.042                            |
| Effective TJA (C/W)      | 11.5                             |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |     1.431 |     2132 |       --- |             --- |
|   LUT as Logic          |     1.204 |      633 |     53200 |            1.19 |
|   CARRY4                |     0.126 |       59 |     13300 |            0.44 |
|   Register              |     0.085 |      892 |    106400 |            0.84 |
|   LUT as Shift Register |     0.010 |       86 |     17400 |            0.49 |
|   BUFG                  |     0.006 |        2 |        32 |            6.25 |
|   Others                |     0.000 |      146 |       --- |             --- |
| Signals                 |     1.436 |     1987 |       --- |             --- |
| Block RAM               |     0.124 |        1 |       140 |            0.71 |
| DSPs                    |    12.428 |       16 |       220 |            7.27 |
| I/O                     |     0.037 |       34 |       200 |           17.00 |
| Static Power            |     1.042 |          |           |                 |
| Total                   |    16.497 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    15.751 |      15.452 |      0.300 |
| Vccaux    |       1.800 |     0.100 |       0.000 |      0.100 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.031 |       0.003 |      0.028 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                         | Power (W) |
+--------------------------------------------------------------------------------------------------------------+-----------+
| conv_relu_pool                                                                                               |    15.455 |
|   conv0                                                                                                      |     7.425 |
|     fifo_128_0                                                                                               |     0.181 |
|       U0                                                                                                     |     0.181 |
|         inst_fifo_gen                                                                                        |     0.181 |
|           gconvfifo.rf                                                                                       |     0.181 |
|             grf.rf                                                                                           |     0.181 |
|               gntv_or_sync_fifo.gl0.rd                                                                       |     0.017 |
|                 grss.rsts                                                                                    |    <0.001 |
|                 rpntr                                                                                        |     0.016 |
|               gntv_or_sync_fifo.gl0.wr                                                                       |     0.081 |
|                 gwss.gpf.wrpf                                                                                |     0.023 |
|                 gwss.wsts                                                                                    |     0.005 |
|                 wpntr                                                                                        |     0.054 |
|               gntv_or_sync_fifo.mem                                                                          |     0.082 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                                     |     0.082 |
|                   inst_blk_mem_gen                                                                           |     0.082 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.082 |
|                       valid.cstr                                                                             |     0.082 |
|                         ramloop[0].ram.r                                                                     |     0.082 |
|                           prim_noinit.ram                                                                    |     0.082 |
|     h0                                                                                                       |     6.991 |
|       F                                                                                                      |     6.632 |
|         U0                                                                                                   |     6.632 |
|           i_synth                                                                                            |     6.632 |
|             g_single_rate.i_single_rate                                                                      |     6.632 |
|               g_parallel.g_cnfg_and_reload.i_cnfg_and_reload                                                 |     0.043 |
|                 g_fsel_store.i_next_chan_dly                                                                 |    <0.001 |
|                 g_fsel_store.i_update_chan_dly                                                               |     0.001 |
|                 i_config_chan_fifo                                                                           |     0.031 |
|                   fifo0                                                                                      |     0.030 |
|               g_parallel.g_paths[0].g_mem_array[0].i_mem                                                     |     0.013 |
|                 g_individual.g_mem_b.i_mem_b                                                                 |     0.006 |
|                 g_individual.i_mem_a                                                                         |     0.006 |
|               g_parallel.g_paths[0].g_mem_array[1].i_mem                                                     |     0.013 |
|                 g_individual.g_mem_b.i_mem_b                                                                 |     0.007 |
|                 g_individual.i_mem_a                                                                         |     0.007 |
|               g_parallel.g_paths[0].g_mem_array[2].i_mem                                                     |     0.013 |
|                 g_individual.g_mem_b.i_mem_b                                                                 |     0.006 |
|                 g_individual.i_mem_a                                                                         |     0.006 |
|               g_parallel.g_paths[0].g_mem_array[3].i_mem                                                     |     0.013 |
|                 g_individual.g_mem_b.i_mem_b                                                                 |     0.006 |
|                 g_individual.i_mem_a                                                                         |     0.007 |
|               g_parallel.g_paths[0].g_non_symmetric.g_data_array.g_data[0].g_data_casc_buff.i_data_casc_buff |    <0.001 |
|                 g_buff.i_buff                                                                                |    <0.001 |
|               g_parallel.g_paths[0].g_non_symmetric.g_data_array.g_data[1].g_data_casc_buff.i_data_casc_buff |    <0.001 |
|                 g_buff.i_buff                                                                                |    <0.001 |
|               g_parallel.g_paths[0].g_non_symmetric.g_data_array.g_data[2].g_data_casc_buff.i_data_casc_buff |    <0.001 |
|                 g_buff.i_buff                                                                                |    <0.001 |
|               g_parallel.g_paths[0].g_non_symmetric.g_data_array.g_data[3].g_data_casc_buff.i_data_casc_buff |    <0.001 |
|                 g_buff.i_buff                                                                                |    <0.001 |
|               g_parallel.g_paths[0].g_non_symmetric.g_data_array.g_data[4].g_data_casc_buff.i_data_casc_buff |    <0.001 |
|                 g_buff.i_buff                                                                                |    <0.001 |
|               g_parallel.g_paths[0].g_non_symmetric.g_data_array.g_data[5].g_data_casc_buff.i_data_casc_buff |    <0.001 |
|                 g_buff.i_buff                                                                                |    <0.001 |
|               g_parallel.g_paths[0].g_non_symmetric.g_data_array.g_data[6].g_data_casc_buff.i_data_casc_buff |    <0.001 |
|                 g_buff.i_buff                                                                                |    <0.001 |
|               g_parallel.g_paths[0].g_non_symmetric.g_madds.g_madd[0].i_madd                                 |     0.593 |
|                 i_addsub_mult_add                                                                            |     0.593 |
|               g_parallel.g_paths[0].g_non_symmetric.g_madds.g_madd[1].i_madd                                 |     0.703 |
|                 i_addsub_mult_add                                                                            |     0.703 |
|               g_parallel.g_paths[0].g_non_symmetric.g_madds.g_madd[2].i_madd                                 |     0.753 |
|                 i_addsub_mult_add                                                                            |     0.753 |
|               g_parallel.g_paths[0].g_non_symmetric.g_madds.g_madd[3].i_madd                                 |     0.788 |
|                 i_addsub_mult_add                                                                            |     0.788 |
|               g_parallel.g_paths[0].g_non_symmetric.g_madds.g_madd[4].i_madd                                 |     0.811 |
|                 i_addsub_mult_add                                                                            |     0.811 |
|               g_parallel.g_paths[0].g_non_symmetric.g_madds.g_madd[5].i_madd                                 |     0.828 |
|                 i_addsub_mult_add                                                                            |     0.828 |
|               g_parallel.g_paths[0].g_non_symmetric.g_madds.g_madd[6].i_madd                                 |     0.841 |
|                 i_addsub_mult_add                                                                            |     0.841 |
|               g_parallel.g_paths[0].g_non_symmetric.g_madds.g_madd[7].i_madd                                 |     1.053 |
|                 i_addsub_mult_add                                                                            |     1.053 |
|               g_parallel.i_cntrl_src                                                                         |    <0.001 |
|               g_parallel.i_data_in                                                                           |     0.009 |
|               g_parallel.i_latch_op                                                                          |    <0.001 |
|               g_s_data_chan_fifo.i_s_data_chan_fifo                                                          |     0.089 |
|                 fifo0                                                                                        |     0.071 |
|   conv1                                                                                                      |     7.217 |
|     fifo_128_1                                                                                               |     0.196 |
|       U0                                                                                                     |     0.196 |
|         inst_fifo_gen                                                                                        |     0.196 |
|           gconvfifo.rf                                                                                       |     0.196 |
|             grf.rf                                                                                           |     0.196 |
|               gntv_or_sync_fifo.gl0.rd                                                                       |     0.019 |
|                 grss.rsts                                                                                    |     0.001 |
|                 rpntr                                                                                        |     0.018 |
|               gntv_or_sync_fifo.gl0.wr                                                                       |     0.090 |
|                 gwss.gpf.wrpf                                                                                |     0.023 |
|                 gwss.wsts                                                                                    |     0.005 |
|                 wpntr                                                                                        |     0.062 |
|               gntv_or_sync_fifo.mem                                                                          |     0.086 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                                     |     0.086 |
|                   inst_blk_mem_gen                                                                           |     0.086 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.086 |
|                       valid.cstr                                                                             |     0.086 |
|                         ramloop[0].ram.r                                                                     |     0.086 |
|                           prim_noinit.ram                                                                    |     0.086 |
|     h1                                                                                                       |     6.767 |
|       F                                                                                                      |     6.566 |
|         U0                                                                                                   |     6.566 |
|           i_synth                                                                                            |     6.566 |
|             g_single_rate.i_single_rate                                                                      |     6.566 |
|               g_parallel.g_cnfg_and_reload.i_cnfg_and_reload                                                 |     0.046 |
|                 g_fsel_store.i_next_chan_dly                                                                 |    <0.001 |
|                 g_fsel_store.i_update_chan_dly                                                               |     0.002 |
|                 i_config_chan_fifo                                                                           |     0.031 |
|                   fifo0                                                                                      |     0.031 |
|               g_parallel.g_paths[0].g_mem_array[0].i_mem                                                     |     0.013 |
|                 g_individual.g_mem_b.i_mem_b                                                                 |     0.006 |
|                 g_individual.i_mem_a                                                                         |     0.007 |
|               g_parallel.g_paths[0].g_mem_array[1].i_mem                                                     |     0.013 |
|                 g_individual.g_mem_b.i_mem_b                                                                 |     0.006 |
|                 g_individual.i_mem_a                                                                         |     0.007 |
|               g_parallel.g_paths[0].g_mem_array[2].i_mem                                                     |     0.013 |
|                 g_individual.g_mem_b.i_mem_b                                                                 |     0.006 |
|                 g_individual.i_mem_a                                                                         |     0.007 |
|               g_parallel.g_paths[0].g_mem_array[3].i_mem                                                     |     0.014 |
|                 g_individual.g_mem_b.i_mem_b                                                                 |     0.007 |
|                 g_individual.i_mem_a                                                                         |     0.007 |
|               g_parallel.g_paths[0].g_non_symmetric.g_data_array.g_data[0].g_data_casc_buff.i_data_casc_buff |    <0.001 |
|                 g_buff.i_buff                                                                                |    <0.001 |
|               g_parallel.g_paths[0].g_non_symmetric.g_data_array.g_data[1].g_data_casc_buff.i_data_casc_buff |    <0.001 |
|                 g_buff.i_buff                                                                                |    <0.001 |
|               g_parallel.g_paths[0].g_non_symmetric.g_data_array.g_data[2].g_data_casc_buff.i_data_casc_buff |    <0.001 |
|                 g_buff.i_buff                                                                                |    <0.001 |
|               g_parallel.g_paths[0].g_non_symmetric.g_data_array.g_data[3].g_data_casc_buff.i_data_casc_buff |    <0.001 |
|                 g_buff.i_buff                                                                                |    <0.001 |
|               g_parallel.g_paths[0].g_non_symmetric.g_data_array.g_data[4].g_data_casc_buff.i_data_casc_buff |    <0.001 |
|                 g_buff.i_buff                                                                                |    <0.001 |
|               g_parallel.g_paths[0].g_non_symmetric.g_data_array.g_data[5].g_data_casc_buff.i_data_casc_buff |    <0.001 |
|                 g_buff.i_buff                                                                                |    <0.001 |
|               g_parallel.g_paths[0].g_non_symmetric.g_data_array.g_data[6].g_data_casc_buff.i_data_casc_buff |    <0.001 |
|                 g_buff.i_buff                                                                                |    <0.001 |
|               g_parallel.g_paths[0].g_non_symmetric.g_madds.g_madd[0].i_madd                                 |     0.559 |
|                 i_addsub_mult_add                                                                            |     0.559 |
|               g_parallel.g_paths[0].g_non_symmetric.g_madds.g_madd[1].i_madd                                 |     0.677 |
|                 i_addsub_mult_add                                                                            |     0.677 |
|               g_parallel.g_paths[0].g_non_symmetric.g_madds.g_madd[2].i_madd                                 |     0.743 |
|                 i_addsub_mult_add                                                                            |     0.743 |
|               g_parallel.g_paths[0].g_non_symmetric.g_madds.g_madd[3].i_madd                                 |     0.780 |
|                 i_addsub_mult_add                                                                            |     0.780 |
|               g_parallel.g_paths[0].g_non_symmetric.g_madds.g_madd[4].i_madd                                 |     0.808 |
|                 i_addsub_mult_add                                                                            |     0.808 |
|               g_parallel.g_paths[0].g_non_symmetric.g_madds.g_madd[5].i_madd                                 |     0.828 |
|                 i_addsub_mult_add                                                                            |     0.828 |
|               g_parallel.g_paths[0].g_non_symmetric.g_madds.g_madd[6].i_madd                                 |     0.842 |
|                 i_addsub_mult_add                                                                            |     0.842 |
|               g_parallel.g_paths[0].g_non_symmetric.g_madds.g_madd[7].i_madd                                 |     1.080 |
|                 i_addsub_mult_add                                                                            |     1.080 |
|               g_parallel.i_cntrl_src                                                                         |    <0.001 |
|               g_parallel.i_data_in                                                                           |     0.010 |
|               g_parallel.i_latch_op                                                                          |    <0.001 |
|               g_s_data_chan_fifo.i_s_data_chan_fifo                                                          |     0.093 |
|                 fifo0                                                                                        |     0.077 |
|   mp                                                                                                         |     0.672 |
|     d2                                                                                                       |     0.521 |
+--------------------------------------------------------------------------------------------------------------+-----------+


