/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.06
Build    : 1.1.1
Hash     : 9567da9
Date     : Jun  6 2024
Type     : Engineering
Log Time   : Thu Jun  6 10:09:58 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 7
# Timing Graph Levels: 10

#Path 1
Startpoint: Dout[7].Q[0] (dffre at (45,38) clocked by Clk)
Endpoint  : out:Dout[7].outpad[0] (.output at (1,3) clocked by Clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock Clk (rise edge)                                          0.000     0.000
clock source latency                                                     0.000     0.000
Clk.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
Dout[7].C[0] (dffre at (45,38))                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
Dout[7].Q[0] (dffre at (45,38)) [clock-to-output]              0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (OPIN:741280 side: (RIGHT,) (45,38,0)0))                               0.000     1.048
| (CHANY:1315497 L4 length:4 (45,38,0)-> (45,35,0))                      0.119     1.167
| (CHANX:1140201 L4 length:4 (45,34,0)-> (42,34,0))                      0.119     1.286
| (CHANY:1303781 L1 length:1 (41,34,0)-> (41,34,0))                      0.061     1.347
| (CHANX:1135885 L4 length:4 (41,33,0)-> (38,33,0))                      0.119     1.466
| (CHANY:1292065 L1 length:1 (37,33,0)-> (37,33,0))                      0.061     1.527
| (CHANX:1131569 L4 length:4 (37,32,0)-> (34,32,0))                      0.119     1.646
| (CHANY:1280349 L1 length:1 (33,32,0)-> (33,32,0))                      0.061     1.707
| (CHANX:1127253 L4 length:4 (33,31,0)-> (30,31,0))                      0.119     1.826
| (CHANY:1268633 L1 length:1 (29,31,0)-> (29,31,0))                      0.061     1.887
| (CHANX:1122937 L4 length:4 (29,30,0)-> (26,30,0))                      0.119     2.006
| (CHANY:1256917 L1 length:1 (25,30,0)-> (25,30,0))                      0.061     2.067
| (CHANX:1118621 L4 length:4 (25,29,0)-> (22,29,0))                      0.119     2.185
| (CHANY:1245201 L1 length:1 (21,29,0)-> (21,29,0))                      0.061     2.246
| (CHANX:1114305 L4 length:4 (21,28,0)-> (18,28,0))                      0.119     2.365
| (CHANX:1114261 L1 length:1 (18,28,0)-> (18,28,0))                      0.061     2.426
| (CHANY:1233337 L4 length:4 (17,28,0)-> (17,25,0))                      0.119     2.545
| (CHANX:1101853 L4 length:4 (17,25,0)-> (14,25,0))                      0.119     2.664
| (CHANY:1221649 L1 length:1 (13,25,0)-> (13,25,0))                      0.061     2.725
| (CHANX:1097537 L4 length:4 (13,24,0)-> (10,24,0))                      0.119     2.844
| (CHANY:1209933 L1 length:1 (9,24,0)-> (9,24,0))                        0.061     2.905
| (CHANX:1093221 L4 length:4 (9,23,0)-> (6,23,0))                        0.119     3.024
| (CHANY:1198217 L1 length:1 (5,23,0)-> (5,23,0))                        0.061     3.085
| (CHANX:1089033 L1 length:1 (5,22,0)-> (5,22,0))                        0.061     3.146
| (CHANY:1195109 L4 length:4 (4,22,0)-> (4,19,0))                        0.119     3.265
| (CHANX:1072717 L1 length:1 (4,18,0)-> (4,18,0))                        0.061     3.326
| (CHANY:1191937 L4 length:4 (3,18,0)-> (3,15,0))                        0.119     3.444
| (CHANX:1060469 L1 length:1 (3,15,0)-> (3,15,0))                        0.061     3.505
| (CHANY:1188825 L4 length:4 (2,15,0)-> (2,12,0))                        0.119     3.624
| (CHANY:1188637 L4 length:4 (2,12,0)-> (2,9,0))                         0.119     3.743
| (CHANX:1031957 L1 length:1 (2,8,0)-> (2,8,0))                          0.061     3.804
| (CHANY:1185465 L4 length:4 (1,8,0)-> (1,5,0))                          0.119     3.923
| (CHANY:1185339 L4 length:4 (1,6,0)-> (1,3,0))                          0.119     4.042
| (CHANY:1185205 L4 length:3 (1,3,0)-> (1,1,0))                          0.119     4.161
| (IPIN:198840 side: (RIGHT,) (1,3,0)0))                                 0.101     4.262
| (intra 'io' routing)                                                   0.733     4.994
out:Dout[7].outpad[0] (.output at (1,3))                      -0.000     4.994
data arrival time                                                                  4.994

clock Clk (rise edge)                                          2.500     2.500
clock source latency                                                     0.000     2.500
clock uncertainty                                                        0.000     2.500
output external delay                                                   -0.100     2.400
data required time                                                                 2.400
----------------------------------------------------------------------------------------
data required time                                                                 2.400
data arrival time                                                                 -4.994
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.594


#Path 2
Startpoint: Dout[5].Q[0] (dffre at (45,38) clocked by Clk)
Endpoint  : out:Dout[5].outpad[0] (.output at (1,2) clocked by Clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock Clk (rise edge)                                          0.000     0.000
clock source latency                                                     0.000     0.000
Clk.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
Dout[5].C[0] (dffre at (45,38))                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
Dout[5].Q[0] (dffre at (45,38)) [clock-to-output]              0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (OPIN:741272 side: (TOP,) (45,38,0)0))                                 0.000     1.048
| (CHANX:1156465 L4 length:4 (45,38,0)-> (42,38,0))                      0.119     1.167
| (CHANY:1304029 L1 length:1 (41,38,0)-> (41,38,0))                      0.061     1.228
| (CHANX:1152149 L4 length:4 (41,37,0)-> (38,37,0))                      0.119     1.347
| (CHANX:1151953 L4 length:4 (38,37,0)-> (35,37,0))                      0.119     1.466
| (CHANY:1283581 L1 length:1 (34,37,0)-> (34,37,0))                      0.061     1.527
| (CHANX:1147637 L4 length:4 (34,36,0)-> (31,36,0))                      0.119     1.646
| (CHANY:1271865 L1 length:1 (30,36,0)-> (30,36,0))                      0.061     1.707
| (CHANX:1143321 L4 length:4 (30,35,0)-> (27,35,0))                      0.119     1.826
| (CHANX:1143133 L4 length:4 (27,35,0)-> (24,35,0))                      0.119     1.945
| (CHANX:1143015 L4 length:4 (25,35,0)-> (22,35,0))                      0.119     2.064
| (CHANY:1245447 L4 length:4 (21,35,0)-> (21,32,0))                      0.119     2.182
| (CHANX:1126635 L1 length:1 (21,31,0)-> (21,31,0))                      0.061     2.243
| (CHANY:1242275 L4 length:4 (20,31,0)-> (20,28,0))                      0.119     2.362
| (CHANX:1110319 L1 length:1 (20,27,0)-> (20,27,0))                      0.061     2.423
| (CHANY:1239103 L4 length:4 (19,27,0)-> (19,24,0))                      0.119     2.542
| (CHANX:1094003 L1 length:1 (19,23,0)-> (19,23,0))                      0.061     2.603
| (CHANY:1235931 L4 length:4 (18,23,0)-> (18,20,0))                      0.119     2.722
| (CHANY:1235747 L4 length:4 (18,20,0)-> (18,17,0))                      0.119     2.841
| (CHANX:1065487 L1 length:1 (18,16,0)-> (18,16,0))                      0.061     2.902
| (CHANY:1232575 L4 length:4 (17,16,0)-> (17,13,0))                      0.119     3.021
| (CHANX:1049171 L1 length:1 (17,12,0)-> (17,12,0))                      0.061     3.082
| (CHANY:1229403 L4 length:4 (16,12,0)-> (16,9,0))                       0.119     3.201
| (CHANX:1032855 L1 length:1 (16,8,0)-> (16,8,0))                        0.061     3.262
| (CHANY:1226231 L4 length:4 (15,8,0)-> (15,5,0))                        0.119     3.380
| (CHANX:1020439 L4 length:4 (15,5,0)-> (12,5,0))                        0.119     3.499
| (CHANX:1020247 L4 length:4 (12,5,0)-> (9,5,0))                         0.119     3.618
| (CHANX:1020055 L4 length:4 (9,5,0)-> (6,5,0))                          0.119     3.737
| (CHANX:1019987 L4 length:4 (8,5,0)-> (5,5,0))                          0.119     3.856
| (CHANX:1019787 L4 length:4 (5,5,0)-> (2,5,0))                          0.119     3.975
| (CHANX:1019763 L1 length:1 (2,5,0)-> (2,5,0))                          0.061     4.036
| (CHANY:1185275 L4 length:4 (1,5,0)-> (1,2,0))                          0.119     4.155
| (IPIN:180215 side: (RIGHT,) (1,2,0)0))                                 0.101     4.256
| (intra 'io' routing)                                                   0.733     4.988
out:Dout[5].outpad[0] (.output at (1,2))                      -0.000     4.988
data arrival time                                                                  4.988

clock Clk (rise edge)                                          2.500     2.500
clock source latency                                                     0.000     2.500
clock uncertainty                                                        0.000     2.500
output external delay                                                   -0.100     2.400
data required time                                                                 2.400
----------------------------------------------------------------------------------------
data required time                                                                 2.400
data arrival time                                                                 -4.988
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.588


#Path 3
Startpoint: Dout[6].Q[0] (dffre at (45,38) clocked by Clk)
Endpoint  : out:Dout[6].outpad[0] (.output at (1,3) clocked by Clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock Clk (rise edge)                                          0.000     0.000
clock source latency                                                     0.000     0.000
Clk.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
Dout[6].C[0] (dffre at (45,38))                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
Dout[6].Q[0] (dffre at (45,38)) [clock-to-output]              0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (OPIN:741271 side: (TOP,) (45,38,0)0))                                 0.000     1.048
| (CHANX:1156463 L4 length:4 (45,38,0)-> (42,38,0))                      0.119     1.167
| (CHANY:1304031 L1 length:1 (41,38,0)-> (41,38,0))                      0.061     1.228
| (CHANX:1152147 L4 length:4 (41,37,0)-> (38,37,0))                      0.119     1.347
| (CHANY:1292315 L1 length:1 (37,37,0)-> (37,37,0))                      0.061     1.408
| (CHANX:1147831 L4 length:4 (37,36,0)-> (34,36,0))                      0.119     1.527
| (CHANX:1147639 L4 length:4 (34,36,0)-> (31,36,0))                      0.119     1.646
| (CHANY:1271863 L1 length:1 (30,36,0)-> (30,36,0))                      0.061     1.707
| (CHANX:1143323 L4 length:4 (30,35,0)-> (27,35,0))                      0.119     1.826
| (CHANY:1260147 L1 length:1 (26,35,0)-> (26,35,0))                      0.061     1.887
| (CHANX:1139007 L4 length:4 (26,34,0)-> (23,34,0))                      0.119     2.006
| (CHANY:1248431 L1 length:1 (22,34,0)-> (22,34,0))                      0.061     2.067
| (CHANX:1134691 L4 length:4 (22,33,0)-> (19,33,0))                      0.119     2.185
| (CHANY:1236715 L1 length:1 (18,33,0)-> (18,33,0))                      0.061     2.246
| (CHANX:1130375 L4 length:4 (18,32,0)-> (15,32,0))                      0.119     2.365
| (CHANY:1224871 L4 length:4 (14,32,0)-> (14,29,0))                      0.119     2.484
| (CHANX:1113995 L1 length:1 (14,28,0)-> (14,28,0))                      0.061     2.545
| (CHANY:1221699 L4 length:4 (13,28,0)-> (13,25,0))                      0.119     2.664
| (CHANX:1097679 L1 length:1 (13,24,0)-> (13,24,0))                      0.061     2.725
| (CHANY:1218527 L4 length:4 (12,24,0)-> (12,21,0))                      0.119     2.844
| (CHANX:1081363 L1 length:1 (12,20,0)-> (12,20,0))                      0.061     2.905
| (CHANY:1215355 L4 length:4 (11,20,0)-> (11,17,0))                      0.119     3.024
| (CHANX:1065047 L1 length:1 (11,16,0)-> (11,16,0))                      0.061     3.085
| (CHANY:1212183 L4 length:4 (10,16,0)-> (10,13,0))                      0.119     3.204
| (CHANY:1211991 L4 length:4 (10,13,0)-> (10,10,0))                      0.119     3.323
| (CHANX:1040439 L4 length:4 (10,10,0)-> (7,10,0))                       0.119     3.441
| (CHANY:1200311 L1 length:1 (6,10,0)-> (6,10,0))                        0.061     3.502
| (CHANX:1036123 L4 length:4 (6,9,0)-> (3,9,0))                          0.119     3.621
| (CHANY:1191363 L4 length:4 (3,9,0)-> (3,6,0))                          0.119     3.740
| (CHANY:1191323 L1 length:1 (3,6,0)-> (3,6,0))                          0.061     3.801
| (CHANX:1019685 L4 length:3 (3,5,0)-> (1,5,0))                          0.119     3.920
| (CHANY:1185269 L4 length:4 (1,5,0)-> (1,2,0))                          0.119     4.039
| (IPIN:198854 side: (RIGHT,) (1,3,0)0))                                 0.101     4.140
| (intra 'io' routing)                                                   0.733     4.872
out:Dout[6].outpad[0] (.output at (1,3))                      -0.000     4.872
data arrival time                                                                  4.872

clock Clk (rise edge)                                          2.500     2.500
clock source latency                                                     0.000     2.500
clock uncertainty                                                        0.000     2.500
output external delay                                                   -0.100     2.400
data required time                                                                 2.400
----------------------------------------------------------------------------------------
data required time                                                                 2.400
data arrival time                                                                 -4.872
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.472


#Path 4
Startpoint: We.Q[0] (dffre at (45,37) clocked by Clk)
Endpoint  : out:We.outpad[0] (.output at (1,4) clocked by Clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock Clk (rise edge)                                     0.000     0.000
clock source latency                                                0.000     0.000
Clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'clb' routing)                                             0.000     0.894
We.C[0] (dffre at (45,37))                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                       0.154     1.048
We.Q[0] (dffre at (45,37)) [clock-to-output]              0.000     1.048
| (intra 'clb' routing)                                             0.000     1.048
| (OPIN:723895 side: (RIGHT,) (45,37,0)0))                          0.000     1.048
| (CHANY:1315435 L4 length:4 (45,37,0)-> (45,34,0))                 0.119     1.167
| (CHANX:1136327 L1 length:1 (45,33,0)-> (45,33,0))                 0.061     1.228
| (CHANY:1312455 L1 length:1 (44,33,0)-> (44,33,0))                 0.061     1.289
| (CHANX:1132011 L4 length:4 (44,32,0)-> (41,32,0))                 0.119     1.408
| (CHANY:1300739 L1 length:1 (40,32,0)-> (40,32,0))                 0.061     1.469
| (CHANX:1127695 L4 length:4 (40,31,0)-> (37,31,0))                 0.119     1.588
| (CHANY:1289023 L1 length:1 (36,31,0)-> (36,31,0))                 0.061     1.649
| (CHANX:1123379 L4 length:4 (36,30,0)-> (33,30,0))                 0.119     1.768
| (CHANY:1277307 L1 length:1 (32,30,0)-> (32,30,0))                 0.061     1.829
| (CHANX:1119063 L4 length:4 (32,29,0)-> (29,29,0))                 0.119     1.948
| (CHANY:1265591 L1 length:1 (28,29,0)-> (28,29,0))                 0.061     2.009
| (CHANX:1114747 L4 length:4 (28,28,0)-> (25,28,0))                 0.119     2.128
| (CHANY:1253875 L1 length:1 (24,28,0)-> (24,28,0))                 0.061     2.188
| (CHANX:1110431 L4 length:4 (24,27,0)-> (21,27,0))                 0.119     2.307
| (CHANY:1242159 L1 length:1 (20,27,0)-> (20,27,0))                 0.061     2.368
| (CHANX:1106115 L4 length:4 (20,26,0)-> (17,26,0))                 0.119     2.487
| (CHANY:1230443 L1 length:1 (16,26,0)-> (16,26,0))                 0.061     2.548
| (CHANX:1101799 L4 length:4 (16,25,0)-> (13,25,0))                 0.119     2.667
| (CHANY:1218599 L4 length:4 (12,25,0)-> (12,22,0))                 0.119     2.786
| (CHANX:1085419 L1 length:1 (12,21,0)-> (12,21,0))                 0.061     2.847
| (CHANY:1215427 L4 length:4 (11,21,0)-> (11,18,0))                 0.119     2.966
| (CHANX:1069103 L1 length:1 (11,17,0)-> (11,17,0))                 0.061     3.027
| (CHANY:1212255 L4 length:4 (10,17,0)-> (10,14,0))                 0.119     3.146
| (CHANX:1052787 L1 length:1 (10,13,0)-> (10,13,0))                 0.061     3.207
| (CHANY:1209083 L4 length:4 (9,13,0)-> (9,10,0))                   0.119     3.326
| (CHANX:1036471 L1 length:1 (9,9,0)-> (9,9,0))                     0.061     3.387
| (CHANY:1205911 L4 length:4 (8,9,0)-> (8,6,0))                     0.119     3.505
| (CHANX:1028117 L4 length:4 (8,7,0)-> (5,7,0))                     0.119     3.624
| (CHANX:1027921 L4 length:4 (5,7,0)-> (2,7,0))                     0.119     3.743
| (CHANX:1027909 L1 length:1 (2,7,0)-> (2,7,0))                     0.061     3.804
| (CHANY:1185385 L4 length:4 (1,7,0)-> (1,4,0))                     0.119     3.923
| (CHANY:1185357 L1 length:1 (1,4,0)-> (1,4,0))                     0.061     3.984
| (IPIN:212466 side: (RIGHT,) (1,4,0)0))                            0.101     4.085
| (intra 'io' routing)                                              0.733     4.818
out:We.outpad[0] (.output at (1,4))                      -0.000     4.818
data arrival time                                                             4.818

clock Clk (rise edge)                                     2.500     2.500
clock source latency                                                0.000     2.500
clock uncertainty                                                   0.000     2.500
output external delay                                              -0.100     2.400
data required time                                                            2.400
-----------------------------------------------------------------------------------
data required time                                                            2.400
data arrival time                                                            -4.818
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.418


#Path 5
Startpoint: Dout[3].Q[0] (dffre at (45,38) clocked by Clk)
Endpoint  : out:Dout[3].outpad[0] (.output at (51,44) clocked by Clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock Clk (rise edge)                                            0.000     0.000
clock source latency                                                       0.000     0.000
Clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'clb' routing)                                                    0.000     0.894
Dout[3].C[0] (dffre at (45,38))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                              0.154     1.048
Dout[3].Q[0] (dffre at (45,38)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                    0.000     1.048
| (OPIN:741274 side: (TOP,) (45,38,0)0))                                   0.000     1.048
| (CHANX:1156660 L4 length:4 (45,38,0)-> (48,38,0))                        0.119     1.167
| (CHANX:1156782 L4 length:4 (47,38,0)-> (50,38,0))                        0.119     1.286
| (CHANX:1156958 L1 length:1 (50,38,0)-> (50,38,0))                        0.061     1.347
| (CHANY:1330322 L4 length:4 (50,39,0)-> (50,42,0))                        0.119     1.466
| (CHANX:1173274 L1 length:1 (51,42,0)-> (51,42,0))                        0.061     1.527
| (CHANY:1333494 L4 length:2 (51,43,0)-> (51,44,0))                        0.119     1.646
| (IPIN:966357 side: (RIGHT,) (51,44,0)0))                                 0.101     1.747
| (intra 'io' routing)                                                     0.733     2.479
out:Dout[3].outpad[0] (.output at (51,44))                       0.000     2.479
data arrival time                                                                    2.479

clock Clk (rise edge)                                            2.500     2.500
clock source latency                                                       0.000     2.500
clock uncertainty                                                          0.000     2.500
output external delay                                                     -0.100     2.400
data required time                                                                   2.400
------------------------------------------------------------------------------------------
data required time                                                                   2.400
data arrival time                                                                   -2.479
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.079


#Path 6
Startpoint: Ce.Q[0] (dffre at (45,37) clocked by Clk)
Endpoint  : out:Ce.outpad[0] (.output at (49,44) clocked by Clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock Clk (rise edge)                                       0.000     0.000
clock source latency                                                  0.000     0.000
Clk.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing:global net)                                    0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
Ce.C[0] (dffre at (45,37))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                         0.154     1.048
Ce.Q[0] (dffre at (45,37)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                               0.000     1.048
| (OPIN:723894 side: (RIGHT,) (45,37,0)0))                            0.000     1.048
| (CHANY:1315640 L4 length:4 (45,37,0)-> (45,40,0))                   0.119     1.167
| (CHANY:1315836 L4 length:4 (45,40,0)-> (45,43,0))                   0.119     1.286
| (CHANY:1315976 L1 length:1 (45,43,0)-> (45,43,0))                   0.061     1.347
| (CHANX:1177060 L4 length:4 (46,43,0)-> (49,43,0))                   0.119     1.466
| (CHANX:1177216 L1 length:1 (49,43,0)-> (49,43,0))                   0.061     1.527
| (CHANY:1327728 L4 length:1 (49,44,0)-> (49,44,0))                   0.119     1.646
| (IPIN:960600 side: (RIGHT,) (49,44,0)0))                            0.101     1.747
| (intra 'io' routing)                                                0.733     2.479
out:Ce.outpad[0] (.output at (49,44))                       0.000     2.479
data arrival time                                                               2.479

clock Clk (rise edge)                                       2.500     2.500
clock source latency                                                  0.000     2.500
clock uncertainty                                                     0.000     2.500
output external delay                                                -0.100     2.400
data required time                                                              2.400
-------------------------------------------------------------------------------------
data required time                                                              2.400
data arrival time                                                              -2.479
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.079


#Path 7
Startpoint: Dout[2].Q[0] (dffre at (45,38) clocked by Clk)
Endpoint  : out:Dout[2].outpad[0] (.output at (51,44) clocked by Clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock Clk (rise edge)                                            0.000     0.000
clock source latency                                                       0.000     0.000
Clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'clb' routing)                                                    0.000     0.894
Dout[2].C[0] (dffre at (45,38))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                              0.154     1.048
Dout[2].Q[0] (dffre at (45,38)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                    0.000     1.048
| (OPIN:741268 side: (TOP,) (45,38,0)0))                                   0.000     1.048
| (CHANX:1156664 L4 length:4 (45,38,0)-> (48,38,0))                        0.119     1.167
| (CHANY:1321596 L4 length:4 (47,39,0)-> (47,42,0))                        0.119     1.286
| (CHANY:1321668 L4 length:4 (47,40,0)-> (47,43,0))                        0.119     1.405
| (CHANY:1321824 L1 length:1 (47,43,0)-> (47,43,0))                        0.061     1.466
| (CHANX:1177164 L4 length:4 (48,43,0)-> (51,43,0))                        0.119     1.585
| (CHANY:1333540 L1 length:1 (51,44,0)-> (51,44,0))                        0.061     1.646
| (IPIN:966358 side: (RIGHT,) (51,44,0)0))                                 0.101     1.747
| (intra 'io' routing)                                                     0.733     2.479
out:Dout[2].outpad[0] (.output at (51,44))                       0.000     2.479
data arrival time                                                                    2.479

clock Clk (rise edge)                                            2.500     2.500
clock source latency                                                       0.000     2.500
clock uncertainty                                                          0.000     2.500
output external delay                                                     -0.100     2.400
data required time                                                                   2.400
------------------------------------------------------------------------------------------
data required time                                                                   2.400
data arrival time                                                                   -2.479
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.079


#Path 8
Startpoint: Dout[0].Q[0] (dffre at (45,38) clocked by Clk)
Endpoint  : out:Dout[0].outpad[0] (.output at (51,44) clocked by Clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock Clk (rise edge)                                            0.000     0.000
clock source latency                                                       0.000     0.000
Clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'clb' routing)                                                    0.000     0.894
Dout[0].C[0] (dffre at (45,38))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                              0.154     1.048
Dout[0].Q[0] (dffre at (45,38)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                    0.000     1.048
| (OPIN:741281 side: (RIGHT,) (45,38,0)0))                                 0.000     1.048
| (CHANY:1315706 L4 length:4 (45,38,0)-> (45,41,0))                        0.119     1.167
| (CHANY:1315840 L4 length:4 (45,40,0)-> (45,43,0))                        0.119     1.286
| (CHANY:1315988 L1 length:1 (45,43,0)-> (45,43,0))                        0.061     1.347
| (CHANX:1177048 L4 length:4 (46,43,0)-> (49,43,0))                        0.119     1.466
| (CHANX:1177244 L4 length:4 (49,43,0)-> (52,43,0))                        0.119     1.585
| (CHANY:1333512 L1 length:1 (51,44,0)-> (51,44,0))                        0.061     1.646
| (IPIN:966360 side: (RIGHT,) (51,44,0)0))                                 0.101     1.747
| (intra 'io' routing)                                                     0.733     2.479
out:Dout[0].outpad[0] (.output at (51,44))                       0.000     2.479
data arrival time                                                                    2.479

clock Clk (rise edge)                                            2.500     2.500
clock source latency                                                       0.000     2.500
clock uncertainty                                                          0.000     2.500
output external delay                                                     -0.100     2.400
data required time                                                                   2.400
------------------------------------------------------------------------------------------
data required time                                                                   2.400
data arrival time                                                                   -2.479
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.079


#Path 9
Startpoint: Dout[4].Q[0] (dffre at (45,38) clocked by Clk)
Endpoint  : out:Dout[4].outpad[0] (.output at (51,44) clocked by Clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock Clk (rise edge)                                            0.000     0.000
clock source latency                                                       0.000     0.000
Clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'clb' routing)                                                    0.000     0.894
Dout[4].C[0] (dffre at (45,38))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                              0.154     1.048
Dout[4].Q[0] (dffre at (45,38)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                    0.000     1.048
| (OPIN:741275 side: (TOP,) (45,38,0)0))                                   0.000     1.048
| (CHANX:1156662 L4 length:4 (45,38,0)-> (48,38,0))                        0.119     1.167
| (CHANY:1321590 L4 length:4 (47,39,0)-> (47,42,0))                        0.119     1.286
| (CHANY:1321716 L4 length:4 (47,41,0)-> (47,44,0))                        0.119     1.405
| (CHANX:1177168 L4 length:4 (48,43,0)-> (51,43,0))                        0.119     1.524
| (CHANY:1333536 L1 length:1 (51,44,0)-> (51,44,0))                        0.061     1.585
| (IPIN:966356 side: (RIGHT,) (51,44,0)0))                                 0.101     1.686
| (intra 'io' routing)                                                     0.733     2.418
out:Dout[4].outpad[0] (.output at (51,44))                       0.000     2.418
data arrival time                                                                    2.418

clock Clk (rise edge)                                            2.500     2.500
clock source latency                                                       0.000     2.500
clock uncertainty                                                          0.000     2.500
output external delay                                                     -0.100     2.400
data required time                                                                   2.400
------------------------------------------------------------------------------------------
data required time                                                                   2.400
data arrival time                                                                   -2.418
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.018


#Path 10
Startpoint: Dout[1].Q[0] (dffre at (45,38) clocked by Clk)
Endpoint  : out:Dout[1].outpad[0] (.output at (51,44) clocked by Clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock Clk (rise edge)                                            0.000     0.000
clock source latency                                                       0.000     0.000
Clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'clb' routing)                                                    0.000     0.894
Dout[1].C[0] (dffre at (45,38))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                              0.154     1.048
Dout[1].Q[0] (dffre at (45,38)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                    0.000     1.048
| (OPIN:741269 side: (TOP,) (45,38,0)0))                                   0.000     1.048
| (CHANX:1156666 L4 length:4 (45,38,0)-> (48,38,0))                        0.119     1.167
| (CHANY:1324470 L1 length:1 (48,39,0)-> (48,39,0))                        0.061     1.228
| (CHANX:1160982 L4 length:4 (49,39,0)-> (52,39,0))                        0.119     1.347
| (CHANY:1333302 L4 length:4 (51,40,0)-> (51,43,0))                        0.119     1.466
| (CHANY:1333362 L4 length:4 (51,41,0)-> (51,44,0))                        0.119     1.585
| (IPIN:966359 side: (RIGHT,) (51,44,0)0))                                 0.101     1.686
| (intra 'io' routing)                                                     0.733     2.418
out:Dout[1].outpad[0] (.output at (51,44))                       0.000     2.418
data arrival time                                                                    2.418

clock Clk (rise edge)                                            2.500     2.500
clock source latency                                                       0.000     2.500
clock uncertainty                                                          0.000     2.500
output external delay                                                     -0.100     2.400
data required time                                                                   2.400
------------------------------------------------------------------------------------------
data required time                                                                   2.400
data arrival time                                                                   -2.418
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.018


#Path 11
Startpoint: Current_addr[7].Q[0] (dffre at (49,41) clocked by Clk)
Endpoint  : out:Current_addr[7].outpad[0] (.output at (49,44) clocked by Clk)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                    0.000     0.000
clock source latency                                                               0.000     0.000
Clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                             0.894     0.894
| (inter-block routing:global net)                                                 0.000     0.894
| (intra 'clb' routing)                                                            0.000     0.894
Current_addr[7].C[0] (dffre at (49,41))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                      0.154     1.048
Current_addr[7].Q[0] (dffre at (49,41)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                            0.000     1.048
| (OPIN:787976 side: (TOP,) (49,41,0)0))                                           0.000     1.048
| (CHANX:1169085 L1 length:1 (49,41,0)-> (49,41,0))                                0.061     1.109
| (CHANY:1324666 L1 length:1 (48,42,0)-> (48,42,0))                                0.061     1.170
| (CHANX:1173085 L1 length:1 (48,42,0)-> (48,42,0))                                0.061     1.231
| (CHANY:1321818 L1 length:1 (47,43,0)-> (47,43,0))                                0.061     1.292
| (CHANX:1177170 L4 length:4 (48,43,0)-> (51,43,0))                                0.119     1.411
| (CHANY:1327720 L4 length:1 (49,44,0)-> (49,44,0))                                0.119     1.530
| (IPIN:960592 side: (RIGHT,) (49,44,0)0))                                         0.101     1.631
| (intra 'io' routing)                                                             0.733     2.363
out:Current_addr[7].outpad[0] (.output at (49,44))                       0.000     2.363
data arrival time                                                                            2.363

clock Clk (rise edge)                                                    2.500     2.500
clock source latency                                                               0.000     2.500
clock uncertainty                                                                  0.000     2.500
output external delay                                                             -0.100     2.400
data required time                                                                           2.400
--------------------------------------------------------------------------------------------------
data required time                                                                           2.400
data arrival time                                                                           -2.363
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.037


#Path 12
Startpoint: Current_addr[8].Q[0] (dffre at (49,41) clocked by Clk)
Endpoint  : out:Current_addr[8].outpad[0] (.output at (51,44) clocked by Clk)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                    0.000     0.000
clock source latency                                                               0.000     0.000
Clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                             0.894     0.894
| (inter-block routing:global net)                                                 0.000     0.894
| (intra 'clb' routing)                                                            0.000     0.894
Current_addr[8].C[0] (dffre at (49,41))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                      0.154     1.048
Current_addr[8].Q[0] (dffre at (49,41)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                            0.000     1.048
| (OPIN:787967 side: (TOP,) (49,41,0)0))                                           0.000     1.048
| (CHANX:1169066 L1 length:1 (49,41,0)-> (49,41,0))                                0.061     1.109
| (CHANY:1327622 L4 length:3 (49,42,0)-> (49,44,0))                                0.119     1.228
| (CHANX:1181352 L4 length:4 (50,44,0)-> (53,44,0))                                0.119     1.347
| (CHANX:1181384 L1 length:1 (51,44,0)-> (51,44,0))                                0.061     1.408
| (CHANY:1333575 L4 length:1 (51,44,0)-> (51,44,0))                                0.119     1.527
| (IPIN:966367 side: (RIGHT,) (51,44,0)0))                                         0.101     1.628
| (intra 'io' routing)                                                             0.733     2.360
out:Current_addr[8].outpad[0] (.output at (51,44))                       0.000     2.360
data arrival time                                                                            2.360

clock Clk (rise edge)                                                    2.500     2.500
clock source latency                                                               0.000     2.500
clock uncertainty                                                                  0.000     2.500
output external delay                                                             -0.100     2.400
data required time                                                                           2.400
--------------------------------------------------------------------------------------------------
data required time                                                                           2.400
data arrival time                                                                           -2.360
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.040


#Path 13
Startpoint: Current_addr[0].Q[0] (dffre at (49,40) clocked by Clk)
Endpoint  : out:Current_addr[0].outpad[0] (.output at (49,44) clocked by Clk)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                    0.000     0.000
clock source latency                                                               0.000     0.000
Clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                             0.894     0.894
| (inter-block routing:global net)                                                 0.000     0.894
| (intra 'clb' routing)                                                            0.000     0.894
Current_addr[0].C[0] (dffre at (49,40))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                      0.154     1.048
Current_addr[0].Q[0] (dffre at (49,40)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                            0.000     1.048
| (OPIN:770221 side: (RIGHT,) (49,40,0)0))                                         0.000     1.048
| (CHANY:1327492 L4 length:4 (49,40,0)-> (49,43,0))                                0.119     1.167
| (CHANX:1169087 L1 length:1 (49,41,0)-> (49,41,0))                                0.061     1.228
| (CHANY:1324431 L4 length:4 (48,41,0)-> (48,38,0))                                0.119     1.347
| (CHANX:1165018 L1 length:1 (49,40,0)-> (49,40,0))                                0.061     1.408
| (CHANY:1327542 L4 length:4 (49,41,0)-> (49,44,0))                                0.119     1.527
| (IPIN:960599 side: (RIGHT,) (49,44,0)0))                                         0.101     1.628
| (intra 'io' routing)                                                             0.733     2.360
out:Current_addr[0].outpad[0] (.output at (49,44))                       0.000     2.360
data arrival time                                                                            2.360

clock Clk (rise edge)                                                    2.500     2.500
clock source latency                                                               0.000     2.500
clock uncertainty                                                                  0.000     2.500
output external delay                                                             -0.100     2.400
data required time                                                                           2.400
--------------------------------------------------------------------------------------------------
data required time                                                                           2.400
data arrival time                                                                           -2.360
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.040


#Path 14
Startpoint: Current_addr[11].Q[0] (dffre at (49,41) clocked by Clk)
Endpoint  : out:Current_addr[11].outpad[0] (.output at (51,44) clocked by Clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                     0.000     0.000
clock source latency                                                                0.000     0.000
Clk.inpad[0] (.input at (51,44))                                          0.000     0.000
| (intra 'io' routing)                                                              0.894     0.894
| (inter-block routing:global net)                                                  0.000     0.894
| (intra 'clb' routing)                                                             0.000     0.894
Current_addr[11].C[0] (dffre at (49,41))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                       0.154     1.048
Current_addr[11].Q[0] (dffre at (49,41)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                             0.000     1.048
| (OPIN:787972 side: (TOP,) (49,41,0)0))                                            0.000     1.048
| (CHANX:1169076 L1 length:1 (49,41,0)-> (49,41,0))                                 0.061     1.109
| (CHANY:1327612 L4 length:3 (49,42,0)-> (49,44,0))                                 0.119     1.228
| (CHANX:1177318 L4 length:4 (50,43,0)-> (53,43,0))                                 0.119     1.347
| (CHANX:1177346 L1 length:1 (51,43,0)-> (51,43,0))                                 0.061     1.408
| (CHANY:1333550 L4 length:1 (51,44,0)-> (51,44,0))                                 0.119     1.527
| (IPIN:966364 side: (RIGHT,) (51,44,0)0))                                          0.101     1.628
| (intra 'io' routing)                                                              0.733     2.360
out:Current_addr[11].outpad[0] (.output at (51,44))                       0.000     2.360
data arrival time                                                                             2.360

clock Clk (rise edge)                                                     2.500     2.500
clock source latency                                                                0.000     2.500
clock uncertainty                                                                   0.000     2.500
output external delay                                                              -0.100     2.400
data required time                                                                            2.400
---------------------------------------------------------------------------------------------------
data required time                                                                            2.400
data arrival time                                                                            -2.360
---------------------------------------------------------------------------------------------------
slack (MET)                                                                                   0.040


#Path 15
Startpoint: Current_addr[2].Q[0] (dffre at (48,40) clocked by Clk)
Endpoint  : out:Current_addr[2].outpad[0] (.output at (49,44) clocked by Clk)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                    0.000     0.000
clock source latency                                                               0.000     0.000
Clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                             0.894     0.894
| (inter-block routing:global net)                                                 0.000     0.894
| (intra 'clb' routing)                                                            0.000     0.894
Current_addr[2].C[0] (dffre at (48,40))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                      0.154     1.048
Current_addr[2].Q[0] (dffre at (48,40)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                            0.000     1.048
| (OPIN:770061 side: (TOP,) (48,40,0)0))                                           0.000     1.048
| (CHANX:1164954 L1 length:1 (48,40,0)-> (48,40,0))                                0.061     1.109
| (CHANY:1324630 L4 length:4 (48,41,0)-> (48,44,0))                                0.119     1.228
| (CHANY:1324690 L4 length:3 (48,42,0)-> (48,44,0))                                0.119     1.347
| (CHANX:1173158 L1 length:1 (49,42,0)-> (49,42,0))                                0.061     1.408
| (CHANY:1327658 L4 length:2 (49,43,0)-> (49,44,0))                                0.119     1.527
| (IPIN:960597 side: (RIGHT,) (49,44,0)0))                                         0.101     1.628
| (intra 'io' routing)                                                             0.733     2.360
out:Current_addr[2].outpad[0] (.output at (49,44))                       0.000     2.360
data arrival time                                                                            2.360

clock Clk (rise edge)                                                    2.500     2.500
clock source latency                                                               0.000     2.500
clock uncertainty                                                                  0.000     2.500
output external delay                                                             -0.100     2.400
data required time                                                                           2.400
--------------------------------------------------------------------------------------------------
data required time                                                                           2.400
data arrival time                                                                           -2.360
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.040


#Path 16
Startpoint: Current_addr[10].Q[0] (dffre at (49,41) clocked by Clk)
Endpoint  : out:Current_addr[10].outpad[0] (.output at (51,44) clocked by Clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                     0.000     0.000
clock source latency                                                                0.000     0.000
Clk.inpad[0] (.input at (51,44))                                          0.000     0.000
| (intra 'io' routing)                                                              0.894     0.894
| (inter-block routing:global net)                                                  0.000     0.894
| (intra 'clb' routing)                                                             0.000     0.894
Current_addr[10].C[0] (dffre at (49,41))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                       0.154     1.048
Current_addr[10].Q[0] (dffre at (49,41)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                             0.000     1.048
| (OPIN:787966 side: (TOP,) (49,41,0)0))                                            0.000     1.048
| (CHANX:1169065 L1 length:1 (49,41,0)-> (49,41,0))                                 0.061     1.109
| (CHANY:1324710 L4 length:3 (48,42,0)-> (48,44,0))                                 0.119     1.228
| (CHANY:1324738 L1 length:1 (48,43,0)-> (48,43,0))                                 0.061     1.289
| (CHANX:1177226 L4 length:4 (49,43,0)-> (52,43,0))                                 0.119     1.408
| (CHANY:1333522 L1 length:1 (51,44,0)-> (51,44,0))                                 0.061     1.469
| (IPIN:966365 side: (RIGHT,) (51,44,0)0))                                          0.101     1.570
| (intra 'io' routing)                                                              0.733     2.303
out:Current_addr[10].outpad[0] (.output at (51,44))                      -0.000     2.303
data arrival time                                                                             2.303

clock Clk (rise edge)                                                     2.500     2.500
clock source latency                                                                0.000     2.500
clock uncertainty                                                                   0.000     2.500
output external delay                                                              -0.100     2.400
data required time                                                                            2.400
---------------------------------------------------------------------------------------------------
data required time                                                                            2.400
data arrival time                                                                            -2.303
---------------------------------------------------------------------------------------------------
slack (MET)                                                                                   0.097


#Path 17
Startpoint: Current_addr[5].Q[0] (dffre at (48,40) clocked by Clk)
Endpoint  : out:Current_addr[5].outpad[0] (.output at (49,44) clocked by Clk)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                    0.000     0.000
clock source latency                                                               0.000     0.000
Clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                             0.894     0.894
| (inter-block routing:global net)                                                 0.000     0.894
| (intra 'clb' routing)                                                            0.000     0.894
Current_addr[5].C[0] (dffre at (48,40))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                      0.154     1.048
Current_addr[5].Q[0] (dffre at (48,40)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                            0.000     1.048
| (OPIN:770053 side: (TOP,) (48,40,0)0))                                           0.000     1.048
| (CHANX:1164938 L1 length:1 (48,40,0)-> (48,40,0))                                0.061     1.109
| (CHANY:1324646 L4 length:4 (48,41,0)-> (48,44,0))                                0.119     1.228
| (CHANX:1169090 L1 length:1 (49,41,0)-> (49,41,0))                                0.061     1.289
| (CHANY:1327598 L4 length:3 (49,42,0)-> (49,44,0))                                0.119     1.408
| (CHANY:1327708 L1 length:1 (49,44,0)-> (49,44,0))                                0.061     1.469
| (IPIN:960594 side: (RIGHT,) (49,44,0)0))                                         0.101     1.570
| (intra 'io' routing)                                                             0.733     2.303
out:Current_addr[5].outpad[0] (.output at (49,44))                      -0.000     2.303
data arrival time                                                                            2.303

clock Clk (rise edge)                                                    2.500     2.500
clock source latency                                                               0.000     2.500
clock uncertainty                                                                  0.000     2.500
output external delay                                                             -0.100     2.400
data required time                                                                           2.400
--------------------------------------------------------------------------------------------------
data required time                                                                           2.400
data arrival time                                                                           -2.303
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.097


#Path 18
Startpoint: Current_addr[13].Q[0] (dffre at (49,40) clocked by Clk)
Endpoint  : out:Current_addr[13].outpad[0] (.output at (51,44) clocked by Clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                     0.000     0.000
clock source latency                                                                0.000     0.000
Clk.inpad[0] (.input at (51,44))                                          0.000     0.000
| (intra 'io' routing)                                                              0.894     0.894
| (inter-block routing:global net)                                                  0.000     0.894
| (intra 'clb' routing)                                                             0.000     0.894
Current_addr[13].C[0] (dffre at (49,40))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                       0.154     1.048
Current_addr[13].Q[0] (dffre at (49,40)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                             0.000     1.048
| (OPIN:770206 side: (TOP,) (49,40,0)0))                                            0.000     1.048
| (CHANX:1165038 L4 length:4 (49,40,0)-> (52,40,0))                                 0.119     1.167
| (CHANX:1165148 L1 length:1 (51,40,0)-> (51,40,0))                                 0.061     1.228
| (CHANY:1333364 L4 length:4 (51,41,0)-> (51,44,0))                                 0.119     1.347
| (CHANY:1333420 L4 length:3 (51,42,0)-> (51,44,0))                                 0.119     1.466
| (IPIN:966362 side: (RIGHT,) (51,44,0)0))                                          0.101     1.567
| (intra 'io' routing)                                                              0.733     2.299
out:Current_addr[13].outpad[0] (.output at (51,44))                       0.000     2.299
data arrival time                                                                             2.299

clock Clk (rise edge)                                                     2.500     2.500
clock source latency                                                                0.000     2.500
clock uncertainty                                                                   0.000     2.500
output external delay                                                              -0.100     2.400
data required time                                                                            2.400
---------------------------------------------------------------------------------------------------
data required time                                                                            2.400
data arrival time                                                                            -2.299
---------------------------------------------------------------------------------------------------
slack (MET)                                                                                   0.101


#Path 19
Startpoint: Current_addr[14].Q[0] (dffre at (49,40) clocked by Clk)
Endpoint  : out:Current_addr[14].outpad[0] (.output at (51,44) clocked by Clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                     0.000     0.000
clock source latency                                                                0.000     0.000
Clk.inpad[0] (.input at (51,44))                                          0.000     0.000
| (intra 'io' routing)                                                              0.894     0.894
| (inter-block routing:global net)                                                  0.000     0.894
| (intra 'clb' routing)                                                             0.000     0.894
Current_addr[14].C[0] (dffre at (49,40))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                       0.154     1.048
Current_addr[14].Q[0] (dffre at (49,40)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                             0.000     1.048
| (OPIN:770209 side: (TOP,) (49,40,0)0))                                            0.000     1.048
| (CHANX:1165044 L4 length:4 (49,40,0)-> (52,40,0))                                 0.119     1.167
| (CHANY:1330446 L4 length:4 (50,41,0)-> (50,44,0))                                 0.119     1.286
| (CHANX:1173276 L1 length:1 (51,42,0)-> (51,42,0))                                 0.061     1.347
| (CHANY:1333492 L4 length:2 (51,43,0)-> (51,44,0))                                 0.119     1.466
| (IPIN:966361 side: (RIGHT,) (51,44,0)0))                                          0.101     1.567
| (intra 'io' routing)                                                              0.733     2.299
out:Current_addr[14].outpad[0] (.output at (51,44))                       0.000     2.299
data arrival time                                                                             2.299

clock Clk (rise edge)                                                     2.500     2.500
clock source latency                                                                0.000     2.500
clock uncertainty                                                                   0.000     2.500
output external delay                                                              -0.100     2.400
data required time                                                                            2.400
---------------------------------------------------------------------------------------------------
data required time                                                                            2.400
data arrival time                                                                            -2.299
---------------------------------------------------------------------------------------------------
slack (MET)                                                                                   0.101


#Path 20
Startpoint: Current_addr[1].Q[0] (dffre at (48,40) clocked by Clk)
Endpoint  : out:Current_addr[1].outpad[0] (.output at (49,44) clocked by Clk)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                    0.000     0.000
clock source latency                                                               0.000     0.000
Clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                             0.894     0.894
| (inter-block routing:global net)                                                 0.000     0.894
| (intra 'clb' routing)                                                            0.000     0.894
Current_addr[1].C[0] (dffre at (48,40))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                      0.154     1.048
Current_addr[1].Q[0] (dffre at (48,40)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                            0.000     1.048
| (OPIN:770062 side: (TOP,) (48,40,0)0))                                           0.000     1.048
| (CHANX:1164781 L4 length:4 (48,40,0)-> (45,40,0))                                0.119     1.167
| (CHANY:1318774 L1 length:1 (46,41,0)-> (46,41,0))                                0.061     1.228
| (CHANX:1168982 L4 length:4 (47,41,0)-> (50,41,0))                                0.119     1.347
| (CHANY:1327606 L4 length:3 (49,42,0)-> (49,44,0))                                0.119     1.466
| (IPIN:960598 side: (RIGHT,) (49,44,0)0))                                         0.101     1.567
| (intra 'io' routing)                                                             0.733     2.299
out:Current_addr[1].outpad[0] (.output at (49,44))                       0.000     2.299
data arrival time                                                                            2.299

clock Clk (rise edge)                                                    2.500     2.500
clock source latency                                                               0.000     2.500
clock uncertainty                                                                  0.000     2.500
output external delay                                                             -0.100     2.400
data required time                                                                           2.400
--------------------------------------------------------------------------------------------------
data required time                                                                           2.400
data arrival time                                                                           -2.299
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.101


#Path 21
Startpoint: Current_addr[6].Q[0] (dffre at (49,41) clocked by Clk)
Endpoint  : out:Current_addr[6].outpad[0] (.output at (49,44) clocked by Clk)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                    0.000     0.000
clock source latency                                                               0.000     0.000
Clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                             0.894     0.894
| (inter-block routing:global net)                                                 0.000     0.894
| (intra 'clb' routing)                                                            0.000     0.894
Current_addr[6].C[0] (dffre at (49,41))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                      0.154     1.048
Current_addr[6].Q[0] (dffre at (49,41)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                            0.000     1.048
| (OPIN:787975 side: (TOP,) (49,41,0)0))                                           0.000     1.048
| (CHANX:1169083 L1 length:1 (49,41,0)-> (49,41,0))                                0.061     1.109
| (CHANY:1324664 L1 length:1 (48,42,0)-> (48,42,0))                                0.061     1.170
| (CHANX:1173172 L4 length:4 (49,42,0)-> (52,42,0))                                0.119     1.289
| (CHANY:1327660 L4 length:2 (49,43,0)-> (49,44,0))                                0.119     1.408
| (IPIN:960593 side: (RIGHT,) (49,44,0)0))                                         0.101     1.509
| (intra 'io' routing)                                                             0.733     2.242
out:Current_addr[6].outpad[0] (.output at (49,44))                       0.000     2.242
data arrival time                                                                            2.242

clock Clk (rise edge)                                                    2.500     2.500
clock source latency                                                               0.000     2.500
clock uncertainty                                                                  0.000     2.500
output external delay                                                             -0.100     2.400
data required time                                                                           2.400
--------------------------------------------------------------------------------------------------
data required time                                                                           2.400
data arrival time                                                                           -2.242
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.158


#Path 22
Startpoint: Current_addr[3].Q[0] (dffre at (48,40) clocked by Clk)
Endpoint  : out:Current_addr[3].outpad[0] (.output at (49,44) clocked by Clk)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                    0.000     0.000
clock source latency                                                               0.000     0.000
Clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                             0.894     0.894
| (inter-block routing:global net)                                                 0.000     0.894
| (intra 'clb' routing)                                                            0.000     0.894
Current_addr[3].C[0] (dffre at (48,40))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                      0.154     1.048
Current_addr[3].Q[0] (dffre at (48,40)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                            0.000     1.048
| (OPIN:770052 side: (TOP,) (48,40,0)0))                                           0.000     1.048
| (CHANX:1164984 L4 length:4 (48,40,0)-> (51,40,0))                                0.119     1.167
| (CHANY:1327546 L4 length:4 (49,41,0)-> (49,44,0))                                0.119     1.286
| (CHANY:1327746 L4 length:1 (49,44,0)-> (49,44,0))                                0.119     1.405
| (IPIN:960596 side: (RIGHT,) (49,44,0)0))                                         0.101     1.506
| (intra 'io' routing)                                                             0.733     2.239
out:Current_addr[3].outpad[0] (.output at (49,44))                       0.000     2.239
data arrival time                                                                            2.239

clock Clk (rise edge)                                                    2.500     2.500
clock source latency                                                               0.000     2.500
clock uncertainty                                                                  0.000     2.500
output external delay                                                             -0.100     2.400
data required time                                                                           2.400
--------------------------------------------------------------------------------------------------
data required time                                                                           2.400
data arrival time                                                                           -2.239
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.161


#Path 23
Startpoint: Current_addr[12].Q[0] (dffre at (49,40) clocked by Clk)
Endpoint  : out:Current_addr[12].outpad[0] (.output at (51,44) clocked by Clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                     0.000     0.000
clock source latency                                                                0.000     0.000
Clk.inpad[0] (.input at (51,44))                                          0.000     0.000
| (intra 'io' routing)                                                              0.894     0.894
| (inter-block routing:global net)                                                  0.000     0.894
| (intra 'clb' routing)                                                             0.000     0.894
Current_addr[12].C[0] (dffre at (49,40))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                       0.154     1.048
Current_addr[12].Q[0] (dffre at (49,40)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                             0.000     1.048
| (OPIN:770224 side: (RIGHT,) (49,40,0)0))                                          0.000     1.048
| (CHANY:1327450 L1 length:1 (49,40,0)-> (49,40,0))                                 0.061     1.109
| (CHANX:1165106 L4 length:4 (50,40,0)-> (53,40,0))                                 0.119     1.228
| (CHANY:1333352 L4 length:4 (51,41,0)-> (51,44,0))                                 0.119     1.347
| (IPIN:966363 side: (RIGHT,) (51,44,0)0))                                          0.101     1.448
| (intra 'io' routing)                                                              0.733     2.181
out:Current_addr[12].outpad[0] (.output at (51,44))                       0.000     2.181
data arrival time                                                                             2.181

clock Clk (rise edge)                                                     2.500     2.500
clock source latency                                                                0.000     2.500
clock uncertainty                                                                   0.000     2.500
output external delay                                                              -0.100     2.400
data required time                                                                            2.400
---------------------------------------------------------------------------------------------------
data required time                                                                            2.400
data arrival time                                                                            -2.181
---------------------------------------------------------------------------------------------------
slack (MET)                                                                                   0.219


#Path 24
Startpoint: Current_addr[4].Q[0] (dffre at (48,40) clocked by Clk)
Endpoint  : out:Current_addr[4].outpad[0] (.output at (49,44) clocked by Clk)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                    0.000     0.000
clock source latency                                                               0.000     0.000
Clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                             0.894     0.894
| (inter-block routing:global net)                                                 0.000     0.894
| (intra 'clb' routing)                                                            0.000     0.894
Current_addr[4].C[0] (dffre at (48,40))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                      0.154     1.048
Current_addr[4].Q[0] (dffre at (48,40)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                            0.000     1.048
| (OPIN:770058 side: (TOP,) (48,40,0)0))                                           0.000     1.048
| (CHANX:1164980 L4 length:4 (48,40,0)-> (51,40,0))                                0.119     1.167
| (CHANY:1327534 L4 length:4 (49,41,0)-> (49,44,0))                                0.119     1.286
| (CHANY:1327710 L1 length:1 (49,44,0)-> (49,44,0))                                0.061     1.347
| (IPIN:960595 side: (RIGHT,) (49,44,0)0))                                         0.101     1.448
| (intra 'io' routing)                                                             0.733     2.181
out:Current_addr[4].outpad[0] (.output at (49,44))                       0.000     2.181
data arrival time                                                                            2.181

clock Clk (rise edge)                                                    2.500     2.500
clock source latency                                                               0.000     2.500
clock uncertainty                                                                  0.000     2.500
output external delay                                                             -0.100     2.400
data required time                                                                           2.400
--------------------------------------------------------------------------------------------------
data required time                                                                           2.400
data arrival time                                                                           -2.181
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.219


#Path 25
Startpoint: Current_addr[9].Q[0] (dffre at (49,41) clocked by Clk)
Endpoint  : out:Current_addr[9].outpad[0] (.output at (51,44) clocked by Clk)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                    0.000     0.000
clock source latency                                                               0.000     0.000
Clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                             0.894     0.894
| (inter-block routing:global net)                                                 0.000     0.894
| (intra 'clb' routing)                                                            0.000     0.894
Current_addr[9].C[0] (dffre at (49,41))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                      0.154     1.048
Current_addr[9].Q[0] (dffre at (49,41)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                            0.000     1.048
| (OPIN:787973 side: (TOP,) (49,41,0)0))                                           0.000     1.048
| (CHANX:1169110 L4 length:4 (49,41,0)-> (52,41,0))                                0.119     1.167
| (CHANY:1333430 L4 length:3 (51,42,0)-> (51,44,0))                                0.119     1.286
| (IPIN:966366 side: (RIGHT,) (51,44,0)0))                                         0.101     1.387
| (intra 'io' routing)                                                             0.733     2.120
out:Current_addr[9].outpad[0] (.output at (51,44))                       0.000     2.120
data arrival time                                                                            2.120

clock Clk (rise edge)                                                    2.500     2.500
clock source latency                                                               0.000     2.500
clock uncertainty                                                                  0.000     2.500
output external delay                                                             -0.100     2.400
data required time                                                                           2.400
--------------------------------------------------------------------------------------------------
data required time                                                                           2.400
data arrival time                                                                           -2.120
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.280


#Path 26
Startpoint: ACK.Q[0] (dffre at (49,43) clocked by Clk)
Endpoint  : out:ACK.outpad[0] (.output at (49,44) clocked by Clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock Clk (rise edge)                                        0.000     0.000
clock source latency                                                   0.000     0.000
Clk.inpad[0] (.input at (51,44))                             0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'clb' routing)                                                0.000     0.894
ACK.C[0] (dffre at (49,43))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                          0.154     1.048
ACK.Q[0] (dffre at (49,43)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                0.000     1.048
| (OPIN:816074 side: (TOP,) (49,43,0)0))                               0.000     1.048
| (CHANX:1177246 L4 length:4 (49,43,0)-> (52,43,0))                    0.119     1.167
| (CHANY:1327690 L1 length:1 (49,44,0)-> (49,44,0))                    0.061     1.228
| (IPIN:960601 side: (RIGHT,) (49,44,0)0))                             0.101     1.329
| (intra 'io' routing)                                                 0.733     2.062
out:ACK.outpad[0] (.output at (49,44))                       0.000     2.062
data arrival time                                                                2.062

clock Clk (rise edge)                                        2.500     2.500
clock source latency                                                   0.000     2.500
clock uncertainty                                                      0.000     2.500
output external delay                                                 -0.100     2.400
data required time                                                               2.400
--------------------------------------------------------------------------------------
data required time                                                               2.400
data arrival time                                                               -2.062
--------------------------------------------------------------------------------------
slack (MET)                                                                      0.338


#Path 27
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : Current_addr[2].E[0] (dffre at (48,40) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.994
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))                                                    0.119     1.113
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))                                                    0.119     1.232
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     1.293
| (CHANY:1324515 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     1.412
| (CHANX:1165016 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.473
| (IPIN:770238 side: (TOP,) (49,40,0)0))                                                               0.101     1.574
| (intra 'clb' routing)                                                                                0.085     1.659
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[2] (.names at (49,40))                        0.000     1.659
| (primitive '.names' combinational delay)                                                             0.148     1.807
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names at (49,40))                       0.000     1.807
| (intra 'clb' routing)                                                                                0.000     1.807
| (OPIN:770210 side: (TOP,) (49,40,0)0))                                                               0.000     1.807
| (CHANX:1164871 L4 length:4 (49,40,0)-> (46,40,0))                                                    0.119     1.926
| (CHANY:1324547 L1 length:1 (48,40,0)-> (48,40,0))                                                    0.061     1.986
| (CHANX:1160964 L1 length:1 (49,39,0)-> (49,39,0))                                                    0.061     2.047
| (CHANY:1327468 L4 length:4 (49,40,0)-> (49,43,0))                                                    0.119     2.166
| (CHANX:1173145 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     2.227
| (CHANY:1324501 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     2.346
| (IPIN:770133 side: (RIGHT,) (48,40,0)0))                                                             0.101     2.447
| (intra 'clb' routing)                                                                                0.085     2.532
Current_addr[2].E[0] (dffre at (48,40))                                                      0.000     2.532
data arrival time                                                                                                2.532

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing:global net)                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
Current_addr[2].C[0] (dffre at (48,40))                                                      0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.532
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.831


#Path 28
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : Current_addr[3].E[0] (dffre at (48,40) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.994
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))                                                    0.119     1.113
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))                                                    0.119     1.232
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     1.293
| (CHANY:1324515 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     1.412
| (CHANX:1165016 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.473
| (IPIN:770238 side: (TOP,) (49,40,0)0))                                                               0.101     1.574
| (intra 'clb' routing)                                                                                0.085     1.659
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[2] (.names at (49,40))                        0.000     1.659
| (primitive '.names' combinational delay)                                                             0.148     1.807
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names at (49,40))                       0.000     1.807
| (intra 'clb' routing)                                                                                0.000     1.807
| (OPIN:770210 side: (TOP,) (49,40,0)0))                                                               0.000     1.807
| (CHANX:1164871 L4 length:4 (49,40,0)-> (46,40,0))                                                    0.119     1.926
| (CHANY:1324547 L1 length:1 (48,40,0)-> (48,40,0))                                                    0.061     1.986
| (CHANX:1160964 L1 length:1 (49,39,0)-> (49,39,0))                                                    0.061     2.047
| (CHANY:1327468 L4 length:4 (49,40,0)-> (49,43,0))                                                    0.119     2.166
| (CHANX:1173145 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     2.227
| (CHANY:1324501 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     2.346
| (IPIN:770133 side: (RIGHT,) (48,40,0)0))                                                             0.101     2.447
| (intra 'clb' routing)                                                                                0.085     2.532
Current_addr[3].E[0] (dffre at (48,40))                                                      0.000     2.532
data arrival time                                                                                                2.532

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing:global net)                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
Current_addr[3].C[0] (dffre at (48,40))                                                      0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.532
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.831


#Path 29
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : Current_addr[4].E[0] (dffre at (48,40) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.994
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))                                                    0.119     1.113
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))                                                    0.119     1.232
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     1.293
| (CHANY:1324515 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     1.412
| (CHANX:1165016 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.473
| (IPIN:770238 side: (TOP,) (49,40,0)0))                                                               0.101     1.574
| (intra 'clb' routing)                                                                                0.085     1.659
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[2] (.names at (49,40))                        0.000     1.659
| (primitive '.names' combinational delay)                                                             0.148     1.807
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names at (49,40))                       0.000     1.807
| (intra 'clb' routing)                                                                                0.000     1.807
| (OPIN:770210 side: (TOP,) (49,40,0)0))                                                               0.000     1.807
| (CHANX:1164871 L4 length:4 (49,40,0)-> (46,40,0))                                                    0.119     1.926
| (CHANY:1324547 L1 length:1 (48,40,0)-> (48,40,0))                                                    0.061     1.986
| (CHANX:1160964 L1 length:1 (49,39,0)-> (49,39,0))                                                    0.061     2.047
| (CHANY:1327468 L4 length:4 (49,40,0)-> (49,43,0))                                                    0.119     2.166
| (CHANX:1173145 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     2.227
| (CHANY:1324501 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     2.346
| (IPIN:770133 side: (RIGHT,) (48,40,0)0))                                                             0.101     2.447
| (intra 'clb' routing)                                                                                0.085     2.532
Current_addr[4].E[0] (dffre at (48,40))                                                      0.000     2.532
data arrival time                                                                                                2.532

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing:global net)                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
Current_addr[4].C[0] (dffre at (48,40))                                                      0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.532
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.831


#Path 30
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : Current_addr[5].E[0] (dffre at (48,40) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.994
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))                                                    0.119     1.113
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))                                                    0.119     1.232
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     1.293
| (CHANY:1324515 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     1.412
| (CHANX:1165016 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.473
| (IPIN:770238 side: (TOP,) (49,40,0)0))                                                               0.101     1.574
| (intra 'clb' routing)                                                                                0.085     1.659
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[2] (.names at (49,40))                        0.000     1.659
| (primitive '.names' combinational delay)                                                             0.148     1.807
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names at (49,40))                       0.000     1.807
| (intra 'clb' routing)                                                                                0.000     1.807
| (OPIN:770210 side: (TOP,) (49,40,0)0))                                                               0.000     1.807
| (CHANX:1164871 L4 length:4 (49,40,0)-> (46,40,0))                                                    0.119     1.926
| (CHANY:1324547 L1 length:1 (48,40,0)-> (48,40,0))                                                    0.061     1.986
| (CHANX:1160964 L1 length:1 (49,39,0)-> (49,39,0))                                                    0.061     2.047
| (CHANY:1327468 L4 length:4 (49,40,0)-> (49,43,0))                                                    0.119     2.166
| (CHANX:1173145 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     2.227
| (CHANY:1324501 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     2.346
| (IPIN:770133 side: (RIGHT,) (48,40,0)0))                                                             0.101     2.447
| (intra 'clb' routing)                                                                                0.085     2.532
Current_addr[5].E[0] (dffre at (48,40))                                                      0.000     2.532
data arrival time                                                                                                2.532

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing:global net)                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
Current_addr[5].C[0] (dffre at (48,40))                                                      0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.532
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.831


#Path 31
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : Current_addr[1].E[0] (dffre at (48,40) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.994
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))                                                    0.119     1.113
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))                                                    0.119     1.232
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     1.293
| (CHANY:1324515 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     1.412
| (CHANX:1165016 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.473
| (IPIN:770238 side: (TOP,) (49,40,0)0))                                                               0.101     1.574
| (intra 'clb' routing)                                                                                0.085     1.659
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[2] (.names at (49,40))                        0.000     1.659
| (primitive '.names' combinational delay)                                                             0.148     1.807
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names at (49,40))                       0.000     1.807
| (intra 'clb' routing)                                                                                0.000     1.807
| (OPIN:770210 side: (TOP,) (49,40,0)0))                                                               0.000     1.807
| (CHANX:1164871 L4 length:4 (49,40,0)-> (46,40,0))                                                    0.119     1.926
| (CHANY:1324547 L1 length:1 (48,40,0)-> (48,40,0))                                                    0.061     1.986
| (CHANX:1160964 L1 length:1 (49,39,0)-> (49,39,0))                                                    0.061     2.047
| (CHANY:1327468 L4 length:4 (49,40,0)-> (49,43,0))                                                    0.119     2.166
| (CHANX:1173145 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     2.227
| (CHANY:1324501 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     2.346
| (IPIN:770133 side: (RIGHT,) (48,40,0)0))                                                             0.101     2.447
| (intra 'clb' routing)                                                                                0.085     2.532
Current_addr[1].E[0] (dffre at (48,40))                                                      0.000     2.532
data arrival time                                                                                                2.532

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing:global net)                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
Current_addr[1].C[0] (dffre at (48,40))                                                      0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.532
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.831


#Path 32
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre at (49,39) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[10].D[0] (dffre at (49,41) clocked by Clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock Clk (rise edge)                                           0.000     0.000
clock source latency                                                      0.000     0.000
Clk.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing:global net)                                        0.000     0.894
| (intra 'clb' routing)                                                   0.000     0.894
ModByteWr.state_reg[2].C[0] (dffre at (49,39))                            0.000     0.894
| (primitive 'dffre' Tcq_max)                                             0.154     1.048
ModByteWr.state_reg[2].Q[0] (dffre at (49,39)) [clock-to-output]          0.000     1.048
| (intra 'clb' routing)                                                   0.000     1.048
| (OPIN:756604 side: (RIGHT,) (49,39,0)0))                                0.000     1.048
| (CHANY:1327371 L1 length:1 (49,39,0)-> (49,39,0))                       0.061     1.109
| (CHANX:1156743 L4 length:4 (49,38,0)-> (46,38,0))                       0.119     1.228
| (CHANY:1321572 L1 length:1 (47,39,0)-> (47,39,0))                       0.061     1.289
| (CHANX:1160904 L4 length:4 (48,39,0)-> (51,39,0))                       0.119     1.408
| (CHANY:1324520 L1 length:1 (48,40,0)-> (48,40,0))                       0.061     1.469
| (CHANX:1164939 L1 length:1 (48,40,0)-> (48,40,0))                       0.061     1.530
| (IPIN:770080 side: (TOP,) (48,40,0)0))                                  0.101     1.631
| (intra 'clb' routing)                                                   0.085     1.716
$abc$6648$new_new_n134__.in[1] (.names at (48,40))                        0.000     1.716
| (primitive '.names' combinational delay)                                0.099     1.815
$abc$6648$new_new_n134__.out[0] (.names at (48,40))                       0.000     1.815
| (intra 'clb' routing)                                                   0.000     1.815
| (OPIN:770059 side: (TOP,) (48,40,0)0))                                  0.000     1.815
| (CHANX:1164998 L4 length:4 (48,40,0)-> (51,40,0))                       0.119     1.934
| (CHANY:1324610 L1 length:1 (48,41,0)-> (48,41,0))                       0.061     1.995
| (CHANX:1169098 L4 length:4 (49,41,0)-> (52,41,0))                       0.119     2.114
| (IPIN:787997 side: (TOP,) (49,41,0)0))                                  0.101     2.214
| (intra 'clb' routing)                                                   0.085     2.300
$abc$2625$li10_li10.in[0] (.names at (49,41))                             0.000     2.300
| (primitive '.names' combinational delay)                                0.148     2.447
$abc$2625$li10_li10.out[0] (.names at (49,41))                            0.000     2.447
| (intra 'clb' routing)                                                   0.000     2.447
ModByteWr.Next_addr[10].D[0] (dffre at (49,41))                           0.000     2.447
data arrival time                                                                   2.447

clock Clk (rise edge)                                           2.500     2.500
clock source latency                                                      0.000     2.500
Clk.inpad[0] (.input at (51,44))                                0.000     2.500
| (intra 'io' routing)                                                    0.894     3.394
| (inter-block routing:global net)                                        0.000     3.394
| (intra 'clb' routing)                                                   0.000     3.394
ModByteWr.Next_addr[10].C[0] (dffre at (49,41))                           0.000     3.394
clock uncertainty                                                         0.000     3.394
cell setup time                                                          -0.032     3.363
data required time                                                                  3.363
-----------------------------------------------------------------------------------------
data required time                                                                  3.363
data arrival time                                                                  -2.447
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.915


#Path 33
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre at (49,39) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[9].D[0] (dffre at (49,41) clocked by Clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock Clk (rise edge)                                           0.000     0.000
clock source latency                                                      0.000     0.000
Clk.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing:global net)                                        0.000     0.894
| (intra 'clb' routing)                                                   0.000     0.894
ModByteWr.state_reg[2].C[0] (dffre at (49,39))                            0.000     0.894
| (primitive 'dffre' Tcq_max)                                             0.154     1.048
ModByteWr.state_reg[2].Q[0] (dffre at (49,39)) [clock-to-output]          0.000     1.048
| (intra 'clb' routing)                                                   0.000     1.048
| (OPIN:756604 side: (RIGHT,) (49,39,0)0))                                0.000     1.048
| (CHANY:1327371 L1 length:1 (49,39,0)-> (49,39,0))                       0.061     1.109
| (CHANX:1156743 L4 length:4 (49,38,0)-> (46,38,0))                       0.119     1.228
| (CHANY:1321572 L1 length:1 (47,39,0)-> (47,39,0))                       0.061     1.289
| (CHANX:1160904 L4 length:4 (48,39,0)-> (51,39,0))                       0.119     1.408
| (CHANY:1324520 L1 length:1 (48,40,0)-> (48,40,0))                       0.061     1.469
| (CHANX:1164939 L1 length:1 (48,40,0)-> (48,40,0))                       0.061     1.530
| (IPIN:770080 side: (TOP,) (48,40,0)0))                                  0.101     1.631
| (intra 'clb' routing)                                                   0.085     1.716
$abc$6648$new_new_n134__.in[1] (.names at (48,40))                        0.000     1.716
| (primitive '.names' combinational delay)                                0.099     1.815
$abc$6648$new_new_n134__.out[0] (.names at (48,40))                       0.000     1.815
| (intra 'clb' routing)                                                   0.000     1.815
| (OPIN:770059 side: (TOP,) (48,40,0)0))                                  0.000     1.815
| (CHANX:1164998 L4 length:4 (48,40,0)-> (51,40,0))                       0.119     1.934
| (CHANY:1324610 L1 length:1 (48,41,0)-> (48,41,0))                       0.061     1.995
| (CHANX:1169098 L4 length:4 (49,41,0)-> (52,41,0))                       0.119     2.114
| (IPIN:787997 side: (TOP,) (49,41,0)0))                                  0.101     2.214
| (intra 'clb' routing)                                                   0.085     2.300
$abc$2625$li09_li09.in[0] (.names at (49,41))                             0.000     2.300
| (primitive '.names' combinational delay)                                0.148     2.447
$abc$2625$li09_li09.out[0] (.names at (49,41))                            0.000     2.447
| (intra 'clb' routing)                                                   0.000     2.447
ModByteWr.Next_addr[9].D[0] (dffre at (49,41))                            0.000     2.447
data arrival time                                                                   2.447

clock Clk (rise edge)                                           2.500     2.500
clock source latency                                                      0.000     2.500
Clk.inpad[0] (.input at (51,44))                                0.000     2.500
| (intra 'io' routing)                                                    0.894     3.394
| (inter-block routing:global net)                                        0.000     3.394
| (intra 'clb' routing)                                                   0.000     3.394
ModByteWr.Next_addr[9].C[0] (dffre at (49,41))                            0.000     3.394
clock uncertainty                                                         0.000     3.394
cell setup time                                                          -0.032     3.363
data required time                                                                  3.363
-----------------------------------------------------------------------------------------
data required time                                                                  3.363
data arrival time                                                                  -2.447
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.915


#Path 34
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre at (49,39) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[11].D[0] (dffre at (49,41) clocked by Clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock Clk (rise edge)                                           0.000     0.000
clock source latency                                                      0.000     0.000
Clk.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing:global net)                                        0.000     0.894
| (intra 'clb' routing)                                                   0.000     0.894
ModByteWr.state_reg[2].C[0] (dffre at (49,39))                            0.000     0.894
| (primitive 'dffre' Tcq_max)                                             0.154     1.048
ModByteWr.state_reg[2].Q[0] (dffre at (49,39)) [clock-to-output]          0.000     1.048
| (intra 'clb' routing)                                                   0.000     1.048
| (OPIN:756604 side: (RIGHT,) (49,39,0)0))                                0.000     1.048
| (CHANY:1327371 L1 length:1 (49,39,0)-> (49,39,0))                       0.061     1.109
| (CHANX:1156743 L4 length:4 (49,38,0)-> (46,38,0))                       0.119     1.228
| (CHANY:1321572 L1 length:1 (47,39,0)-> (47,39,0))                       0.061     1.289
| (CHANX:1160904 L4 length:4 (48,39,0)-> (51,39,0))                       0.119     1.408
| (CHANY:1324520 L1 length:1 (48,40,0)-> (48,40,0))                       0.061     1.469
| (CHANX:1164939 L1 length:1 (48,40,0)-> (48,40,0))                       0.061     1.530
| (IPIN:770080 side: (TOP,) (48,40,0)0))                                  0.101     1.631
| (intra 'clb' routing)                                                   0.085     1.716
$abc$6648$new_new_n134__.in[1] (.names at (48,40))                        0.000     1.716
| (primitive '.names' combinational delay)                                0.099     1.815
$abc$6648$new_new_n134__.out[0] (.names at (48,40))                       0.000     1.815
| (intra 'clb' routing)                                                   0.000     1.815
| (OPIN:770059 side: (TOP,) (48,40,0)0))                                  0.000     1.815
| (CHANX:1164998 L4 length:4 (48,40,0)-> (51,40,0))                       0.119     1.934
| (CHANY:1324610 L1 length:1 (48,41,0)-> (48,41,0))                       0.061     1.995
| (CHANX:1169098 L4 length:4 (49,41,0)-> (52,41,0))                       0.119     2.114
| (IPIN:787997 side: (TOP,) (49,41,0)0))                                  0.101     2.214
| (intra 'clb' routing)                                                   0.085     2.300
$abc$2625$li11_li11.in[0] (.names at (49,41))                             0.000     2.300
| (primitive '.names' combinational delay)                                0.103     2.402
$abc$2625$li11_li11.out[0] (.names at (49,41))                            0.000     2.402
| (intra 'clb' routing)                                                   0.000     2.402
ModByteWr.Next_addr[11].D[0] (dffre at (49,41))                           0.000     2.402
data arrival time                                                                   2.402

clock Clk (rise edge)                                           2.500     2.500
clock source latency                                                      0.000     2.500
Clk.inpad[0] (.input at (51,44))                                0.000     2.500
| (intra 'io' routing)                                                    0.894     3.394
| (inter-block routing:global net)                                        0.000     3.394
| (intra 'clb' routing)                                                   0.000     3.394
ModByteWr.Next_addr[11].C[0] (dffre at (49,41))                           0.000     3.394
clock uncertainty                                                         0.000     3.394
cell setup time                                                          -0.032     3.363
data required time                                                                  3.363
-----------------------------------------------------------------------------------------
data required time                                                                  3.363
data arrival time                                                                  -2.402
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.961


#Path 35
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre at (49,39) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[8].D[0] (dffre at (49,41) clocked by Clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock Clk (rise edge)                                           0.000     0.000
clock source latency                                                      0.000     0.000
Clk.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing:global net)                                        0.000     0.894
| (intra 'clb' routing)                                                   0.000     0.894
ModByteWr.state_reg[2].C[0] (dffre at (49,39))                            0.000     0.894
| (primitive 'dffre' Tcq_max)                                             0.154     1.048
ModByteWr.state_reg[2].Q[0] (dffre at (49,39)) [clock-to-output]          0.000     1.048
| (intra 'clb' routing)                                                   0.000     1.048
| (OPIN:756604 side: (RIGHT,) (49,39,0)0))                                0.000     1.048
| (CHANY:1327371 L1 length:1 (49,39,0)-> (49,39,0))                       0.061     1.109
| (CHANX:1156743 L4 length:4 (49,38,0)-> (46,38,0))                       0.119     1.228
| (CHANY:1321572 L1 length:1 (47,39,0)-> (47,39,0))                       0.061     1.289
| (CHANX:1160904 L4 length:4 (48,39,0)-> (51,39,0))                       0.119     1.408
| (CHANY:1324520 L1 length:1 (48,40,0)-> (48,40,0))                       0.061     1.469
| (CHANX:1164939 L1 length:1 (48,40,0)-> (48,40,0))                       0.061     1.530
| (IPIN:770080 side: (TOP,) (48,40,0)0))                                  0.101     1.631
| (intra 'clb' routing)                                                   0.085     1.716
$abc$6648$new_new_n134__.in[1] (.names at (48,40))                        0.000     1.716
| (primitive '.names' combinational delay)                                0.099     1.815
$abc$6648$new_new_n134__.out[0] (.names at (48,40))                       0.000     1.815
| (intra 'clb' routing)                                                   0.000     1.815
| (OPIN:770059 side: (TOP,) (48,40,0)0))                                  0.000     1.815
| (CHANX:1164998 L4 length:4 (48,40,0)-> (51,40,0))                       0.119     1.934
| (CHANY:1324610 L1 length:1 (48,41,0)-> (48,41,0))                       0.061     1.995
| (CHANX:1169098 L4 length:4 (49,41,0)-> (52,41,0))                       0.119     2.114
| (IPIN:787997 side: (TOP,) (49,41,0)0))                                  0.101     2.214
| (intra 'clb' routing)                                                   0.085     2.300
$abc$2625$li08_li08.in[0] (.names at (49,41))                             0.000     2.300
| (primitive '.names' combinational delay)                                0.099     2.399
$abc$2625$li08_li08.out[0] (.names at (49,41))                            0.000     2.399
| (intra 'clb' routing)                                                   0.000     2.399
ModByteWr.Next_addr[8].D[0] (dffre at (49,41))                            0.000     2.399
data arrival time                                                                   2.399

clock Clk (rise edge)                                           2.500     2.500
clock source latency                                                      0.000     2.500
Clk.inpad[0] (.input at (51,44))                                0.000     2.500
| (intra 'io' routing)                                                    0.894     3.394
| (inter-block routing:global net)                                        0.000     3.394
| (intra 'clb' routing)                                                   0.000     3.394
ModByteWr.Next_addr[8].C[0] (dffre at (49,41))                            0.000     3.394
clock uncertainty                                                         0.000     3.394
cell setup time                                                          -0.032     3.363
data required time                                                                  3.363
-----------------------------------------------------------------------------------------
data required time                                                                  3.363
data arrival time                                                                  -2.399
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.964


#Path 36
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre at (49,39) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[7].D[0] (dffre at (49,41) clocked by Clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock Clk (rise edge)                                           0.000     0.000
clock source latency                                                      0.000     0.000
Clk.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing:global net)                                        0.000     0.894
| (intra 'clb' routing)                                                   0.000     0.894
ModByteWr.state_reg[2].C[0] (dffre at (49,39))                            0.000     0.894
| (primitive 'dffre' Tcq_max)                                             0.154     1.048
ModByteWr.state_reg[2].Q[0] (dffre at (49,39)) [clock-to-output]          0.000     1.048
| (intra 'clb' routing)                                                   0.000     1.048
| (OPIN:756604 side: (RIGHT,) (49,39,0)0))                                0.000     1.048
| (CHANY:1327371 L1 length:1 (49,39,0)-> (49,39,0))                       0.061     1.109
| (CHANX:1156743 L4 length:4 (49,38,0)-> (46,38,0))                       0.119     1.228
| (CHANY:1321572 L1 length:1 (47,39,0)-> (47,39,0))                       0.061     1.289
| (CHANX:1160904 L4 length:4 (48,39,0)-> (51,39,0))                       0.119     1.408
| (CHANY:1324520 L1 length:1 (48,40,0)-> (48,40,0))                       0.061     1.469
| (CHANX:1164939 L1 length:1 (48,40,0)-> (48,40,0))                       0.061     1.530
| (IPIN:770080 side: (TOP,) (48,40,0)0))                                  0.101     1.631
| (intra 'clb' routing)                                                   0.085     1.716
$abc$6648$new_new_n134__.in[1] (.names at (48,40))                        0.000     1.716
| (primitive '.names' combinational delay)                                0.099     1.815
$abc$6648$new_new_n134__.out[0] (.names at (48,40))                       0.000     1.815
| (intra 'clb' routing)                                                   0.000     1.815
| (OPIN:770059 side: (TOP,) (48,40,0)0))                                  0.000     1.815
| (CHANX:1164998 L4 length:4 (48,40,0)-> (51,40,0))                       0.119     1.934
| (CHANY:1324610 L1 length:1 (48,41,0)-> (48,41,0))                       0.061     1.995
| (CHANX:1169098 L4 length:4 (49,41,0)-> (52,41,0))                       0.119     2.114
| (IPIN:787997 side: (TOP,) (49,41,0)0))                                  0.101     2.214
| (intra 'clb' routing)                                                   0.085     2.300
$abc$2625$li07_li07.in[0] (.names at (49,41))                             0.000     2.300
| (primitive '.names' combinational delay)                                0.099     2.399
$abc$2625$li07_li07.out[0] (.names at (49,41))                            0.000     2.399
| (intra 'clb' routing)                                                   0.000     2.399
ModByteWr.Next_addr[7].D[0] (dffre at (49,41))                            0.000     2.399
data arrival time                                                                   2.399

clock Clk (rise edge)                                           2.500     2.500
clock source latency                                                      0.000     2.500
Clk.inpad[0] (.input at (51,44))                                0.000     2.500
| (intra 'io' routing)                                                    0.894     3.394
| (inter-block routing:global net)                                        0.000     3.394
| (intra 'clb' routing)                                                   0.000     3.394
ModByteWr.Next_addr[7].C[0] (dffre at (49,41))                            0.000     3.394
clock uncertainty                                                         0.000     3.394
cell setup time                                                          -0.032     3.363
data required time                                                                  3.363
-----------------------------------------------------------------------------------------
data required time                                                                  3.363
data arrival time                                                                  -2.399
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.964


#Path 37
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre at (49,39) clocked by Clk)
Endpoint  : ACK.E[0] (dffre at (49,43) clocked by Clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                         0.000     0.000
Clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                                       0.894     0.894
| (inter-block routing:global net)                                                                           0.000     0.894
| (intra 'clb' routing)                                                                                      0.000     0.894
ModByteWr.state_reg[2].C[0] (dffre at (49,39))                                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                0.154     1.048
ModByteWr.state_reg[2].Q[0] (dffre at (49,39)) [clock-to-output]                                             0.000     1.048
| (intra 'clb' routing)                                                                                      0.000     1.048
| (OPIN:756604 side: (RIGHT,) (49,39,0)0))                                                                   0.000     1.048
| (CHANY:1327371 L1 length:1 (49,39,0)-> (49,39,0))                                                          0.061     1.109
| (CHANX:1156743 L4 length:4 (49,38,0)-> (46,38,0))                                                          0.119     1.228
| (CHANY:1315527 L4 length:4 (45,38,0)-> (45,35,0))                                                          0.119     1.347
| (IPIN:741335 side: (RIGHT,) (45,38,0)0))                                                                   0.101     1.448
| (intra 'clb' routing)                                                                                      0.085     1.533
$auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S[4].in[3] (.names at (45,38))                        0.000     1.533
| (primitive '.names' combinational delay)                                                                   0.218     1.751
$auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S[4].out[0] (.names at (45,38))                       0.000     1.751
| (intra 'clb' routing)                                                                                      0.000     1.751
| (OPIN:741283 side: (RIGHT,) (45,38,0)0))                                                                   0.000     1.751
| (CHANY:1315694 L4 length:4 (45,38,0)-> (45,41,0))                                                          0.119     1.870
| (CHANX:1168894 L1 length:1 (46,41,0)-> (46,41,0))                                                          0.061     1.931
| (CHANY:1318866 L4 length:3 (46,42,0)-> (46,44,0))                                                          0.119     2.050
| (CHANX:1177096 L4 length:4 (47,43,0)-> (50,43,0))                                                          0.119     2.169
| (IPIN:816124 side: (TOP,) (49,43,0)0))                                                                     0.101     2.269
| (intra 'clb' routing)                                                                                      0.085     2.355
ACK.E[0] (dffre at (49,43))                                                                        0.000     2.355
data arrival time                                                                                                      2.355

clock Clk (rise edge)                                                                              2.500     2.500
clock source latency                                                                                         0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                                   0.000     2.500
| (intra 'io' routing)                                                                                       0.894     3.394
| (inter-block routing:global net)                                                                           0.000     3.394
| (intra 'clb' routing)                                                                                      0.000     3.394
ACK.C[0] (dffre at (49,43))                                                                        0.000     3.394
clock uncertainty                                                                                            0.000     3.394
cell setup time                                                                                             -0.032     3.363
data required time                                                                                                     3.363
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     3.363
data arrival time                                                                                                     -2.355
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            1.008


#Path 38
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : Current_addr[14].E[0] (dffre at (49,40) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.994
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))                                                    0.119     1.113
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))                                                    0.119     1.232
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     1.293
| (CHANY:1324515 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     1.412
| (CHANX:1165016 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.473
| (IPIN:770238 side: (TOP,) (49,40,0)0))                                                               0.101     1.574
| (intra 'clb' routing)                                                                                0.085     1.659
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[2] (.names at (49,40))                        0.000     1.659
| (primitive '.names' combinational delay)                                                             0.148     1.807
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names at (49,40))                       0.000     1.807
| (intra 'clb' routing)                                                                                0.000     1.807
| (OPIN:770210 side: (TOP,) (49,40,0)0))                                                               0.000     1.807
| (CHANX:1164871 L4 length:4 (49,40,0)-> (46,40,0))                                                    0.119     1.926
| (CHANY:1324547 L1 length:1 (48,40,0)-> (48,40,0))                                                    0.061     1.986
| (CHANX:1160964 L1 length:1 (49,39,0)-> (49,39,0))                                                    0.061     2.047
| (CHANY:1327468 L4 length:4 (49,40,0)-> (49,43,0))                                                    0.119     2.166
| (IPIN:770282 side: (RIGHT,) (49,40,0)0))                                                             0.101     2.267
| (intra 'clb' routing)                                                                                0.085     2.352
Current_addr[14].E[0] (dffre at (49,40))                                                     0.000     2.352
data arrival time                                                                                                2.352

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing:global net)                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
Current_addr[14].C[0] (dffre at (49,40))                                                     0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.352
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.011


#Path 39
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : Current_addr[0].E[0] (dffre at (49,40) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.994
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))                                                    0.119     1.113
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))                                                    0.119     1.232
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     1.293
| (CHANY:1324515 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     1.412
| (CHANX:1165016 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.473
| (IPIN:770238 side: (TOP,) (49,40,0)0))                                                               0.101     1.574
| (intra 'clb' routing)                                                                                0.085     1.659
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[2] (.names at (49,40))                        0.000     1.659
| (primitive '.names' combinational delay)                                                             0.148     1.807
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names at (49,40))                       0.000     1.807
| (intra 'clb' routing)                                                                                0.000     1.807
| (OPIN:770210 side: (TOP,) (49,40,0)0))                                                               0.000     1.807
| (CHANX:1164871 L4 length:4 (49,40,0)-> (46,40,0))                                                    0.119     1.926
| (CHANY:1324547 L1 length:1 (48,40,0)-> (48,40,0))                                                    0.061     1.986
| (CHANX:1160964 L1 length:1 (49,39,0)-> (49,39,0))                                                    0.061     2.047
| (CHANY:1327468 L4 length:4 (49,40,0)-> (49,43,0))                                                    0.119     2.166
| (IPIN:770282 side: (RIGHT,) (49,40,0)0))                                                             0.101     2.267
| (intra 'clb' routing)                                                                                0.085     2.352
Current_addr[0].E[0] (dffre at (49,40))                                                      0.000     2.352
data arrival time                                                                                                2.352

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing:global net)                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
Current_addr[0].C[0] (dffre at (49,40))                                                      0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.352
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.011


#Path 40
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : Current_addr[13].E[0] (dffre at (49,40) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.994
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))                                                    0.119     1.113
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))                                                    0.119     1.232
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     1.293
| (CHANY:1324515 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     1.412
| (CHANX:1165016 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.473
| (IPIN:770238 side: (TOP,) (49,40,0)0))                                                               0.101     1.574
| (intra 'clb' routing)                                                                                0.085     1.659
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[2] (.names at (49,40))                        0.000     1.659
| (primitive '.names' combinational delay)                                                             0.148     1.807
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names at (49,40))                       0.000     1.807
| (intra 'clb' routing)                                                                                0.000     1.807
| (OPIN:770210 side: (TOP,) (49,40,0)0))                                                               0.000     1.807
| (CHANX:1164871 L4 length:4 (49,40,0)-> (46,40,0))                                                    0.119     1.926
| (CHANY:1324547 L1 length:1 (48,40,0)-> (48,40,0))                                                    0.061     1.986
| (CHANX:1160964 L1 length:1 (49,39,0)-> (49,39,0))                                                    0.061     2.047
| (CHANY:1327468 L4 length:4 (49,40,0)-> (49,43,0))                                                    0.119     2.166
| (IPIN:770282 side: (RIGHT,) (49,40,0)0))                                                             0.101     2.267
| (intra 'clb' routing)                                                                                0.085     2.352
Current_addr[13].E[0] (dffre at (49,40))                                                     0.000     2.352
data arrival time                                                                                                2.352

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing:global net)                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
Current_addr[13].C[0] (dffre at (49,40))                                                     0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.352
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.011


#Path 41
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : Current_addr[12].E[0] (dffre at (49,40) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.994
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))                                                    0.119     1.113
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))                                                    0.119     1.232
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     1.293
| (CHANY:1324515 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     1.412
| (CHANX:1165016 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.473
| (IPIN:770238 side: (TOP,) (49,40,0)0))                                                               0.101     1.574
| (intra 'clb' routing)                                                                                0.085     1.659
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[2] (.names at (49,40))                        0.000     1.659
| (primitive '.names' combinational delay)                                                             0.148     1.807
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names at (49,40))                       0.000     1.807
| (intra 'clb' routing)                                                                                0.000     1.807
| (OPIN:770210 side: (TOP,) (49,40,0)0))                                                               0.000     1.807
| (CHANX:1164871 L4 length:4 (49,40,0)-> (46,40,0))                                                    0.119     1.926
| (CHANY:1324547 L1 length:1 (48,40,0)-> (48,40,0))                                                    0.061     1.986
| (CHANX:1160964 L1 length:1 (49,39,0)-> (49,39,0))                                                    0.061     2.047
| (CHANY:1327468 L4 length:4 (49,40,0)-> (49,43,0))                                                    0.119     2.166
| (IPIN:770282 side: (RIGHT,) (49,40,0)0))                                                             0.101     2.267
| (intra 'clb' routing)                                                                                0.085     2.352
Current_addr[12].E[0] (dffre at (49,40))                                                     0.000     2.352
data arrival time                                                                                                2.352

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing:global net)                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
Current_addr[12].C[0] (dffre at (49,40))                                                     0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.352
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.011


#Path 42
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : Current_addr[11].E[0] (dffre at (49,41) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.994
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))                                                    0.119     1.113
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))                                                    0.119     1.232
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     1.293
| (CHANY:1324515 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     1.412
| (CHANX:1165016 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.473
| (IPIN:770238 side: (TOP,) (49,40,0)0))                                                               0.101     1.574
| (intra 'clb' routing)                                                                                0.085     1.659
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[2] (.names at (49,40))                        0.000     1.659
| (primitive '.names' combinational delay)                                                             0.148     1.807
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names at (49,40))                       0.000     1.807
| (intra 'clb' routing)                                                                                0.000     1.807
| (OPIN:770210 side: (TOP,) (49,40,0)0))                                                               0.000     1.807
| (CHANX:1164871 L4 length:4 (49,40,0)-> (46,40,0))                                                    0.119     1.926
| (CHANY:1324547 L1 length:1 (48,40,0)-> (48,40,0))                                                    0.061     1.986
| (CHANX:1160964 L1 length:1 (49,39,0)-> (49,39,0))                                                    0.061     2.047
| (CHANY:1327468 L4 length:4 (49,40,0)-> (49,43,0))                                                    0.119     2.166
| (IPIN:788046 side: (RIGHT,) (49,41,0)0))                                                             0.101     2.267
| (intra 'clb' routing)                                                                                0.085     2.352
Current_addr[11].E[0] (dffre at (49,41))                                                     0.000     2.352
data arrival time                                                                                                2.352

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing:global net)                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
Current_addr[11].C[0] (dffre at (49,41))                                                     0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.352
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.011


#Path 43
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : Current_addr[10].E[0] (dffre at (49,41) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.994
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))                                                    0.119     1.113
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))                                                    0.119     1.232
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     1.293
| (CHANY:1324515 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     1.412
| (CHANX:1165016 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.473
| (IPIN:770238 side: (TOP,) (49,40,0)0))                                                               0.101     1.574
| (intra 'clb' routing)                                                                                0.085     1.659
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[2] (.names at (49,40))                        0.000     1.659
| (primitive '.names' combinational delay)                                                             0.148     1.807
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names at (49,40))                       0.000     1.807
| (intra 'clb' routing)                                                                                0.000     1.807
| (OPIN:770210 side: (TOP,) (49,40,0)0))                                                               0.000     1.807
| (CHANX:1164871 L4 length:4 (49,40,0)-> (46,40,0))                                                    0.119     1.926
| (CHANY:1324547 L1 length:1 (48,40,0)-> (48,40,0))                                                    0.061     1.986
| (CHANX:1160964 L1 length:1 (49,39,0)-> (49,39,0))                                                    0.061     2.047
| (CHANY:1327468 L4 length:4 (49,40,0)-> (49,43,0))                                                    0.119     2.166
| (IPIN:788046 side: (RIGHT,) (49,41,0)0))                                                             0.101     2.267
| (intra 'clb' routing)                                                                                0.085     2.352
Current_addr[10].E[0] (dffre at (49,41))                                                     0.000     2.352
data arrival time                                                                                                2.352

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing:global net)                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
Current_addr[10].C[0] (dffre at (49,41))                                                     0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.352
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.011


#Path 44
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : Current_addr[9].E[0] (dffre at (49,41) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.994
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))                                                    0.119     1.113
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))                                                    0.119     1.232
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     1.293
| (CHANY:1324515 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     1.412
| (CHANX:1165016 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.473
| (IPIN:770238 side: (TOP,) (49,40,0)0))                                                               0.101     1.574
| (intra 'clb' routing)                                                                                0.085     1.659
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[2] (.names at (49,40))                        0.000     1.659
| (primitive '.names' combinational delay)                                                             0.148     1.807
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names at (49,40))                       0.000     1.807
| (intra 'clb' routing)                                                                                0.000     1.807
| (OPIN:770210 side: (TOP,) (49,40,0)0))                                                               0.000     1.807
| (CHANX:1164871 L4 length:4 (49,40,0)-> (46,40,0))                                                    0.119     1.926
| (CHANY:1324547 L1 length:1 (48,40,0)-> (48,40,0))                                                    0.061     1.986
| (CHANX:1160964 L1 length:1 (49,39,0)-> (49,39,0))                                                    0.061     2.047
| (CHANY:1327468 L4 length:4 (49,40,0)-> (49,43,0))                                                    0.119     2.166
| (IPIN:788046 side: (RIGHT,) (49,41,0)0))                                                             0.101     2.267
| (intra 'clb' routing)                                                                                0.085     2.352
Current_addr[9].E[0] (dffre at (49,41))                                                      0.000     2.352
data arrival time                                                                                                2.352

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing:global net)                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
Current_addr[9].C[0] (dffre at (49,41))                                                      0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.352
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.011


#Path 45
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : Current_addr[8].E[0] (dffre at (49,41) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.994
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))                                                    0.119     1.113
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))                                                    0.119     1.232
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     1.293
| (CHANY:1324515 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     1.412
| (CHANX:1165016 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.473
| (IPIN:770238 side: (TOP,) (49,40,0)0))                                                               0.101     1.574
| (intra 'clb' routing)                                                                                0.085     1.659
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[2] (.names at (49,40))                        0.000     1.659
| (primitive '.names' combinational delay)                                                             0.148     1.807
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names at (49,40))                       0.000     1.807
| (intra 'clb' routing)                                                                                0.000     1.807
| (OPIN:770210 side: (TOP,) (49,40,0)0))                                                               0.000     1.807
| (CHANX:1164871 L4 length:4 (49,40,0)-> (46,40,0))                                                    0.119     1.926
| (CHANY:1324547 L1 length:1 (48,40,0)-> (48,40,0))                                                    0.061     1.986
| (CHANX:1160964 L1 length:1 (49,39,0)-> (49,39,0))                                                    0.061     2.047
| (CHANY:1327468 L4 length:4 (49,40,0)-> (49,43,0))                                                    0.119     2.166
| (IPIN:788046 side: (RIGHT,) (49,41,0)0))                                                             0.101     2.267
| (intra 'clb' routing)                                                                                0.085     2.352
Current_addr[8].E[0] (dffre at (49,41))                                                      0.000     2.352
data arrival time                                                                                                2.352

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing:global net)                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
Current_addr[8].C[0] (dffre at (49,41))                                                      0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.352
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.011


#Path 46
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : Current_addr[7].E[0] (dffre at (49,41) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.994
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))                                                    0.119     1.113
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))                                                    0.119     1.232
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     1.293
| (CHANY:1324515 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     1.412
| (CHANX:1165016 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.473
| (IPIN:770238 side: (TOP,) (49,40,0)0))                                                               0.101     1.574
| (intra 'clb' routing)                                                                                0.085     1.659
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[2] (.names at (49,40))                        0.000     1.659
| (primitive '.names' combinational delay)                                                             0.148     1.807
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names at (49,40))                       0.000     1.807
| (intra 'clb' routing)                                                                                0.000     1.807
| (OPIN:770210 side: (TOP,) (49,40,0)0))                                                               0.000     1.807
| (CHANX:1164871 L4 length:4 (49,40,0)-> (46,40,0))                                                    0.119     1.926
| (CHANY:1324547 L1 length:1 (48,40,0)-> (48,40,0))                                                    0.061     1.986
| (CHANX:1160964 L1 length:1 (49,39,0)-> (49,39,0))                                                    0.061     2.047
| (CHANY:1327468 L4 length:4 (49,40,0)-> (49,43,0))                                                    0.119     2.166
| (IPIN:788046 side: (RIGHT,) (49,41,0)0))                                                             0.101     2.267
| (intra 'clb' routing)                                                                                0.085     2.352
Current_addr[7].E[0] (dffre at (49,41))                                                      0.000     2.352
data arrival time                                                                                                2.352

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing:global net)                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
Current_addr[7].C[0] (dffre at (49,41))                                                      0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.352
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.011


#Path 47
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : Current_addr[6].E[0] (dffre at (49,41) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.994
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))                                                    0.119     1.113
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))                                                    0.119     1.232
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     1.293
| (CHANY:1324515 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     1.412
| (CHANX:1165016 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.473
| (IPIN:770238 side: (TOP,) (49,40,0)0))                                                               0.101     1.574
| (intra 'clb' routing)                                                                                0.085     1.659
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[2] (.names at (49,40))                        0.000     1.659
| (primitive '.names' combinational delay)                                                             0.148     1.807
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names at (49,40))                       0.000     1.807
| (intra 'clb' routing)                                                                                0.000     1.807
| (OPIN:770210 side: (TOP,) (49,40,0)0))                                                               0.000     1.807
| (CHANX:1164871 L4 length:4 (49,40,0)-> (46,40,0))                                                    0.119     1.926
| (CHANY:1324547 L1 length:1 (48,40,0)-> (48,40,0))                                                    0.061     1.986
| (CHANX:1160964 L1 length:1 (49,39,0)-> (49,39,0))                                                    0.061     2.047
| (CHANY:1327468 L4 length:4 (49,40,0)-> (49,43,0))                                                    0.119     2.166
| (IPIN:788046 side: (RIGHT,) (49,41,0)0))                                                             0.101     2.267
| (intra 'clb' routing)                                                                                0.085     2.352
Current_addr[6].E[0] (dffre at (49,41))                                                      0.000     2.352
data arrival time                                                                                                2.352

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing:global net)                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
Current_addr[6].C[0] (dffre at (49,41))                                                      0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.352
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.011


#Path 48
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre at (49,39) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[13].D[0] (dffre at (49,40) clocked by Clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock Clk (rise edge)                                           0.000     0.000
clock source latency                                                      0.000     0.000
Clk.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing:global net)                                        0.000     0.894
| (intra 'clb' routing)                                                   0.000     0.894
ModByteWr.state_reg[2].C[0] (dffre at (49,39))                            0.000     0.894
| (primitive 'dffre' Tcq_max)                                             0.154     1.048
ModByteWr.state_reg[2].Q[0] (dffre at (49,39)) [clock-to-output]          0.000     1.048
| (intra 'clb' routing)                                                   0.000     1.048
| (OPIN:756604 side: (RIGHT,) (49,39,0)0))                                0.000     1.048
| (CHANY:1327371 L1 length:1 (49,39,0)-> (49,39,0))                       0.061     1.109
| (CHANX:1156743 L4 length:4 (49,38,0)-> (46,38,0))                       0.119     1.228
| (CHANY:1321572 L1 length:1 (47,39,0)-> (47,39,0))                       0.061     1.289
| (CHANX:1160904 L4 length:4 (48,39,0)-> (51,39,0))                       0.119     1.408
| (CHANY:1324520 L1 length:1 (48,40,0)-> (48,40,0))                       0.061     1.469
| (CHANX:1164939 L1 length:1 (48,40,0)-> (48,40,0))                       0.061     1.530
| (IPIN:770080 side: (TOP,) (48,40,0)0))                                  0.101     1.631
| (intra 'clb' routing)                                                   0.085     1.716
$abc$6648$new_new_n134__.in[1] (.names at (48,40))                        0.000     1.716
| (primitive '.names' combinational delay)                                0.099     1.815
$abc$6648$new_new_n134__.out[0] (.names at (48,40))                       0.000     1.815
| (intra 'clb' routing)                                                   0.000     1.815
| (OPIN:770059 side: (TOP,) (48,40,0)0))                                  0.000     1.815
| (CHANX:1164998 L4 length:4 (48,40,0)-> (51,40,0))                       0.119     1.934
| (IPIN:770251 side: (TOP,) (49,40,0)0))                                  0.101     2.035
| (intra 'clb' routing)                                                   0.085     2.120
$abc$2625$li13_li13.in[0] (.names at (49,40))                             0.000     2.120
| (primitive '.names' combinational delay)                                0.197     2.317
$abc$2625$li13_li13.out[0] (.names at (49,40))                            0.000     2.317
| (intra 'clb' routing)                                                   0.000     2.317
ModByteWr.Next_addr[13].D[0] (dffre at (49,40))                           0.000     2.317
data arrival time                                                                   2.317

clock Clk (rise edge)                                           2.500     2.500
clock source latency                                                      0.000     2.500
Clk.inpad[0] (.input at (51,44))                                0.000     2.500
| (intra 'io' routing)                                                    0.894     3.394
| (inter-block routing:global net)                                        0.000     3.394
| (intra 'clb' routing)                                                   0.000     3.394
ModByteWr.Next_addr[13].C[0] (dffre at (49,40))                           0.000     3.394
clock uncertainty                                                         0.000     3.394
cell setup time                                                          -0.032     3.363
data required time                                                                  3.363
-----------------------------------------------------------------------------------------
data required time                                                                  3.363
data arrival time                                                                  -2.317
-----------------------------------------------------------------------------------------
slack (MET)                                                                         1.046


#Path 49
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre at (49,39) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[12].D[0] (dffre at (49,40) clocked by Clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock Clk (rise edge)                                           0.000     0.000
clock source latency                                                      0.000     0.000
Clk.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing:global net)                                        0.000     0.894
| (intra 'clb' routing)                                                   0.000     0.894
ModByteWr.state_reg[2].C[0] (dffre at (49,39))                            0.000     0.894
| (primitive 'dffre' Tcq_max)                                             0.154     1.048
ModByteWr.state_reg[2].Q[0] (dffre at (49,39)) [clock-to-output]          0.000     1.048
| (intra 'clb' routing)                                                   0.000     1.048
| (OPIN:756604 side: (RIGHT,) (49,39,0)0))                                0.000     1.048
| (CHANY:1327371 L1 length:1 (49,39,0)-> (49,39,0))                       0.061     1.109
| (CHANX:1156743 L4 length:4 (49,38,0)-> (46,38,0))                       0.119     1.228
| (CHANY:1321572 L1 length:1 (47,39,0)-> (47,39,0))                       0.061     1.289
| (CHANX:1160904 L4 length:4 (48,39,0)-> (51,39,0))                       0.119     1.408
| (CHANY:1324520 L1 length:1 (48,40,0)-> (48,40,0))                       0.061     1.469
| (CHANX:1164939 L1 length:1 (48,40,0)-> (48,40,0))                       0.061     1.530
| (IPIN:770080 side: (TOP,) (48,40,0)0))                                  0.101     1.631
| (intra 'clb' routing)                                                   0.085     1.716
$abc$6648$new_new_n134__.in[1] (.names at (48,40))                        0.000     1.716
| (primitive '.names' combinational delay)                                0.099     1.815
$abc$6648$new_new_n134__.out[0] (.names at (48,40))                       0.000     1.815
| (intra 'clb' routing)                                                   0.000     1.815
| (OPIN:770059 side: (TOP,) (48,40,0)0))                                  0.000     1.815
| (CHANX:1164998 L4 length:4 (48,40,0)-> (51,40,0))                       0.119     1.934
| (IPIN:770251 side: (TOP,) (49,40,0)0))                                  0.101     2.035
| (intra 'clb' routing)                                                   0.085     2.120
$abc$2625$li12_li12.in[0] (.names at (49,40))                             0.000     2.120
| (primitive '.names' combinational delay)                                0.197     2.317
$abc$2625$li12_li12.out[0] (.names at (49,40))                            0.000     2.317
| (intra 'clb' routing)                                                   0.000     2.317
ModByteWr.Next_addr[12].D[0] (dffre at (49,40))                           0.000     2.317
data arrival time                                                                   2.317

clock Clk (rise edge)                                           2.500     2.500
clock source latency                                                      0.000     2.500
Clk.inpad[0] (.input at (51,44))                                0.000     2.500
| (intra 'io' routing)                                                    0.894     3.394
| (inter-block routing:global net)                                        0.000     3.394
| (intra 'clb' routing)                                                   0.000     3.394
ModByteWr.Next_addr[12].C[0] (dffre at (49,40))                           0.000     3.394
clock uncertainty                                                         0.000     3.394
cell setup time                                                          -0.032     3.363
data required time                                                                  3.363
-----------------------------------------------------------------------------------------
data required time                                                                  3.363
data arrival time                                                                  -2.317
-----------------------------------------------------------------------------------------
slack (MET)                                                                         1.046


#Path 50
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : ModStSp.mod1.SpState_reg[0].R[0] (dffre at (48,39) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.994
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))                                                    0.119     1.113
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))                                                    0.119     1.232
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     1.293
| (CHANY:1324515 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     1.412
| (CHANX:1165016 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.473
| (IPIN:770238 side: (TOP,) (49,40,0)0))                                                               0.101     1.574
| (intra 'clb' routing)                                                                                0.085     1.659
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].in[0] (.names at (49,40))                        0.000     1.659
| (primitive '.names' combinational delay)                                                             0.099     1.758
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].out[0] (.names at (49,40))                       0.000     1.758
| (intra 'clb' routing)                                                                                0.000     1.758
| (OPIN:770207 side: (TOP,) (49,40,0)0))                                                               0.000     1.758
| (CHANX:1165040 L4 length:4 (49,40,0)-> (52,40,0))                                                    0.119     1.877
| (CHANY:1333285 L1 length:1 (51,40,0)-> (51,40,0))                                                    0.061     1.938
| (CHANX:1160909 L4 length:4 (51,39,0)-> (48,39,0))                                                    0.119     2.057
| (CHANX:1160889 L1 length:1 (48,39,0)-> (48,39,0))                                                    0.061     2.118
| (IPIN:756491 side: (TOP,) (48,39,0)0))                                                               0.101     2.218
| (intra 'clb' routing)                                                                                0.085     2.304
ModStSp.mod1.SpState_reg[0].R[0] (dffre at (48,39))                                                    0.000     2.304
data arrival time                                                                                                2.304

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing:global net)                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
ModStSp.mod1.SpState_reg[0].C[0] (dffre at (48,39))                                                    0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.304
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.059


#Path 51
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : ModByteWr.state_reg[0].R[0] (dffre at (48,39) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.994
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))                                                    0.119     1.113
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))                                                    0.119     1.232
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     1.293
| (CHANY:1324515 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     1.412
| (CHANX:1165016 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.473
| (IPIN:770238 side: (TOP,) (49,40,0)0))                                                               0.101     1.574
| (intra 'clb' routing)                                                                                0.085     1.659
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].in[0] (.names at (49,40))                        0.000     1.659
| (primitive '.names' combinational delay)                                                             0.099     1.758
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].out[0] (.names at (49,40))                       0.000     1.758
| (intra 'clb' routing)                                                                                0.000     1.758
| (OPIN:770207 side: (TOP,) (49,40,0)0))                                                               0.000     1.758
| (CHANX:1165040 L4 length:4 (49,40,0)-> (52,40,0))                                                    0.119     1.877
| (CHANY:1333285 L1 length:1 (51,40,0)-> (51,40,0))                                                    0.061     1.938
| (CHANX:1160909 L4 length:4 (51,39,0)-> (48,39,0))                                                    0.119     2.057
| (CHANX:1160889 L1 length:1 (48,39,0)-> (48,39,0))                                                    0.061     2.118
| (IPIN:756491 side: (TOP,) (48,39,0)0))                                                               0.101     2.218
| (intra 'clb' routing)                                                                                0.085     2.304
ModByteWr.state_reg[0].R[0] (dffre at (48,39))                                                         0.000     2.304
data arrival time                                                                                                2.304

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing:global net)                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
ModByteWr.state_reg[0].C[0] (dffre at (48,39))                                                         0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.304
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.059


#Path 52
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : ModRW.state_reg[0].R[0] (dffre at (48,39) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.994
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))                                                    0.119     1.113
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))                                                    0.119     1.232
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     1.293
| (CHANY:1324515 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     1.412
| (CHANX:1165016 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.473
| (IPIN:770238 side: (TOP,) (49,40,0)0))                                                               0.101     1.574
| (intra 'clb' routing)                                                                                0.085     1.659
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].in[0] (.names at (49,40))                        0.000     1.659
| (primitive '.names' combinational delay)                                                             0.099     1.758
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].out[0] (.names at (49,40))                       0.000     1.758
| (intra 'clb' routing)                                                                                0.000     1.758
| (OPIN:770207 side: (TOP,) (49,40,0)0))                                                               0.000     1.758
| (CHANX:1165040 L4 length:4 (49,40,0)-> (52,40,0))                                                    0.119     1.877
| (CHANY:1333285 L1 length:1 (51,40,0)-> (51,40,0))                                                    0.061     1.938
| (CHANX:1160909 L4 length:4 (51,39,0)-> (48,39,0))                                                    0.119     2.057
| (CHANX:1160889 L1 length:1 (48,39,0)-> (48,39,0))                                                    0.061     2.118
| (IPIN:756491 side: (TOP,) (48,39,0)0))                                                               0.101     2.218
| (intra 'clb' routing)                                                                                0.085     2.304
ModRW.state_reg[0].R[0] (dffre at (48,39))                                                             0.000     2.304
data arrival time                                                                                                2.304

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing:global net)                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
ModRW.state_reg[0].C[0] (dffre at (48,39))                                                             0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.304
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.059


#Path 53
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : ModStSp.mod2.StState_reg[0].R[0] (dffre at (48,39) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.994
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))                                                    0.119     1.113
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))                                                    0.119     1.232
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     1.293
| (CHANY:1324515 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     1.412
| (CHANX:1165016 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.473
| (IPIN:770238 side: (TOP,) (49,40,0)0))                                                               0.101     1.574
| (intra 'clb' routing)                                                                                0.085     1.659
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].in[0] (.names at (49,40))                        0.000     1.659
| (primitive '.names' combinational delay)                                                             0.099     1.758
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].out[0] (.names at (49,40))                       0.000     1.758
| (intra 'clb' routing)                                                                                0.000     1.758
| (OPIN:770207 side: (TOP,) (49,40,0)0))                                                               0.000     1.758
| (CHANX:1165040 L4 length:4 (49,40,0)-> (52,40,0))                                                    0.119     1.877
| (CHANY:1333285 L1 length:1 (51,40,0)-> (51,40,0))                                                    0.061     1.938
| (CHANX:1160909 L4 length:4 (51,39,0)-> (48,39,0))                                                    0.119     2.057
| (CHANX:1160889 L1 length:1 (48,39,0)-> (48,39,0))                                                    0.061     2.118
| (IPIN:756491 side: (TOP,) (48,39,0)0))                                                               0.101     2.218
| (intra 'clb' routing)                                                                                0.085     2.304
ModStSp.mod2.StState_reg[0].R[0] (dffre at (48,39))                                                    0.000     2.304
data arrival time                                                                                                2.304

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing:global net)                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
ModStSp.mod2.StState_reg[0].C[0] (dffre at (48,39))                                                    0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.304
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.059


#Path 54
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : ModStSp.mod2.StState_reg[1].R[0] (dffre at (48,39) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.994
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))                                                    0.119     1.113
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))                                                    0.119     1.232
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     1.293
| (CHANY:1324515 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     1.412
| (CHANX:1165016 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.473
| (IPIN:770238 side: (TOP,) (49,40,0)0))                                                               0.101     1.574
| (intra 'clb' routing)                                                                                0.085     1.659
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].in[0] (.names at (49,40))                        0.000     1.659
| (primitive '.names' combinational delay)                                                             0.099     1.758
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].out[0] (.names at (49,40))                       0.000     1.758
| (intra 'clb' routing)                                                                                0.000     1.758
| (OPIN:770207 side: (TOP,) (49,40,0)0))                                                               0.000     1.758
| (CHANX:1165040 L4 length:4 (49,40,0)-> (52,40,0))                                                    0.119     1.877
| (CHANY:1333285 L1 length:1 (51,40,0)-> (51,40,0))                                                    0.061     1.938
| (CHANX:1160909 L4 length:4 (51,39,0)-> (48,39,0))                                                    0.119     2.057
| (CHANX:1160889 L1 length:1 (48,39,0)-> (48,39,0))                                                    0.061     2.118
| (IPIN:756491 side: (TOP,) (48,39,0)0))                                                               0.101     2.218
| (intra 'clb' routing)                                                                                0.085     2.304
ModStSp.mod2.StState_reg[1].R[0] (dffre at (48,39))                                                    0.000     2.304
data arrival time                                                                                                2.304

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing:global net)                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
ModStSp.mod2.StState_reg[1].C[0] (dffre at (48,39))                                                    0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.304
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.059


#Path 55
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : Dout[1].E[0] (dffre at (45,38) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.994
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))                                                    0.119     1.113
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))                                                    0.119     1.232
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     1.293
| (CHANY:1324515 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     1.412
| (CHANX:1160891 L1 length:1 (48,39,0)-> (48,39,0))                                                    0.061     1.473
| (IPIN:756476 side: (TOP,) (48,39,0)0))                                                               0.101     1.574
| (intra 'clb' routing)                                                                                0.085     1.659
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.in[3] (.names at (48,39))                        0.000     1.659
| (primitive '.names' combinational delay)                                                             0.218     1.877
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.out[0] (.names at (48,39))                       0.000     1.877
| (intra 'clb' routing)                                                                                0.000     1.877
| (OPIN:756440 side: (TOP,) (48,39,0)0))                                                               0.000     1.877
| (CHANX:1160729 L4 length:4 (48,39,0)-> (45,39,0))                                                    0.119     1.996
| (CHANY:1315581 L4 length:4 (45,39,0)-> (45,36,0))                                                    0.119     2.115
| (IPIN:741348 side: (RIGHT,) (45,38,0)0))                                                             0.101     2.215
| (intra 'clb' routing)                                                                                0.085     2.301
Dout[1].E[0] (dffre at (45,38))                                                              0.000     2.301
data arrival time                                                                                                2.301

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing:global net)                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
Dout[1].C[0] (dffre at (45,38))                                                              0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.301
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.062


#Path 56
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : Dout[0].E[0] (dffre at (45,38) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.994
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))                                                    0.119     1.113
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))                                                    0.119     1.232
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     1.293
| (CHANY:1324515 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     1.412
| (CHANX:1160891 L1 length:1 (48,39,0)-> (48,39,0))                                                    0.061     1.473
| (IPIN:756476 side: (TOP,) (48,39,0)0))                                                               0.101     1.574
| (intra 'clb' routing)                                                                                0.085     1.659
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.in[3] (.names at (48,39))                        0.000     1.659
| (primitive '.names' combinational delay)                                                             0.218     1.877
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.out[0] (.names at (48,39))                       0.000     1.877
| (intra 'clb' routing)                                                                                0.000     1.877
| (OPIN:756440 side: (TOP,) (48,39,0)0))                                                               0.000     1.877
| (CHANX:1160729 L4 length:4 (48,39,0)-> (45,39,0))                                                    0.119     1.996
| (CHANY:1315581 L4 length:4 (45,39,0)-> (45,36,0))                                                    0.119     2.115
| (IPIN:741348 side: (RIGHT,) (45,38,0)0))                                                             0.101     2.215
| (intra 'clb' routing)                                                                                0.085     2.301
Dout[0].E[0] (dffre at (45,38))                                                              0.000     2.301
data arrival time                                                                                                2.301

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing:global net)                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
Dout[0].C[0] (dffre at (45,38))                                                              0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.301
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.062


#Path 57
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : Dout[2].E[0] (dffre at (45,38) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.994
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))                                                    0.119     1.113
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))                                                    0.119     1.232
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     1.293
| (CHANY:1324515 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     1.412
| (CHANX:1160891 L1 length:1 (48,39,0)-> (48,39,0))                                                    0.061     1.473
| (IPIN:756476 side: (TOP,) (48,39,0)0))                                                               0.101     1.574
| (intra 'clb' routing)                                                                                0.085     1.659
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.in[3] (.names at (48,39))                        0.000     1.659
| (primitive '.names' combinational delay)                                                             0.218     1.877
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.out[0] (.names at (48,39))                       0.000     1.877
| (intra 'clb' routing)                                                                                0.000     1.877
| (OPIN:756440 side: (TOP,) (48,39,0)0))                                                               0.000     1.877
| (CHANX:1160729 L4 length:4 (48,39,0)-> (45,39,0))                                                    0.119     1.996
| (CHANY:1315581 L4 length:4 (45,39,0)-> (45,36,0))                                                    0.119     2.115
| (IPIN:741348 side: (RIGHT,) (45,38,0)0))                                                             0.101     2.215
| (intra 'clb' routing)                                                                                0.085     2.301
Dout[2].E[0] (dffre at (45,38))                                                              0.000     2.301
data arrival time                                                                                                2.301

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing:global net)                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
Dout[2].C[0] (dffre at (45,38))                                                              0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.301
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.062


#Path 58
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : Dout[3].E[0] (dffre at (45,38) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.994
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))                                                    0.119     1.113
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))                                                    0.119     1.232
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     1.293
| (CHANY:1324515 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     1.412
| (CHANX:1160891 L1 length:1 (48,39,0)-> (48,39,0))                                                    0.061     1.473
| (IPIN:756476 side: (TOP,) (48,39,0)0))                                                               0.101     1.574
| (intra 'clb' routing)                                                                                0.085     1.659
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.in[3] (.names at (48,39))                        0.000     1.659
| (primitive '.names' combinational delay)                                                             0.218     1.877
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.out[0] (.names at (48,39))                       0.000     1.877
| (intra 'clb' routing)                                                                                0.000     1.877
| (OPIN:756440 side: (TOP,) (48,39,0)0))                                                               0.000     1.877
| (CHANX:1160729 L4 length:4 (48,39,0)-> (45,39,0))                                                    0.119     1.996
| (CHANY:1315581 L4 length:4 (45,39,0)-> (45,36,0))                                                    0.119     2.115
| (IPIN:741348 side: (RIGHT,) (45,38,0)0))                                                             0.101     2.215
| (intra 'clb' routing)                                                                                0.085     2.301
Dout[3].E[0] (dffre at (45,38))                                                              0.000     2.301
data arrival time                                                                                                2.301

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing:global net)                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
Dout[3].C[0] (dffre at (45,38))                                                              0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.301
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.062


#Path 59
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : Dout[4].E[0] (dffre at (45,38) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.994
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))                                                    0.119     1.113
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))                                                    0.119     1.232
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     1.293
| (CHANY:1324515 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     1.412
| (CHANX:1160891 L1 length:1 (48,39,0)-> (48,39,0))                                                    0.061     1.473
| (IPIN:756476 side: (TOP,) (48,39,0)0))                                                               0.101     1.574
| (intra 'clb' routing)                                                                                0.085     1.659
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.in[3] (.names at (48,39))                        0.000     1.659
| (primitive '.names' combinational delay)                                                             0.218     1.877
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.out[0] (.names at (48,39))                       0.000     1.877
| (intra 'clb' routing)                                                                                0.000     1.877
| (OPIN:756440 side: (TOP,) (48,39,0)0))                                                               0.000     1.877
| (CHANX:1160729 L4 length:4 (48,39,0)-> (45,39,0))                                                    0.119     1.996
| (CHANY:1315581 L4 length:4 (45,39,0)-> (45,36,0))                                                    0.119     2.115
| (IPIN:741348 side: (RIGHT,) (45,38,0)0))                                                             0.101     2.215
| (intra 'clb' routing)                                                                                0.085     2.301
Dout[4].E[0] (dffre at (45,38))                                                              0.000     2.301
data arrival time                                                                                                2.301

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing:global net)                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
Dout[4].C[0] (dffre at (45,38))                                                              0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.301
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.062


#Path 60
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : Dout[5].E[0] (dffre at (45,38) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.994
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))                                                    0.119     1.113
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))                                                    0.119     1.232
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     1.293
| (CHANY:1324515 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     1.412
| (CHANX:1160891 L1 length:1 (48,39,0)-> (48,39,0))                                                    0.061     1.473
| (IPIN:756476 side: (TOP,) (48,39,0)0))                                                               0.101     1.574
| (intra 'clb' routing)                                                                                0.085     1.659
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.in[3] (.names at (48,39))                        0.000     1.659
| (primitive '.names' combinational delay)                                                             0.218     1.877
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.out[0] (.names at (48,39))                       0.000     1.877
| (intra 'clb' routing)                                                                                0.000     1.877
| (OPIN:756440 side: (TOP,) (48,39,0)0))                                                               0.000     1.877
| (CHANX:1160729 L4 length:4 (48,39,0)-> (45,39,0))                                                    0.119     1.996
| (CHANY:1315581 L4 length:4 (45,39,0)-> (45,36,0))                                                    0.119     2.115
| (IPIN:741348 side: (RIGHT,) (45,38,0)0))                                                             0.101     2.215
| (intra 'clb' routing)                                                                                0.085     2.301
Dout[5].E[0] (dffre at (45,38))                                                              0.000     2.301
data arrival time                                                                                                2.301

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing:global net)                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
Dout[5].C[0] (dffre at (45,38))                                                              0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.301
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.062


#Path 61
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : Dout[6].E[0] (dffre at (45,38) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.994
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))                                                    0.119     1.113
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))                                                    0.119     1.232
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     1.293
| (CHANY:1324515 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     1.412
| (CHANX:1160891 L1 length:1 (48,39,0)-> (48,39,0))                                                    0.061     1.473
| (IPIN:756476 side: (TOP,) (48,39,0)0))                                                               0.101     1.574
| (intra 'clb' routing)                                                                                0.085     1.659
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.in[3] (.names at (48,39))                        0.000     1.659
| (primitive '.names' combinational delay)                                                             0.218     1.877
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.out[0] (.names at (48,39))                       0.000     1.877
| (intra 'clb' routing)                                                                                0.000     1.877
| (OPIN:756440 side: (TOP,) (48,39,0)0))                                                               0.000     1.877
| (CHANX:1160729 L4 length:4 (48,39,0)-> (45,39,0))                                                    0.119     1.996
| (CHANY:1315581 L4 length:4 (45,39,0)-> (45,36,0))                                                    0.119     2.115
| (IPIN:741348 side: (RIGHT,) (45,38,0)0))                                                             0.101     2.215
| (intra 'clb' routing)                                                                                0.085     2.301
Dout[6].E[0] (dffre at (45,38))                                                              0.000     2.301
data arrival time                                                                                                2.301

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing:global net)                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
Dout[6].C[0] (dffre at (45,38))                                                              0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.301
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.062


#Path 62
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : Dout[7].E[0] (dffre at (45,38) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.994
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))                                                    0.119     1.113
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))                                                    0.119     1.232
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     1.293
| (CHANY:1324515 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     1.412
| (CHANX:1160891 L1 length:1 (48,39,0)-> (48,39,0))                                                    0.061     1.473
| (IPIN:756476 side: (TOP,) (48,39,0)0))                                                               0.101     1.574
| (intra 'clb' routing)                                                                                0.085     1.659
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.in[3] (.names at (48,39))                        0.000     1.659
| (primitive '.names' combinational delay)                                                             0.218     1.877
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.out[0] (.names at (48,39))                       0.000     1.877
| (intra 'clb' routing)                                                                                0.000     1.877
| (OPIN:756440 side: (TOP,) (48,39,0)0))                                                               0.000     1.877
| (CHANX:1160729 L4 length:4 (48,39,0)-> (45,39,0))                                                    0.119     1.996
| (CHANY:1315581 L4 length:4 (45,39,0)-> (45,36,0))                                                    0.119     2.115
| (IPIN:741348 side: (RIGHT,) (45,38,0)0))                                                             0.101     2.215
| (intra 'clb' routing)                                                                                0.085     2.301
Dout[7].E[0] (dffre at (45,38))                                                              0.000     2.301
data arrival time                                                                                                2.301

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing:global net)                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
Dout[7].C[0] (dffre at (45,38))                                                              0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.301
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.062


#Path 63
Startpoint: Current_addr[1].Q[0] (dffre at (48,40) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[6].D[0] (dffre at (48,40) clocked by Clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock Clk (rise edge)                                           0.000     0.000
clock source latency                                                      0.000     0.000
Clk.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing:global net)                                        0.000     0.894
| (intra 'clb' routing)                                                   0.000     0.894
Current_addr[1].C[0] (dffre at (48,40))                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                             0.154     1.048
Current_addr[1].Q[0] (dffre at (48,40)) [clock-to-output]       0.000     1.048
| (intra 'clb' routing)                                                   0.000     1.048
| (OPIN:770062 side: (TOP,) (48,40,0)0))                                  0.000     1.048
| (CHANX:1164972 L4 length:4 (48,40,0)-> (51,40,0))                       0.119     1.167
| (CHANX:1165012 L1 length:1 (49,40,0)-> (49,40,0))                       0.061     1.228
| (IPIN:770236 side: (TOP,) (49,40,0)0))                                  0.101     1.329
| (intra 'clb' routing)                                                   0.085     1.414
$abc$6648$new_new_n174__.in[0] (.names at (49,40))                       -0.000     1.414
| (primitive '.names' combinational delay)                                0.173     1.587
$abc$6648$new_new_n174__.out[0] (.names at (49,40))                       0.000     1.587
| (intra 'clb' routing)                                                   0.000     1.587
| (OPIN:770220 side: (RIGHT,) (49,40,0)0))                                0.000     1.587
| (CHANY:1327443 L1 length:1 (49,40,0)-> (49,40,0))                       0.061     1.647
| (CHANX:1160799 L4 length:4 (49,39,0)-> (46,39,0))                       0.119     1.766
| (CHANY:1324522 L1 length:1 (48,40,0)-> (48,40,0))                       0.061     1.827
| (CHANX:1164941 L1 length:1 (48,40,0)-> (48,40,0))                       0.061     1.888
| (IPIN:770081 side: (TOP,) (48,40,0)0))                                  0.101     1.989
| (intra 'clb' routing)                                                   0.085     2.074
$abc$2625$li06_li06.in[1] (.names at (48,40))                             0.000     2.074
| (primitive '.names' combinational delay)                                0.218     2.292
$abc$2625$li06_li06.out[0] (.names at (48,40))                            0.000     2.292
| (intra 'clb' routing)                                                   0.000     2.292
ModByteWr.Next_addr[6].D[0] (dffre at (48,40))                            0.000     2.292
data arrival time                                                                   2.292

clock Clk (rise edge)                                           2.500     2.500
clock source latency                                                      0.000     2.500
Clk.inpad[0] (.input at (51,44))                                0.000     2.500
| (intra 'io' routing)                                                    0.894     3.394
| (inter-block routing:global net)                                        0.000     3.394
| (intra 'clb' routing)                                                   0.000     3.394
ModByteWr.Next_addr[6].C[0] (dffre at (48,40))                            0.000     3.394
clock uncertainty                                                         0.000     3.394
cell setup time                                                          -0.032     3.363
data required time                                                                  3.363
-----------------------------------------------------------------------------------------
data required time                                                                  3.363
data arrival time                                                                  -2.292
-----------------------------------------------------------------------------------------
slack (MET)                                                                         1.071


#Path 64
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre at (49,39) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[5].D[0] (dffre at (48,40) clocked by Clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock Clk (rise edge)                                           0.000     0.000
clock source latency                                                      0.000     0.000
Clk.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing:global net)                                        0.000     0.894
| (intra 'clb' routing)                                                   0.000     0.894
ModByteWr.state_reg[2].C[0] (dffre at (49,39))                            0.000     0.894
| (primitive 'dffre' Tcq_max)                                             0.154     1.048
ModByteWr.state_reg[2].Q[0] (dffre at (49,39)) [clock-to-output]          0.000     1.048
| (intra 'clb' routing)                                                   0.000     1.048
| (OPIN:756604 side: (RIGHT,) (49,39,0)0))                                0.000     1.048
| (CHANY:1327371 L1 length:1 (49,39,0)-> (49,39,0))                       0.061     1.109
| (CHANX:1156743 L4 length:4 (49,38,0)-> (46,38,0))                       0.119     1.228
| (CHANY:1321572 L1 length:1 (47,39,0)-> (47,39,0))                       0.061     1.289
| (CHANX:1160904 L4 length:4 (48,39,0)-> (51,39,0))                       0.119     1.408
| (CHANY:1324520 L1 length:1 (48,40,0)-> (48,40,0))                       0.061     1.469
| (CHANX:1164939 L1 length:1 (48,40,0)-> (48,40,0))                       0.061     1.530
| (IPIN:770080 side: (TOP,) (48,40,0)0))                                  0.101     1.631
| (intra 'clb' routing)                                                   0.085     1.716
$abc$6648$new_new_n134__.in[1] (.names at (48,40))                        0.000     1.716
| (primitive '.names' combinational delay)                                0.099     1.815
$abc$6648$new_new_n134__.out[0] (.names at (48,40))                       0.000     1.815
| (intra 'clb' routing)                                                   0.000     1.815
| (OPIN:770059 side: (TOP,) (48,40,0)0))                                  0.000     1.815
| (CHANX:1164998 L4 length:4 (48,40,0)-> (51,40,0))                       0.119     1.934
| (IPIN:770091 side: (TOP,) (48,40,0)0))                                  0.101     2.035
| (intra 'clb' routing)                                                   0.085     2.120
$abc$2625$li05_li05.in[0] (.names at (48,40))                             0.000     2.120
| (primitive '.names' combinational delay)                                0.136     2.255
$abc$2625$li05_li05.out[0] (.names at (48,40))                            0.000     2.255
| (intra 'clb' routing)                                                   0.000     2.255
ModByteWr.Next_addr[5].D[0] (dffre at (48,40))                            0.000     2.255
data arrival time                                                                   2.255

clock Clk (rise edge)                                           2.500     2.500
clock source latency                                                      0.000     2.500
Clk.inpad[0] (.input at (51,44))                                0.000     2.500
| (intra 'io' routing)                                                    0.894     3.394
| (inter-block routing:global net)                                        0.000     3.394
| (intra 'clb' routing)                                                   0.000     3.394
ModByteWr.Next_addr[5].C[0] (dffre at (48,40))                            0.000     3.394
clock uncertainty                                                         0.000     3.394
cell setup time                                                          -0.032     3.363
data required time                                                                  3.363
-----------------------------------------------------------------------------------------
data required time                                                                  3.363
data arrival time                                                                  -2.255
-----------------------------------------------------------------------------------------
slack (MET)                                                                         1.108


#Path 65
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : ModStSp.mod1.SpState_reg[1].R[0] (dffre at (49,39) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.994
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))                                                    0.119     1.113
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))                                                    0.119     1.232
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     1.293
| (CHANY:1324515 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     1.412
| (CHANX:1165016 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.473
| (IPIN:770238 side: (TOP,) (49,40,0)0))                                                               0.101     1.574
| (intra 'clb' routing)                                                                                0.085     1.659
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].in[0] (.names at (49,40))                        0.000     1.659
| (primitive '.names' combinational delay)                                                             0.099     1.758
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].out[0] (.names at (49,40))                       0.000     1.758
| (intra 'clb' routing)                                                                                0.000     1.758
| (OPIN:770207 side: (TOP,) (49,40,0)0))                                                               0.000     1.758
| (CHANX:1165040 L4 length:4 (49,40,0)-> (52,40,0))                                                    0.119     1.877
| (CHANY:1333285 L1 length:1 (51,40,0)-> (51,40,0))                                                    0.061     1.938
| (CHANX:1160909 L4 length:4 (51,39,0)-> (48,39,0))                                                    0.119     2.057
| (IPIN:756644 side: (TOP,) (49,39,0)0))                                                               0.101     2.157
| (intra 'clb' routing)                                                                                0.085     2.243
ModStSp.mod1.SpState_reg[1].R[0] (dffre at (49,39))                                                    0.000     2.243
data arrival time                                                                                                2.243

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing:global net)                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
ModStSp.mod1.SpState_reg[1].C[0] (dffre at (49,39))                                                    0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.243
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.120


#Path 66
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : ModByteWr.state_reg[2].R[0] (dffre at (49,39) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.994
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))                                                    0.119     1.113
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))                                                    0.119     1.232
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     1.293
| (CHANY:1324515 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     1.412
| (CHANX:1165016 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.473
| (IPIN:770238 side: (TOP,) (49,40,0)0))                                                               0.101     1.574
| (intra 'clb' routing)                                                                                0.085     1.659
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].in[0] (.names at (49,40))                        0.000     1.659
| (primitive '.names' combinational delay)                                                             0.099     1.758
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].out[0] (.names at (49,40))                       0.000     1.758
| (intra 'clb' routing)                                                                                0.000     1.758
| (OPIN:770207 side: (TOP,) (49,40,0)0))                                                               0.000     1.758
| (CHANX:1165040 L4 length:4 (49,40,0)-> (52,40,0))                                                    0.119     1.877
| (CHANY:1333285 L1 length:1 (51,40,0)-> (51,40,0))                                                    0.061     1.938
| (CHANX:1160909 L4 length:4 (51,39,0)-> (48,39,0))                                                    0.119     2.057
| (IPIN:756644 side: (TOP,) (49,39,0)0))                                                               0.101     2.157
| (intra 'clb' routing)                                                                                0.085     2.243
ModByteWr.state_reg[2].R[0] (dffre at (49,39))                                                         0.000     2.243
data arrival time                                                                                                2.243

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing:global net)                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
ModByteWr.state_reg[2].C[0] (dffre at (49,39))                                                         0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.243
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.120


#Path 67
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : ModByteWr.state_reg[1].R[0] (dffre at (49,39) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.994
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))                                                    0.119     1.113
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))                                                    0.119     1.232
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     1.293
| (CHANY:1324515 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     1.412
| (CHANX:1165016 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.473
| (IPIN:770238 side: (TOP,) (49,40,0)0))                                                               0.101     1.574
| (intra 'clb' routing)                                                                                0.085     1.659
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].in[0] (.names at (49,40))                        0.000     1.659
| (primitive '.names' combinational delay)                                                             0.099     1.758
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].out[0] (.names at (49,40))                       0.000     1.758
| (intra 'clb' routing)                                                                                0.000     1.758
| (OPIN:770207 side: (TOP,) (49,40,0)0))                                                               0.000     1.758
| (CHANX:1165040 L4 length:4 (49,40,0)-> (52,40,0))                                                    0.119     1.877
| (CHANY:1333285 L1 length:1 (51,40,0)-> (51,40,0))                                                    0.061     1.938
| (CHANX:1160909 L4 length:4 (51,39,0)-> (48,39,0))                                                    0.119     2.057
| (IPIN:756644 side: (TOP,) (49,39,0)0))                                                               0.101     2.157
| (intra 'clb' routing)                                                                                0.085     2.243
ModByteWr.state_reg[1].R[0] (dffre at (49,39))                                                         0.000     2.243
data arrival time                                                                                                2.243

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing:global net)                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
ModByteWr.state_reg[1].C[0] (dffre at (49,39))                                                         0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.243
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.120


#Path 68
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre at (49,39) clocked by Clk)
Endpoint  : ModByteWr.RstByteRdy.E[0] (dffre at (45,37) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
Clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing:global net)                                                                     0.000     0.894
| (intra 'clb' routing)                                                                                0.000     0.894
ModByteWr.state_reg[2].C[0] (dffre at (49,39))                                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.048
ModByteWr.state_reg[2].Q[0] (dffre at (49,39)) [clock-to-output]                                       0.000     1.048
| (intra 'clb' routing)                                                                                0.000     1.048
| (OPIN:756604 side: (RIGHT,) (49,39,0)0))                                                             0.000     1.048
| (CHANY:1327402 L4 length:4 (49,39,0)-> (49,42,0))                                                    0.119     1.167
| (CHANX:1165009 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.228
| (IPIN:770234 side: (TOP,) (49,40,0)0))                                                               0.101     1.329
| (intra 'clb' routing)                                                                                0.085     1.414
$abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451.in[0] (.names at (49,40))                       -0.000     1.414
| (primitive '.names' combinational delay)                                                             0.218     1.632
$abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451.out[0] (.names at (49,40))                       0.000     1.632
| (intra 'clb' routing)                                                                                0.000     1.632
| (OPIN:770225 side: (RIGHT,) (49,40,0)0))                                                             0.000     1.632
| (CHANY:1327277 L4 length:4 (49,40,0)-> (49,37,0))                                                    0.119     1.751
| (CHANY:1327319 L1 length:1 (49,38,0)-> (49,38,0))                                                    0.061     1.812
| (CHANX:1152667 L4 length:4 (49,37,0)-> (46,37,0))                                                    0.119     1.931
| (CHANX:1152545 L4 length:4 (47,37,0)-> (44,37,0))                                                    0.119     2.050
| (IPIN:723935 side: (TOP,) (45,37,0)0))                                                               0.101     2.150
| (intra 'clb' routing)                                                                                0.085     2.236
ModByteWr.RstByteRdy.E[0] (dffre at (45,37))                                                          -0.000     2.236
data arrival time                                                                                                2.236

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing:global net)                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
ModByteWr.RstByteRdy.C[0] (dffre at (45,37))                                                           0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.236
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.127


#Path 69
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[4].E[0] (dffre at (48,40) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.994
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))                                                    0.119     1.113
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))                                                    0.119     1.232
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     1.293
| (CHANY:1324515 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     1.412
| (CHANX:1165016 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.473
| (IPIN:770238 side: (TOP,) (49,40,0)0))                                                               0.101     1.574
| (intra 'clb' routing)                                                                                0.085     1.659
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[3] (.names at (49,40))                        0.000     1.659
| (primitive '.names' combinational delay)                                                             0.148     1.807
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names at (49,40))                       0.000     1.807
| (intra 'clb' routing)                                                                                0.000     1.807
| (OPIN:770222 side: (RIGHT,) (49,40,0)0))                                                             0.000     1.807
| (CHANY:1327446 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.868
| (CHANX:1165017 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.929
| (CHANY:1324373 L4 length:4 (48,40,0)-> (48,37,0))                                                    0.119     2.047
| (IPIN:770131 side: (RIGHT,) (48,40,0)0))                                                             0.101     2.148
| (intra 'clb' routing)                                                                                0.085     2.233
ModByteWr.Next_addr[4].E[0] (dffre at (48,40))                                                         0.000     2.233
data arrival time                                                                                                2.233

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing:global net)                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
ModByteWr.Next_addr[4].C[0] (dffre at (48,40))                                                         0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.233
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.130


#Path 70
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[0].E[0] (dffre at (48,40) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.994
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))                                                    0.119     1.113
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))                                                    0.119     1.232
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     1.293
| (CHANY:1324515 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     1.412
| (CHANX:1165016 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.473
| (IPIN:770238 side: (TOP,) (49,40,0)0))                                                               0.101     1.574
| (intra 'clb' routing)                                                                                0.085     1.659
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[3] (.names at (49,40))                        0.000     1.659
| (primitive '.names' combinational delay)                                                             0.148     1.807
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names at (49,40))                       0.000     1.807
| (intra 'clb' routing)                                                                                0.000     1.807
| (OPIN:770222 side: (RIGHT,) (49,40,0)0))                                                             0.000     1.807
| (CHANY:1327446 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.868
| (CHANX:1165017 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.929
| (CHANY:1324373 L4 length:4 (48,40,0)-> (48,37,0))                                                    0.119     2.047
| (IPIN:770131 side: (RIGHT,) (48,40,0)0))                                                             0.101     2.148
| (intra 'clb' routing)                                                                                0.085     2.233
ModByteWr.Next_addr[0].E[0] (dffre at (48,40))                                                         0.000     2.233
data arrival time                                                                                                2.233

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing:global net)                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
ModByteWr.Next_addr[0].C[0] (dffre at (48,40))                                                         0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.233
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.130


#Path 71
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[1].E[0] (dffre at (48,40) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.994
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))                                                    0.119     1.113
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))                                                    0.119     1.232
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     1.293
| (CHANY:1324515 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     1.412
| (CHANX:1165016 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.473
| (IPIN:770238 side: (TOP,) (49,40,0)0))                                                               0.101     1.574
| (intra 'clb' routing)                                                                                0.085     1.659
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[3] (.names at (49,40))                        0.000     1.659
| (primitive '.names' combinational delay)                                                             0.148     1.807
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names at (49,40))                       0.000     1.807
| (intra 'clb' routing)                                                                                0.000     1.807
| (OPIN:770222 side: (RIGHT,) (49,40,0)0))                                                             0.000     1.807
| (CHANY:1327446 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.868
| (CHANX:1165017 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.929
| (CHANY:1324373 L4 length:4 (48,40,0)-> (48,37,0))                                                    0.119     2.047
| (IPIN:770131 side: (RIGHT,) (48,40,0)0))                                                             0.101     2.148
| (intra 'clb' routing)                                                                                0.085     2.233
ModByteWr.Next_addr[1].E[0] (dffre at (48,40))                                                         0.000     2.233
data arrival time                                                                                                2.233

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing:global net)                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
ModByteWr.Next_addr[1].C[0] (dffre at (48,40))                                                         0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.233
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.130


#Path 72
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[2].E[0] (dffre at (48,39) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.994
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))                                                    0.119     1.113
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))                                                    0.119     1.232
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     1.293
| (CHANY:1324515 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     1.412
| (CHANX:1165016 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.473
| (IPIN:770238 side: (TOP,) (49,40,0)0))                                                               0.101     1.574
| (intra 'clb' routing)                                                                                0.085     1.659
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[3] (.names at (49,40))                        0.000     1.659
| (primitive '.names' combinational delay)                                                             0.148     1.807
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names at (49,40))                       0.000     1.807
| (intra 'clb' routing)                                                                                0.000     1.807
| (OPIN:770222 side: (RIGHT,) (49,40,0)0))                                                             0.000     1.807
| (CHANY:1327446 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.868
| (CHANX:1165017 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.929
| (CHANY:1324373 L4 length:4 (48,40,0)-> (48,37,0))                                                    0.119     2.047
| (IPIN:756520 side: (RIGHT,) (48,39,0)0))                                                             0.101     2.148
| (intra 'clb' routing)                                                                                0.085     2.233
ModByteWr.Next_addr[2].E[0] (dffre at (48,39))                                                         0.000     2.233
data arrival time                                                                                                2.233

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing:global net)                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
ModByteWr.Next_addr[2].C[0] (dffre at (48,39))                                                         0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.233
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.130


#Path 73
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[3].E[0] (dffre at (48,40) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.994
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))                                                    0.119     1.113
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))                                                    0.119     1.232
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     1.293
| (CHANY:1324515 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     1.412
| (CHANX:1165016 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.473
| (IPIN:770238 side: (TOP,) (49,40,0)0))                                                               0.101     1.574
| (intra 'clb' routing)                                                                                0.085     1.659
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[3] (.names at (49,40))                        0.000     1.659
| (primitive '.names' combinational delay)                                                             0.148     1.807
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names at (49,40))                       0.000     1.807
| (intra 'clb' routing)                                                                                0.000     1.807
| (OPIN:770222 side: (RIGHT,) (49,40,0)0))                                                             0.000     1.807
| (CHANY:1327446 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.868
| (CHANX:1165017 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.929
| (CHANY:1324373 L4 length:4 (48,40,0)-> (48,37,0))                                                    0.119     2.047
| (IPIN:770131 side: (RIGHT,) (48,40,0)0))                                                             0.101     2.148
| (intra 'clb' routing)                                                                                0.085     2.233
ModByteWr.Next_addr[3].E[0] (dffre at (48,40))                                                         0.000     2.233
data arrival time                                                                                                2.233

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing:global net)                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
ModByteWr.Next_addr[3].C[0] (dffre at (48,40))                                                         0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.233
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.130


#Path 74
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[5].E[0] (dffre at (48,40) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.994
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))                                                    0.119     1.113
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))                                                    0.119     1.232
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     1.293
| (CHANY:1324515 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     1.412
| (CHANX:1165016 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.473
| (IPIN:770238 side: (TOP,) (49,40,0)0))                                                               0.101     1.574
| (intra 'clb' routing)                                                                                0.085     1.659
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[3] (.names at (49,40))                        0.000     1.659
| (primitive '.names' combinational delay)                                                             0.148     1.807
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names at (49,40))                       0.000     1.807
| (intra 'clb' routing)                                                                                0.000     1.807
| (OPIN:770222 side: (RIGHT,) (49,40,0)0))                                                             0.000     1.807
| (CHANY:1327446 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.868
| (CHANX:1165017 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.929
| (CHANY:1324373 L4 length:4 (48,40,0)-> (48,37,0))                                                    0.119     2.047
| (IPIN:770131 side: (RIGHT,) (48,40,0)0))                                                             0.101     2.148
| (intra 'clb' routing)                                                                                0.085     2.233
ModByteWr.Next_addr[5].E[0] (dffre at (48,40))                                                         0.000     2.233
data arrival time                                                                                                2.233

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing:global net)                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
ModByteWr.Next_addr[5].C[0] (dffre at (48,40))                                                         0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.233
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.130


#Path 75
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[6].E[0] (dffre at (48,40) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.994
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))                                                    0.119     1.113
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))                                                    0.119     1.232
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     1.293
| (CHANY:1324515 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     1.412
| (CHANX:1165016 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.473
| (IPIN:770238 side: (TOP,) (49,40,0)0))                                                               0.101     1.574
| (intra 'clb' routing)                                                                                0.085     1.659
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[3] (.names at (49,40))                        0.000     1.659
| (primitive '.names' combinational delay)                                                             0.148     1.807
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names at (49,40))                       0.000     1.807
| (intra 'clb' routing)                                                                                0.000     1.807
| (OPIN:770222 side: (RIGHT,) (49,40,0)0))                                                             0.000     1.807
| (CHANY:1327446 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.868
| (CHANX:1165017 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.929
| (CHANY:1324373 L4 length:4 (48,40,0)-> (48,37,0))                                                    0.119     2.047
| (IPIN:770131 side: (RIGHT,) (48,40,0)0))                                                             0.101     2.148
| (intra 'clb' routing)                                                                                0.085     2.233
ModByteWr.Next_addr[6].E[0] (dffre at (48,40))                                                         0.000     2.233
data arrival time                                                                                                2.233

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing:global net)                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
ModByteWr.Next_addr[6].C[0] (dffre at (48,40))                                                         0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.233
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.130


#Path 76
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[10].E[0] (dffre at (49,41) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.994
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))                                                    0.119     1.113
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))                                                    0.119     1.232
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     1.293
| (CHANY:1324515 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     1.412
| (CHANX:1165016 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.473
| (IPIN:770238 side: (TOP,) (49,40,0)0))                                                               0.101     1.574
| (intra 'clb' routing)                                                                                0.085     1.659
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[3] (.names at (49,40))                        0.000     1.659
| (primitive '.names' combinational delay)                                                             0.148     1.807
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names at (49,40))                       0.000     1.807
| (intra 'clb' routing)                                                                                0.000     1.807
| (OPIN:770222 side: (RIGHT,) (49,40,0)0))                                                             0.000     1.807
| (CHANY:1327478 L4 length:4 (49,40,0)-> (49,43,0))                                                    0.119     1.926
| (CHANX:1168917 L4 length:4 (49,41,0)-> (46,41,0))                                                    0.119     2.044
| (IPIN:788017 side: (TOP,) (49,41,0)0))                                                               0.101     2.145
| (intra 'clb' routing)                                                                                0.085     2.230
ModByteWr.Next_addr[10].E[0] (dffre at (49,41))                                                        0.000     2.230
data arrival time                                                                                                2.230

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing:global net)                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
ModByteWr.Next_addr[10].C[0] (dffre at (49,41))                                                        0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.230
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.133


#Path 77
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[11].E[0] (dffre at (49,41) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.994
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))                                                    0.119     1.113
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))                                                    0.119     1.232
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     1.293
| (CHANY:1324515 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     1.412
| (CHANX:1165016 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.473
| (IPIN:770238 side: (TOP,) (49,40,0)0))                                                               0.101     1.574
| (intra 'clb' routing)                                                                                0.085     1.659
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[3] (.names at (49,40))                        0.000     1.659
| (primitive '.names' combinational delay)                                                             0.148     1.807
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names at (49,40))                       0.000     1.807
| (intra 'clb' routing)                                                                                0.000     1.807
| (OPIN:770222 side: (RIGHT,) (49,40,0)0))                                                             0.000     1.807
| (CHANY:1327478 L4 length:4 (49,40,0)-> (49,43,0))                                                    0.119     1.926
| (CHANX:1168917 L4 length:4 (49,41,0)-> (46,41,0))                                                    0.119     2.044
| (IPIN:788017 side: (TOP,) (49,41,0)0))                                                               0.101     2.145
| (intra 'clb' routing)                                                                                0.085     2.230
ModByteWr.Next_addr[11].E[0] (dffre at (49,41))                                                        0.000     2.230
data arrival time                                                                                                2.230

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing:global net)                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
ModByteWr.Next_addr[11].C[0] (dffre at (49,41))                                                        0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.230
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.133


#Path 78
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[9].E[0] (dffre at (49,41) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.994
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))                                                    0.119     1.113
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))                                                    0.119     1.232
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     1.293
| (CHANY:1324515 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     1.412
| (CHANX:1165016 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.473
| (IPIN:770238 side: (TOP,) (49,40,0)0))                                                               0.101     1.574
| (intra 'clb' routing)                                                                                0.085     1.659
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[3] (.names at (49,40))                        0.000     1.659
| (primitive '.names' combinational delay)                                                             0.148     1.807
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names at (49,40))                       0.000     1.807
| (intra 'clb' routing)                                                                                0.000     1.807
| (OPIN:770222 side: (RIGHT,) (49,40,0)0))                                                             0.000     1.807
| (CHANY:1327478 L4 length:4 (49,40,0)-> (49,43,0))                                                    0.119     1.926
| (CHANX:1168917 L4 length:4 (49,41,0)-> (46,41,0))                                                    0.119     2.044
| (IPIN:788017 side: (TOP,) (49,41,0)0))                                                               0.101     2.145
| (intra 'clb' routing)                                                                                0.085     2.230
ModByteWr.Next_addr[9].E[0] (dffre at (49,41))                                                         0.000     2.230
data arrival time                                                                                                2.230

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing:global net)                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
ModByteWr.Next_addr[9].C[0] (dffre at (49,41))                                                         0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.230
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.133


#Path 79
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : Ce.E[0] (dffre at (45,37) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.994
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))                                                    0.119     1.113
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))                                                    0.119     1.232
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     1.293
| (CHANY:1324515 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     1.412
| (CHANY:1324475 L1 length:1 (48,39,0)-> (48,39,0))                                                    0.061     1.473
| (CHANX:1156663 L4 length:4 (48,38,0)-> (45,38,0))                                                    0.119     1.592
| (IPIN:741302 side: (TOP,) (45,38,0)0))                                                               0.101     1.693
| (intra 'clb' routing)                                                                                0.085     1.778
$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488.in[3] (.names at (45,38))                        0.000     1.778
| (primitive '.names' combinational delay)                                                             0.148     1.926
$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488.out[0] (.names at (45,38))                       0.000     1.926
| (intra 'clb' routing)                                                                                0.000     1.926
| (OPIN:741284 side: (RIGHT,) (45,38,0)0))                                                             0.000     1.926
| (CHANY:1315505 L4 length:4 (45,38,0)-> (45,35,0))                                                    0.119     2.044
| (IPIN:723962 side: (RIGHT,) (45,37,0)0))                                                             0.101     2.145
| (intra 'clb' routing)                                                                                0.085     2.230
Ce.E[0] (dffre at (45,37))                                                                   0.000     2.230
data arrival time                                                                                                2.230

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing:global net)                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
Ce.C[0] (dffre at (45,37))                                                                   0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.230
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.133


#Path 80
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : We.E[0] (dffre at (45,37) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.994
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))                                                    0.119     1.113
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))                                                    0.119     1.232
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     1.293
| (CHANY:1324515 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     1.412
| (CHANY:1324475 L1 length:1 (48,39,0)-> (48,39,0))                                                    0.061     1.473
| (CHANX:1156663 L4 length:4 (48,38,0)-> (45,38,0))                                                    0.119     1.592
| (IPIN:741302 side: (TOP,) (45,38,0)0))                                                               0.101     1.693
| (intra 'clb' routing)                                                                                0.085     1.778
$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488.in[3] (.names at (45,38))                        0.000     1.778
| (primitive '.names' combinational delay)                                                             0.148     1.926
$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488.out[0] (.names at (45,38))                       0.000     1.926
| (intra 'clb' routing)                                                                                0.000     1.926
| (OPIN:741284 side: (RIGHT,) (45,38,0)0))                                                             0.000     1.926
| (CHANY:1315505 L4 length:4 (45,38,0)-> (45,35,0))                                                    0.119     2.044
| (IPIN:723962 side: (RIGHT,) (45,37,0)0))                                                             0.101     2.145
| (intra 'clb' routing)                                                                                0.085     2.230
We.E[0] (dffre at (45,37))                                                                   0.000     2.230
data arrival time                                                                                                2.230

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing:global net)                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
We.C[0] (dffre at (45,37))                                                                   0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.230
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.133


#Path 81
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[8].E[0] (dffre at (49,41) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.994
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))                                                    0.119     1.113
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))                                                    0.119     1.232
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     1.293
| (CHANY:1324515 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     1.412
| (CHANX:1165016 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.473
| (IPIN:770238 side: (TOP,) (49,40,0)0))                                                               0.101     1.574
| (intra 'clb' routing)                                                                                0.085     1.659
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[3] (.names at (49,40))                        0.000     1.659
| (primitive '.names' combinational delay)                                                             0.148     1.807
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names at (49,40))                       0.000     1.807
| (intra 'clb' routing)                                                                                0.000     1.807
| (OPIN:770222 side: (RIGHT,) (49,40,0)0))                                                             0.000     1.807
| (CHANY:1327478 L4 length:4 (49,40,0)-> (49,43,0))                                                    0.119     1.926
| (CHANX:1168917 L4 length:4 (49,41,0)-> (46,41,0))                                                    0.119     2.044
| (IPIN:788017 side: (TOP,) (49,41,0)0))                                                               0.101     2.145
| (intra 'clb' routing)                                                                                0.085     2.230
ModByteWr.Next_addr[8].E[0] (dffre at (49,41))                                                         0.000     2.230
data arrival time                                                                                                2.230

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing:global net)                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
ModByteWr.Next_addr[8].C[0] (dffre at (49,41))                                                         0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.230
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.133


#Path 82
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[7].E[0] (dffre at (49,41) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.994
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))                                                    0.119     1.113
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))                                                    0.119     1.232
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     1.293
| (CHANY:1324515 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     1.412
| (CHANX:1165016 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.473
| (IPIN:770238 side: (TOP,) (49,40,0)0))                                                               0.101     1.574
| (intra 'clb' routing)                                                                                0.085     1.659
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[3] (.names at (49,40))                        0.000     1.659
| (primitive '.names' combinational delay)                                                             0.148     1.807
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names at (49,40))                       0.000     1.807
| (intra 'clb' routing)                                                                                0.000     1.807
| (OPIN:770222 side: (RIGHT,) (49,40,0)0))                                                             0.000     1.807
| (CHANY:1327478 L4 length:4 (49,40,0)-> (49,43,0))                                                    0.119     1.926
| (CHANX:1168917 L4 length:4 (49,41,0)-> (46,41,0))                                                    0.119     2.044
| (IPIN:788017 side: (TOP,) (49,41,0)0))                                                               0.101     2.145
| (intra 'clb' routing)                                                                                0.085     2.230
ModByteWr.Next_addr[7].E[0] (dffre at (49,41))                                                         0.000     2.230
data arrival time                                                                                                2.230

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing:global net)                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
ModByteWr.Next_addr[7].C[0] (dffre at (49,41))                                                         0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.230
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.133


#Path 83
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre at (49,39) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[14].D[0] (dffre at (49,40) clocked by Clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock Clk (rise edge)                                           0.000     0.000
clock source latency                                                      0.000     0.000
Clk.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing:global net)                                        0.000     0.894
| (intra 'clb' routing)                                                   0.000     0.894
ModByteWr.state_reg[2].C[0] (dffre at (49,39))                            0.000     0.894
| (primitive 'dffre' Tcq_max)                                             0.154     1.048
ModByteWr.state_reg[2].Q[0] (dffre at (49,39)) [clock-to-output]          0.000     1.048
| (intra 'clb' routing)                                                   0.000     1.048
| (OPIN:756604 side: (RIGHT,) (49,39,0)0))                                0.000     1.048
| (CHANY:1327371 L1 length:1 (49,39,0)-> (49,39,0))                       0.061     1.109
| (CHANX:1156743 L4 length:4 (49,38,0)-> (46,38,0))                       0.119     1.228
| (CHANY:1321572 L1 length:1 (47,39,0)-> (47,39,0))                       0.061     1.289
| (CHANX:1160904 L4 length:4 (48,39,0)-> (51,39,0))                       0.119     1.408
| (CHANY:1324520 L1 length:1 (48,40,0)-> (48,40,0))                       0.061     1.469
| (CHANX:1164939 L1 length:1 (48,40,0)-> (48,40,0))                       0.061     1.530
| (IPIN:770080 side: (TOP,) (48,40,0)0))                                  0.101     1.631
| (intra 'clb' routing)                                                   0.085     1.716
$abc$6648$new_new_n134__.in[1] (.names at (48,40))                        0.000     1.716
| (primitive '.names' combinational delay)                                0.099     1.815
$abc$6648$new_new_n134__.out[0] (.names at (48,40))                       0.000     1.815
| (intra 'clb' routing)                                                   0.000     1.815
| (OPIN:770059 side: (TOP,) (48,40,0)0))                                  0.000     1.815
| (CHANX:1164998 L4 length:4 (48,40,0)-> (51,40,0))                       0.119     1.934
| (IPIN:770251 side: (TOP,) (49,40,0)0))                                  0.101     2.035
| (intra 'clb' routing)                                                   0.085     2.120
$abc$2625$li14_li14.in[0] (.names at (49,40))                             0.000     2.120
| (primitive '.names' combinational delay)                                0.090     2.210
$abc$2625$li14_li14.out[0] (.names at (49,40))                            0.000     2.210
| (intra 'clb' routing)                                                   0.000     2.210
ModByteWr.Next_addr[14].D[0] (dffre at (49,40))                           0.000     2.210
data arrival time                                                                   2.210

clock Clk (rise edge)                                           2.500     2.500
clock source latency                                                      0.000     2.500
Clk.inpad[0] (.input at (51,44))                                0.000     2.500
| (intra 'io' routing)                                                    0.894     3.394
| (inter-block routing:global net)                                        0.000     3.394
| (intra 'clb' routing)                                                   0.000     3.394
ModByteWr.Next_addr[14].C[0] (dffre at (49,40))                           0.000     3.394
clock uncertainty                                                         0.000     3.394
cell setup time                                                          -0.032     3.363
data required time                                                                  3.363
-----------------------------------------------------------------------------------------
data required time                                                                  3.363
data arrival time                                                                  -2.210
-----------------------------------------------------------------------------------------
slack (MET)                                                                         1.153


#Path 84
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre at (49,39) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[4].D[0] (dffre at (48,40) clocked by Clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock Clk (rise edge)                                           0.000     0.000
clock source latency                                                      0.000     0.000
Clk.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing:global net)                                        0.000     0.894
| (intra 'clb' routing)                                                   0.000     0.894
ModByteWr.state_reg[2].C[0] (dffre at (49,39))                            0.000     0.894
| (primitive 'dffre' Tcq_max)                                             0.154     1.048
ModByteWr.state_reg[2].Q[0] (dffre at (49,39)) [clock-to-output]          0.000     1.048
| (intra 'clb' routing)                                                   0.000     1.048
| (OPIN:756604 side: (RIGHT,) (49,39,0)0))                                0.000     1.048
| (CHANY:1327371 L1 length:1 (49,39,0)-> (49,39,0))                       0.061     1.109
| (CHANX:1156743 L4 length:4 (49,38,0)-> (46,38,0))                       0.119     1.228
| (CHANY:1321572 L1 length:1 (47,39,0)-> (47,39,0))                       0.061     1.289
| (CHANX:1160904 L4 length:4 (48,39,0)-> (51,39,0))                       0.119     1.408
| (CHANY:1324520 L1 length:1 (48,40,0)-> (48,40,0))                       0.061     1.469
| (CHANX:1164939 L1 length:1 (48,40,0)-> (48,40,0))                       0.061     1.530
| (IPIN:770080 side: (TOP,) (48,40,0)0))                                  0.101     1.631
| (intra 'clb' routing)                                                   0.085     1.716
$abc$6648$new_new_n134__.in[1] (.names at (48,40))                        0.000     1.716
| (primitive '.names' combinational delay)                                0.099     1.815
$abc$6648$new_new_n134__.out[0] (.names at (48,40))                       0.000     1.815
| (intra 'clb' routing)                                                   0.000     1.815
| (OPIN:770059 side: (TOP,) (48,40,0)0))                                  0.000     1.815
| (CHANX:1164998 L4 length:4 (48,40,0)-> (51,40,0))                       0.119     1.934
| (IPIN:770091 side: (TOP,) (48,40,0)0))                                  0.101     2.035
| (intra 'clb' routing)                                                   0.085     2.120
$abc$2625$li04_li04.in[0] (.names at (48,40))                             0.000     2.120
| (primitive '.names' combinational delay)                                0.090     2.210
$abc$2625$li04_li04.out[0] (.names at (48,40))                            0.000     2.210
| (intra 'clb' routing)                                                   0.000     2.210
ModByteWr.Next_addr[4].D[0] (dffre at (48,40))                            0.000     2.210
data arrival time                                                                   2.210

clock Clk (rise edge)                                           2.500     2.500
clock source latency                                                      0.000     2.500
Clk.inpad[0] (.input at (51,44))                                0.000     2.500
| (intra 'io' routing)                                                    0.894     3.394
| (inter-block routing:global net)                                        0.000     3.394
| (intra 'clb' routing)                                                   0.000     3.394
ModByteWr.Next_addr[4].C[0] (dffre at (48,40))                            0.000     3.394
clock uncertainty                                                         0.000     3.394
cell setup time                                                          -0.032     3.363
data required time                                                                  3.363
-----------------------------------------------------------------------------------------
data required time                                                                  3.363
data arrival time                                                                  -2.210
-----------------------------------------------------------------------------------------
slack (MET)                                                                         1.153


#Path 85
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : ModByteWr.RstByteRdy.D[0] (dffre at (45,37) clocked by Clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock Clk (rise edge)                                    0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.100     0.100
Rst.inpad[0] (.input at (51,44))                         0.000     0.100
| (intra 'io' routing)                                             0.894     0.994
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                         0.000     0.994
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))                0.119     1.113
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))                0.119     1.232
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                0.061     1.293
| (CHANY:1324515 L4 length:4 (48,42,0)-> (48,39,0))                0.119     1.412
| (CHANY:1324475 L1 length:1 (48,39,0)-> (48,39,0))                0.061     1.473
| (CHANX:1156663 L4 length:4 (48,38,0)-> (45,38,0))                0.119     1.592
| (CHANY:1312759 L1 length:1 (44,38,0)-> (44,38,0))                0.061     1.653
| (CHANX:1152568 L1 length:1 (45,37,0)-> (45,37,0))                0.061     1.714
| (IPIN:723917 side: (TOP,) (45,37,0)0))                           0.101     1.814
| (intra 'clb' routing)                                            0.085     1.900
$abc$2939$li0_li0.in[2] (.names at (45,37))                        0.000     1.900
| (primitive '.names' combinational delay)                         0.218     2.118
$abc$2939$li0_li0.out[0] (.names at (45,37))                       0.000     2.118
| (intra 'clb' routing)                                            0.000     2.118
ModByteWr.RstByteRdy.D[0] (dffre at (45,37))                       0.000     2.118
data arrival time                                                            2.118

clock Clk (rise edge)                                    2.500     2.500
clock source latency                                               0.000     2.500
Clk.inpad[0] (.input at (51,44))                         0.000     2.500
| (intra 'io' routing)                                             0.894     3.394
| (inter-block routing:global net)                                 0.000     3.394
| (intra 'clb' routing)                                            0.000     3.394
ModByteWr.RstByteRdy.C[0] (dffre at (45,37))                       0.000     3.394
clock uncertainty                                                  0.000     3.394
cell setup time                                                   -0.032     3.363
data required time                                                           3.363
----------------------------------------------------------------------------------
data required time                                                           3.363
data arrival time                                                           -2.118
----------------------------------------------------------------------------------
slack (MET)                                                                  1.245


#Path 86
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[12].E[0] (dffre at (49,40) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.994
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))                                                    0.119     1.113
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))                                                    0.119     1.232
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     1.293
| (CHANY:1324515 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     1.412
| (CHANX:1165016 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.473
| (IPIN:770238 side: (TOP,) (49,40,0)0))                                                               0.101     1.574
| (intra 'clb' routing)                                                                                0.085     1.659
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[3] (.names at (49,40))                        0.000     1.659
| (primitive '.names' combinational delay)                                                             0.148     1.807
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names at (49,40))                       0.000     1.807
| (intra 'clb' routing)                                                                                0.000     1.807
| (OPIN:770222 side: (RIGHT,) (49,40,0)0))                                                             0.000     1.807
| (CHANY:1327446 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.868
| (CHANX:1165017 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.929
| (IPIN:770254 side: (TOP,) (49,40,0)0))                                                               0.101     2.029
| (intra 'clb' routing)                                                                                0.085     2.114
ModByteWr.Next_addr[12].E[0] (dffre at (49,40))                                                        0.000     2.114
data arrival time                                                                                                2.114

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing:global net)                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
ModByteWr.Next_addr[12].C[0] (dffre at (49,40))                                                        0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.114
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.248


#Path 87
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[13].E[0] (dffre at (49,40) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.994
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))                                                    0.119     1.113
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))                                                    0.119     1.232
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     1.293
| (CHANY:1324515 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     1.412
| (CHANX:1165016 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.473
| (IPIN:770238 side: (TOP,) (49,40,0)0))                                                               0.101     1.574
| (intra 'clb' routing)                                                                                0.085     1.659
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[3] (.names at (49,40))                        0.000     1.659
| (primitive '.names' combinational delay)                                                             0.148     1.807
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names at (49,40))                       0.000     1.807
| (intra 'clb' routing)                                                                                0.000     1.807
| (OPIN:770222 side: (RIGHT,) (49,40,0)0))                                                             0.000     1.807
| (CHANY:1327446 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.868
| (CHANX:1165017 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.929
| (IPIN:770254 side: (TOP,) (49,40,0)0))                                                               0.101     2.029
| (intra 'clb' routing)                                                                                0.085     2.114
ModByteWr.Next_addr[13].E[0] (dffre at (49,40))                                                        0.000     2.114
data arrival time                                                                                                2.114

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing:global net)                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
ModByteWr.Next_addr[13].C[0] (dffre at (49,40))                                                        0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.114
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.248


#Path 88
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[14].E[0] (dffre at (49,40) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.994
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))                                                    0.119     1.113
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))                                                    0.119     1.232
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                                                    0.061     1.293
| (CHANY:1324515 L4 length:4 (48,42,0)-> (48,39,0))                                                    0.119     1.412
| (CHANX:1165016 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.473
| (IPIN:770238 side: (TOP,) (49,40,0)0))                                                               0.101     1.574
| (intra 'clb' routing)                                                                                0.085     1.659
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[3] (.names at (49,40))                        0.000     1.659
| (primitive '.names' combinational delay)                                                             0.148     1.807
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names at (49,40))                       0.000     1.807
| (intra 'clb' routing)                                                                                0.000     1.807
| (OPIN:770222 side: (RIGHT,) (49,40,0)0))                                                             0.000     1.807
| (CHANY:1327446 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.868
| (CHANX:1165017 L1 length:1 (49,40,0)-> (49,40,0))                                                    0.061     1.929
| (IPIN:770254 side: (TOP,) (49,40,0)0))                                                               0.101     2.029
| (intra 'clb' routing)                                                                                0.085     2.114
ModByteWr.Next_addr[14].E[0] (dffre at (49,40))                                                        0.000     2.114
data arrival time                                                                                                2.114

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing:global net)                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
ModByteWr.Next_addr[14].C[0] (dffre at (49,40))                                                        0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.114
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.248


#Path 89
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre at (49,39) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[3].D[0] (dffre at (48,40) clocked by Clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock Clk (rise edge)                                           0.000     0.000
clock source latency                                                      0.000     0.000
Clk.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing:global net)                                        0.000     0.894
| (intra 'clb' routing)                                                   0.000     0.894
ModByteWr.state_reg[2].C[0] (dffre at (49,39))                            0.000     0.894
| (primitive 'dffre' Tcq_max)                                             0.154     1.048
ModByteWr.state_reg[2].Q[0] (dffre at (49,39)) [clock-to-output]          0.000     1.048
| (intra 'clb' routing)                                                   0.000     1.048
| (OPIN:756604 side: (RIGHT,) (49,39,0)0))                                0.000     1.048
| (CHANY:1327371 L1 length:1 (49,39,0)-> (49,39,0))                       0.061     1.109
| (CHANX:1156743 L4 length:4 (49,38,0)-> (46,38,0))                       0.119     1.228
| (CHANY:1321572 L1 length:1 (47,39,0)-> (47,39,0))                       0.061     1.289
| (CHANX:1160904 L4 length:4 (48,39,0)-> (51,39,0))                       0.119     1.408
| (CHANY:1324520 L1 length:1 (48,40,0)-> (48,40,0))                       0.061     1.469
| (CHANX:1164939 L1 length:1 (48,40,0)-> (48,40,0))                       0.061     1.530
| (IPIN:770080 side: (TOP,) (48,40,0)0))                                  0.101     1.631
| (intra 'clb' routing)                                                   0.085     1.716
$abc$6648$new_new_n134__.in[1] (.names at (48,40))                        0.000     1.716
| (primitive '.names' combinational delay)                                0.099     1.815
$abc$6648$new_new_n134__.out[0] (.names at (48,40))                       0.000     1.815
| (intra 'clb' routing)                                                   0.085     1.900
$abc$2625$li03_li03.in[0] (.names at (48,40))                             0.000     1.900
| (primitive '.names' combinational delay)                                0.197     2.097
$abc$2625$li03_li03.out[0] (.names at (48,40))                            0.000     2.097
| (intra 'clb' routing)                                                   0.000     2.097
ModByteWr.Next_addr[3].D[0] (dffre at (48,40))                            0.000     2.097
data arrival time                                                                   2.097

clock Clk (rise edge)                                           2.500     2.500
clock source latency                                                      0.000     2.500
Clk.inpad[0] (.input at (51,44))                                0.000     2.500
| (intra 'io' routing)                                                    0.894     3.394
| (inter-block routing:global net)                                        0.000     3.394
| (intra 'clb' routing)                                                   0.000     3.394
ModByteWr.Next_addr[3].C[0] (dffre at (48,40))                            0.000     3.394
clock uncertainty                                                         0.000     3.394
cell setup time                                                          -0.032     3.363
data required time                                                                  3.363
-----------------------------------------------------------------------------------------
data required time                                                                  3.363
data arrival time                                                                  -2.097
-----------------------------------------------------------------------------------------
slack (MET)                                                                         1.266


#Path 90
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre at (49,39) clocked by Clk)
Endpoint  : Dout[0].D[0] (dffre at (45,38) clocked by Clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock Clk (rise edge)                                      0.000     0.000
clock source latency                                                 0.000     0.000
Clk.inpad[0] (.input at (51,44))                           0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
ModByteWr.state_reg[2].C[0] (dffre at (49,39))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                        0.154     1.048
ModByteWr.state_reg[2].Q[0] (dffre at (49,39)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                              0.000     1.048
| (OPIN:756604 side: (RIGHT,) (49,39,0)0))                           0.000     1.048
| (CHANY:1327371 L1 length:1 (49,39,0)-> (49,39,0))                  0.061     1.109
| (CHANX:1156743 L4 length:4 (49,38,0)-> (46,38,0))                  0.119     1.228
| (CHANY:1315527 L4 length:4 (45,38,0)-> (45,35,0))                  0.119     1.347
| (CHANX:1152579 L1 length:1 (45,37,0)-> (45,37,0))                  0.061     1.408
| (CHANY:1312768 L1 length:1 (44,38,0)-> (44,38,0))                  0.061     1.469
| (CHANX:1156652 L4 length:4 (45,38,0)-> (48,38,0))                  0.119     1.588
| (IPIN:741311 side: (TOP,) (45,38,0)0))                             0.101     1.689
| (intra 'clb' routing)                                              0.085     1.774
$abc$2847$li0_li0.in[3] (.names at (45,38))                          0.000     1.774
| (primitive '.names' combinational delay)                           0.197     1.971
$abc$2847$li0_li0.out[0] (.names at (45,38))                         0.000     1.971
| (intra 'clb' routing)                                              0.000     1.971
Dout[0].D[0] (dffre at (45,38))                            0.000     1.971
data arrival time                                                              1.971

clock Clk (rise edge)                                      2.500     2.500
clock source latency                                                 0.000     2.500
Clk.inpad[0] (.input at (51,44))                           0.000     2.500
| (intra 'io' routing)                                               0.894     3.394
| (inter-block routing:global net)                                   0.000     3.394
| (intra 'clb' routing)                                              0.000     3.394
Dout[0].C[0] (dffre at (45,38))                            0.000     3.394
clock uncertainty                                                    0.000     3.394
cell setup time                                                     -0.032     3.363
data required time                                                             3.363
------------------------------------------------------------------------------------
data required time                                                             3.363
data arrival time                                                             -1.971
------------------------------------------------------------------------------------
slack (MET)                                                                    1.392


#Path 91
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre at (49,39) clocked by Clk)
Endpoint  : Dout[7].D[0] (dffre at (45,38) clocked by Clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock Clk (rise edge)                                      0.000     0.000
clock source latency                                                 0.000     0.000
Clk.inpad[0] (.input at (51,44))                           0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
ModByteWr.state_reg[2].C[0] (dffre at (49,39))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                        0.154     1.048
ModByteWr.state_reg[2].Q[0] (dffre at (49,39)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                              0.000     1.048
| (OPIN:756604 side: (RIGHT,) (49,39,0)0))                           0.000     1.048
| (CHANY:1327371 L1 length:1 (49,39,0)-> (49,39,0))                  0.061     1.109
| (CHANX:1156743 L4 length:4 (49,38,0)-> (46,38,0))                  0.119     1.228
| (CHANY:1315527 L4 length:4 (45,38,0)-> (45,35,0))                  0.119     1.347
| (CHANX:1152579 L1 length:1 (45,37,0)-> (45,37,0))                  0.061     1.408
| (CHANY:1312768 L1 length:1 (44,38,0)-> (44,38,0))                  0.061     1.469
| (CHANX:1156652 L4 length:4 (45,38,0)-> (48,38,0))                  0.119     1.588
| (IPIN:741311 side: (TOP,) (45,38,0)0))                             0.101     1.689
| (intra 'clb' routing)                                              0.085     1.774
$abc$2847$li7_li7.in[3] (.names at (45,38))                          0.000     1.774
| (primitive '.names' combinational delay)                           0.197     1.971
$abc$2847$li7_li7.out[0] (.names at (45,38))                         0.000     1.971
| (intra 'clb' routing)                                              0.000     1.971
Dout[7].D[0] (dffre at (45,38))                            0.000     1.971
data arrival time                                                              1.971

clock Clk (rise edge)                                      2.500     2.500
clock source latency                                                 0.000     2.500
Clk.inpad[0] (.input at (51,44))                           0.000     2.500
| (intra 'io' routing)                                               0.894     3.394
| (inter-block routing:global net)                                   0.000     3.394
| (intra 'clb' routing)                                              0.000     3.394
Dout[7].C[0] (dffre at (45,38))                            0.000     3.394
clock uncertainty                                                    0.000     3.394
cell setup time                                                     -0.032     3.363
data required time                                                             3.363
------------------------------------------------------------------------------------
data required time                                                             3.363
data arrival time                                                             -1.971
------------------------------------------------------------------------------------
slack (MET)                                                                    1.392


#Path 92
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre at (49,39) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[1].D[0] (dffre at (48,40) clocked by Clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock Clk (rise edge)                                      0.000     0.000
clock source latency                                                 0.000     0.000
Clk.inpad[0] (.input at (51,44))                           0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
ModByteWr.state_reg[2].C[0] (dffre at (49,39))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                        0.154     1.048
ModByteWr.state_reg[2].Q[0] (dffre at (49,39)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                              0.000     1.048
| (OPIN:756604 side: (RIGHT,) (49,39,0)0))                           0.000     1.048
| (CHANY:1327371 L1 length:1 (49,39,0)-> (49,39,0))                  0.061     1.109
| (CHANX:1156743 L4 length:4 (49,38,0)-> (46,38,0))                  0.119     1.228
| (CHANY:1321572 L1 length:1 (47,39,0)-> (47,39,0))                  0.061     1.289
| (CHANX:1160904 L4 length:4 (48,39,0)-> (51,39,0))                  0.119     1.408
| (CHANY:1324520 L1 length:1 (48,40,0)-> (48,40,0))                  0.061     1.469
| (CHANX:1164939 L1 length:1 (48,40,0)-> (48,40,0))                  0.061     1.530
| (IPIN:770080 side: (TOP,) (48,40,0)0))                             0.101     1.631
| (intra 'clb' routing)                                              0.085     1.716
$abc$2625$li01_li01.in[0] (.names at (48,40))                        0.000     1.716
| (primitive '.names' combinational delay)                           0.218     1.934
$abc$2625$li01_li01.out[0] (.names at (48,40))                       0.000     1.934
| (intra 'clb' routing)                                              0.000     1.934
ModByteWr.Next_addr[1].D[0] (dffre at (48,40))                       0.000     1.934
data arrival time                                                              1.934

clock Clk (rise edge)                                      2.500     2.500
clock source latency                                                 0.000     2.500
Clk.inpad[0] (.input at (51,44))                           0.000     2.500
| (intra 'io' routing)                                               0.894     3.394
| (inter-block routing:global net)                                   0.000     3.394
| (intra 'clb' routing)                                              0.000     3.394
ModByteWr.Next_addr[1].C[0] (dffre at (48,40))                       0.000     3.394
clock uncertainty                                                    0.000     3.394
cell setup time                                                     -0.032     3.363
data required time                                                             3.363
------------------------------------------------------------------------------------
data required time                                                             3.363
data arrival time                                                             -1.934
------------------------------------------------------------------------------------
slack (MET)                                                                    1.429


#Path 93
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre at (49,39) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[0].D[0] (dffre at (48,40) clocked by Clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock Clk (rise edge)                                      0.000     0.000
clock source latency                                                 0.000     0.000
Clk.inpad[0] (.input at (51,44))                           0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
ModByteWr.state_reg[2].C[0] (dffre at (49,39))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                        0.154     1.048
ModByteWr.state_reg[2].Q[0] (dffre at (49,39)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                              0.000     1.048
| (OPIN:756604 side: (RIGHT,) (49,39,0)0))                           0.000     1.048
| (CHANY:1327371 L1 length:1 (49,39,0)-> (49,39,0))                  0.061     1.109
| (CHANX:1156743 L4 length:4 (49,38,0)-> (46,38,0))                  0.119     1.228
| (CHANY:1321572 L1 length:1 (47,39,0)-> (47,39,0))                  0.061     1.289
| (CHANX:1160904 L4 length:4 (48,39,0)-> (51,39,0))                  0.119     1.408
| (CHANY:1324520 L1 length:1 (48,40,0)-> (48,40,0))                  0.061     1.469
| (CHANX:1164939 L1 length:1 (48,40,0)-> (48,40,0))                  0.061     1.530
| (IPIN:770080 side: (TOP,) (48,40,0)0))                             0.101     1.631
| (intra 'clb' routing)                                              0.085     1.716
$abc$2625$li00_li00.in[0] (.names at (48,40))                        0.000     1.716
| (primitive '.names' combinational delay)                           0.218     1.934
$abc$2625$li00_li00.out[0] (.names at (48,40))                       0.000     1.934
| (intra 'clb' routing)                                              0.000     1.934
ModByteWr.Next_addr[0].D[0] (dffre at (48,40))                       0.000     1.934
data arrival time                                                              1.934

clock Clk (rise edge)                                      2.500     2.500
clock source latency                                                 0.000     2.500
Clk.inpad[0] (.input at (51,44))                           0.000     2.500
| (intra 'io' routing)                                               0.894     3.394
| (inter-block routing:global net)                                   0.000     3.394
| (intra 'clb' routing)                                              0.000     3.394
ModByteWr.Next_addr[0].C[0] (dffre at (48,40))                       0.000     3.394
clock uncertainty                                                    0.000     3.394
cell setup time                                                     -0.032     3.363
data required time                                                             3.363
------------------------------------------------------------------------------------
data required time                                                             3.363
data arrival time                                                             -1.934
------------------------------------------------------------------------------------
slack (MET)                                                                    1.429


#Path 94
Startpoint: ModByteWr.state_reg[1].Q[0] (dffre at (49,39) clocked by Clk)
Endpoint  : We.D[0] (dffre at (45,37) clocked by Clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock Clk (rise edge)                                      0.000     0.000
clock source latency                                                 0.000     0.000
Clk.inpad[0] (.input at (51,44))                           0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
ModByteWr.state_reg[1].C[0] (dffre at (49,39))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                        0.154     1.048
ModByteWr.state_reg[1].Q[0] (dffre at (49,39)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                              0.000     1.048
| (OPIN:756598 side: (TOP,) (49,39,0)0))                             0.000     1.048
| (CHANX:1160807 L4 length:4 (49,39,0)-> (46,39,0))                  0.119     1.167
| (CHANY:1315591 L4 length:4 (45,39,0)-> (45,36,0))                  0.119     1.286
| (CHANX:1156643 L1 length:1 (45,38,0)-> (45,38,0))                  0.061     1.347
| (CHANY:1312587 L4 length:4 (44,38,0)-> (44,35,0))                  0.119     1.466
| (CHANX:1152558 L1 length:1 (45,37,0)-> (45,37,0))                  0.061     1.527
| (IPIN:723912 side: (TOP,) (45,37,0)0))                             0.101     1.628
| (intra 'clb' routing)                                              0.085     1.713
$abc$2908$li0_li0.in[0] (.names at (45,37))                          0.000     1.713
| (primitive '.names' combinational delay)                           0.218     1.931
$abc$2908$li0_li0.out[0] (.names at (45,37))                         0.000     1.931
| (intra 'clb' routing)                                              0.000     1.931
We.D[0] (dffre at (45,37))                                 0.000     1.931
data arrival time                                                              1.931

clock Clk (rise edge)                                      2.500     2.500
clock source latency                                                 0.000     2.500
Clk.inpad[0] (.input at (51,44))                           0.000     2.500
| (intra 'io' routing)                                               0.894     3.394
| (inter-block routing:global net)                                   0.000     3.394
| (intra 'clb' routing)                                              0.000     3.394
We.C[0] (dffre at (45,37))                                 0.000     3.394
clock uncertainty                                                    0.000     3.394
cell setup time                                                     -0.032     3.363
data required time                                                             3.363
------------------------------------------------------------------------------------
data required time                                                             3.363
data arrival time                                                             -1.931
------------------------------------------------------------------------------------
slack (MET)                                                                    1.432


#Path 95
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre at (48,39) clocked by Clk)
Endpoint  : Current_addr[9].D[0] (dffre at (49,41) clocked by Clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                          0.000     0.000
clock source latency                                                                     0.000     0.000
Clk.inpad[0] (.input at (51,44))                                               0.000     0.000
| (intra 'io' routing)                                                                   0.894     0.894
| (inter-block routing:global net)                                                       0.000     0.894
| (intra 'clb' routing)                                                                  0.000     0.894
ModByteWr.state_reg[0].C[0] (dffre at (48,39))                                           0.000     0.894
| (primitive 'dffre' Tcq_max)                                                            0.154     1.048
ModByteWr.state_reg[0].Q[0] (dffre at (48,39)) [clock-to-output]                         0.000     1.048
| (intra 'clb' routing)                                                                  0.000     1.048
| (OPIN:756446 side: (TOP,) (48,39,0)0))                                                 0.000     1.048
| (CHANX:1160932 L4 length:4 (48,39,0)-> (51,39,0))                                      0.119     1.167
| (CHANX:1160956 L1 length:1 (49,39,0)-> (49,39,0))                                      0.061     1.228
| (CHANY:1327476 L4 length:4 (49,40,0)-> (49,43,0))                                      0.119     1.347
| (CHANY:1327532 L4 length:4 (49,41,0)-> (49,44,0))                                      0.119     1.466
| (CHANX:1169077 L1 length:1 (49,41,0)-> (49,41,0))                                      0.061     1.527
| (IPIN:787999 side: (TOP,) (49,41,0)0))                                                 0.101     1.628
| (intra 'clb' routing)                                                                  0.085     1.713
$abc$1567$auto$rtlil.cc:2613:Mux$556[9].in[0] (.names at (49,41))                        0.000     1.713
| (primitive '.names' combinational delay)                                               0.218     1.931
$abc$1567$auto$rtlil.cc:2613:Mux$556[9].out[0] (.names at (49,41))                       0.000     1.931
| (intra 'clb' routing)                                                                  0.000     1.931
Current_addr[9].D[0] (dffre at (49,41))                                        0.000     1.931
data arrival time                                                                                  1.931

clock Clk (rise edge)                                                          2.500     2.500
clock source latency                                                                     0.000     2.500
Clk.inpad[0] (.input at (51,44))                                               0.000     2.500
| (intra 'io' routing)                                                                   0.894     3.394
| (inter-block routing:global net)                                                       0.000     3.394
| (intra 'clb' routing)                                                                  0.000     3.394
Current_addr[9].C[0] (dffre at (49,41))                                        0.000     3.394
clock uncertainty                                                                        0.000     3.394
cell setup time                                                                         -0.032     3.363
data required time                                                                                 3.363
--------------------------------------------------------------------------------------------------------
data required time                                                                                 3.363
data arrival time                                                                                 -1.931
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        1.432


#Path 96
Startpoint: ModByteWr.state_reg[1].Q[0] (dffre at (49,39) clocked by Clk)
Endpoint  : Ce.D[0] (dffre at (45,37) clocked by Clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock Clk (rise edge)                                      0.000     0.000
clock source latency                                                 0.000     0.000
Clk.inpad[0] (.input at (51,44))                           0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
ModByteWr.state_reg[1].C[0] (dffre at (49,39))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                        0.154     1.048
ModByteWr.state_reg[1].Q[0] (dffre at (49,39)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                              0.000     1.048
| (OPIN:756598 side: (TOP,) (49,39,0)0))                             0.000     1.048
| (CHANX:1160807 L4 length:4 (49,39,0)-> (46,39,0))                  0.119     1.167
| (CHANY:1315591 L4 length:4 (45,39,0)-> (45,36,0))                  0.119     1.286
| (CHANX:1156643 L1 length:1 (45,38,0)-> (45,38,0))                  0.061     1.347
| (CHANY:1312587 L4 length:4 (44,38,0)-> (44,35,0))                  0.119     1.466
| (CHANX:1152558 L1 length:1 (45,37,0)-> (45,37,0))                  0.061     1.527
| (IPIN:723912 side: (TOP,) (45,37,0)0))                             0.101     1.628
| (intra 'clb' routing)                                              0.085     1.713
$abc$2930$li0_li0.in[0] (.names at (45,37))                          0.000     1.713
| (primitive '.names' combinational delay)                           0.218     1.931
$abc$2930$li0_li0.out[0] (.names at (45,37))                         0.000     1.931
| (intra 'clb' routing)                                              0.000     1.931
Ce.D[0] (dffre at (45,37))                                 0.000     1.931
data arrival time                                                              1.931

clock Clk (rise edge)                                      2.500     2.500
clock source latency                                                 0.000     2.500
Clk.inpad[0] (.input at (51,44))                           0.000     2.500
| (intra 'io' routing)                                               0.894     3.394
| (inter-block routing:global net)                                   0.000     3.394
| (intra 'clb' routing)                                              0.000     3.394
Ce.C[0] (dffre at (45,37))                                 0.000     3.394
clock uncertainty                                                    0.000     3.394
cell setup time                                                     -0.032     3.363
data required time                                                             3.363
------------------------------------------------------------------------------------
data required time                                                             3.363
data arrival time                                                             -1.931
------------------------------------------------------------------------------------
slack (MET)                                                                    1.432


#Path 97
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre at (48,39) clocked by Clk)
Endpoint  : Current_addr[11].D[0] (dffre at (49,41) clocked by Clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                           0.000     0.000
clock source latency                                                                      0.000     0.000
Clk.inpad[0] (.input at (51,44))                                                0.000     0.000
| (intra 'io' routing)                                                                    0.894     0.894
| (inter-block routing:global net)                                                        0.000     0.894
| (intra 'clb' routing)                                                                   0.000     0.894
ModByteWr.state_reg[0].C[0] (dffre at (48,39))                                            0.000     0.894
| (primitive 'dffre' Tcq_max)                                                             0.154     1.048
ModByteWr.state_reg[0].Q[0] (dffre at (48,39)) [clock-to-output]                          0.000     1.048
| (intra 'clb' routing)                                                                   0.000     1.048
| (OPIN:756446 side: (TOP,) (48,39,0)0))                                                  0.000     1.048
| (CHANX:1160932 L4 length:4 (48,39,0)-> (51,39,0))                                       0.119     1.167
| (CHANX:1160956 L1 length:1 (49,39,0)-> (49,39,0))                                       0.061     1.228
| (CHANY:1327476 L4 length:4 (49,40,0)-> (49,43,0))                                       0.119     1.347
| (CHANY:1327532 L4 length:4 (49,41,0)-> (49,44,0))                                       0.119     1.466
| (CHANX:1169077 L1 length:1 (49,41,0)-> (49,41,0))                                       0.061     1.527
| (IPIN:787999 side: (TOP,) (49,41,0)0))                                                  0.101     1.628
| (intra 'clb' routing)                                                                   0.085     1.713
$abc$1567$auto$rtlil.cc:2613:Mux$556[11].in[0] (.names at (49,41))                        0.000     1.713
| (primitive '.names' combinational delay)                                                0.218     1.931
$abc$1567$auto$rtlil.cc:2613:Mux$556[11].out[0] (.names at (49,41))                       0.000     1.931
| (intra 'clb' routing)                                                                   0.000     1.931
Current_addr[11].D[0] (dffre at (49,41))                                        0.000     1.931
data arrival time                                                                                   1.931

clock Clk (rise edge)                                                           2.500     2.500
clock source latency                                                                      0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                0.000     2.500
| (intra 'io' routing)                                                                    0.894     3.394
| (inter-block routing:global net)                                                        0.000     3.394
| (intra 'clb' routing)                                                                   0.000     3.394
Current_addr[11].C[0] (dffre at (49,41))                                        0.000     3.394
clock uncertainty                                                                         0.000     3.394
cell setup time                                                                          -0.032     3.363
data required time                                                                                  3.363
---------------------------------------------------------------------------------------------------------
data required time                                                                                  3.363
data arrival time                                                                                  -1.931
---------------------------------------------------------------------------------------------------------
slack (MET)                                                                                         1.432


#Path 98
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : ModByteWr.next_state[0].D[0] (dffre at (48,39) clocked by Clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock Clk (rise edge)                                       0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.100     0.100
Rst.inpad[0] (.input at (51,44))                            0.000     0.100
| (intra 'io' routing)                                                0.894     0.994
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                            0.000     0.994
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))                   0.119     1.113
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))                   0.119     1.232
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                   0.061     1.293
| (CHANY:1324515 L4 length:4 (48,42,0)-> (48,39,0))                   0.119     1.412
| (CHANX:1160891 L1 length:1 (48,39,0)-> (48,39,0))                   0.061     1.473
| (IPIN:756476 side: (TOP,) (48,39,0)0))                              0.101     1.574
| (intra 'clb' routing)                                               0.085     1.659
$abc$2876$li0_li0.in[4] (.names at (48,39))                           0.000     1.659
| (primitive '.names' combinational delay)                            0.218     1.877
$abc$2876$li0_li0.out[0] (.names at (48,39))                          0.000     1.877
| (intra 'clb' routing)                                               0.000     1.877
ModByteWr.next_state[0].D[0] (dffre at (48,39))                       0.000     1.877
data arrival time                                                               1.877

clock Clk (rise edge)                                       2.500     2.500
clock source latency                                                  0.000     2.500
Clk.inpad[0] (.input at (51,44))                            0.000     2.500
| (intra 'io' routing)                                                0.894     3.394
| (inter-block routing:global net)                                    0.000     3.394
| (intra 'clb' routing)                                               0.000     3.394
ModByteWr.next_state[0].C[0] (dffre at (48,39))                       0.000     3.394
clock uncertainty                                                     0.000     3.394
cell setup time                                                      -0.032     3.363
data required time                                                              3.363
-------------------------------------------------------------------------------------
data required time                                                              3.363
data arrival time                                                              -1.877
-------------------------------------------------------------------------------------
slack (MET)                                                                     1.486


#Path 99
Startpoint: ModByteWr.state_reg[1].Q[0] (dffre at (49,39) clocked by Clk)
Endpoint  : Current_addr[10].D[0] (dffre at (49,41) clocked by Clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                           0.000     0.000
clock source latency                                                                      0.000     0.000
Clk.inpad[0] (.input at (51,44))                                                0.000     0.000
| (intra 'io' routing)                                                                    0.894     0.894
| (inter-block routing:global net)                                                        0.000     0.894
| (intra 'clb' routing)                                                                   0.000     0.894
ModByteWr.state_reg[1].C[0] (dffre at (49,39))                                            0.000     0.894
| (primitive 'dffre' Tcq_max)                                                             0.154     1.048
ModByteWr.state_reg[1].Q[0] (dffre at (49,39)) [clock-to-output]                          0.000     1.048
| (intra 'clb' routing)                                                                   0.000     1.048
| (OPIN:756598 side: (TOP,) (49,39,0)0))                                                  0.000     1.048
| (CHANX:1160807 L4 length:4 (49,39,0)-> (46,39,0))                                       0.119     1.167
| (CHANY:1321636 L1 length:1 (47,40,0)-> (47,40,0))                                       0.061     1.228
| (CHANX:1164968 L4 length:4 (48,40,0)-> (51,40,0))                                       0.119     1.347
| (CHANY:1327498 L1 length:1 (49,41,0)-> (49,41,0))                                       0.061     1.408
| (CHANX:1169069 L1 length:1 (49,41,0)-> (49,41,0))                                       0.061     1.469
| (IPIN:787995 side: (TOP,) (49,41,0)0))                                                  0.101     1.570
| (intra 'clb' routing)                                                                   0.085     1.655
$abc$1567$auto$rtlil.cc:2613:Mux$556[10].in[2] (.names at (49,41))                        0.000     1.655
| (primitive '.names' combinational delay)                                                0.218     1.873
$abc$1567$auto$rtlil.cc:2613:Mux$556[10].out[0] (.names at (49,41))                       0.000     1.873
| (intra 'clb' routing)                                                                   0.000     1.873
Current_addr[10].D[0] (dffre at (49,41))                                        0.000     1.873
data arrival time                                                                                   1.873

clock Clk (rise edge)                                                           2.500     2.500
clock source latency                                                                      0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                0.000     2.500
| (intra 'io' routing)                                                                    0.894     3.394
| (inter-block routing:global net)                                                        0.000     3.394
| (intra 'clb' routing)                                                                   0.000     3.394
Current_addr[10].C[0] (dffre at (49,41))                                        0.000     3.394
clock uncertainty                                                                         0.000     3.394
cell setup time                                                                          -0.032     3.363
data required time                                                                                  3.363
---------------------------------------------------------------------------------------------------------
data required time                                                                                  3.363
data arrival time                                                                                  -1.873
---------------------------------------------------------------------------------------------------------
slack (MET)                                                                                         1.490


#Path 100
Startpoint: ModByteWr.state_reg[1].Q[0] (dffre at (49,39) clocked by Clk)
Endpoint  : Current_addr[8].D[0] (dffre at (49,41) clocked by Clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                          0.000     0.000
clock source latency                                                                     0.000     0.000
Clk.inpad[0] (.input at (51,44))                                               0.000     0.000
| (intra 'io' routing)                                                                   0.894     0.894
| (inter-block routing:global net)                                                       0.000     0.894
| (intra 'clb' routing)                                                                  0.000     0.894
ModByteWr.state_reg[1].C[0] (dffre at (49,39))                                           0.000     0.894
| (primitive 'dffre' Tcq_max)                                                            0.154     1.048
ModByteWr.state_reg[1].Q[0] (dffre at (49,39)) [clock-to-output]                         0.000     1.048
| (intra 'clb' routing)                                                                  0.000     1.048
| (OPIN:756598 side: (TOP,) (49,39,0)0))                                                 0.000     1.048
| (CHANX:1160807 L4 length:4 (49,39,0)-> (46,39,0))                                      0.119     1.167
| (CHANY:1321636 L1 length:1 (47,40,0)-> (47,40,0))                                      0.061     1.228
| (CHANX:1164968 L4 length:4 (48,40,0)-> (51,40,0))                                      0.119     1.347
| (CHANY:1327498 L1 length:1 (49,41,0)-> (49,41,0))                                      0.061     1.408
| (CHANX:1169069 L1 length:1 (49,41,0)-> (49,41,0))                                      0.061     1.469
| (IPIN:787995 side: (TOP,) (49,41,0)0))                                                 0.101     1.570
| (intra 'clb' routing)                                                                  0.085     1.655
$abc$1567$auto$rtlil.cc:2613:Mux$556[8].in[2] (.names at (49,41))                        0.000     1.655
| (primitive '.names' combinational delay)                                               0.218     1.873
$abc$1567$auto$rtlil.cc:2613:Mux$556[8].out[0] (.names at (49,41))                       0.000     1.873
| (intra 'clb' routing)                                                                  0.000     1.873
Current_addr[8].D[0] (dffre at (49,41))                                        0.000     1.873
data arrival time                                                                                  1.873

clock Clk (rise edge)                                                          2.500     2.500
clock source latency                                                                     0.000     2.500
Clk.inpad[0] (.input at (51,44))                                               0.000     2.500
| (intra 'io' routing)                                                                   0.894     3.394
| (inter-block routing:global net)                                                       0.000     3.394
| (intra 'clb' routing)                                                                  0.000     3.394
Current_addr[8].C[0] (dffre at (49,41))                                        0.000     3.394
clock uncertainty                                                                        0.000     3.394
cell setup time                                                                         -0.032     3.363
data required time                                                                                 3.363
--------------------------------------------------------------------------------------------------------
data required time                                                                                 3.363
data arrival time                                                                                 -1.873
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        1.490


#End of timing report
