{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1598499683046 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598499683051 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 27 15:41:22 2020 " "Processing started: Thu Aug 27 15:41:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598499683051 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499683051 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off convolution_burst -c convolution_burst " "Command: quartus_map --read_settings_files=on --write_settings_files=off convolution_burst -c convolution_burst" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499683051 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1598499683518 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1598499683518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/memory/stream_to_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/memory/stream_to_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stream_to_memory " "Found entity 1: stream_to_memory" {  } { { "../../verilog/memory/stream_to_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_to_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598499692712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499692712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/memory/stream_from_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/memory/stream_from_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stream_from_memory " "Found entity 1: stream_from_memory" {  } { { "../../verilog/memory/stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598499692716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499692716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/memory/burst_from_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/memory/burst_from_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 burst_from_memory " "Found entity 1: burst_from_memory" {  } { { "../../verilog/memory/burst_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/burst_from_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598499692719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499692719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/ml_inference/convolution_calc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/ml_inference/convolution_calc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_calc " "Found entity 1: convolution_calc" {  } { { "../../verilog/ml_inference/convolution_calc.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598499692723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499692723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_mlt " "Found entity 1: fp_mlt" {  } { { "../../verilog/floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598499692726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499692726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_add_tree " "Found entity 1: fp_add_tree" {  } { { "../../verilog/floating_point/low_latency/fp_add_tree.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598499692729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499692729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/floating_point/low_latency/fp_add.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/floating_point/low_latency/fp_add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_add " "Found entity 1: fp_add" {  } { { "../../verilog/floating_point/low_latency/fp_add.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598499692733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499692733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/floating_point/fp_common/zero_count.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/floating_point/fp_common/zero_count.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zero_count " "Found entity 1: zero_count" {  } { { "../../verilog/floating_point/fp_common/zero_count.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/fp_common/zero_count.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598499692736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499692736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PAD pad convolution_burst.sv(6) " "Verilog HDL Declaration information at convolution_burst.sv(6): object \"PAD\" differs only in case from object \"pad\" in the same scope" {  } { { "convolution_burst.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/convolution_burst.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598499692853 ""}
{ "Warning" "WSGN_SEARCH_FILE" "convolution_burst.sv 1 1 " "Using design file convolution_burst.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_burst " "Found entity 1: convolution_burst" {  } { { "convolution_burst.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/convolution_burst.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598499692855 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1598499692855 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "convolution_burst " "Elaborating entity \"convolution_burst\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1598499692858 ""}
{ "Warning" "WSGN_SEARCH_FILE" "convolution_csr.sv 1 1 " "Using design file convolution_csr.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_csr " "Found entity 1: convolution_csr" {  } { { "convolution_csr.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/convolution_csr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598499692876 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1598499692876 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "busy_flag convolution_csr.sv(44) " "Verilog HDL error at convolution_csr.sv(44): value cannot be assigned to input \"busy_flag\"" {  } { { "convolution_csr.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/convolution_csr.sv" 44 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598499692878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolution_csr convolution_csr:csr " "Elaborating entity \"convolution_csr\" for hierarchy \"convolution_csr:csr\"" {  } { { "convolution_burst.sv" "csr" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/convolution_burst.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598499692879 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "busy_flag\[4\] busy_flag\[4\] convolution_csr.sv(41) " "Net \"busy_flag\[4\]\" at convolution_csr.sv(41) is already driven by input port \"busy_flag\[4\]\", and cannot be driven by another signal" {  } { { "convolution_csr.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/convolution_csr.sv" 41 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1598499692890 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "busy_flag\[4\] convolution_csr.sv(16) " "\"busy_flag\[4\]\" was declared at convolution_csr.sv(16)" {  } { { "convolution_csr.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/convolution_csr.sv" 16 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499692890 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "busy_flag\[3\] busy_flag\[3\] convolution_csr.sv(41) " "Net \"busy_flag\[3\]\" at convolution_csr.sv(41) is already driven by input port \"busy_flag\[3\]\", and cannot be driven by another signal" {  } { { "convolution_csr.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/convolution_csr.sv" 41 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1598499692890 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "busy_flag\[3\] convolution_csr.sv(16) " "\"busy_flag\[3\]\" was declared at convolution_csr.sv(16)" {  } { { "convolution_csr.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/convolution_csr.sv" 16 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499692890 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "busy_flag\[2\] busy_flag\[2\] convolution_csr.sv(41) " "Net \"busy_flag\[2\]\" at convolution_csr.sv(41) is already driven by input port \"busy_flag\[2\]\", and cannot be driven by another signal" {  } { { "convolution_csr.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/convolution_csr.sv" 41 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1598499692890 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "busy_flag\[2\] convolution_csr.sv(16) " "\"busy_flag\[2\]\" was declared at convolution_csr.sv(16)" {  } { { "convolution_csr.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/convolution_csr.sv" 16 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499692890 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "busy_flag\[1\] busy_flag\[1\] convolution_csr.sv(41) " "Net \"busy_flag\[1\]\" at convolution_csr.sv(41) is already driven by input port \"busy_flag\[1\]\", and cannot be driven by another signal" {  } { { "convolution_csr.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/convolution_csr.sv" 41 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1598499692890 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "busy_flag\[1\] convolution_csr.sv(16) " "\"busy_flag\[1\]\" was declared at convolution_csr.sv(16)" {  } { { "convolution_csr.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/convolution_csr.sv" 16 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499692890 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "busy_flag\[0\] busy_flag\[0\] convolution_csr.sv(41) " "Net \"busy_flag\[0\]\" at convolution_csr.sv(41) is already driven by input port \"busy_flag\[0\]\", and cannot be driven by another signal" {  } { { "convolution_csr.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/convolution_csr.sv" 41 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1598499692890 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "busy_flag\[0\] convolution_csr.sv(16) " "\"busy_flag\[0\]\" was declared at convolution_csr.sv(16)" {  } { { "convolution_csr.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/convolution_csr.sv" 16 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499692890 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "convolution_csr:csr " "Can't elaborate user hierarchy \"convolution_csr:csr\"" {  } { { "convolution_burst.sv" "csr" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/convolution_burst.sv" 115 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598499692891 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/output_files/convolution_burst.map.smsg " "Generated suppressed messages file C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/output_files/convolution_burst.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499692917 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598499692980 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Aug 27 15:41:32 2020 " "Processing ended: Thu Aug 27 15:41:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598499692980 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598499692980 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598499692980 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499692980 ""}
