INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yannick/Vivado/Adder/Adder.srcs/sources_1/new/byte_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byte_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yannick/Vivado/Adder/Adder.gen/sources_1/bd/Adder/ip/Adder_byte_register_0_1/sim/Adder_byte_register_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_byte_register_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yannick/Vivado/Adder/Adder.gen/sources_1/bd/Adder/ip/Adder_byte_register_0_3/sim/Adder_byte_register_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_byte_register_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yannick/Vivado/Adder/Adder.gen/sources_1/bd/Adder/sim/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yannick/Vivado/Adder/Adder.srcs/sim_1/new/adder_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_test
