Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 31 11:44:05 2020
| Host         : LAPTOP-6G37GNJ9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Gyro_Demo_Verilog_timing_summary_routed.rpt -pb Gyro_Demo_Verilog_timing_summary_routed.pb -rpx Gyro_Demo_Verilog_timing_summary_routed.rpx -warn_on_violation
| Design       : Gyro_Demo_Verilog
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 665 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.540        0.000                      0                  910        0.030        0.000                      0                  910        3.000        0.000                       0                   671  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
i_clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          1.540        0.000                      0                  910        0.104        0.000                      0                  910        4.500        0.000                       0                   667  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        1.541        0.000                      0                  910        0.104        0.000                      0                  910        4.500        0.000                       0                   667  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          1.540        0.000                      0                  910        0.030        0.000                      0                  910  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        1.540        0.000                      0                  910        0.030        0.000                      0                  910  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk
  To Clock:  i_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.540ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/flag_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 1.636ns (48.484%)  route 1.738ns (51.516%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 3.605 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y3           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         1.114     0.789    UART0_Ctrl/UART0/UART_CLK/buf_slave_addr_r[0]
    SLICE_X5Y10          LUT4 (Prop_lut4_I1_O)        0.124     0.913 r  UART0_Ctrl/UART0/UART_CLK/flag1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.913    UART0_Ctrl/UART0/UART_CLK/flag1_carry_i_1_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.314 r  UART0_Ctrl/UART0/UART_CLK/flag1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.314    UART0_Ctrl/UART0/UART_CLK/flag1_carry_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  UART0_Ctrl/UART0/UART_CLK/flag1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.428    UART0_Ctrl/UART0/UART_CLK/flag1_carry__0_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.656 r  UART0_Ctrl/UART0/UART_CLK/flag1_carry__1/CO[2]
                         net (fo=33, routed)          0.624     2.280    UART0_Ctrl/UART0/UART_CLK/flag1
    SLICE_X9Y9           LUT2 (Prop_lut2_I0_O)        0.313     2.593 r  UART0_Ctrl/UART0/UART_CLK/flag_i_1/O
                         net (fo=1, routed)           0.000     2.593    UART0_Ctrl/UART0/UART_CLK/flag0
    SLICE_X9Y9           FDCE                                         r  UART0_Ctrl/UART0/UART_CLK/flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 f  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.514     3.605    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X9Y9           FDCE                                         r  UART0_Ctrl/UART0/UART_CLK/flag_reg/C  (IS_INVERTED)
                         clock pessimism              0.570     4.175    
                         clock uncertainty           -0.074     4.101    
    SLICE_X9Y9           FDCE (Setup_fdce_C_D)        0.032     4.133    UART0_Ctrl/UART0/UART_CLK/flag_reg
  -------------------------------------------------------------------
                         required time                          4.133    
                         arrival time                          -2.593    
  -------------------------------------------------------------------
                         slack                                  1.540    

Slack (MET) :             3.247ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.683ns  (logic 1.463ns (21.891%)  route 5.220ns (78.109%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 8.607 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y3           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         3.008     2.683    UART0_Ctrl/UART0/UART_CLK/buf_slave_addr_r[0]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.807 r  UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.807    UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.377 f  UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry__1/CO[2]
                         net (fo=32, routed)          2.212     5.588    UART0_Ctrl/UART0/UART_CLK/clk20_out
    SLICE_X7Y8           LUT6 (Prop_lut6_I0_O)        0.313     5.901 r  UART0_Ctrl/UART0/UART_CLK/cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     5.901    UART0_Ctrl/UART0/UART_CLK/cnt[3]_i_1__0_n_0
    SLICE_X7Y8           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.516     8.607    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X7Y8           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[3]/C
                         clock pessimism              0.585     9.192    
                         clock uncertainty           -0.074     9.118    
    SLICE_X7Y8           FDRE (Setup_fdre_C_D)        0.031     9.149    UART0_Ctrl/UART0/UART_CLK/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.149    
                         arrival time                          -5.901    
  -------------------------------------------------------------------
                         slack                                  3.247    

Slack (MET) :             3.373ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.557ns  (logic 1.463ns (22.311%)  route 5.094ns (77.689%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 8.606 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y3           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         3.008     2.683    UART0_Ctrl/UART0/UART_CLK/buf_slave_addr_r[0]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.807 r  UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.807    UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.377 f  UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry__1/CO[2]
                         net (fo=32, routed)          2.086     5.462    UART0_Ctrl/UART0/UART_CLK/clk20_out
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.313     5.775 r  UART0_Ctrl/UART0/UART_CLK/cnt[8]_i_1__0/O
                         net (fo=1, routed)           0.000     5.775    UART0_Ctrl/UART0/UART_CLK/cnt[8]_i_1__0_n_0
    SLICE_X7Y9           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.515     8.606    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X7Y9           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[8]/C
                         clock pessimism              0.585     9.191    
                         clock uncertainty           -0.074     9.117    
    SLICE_X7Y9           FDRE (Setup_fdre_C_D)        0.032     9.149    UART0_Ctrl/UART0/UART_CLK/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          9.149    
                         arrival time                          -5.775    
  -------------------------------------------------------------------
                         slack                                  3.373    

Slack (MET) :             3.377ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.552ns  (logic 1.463ns (22.328%)  route 5.089ns (77.672%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 8.606 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y3           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         3.008     2.683    UART0_Ctrl/UART0/UART_CLK/buf_slave_addr_r[0]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.807 r  UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.807    UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.377 f  UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry__1/CO[2]
                         net (fo=32, routed)          2.081     5.457    UART0_Ctrl/UART0/UART_CLK/clk20_out
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.313     5.770 r  UART0_Ctrl/UART0/UART_CLK/cnt[7]_i_1__0/O
                         net (fo=1, routed)           0.000     5.770    UART0_Ctrl/UART0/UART_CLK/cnt[7]_i_1__0_n_0
    SLICE_X7Y9           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.515     8.606    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X7Y9           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[7]/C
                         clock pessimism              0.585     9.191    
                         clock uncertainty           -0.074     9.117    
    SLICE_X7Y9           FDRE (Setup_fdre_C_D)        0.031     9.148    UART0_Ctrl/UART0/UART_CLK/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -5.770    
  -------------------------------------------------------------------
                         slack                                  3.377    

Slack (MET) :             3.428ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.547ns  (logic 1.463ns (22.345%)  route 5.084ns (77.655%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 8.606 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y3           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         3.008     2.683    UART0_Ctrl/UART0/UART_CLK/buf_slave_addr_r[0]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.807 r  UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.807    UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.377 f  UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry__1/CO[2]
                         net (fo=32, routed)          2.076     5.452    UART0_Ctrl/UART0/UART_CLK/clk20_out
    SLICE_X6Y9           LUT6 (Prop_lut6_I0_O)        0.313     5.765 r  UART0_Ctrl/UART0/UART_CLK/cnt[0]_i_1__1/O
                         net (fo=1, routed)           0.000     5.765    UART0_Ctrl/UART0/UART_CLK/cnt[0]_i_1__1_n_0
    SLICE_X6Y9           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.515     8.606    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X6Y9           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[0]/C
                         clock pessimism              0.585     9.191    
                         clock uncertainty           -0.074     9.117    
    SLICE_X6Y9           FDRE (Setup_fdre_C_D)        0.077     9.194    UART0_Ctrl/UART0/UART_CLK/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -5.765    
  -------------------------------------------------------------------
                         slack                                  3.428    

Slack (MET) :             3.608ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 1.463ns (23.152%)  route 4.856ns (76.848%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 8.606 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y3           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         3.008     2.683    UART0_Ctrl/UART0/UART_CLK/buf_slave_addr_r[0]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.807 r  UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.807    UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.377 f  UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry__1/CO[2]
                         net (fo=32, routed)          1.848     5.224    UART0_Ctrl/UART0/UART_CLK/clk20_out
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.313     5.537 r  UART0_Ctrl/UART0/UART_CLK/cnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000     5.537    UART0_Ctrl/UART0/UART_CLK/cnt[5]_i_1__0_n_0
    SLICE_X7Y9           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.515     8.606    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X7Y9           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[5]/C
                         clock pessimism              0.585     9.191    
                         clock uncertainty           -0.074     9.117    
    SLICE_X7Y9           FDRE (Setup_fdre_C_D)        0.029     9.146    UART0_Ctrl/UART0/UART_CLK/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          9.146    
                         arrival time                          -5.537    
  -------------------------------------------------------------------
                         slack                                  3.608    

Slack (MET) :             3.650ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.282ns  (logic 1.463ns (23.289%)  route 4.819ns (76.711%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 8.607 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y3           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         3.008     2.683    UART0_Ctrl/UART0/UART_CLK/buf_slave_addr_r[0]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.807 r  UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.807    UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.377 f  UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry__1/CO[2]
                         net (fo=32, routed)          1.810     5.187    UART0_Ctrl/UART0/UART_CLK/clk20_out
    SLICE_X7Y8           LUT6 (Prop_lut6_I0_O)        0.313     5.500 r  UART0_Ctrl/UART0/UART_CLK/cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000     5.500    UART0_Ctrl/UART0/UART_CLK/cnt[4]_i_1__0_n_0
    SLICE_X7Y8           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.516     8.607    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X7Y8           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[4]/C
                         clock pessimism              0.585     9.192    
                         clock uncertainty           -0.074     9.118    
    SLICE_X7Y8           FDRE (Setup_fdre_C_D)        0.032     9.150    UART0_Ctrl/UART0/UART_CLK/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.150    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                  3.650    

Slack (MET) :             3.719ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.193ns  (logic 1.463ns (23.625%)  route 4.730ns (76.375%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y3           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         3.008     2.683    UART0_Ctrl/UART0/UART_CLK/buf_slave_addr_r[0]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.807 r  UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.807    UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.377 f  UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry__1/CO[2]
                         net (fo=32, routed)          1.721     5.098    UART0_Ctrl/UART0/UART_CLK/clk20_out
    SLICE_X9Y10          LUT6 (Prop_lut6_I0_O)        0.313     5.411 r  UART0_Ctrl/UART0/UART_CLK/cnt[10]_i_1__0/O
                         net (fo=1, routed)           0.000     5.411    UART0_Ctrl/UART0/UART_CLK/cnt[10]_i_1__0_n_0
    SLICE_X9Y10          FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.514     8.605    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X9Y10          FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[10]/C
                         clock pessimism              0.570     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X9Y10          FDRE (Setup_fdre_C_D)        0.029     9.130    UART0_Ctrl/UART0/UART_CLK/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          9.130    
                         arrival time                          -5.411    
  -------------------------------------------------------------------
                         slack                                  3.719    

Slack (MET) :             3.721ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.193ns  (logic 1.463ns (23.625%)  route 4.730ns (76.375%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y3           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         3.008     2.683    UART0_Ctrl/UART0/UART_CLK/buf_slave_addr_r[0]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.807 r  UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.807    UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.377 f  UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry__1/CO[2]
                         net (fo=32, routed)          1.721     5.098    UART0_Ctrl/UART0/UART_CLK/clk20_out
    SLICE_X9Y10          LUT6 (Prop_lut6_I0_O)        0.313     5.411 r  UART0_Ctrl/UART0/UART_CLK/cnt[15]_i_1__0/O
                         net (fo=1, routed)           0.000     5.411    UART0_Ctrl/UART0/UART_CLK/cnt[15]_i_1__0_n_0
    SLICE_X9Y10          FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.514     8.605    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X9Y10          FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[15]/C
                         clock pessimism              0.570     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X9Y10          FDRE (Setup_fdre_C_D)        0.031     9.132    UART0_Ctrl/UART0/UART_CLK/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          9.132    
                         arrival time                          -5.411    
  -------------------------------------------------------------------
                         slack                                  3.721    

Slack (MET) :             3.774ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.155ns  (logic 1.578ns (25.638%)  route 4.577ns (74.362%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 8.607 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y3           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         2.869     2.543    UART0_Ctrl/UART0/UART_CLK/buf_slave_addr_r[0]
    SLICE_X9Y11          LUT3 (Prop_lut3_I1_O)        0.124     2.667 r  UART0_Ctrl/UART0/UART_CLK/cnt1_carry_i_8__0/O
                         net (fo=1, routed)           0.000     2.667    UART0_Ctrl/UART0/UART_CLK/cnt1_carry_i_8__0_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.199 r  UART0_Ctrl/UART0/UART_CLK/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.199    UART0_Ctrl/UART0/UART_CLK/cnt1_carry_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.313 r  UART0_Ctrl/UART0/UART_CLK/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.313    UART0_Ctrl/UART0/UART_CLK/cnt1_carry__0_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.427 r  UART0_Ctrl/UART0/UART_CLK/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.427    UART0_Ctrl/UART0/UART_CLK/cnt1_carry__1_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.541 f  UART0_Ctrl/UART0/UART_CLK/cnt1_carry__2/CO[3]
                         net (fo=31, routed)          1.708     5.249    UART0_Ctrl/UART0/UART_CLK/cnt1
    SLICE_X7Y8           LUT6 (Prop_lut6_I3_O)        0.124     5.373 r  UART0_Ctrl/UART0/UART_CLK/cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     5.373    UART0_Ctrl/UART0/UART_CLK/cnt[1]_i_1__0_n_0
    SLICE_X7Y8           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.516     8.607    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X7Y8           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[1]/C
                         clock pessimism              0.585     9.192    
                         clock uncertainty           -0.074     9.118    
    SLICE_X7Y8           FDRE (Setup_fdre_C_D)        0.029     9.147    UART0_Ctrl/UART0/UART_CLK/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.147    
                         arrival time                          -5.373    
  -------------------------------------------------------------------
                         slack                                  3.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 UART0_Ctrl/UART_Package0/tx_wr_data_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/tx_wr_data_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.561    -0.565    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X19Y7          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[34]/Q
                         net (fo=1, routed)           0.052    -0.372    UART0_Ctrl/UART_Package0/tx_wr_data[34]
    SLICE_X18Y7          LUT5 (Prop_lut5_I0_O)        0.045    -0.327 r  UART0_Ctrl/UART_Package0/tx_wr_data[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    UART0_Ctrl/UART_Package0/tx_wr_data[26]_i_1_n_0
    SLICE_X18Y7          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.830    -0.799    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X18Y7          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[26]/C
                         clock pessimism              0.247    -0.552    
    SLICE_X18Y7          FDCE (Hold_fdce_C_D)         0.121    -0.431    UART0_Ctrl/UART_Package0/tx_wr_data_reg[26]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 UART0_Ctrl/anglex_data_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/data_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.562    -0.564    UART0_Ctrl/clk_out1
    SLICE_X19Y3          FDCE                                         r  UART0_Ctrl/anglex_data_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  UART0_Ctrl/anglex_data_i_reg[4]/Q
                         net (fo=1, routed)           0.054    -0.369    UART0_Ctrl/anglex_data_i_reg_n_0_[4]
    SLICE_X18Y3          LUT5 (Prop_lut5_I2_O)        0.045    -0.324 r  UART0_Ctrl/data_1[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    UART0_Ctrl/data_1[4]_i_1_n_0
    SLICE_X18Y3          FDCE                                         r  UART0_Ctrl/data_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.831    -0.798    UART0_Ctrl/clk_out1
    SLICE_X18Y3          FDCE                                         r  UART0_Ctrl/data_1_reg[4]/C
                         clock pessimism              0.247    -0.551    
    SLICE_X18Y3          FDCE (Hold_fdce_C_D)         0.121    -0.430    UART0_Ctrl/data_1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Gyro_0/Gyro_Init_0/Trigger_Write/reg_trig_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_0/buf_iic_write_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.571    -0.555    Gyro_0/Gyro_Init_0/Trigger_Write/clk_out1
    SLICE_X0Y1           FDCE                                         r  Gyro_0/Gyro_Init_0/Trigger_Write/reg_trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.414 r  Gyro_0/Gyro_Init_0/Trigger_Write/reg_trig_reg/Q
                         net (fo=1, routed)           0.058    -0.357    IIC_0/i_iic_write
    SLICE_X0Y1           FDCE                                         r  IIC_0/buf_iic_write_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.840    -0.789    IIC_0/clk_out1
    SLICE_X0Y1           FDCE                                         r  IIC_0/buf_iic_write_reg/C
                         clock pessimism              0.234    -0.555    
    SLICE_X0Y1           FDCE (Hold_fdce_C_D)         0.071    -0.484    IIC_0/buf_iic_write_reg
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 UART0_Ctrl/UART0/UART_Tx0/send_buffer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_Tx0/send_buffer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.565    -0.561    UART0_Ctrl/UART0/UART_Tx0/clk_out1
    SLICE_X11Y8          FDCE                                         r  UART0_Ctrl/UART0/UART_Tx0/send_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  UART0_Ctrl/UART0/UART_Tx0/send_buffer_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.333    UART0_Ctrl/UART0/UART_Tx0/send_buffer_reg_n_0_[1]
    SLICE_X10Y8          LUT4 (Prop_lut4_I3_O)        0.045    -0.288 r  UART0_Ctrl/UART0/UART_Tx0/send_buffer[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    UART0_Ctrl/UART0/UART_Tx0/p_1_in[0]
    SLICE_X10Y8          FDCE                                         r  UART0_Ctrl/UART0/UART_Tx0/send_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.835    -0.794    UART0_Ctrl/UART0/UART_Tx0/clk_out1
    SLICE_X10Y8          FDCE                                         r  UART0_Ctrl/UART0/UART_Tx0/send_buffer_reg[0]/C
                         clock pessimism              0.246    -0.548    
    SLICE_X10Y8          FDCE (Hold_fdce_C_D)         0.120    -0.428    UART0_Ctrl/UART0/UART_Tx0/send_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 UART0_Ctrl/UART_Package0/tx_wr_data_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/tx_wr_data_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.186ns (75.768%)  route 0.059ns (24.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.563    -0.563    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X21Y1          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[33]/Q
                         net (fo=1, routed)           0.059    -0.363    UART0_Ctrl/UART_Package0/tx_wr_data[33]
    SLICE_X20Y1          LUT5 (Prop_lut5_I0_O)        0.045    -0.318 r  UART0_Ctrl/UART_Package0/tx_wr_data[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.318    UART0_Ctrl/UART_Package0/tx_wr_data[25]_i_1_n_0
    SLICE_X20Y1          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.832    -0.797    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X20Y1          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[25]/C
                         clock pessimism              0.247    -0.550    
    SLICE_X20Y1          FDCE (Hold_fdce_C_D)         0.092    -0.458    UART0_Ctrl/UART_Package0/tx_wr_data_reg[25]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Gyro_0/temperature_data_o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/temperature_data_i_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.861%)  route 0.121ns (46.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.563    -0.563    Gyro_0/clk_out1
    SLICE_X16Y6          FDCE                                         r  Gyro_0/temperature_data_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  Gyro_0/temperature_data_o_reg[10]/Q
                         net (fo=1, routed)           0.121    -0.302    UART0_Ctrl/i_temperature_data[10]
    SLICE_X15Y6          FDCE                                         r  UART0_Ctrl/temperature_data_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.835    -0.794    UART0_Ctrl/clk_out1
    SLICE_X15Y6          FDCE                                         r  UART0_Ctrl/temperature_data_i_reg[10]/C
                         clock pessimism              0.269    -0.525    
    SLICE_X15Y6          FDCE (Hold_fdce_C_D)         0.078    -0.447    UART0_Ctrl/temperature_data_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Gyro_0/magx_data_o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/magx_data_i_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.861%)  route 0.121ns (46.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.563    -0.563    Gyro_0/clk_out1
    SLICE_X16Y5          FDCE                                         r  Gyro_0/magx_data_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  Gyro_0/magx_data_o_reg[10]/Q
                         net (fo=1, routed)           0.121    -0.302    UART0_Ctrl/i_magx_data[10]
    SLICE_X15Y6          FDCE                                         r  UART0_Ctrl/magx_data_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.835    -0.794    UART0_Ctrl/clk_out1
    SLICE_X15Y6          FDCE                                         r  UART0_Ctrl/magx_data_i_reg[10]/C
                         clock pessimism              0.269    -0.525    
    SLICE_X15Y6          FDCE (Hold_fdce_C_D)         0.075    -0.450    UART0_Ctrl/magx_data_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.564    -0.562    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X15Y8          FDCE                                         r  UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[4]/Q
                         net (fo=7, routed)           0.099    -0.322    UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg_n_0_[4]
    SLICE_X14Y8          LUT6 (Prop_lut6_I5_O)        0.045    -0.277 r  UART0_Ctrl/UART_Package0/FSM_onehot_state_current[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    UART0_Ctrl/UART_Package0/FSM_onehot_state_current[0]_i_1_n_0
    SLICE_X14Y8          FDPE                                         r  UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.834    -0.795    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X14Y8          FDPE                                         r  UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[0]/C
                         clock pessimism              0.246    -0.549    
    SLICE_X14Y8          FDPE (Hold_fdpe_C_D)         0.120    -0.429    UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[0]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Gyro_0/magx_data_o_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/magx_data_i_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.566    -0.560    Gyro_0/clk_out1
    SLICE_X12Y2          FDCE                                         r  Gyro_0/magx_data_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Gyro_0/magx_data_o_reg[14]/Q
                         net (fo=1, routed)           0.103    -0.317    UART0_Ctrl/i_magx_data[14]
    SLICE_X15Y2          FDCE                                         r  UART0_Ctrl/magx_data_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.836    -0.793    UART0_Ctrl/clk_out1
    SLICE_X15Y2          FDCE                                         r  UART0_Ctrl/magx_data_i_reg[14]/C
                         clock pessimism              0.249    -0.544    
    SLICE_X15Y2          FDCE (Hold_fdce_C_D)         0.075    -0.469    UART0_Ctrl/magx_data_i_reg[14]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Gyro_0/magx_data_o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/magx_data_i_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.600%)  route 0.122ns (46.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.563    -0.563    Gyro_0/clk_out1
    SLICE_X16Y5          FDCE                                         r  Gyro_0/magx_data_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  Gyro_0/magx_data_o_reg[13]/Q
                         net (fo=1, routed)           0.122    -0.300    UART0_Ctrl/i_magx_data[13]
    SLICE_X15Y6          FDCE                                         r  UART0_Ctrl/magx_data_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.835    -0.794    UART0_Ctrl/clk_out1
    SLICE_X15Y6          FDCE                                         r  UART0_Ctrl/magx_data_i_reg[13]/C
                         clock pessimism              0.269    -0.525    
    SLICE_X15Y6          FDCE (Hold_fdce_C_D)         0.071    -0.454    UART0_Ctrl/magx_data_i_reg[13]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { System_Clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    System_Clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y1       Gyro_0/Gyro_Init_0/Trigger_Write/FSM_sequential_state_current_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y1       Gyro_0/Gyro_Init_0/Trigger_Write/FSM_sequential_state_current_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y0       Gyro_0/Gyro_Init_0/Trigger_Write/flg_hold_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y1       Gyro_0/Gyro_Init_0/Trigger_Write/reg_en_rise_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y1       Gyro_0/Gyro_Init_0/Trigger_Write/reg_en_rise_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y0       Gyro_0/Gyro_Init_0/Trigger_Write/reg_hold_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y0       Gyro_0/Gyro_Init_0/Trigger_Write/reg_hold_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y3      Gyro_0/Gyro_Read_Data_0/iic_data_i_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y1       Gyro_0/Gyro_Init_0/Trigger_Write/FSM_sequential_state_current_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y1       Gyro_0/Gyro_Init_0/Trigger_Write/FSM_sequential_state_current_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y0       Gyro_0/Gyro_Init_0/Trigger_Write/flg_hold_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y1       Gyro_0/Gyro_Init_0/Trigger_Write/reg_en_rise_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y1       Gyro_0/Gyro_Init_0/Trigger_Write/reg_en_rise_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y0       Gyro_0/Gyro_Init_0/Trigger_Write/reg_hold_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y0       Gyro_0/Gyro_Init_0/Trigger_Write/reg_hold_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y3      Gyro_0/Gyro_Read_Data_0/iic_data_i_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y3      Gyro_0/Gyro_Read_Data_0/iic_data_i_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y2      Gyro_0/Gyro_Read_Data_0/iic_data_i_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y3       Gyro_0/Gyro_Read_Data_0/read_addr_i_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y4       Gyro_0/Gyro_Read_Data_0/read_clock/cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y5       Gyro_0/Gyro_Read_Data_0/read_clock/cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y5       Gyro_0/Gyro_Read_Data_0/read_clock/cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y5       Gyro_0/Gyro_Read_Data_0/read_clock/cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y5       Gyro_0/Gyro_Read_Data_0/read_clock/cnt_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y6       Gyro_0/Gyro_Read_Data_0/read_clock/cnt_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y6       Gyro_0/Gyro_Read_Data_0/read_clock/cnt_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y6       Gyro_0/Gyro_Read_Data_0/read_clock/cnt_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y6       Gyro_0/Gyro_Read_Data_0/read_clock/cnt_reg[24]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { System_Clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    System_Clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.541ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/flag_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 1.636ns (48.484%)  route 1.738ns (51.516%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 3.605 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y3           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         1.114     0.789    UART0_Ctrl/UART0/UART_CLK/buf_slave_addr_r[0]
    SLICE_X5Y10          LUT4 (Prop_lut4_I1_O)        0.124     0.913 r  UART0_Ctrl/UART0/UART_CLK/flag1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.913    UART0_Ctrl/UART0/UART_CLK/flag1_carry_i_1_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.314 r  UART0_Ctrl/UART0/UART_CLK/flag1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.314    UART0_Ctrl/UART0/UART_CLK/flag1_carry_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  UART0_Ctrl/UART0/UART_CLK/flag1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.428    UART0_Ctrl/UART0/UART_CLK/flag1_carry__0_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.656 r  UART0_Ctrl/UART0/UART_CLK/flag1_carry__1/CO[2]
                         net (fo=33, routed)          0.624     2.280    UART0_Ctrl/UART0/UART_CLK/flag1
    SLICE_X9Y9           LUT2 (Prop_lut2_I0_O)        0.313     2.593 r  UART0_Ctrl/UART0/UART_CLK/flag_i_1/O
                         net (fo=1, routed)           0.000     2.593    UART0_Ctrl/UART0/UART_CLK/flag0
    SLICE_X9Y9           FDCE                                         r  UART0_Ctrl/UART0/UART_CLK/flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 f  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.514     3.605    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X9Y9           FDCE                                         r  UART0_Ctrl/UART0/UART_CLK/flag_reg/C  (IS_INVERTED)
                         clock pessimism              0.570     4.175    
                         clock uncertainty           -0.074     4.102    
    SLICE_X9Y9           FDCE (Setup_fdce_C_D)        0.032     4.134    UART0_Ctrl/UART0/UART_CLK/flag_reg
  -------------------------------------------------------------------
                         required time                          4.134    
                         arrival time                          -2.593    
  -------------------------------------------------------------------
                         slack                                  1.541    

Slack (MET) :             3.248ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.683ns  (logic 1.463ns (21.891%)  route 5.220ns (78.109%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 8.607 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y3           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         3.008     2.683    UART0_Ctrl/UART0/UART_CLK/buf_slave_addr_r[0]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.807 r  UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.807    UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.377 f  UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry__1/CO[2]
                         net (fo=32, routed)          2.212     5.588    UART0_Ctrl/UART0/UART_CLK/clk20_out
    SLICE_X7Y8           LUT6 (Prop_lut6_I0_O)        0.313     5.901 r  UART0_Ctrl/UART0/UART_CLK/cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     5.901    UART0_Ctrl/UART0/UART_CLK/cnt[3]_i_1__0_n_0
    SLICE_X7Y8           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.516     8.607    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X7Y8           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[3]/C
                         clock pessimism              0.585     9.192    
                         clock uncertainty           -0.074     9.119    
    SLICE_X7Y8           FDRE (Setup_fdre_C_D)        0.031     9.150    UART0_Ctrl/UART0/UART_CLK/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.150    
                         arrival time                          -5.901    
  -------------------------------------------------------------------
                         slack                                  3.248    

Slack (MET) :             3.374ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.557ns  (logic 1.463ns (22.311%)  route 5.094ns (77.689%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 8.606 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y3           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         3.008     2.683    UART0_Ctrl/UART0/UART_CLK/buf_slave_addr_r[0]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.807 r  UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.807    UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.377 f  UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry__1/CO[2]
                         net (fo=32, routed)          2.086     5.462    UART0_Ctrl/UART0/UART_CLK/clk20_out
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.313     5.775 r  UART0_Ctrl/UART0/UART_CLK/cnt[8]_i_1__0/O
                         net (fo=1, routed)           0.000     5.775    UART0_Ctrl/UART0/UART_CLK/cnt[8]_i_1__0_n_0
    SLICE_X7Y9           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.515     8.606    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X7Y9           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[8]/C
                         clock pessimism              0.585     9.191    
                         clock uncertainty           -0.074     9.118    
    SLICE_X7Y9           FDRE (Setup_fdre_C_D)        0.032     9.150    UART0_Ctrl/UART0/UART_CLK/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          9.150    
                         arrival time                          -5.775    
  -------------------------------------------------------------------
                         slack                                  3.374    

Slack (MET) :             3.378ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.552ns  (logic 1.463ns (22.328%)  route 5.089ns (77.672%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 8.606 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y3           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         3.008     2.683    UART0_Ctrl/UART0/UART_CLK/buf_slave_addr_r[0]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.807 r  UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.807    UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.377 f  UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry__1/CO[2]
                         net (fo=32, routed)          2.081     5.457    UART0_Ctrl/UART0/UART_CLK/clk20_out
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.313     5.770 r  UART0_Ctrl/UART0/UART_CLK/cnt[7]_i_1__0/O
                         net (fo=1, routed)           0.000     5.770    UART0_Ctrl/UART0/UART_CLK/cnt[7]_i_1__0_n_0
    SLICE_X7Y9           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.515     8.606    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X7Y9           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[7]/C
                         clock pessimism              0.585     9.191    
                         clock uncertainty           -0.074     9.118    
    SLICE_X7Y9           FDRE (Setup_fdre_C_D)        0.031     9.149    UART0_Ctrl/UART0/UART_CLK/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          9.149    
                         arrival time                          -5.770    
  -------------------------------------------------------------------
                         slack                                  3.378    

Slack (MET) :             3.429ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.547ns  (logic 1.463ns (22.345%)  route 5.084ns (77.655%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 8.606 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y3           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         3.008     2.683    UART0_Ctrl/UART0/UART_CLK/buf_slave_addr_r[0]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.807 r  UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.807    UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.377 f  UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry__1/CO[2]
                         net (fo=32, routed)          2.076     5.452    UART0_Ctrl/UART0/UART_CLK/clk20_out
    SLICE_X6Y9           LUT6 (Prop_lut6_I0_O)        0.313     5.765 r  UART0_Ctrl/UART0/UART_CLK/cnt[0]_i_1__1/O
                         net (fo=1, routed)           0.000     5.765    UART0_Ctrl/UART0/UART_CLK/cnt[0]_i_1__1_n_0
    SLICE_X6Y9           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.515     8.606    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X6Y9           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[0]/C
                         clock pessimism              0.585     9.191    
                         clock uncertainty           -0.074     9.118    
    SLICE_X6Y9           FDRE (Setup_fdre_C_D)        0.077     9.195    UART0_Ctrl/UART0/UART_CLK/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.195    
                         arrival time                          -5.765    
  -------------------------------------------------------------------
                         slack                                  3.429    

Slack (MET) :             3.609ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 1.463ns (23.152%)  route 4.856ns (76.848%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 8.606 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y3           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         3.008     2.683    UART0_Ctrl/UART0/UART_CLK/buf_slave_addr_r[0]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.807 r  UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.807    UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.377 f  UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry__1/CO[2]
                         net (fo=32, routed)          1.848     5.224    UART0_Ctrl/UART0/UART_CLK/clk20_out
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.313     5.537 r  UART0_Ctrl/UART0/UART_CLK/cnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000     5.537    UART0_Ctrl/UART0/UART_CLK/cnt[5]_i_1__0_n_0
    SLICE_X7Y9           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.515     8.606    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X7Y9           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[5]/C
                         clock pessimism              0.585     9.191    
                         clock uncertainty           -0.074     9.118    
    SLICE_X7Y9           FDRE (Setup_fdre_C_D)        0.029     9.147    UART0_Ctrl/UART0/UART_CLK/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          9.147    
                         arrival time                          -5.537    
  -------------------------------------------------------------------
                         slack                                  3.609    

Slack (MET) :             3.650ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.282ns  (logic 1.463ns (23.289%)  route 4.819ns (76.711%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 8.607 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y3           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         3.008     2.683    UART0_Ctrl/UART0/UART_CLK/buf_slave_addr_r[0]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.807 r  UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.807    UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.377 f  UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry__1/CO[2]
                         net (fo=32, routed)          1.810     5.187    UART0_Ctrl/UART0/UART_CLK/clk20_out
    SLICE_X7Y8           LUT6 (Prop_lut6_I0_O)        0.313     5.500 r  UART0_Ctrl/UART0/UART_CLK/cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000     5.500    UART0_Ctrl/UART0/UART_CLK/cnt[4]_i_1__0_n_0
    SLICE_X7Y8           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.516     8.607    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X7Y8           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[4]/C
                         clock pessimism              0.585     9.192    
                         clock uncertainty           -0.074     9.119    
    SLICE_X7Y8           FDRE (Setup_fdre_C_D)        0.032     9.151    UART0_Ctrl/UART0/UART_CLK/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.151    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                  3.650    

Slack (MET) :             3.720ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.193ns  (logic 1.463ns (23.625%)  route 4.730ns (76.375%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y3           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         3.008     2.683    UART0_Ctrl/UART0/UART_CLK/buf_slave_addr_r[0]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.807 r  UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.807    UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.377 f  UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry__1/CO[2]
                         net (fo=32, routed)          1.721     5.098    UART0_Ctrl/UART0/UART_CLK/clk20_out
    SLICE_X9Y10          LUT6 (Prop_lut6_I0_O)        0.313     5.411 r  UART0_Ctrl/UART0/UART_CLK/cnt[10]_i_1__0/O
                         net (fo=1, routed)           0.000     5.411    UART0_Ctrl/UART0/UART_CLK/cnt[10]_i_1__0_n_0
    SLICE_X9Y10          FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.514     8.605    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X9Y10          FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[10]/C
                         clock pessimism              0.570     9.175    
                         clock uncertainty           -0.074     9.102    
    SLICE_X9Y10          FDRE (Setup_fdre_C_D)        0.029     9.131    UART0_Ctrl/UART0/UART_CLK/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          9.131    
                         arrival time                          -5.411    
  -------------------------------------------------------------------
                         slack                                  3.720    

Slack (MET) :             3.722ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.193ns  (logic 1.463ns (23.625%)  route 4.730ns (76.375%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y3           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         3.008     2.683    UART0_Ctrl/UART0/UART_CLK/buf_slave_addr_r[0]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.807 r  UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.807    UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.377 f  UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry__1/CO[2]
                         net (fo=32, routed)          1.721     5.098    UART0_Ctrl/UART0/UART_CLK/clk20_out
    SLICE_X9Y10          LUT6 (Prop_lut6_I0_O)        0.313     5.411 r  UART0_Ctrl/UART0/UART_CLK/cnt[15]_i_1__0/O
                         net (fo=1, routed)           0.000     5.411    UART0_Ctrl/UART0/UART_CLK/cnt[15]_i_1__0_n_0
    SLICE_X9Y10          FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.514     8.605    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X9Y10          FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[15]/C
                         clock pessimism              0.570     9.175    
                         clock uncertainty           -0.074     9.102    
    SLICE_X9Y10          FDRE (Setup_fdre_C_D)        0.031     9.133    UART0_Ctrl/UART0/UART_CLK/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          9.133    
                         arrival time                          -5.411    
  -------------------------------------------------------------------
                         slack                                  3.722    

Slack (MET) :             3.774ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.155ns  (logic 1.578ns (25.638%)  route 4.577ns (74.362%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 8.607 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y3           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         2.869     2.543    UART0_Ctrl/UART0/UART_CLK/buf_slave_addr_r[0]
    SLICE_X9Y11          LUT3 (Prop_lut3_I1_O)        0.124     2.667 r  UART0_Ctrl/UART0/UART_CLK/cnt1_carry_i_8__0/O
                         net (fo=1, routed)           0.000     2.667    UART0_Ctrl/UART0/UART_CLK/cnt1_carry_i_8__0_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.199 r  UART0_Ctrl/UART0/UART_CLK/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.199    UART0_Ctrl/UART0/UART_CLK/cnt1_carry_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.313 r  UART0_Ctrl/UART0/UART_CLK/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.313    UART0_Ctrl/UART0/UART_CLK/cnt1_carry__0_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.427 r  UART0_Ctrl/UART0/UART_CLK/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.427    UART0_Ctrl/UART0/UART_CLK/cnt1_carry__1_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.541 f  UART0_Ctrl/UART0/UART_CLK/cnt1_carry__2/CO[3]
                         net (fo=31, routed)          1.708     5.249    UART0_Ctrl/UART0/UART_CLK/cnt1
    SLICE_X7Y8           LUT6 (Prop_lut6_I3_O)        0.124     5.373 r  UART0_Ctrl/UART0/UART_CLK/cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     5.373    UART0_Ctrl/UART0/UART_CLK/cnt[1]_i_1__0_n_0
    SLICE_X7Y8           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.516     8.607    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X7Y8           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[1]/C
                         clock pessimism              0.585     9.192    
                         clock uncertainty           -0.074     9.119    
    SLICE_X7Y8           FDRE (Setup_fdre_C_D)        0.029     9.148    UART0_Ctrl/UART0/UART_CLK/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -5.373    
  -------------------------------------------------------------------
                         slack                                  3.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 UART0_Ctrl/UART_Package0/tx_wr_data_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/tx_wr_data_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.561    -0.565    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X19Y7          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[34]/Q
                         net (fo=1, routed)           0.052    -0.372    UART0_Ctrl/UART_Package0/tx_wr_data[34]
    SLICE_X18Y7          LUT5 (Prop_lut5_I0_O)        0.045    -0.327 r  UART0_Ctrl/UART_Package0/tx_wr_data[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    UART0_Ctrl/UART_Package0/tx_wr_data[26]_i_1_n_0
    SLICE_X18Y7          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.830    -0.799    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X18Y7          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[26]/C
                         clock pessimism              0.247    -0.552    
    SLICE_X18Y7          FDCE (Hold_fdce_C_D)         0.121    -0.431    UART0_Ctrl/UART_Package0/tx_wr_data_reg[26]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 UART0_Ctrl/anglex_data_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/data_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.562    -0.564    UART0_Ctrl/clk_out1
    SLICE_X19Y3          FDCE                                         r  UART0_Ctrl/anglex_data_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  UART0_Ctrl/anglex_data_i_reg[4]/Q
                         net (fo=1, routed)           0.054    -0.369    UART0_Ctrl/anglex_data_i_reg_n_0_[4]
    SLICE_X18Y3          LUT5 (Prop_lut5_I2_O)        0.045    -0.324 r  UART0_Ctrl/data_1[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    UART0_Ctrl/data_1[4]_i_1_n_0
    SLICE_X18Y3          FDCE                                         r  UART0_Ctrl/data_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.831    -0.798    UART0_Ctrl/clk_out1
    SLICE_X18Y3          FDCE                                         r  UART0_Ctrl/data_1_reg[4]/C
                         clock pessimism              0.247    -0.551    
    SLICE_X18Y3          FDCE (Hold_fdce_C_D)         0.121    -0.430    UART0_Ctrl/data_1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Gyro_0/Gyro_Init_0/Trigger_Write/reg_trig_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_0/buf_iic_write_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.571    -0.555    Gyro_0/Gyro_Init_0/Trigger_Write/clk_out1
    SLICE_X0Y1           FDCE                                         r  Gyro_0/Gyro_Init_0/Trigger_Write/reg_trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.414 r  Gyro_0/Gyro_Init_0/Trigger_Write/reg_trig_reg/Q
                         net (fo=1, routed)           0.058    -0.357    IIC_0/i_iic_write
    SLICE_X0Y1           FDCE                                         r  IIC_0/buf_iic_write_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.840    -0.789    IIC_0/clk_out1
    SLICE_X0Y1           FDCE                                         r  IIC_0/buf_iic_write_reg/C
                         clock pessimism              0.234    -0.555    
    SLICE_X0Y1           FDCE (Hold_fdce_C_D)         0.071    -0.484    IIC_0/buf_iic_write_reg
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 UART0_Ctrl/UART0/UART_Tx0/send_buffer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_Tx0/send_buffer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.565    -0.561    UART0_Ctrl/UART0/UART_Tx0/clk_out1
    SLICE_X11Y8          FDCE                                         r  UART0_Ctrl/UART0/UART_Tx0/send_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  UART0_Ctrl/UART0/UART_Tx0/send_buffer_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.333    UART0_Ctrl/UART0/UART_Tx0/send_buffer_reg_n_0_[1]
    SLICE_X10Y8          LUT4 (Prop_lut4_I3_O)        0.045    -0.288 r  UART0_Ctrl/UART0/UART_Tx0/send_buffer[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    UART0_Ctrl/UART0/UART_Tx0/p_1_in[0]
    SLICE_X10Y8          FDCE                                         r  UART0_Ctrl/UART0/UART_Tx0/send_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.835    -0.794    UART0_Ctrl/UART0/UART_Tx0/clk_out1
    SLICE_X10Y8          FDCE                                         r  UART0_Ctrl/UART0/UART_Tx0/send_buffer_reg[0]/C
                         clock pessimism              0.246    -0.548    
    SLICE_X10Y8          FDCE (Hold_fdce_C_D)         0.120    -0.428    UART0_Ctrl/UART0/UART_Tx0/send_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 UART0_Ctrl/UART_Package0/tx_wr_data_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/tx_wr_data_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.186ns (75.768%)  route 0.059ns (24.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.563    -0.563    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X21Y1          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[33]/Q
                         net (fo=1, routed)           0.059    -0.363    UART0_Ctrl/UART_Package0/tx_wr_data[33]
    SLICE_X20Y1          LUT5 (Prop_lut5_I0_O)        0.045    -0.318 r  UART0_Ctrl/UART_Package0/tx_wr_data[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.318    UART0_Ctrl/UART_Package0/tx_wr_data[25]_i_1_n_0
    SLICE_X20Y1          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.832    -0.797    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X20Y1          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[25]/C
                         clock pessimism              0.247    -0.550    
    SLICE_X20Y1          FDCE (Hold_fdce_C_D)         0.092    -0.458    UART0_Ctrl/UART_Package0/tx_wr_data_reg[25]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Gyro_0/temperature_data_o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/temperature_data_i_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.861%)  route 0.121ns (46.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.563    -0.563    Gyro_0/clk_out1
    SLICE_X16Y6          FDCE                                         r  Gyro_0/temperature_data_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  Gyro_0/temperature_data_o_reg[10]/Q
                         net (fo=1, routed)           0.121    -0.302    UART0_Ctrl/i_temperature_data[10]
    SLICE_X15Y6          FDCE                                         r  UART0_Ctrl/temperature_data_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.835    -0.794    UART0_Ctrl/clk_out1
    SLICE_X15Y6          FDCE                                         r  UART0_Ctrl/temperature_data_i_reg[10]/C
                         clock pessimism              0.269    -0.525    
    SLICE_X15Y6          FDCE (Hold_fdce_C_D)         0.078    -0.447    UART0_Ctrl/temperature_data_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Gyro_0/magx_data_o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/magx_data_i_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.861%)  route 0.121ns (46.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.563    -0.563    Gyro_0/clk_out1
    SLICE_X16Y5          FDCE                                         r  Gyro_0/magx_data_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  Gyro_0/magx_data_o_reg[10]/Q
                         net (fo=1, routed)           0.121    -0.302    UART0_Ctrl/i_magx_data[10]
    SLICE_X15Y6          FDCE                                         r  UART0_Ctrl/magx_data_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.835    -0.794    UART0_Ctrl/clk_out1
    SLICE_X15Y6          FDCE                                         r  UART0_Ctrl/magx_data_i_reg[10]/C
                         clock pessimism              0.269    -0.525    
    SLICE_X15Y6          FDCE (Hold_fdce_C_D)         0.075    -0.450    UART0_Ctrl/magx_data_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.564    -0.562    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X15Y8          FDCE                                         r  UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[4]/Q
                         net (fo=7, routed)           0.099    -0.322    UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg_n_0_[4]
    SLICE_X14Y8          LUT6 (Prop_lut6_I5_O)        0.045    -0.277 r  UART0_Ctrl/UART_Package0/FSM_onehot_state_current[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    UART0_Ctrl/UART_Package0/FSM_onehot_state_current[0]_i_1_n_0
    SLICE_X14Y8          FDPE                                         r  UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.834    -0.795    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X14Y8          FDPE                                         r  UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[0]/C
                         clock pessimism              0.246    -0.549    
    SLICE_X14Y8          FDPE (Hold_fdpe_C_D)         0.120    -0.429    UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[0]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Gyro_0/magx_data_o_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/magx_data_i_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.566    -0.560    Gyro_0/clk_out1
    SLICE_X12Y2          FDCE                                         r  Gyro_0/magx_data_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Gyro_0/magx_data_o_reg[14]/Q
                         net (fo=1, routed)           0.103    -0.317    UART0_Ctrl/i_magx_data[14]
    SLICE_X15Y2          FDCE                                         r  UART0_Ctrl/magx_data_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.836    -0.793    UART0_Ctrl/clk_out1
    SLICE_X15Y2          FDCE                                         r  UART0_Ctrl/magx_data_i_reg[14]/C
                         clock pessimism              0.249    -0.544    
    SLICE_X15Y2          FDCE (Hold_fdce_C_D)         0.075    -0.469    UART0_Ctrl/magx_data_i_reg[14]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Gyro_0/magx_data_o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/magx_data_i_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.600%)  route 0.122ns (46.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.563    -0.563    Gyro_0/clk_out1
    SLICE_X16Y5          FDCE                                         r  Gyro_0/magx_data_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  Gyro_0/magx_data_o_reg[13]/Q
                         net (fo=1, routed)           0.122    -0.300    UART0_Ctrl/i_magx_data[13]
    SLICE_X15Y6          FDCE                                         r  UART0_Ctrl/magx_data_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.835    -0.794    UART0_Ctrl/clk_out1
    SLICE_X15Y6          FDCE                                         r  UART0_Ctrl/magx_data_i_reg[13]/C
                         clock pessimism              0.269    -0.525    
    SLICE_X15Y6          FDCE (Hold_fdce_C_D)         0.071    -0.454    UART0_Ctrl/magx_data_i_reg[13]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { System_Clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    System_Clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y1       Gyro_0/Gyro_Init_0/Trigger_Write/FSM_sequential_state_current_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y1       Gyro_0/Gyro_Init_0/Trigger_Write/FSM_sequential_state_current_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y0       Gyro_0/Gyro_Init_0/Trigger_Write/flg_hold_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y1       Gyro_0/Gyro_Init_0/Trigger_Write/reg_en_rise_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y1       Gyro_0/Gyro_Init_0/Trigger_Write/reg_en_rise_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y0       Gyro_0/Gyro_Init_0/Trigger_Write/reg_hold_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y0       Gyro_0/Gyro_Init_0/Trigger_Write/reg_hold_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y3      Gyro_0/Gyro_Read_Data_0/iic_data_i_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y1       Gyro_0/Gyro_Init_0/Trigger_Write/FSM_sequential_state_current_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y1       Gyro_0/Gyro_Init_0/Trigger_Write/FSM_sequential_state_current_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y0       Gyro_0/Gyro_Init_0/Trigger_Write/flg_hold_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y1       Gyro_0/Gyro_Init_0/Trigger_Write/reg_en_rise_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y1       Gyro_0/Gyro_Init_0/Trigger_Write/reg_en_rise_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y0       Gyro_0/Gyro_Init_0/Trigger_Write/reg_hold_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y0       Gyro_0/Gyro_Init_0/Trigger_Write/reg_hold_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y3      Gyro_0/Gyro_Read_Data_0/iic_data_i_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y3      Gyro_0/Gyro_Read_Data_0/iic_data_i_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y2      Gyro_0/Gyro_Read_Data_0/iic_data_i_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y3       Gyro_0/Gyro_Read_Data_0/read_addr_i_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y4       Gyro_0/Gyro_Read_Data_0/read_clock/cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y5       Gyro_0/Gyro_Read_Data_0/read_clock/cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y5       Gyro_0/Gyro_Read_Data_0/read_clock/cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y5       Gyro_0/Gyro_Read_Data_0/read_clock/cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y5       Gyro_0/Gyro_Read_Data_0/read_clock/cnt_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y6       Gyro_0/Gyro_Read_Data_0/read_clock/cnt_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y6       Gyro_0/Gyro_Read_Data_0/read_clock/cnt_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y6       Gyro_0/Gyro_Read_Data_0/read_clock/cnt_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y6       Gyro_0/Gyro_Read_Data_0/read_clock/cnt_reg[24]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { System_Clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    System_Clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.540ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/flag_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 1.636ns (48.484%)  route 1.738ns (51.516%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 3.605 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y3           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         1.114     0.789    UART0_Ctrl/UART0/UART_CLK/buf_slave_addr_r[0]
    SLICE_X5Y10          LUT4 (Prop_lut4_I1_O)        0.124     0.913 r  UART0_Ctrl/UART0/UART_CLK/flag1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.913    UART0_Ctrl/UART0/UART_CLK/flag1_carry_i_1_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.314 r  UART0_Ctrl/UART0/UART_CLK/flag1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.314    UART0_Ctrl/UART0/UART_CLK/flag1_carry_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  UART0_Ctrl/UART0/UART_CLK/flag1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.428    UART0_Ctrl/UART0/UART_CLK/flag1_carry__0_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.656 r  UART0_Ctrl/UART0/UART_CLK/flag1_carry__1/CO[2]
                         net (fo=33, routed)          0.624     2.280    UART0_Ctrl/UART0/UART_CLK/flag1
    SLICE_X9Y9           LUT2 (Prop_lut2_I0_O)        0.313     2.593 r  UART0_Ctrl/UART0/UART_CLK/flag_i_1/O
                         net (fo=1, routed)           0.000     2.593    UART0_Ctrl/UART0/UART_CLK/flag0
    SLICE_X9Y9           FDCE                                         r  UART0_Ctrl/UART0/UART_CLK/flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 f  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.514     3.605    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X9Y9           FDCE                                         r  UART0_Ctrl/UART0/UART_CLK/flag_reg/C  (IS_INVERTED)
                         clock pessimism              0.570     4.175    
                         clock uncertainty           -0.074     4.101    
    SLICE_X9Y9           FDCE (Setup_fdce_C_D)        0.032     4.133    UART0_Ctrl/UART0/UART_CLK/flag_reg
  -------------------------------------------------------------------
                         required time                          4.133    
                         arrival time                          -2.593    
  -------------------------------------------------------------------
                         slack                                  1.540    

Slack (MET) :             3.247ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.683ns  (logic 1.463ns (21.891%)  route 5.220ns (78.109%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 8.607 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y3           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         3.008     2.683    UART0_Ctrl/UART0/UART_CLK/buf_slave_addr_r[0]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.807 r  UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.807    UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.377 f  UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry__1/CO[2]
                         net (fo=32, routed)          2.212     5.588    UART0_Ctrl/UART0/UART_CLK/clk20_out
    SLICE_X7Y8           LUT6 (Prop_lut6_I0_O)        0.313     5.901 r  UART0_Ctrl/UART0/UART_CLK/cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     5.901    UART0_Ctrl/UART0/UART_CLK/cnt[3]_i_1__0_n_0
    SLICE_X7Y8           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.516     8.607    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X7Y8           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[3]/C
                         clock pessimism              0.585     9.192    
                         clock uncertainty           -0.074     9.118    
    SLICE_X7Y8           FDRE (Setup_fdre_C_D)        0.031     9.149    UART0_Ctrl/UART0/UART_CLK/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.149    
                         arrival time                          -5.901    
  -------------------------------------------------------------------
                         slack                                  3.247    

Slack (MET) :             3.373ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.557ns  (logic 1.463ns (22.311%)  route 5.094ns (77.689%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 8.606 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y3           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         3.008     2.683    UART0_Ctrl/UART0/UART_CLK/buf_slave_addr_r[0]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.807 r  UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.807    UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.377 f  UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry__1/CO[2]
                         net (fo=32, routed)          2.086     5.462    UART0_Ctrl/UART0/UART_CLK/clk20_out
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.313     5.775 r  UART0_Ctrl/UART0/UART_CLK/cnt[8]_i_1__0/O
                         net (fo=1, routed)           0.000     5.775    UART0_Ctrl/UART0/UART_CLK/cnt[8]_i_1__0_n_0
    SLICE_X7Y9           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.515     8.606    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X7Y9           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[8]/C
                         clock pessimism              0.585     9.191    
                         clock uncertainty           -0.074     9.117    
    SLICE_X7Y9           FDRE (Setup_fdre_C_D)        0.032     9.149    UART0_Ctrl/UART0/UART_CLK/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          9.149    
                         arrival time                          -5.775    
  -------------------------------------------------------------------
                         slack                                  3.373    

Slack (MET) :             3.377ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.552ns  (logic 1.463ns (22.328%)  route 5.089ns (77.672%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 8.606 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y3           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         3.008     2.683    UART0_Ctrl/UART0/UART_CLK/buf_slave_addr_r[0]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.807 r  UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.807    UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.377 f  UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry__1/CO[2]
                         net (fo=32, routed)          2.081     5.457    UART0_Ctrl/UART0/UART_CLK/clk20_out
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.313     5.770 r  UART0_Ctrl/UART0/UART_CLK/cnt[7]_i_1__0/O
                         net (fo=1, routed)           0.000     5.770    UART0_Ctrl/UART0/UART_CLK/cnt[7]_i_1__0_n_0
    SLICE_X7Y9           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.515     8.606    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X7Y9           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[7]/C
                         clock pessimism              0.585     9.191    
                         clock uncertainty           -0.074     9.117    
    SLICE_X7Y9           FDRE (Setup_fdre_C_D)        0.031     9.148    UART0_Ctrl/UART0/UART_CLK/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -5.770    
  -------------------------------------------------------------------
                         slack                                  3.377    

Slack (MET) :             3.428ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.547ns  (logic 1.463ns (22.345%)  route 5.084ns (77.655%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 8.606 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y3           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         3.008     2.683    UART0_Ctrl/UART0/UART_CLK/buf_slave_addr_r[0]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.807 r  UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.807    UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.377 f  UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry__1/CO[2]
                         net (fo=32, routed)          2.076     5.452    UART0_Ctrl/UART0/UART_CLK/clk20_out
    SLICE_X6Y9           LUT6 (Prop_lut6_I0_O)        0.313     5.765 r  UART0_Ctrl/UART0/UART_CLK/cnt[0]_i_1__1/O
                         net (fo=1, routed)           0.000     5.765    UART0_Ctrl/UART0/UART_CLK/cnt[0]_i_1__1_n_0
    SLICE_X6Y9           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.515     8.606    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X6Y9           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[0]/C
                         clock pessimism              0.585     9.191    
                         clock uncertainty           -0.074     9.117    
    SLICE_X6Y9           FDRE (Setup_fdre_C_D)        0.077     9.194    UART0_Ctrl/UART0/UART_CLK/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -5.765    
  -------------------------------------------------------------------
                         slack                                  3.428    

Slack (MET) :             3.608ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 1.463ns (23.152%)  route 4.856ns (76.848%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 8.606 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y3           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         3.008     2.683    UART0_Ctrl/UART0/UART_CLK/buf_slave_addr_r[0]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.807 r  UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.807    UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.377 f  UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry__1/CO[2]
                         net (fo=32, routed)          1.848     5.224    UART0_Ctrl/UART0/UART_CLK/clk20_out
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.313     5.537 r  UART0_Ctrl/UART0/UART_CLK/cnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000     5.537    UART0_Ctrl/UART0/UART_CLK/cnt[5]_i_1__0_n_0
    SLICE_X7Y9           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.515     8.606    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X7Y9           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[5]/C
                         clock pessimism              0.585     9.191    
                         clock uncertainty           -0.074     9.117    
    SLICE_X7Y9           FDRE (Setup_fdre_C_D)        0.029     9.146    UART0_Ctrl/UART0/UART_CLK/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          9.146    
                         arrival time                          -5.537    
  -------------------------------------------------------------------
                         slack                                  3.608    

Slack (MET) :             3.650ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.282ns  (logic 1.463ns (23.289%)  route 4.819ns (76.711%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 8.607 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y3           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         3.008     2.683    UART0_Ctrl/UART0/UART_CLK/buf_slave_addr_r[0]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.807 r  UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.807    UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.377 f  UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry__1/CO[2]
                         net (fo=32, routed)          1.810     5.187    UART0_Ctrl/UART0/UART_CLK/clk20_out
    SLICE_X7Y8           LUT6 (Prop_lut6_I0_O)        0.313     5.500 r  UART0_Ctrl/UART0/UART_CLK/cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000     5.500    UART0_Ctrl/UART0/UART_CLK/cnt[4]_i_1__0_n_0
    SLICE_X7Y8           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.516     8.607    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X7Y8           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[4]/C
                         clock pessimism              0.585     9.192    
                         clock uncertainty           -0.074     9.118    
    SLICE_X7Y8           FDRE (Setup_fdre_C_D)        0.032     9.150    UART0_Ctrl/UART0/UART_CLK/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.150    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                  3.650    

Slack (MET) :             3.719ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.193ns  (logic 1.463ns (23.625%)  route 4.730ns (76.375%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y3           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         3.008     2.683    UART0_Ctrl/UART0/UART_CLK/buf_slave_addr_r[0]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.807 r  UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.807    UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.377 f  UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry__1/CO[2]
                         net (fo=32, routed)          1.721     5.098    UART0_Ctrl/UART0/UART_CLK/clk20_out
    SLICE_X9Y10          LUT6 (Prop_lut6_I0_O)        0.313     5.411 r  UART0_Ctrl/UART0/UART_CLK/cnt[10]_i_1__0/O
                         net (fo=1, routed)           0.000     5.411    UART0_Ctrl/UART0/UART_CLK/cnt[10]_i_1__0_n_0
    SLICE_X9Y10          FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.514     8.605    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X9Y10          FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[10]/C
                         clock pessimism              0.570     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X9Y10          FDRE (Setup_fdre_C_D)        0.029     9.130    UART0_Ctrl/UART0/UART_CLK/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          9.130    
                         arrival time                          -5.411    
  -------------------------------------------------------------------
                         slack                                  3.719    

Slack (MET) :             3.721ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.193ns  (logic 1.463ns (23.625%)  route 4.730ns (76.375%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y3           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         3.008     2.683    UART0_Ctrl/UART0/UART_CLK/buf_slave_addr_r[0]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.807 r  UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.807    UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.377 f  UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry__1/CO[2]
                         net (fo=32, routed)          1.721     5.098    UART0_Ctrl/UART0/UART_CLK/clk20_out
    SLICE_X9Y10          LUT6 (Prop_lut6_I0_O)        0.313     5.411 r  UART0_Ctrl/UART0/UART_CLK/cnt[15]_i_1__0/O
                         net (fo=1, routed)           0.000     5.411    UART0_Ctrl/UART0/UART_CLK/cnt[15]_i_1__0_n_0
    SLICE_X9Y10          FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.514     8.605    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X9Y10          FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[15]/C
                         clock pessimism              0.570     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X9Y10          FDRE (Setup_fdre_C_D)        0.031     9.132    UART0_Ctrl/UART0/UART_CLK/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          9.132    
                         arrival time                          -5.411    
  -------------------------------------------------------------------
                         slack                                  3.721    

Slack (MET) :             3.774ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.155ns  (logic 1.578ns (25.638%)  route 4.577ns (74.362%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 8.607 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y3           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         2.869     2.543    UART0_Ctrl/UART0/UART_CLK/buf_slave_addr_r[0]
    SLICE_X9Y11          LUT3 (Prop_lut3_I1_O)        0.124     2.667 r  UART0_Ctrl/UART0/UART_CLK/cnt1_carry_i_8__0/O
                         net (fo=1, routed)           0.000     2.667    UART0_Ctrl/UART0/UART_CLK/cnt1_carry_i_8__0_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.199 r  UART0_Ctrl/UART0/UART_CLK/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.199    UART0_Ctrl/UART0/UART_CLK/cnt1_carry_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.313 r  UART0_Ctrl/UART0/UART_CLK/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.313    UART0_Ctrl/UART0/UART_CLK/cnt1_carry__0_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.427 r  UART0_Ctrl/UART0/UART_CLK/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.427    UART0_Ctrl/UART0/UART_CLK/cnt1_carry__1_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.541 f  UART0_Ctrl/UART0/UART_CLK/cnt1_carry__2/CO[3]
                         net (fo=31, routed)          1.708     5.249    UART0_Ctrl/UART0/UART_CLK/cnt1
    SLICE_X7Y8           LUT6 (Prop_lut6_I3_O)        0.124     5.373 r  UART0_Ctrl/UART0/UART_CLK/cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     5.373    UART0_Ctrl/UART0/UART_CLK/cnt[1]_i_1__0_n_0
    SLICE_X7Y8           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.516     8.607    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X7Y8           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[1]/C
                         clock pessimism              0.585     9.192    
                         clock uncertainty           -0.074     9.118    
    SLICE_X7Y8           FDRE (Setup_fdre_C_D)        0.029     9.147    UART0_Ctrl/UART0/UART_CLK/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.147    
                         arrival time                          -5.373    
  -------------------------------------------------------------------
                         slack                                  3.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 UART0_Ctrl/UART_Package0/tx_wr_data_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/tx_wr_data_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.561    -0.565    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X19Y7          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[34]/Q
                         net (fo=1, routed)           0.052    -0.372    UART0_Ctrl/UART_Package0/tx_wr_data[34]
    SLICE_X18Y7          LUT5 (Prop_lut5_I0_O)        0.045    -0.327 r  UART0_Ctrl/UART_Package0/tx_wr_data[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    UART0_Ctrl/UART_Package0/tx_wr_data[26]_i_1_n_0
    SLICE_X18Y7          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.830    -0.799    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X18Y7          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[26]/C
                         clock pessimism              0.247    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X18Y7          FDCE (Hold_fdce_C_D)         0.121    -0.357    UART0_Ctrl/UART_Package0/tx_wr_data_reg[26]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 UART0_Ctrl/anglex_data_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/data_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.562    -0.564    UART0_Ctrl/clk_out1
    SLICE_X19Y3          FDCE                                         r  UART0_Ctrl/anglex_data_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  UART0_Ctrl/anglex_data_i_reg[4]/Q
                         net (fo=1, routed)           0.054    -0.369    UART0_Ctrl/anglex_data_i_reg_n_0_[4]
    SLICE_X18Y3          LUT5 (Prop_lut5_I2_O)        0.045    -0.324 r  UART0_Ctrl/data_1[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    UART0_Ctrl/data_1[4]_i_1_n_0
    SLICE_X18Y3          FDCE                                         r  UART0_Ctrl/data_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.831    -0.798    UART0_Ctrl/clk_out1
    SLICE_X18Y3          FDCE                                         r  UART0_Ctrl/data_1_reg[4]/C
                         clock pessimism              0.247    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X18Y3          FDCE (Hold_fdce_C_D)         0.121    -0.356    UART0_Ctrl/data_1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 Gyro_0/Gyro_Init_0/Trigger_Write/reg_trig_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_0/buf_iic_write_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.571    -0.555    Gyro_0/Gyro_Init_0/Trigger_Write/clk_out1
    SLICE_X0Y1           FDCE                                         r  Gyro_0/Gyro_Init_0/Trigger_Write/reg_trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.414 r  Gyro_0/Gyro_Init_0/Trigger_Write/reg_trig_reg/Q
                         net (fo=1, routed)           0.058    -0.357    IIC_0/i_iic_write
    SLICE_X0Y1           FDCE                                         r  IIC_0/buf_iic_write_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.840    -0.789    IIC_0/clk_out1
    SLICE_X0Y1           FDCE                                         r  IIC_0/buf_iic_write_reg/C
                         clock pessimism              0.234    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X0Y1           FDCE (Hold_fdce_C_D)         0.071    -0.410    IIC_0/buf_iic_write_reg
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 UART0_Ctrl/UART0/UART_Tx0/send_buffer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_Tx0/send_buffer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.565    -0.561    UART0_Ctrl/UART0/UART_Tx0/clk_out1
    SLICE_X11Y8          FDCE                                         r  UART0_Ctrl/UART0/UART_Tx0/send_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  UART0_Ctrl/UART0/UART_Tx0/send_buffer_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.333    UART0_Ctrl/UART0/UART_Tx0/send_buffer_reg_n_0_[1]
    SLICE_X10Y8          LUT4 (Prop_lut4_I3_O)        0.045    -0.288 r  UART0_Ctrl/UART0/UART_Tx0/send_buffer[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    UART0_Ctrl/UART0/UART_Tx0/p_1_in[0]
    SLICE_X10Y8          FDCE                                         r  UART0_Ctrl/UART0/UART_Tx0/send_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.835    -0.794    UART0_Ctrl/UART0/UART_Tx0/clk_out1
    SLICE_X10Y8          FDCE                                         r  UART0_Ctrl/UART0/UART_Tx0/send_buffer_reg[0]/C
                         clock pessimism              0.246    -0.548    
                         clock uncertainty            0.074    -0.474    
    SLICE_X10Y8          FDCE (Hold_fdce_C_D)         0.120    -0.354    UART0_Ctrl/UART0/UART_Tx0/send_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 UART0_Ctrl/UART_Package0/tx_wr_data_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/tx_wr_data_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.186ns (75.768%)  route 0.059ns (24.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.563    -0.563    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X21Y1          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[33]/Q
                         net (fo=1, routed)           0.059    -0.363    UART0_Ctrl/UART_Package0/tx_wr_data[33]
    SLICE_X20Y1          LUT5 (Prop_lut5_I0_O)        0.045    -0.318 r  UART0_Ctrl/UART_Package0/tx_wr_data[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.318    UART0_Ctrl/UART_Package0/tx_wr_data[25]_i_1_n_0
    SLICE_X20Y1          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.832    -0.797    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X20Y1          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[25]/C
                         clock pessimism              0.247    -0.550    
                         clock uncertainty            0.074    -0.476    
    SLICE_X20Y1          FDCE (Hold_fdce_C_D)         0.092    -0.384    UART0_Ctrl/UART_Package0/tx_wr_data_reg[25]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 Gyro_0/temperature_data_o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/temperature_data_i_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.861%)  route 0.121ns (46.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.563    -0.563    Gyro_0/clk_out1
    SLICE_X16Y6          FDCE                                         r  Gyro_0/temperature_data_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  Gyro_0/temperature_data_o_reg[10]/Q
                         net (fo=1, routed)           0.121    -0.302    UART0_Ctrl/i_temperature_data[10]
    SLICE_X15Y6          FDCE                                         r  UART0_Ctrl/temperature_data_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.835    -0.794    UART0_Ctrl/clk_out1
    SLICE_X15Y6          FDCE                                         r  UART0_Ctrl/temperature_data_i_reg[10]/C
                         clock pessimism              0.269    -0.525    
                         clock uncertainty            0.074    -0.451    
    SLICE_X15Y6          FDCE (Hold_fdce_C_D)         0.078    -0.373    UART0_Ctrl/temperature_data_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 Gyro_0/magx_data_o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/magx_data_i_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.861%)  route 0.121ns (46.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.563    -0.563    Gyro_0/clk_out1
    SLICE_X16Y5          FDCE                                         r  Gyro_0/magx_data_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  Gyro_0/magx_data_o_reg[10]/Q
                         net (fo=1, routed)           0.121    -0.302    UART0_Ctrl/i_magx_data[10]
    SLICE_X15Y6          FDCE                                         r  UART0_Ctrl/magx_data_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.835    -0.794    UART0_Ctrl/clk_out1
    SLICE_X15Y6          FDCE                                         r  UART0_Ctrl/magx_data_i_reg[10]/C
                         clock pessimism              0.269    -0.525    
                         clock uncertainty            0.074    -0.451    
    SLICE_X15Y6          FDCE (Hold_fdce_C_D)         0.075    -0.376    UART0_Ctrl/magx_data_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.564    -0.562    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X15Y8          FDCE                                         r  UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[4]/Q
                         net (fo=7, routed)           0.099    -0.322    UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg_n_0_[4]
    SLICE_X14Y8          LUT6 (Prop_lut6_I5_O)        0.045    -0.277 r  UART0_Ctrl/UART_Package0/FSM_onehot_state_current[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    UART0_Ctrl/UART_Package0/FSM_onehot_state_current[0]_i_1_n_0
    SLICE_X14Y8          FDPE                                         r  UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.834    -0.795    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X14Y8          FDPE                                         r  UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[0]/C
                         clock pessimism              0.246    -0.549    
                         clock uncertainty            0.074    -0.475    
    SLICE_X14Y8          FDPE (Hold_fdpe_C_D)         0.120    -0.355    UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[0]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Gyro_0/magx_data_o_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/magx_data_i_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.566    -0.560    Gyro_0/clk_out1
    SLICE_X12Y2          FDCE                                         r  Gyro_0/magx_data_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Gyro_0/magx_data_o_reg[14]/Q
                         net (fo=1, routed)           0.103    -0.317    UART0_Ctrl/i_magx_data[14]
    SLICE_X15Y2          FDCE                                         r  UART0_Ctrl/magx_data_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.836    -0.793    UART0_Ctrl/clk_out1
    SLICE_X15Y2          FDCE                                         r  UART0_Ctrl/magx_data_i_reg[14]/C
                         clock pessimism              0.249    -0.544    
                         clock uncertainty            0.074    -0.470    
    SLICE_X15Y2          FDCE (Hold_fdce_C_D)         0.075    -0.395    UART0_Ctrl/magx_data_i_reg[14]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Gyro_0/magx_data_o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/magx_data_i_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.600%)  route 0.122ns (46.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.563    -0.563    Gyro_0/clk_out1
    SLICE_X16Y5          FDCE                                         r  Gyro_0/magx_data_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  Gyro_0/magx_data_o_reg[13]/Q
                         net (fo=1, routed)           0.122    -0.300    UART0_Ctrl/i_magx_data[13]
    SLICE_X15Y6          FDCE                                         r  UART0_Ctrl/magx_data_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.835    -0.794    UART0_Ctrl/clk_out1
    SLICE_X15Y6          FDCE                                         r  UART0_Ctrl/magx_data_i_reg[13]/C
                         clock pessimism              0.269    -0.525    
                         clock uncertainty            0.074    -0.451    
    SLICE_X15Y6          FDCE (Hold_fdce_C_D)         0.071    -0.380    UART0_Ctrl/magx_data_i_reg[13]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.080    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.540ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/flag_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 1.636ns (48.484%)  route 1.738ns (51.516%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 3.605 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y3           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         1.114     0.789    UART0_Ctrl/UART0/UART_CLK/buf_slave_addr_r[0]
    SLICE_X5Y10          LUT4 (Prop_lut4_I1_O)        0.124     0.913 r  UART0_Ctrl/UART0/UART_CLK/flag1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.913    UART0_Ctrl/UART0/UART_CLK/flag1_carry_i_1_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.314 r  UART0_Ctrl/UART0/UART_CLK/flag1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.314    UART0_Ctrl/UART0/UART_CLK/flag1_carry_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  UART0_Ctrl/UART0/UART_CLK/flag1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.428    UART0_Ctrl/UART0/UART_CLK/flag1_carry__0_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.656 r  UART0_Ctrl/UART0/UART_CLK/flag1_carry__1/CO[2]
                         net (fo=33, routed)          0.624     2.280    UART0_Ctrl/UART0/UART_CLK/flag1
    SLICE_X9Y9           LUT2 (Prop_lut2_I0_O)        0.313     2.593 r  UART0_Ctrl/UART0/UART_CLK/flag_i_1/O
                         net (fo=1, routed)           0.000     2.593    UART0_Ctrl/UART0/UART_CLK/flag0
    SLICE_X9Y9           FDCE                                         r  UART0_Ctrl/UART0/UART_CLK/flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 f  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.514     3.605    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X9Y9           FDCE                                         r  UART0_Ctrl/UART0/UART_CLK/flag_reg/C  (IS_INVERTED)
                         clock pessimism              0.570     4.175    
                         clock uncertainty           -0.074     4.101    
    SLICE_X9Y9           FDCE (Setup_fdce_C_D)        0.032     4.133    UART0_Ctrl/UART0/UART_CLK/flag_reg
  -------------------------------------------------------------------
                         required time                          4.133    
                         arrival time                          -2.593    
  -------------------------------------------------------------------
                         slack                                  1.540    

Slack (MET) :             3.247ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.683ns  (logic 1.463ns (21.891%)  route 5.220ns (78.109%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 8.607 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y3           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         3.008     2.683    UART0_Ctrl/UART0/UART_CLK/buf_slave_addr_r[0]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.807 r  UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.807    UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.377 f  UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry__1/CO[2]
                         net (fo=32, routed)          2.212     5.588    UART0_Ctrl/UART0/UART_CLK/clk20_out
    SLICE_X7Y8           LUT6 (Prop_lut6_I0_O)        0.313     5.901 r  UART0_Ctrl/UART0/UART_CLK/cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     5.901    UART0_Ctrl/UART0/UART_CLK/cnt[3]_i_1__0_n_0
    SLICE_X7Y8           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.516     8.607    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X7Y8           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[3]/C
                         clock pessimism              0.585     9.192    
                         clock uncertainty           -0.074     9.118    
    SLICE_X7Y8           FDRE (Setup_fdre_C_D)        0.031     9.149    UART0_Ctrl/UART0/UART_CLK/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.149    
                         arrival time                          -5.901    
  -------------------------------------------------------------------
                         slack                                  3.247    

Slack (MET) :             3.373ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.557ns  (logic 1.463ns (22.311%)  route 5.094ns (77.689%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 8.606 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y3           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         3.008     2.683    UART0_Ctrl/UART0/UART_CLK/buf_slave_addr_r[0]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.807 r  UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.807    UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.377 f  UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry__1/CO[2]
                         net (fo=32, routed)          2.086     5.462    UART0_Ctrl/UART0/UART_CLK/clk20_out
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.313     5.775 r  UART0_Ctrl/UART0/UART_CLK/cnt[8]_i_1__0/O
                         net (fo=1, routed)           0.000     5.775    UART0_Ctrl/UART0/UART_CLK/cnt[8]_i_1__0_n_0
    SLICE_X7Y9           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.515     8.606    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X7Y9           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[8]/C
                         clock pessimism              0.585     9.191    
                         clock uncertainty           -0.074     9.117    
    SLICE_X7Y9           FDRE (Setup_fdre_C_D)        0.032     9.149    UART0_Ctrl/UART0/UART_CLK/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          9.149    
                         arrival time                          -5.775    
  -------------------------------------------------------------------
                         slack                                  3.373    

Slack (MET) :             3.377ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.552ns  (logic 1.463ns (22.328%)  route 5.089ns (77.672%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 8.606 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y3           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         3.008     2.683    UART0_Ctrl/UART0/UART_CLK/buf_slave_addr_r[0]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.807 r  UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.807    UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.377 f  UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry__1/CO[2]
                         net (fo=32, routed)          2.081     5.457    UART0_Ctrl/UART0/UART_CLK/clk20_out
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.313     5.770 r  UART0_Ctrl/UART0/UART_CLK/cnt[7]_i_1__0/O
                         net (fo=1, routed)           0.000     5.770    UART0_Ctrl/UART0/UART_CLK/cnt[7]_i_1__0_n_0
    SLICE_X7Y9           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.515     8.606    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X7Y9           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[7]/C
                         clock pessimism              0.585     9.191    
                         clock uncertainty           -0.074     9.117    
    SLICE_X7Y9           FDRE (Setup_fdre_C_D)        0.031     9.148    UART0_Ctrl/UART0/UART_CLK/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -5.770    
  -------------------------------------------------------------------
                         slack                                  3.377    

Slack (MET) :             3.428ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.547ns  (logic 1.463ns (22.345%)  route 5.084ns (77.655%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 8.606 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y3           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         3.008     2.683    UART0_Ctrl/UART0/UART_CLK/buf_slave_addr_r[0]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.807 r  UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.807    UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.377 f  UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry__1/CO[2]
                         net (fo=32, routed)          2.076     5.452    UART0_Ctrl/UART0/UART_CLK/clk20_out
    SLICE_X6Y9           LUT6 (Prop_lut6_I0_O)        0.313     5.765 r  UART0_Ctrl/UART0/UART_CLK/cnt[0]_i_1__1/O
                         net (fo=1, routed)           0.000     5.765    UART0_Ctrl/UART0/UART_CLK/cnt[0]_i_1__1_n_0
    SLICE_X6Y9           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.515     8.606    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X6Y9           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[0]/C
                         clock pessimism              0.585     9.191    
                         clock uncertainty           -0.074     9.117    
    SLICE_X6Y9           FDRE (Setup_fdre_C_D)        0.077     9.194    UART0_Ctrl/UART0/UART_CLK/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -5.765    
  -------------------------------------------------------------------
                         slack                                  3.428    

Slack (MET) :             3.608ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 1.463ns (23.152%)  route 4.856ns (76.848%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 8.606 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y3           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         3.008     2.683    UART0_Ctrl/UART0/UART_CLK/buf_slave_addr_r[0]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.807 r  UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.807    UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.377 f  UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry__1/CO[2]
                         net (fo=32, routed)          1.848     5.224    UART0_Ctrl/UART0/UART_CLK/clk20_out
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.313     5.537 r  UART0_Ctrl/UART0/UART_CLK/cnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000     5.537    UART0_Ctrl/UART0/UART_CLK/cnt[5]_i_1__0_n_0
    SLICE_X7Y9           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.515     8.606    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X7Y9           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[5]/C
                         clock pessimism              0.585     9.191    
                         clock uncertainty           -0.074     9.117    
    SLICE_X7Y9           FDRE (Setup_fdre_C_D)        0.029     9.146    UART0_Ctrl/UART0/UART_CLK/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          9.146    
                         arrival time                          -5.537    
  -------------------------------------------------------------------
                         slack                                  3.608    

Slack (MET) :             3.650ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.282ns  (logic 1.463ns (23.289%)  route 4.819ns (76.711%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 8.607 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y3           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         3.008     2.683    UART0_Ctrl/UART0/UART_CLK/buf_slave_addr_r[0]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.807 r  UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.807    UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.377 f  UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry__1/CO[2]
                         net (fo=32, routed)          1.810     5.187    UART0_Ctrl/UART0/UART_CLK/clk20_out
    SLICE_X7Y8           LUT6 (Prop_lut6_I0_O)        0.313     5.500 r  UART0_Ctrl/UART0/UART_CLK/cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000     5.500    UART0_Ctrl/UART0/UART_CLK/cnt[4]_i_1__0_n_0
    SLICE_X7Y8           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.516     8.607    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X7Y8           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[4]/C
                         clock pessimism              0.585     9.192    
                         clock uncertainty           -0.074     9.118    
    SLICE_X7Y8           FDRE (Setup_fdre_C_D)        0.032     9.150    UART0_Ctrl/UART0/UART_CLK/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.150    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                  3.650    

Slack (MET) :             3.719ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.193ns  (logic 1.463ns (23.625%)  route 4.730ns (76.375%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y3           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         3.008     2.683    UART0_Ctrl/UART0/UART_CLK/buf_slave_addr_r[0]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.807 r  UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.807    UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.377 f  UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry__1/CO[2]
                         net (fo=32, routed)          1.721     5.098    UART0_Ctrl/UART0/UART_CLK/clk20_out
    SLICE_X9Y10          LUT6 (Prop_lut6_I0_O)        0.313     5.411 r  UART0_Ctrl/UART0/UART_CLK/cnt[10]_i_1__0/O
                         net (fo=1, routed)           0.000     5.411    UART0_Ctrl/UART0/UART_CLK/cnt[10]_i_1__0_n_0
    SLICE_X9Y10          FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.514     8.605    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X9Y10          FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[10]/C
                         clock pessimism              0.570     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X9Y10          FDRE (Setup_fdre_C_D)        0.029     9.130    UART0_Ctrl/UART0/UART_CLK/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          9.130    
                         arrival time                          -5.411    
  -------------------------------------------------------------------
                         slack                                  3.719    

Slack (MET) :             3.721ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.193ns  (logic 1.463ns (23.625%)  route 4.730ns (76.375%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y3           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         3.008     2.683    UART0_Ctrl/UART0/UART_CLK/buf_slave_addr_r[0]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.807 r  UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.807    UART0_Ctrl/UART0/UART_CLK/i__carry__1_i_2_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.377 f  UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry__1/CO[2]
                         net (fo=32, routed)          1.721     5.098    UART0_Ctrl/UART0/UART_CLK/clk20_out
    SLICE_X9Y10          LUT6 (Prop_lut6_I0_O)        0.313     5.411 r  UART0_Ctrl/UART0/UART_CLK/cnt[15]_i_1__0/O
                         net (fo=1, routed)           0.000     5.411    UART0_Ctrl/UART0/UART_CLK/cnt[15]_i_1__0_n_0
    SLICE_X9Y10          FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.514     8.605    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X9Y10          FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[15]/C
                         clock pessimism              0.570     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X9Y10          FDRE (Setup_fdre_C_D)        0.031     9.132    UART0_Ctrl/UART0/UART_CLK/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          9.132    
                         arrival time                          -5.411    
  -------------------------------------------------------------------
                         slack                                  3.721    

Slack (MET) :             3.774ns  (required time - arrival time)
  Source:                 IIC_0/buf_slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.155ns  (logic 1.578ns (25.638%)  route 4.577ns (74.362%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 8.607 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.637    -0.782    IIC_0/clk_out1
    SLICE_X5Y3           FDCE                                         r  IIC_0/buf_slave_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  IIC_0/buf_slave_addr_r_reg[0]/Q
                         net (fo=131, routed)         2.869     2.543    UART0_Ctrl/UART0/UART_CLK/buf_slave_addr_r[0]
    SLICE_X9Y11          LUT3 (Prop_lut3_I1_O)        0.124     2.667 r  UART0_Ctrl/UART0/UART_CLK/cnt1_carry_i_8__0/O
                         net (fo=1, routed)           0.000     2.667    UART0_Ctrl/UART0/UART_CLK/cnt1_carry_i_8__0_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.199 r  UART0_Ctrl/UART0/UART_CLK/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.199    UART0_Ctrl/UART0/UART_CLK/cnt1_carry_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.313 r  UART0_Ctrl/UART0/UART_CLK/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.313    UART0_Ctrl/UART0/UART_CLK/cnt1_carry__0_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.427 r  UART0_Ctrl/UART0/UART_CLK/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.427    UART0_Ctrl/UART0/UART_CLK/cnt1_carry__1_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.541 f  UART0_Ctrl/UART0/UART_CLK/cnt1_carry__2/CO[3]
                         net (fo=31, routed)          1.708     5.249    UART0_Ctrl/UART0/UART_CLK/cnt1
    SLICE_X7Y8           LUT6 (Prop_lut6_I3_O)        0.124     5.373 r  UART0_Ctrl/UART0/UART_CLK/cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     5.373    UART0_Ctrl/UART0/UART_CLK/cnt[1]_i_1__0_n_0
    SLICE_X7Y8           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         1.516     8.607    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X7Y8           FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[1]/C
                         clock pessimism              0.585     9.192    
                         clock uncertainty           -0.074     9.118    
    SLICE_X7Y8           FDRE (Setup_fdre_C_D)        0.029     9.147    UART0_Ctrl/UART0/UART_CLK/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.147    
                         arrival time                          -5.373    
  -------------------------------------------------------------------
                         slack                                  3.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 UART0_Ctrl/UART_Package0/tx_wr_data_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/tx_wr_data_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.561    -0.565    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X19Y7          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[34]/Q
                         net (fo=1, routed)           0.052    -0.372    UART0_Ctrl/UART_Package0/tx_wr_data[34]
    SLICE_X18Y7          LUT5 (Prop_lut5_I0_O)        0.045    -0.327 r  UART0_Ctrl/UART_Package0/tx_wr_data[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    UART0_Ctrl/UART_Package0/tx_wr_data[26]_i_1_n_0
    SLICE_X18Y7          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.830    -0.799    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X18Y7          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[26]/C
                         clock pessimism              0.247    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X18Y7          FDCE (Hold_fdce_C_D)         0.121    -0.357    UART0_Ctrl/UART_Package0/tx_wr_data_reg[26]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 UART0_Ctrl/anglex_data_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/data_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.562    -0.564    UART0_Ctrl/clk_out1
    SLICE_X19Y3          FDCE                                         r  UART0_Ctrl/anglex_data_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  UART0_Ctrl/anglex_data_i_reg[4]/Q
                         net (fo=1, routed)           0.054    -0.369    UART0_Ctrl/anglex_data_i_reg_n_0_[4]
    SLICE_X18Y3          LUT5 (Prop_lut5_I2_O)        0.045    -0.324 r  UART0_Ctrl/data_1[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    UART0_Ctrl/data_1[4]_i_1_n_0
    SLICE_X18Y3          FDCE                                         r  UART0_Ctrl/data_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.831    -0.798    UART0_Ctrl/clk_out1
    SLICE_X18Y3          FDCE                                         r  UART0_Ctrl/data_1_reg[4]/C
                         clock pessimism              0.247    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X18Y3          FDCE (Hold_fdce_C_D)         0.121    -0.356    UART0_Ctrl/data_1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 Gyro_0/Gyro_Init_0/Trigger_Write/reg_trig_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_0/buf_iic_write_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.571    -0.555    Gyro_0/Gyro_Init_0/Trigger_Write/clk_out1
    SLICE_X0Y1           FDCE                                         r  Gyro_0/Gyro_Init_0/Trigger_Write/reg_trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.414 r  Gyro_0/Gyro_Init_0/Trigger_Write/reg_trig_reg/Q
                         net (fo=1, routed)           0.058    -0.357    IIC_0/i_iic_write
    SLICE_X0Y1           FDCE                                         r  IIC_0/buf_iic_write_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.840    -0.789    IIC_0/clk_out1
    SLICE_X0Y1           FDCE                                         r  IIC_0/buf_iic_write_reg/C
                         clock pessimism              0.234    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X0Y1           FDCE (Hold_fdce_C_D)         0.071    -0.410    IIC_0/buf_iic_write_reg
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 UART0_Ctrl/UART0/UART_Tx0/send_buffer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_Tx0/send_buffer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.565    -0.561    UART0_Ctrl/UART0/UART_Tx0/clk_out1
    SLICE_X11Y8          FDCE                                         r  UART0_Ctrl/UART0/UART_Tx0/send_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  UART0_Ctrl/UART0/UART_Tx0/send_buffer_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.333    UART0_Ctrl/UART0/UART_Tx0/send_buffer_reg_n_0_[1]
    SLICE_X10Y8          LUT4 (Prop_lut4_I3_O)        0.045    -0.288 r  UART0_Ctrl/UART0/UART_Tx0/send_buffer[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    UART0_Ctrl/UART0/UART_Tx0/p_1_in[0]
    SLICE_X10Y8          FDCE                                         r  UART0_Ctrl/UART0/UART_Tx0/send_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.835    -0.794    UART0_Ctrl/UART0/UART_Tx0/clk_out1
    SLICE_X10Y8          FDCE                                         r  UART0_Ctrl/UART0/UART_Tx0/send_buffer_reg[0]/C
                         clock pessimism              0.246    -0.548    
                         clock uncertainty            0.074    -0.474    
    SLICE_X10Y8          FDCE (Hold_fdce_C_D)         0.120    -0.354    UART0_Ctrl/UART0/UART_Tx0/send_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 UART0_Ctrl/UART_Package0/tx_wr_data_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/tx_wr_data_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.186ns (75.768%)  route 0.059ns (24.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.563    -0.563    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X21Y1          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[33]/Q
                         net (fo=1, routed)           0.059    -0.363    UART0_Ctrl/UART_Package0/tx_wr_data[33]
    SLICE_X20Y1          LUT5 (Prop_lut5_I0_O)        0.045    -0.318 r  UART0_Ctrl/UART_Package0/tx_wr_data[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.318    UART0_Ctrl/UART_Package0/tx_wr_data[25]_i_1_n_0
    SLICE_X20Y1          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.832    -0.797    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X20Y1          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[25]/C
                         clock pessimism              0.247    -0.550    
                         clock uncertainty            0.074    -0.476    
    SLICE_X20Y1          FDCE (Hold_fdce_C_D)         0.092    -0.384    UART0_Ctrl/UART_Package0/tx_wr_data_reg[25]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 Gyro_0/temperature_data_o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/temperature_data_i_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.861%)  route 0.121ns (46.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.563    -0.563    Gyro_0/clk_out1
    SLICE_X16Y6          FDCE                                         r  Gyro_0/temperature_data_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  Gyro_0/temperature_data_o_reg[10]/Q
                         net (fo=1, routed)           0.121    -0.302    UART0_Ctrl/i_temperature_data[10]
    SLICE_X15Y6          FDCE                                         r  UART0_Ctrl/temperature_data_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.835    -0.794    UART0_Ctrl/clk_out1
    SLICE_X15Y6          FDCE                                         r  UART0_Ctrl/temperature_data_i_reg[10]/C
                         clock pessimism              0.269    -0.525    
                         clock uncertainty            0.074    -0.451    
    SLICE_X15Y6          FDCE (Hold_fdce_C_D)         0.078    -0.373    UART0_Ctrl/temperature_data_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 Gyro_0/magx_data_o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/magx_data_i_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.861%)  route 0.121ns (46.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.563    -0.563    Gyro_0/clk_out1
    SLICE_X16Y5          FDCE                                         r  Gyro_0/magx_data_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  Gyro_0/magx_data_o_reg[10]/Q
                         net (fo=1, routed)           0.121    -0.302    UART0_Ctrl/i_magx_data[10]
    SLICE_X15Y6          FDCE                                         r  UART0_Ctrl/magx_data_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.835    -0.794    UART0_Ctrl/clk_out1
    SLICE_X15Y6          FDCE                                         r  UART0_Ctrl/magx_data_i_reg[10]/C
                         clock pessimism              0.269    -0.525    
                         clock uncertainty            0.074    -0.451    
    SLICE_X15Y6          FDCE (Hold_fdce_C_D)         0.075    -0.376    UART0_Ctrl/magx_data_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.564    -0.562    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X15Y8          FDCE                                         r  UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[4]/Q
                         net (fo=7, routed)           0.099    -0.322    UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg_n_0_[4]
    SLICE_X14Y8          LUT6 (Prop_lut6_I5_O)        0.045    -0.277 r  UART0_Ctrl/UART_Package0/FSM_onehot_state_current[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    UART0_Ctrl/UART_Package0/FSM_onehot_state_current[0]_i_1_n_0
    SLICE_X14Y8          FDPE                                         r  UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.834    -0.795    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X14Y8          FDPE                                         r  UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[0]/C
                         clock pessimism              0.246    -0.549    
                         clock uncertainty            0.074    -0.475    
    SLICE_X14Y8          FDPE (Hold_fdpe_C_D)         0.120    -0.355    UART0_Ctrl/UART_Package0/FSM_onehot_state_current_reg[0]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Gyro_0/magx_data_o_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/magx_data_i_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.566    -0.560    Gyro_0/clk_out1
    SLICE_X12Y2          FDCE                                         r  Gyro_0/magx_data_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Gyro_0/magx_data_o_reg[14]/Q
                         net (fo=1, routed)           0.103    -0.317    UART0_Ctrl/i_magx_data[14]
    SLICE_X15Y2          FDCE                                         r  UART0_Ctrl/magx_data_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.836    -0.793    UART0_Ctrl/clk_out1
    SLICE_X15Y2          FDCE                                         r  UART0_Ctrl/magx_data_i_reg[14]/C
                         clock pessimism              0.249    -0.544    
                         clock uncertainty            0.074    -0.470    
    SLICE_X15Y2          FDCE (Hold_fdce_C_D)         0.075    -0.395    UART0_Ctrl/magx_data_i_reg[14]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Gyro_0/magx_data_o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/magx_data_i_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.600%)  route 0.122ns (46.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.563    -0.563    Gyro_0/clk_out1
    SLICE_X16Y5          FDCE                                         r  Gyro_0/magx_data_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  Gyro_0/magx_data_o_reg[13]/Q
                         net (fo=1, routed)           0.122    -0.300    UART0_Ctrl/i_magx_data[13]
    SLICE_X15Y6          FDCE                                         r  UART0_Ctrl/magx_data_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=665, routed)         0.835    -0.794    UART0_Ctrl/clk_out1
    SLICE_X15Y6          FDCE                                         r  UART0_Ctrl/magx_data_i_reg[13]/C
                         clock pessimism              0.269    -0.525    
                         clock uncertainty            0.074    -0.451    
    SLICE_X15Y6          FDCE (Hold_fdce_C_D)         0.071    -0.380    UART0_Ctrl/magx_data_i_reg[13]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.080    





