<HTML>
<HEAD><TITLE>Lattice Map TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Map TRACE Report</big></U></B>

Loading design for application trce from file counter_impl1_map.ncd.
Design name: Streamer
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Map_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Sat Jul 16 21:52:31 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -c -u 0 -gt -mapchkpnt 0 -sethld -o Counter_impl1.tw1 -gui -msgset C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/promote.xml Counter_impl1_map.ncd Counter_impl1.prf 
Design file:     counter_impl1_map.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_0_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            2447 items scored, 0 timing errors detected.
Report:  162.048MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_1' Target='right'>Unconstrained: CLOCK_DOMAIN</A></LI>            0 unconstrained paths found

<LI><A href='#map_twr_pref_0_2' Target='right'>Unconstrained: INPUT_SETUP</A></LI>            252 unconstrained paths found

<LI><A href='#map_twr_pref_0_3' Target='right'>Unconstrained: CLOCK_TO_OUT</A></LI>            9 unconstrained paths found

<LI><A href='#map_twr_pref_0_4' Target='right'>Unconstrained: MAXDELAY</A></LI>            0 unconstrained paths found

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_0_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            2447 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 13.829ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst/UART_Inst/rxClkCount[2]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_Inst/UART_Inst/BitsReceived[3]  (to ipClk_c +)

   Delay:               6.094ns  (25.5% logic, 74.5% route), 6 logic levels.

 Constraint Details:

      6.094ns physical path delay UART_Packets_Inst/UART_Inst/SLICE_121 to UART_Packets_Inst/UART_Inst/SLICE_117 meets
     20.000ns delay constraint less
      0.077ns DIN_SET requirement (totaling 19.923ns) by 13.829ns

 Physical Path Details:

      Data path UART_Packets_Inst/UART_Inst/SLICE_121 to UART_Packets_Inst/UART_Inst/SLICE_117:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_121.CLK to */SLICE_121.Q0 UART_Packets_Inst/UART_Inst/SLICE_121 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_121.Q0 to */SLICE_215.B0 UART_Packets_Inst/UART_Inst/rxClkCount[2]
CTOF_DEL    ---     0.238 */SLICE_215.B0 to */SLICE_215.F0 UART_Packets_Inst/UART_Inst/SLICE_215
ROUTE         1   e 0.908 */SLICE_215.F0 to */SLICE_199.B1 UART_Packets_Inst/UART_Inst/rxClkBaud_6
CTOF_DEL    ---     0.238 */SLICE_199.B1 to */SLICE_199.F1 UART_Packets_Inst/UART_Inst/SLICE_199
ROUTE        15   e 0.908 */SLICE_199.F1 to */SLICE_196.C1 UART_Packets_Inst/UART_Inst/rxClkBaud
CTOF_DEL    ---     0.238 */SLICE_196.C1 to */SLICE_196.F1 UART_Packets_Inst/UART_Inst/SLICE_196
ROUTE         5   e 0.908 */SLICE_196.F1 to   SLICE_219.C0 UART_Packets_Inst/UART_Inst/un1_opRxValid20_1
CTOF_DEL    ---     0.238   SLICE_219.C0 to   SLICE_219.F0 SLICE_219
ROUTE         1   e 0.908   SLICE_219.F0 to */SLICE_117.C1 UART_Packets_Inst/UART_Inst/un1_BitsReceived_4_c2
CTOF_DEL    ---     0.238 */SLICE_117.C1 to */SLICE_117.F1 UART_Packets_Inst/UART_Inst/SLICE_117
ROUTE         1   e 0.001 */SLICE_117.F1 to *SLICE_117.DI1 UART_Packets_Inst/UART_Inst/un1_BitsReceived_4_axbxc3 (to ipClk_c)
                  --------
                    6.094   (25.5% logic, 74.5% route), 6 logic levels.

Report:  162.048MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_1"></A>Preference: Unconstrained: CLOCK_DOMAIN
            0 unconstrained paths found
--------------------------------------------------------------------------------


================================================================================
<A name="map_twr_pref_0_2"></A>Preference: Unconstrained: INPUT_SETUP
            252 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    4.469ns delay ipnReset to UART_Packets_Inst/SLICE_149 (4.392ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_194.A0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_194.A0 to */SLICE_194.F0 UART_Packets_Inst/SLICE_194
ROUTE         6   e 0.908 */SLICE_194.F0 to */SLICE_205.B0 UART_Packets_Inst/N_569
CTOF_DEL    ---     0.238 */SLICE_205.B0 to */SLICE_205.F0 UART_Packets_Inst/SLICE_205
ROUTE         1   e 0.908 */SLICE_205.F0 to */SLICE_149.C0 UART_Packets_Inst/UART_TxData_13_0_iv_0_1[6]
CTOF_DEL    ---     0.238 */SLICE_149.C0 to */SLICE_149.F0 UART_Packets_Inst/SLICE_149
ROUTE         1   e 0.001 */SLICE_149.F0 to *SLICE_149.DI0 UART_Packets_Inst/UART_TxData_13[6] (to ipClk_c)
                  --------
                    4.392   (38.0% logic, 62.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    4.469ns delay ipnReset to UART_Packets_Inst/SLICE_147 (4.392ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_204.A1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_204.A1 to */SLICE_204.F1 UART_Packets_Inst/SLICE_204
ROUTE         6   e 0.908 */SLICE_204.F1 to */SLICE_218.A0 UART_Packets_Inst/N_568
CTOF_DEL    ---     0.238 */SLICE_218.A0 to */SLICE_218.F0 UART_Packets_Inst/SLICE_218
ROUTE         1   e 0.908 */SLICE_218.F0 to */SLICE_147.B1 UART_Packets_Inst/UART_TxData_13_0_iv_0_0[3]
CTOF_DEL    ---     0.238 */SLICE_147.B1 to */SLICE_147.F1 UART_Packets_Inst/SLICE_147
ROUTE         1   e 0.001 */SLICE_147.F1 to *SLICE_147.DI1 UART_Packets_Inst/UART_TxData_13[3] (to ipClk_c)
                  --------
                    4.392   (38.0% logic, 62.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    4.469ns delay ipnReset to UART_Packets_Inst/SLICE_149 (4.392ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_204.A1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_204.A1 to */SLICE_204.F1 UART_Packets_Inst/SLICE_204
ROUTE         6   e 0.908 */SLICE_204.F1 to */SLICE_217.A1 UART_Packets_Inst/N_568
CTOF_DEL    ---     0.238 */SLICE_217.A1 to */SLICE_217.F1 UART_Packets_Inst/SLICE_217
ROUTE         1   e 0.908 */SLICE_217.F1 to */SLICE_149.B1 UART_Packets_Inst/UART_TxData_13_0_iv_0_0[7]
CTOF_DEL    ---     0.238 */SLICE_149.B1 to */SLICE_149.F1 UART_Packets_Inst/SLICE_149
ROUTE         1   e 0.001 */SLICE_149.F1 to *SLICE_149.DI1 UART_Packets_Inst/UART_TxData_13[7] (to ipClk_c)
                  --------
                    4.392   (38.0% logic, 62.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    4.469ns delay ipnReset to UART_Packets_Inst/SLICE_146 (4.392ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_204.A1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_204.A1 to */SLICE_204.F1 UART_Packets_Inst/SLICE_204
ROUTE         6   e 0.908 */SLICE_204.F1 to */SLICE_217.A0 UART_Packets_Inst/N_568
CTOF_DEL    ---     0.238 */SLICE_217.A0 to */SLICE_217.F0 UART_Packets_Inst/SLICE_217
ROUTE         1   e 0.908 */SLICE_217.F0 to */SLICE_146.B1 UART_Packets_Inst/UART_TxData_13_0_iv_0_0[1]
CTOF_DEL    ---     0.238 */SLICE_146.B1 to */SLICE_146.F1 UART_Packets_Inst/SLICE_146
ROUTE         1   e 0.001 */SLICE_146.F1 to *SLICE_146.DI1 UART_Packets_Inst/UART_TxData_13[1] (to ipClk_c)
                  --------
                    4.392   (38.0% logic, 62.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    4.469ns delay ipnReset to UART_Packets_Inst/SLICE_151 (4.392ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_211.D1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_211.D1 to */SLICE_211.F1 UART_Packets_Inst/SLICE_211
ROUTE         1   e 0.908 */SLICE_211.F1 to */SLICE_207.D0 UART_Packets_Inst/rxState_srsts_i_a2_0_6[0]
CTOF_DEL    ---     0.238 */SLICE_207.D0 to */SLICE_207.F0 UART_Packets_Inst/SLICE_207
ROUTE         2   e 0.908 */SLICE_207.F0 to */SLICE_151.B0 UART_Packets_Inst/N_113
CTOF_DEL    ---     0.238 */SLICE_151.B0 to */SLICE_151.F0 UART_Packets_Inst/SLICE_151
ROUTE         1   e 0.001 */SLICE_151.F0 to *SLICE_151.DI0 UART_Packets_Inst/N_83_i (to ipClk_c)
                  --------
                    4.392   (38.0% logic, 62.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    4.469ns delay ipnReset to UART_Packets_Inst/SLICE_151 (4.392ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_211.D1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_211.D1 to */SLICE_211.F1 UART_Packets_Inst/SLICE_211
ROUTE         1   e 0.908 */SLICE_211.F1 to */SLICE_207.D0 UART_Packets_Inst/rxState_srsts_i_a2_0_6[0]
CTOF_DEL    ---     0.238 */SLICE_207.D0 to */SLICE_207.F0 UART_Packets_Inst/SLICE_207
ROUTE         2   e 0.908 */SLICE_207.F0 to */SLICE_151.A1 UART_Packets_Inst/N_113
CTOF_DEL    ---     0.238 */SLICE_151.A1 to */SLICE_151.F1 UART_Packets_Inst/SLICE_151
ROUTE         1   e 0.001 */SLICE_151.F1 to *SLICE_151.DI1 UART_Packets_Inst/N_41s (to ipClk_c)
                  --------
                    4.392   (38.0% logic, 62.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    4.469ns delay ipnReset to UART_Packets_Inst/SLICE_148 (4.392ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_204.A1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_204.A1 to */SLICE_204.F1 UART_Packets_Inst/SLICE_204
ROUTE         6   e 0.908 */SLICE_204.F1 to */SLICE_194.A1 UART_Packets_Inst/N_568
CTOF_DEL    ---     0.238 */SLICE_194.A1 to */SLICE_194.F1 UART_Packets_Inst/SLICE_194
ROUTE         1   e 0.908 */SLICE_194.F1 to */SLICE_148.B1 UART_Packets_Inst/UART_TxData_13_0_iv_0_0[5]
CTOF_DEL    ---     0.238 */SLICE_148.B1 to */SLICE_148.F1 UART_Packets_Inst/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F1 to *SLICE_148.DI1 UART_Packets_Inst/UART_TxData_13[5] (to ipClk_c)
                  --------
                    4.392   (38.0% logic, 62.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    4.469ns delay ipnReset to UART_Packets_Inst/SLICE_148 (4.392ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_194.A0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_194.A0 to */SLICE_194.F0 UART_Packets_Inst/SLICE_194
ROUTE         6   e 0.908 */SLICE_194.F0 to */SLICE_204.B0 UART_Packets_Inst/N_569
CTOF_DEL    ---     0.238 */SLICE_204.B0 to */SLICE_204.F0 UART_Packets_Inst/SLICE_204
ROUTE         1   e 0.908 */SLICE_204.F0 to */SLICE_148.C0 UART_Packets_Inst/UART_TxData_13_0_iv_0_1[4]
CTOF_DEL    ---     0.238 */SLICE_148.C0 to */SLICE_148.F0 UART_Packets_Inst/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F0 to *SLICE_148.DI0 UART_Packets_Inst/UART_TxData_13[4] (to ipClk_c)
                  --------
                    4.392   (38.0% logic, 62.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    4.150ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_134 (4.073ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *t/SLICE_12.B0 ipnReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_12.B0 to */SLICE_12.FCO UART_Packets_Inst/UART_Inst/SLICE_12
ROUTE         1   e 0.001 */SLICE_12.FCO to */SLICE_11.FCI UART_Packets_Inst/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_11.FCI to */SLICE_11.FCO UART_Packets_Inst/UART_Inst/SLICE_11
ROUTE         1   e 0.001 */SLICE_11.FCO to */SLICE_10.FCI UART_Packets_Inst/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_10.FCI to */SLICE_10.FCO UART_Packets_Inst/UART_Inst/SLICE_10
ROUTE         1   e 0.001 */SLICE_10.FCO to *t/SLICE_9.FCI UART_Packets_Inst/UART_Inst/txClkCount_4_cry_4
FCITOFCO_D  ---     0.067 *t/SLICE_9.FCI to *t/SLICE_9.FCO UART_Packets_Inst/UART_Inst/SLICE_9
ROUTE         1   e 0.001 *t/SLICE_9.FCO to *t/SLICE_8.FCI UART_Packets_Inst/UART_Inst/txClkCount_4_cry_6
FCITOF1_DE  ---     0.310 *t/SLICE_8.FCI to *st/SLICE_8.F1 UART_Packets_Inst/UART_Inst/SLICE_8
ROUTE         1   e 0.908 *st/SLICE_8.F1 to */SLICE_134.A0 UART_Packets_Inst/UART_Inst/txClkCount_4[8]
CTOF_DEL    ---     0.238 */SLICE_134.A0 to */SLICE_134.F0 UART_Packets_Inst/UART_Inst/SLICE_134
ROUTE         1   e 0.001 */SLICE_134.F0 to *SLICE_134.DI0 UART_Packets_Inst/UART_Inst/txClkCount_RNO[8] (to ipClk_c)
                  --------
                    4.073   (55.3% logic, 44.7% route), 7 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    4.148ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_134 (4.071ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *t/SLICE_12.B0 ipnReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_12.B0 to */SLICE_12.FCO UART_Packets_Inst/UART_Inst/SLICE_12
ROUTE         1   e 0.001 */SLICE_12.FCO to */SLICE_11.FCI UART_Packets_Inst/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_11.FCI to */SLICE_11.FCO UART_Packets_Inst/UART_Inst/SLICE_11
ROUTE         1   e 0.001 */SLICE_11.FCO to */SLICE_10.FCI UART_Packets_Inst/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_10.FCI to */SLICE_10.FCO UART_Packets_Inst/UART_Inst/SLICE_10
ROUTE         1   e 0.001 */SLICE_10.FCO to *t/SLICE_9.FCI UART_Packets_Inst/UART_Inst/txClkCount_4_cry_4
FCITOFCO_D  ---     0.067 *t/SLICE_9.FCI to *t/SLICE_9.FCO UART_Packets_Inst/UART_Inst/SLICE_9
ROUTE         1   e 0.001 *t/SLICE_9.FCO to *t/SLICE_8.FCI UART_Packets_Inst/UART_Inst/txClkCount_4_cry_6
FCITOFCO_D  ---     0.067 *t/SLICE_8.FCI to *t/SLICE_8.FCO UART_Packets_Inst/UART_Inst/SLICE_8
ROUTE         1   e 0.001 *t/SLICE_8.FCO to *t/SLICE_7.FCI UART_Packets_Inst/UART_Inst/txClkCount_4_cry_8
FCITOF0_DE  ---     0.240 *t/SLICE_7.FCI to *st/SLICE_7.F0 UART_Packets_Inst/UART_Inst/SLICE_7
ROUTE         1   e 0.908 *st/SLICE_7.F0 to */SLICE_134.A1 UART_Packets_Inst/UART_Inst/txClkCount_4[9]
CTOF_DEL    ---     0.238 */SLICE_134.A1 to */SLICE_134.F1 UART_Packets_Inst/UART_Inst/SLICE_134
ROUTE         1   e 0.001 */SLICE_134.F1 to *SLICE_134.DI1 UART_Packets_Inst/UART_Inst/txClkCount_RNO[9] (to ipClk_c)
                  --------
                    4.071   (55.2% logic, 44.8% route), 8 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    4.082ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_133 (4.005ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *t/SLICE_12.B0 ipnReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_12.B0 to */SLICE_12.FCO UART_Packets_Inst/UART_Inst/SLICE_12
ROUTE         1   e 0.001 */SLICE_12.FCO to */SLICE_11.FCI UART_Packets_Inst/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_11.FCI to */SLICE_11.FCO UART_Packets_Inst/UART_Inst/SLICE_11
ROUTE         1   e 0.001 */SLICE_11.FCO to */SLICE_10.FCI UART_Packets_Inst/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_10.FCI to */SLICE_10.FCO UART_Packets_Inst/UART_Inst/SLICE_10
ROUTE         1   e 0.001 */SLICE_10.FCO to *t/SLICE_9.FCI UART_Packets_Inst/UART_Inst/txClkCount_4_cry_4
FCITOF1_DE  ---     0.310 *t/SLICE_9.FCI to *st/SLICE_9.F1 UART_Packets_Inst/UART_Inst/SLICE_9
ROUTE         1   e 0.908 *st/SLICE_9.F1 to */SLICE_133.A0 UART_Packets_Inst/UART_Inst/txClkCount_4[6]
CTOF_DEL    ---     0.238 */SLICE_133.A0 to */SLICE_133.F0 UART_Packets_Inst/UART_Inst/SLICE_133
ROUTE         1   e 0.001 */SLICE_133.F0 to *SLICE_133.DI0 UART_Packets_Inst/UART_Inst/txClkCount_RNO[6] (to ipClk_c)
                  --------
                    4.005   (54.6% logic, 45.4% route), 6 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    4.080ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_133 (4.003ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *t/SLICE_12.B0 ipnReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_12.B0 to */SLICE_12.FCO UART_Packets_Inst/UART_Inst/SLICE_12
ROUTE         1   e 0.001 */SLICE_12.FCO to */SLICE_11.FCI UART_Packets_Inst/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_11.FCI to */SLICE_11.FCO UART_Packets_Inst/UART_Inst/SLICE_11
ROUTE         1   e 0.001 */SLICE_11.FCO to */SLICE_10.FCI UART_Packets_Inst/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_10.FCI to */SLICE_10.FCO UART_Packets_Inst/UART_Inst/SLICE_10
ROUTE         1   e 0.001 */SLICE_10.FCO to *t/SLICE_9.FCI UART_Packets_Inst/UART_Inst/txClkCount_4_cry_4
FCITOFCO_D  ---     0.067 *t/SLICE_9.FCI to *t/SLICE_9.FCO UART_Packets_Inst/UART_Inst/SLICE_9
ROUTE         1   e 0.001 *t/SLICE_9.FCO to *t/SLICE_8.FCI UART_Packets_Inst/UART_Inst/txClkCount_4_cry_6
FCITOF0_DE  ---     0.240 *t/SLICE_8.FCI to *st/SLICE_8.F0 UART_Packets_Inst/UART_Inst/SLICE_8
ROUTE         1   e 0.908 *st/SLICE_8.F0 to */SLICE_133.A1 UART_Packets_Inst/UART_Inst/txClkCount_4[7]
CTOF_DEL    ---     0.238 */SLICE_133.A1 to */SLICE_133.F1 UART_Packets_Inst/UART_Inst/SLICE_133
ROUTE         1   e 0.001 */SLICE_133.F1 to *SLICE_133.DI1 UART_Packets_Inst/UART_Inst/txClkCount_RNO[7] (to ipClk_c)
                  --------
                    4.003   (54.5% logic, 45.5% route), 7 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    4.014ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_132 (3.937ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *t/SLICE_12.B0 ipnReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_12.B0 to */SLICE_12.FCO UART_Packets_Inst/UART_Inst/SLICE_12
ROUTE         1   e 0.001 */SLICE_12.FCO to */SLICE_11.FCI UART_Packets_Inst/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_11.FCI to */SLICE_11.FCO UART_Packets_Inst/UART_Inst/SLICE_11
ROUTE         1   e 0.001 */SLICE_11.FCO to */SLICE_10.FCI UART_Packets_Inst/UART_Inst/txClkCount_4_cry_2
FCITOF1_DE  ---     0.310 */SLICE_10.FCI to *t/SLICE_10.F1 UART_Packets_Inst/UART_Inst/SLICE_10
ROUTE         1   e 0.908 *t/SLICE_10.F1 to */SLICE_132.A0 UART_Packets_Inst/UART_Inst/txClkCount_4[4]
CTOF_DEL    ---     0.238 */SLICE_132.A0 to */SLICE_132.F0 UART_Packets_Inst/UART_Inst/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 UART_Packets_Inst/UART_Inst/txClkCount_RNO[4] (to ipClk_c)
                  --------
                    3.937   (53.8% logic, 46.2% route), 5 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    4.012ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_132 (3.935ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *t/SLICE_12.B0 ipnReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_12.B0 to */SLICE_12.FCO UART_Packets_Inst/UART_Inst/SLICE_12
ROUTE         1   e 0.001 */SLICE_12.FCO to */SLICE_11.FCI UART_Packets_Inst/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_11.FCI to */SLICE_11.FCO UART_Packets_Inst/UART_Inst/SLICE_11
ROUTE         1   e 0.001 */SLICE_11.FCO to */SLICE_10.FCI UART_Packets_Inst/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_10.FCI to */SLICE_10.FCO UART_Packets_Inst/UART_Inst/SLICE_10
ROUTE         1   e 0.001 */SLICE_10.FCO to *t/SLICE_9.FCI UART_Packets_Inst/UART_Inst/txClkCount_4_cry_4
FCITOF0_DE  ---     0.240 *t/SLICE_9.FCI to *st/SLICE_9.F0 UART_Packets_Inst/UART_Inst/SLICE_9
ROUTE         1   e 0.908 *st/SLICE_9.F0 to */SLICE_132.A1 UART_Packets_Inst/UART_Inst/txClkCount_4[5]
CTOF_DEL    ---     0.238 */SLICE_132.A1 to */SLICE_132.F1 UART_Packets_Inst/UART_Inst/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F1 to *SLICE_132.DI1 UART_Packets_Inst/UART_Inst/txClkCount_RNO[5] (to ipClk_c)
                  --------
                    3.935   (53.7% logic, 46.3% route), 6 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.946ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_131 (3.869ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *t/SLICE_12.B0 ipnReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_12.B0 to */SLICE_12.FCO UART_Packets_Inst/UART_Inst/SLICE_12
ROUTE         1   e 0.001 */SLICE_12.FCO to */SLICE_11.FCI UART_Packets_Inst/UART_Inst/txClkCount_4_cry_0
FCITOF1_DE  ---     0.310 */SLICE_11.FCI to *t/SLICE_11.F1 UART_Packets_Inst/UART_Inst/SLICE_11
ROUTE         1   e 0.908 *t/SLICE_11.F1 to */SLICE_131.A0 UART_Packets_Inst/UART_Inst/txClkCount_4[2]
CTOF_DEL    ---     0.238 */SLICE_131.A0 to */SLICE_131.F0 UART_Packets_Inst/UART_Inst/SLICE_131
ROUTE         1   e 0.001 */SLICE_131.F0 to *SLICE_131.DI0 UART_Packets_Inst/UART_Inst/txClkCount_RNO[2] (to ipClk_c)
                  --------
                    3.869   (53.0% logic, 47.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.944ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_131 (3.867ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *t/SLICE_12.B0 ipnReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_12.B0 to */SLICE_12.FCO UART_Packets_Inst/UART_Inst/SLICE_12
ROUTE         1   e 0.001 */SLICE_12.FCO to */SLICE_11.FCI UART_Packets_Inst/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_11.FCI to */SLICE_11.FCO UART_Packets_Inst/UART_Inst/SLICE_11
ROUTE         1   e 0.001 */SLICE_11.FCO to */SLICE_10.FCI UART_Packets_Inst/UART_Inst/txClkCount_4_cry_2
FCITOF0_DE  ---     0.240 */SLICE_10.FCI to *t/SLICE_10.F0 UART_Packets_Inst/UART_Inst/SLICE_10
ROUTE         1   e 0.908 *t/SLICE_10.F0 to */SLICE_131.A1 UART_Packets_Inst/UART_Inst/txClkCount_4[3]
CTOF_DEL    ---     0.238 */SLICE_131.A1 to */SLICE_131.F1 UART_Packets_Inst/UART_Inst/SLICE_131
ROUTE         1   e 0.001 */SLICE_131.F1 to *SLICE_131.DI1 UART_Packets_Inst/UART_Inst/txClkCount_RNO[3] (to ipClk_c)
                  --------
                    3.867   (53.0% logic, 47.0% route), 5 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.876ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_130 (3.799ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *t/SLICE_12.B0 ipnReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_12.B0 to */SLICE_12.FCO UART_Packets_Inst/UART_Inst/SLICE_12
ROUTE         1   e 0.001 */SLICE_12.FCO to */SLICE_11.FCI UART_Packets_Inst/UART_Inst/txClkCount_4_cry_0
FCITOF0_DE  ---     0.240 */SLICE_11.FCI to *t/SLICE_11.F0 UART_Packets_Inst/UART_Inst/SLICE_11
ROUTE         1   e 0.908 *t/SLICE_11.F0 to */SLICE_130.A1 UART_Packets_Inst/UART_Inst/txClkCount_4[1]
CTOF_DEL    ---     0.238 */SLICE_130.A1 to */SLICE_130.F1 UART_Packets_Inst/UART_Inst/SLICE_130
ROUTE         1   e 0.001 */SLICE_130.F1 to *SLICE_130.DI1 UART_Packets_Inst/UART_Inst/txClkCount_RNO[1] (to ipClk_c)
                  --------
                    3.799   (52.1% logic, 47.9% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.793ns delay ipnReset to UART_Packets_Inst/SLICE_150 (3.716ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_203.D0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_203.D0 to */SLICE_203.F0 UART_Packets_Inst/SLICE_203
ROUTE         5   e 0.908 */SLICE_203.F0 to */SLICE_150.B1 UART_Packets_Inst/N_481
CTOF_DEL    ---     0.238 */SLICE_150.B1 to */SLICE_150.F1 UART_Packets_Inst/SLICE_150
ROUTE         1   e 0.232 */SLICE_150.F1 to */SLICE_150.A0 UART_Packets_Inst/N_176
CTOF_DEL    ---     0.238 */SLICE_150.A0 to */SLICE_150.F0 UART_Packets_Inst/SLICE_150
ROUTE         1   e 0.001 */SLICE_150.F0 to *SLICE_150.DI0 UART_Packets_Inst/fb_0 (to ipClk_c)
                  --------
                    3.716   (44.9% logic, 55.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.703ns delay ipnReset to RegistersControl_Inst/SLICE_74 (3.477ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_193.A1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_193.A1 to */SLICE_193.F1 RegistersControl_Inst/SLICE_193
ROUTE         2   e 0.232 */SLICE_193.F1 to */SLICE_193.A0 RegistersControl_Inst/opAddress_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_193.A0 to */SLICE_193.F0 RegistersControl_Inst/SLICE_193
ROUTE         4   e 0.908 */SLICE_193.F0 to *t/SLICE_74.CE RegistersControl_Inst/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    3.477   (41.1% logic, 58.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.703ns delay ipnReset to RegistersControl_Inst/SLICE_71 (3.477ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_193.A1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_193.A1 to */SLICE_193.F1 RegistersControl_Inst/SLICE_193
ROUTE         2   e 0.232 */SLICE_193.F1 to */SLICE_193.A0 RegistersControl_Inst/opAddress_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_193.A0 to */SLICE_193.F0 RegistersControl_Inst/SLICE_193
ROUTE         4   e 0.908 */SLICE_193.F0 to *t/SLICE_71.CE RegistersControl_Inst/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    3.477   (41.1% logic, 58.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.703ns delay ipnReset to RegistersControl_Inst/SLICE_73 (3.477ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_193.A1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_193.A1 to */SLICE_193.F1 RegistersControl_Inst/SLICE_193
ROUTE         2   e 0.232 */SLICE_193.F1 to */SLICE_193.A0 RegistersControl_Inst/opAddress_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_193.A0 to */SLICE_193.F0 RegistersControl_Inst/SLICE_193
ROUTE         4   e 0.908 */SLICE_193.F0 to *t/SLICE_73.CE RegistersControl_Inst/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    3.477   (41.1% logic, 58.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.703ns delay ipnReset to RegistersControl_Inst/SLICE_72 (3.477ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_193.A1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_193.A1 to */SLICE_193.F1 RegistersControl_Inst/SLICE_193
ROUTE         2   e 0.232 */SLICE_193.F1 to */SLICE_193.A0 RegistersControl_Inst/opAddress_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_193.A0 to */SLICE_193.F0 RegistersControl_Inst/SLICE_193
ROUTE         4   e 0.908 */SLICE_193.F0 to *t/SLICE_72.CE RegistersControl_Inst/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    3.477   (41.1% logic, 58.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.452ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_130 (3.375ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *t/SLICE_12.B0 ipnReset_c
CTOF1_DEL   ---     0.367 *t/SLICE_12.B0 to *t/SLICE_12.F1 UART_Packets_Inst/UART_Inst/SLICE_12
ROUTE         1   e 0.908 *t/SLICE_12.F1 to */SLICE_130.A0 UART_Packets_Inst/UART_Inst/txClkCount_4[0]
CTOF_DEL    ---     0.238 */SLICE_130.A0 to */SLICE_130.F0 UART_Packets_Inst/UART_Inst/SLICE_130
ROUTE         1   e 0.001 */SLICE_130.F0 to *SLICE_130.DI0 UART_Packets_Inst/UART_Inst/txClkCount_RNO[0] (to ipClk_c)
                  --------
                    3.375   (46.2% logic, 53.8% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_119 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_198.C0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_198.C0 to */SLICE_198.F0 UART_Packets_Inst/UART_Inst/SLICE_198
ROUTE         2   e 0.908 */SLICE_198.F0 to *SLICE_119.LSR UART_Packets_Inst/UART_Inst/un1_ipReset_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_144 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_199.C0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_199.C0 to */SLICE_199.F0 UART_Packets_Inst/UART_Inst/SLICE_199
ROUTE         1   e 0.908 */SLICE_199.F0 to *SLICE_144.LSR UART_Packets_Inst/UART_Inst/opRxValid_0_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_116 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_215.A1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_215.A1 to */SLICE_215.F1 UART_Packets_Inst/UART_Inst/SLICE_215
ROUTE         2   e 0.908 */SLICE_215.F1 to *SLICE_116.LSR UART_Packets_Inst/UART_Inst/un1_ipReset_1 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipnReset to UART_Packets_Inst/SLICE_102 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_247.B0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_247.B0 to */SLICE_247.F0 UART_Packets_Inst/SLICE_247
ROUTE         3   e 0.908 */SLICE_247.F0 to *SLICE_102.LSR UART_Packets_Inst/Valid_0_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_118 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_198.C0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_198.C0 to */SLICE_198.F0 UART_Packets_Inst/UART_Inst/SLICE_198
ROUTE         2   e 0.908 */SLICE_198.F0 to *SLICE_118.LSR UART_Packets_Inst/UART_Inst/un1_ipReset_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipnReset to UART_Packets_Inst/SLICE_168 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_247.B0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_247.B0 to */SLICE_247.F0 UART_Packets_Inst/SLICE_247
ROUTE         3   e 0.908 */SLICE_247.F0 to *SLICE_168.LSR UART_Packets_Inst/Valid_0_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipnReset to RegistersControl_Inst/SLICE_39 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_193.A1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_193.A1 to */SLICE_193.F1 RegistersControl_Inst/SLICE_193
ROUTE         2   e 0.908 */SLICE_193.F1 to */SLICE_39.LSR RegistersControl_Inst/opAddress_0_sqmuxa_1 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_117 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_215.A1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_215.A1 to */SLICE_215.F1 UART_Packets_Inst/UART_Inst/SLICE_215
ROUTE         2   e 0.908 */SLICE_215.F1 to *SLICE_117.LSR UART_Packets_Inst/UART_Inst/un1_ipReset_1 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipnReset to UART_Packets_Inst/SLICE_158 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_187.B0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_187.B0 to */SLICE_187.F0 UART_Packets_Inst/SLICE_187
ROUTE         1   e 0.908 */SLICE_187.F0 to *SLICE_158.LSR UART_Packets_Inst/fb (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipnReset to UART_Packets_Inst/SLICE_101 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_247.B0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_247.B0 to */SLICE_247.F0 UART_Packets_Inst/SLICE_247
ROUTE         3   e 0.908 */SLICE_247.F0 to *SLICE_101.LSR UART_Packets_Inst/Valid_0_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.323ns delay ipnReset to UART_Packets_Inst/SLICE_146 (3.246ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_200.D1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 UART_Packets_Inst/SLICE_200
ROUTE         1   e 0.908 */SLICE_200.F1 to */SLICE_146.B0 UART_Packets_Inst/UART_TxData_13_0_iv_0_1[0]
CTOF_DEL    ---     0.238 */SLICE_146.B0 to */SLICE_146.F0 UART_Packets_Inst/SLICE_146
ROUTE         1   e 0.001 */SLICE_146.F0 to *SLICE_146.DI0 UART_Packets_Inst/UART_TxData_13_0_iv_i[0] (to ipClk_c)
                  --------
                    3.246   (44.0% logic, 56.0% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.323ns delay ipnReset to RegistersControl_Inst/SLICE_57 (3.246ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to   SLICE_219.D1 ipnReset_c
CTOF_DEL    ---     0.238   SLICE_219.D1 to   SLICE_219.F1 SLICE_219
ROUTE         1   e 0.908   SLICE_219.F1 to *t/SLICE_57.C1 RegistersControl_Inst/State_srsts_i_0_1[1]
CTOF_DEL    ---     0.238 *t/SLICE_57.C1 to *t/SLICE_57.F1 RegistersControl_Inst/SLICE_57
ROUTE         1   e 0.001 *t/SLICE_57.F1 to */SLICE_57.DI1 RegistersControl_Inst/N_23_i (to ipClk_c)
                  --------
                    3.246   (44.0% logic, 56.0% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.323ns delay ipnReset to UART_Packets_Inst/SLICE_147 (3.246ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_201.D1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_201.D1 to */SLICE_201.F1 UART_Packets_Inst/SLICE_201
ROUTE         1   e 0.908 */SLICE_201.F1 to */SLICE_147.B0 UART_Packets_Inst/UART_TxData_13_0_iv_0_1[2]
CTOF_DEL    ---     0.238 */SLICE_147.B0 to */SLICE_147.F0 UART_Packets_Inst/SLICE_147
ROUTE         1   e 0.001 */SLICE_147.F0 to *SLICE_147.DI0 UART_Packets_Inst/UART_TxData_13_0_iv_i[2] (to ipClk_c)
                  --------
                    3.246   (44.0% logic, 56.0% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_97 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_233.A0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_233.A0 to */SLICE_233.F0 RegistersControl_Inst/SLICE_233
ROUTE        16   e 0.908 */SLICE_233.F0 to *t/SLICE_97.CE RegistersControl_Inst/N_66_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_17 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_250.A0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_250.A0 to */SLICE_250.F0 UART_Packets_Inst/SLICE_250
ROUTE         5   e 0.908 */SLICE_250.F0 to *t/SLICE_17.CE UART_Packets_Inst/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_42 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_210.D1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_210.D1 to */SLICE_210.F1 RegistersControl_Inst/SLICE_210
ROUTE        17   e 0.908 */SLICE_210.F1 to *t/SLICE_42.CE RegistersControl_Inst/un1_OutputData_0_sqmuxa_0_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_18 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_250.A0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_250.A0 to */SLICE_250.F0 UART_Packets_Inst/SLICE_250
ROUTE         5   e 0.908 */SLICE_250.F0 to *t/SLICE_18.CE UART_Packets_Inst/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_146 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_203.D0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_203.D0 to */SLICE_203.F0 UART_Packets_Inst/SLICE_203
ROUTE         5   e 0.908 */SLICE_203.F0 to */SLICE_146.CE UART_Packets_Inst/N_481 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_55 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_210.D1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_210.D1 to */SLICE_210.F1 RegistersControl_Inst/SLICE_210
ROUTE        17   e 0.908 */SLICE_210.F1 to *t/SLICE_55.CE RegistersControl_Inst/un1_OutputData_0_sqmuxa_0_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_184 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_168.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_168.C1 to */SLICE_168.F1 UART_Packets_Inst/SLICE_168
ROUTE         4   e 0.908 */SLICE_168.F1 to */SLICE_184.CE UART_Packets_Inst/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_185 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_168.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_168.C1 to */SLICE_168.F1 UART_Packets_Inst/SLICE_168
ROUTE         4   e 0.908 */SLICE_168.F1 to */SLICE_185.CE UART_Packets_Inst/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_149 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_203.D0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_203.D0 to */SLICE_203.F0 UART_Packets_Inst/SLICE_203
ROUTE         5   e 0.908 */SLICE_203.F0 to */SLICE_149.CE UART_Packets_Inst/N_481 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_125 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_196.B0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_196.B0 to */SLICE_196.F0 UART_Packets_Inst/UART_Inst/SLICE_196
ROUTE         4   e 0.908 */SLICE_196.F0 to */SLICE_125.CE UART_Packets_Inst/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_103 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_202.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_202.C1 to */SLICE_202.F1 UART_Packets_Inst/SLICE_202
ROUTE        13   e 0.908 */SLICE_202.F1 to */SLICE_103.CE UART_Packets_Inst/N_161_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_204 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_214.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_214.C1 to */SLICE_214.F1 UART_Packets_Inst/UART_Inst/SLICE_214
ROUTE         1   e 0.908 */SLICE_214.F1 to */SLICE_204.CE UART_Packets_Inst/UART_Inst/N_148 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_136 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_213.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_213.C1 to */SLICE_213.F1 UART_Packets_Inst/UART_Inst/SLICE_213
ROUTE         4   e 0.908 */SLICE_213.F1 to */SLICE_136.CE UART_Packets_Inst/UART_Inst/N_150 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_107 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_202.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_202.C1 to */SLICE_202.F1 UART_Packets_Inst/SLICE_202
ROUTE        13   e 0.908 */SLICE_202.F1 to */SLICE_107.CE UART_Packets_Inst/N_161_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_110 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_202.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_202.C1 to */SLICE_202.F1 UART_Packets_Inst/SLICE_202
ROUTE        13   e 0.908 */SLICE_202.F1 to */SLICE_110.CE UART_Packets_Inst/N_161_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_128 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_196.B0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_196.B0 to */SLICE_196.F0 UART_Packets_Inst/UART_Inst/SLICE_196
ROUTE         4   e 0.908 */SLICE_196.F0 to */SLICE_128.CE UART_Packets_Inst/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_186 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_168.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_168.C1 to */SLICE_168.F1 UART_Packets_Inst/SLICE_168
ROUTE         4   e 0.908 */SLICE_168.F1 to */SLICE_186.CE UART_Packets_Inst/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_49 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_210.D1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_210.D1 to */SLICE_210.F1 RegistersControl_Inst/SLICE_210
ROUTE        17   e 0.908 */SLICE_210.F1 to *t/SLICE_49.CE RegistersControl_Inst/un1_OutputData_0_sqmuxa_0_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_104 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_202.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_202.C1 to */SLICE_202.F1 UART_Packets_Inst/SLICE_202
ROUTE        13   e 0.908 */SLICE_202.F1 to */SLICE_104.CE UART_Packets_Inst/N_161_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_113 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_202.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_202.C1 to */SLICE_202.F1 UART_Packets_Inst/SLICE_202
ROUTE        13   e 0.908 */SLICE_202.F1 to */SLICE_113.CE UART_Packets_Inst/N_161_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_163 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_241.B0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_241.B0 to */SLICE_241.F0 UART_Packets_Inst/SLICE_241
ROUTE         2   e 0.908 */SLICE_241.F0 to */SLICE_163.CE UART_Packets_Inst/N_119_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_115 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_202.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_202.C1 to */SLICE_202.F1 UART_Packets_Inst/SLICE_202
ROUTE        13   e 0.908 */SLICE_202.F1 to */SLICE_115.CE UART_Packets_Inst/N_161_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_159 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_242.C0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_242.C0 to */SLICE_242.F0 UART_Packets_Inst/SLICE_242
ROUTE         4   e 0.908 */SLICE_242.F0 to */SLICE_159.CE UART_Packets_Inst/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_240 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_202.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_202.C1 to */SLICE_202.F1 UART_Packets_Inst/SLICE_202
ROUTE        13   e 0.908 */SLICE_202.F1 to */SLICE_240.CE UART_Packets_Inst/N_161_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_160 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_242.C0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_242.C0 to */SLICE_242.F0 UART_Packets_Inst/SLICE_242
ROUTE         4   e 0.908 */SLICE_242.F0 to */SLICE_160.CE UART_Packets_Inst/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_161 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_242.C0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_242.C0 to */SLICE_242.F0 UART_Packets_Inst/SLICE_242
ROUTE         4   e 0.908 */SLICE_242.F0 to */SLICE_161.CE UART_Packets_Inst/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_180 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_190.D0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_190.D0 to */SLICE_190.F0 RegistersControl_Inst/SLICE_190
ROUTE         4   e 0.908 */SLICE_190.F0 to */SLICE_180.CE RegistersControl_Inst/N_57_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_168 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_241.B0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_241.B0 to */SLICE_241.F0 UART_Packets_Inst/SLICE_241
ROUTE         2   e 0.908 */SLICE_241.F0 to */SLICE_168.CE UART_Packets_Inst/N_119_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_162 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_242.C0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_242.C0 to */SLICE_242.F0 UART_Packets_Inst/SLICE_242
ROUTE         4   e 0.908 */SLICE_242.F0 to */SLICE_162.CE UART_Packets_Inst/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_54 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_210.D1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_210.D1 to */SLICE_210.F1 RegistersControl_Inst/SLICE_210
ROUTE        17   e 0.908 */SLICE_210.F1 to *t/SLICE_54.CE RegistersControl_Inst/un1_OutputData_0_sqmuxa_0_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_56 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_210.D1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_210.D1 to */SLICE_210.F1 RegistersControl_Inst/SLICE_210
ROUTE        17   e 0.908 */SLICE_210.F1 to *t/SLICE_56.CE RegistersControl_Inst/un1_OutputData_0_sqmuxa_0_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_175 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_209.A0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_209.A0 to */SLICE_209.F0 RegistersControl_Inst/SLICE_209
ROUTE         8   e 0.908 */SLICE_209.F0 to */SLICE_175.CE RegistersControl_Inst/OutputData_1_sqmuxa_1 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_59 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_233.A0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_233.A0 to */SLICE_233.F0 RegistersControl_Inst/SLICE_233
ROUTE        16   e 0.908 */SLICE_233.F0 to *t/SLICE_59.CE RegistersControl_Inst/N_66_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_63 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_233.A0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_233.A0 to */SLICE_233.F0 RegistersControl_Inst/SLICE_233
ROUTE        16   e 0.908 */SLICE_233.F0 to *t/SLICE_63.CE RegistersControl_Inst/N_66_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_67 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_233.A0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_233.A0 to */SLICE_233.F0 RegistersControl_Inst/SLICE_233
ROUTE        16   e 0.908 */SLICE_233.F0 to *t/SLICE_67.CE RegistersControl_Inst/N_66_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_127 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_196.B0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_196.B0 to */SLICE_196.F0 UART_Packets_Inst/UART_Inst/SLICE_196
ROUTE         4   e 0.908 */SLICE_196.F0 to */SLICE_127.CE UART_Packets_Inst/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_53 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_210.D1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_210.D1 to */SLICE_210.F1 RegistersControl_Inst/SLICE_210
ROUTE        17   e 0.908 */SLICE_210.F1 to *t/SLICE_53.CE RegistersControl_Inst/un1_OutputData_0_sqmuxa_0_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_170 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_209.A0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_209.A0 to */SLICE_209.F0 RegistersControl_Inst/SLICE_209
ROUTE         8   e 0.908 */SLICE_209.F0 to */SLICE_170.CE RegistersControl_Inst/OutputData_1_sqmuxa_1 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_157 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_250.A0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_250.A0 to */SLICE_250.F0 UART_Packets_Inst/SLICE_250
ROUTE         5   e 0.908 */SLICE_250.F0 to */SLICE_157.CE UART_Packets_Inst/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_171 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_209.A0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_209.A0 to */SLICE_209.F0 RegistersControl_Inst/SLICE_209
ROUTE         8   e 0.908 */SLICE_209.F0 to */SLICE_171.CE RegistersControl_Inst/OutputData_1_sqmuxa_1 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_46 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_210.D1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_210.D1 to */SLICE_210.F1 RegistersControl_Inst/SLICE_210
ROUTE        17   e 0.908 */SLICE_210.F1 to *t/SLICE_46.CE RegistersControl_Inst/un1_OutputData_0_sqmuxa_0_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_176 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_209.A0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_209.A0 to */SLICE_209.F0 RegistersControl_Inst/SLICE_209
ROUTE         8   e 0.908 */SLICE_209.F0 to */SLICE_176.CE RegistersControl_Inst/OutputData_1_sqmuxa_1 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_183 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_168.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_168.C1 to */SLICE_168.F1 UART_Packets_Inst/SLICE_168
ROUTE         4   e 0.908 */SLICE_168.F1 to */SLICE_183.CE UART_Packets_Inst/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_172 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_209.A0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_209.A0 to */SLICE_209.F0 RegistersControl_Inst/SLICE_209
ROUTE         8   e 0.908 */SLICE_209.F0 to */SLICE_172.CE RegistersControl_Inst/OutputData_1_sqmuxa_1 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_51 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_210.D1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_210.D1 to */SLICE_210.F1 RegistersControl_Inst/SLICE_210
ROUTE        17   e 0.908 */SLICE_210.F1 to *t/SLICE_51.CE RegistersControl_Inst/un1_OutputData_0_sqmuxa_0_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_177 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_209.A0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_209.A0 to */SLICE_209.F0 RegistersControl_Inst/SLICE_209
ROUTE         8   e 0.908 */SLICE_209.F0 to */SLICE_177.CE RegistersControl_Inst/OutputData_1_sqmuxa_1 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_19 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_250.A0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_250.A0 to */SLICE_250.F0 UART_Packets_Inst/SLICE_250
ROUTE         5   e 0.908 */SLICE_250.F0 to *t/SLICE_19.CE UART_Packets_Inst/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_58 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_233.A0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_233.A0 to */SLICE_233.F0 RegistersControl_Inst/SLICE_233
ROUTE        16   e 0.908 */SLICE_233.F0 to *t/SLICE_58.CE RegistersControl_Inst/N_66_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_147 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_203.D0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_203.D0 to */SLICE_203.F0 UART_Packets_Inst/SLICE_203
ROUTE         5   e 0.908 */SLICE_203.F0 to */SLICE_147.CE UART_Packets_Inst/N_481 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_60 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_233.A0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_233.A0 to */SLICE_233.F0 RegistersControl_Inst/SLICE_233
ROUTE        16   e 0.908 */SLICE_233.F0 to *t/SLICE_60.CE RegistersControl_Inst/N_66_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_148 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_203.D0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_203.D0 to */SLICE_203.F0 UART_Packets_Inst/SLICE_203
ROUTE         5   e 0.908 */SLICE_203.F0 to */SLICE_148.CE UART_Packets_Inst/N_481 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_61 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_233.A0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_233.A0 to */SLICE_233.F0 RegistersControl_Inst/SLICE_233
ROUTE        16   e 0.908 */SLICE_233.F0 to *t/SLICE_61.CE RegistersControl_Inst/N_66_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_135 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_213.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_213.C1 to */SLICE_213.F1 UART_Packets_Inst/UART_Inst/SLICE_213
ROUTE         4   e 0.908 */SLICE_213.F1 to */SLICE_135.CE UART_Packets_Inst/UART_Inst/N_150 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_64 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_233.A0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_233.A0 to */SLICE_233.F0 RegistersControl_Inst/SLICE_233
ROUTE        16   e 0.908 */SLICE_233.F0 to *t/SLICE_64.CE RegistersControl_Inst/N_66_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_140 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_144.D0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_144.D0 to */SLICE_144.F0 UART_Packets_Inst/UART_Inst/SLICE_144
ROUTE         5   e 0.908 */SLICE_144.F0 to */SLICE_140.CE UART_Packets_Inst/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_65 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_233.A0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_233.A0 to */SLICE_233.F0 RegistersControl_Inst/SLICE_233
ROUTE        16   e 0.908 */SLICE_233.F0 to *t/SLICE_65.CE RegistersControl_Inst/N_66_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_105 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_202.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_202.C1 to */SLICE_202.F1 UART_Packets_Inst/SLICE_202
ROUTE        13   e 0.908 */SLICE_202.F1 to */SLICE_105.CE UART_Packets_Inst/N_161_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_68 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_233.A0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_233.A0 to */SLICE_233.F0 RegistersControl_Inst/SLICE_233
ROUTE        16   e 0.908 */SLICE_233.F0 to *t/SLICE_68.CE RegistersControl_Inst/N_66_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_106 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_202.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_202.C1 to */SLICE_202.F1 UART_Packets_Inst/SLICE_202
ROUTE        13   e 0.908 */SLICE_202.F1 to */SLICE_106.CE UART_Packets_Inst/N_161_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_169 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_209.A0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_209.A0 to */SLICE_209.F0 RegistersControl_Inst/SLICE_209
ROUTE         8   e 0.908 */SLICE_209.F0 to */SLICE_169.CE RegistersControl_Inst/OutputData_1_sqmuxa_1 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_126 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_196.B0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_196.B0 to */SLICE_196.F0 UART_Packets_Inst/UART_Inst/SLICE_196
ROUTE         4   e 0.908 */SLICE_196.F0 to */SLICE_126.CE UART_Packets_Inst/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_174 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_209.A0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_209.A0 to */SLICE_209.F0 RegistersControl_Inst/SLICE_209
ROUTE         8   e 0.908 */SLICE_209.F0 to */SLICE_174.CE RegistersControl_Inst/OutputData_1_sqmuxa_1 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_109 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_202.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_202.C1 to */SLICE_202.F1 UART_Packets_Inst/SLICE_202
ROUTE        13   e 0.908 */SLICE_202.F1 to */SLICE_109.CE UART_Packets_Inst/N_161_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_66 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_233.A0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_233.A0 to */SLICE_233.F0 RegistersControl_Inst/SLICE_233
ROUTE        16   e 0.908 */SLICE_233.F0 to *t/SLICE_66.CE RegistersControl_Inst/N_66_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_98 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_233.A0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_233.A0 to */SLICE_233.F0 RegistersControl_Inst/SLICE_233
ROUTE        16   e 0.908 */SLICE_233.F0 to *t/SLICE_98.CE RegistersControl_Inst/N_66_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_96 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_233.A0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_233.A0 to */SLICE_233.F0 RegistersControl_Inst/SLICE_233
ROUTE        16   e 0.908 */SLICE_233.F0 to *t/SLICE_96.CE RegistersControl_Inst/N_66_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_112 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_202.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_202.C1 to */SLICE_202.F1 UART_Packets_Inst/SLICE_202
ROUTE        13   e 0.908 */SLICE_202.F1 to */SLICE_112.CE UART_Packets_Inst/N_161_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_179 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_190.D0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_190.D0 to */SLICE_190.F0 RegistersControl_Inst/SLICE_190
ROUTE         4   e 0.908 */SLICE_190.F0 to */SLICE_179.CE RegistersControl_Inst/N_57_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_137 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_213.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_213.C1 to */SLICE_213.F1 UART_Packets_Inst/UART_Inst/SLICE_213
ROUTE         4   e 0.908 */SLICE_213.F1 to */SLICE_137.CE UART_Packets_Inst/UART_Inst/N_150 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_181 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_190.D0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_190.D0 to */SLICE_190.F0 RegistersControl_Inst/SLICE_190
ROUTE         4   e 0.908 */SLICE_190.F0 to */SLICE_181.CE RegistersControl_Inst/N_57_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_141 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_144.D0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_144.D0 to */SLICE_144.F0 UART_Packets_Inst/UART_Inst/SLICE_144
ROUTE         5   e 0.908 */SLICE_144.F0 to */SLICE_141.CE UART_Packets_Inst/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_62 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_233.A0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_233.A0 to */SLICE_233.F0 RegistersControl_Inst/SLICE_233
ROUTE        16   e 0.908 */SLICE_233.F0 to *t/SLICE_62.CE RegistersControl_Inst/N_66_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_108 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_202.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_202.C1 to */SLICE_202.F1 UART_Packets_Inst/SLICE_202
ROUTE        13   e 0.908 */SLICE_202.F1 to */SLICE_108.CE UART_Packets_Inst/N_161_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_40 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_210.D1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_210.D1 to */SLICE_210.F1 RegistersControl_Inst/SLICE_210
ROUTE        17   e 0.908 */SLICE_210.F1 to *t/SLICE_40.CE RegistersControl_Inst/un1_OutputData_0_sqmuxa_0_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_114 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_202.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_202.C1 to */SLICE_202.F1 UART_Packets_Inst/SLICE_202
ROUTE        13   e 0.908 */SLICE_202.F1 to */SLICE_114.CE UART_Packets_Inst/N_161_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_41 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_210.D1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_210.D1 to */SLICE_210.F1 RegistersControl_Inst/SLICE_210
ROUTE        17   e 0.908 */SLICE_210.F1 to *t/SLICE_41.CE RegistersControl_Inst/un1_OutputData_0_sqmuxa_0_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_99 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_233.A0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_233.A0 to */SLICE_233.F0 RegistersControl_Inst/SLICE_233
ROUTE        16   e 0.908 */SLICE_233.F0 to *t/SLICE_99.CE RegistersControl_Inst/N_66_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_69 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_233.A0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_233.A0 to */SLICE_233.F0 RegistersControl_Inst/SLICE_233
ROUTE        16   e 0.908 */SLICE_233.F0 to *t/SLICE_69.CE RegistersControl_Inst/N_66_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_164 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_243.C0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_243.C0 to */SLICE_243.F0 UART_Packets_Inst/SLICE_243
ROUTE         4   e 0.908 */SLICE_243.F0 to */SLICE_164.CE UART_Packets_Inst/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_182 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_190.D0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_190.D0 to */SLICE_190.F0 RegistersControl_Inst/SLICE_190
ROUTE         4   e 0.908 */SLICE_190.F0 to */SLICE_182.CE RegistersControl_Inst/N_57_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_20 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_250.A0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_250.A0 to */SLICE_250.F0 UART_Packets_Inst/SLICE_250
ROUTE         5   e 0.908 */SLICE_250.F0 to *t/SLICE_20.CE UART_Packets_Inst/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_43 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_210.D1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_210.D1 to */SLICE_210.F1 RegistersControl_Inst/SLICE_210
ROUTE        17   e 0.908 */SLICE_210.F1 to *t/SLICE_43.CE RegistersControl_Inst/un1_OutputData_0_sqmuxa_0_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_165 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_243.C0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_243.C0 to */SLICE_243.F0 UART_Packets_Inst/SLICE_243
ROUTE         4   e 0.908 */SLICE_243.F0 to */SLICE_165.CE UART_Packets_Inst/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_44 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_210.D1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_210.D1 to */SLICE_210.F1 RegistersControl_Inst/SLICE_210
ROUTE        17   e 0.908 */SLICE_210.F1 to *t/SLICE_44.CE RegistersControl_Inst/un1_OutputData_0_sqmuxa_0_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_166 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_243.C0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_243.C0 to */SLICE_243.F0 UART_Packets_Inst/SLICE_243
ROUTE         4   e 0.908 */SLICE_243.F0 to */SLICE_166.CE UART_Packets_Inst/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_45 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_210.D1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_210.D1 to */SLICE_210.F1 RegistersControl_Inst/SLICE_210
ROUTE        17   e 0.908 */SLICE_210.F1 to *t/SLICE_45.CE RegistersControl_Inst/un1_OutputData_0_sqmuxa_0_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_144 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_195.A0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_195.A0 to */SLICE_195.F0 UART_Packets_Inst/UART_Inst/SLICE_195
ROUTE         1   e 0.908 */SLICE_195.F0 to */SLICE_144.CE UART_Packets_Inst/UART_Inst/opRxValid_1_sqmuxa_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_47 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_210.D1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_210.D1 to */SLICE_210.F1 RegistersControl_Inst/SLICE_210
ROUTE        17   e 0.908 */SLICE_210.F1 to *t/SLICE_47.CE RegistersControl_Inst/un1_OutputData_0_sqmuxa_0_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_142 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_144.D0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_144.D0 to */SLICE_144.F0 UART_Packets_Inst/UART_Inst/SLICE_144
ROUTE         5   e 0.908 */SLICE_144.F0 to */SLICE_142.CE UART_Packets_Inst/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_50 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_210.D1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_210.D1 to */SLICE_210.F1 RegistersControl_Inst/SLICE_210
ROUTE        17   e 0.908 */SLICE_210.F1 to *t/SLICE_50.CE RegistersControl_Inst/un1_OutputData_0_sqmuxa_0_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_167 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_243.C0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_243.C0 to */SLICE_243.F0 UART_Packets_Inst/SLICE_243
ROUTE         4   e 0.908 */SLICE_243.F0 to */SLICE_167.CE UART_Packets_Inst/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_48 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_210.D1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_210.D1 to */SLICE_210.F1 RegistersControl_Inst/SLICE_210
ROUTE        17   e 0.908 */SLICE_210.F1 to *t/SLICE_48.CE RegistersControl_Inst/un1_OutputData_0_sqmuxa_0_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_143 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_144.D0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_144.D0 to */SLICE_144.F0 UART_Packets_Inst/UART_Inst/SLICE_144
ROUTE         5   e 0.908 */SLICE_144.F0 to */SLICE_143.CE UART_Packets_Inst/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_52 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_210.D1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_210.D1 to */SLICE_210.F1 RegistersControl_Inst/SLICE_210
ROUTE        17   e 0.908 */SLICE_210.F1 to *t/SLICE_52.CE RegistersControl_Inst/un1_OutputData_0_sqmuxa_0_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_138 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_213.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_213.C1 to */SLICE_213.F1 UART_Packets_Inst/UART_Inst/SLICE_213
ROUTE         4   e 0.908 */SLICE_213.F1 to */SLICE_138.CE UART_Packets_Inst/UART_Inst/N_150 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.211ns delay ipnReset to opUART_Tx_MGIOL (3.007ns delay and 0.204ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_197.C0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_197.C0 to */SLICE_197.F0 UART_Packets_Inst/UART_Inst/SLICE_197
ROUTE         1   e 0.908 */SLICE_197.F0 to *_Tx_MGIOL.LSR N_157_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.107ns delay ipnReset to opUART_Tx_MGIOL (3.007ns delay and 0.100ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_237.C0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_237.C0 to */SLICE_237.F0 UART_Packets_Inst/UART_Inst/SLICE_237
ROUTE         1   e 0.908 */SLICE_237.F0 to *x_MGIOL.ONEG0 UART_Packets_Inst.UART_Inst.opTx_7 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.049ns delay ipnReset to opUART_Tx_MGIOL (3.007ns delay and 0.042ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_236.B0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_236.B0 to */SLICE_236.F0 UART_Packets_Inst/UART_Inst/SLICE_236
ROUTE         1   e 0.908 */SLICE_236.F0 to *T_Tx_MGIOL.CE UART_Packets_Inst.UART_Inst.txClkCount_1_sqmuxa_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.936ns delay ipnReset to UART_Packets_Inst/SLICE_17 (2.859ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *t/SLICE_20.B0 ipnReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_20.B0 to */SLICE_20.FCO UART_Packets_Inst/SLICE_20
ROUTE         1   e 0.001 */SLICE_20.FCO to */SLICE_19.FCI UART_Packets_Inst/un1_BytesReceived_3_a_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_19.FCI to */SLICE_19.FCO UART_Packets_Inst/SLICE_19
ROUTE         1   e 0.001 */SLICE_19.FCO to */SLICE_18.FCI UART_Packets_Inst/un1_BytesReceived_3_a_4_cry_4
FCITOFCO_D  ---     0.067 */SLICE_18.FCI to */SLICE_18.FCO UART_Packets_Inst/SLICE_18
ROUTE         1   e 0.001 */SLICE_18.FCO to */SLICE_17.FCI UART_Packets_Inst/un1_BytesReceived_3_a_4_cry_6
FCITOF1_DE  ---     0.310 */SLICE_17.FCI to *t/SLICE_17.F1 UART_Packets_Inst/SLICE_17
ROUTE         1   e 0.001 *t/SLICE_17.F1 to */SLICE_17.DI1 UART_Packets_Inst/un1_BytesReceived_3_a_4_0[8] (to ipClk_c)
                  --------
                    2.859   (68.1% logic, 31.9% route), 5 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.868ns delay ipnReset to UART_Packets_Inst/SLICE_18 (2.791ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *t/SLICE_20.B0 ipnReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_20.B0 to */SLICE_20.FCO UART_Packets_Inst/SLICE_20
ROUTE         1   e 0.001 */SLICE_20.FCO to */SLICE_19.FCI UART_Packets_Inst/un1_BytesReceived_3_a_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_19.FCI to */SLICE_19.FCO UART_Packets_Inst/SLICE_19
ROUTE         1   e 0.001 */SLICE_19.FCO to */SLICE_18.FCI UART_Packets_Inst/un1_BytesReceived_3_a_4_cry_4
FCITOF1_DE  ---     0.310 */SLICE_18.FCI to *t/SLICE_18.F1 UART_Packets_Inst/SLICE_18
ROUTE         1   e 0.001 *t/SLICE_18.F1 to */SLICE_18.DI1 UART_Packets_Inst/un1_BytesReceived_3_a_4_0[6] (to ipClk_c)
                  --------
                    2.791   (67.4% logic, 32.6% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.866ns delay ipnReset to UART_Packets_Inst/SLICE_17 (2.789ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *t/SLICE_20.B0 ipnReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_20.B0 to */SLICE_20.FCO UART_Packets_Inst/SLICE_20
ROUTE         1   e 0.001 */SLICE_20.FCO to */SLICE_19.FCI UART_Packets_Inst/un1_BytesReceived_3_a_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_19.FCI to */SLICE_19.FCO UART_Packets_Inst/SLICE_19
ROUTE         1   e 0.001 */SLICE_19.FCO to */SLICE_18.FCI UART_Packets_Inst/un1_BytesReceived_3_a_4_cry_4
FCITOFCO_D  ---     0.067 */SLICE_18.FCI to */SLICE_18.FCO UART_Packets_Inst/SLICE_18
ROUTE         1   e 0.001 */SLICE_18.FCO to */SLICE_17.FCI UART_Packets_Inst/un1_BytesReceived_3_a_4_cry_6
FCITOF0_DE  ---     0.240 */SLICE_17.FCI to *t/SLICE_17.F0 UART_Packets_Inst/SLICE_17
ROUTE         1   e 0.001 *t/SLICE_17.F0 to */SLICE_17.DI0 UART_Packets_Inst/un1_BytesReceived_3_a_4_0[7] (to ipClk_c)
                  --------
                    2.789   (67.3% logic, 32.7% route), 5 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.800ns delay ipnReset to UART_Packets_Inst/SLICE_19 (2.723ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *t/SLICE_20.B0 ipnReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_20.B0 to */SLICE_20.FCO UART_Packets_Inst/SLICE_20
ROUTE         1   e 0.001 */SLICE_20.FCO to */SLICE_19.FCI UART_Packets_Inst/un1_BytesReceived_3_a_4_cry_2
FCITOF1_DE  ---     0.310 */SLICE_19.FCI to *t/SLICE_19.F1 UART_Packets_Inst/SLICE_19
ROUTE         1   e 0.001 *t/SLICE_19.F1 to */SLICE_19.DI1 UART_Packets_Inst/un1_BytesReceived_3_a_4_0[4] (to ipClk_c)
                  --------
                    2.723   (66.6% logic, 33.4% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.798ns delay ipnReset to UART_Packets_Inst/SLICE_18 (2.721ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *t/SLICE_20.B0 ipnReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_20.B0 to */SLICE_20.FCO UART_Packets_Inst/SLICE_20
ROUTE         1   e 0.001 */SLICE_20.FCO to */SLICE_19.FCI UART_Packets_Inst/un1_BytesReceived_3_a_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_19.FCI to */SLICE_19.FCO UART_Packets_Inst/SLICE_19
ROUTE         1   e 0.001 */SLICE_19.FCO to */SLICE_18.FCI UART_Packets_Inst/un1_BytesReceived_3_a_4_cry_4
FCITOF0_DE  ---     0.240 */SLICE_18.FCI to *t/SLICE_18.F0 UART_Packets_Inst/SLICE_18
ROUTE         1   e 0.001 *t/SLICE_18.F0 to */SLICE_18.DI0 UART_Packets_Inst/un1_BytesReceived_3_a_4_0[5] (to ipClk_c)
                  --------
                    2.721   (66.5% logic, 33.5% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipUART_Rx" CLKPORT "ipClk" 

Report:    2.754ns delay ipUART_Rx to ipUART_Rx_MGIOL (1.861ns delay and 0.893ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953        110.PAD to      110.PADDI ipUART_Rx
ROUTE         1   e 0.908      110.PADDI to *T_Rx_MGIOL.DI ipUART_Rx_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.730ns delay ipnReset to UART_Packets_Inst/SLICE_19 (2.653ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *t/SLICE_20.B0 ipnReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_20.B0 to */SLICE_20.FCO UART_Packets_Inst/SLICE_20
ROUTE         1   e 0.001 */SLICE_20.FCO to */SLICE_19.FCI UART_Packets_Inst/un1_BytesReceived_3_a_4_cry_2
FCITOF0_DE  ---     0.240 */SLICE_19.FCI to *t/SLICE_19.F0 UART_Packets_Inst/SLICE_19
ROUTE         1   e 0.001 *t/SLICE_19.F0 to */SLICE_19.DI0 UART_Packets_Inst/un1_BytesReceived_3_a_4_0[3] (to ipClk_c)
                  --------
                    2.653   (65.7% logic, 34.3% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.617ns delay ipnReset to UART_Packets_Inst/SLICE_20 (2.540ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *t/SLICE_21.B1 ipnReset_c
C1TOFCO_DE  ---     0.367 *t/SLICE_21.B1 to */SLICE_21.FCO UART_Packets_Inst/SLICE_21
ROUTE         1   e 0.001 */SLICE_21.FCO to */SLICE_20.FCI UART_Packets_Inst/un1_BytesReceived_3_a_4_cry_0
FCITOF1_DE  ---     0.310 */SLICE_20.FCI to *t/SLICE_20.F1 UART_Packets_Inst/SLICE_20
ROUTE         1   e 0.001 *t/SLICE_20.F1 to */SLICE_20.DI1 UART_Packets_Inst/un1_BytesReceived_3_a_4_0[2] (to ipClk_c)
                  --------
                    2.540   (64.2% logic, 35.8% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.547ns delay ipnReset to UART_Packets_Inst/SLICE_20 (2.470ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *t/SLICE_21.B1 ipnReset_c
C1TOFCO_DE  ---     0.367 *t/SLICE_21.B1 to */SLICE_21.FCO UART_Packets_Inst/SLICE_21
ROUTE         1   e 0.001 */SLICE_21.FCO to */SLICE_20.FCI UART_Packets_Inst/un1_BytesReceived_3_a_4_cry_0
FCITOF0_DE  ---     0.240 */SLICE_20.FCI to *t/SLICE_20.F0 UART_Packets_Inst/SLICE_20
ROUTE         1   e 0.001 *t/SLICE_20.F0 to */SLICE_20.DI0 UART_Packets_Inst/un1_BytesReceived_3_a_4_0[1] (to ipClk_c)
                  --------
                    2.470   (63.2% logic, 36.8% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to SLICE_22 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to   SLICE_22.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to SLICE_23 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to   SLICE_23.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to SLICE_24 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to   SLICE_24.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to SLICE_25 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to   SLICE_25.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to SLICE_26 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to   SLICE_26.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to SLICE_27 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to   SLICE_27.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to SLICE_28 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to   SLICE_28.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to SLICE_29 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to   SLICE_29.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to SLICE_30 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to   SLICE_30.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to SLICE_31 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to   SLICE_31.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to SLICE_32 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to   SLICE_32.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to SLICE_33 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to   SLICE_33.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to SLICE_34 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to   SLICE_34.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to SLICE_35 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to   SLICE_35.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to SLICE_36 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to   SLICE_36.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to SLICE_37 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to   SLICE_37.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to SLICE_38 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to   SLICE_38.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to UART_Packets_Inst/SLICE_166 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *SLICE_166.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to UART_Packets_Inst/SLICE_164 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *SLICE_164.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to UART_Packets_Inst/SLICE_183 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *SLICE_183.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to UART_Packets_Inst/SLICE_184 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *SLICE_184.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to UART_Packets_Inst/SLICE_185 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *SLICE_185.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to UART_Packets_Inst/SLICE_186 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *SLICE_186.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to UART_Packets_Inst/SLICE_204 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *SLICE_204.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to RegistersControl_Inst/SLICE_40 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_40.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to RegistersControl_Inst/SLICE_44 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_44.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to RegistersControl_Inst/SLICE_43 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_43.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to UART_Packets_Inst/SLICE_167 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *SLICE_167.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to RegistersControl_Inst/SLICE_48 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_48.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to RegistersControl_Inst/SLICE_45 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_45.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to UART_Packets_Inst/SLICE_150 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *SLICE_150.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to UART_Packets_Inst/SLICE_159 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *SLICE_159.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to UART_Packets_Inst/SLICE_160 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *SLICE_160.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to UART_Packets_Inst/SLICE_161 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *SLICE_161.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to RegistersControl_Inst/SLICE_46 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_46.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to RegistersControl_Inst/SLICE_41 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_41.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to UART_Packets_Inst/SLICE_162 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *SLICE_162.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to RegistersControl_Inst/SLICE_42 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_42.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to RegistersControl_Inst/SLICE_47 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_47.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to UART_Packets_Inst/SLICE_157 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *SLICE_157.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to UART_Packets_Inst/SLICE_165 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *SLICE_165.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipButtons[0]" CLKPORT "ipClk" 

Report:    2.177ns delay ipButtons[0] to Registers_Inst/SLICE_80 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953 *uttons[0].PAD to *tons[0].PADDI ipButtons[0]
ROUTE         1   e 0.908 *tons[0].PADDI to *t/SLICE_80.C0 ipButtons_c[0]
CTOF_DEL    ---     0.238 *t/SLICE_80.C0 to *t/SLICE_80.F0 Registers_Inst/SLICE_80
ROUTE         1   e 0.001 *t/SLICE_80.F0 to */SLICE_80.DI0 Registers_Inst/N_441 (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipButtons[1]" CLKPORT "ipClk" 

Report:    2.177ns delay ipButtons[1] to Registers_Inst/SLICE_80 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953 *uttons[1].PAD to *tons[1].PADDI ipButtons[1]
ROUTE         1   e 0.908 *tons[1].PADDI to *t/SLICE_80.C1 ipButtons_c[1]
CTOF_DEL    ---     0.238 *t/SLICE_80.C1 to *t/SLICE_80.F1 Registers_Inst/SLICE_80
ROUTE         1   e 0.001 *t/SLICE_80.F1 to */SLICE_80.DI1 Registers_Inst/N_442 (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipButtons[2]" CLKPORT "ipClk" 

Report:    2.177ns delay ipButtons[2] to Registers_Inst/SLICE_81 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953 *uttons[2].PAD to *tons[2].PADDI ipButtons[2]
ROUTE         1   e 0.908 *tons[2].PADDI to *t/SLICE_81.C0 ipButtons_c[2]
CTOF_DEL    ---     0.238 *t/SLICE_81.C0 to *t/SLICE_81.F0 Registers_Inst/SLICE_81
ROUTE         1   e 0.001 *t/SLICE_81.F0 to */SLICE_81.DI0 Registers_Inst/N_443 (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipButtons[3]" CLKPORT "ipClk" 

Report:    2.177ns delay ipButtons[3] to Registers_Inst/SLICE_81 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953 *uttons[3].PAD to *tons[3].PADDI ipButtons[3]
ROUTE         1   e 0.908 *tons[3].PADDI to *t/SLICE_81.C1 ipButtons_c[3]
CTOF_DEL    ---     0.238 *t/SLICE_81.C1 to *t/SLICE_81.F1 Registers_Inst/SLICE_81
ROUTE         1   e 0.001 *t/SLICE_81.F1 to */SLICE_81.DI1 Registers_Inst/N_444 (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to SLICE_79 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to    SLICE_79.A0 ipnReset_c
CTOF_DEL    ---     0.238    SLICE_79.A0 to    SLICE_79.F0 SLICE_79
ROUTE         1   e 0.001    SLICE_79.F0 to   SLICE_79.DI0 ipnReset_c_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/SLICE_101 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_101.D0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_101.D0 to */SLICE_101.F0 UART_Packets_Inst/SLICE_101
ROUTE         1   e 0.001 */SLICE_101.F0 to *SLICE_101.DI0 UART_Packets_Inst/BytesReceived_5[0] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to RegistersControl_Inst/SLICE_50 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *t/SLICE_50.D1 ipnReset_c
CTOF_DEL    ---     0.238 *t/SLICE_50.D1 to *t/SLICE_50.F1 RegistersControl_Inst/SLICE_50
ROUTE         1   e 0.001 *t/SLICE_50.F1 to */SLICE_50.DI1 RegistersControl_Inst/N_196_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/SLICE_152 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_152.D1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_152.D1 to */SLICE_152.F1 UART_Packets_Inst/SLICE_152
ROUTE         1   e 0.001 */SLICE_152.F1 to *SLICE_152.DI1 UART_Packets_Inst/N_88_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to RegistersControl_Inst/SLICE_52 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *t/SLICE_52.D0 ipnReset_c
CTOF_DEL    ---     0.238 *t/SLICE_52.D0 to *t/SLICE_52.F0 RegistersControl_Inst/SLICE_52
ROUTE         1   e 0.001 *t/SLICE_52.F0 to */SLICE_52.DI0 RegistersControl_Inst/N_202_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to RegistersControl_Inst/SLICE_50 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *t/SLICE_50.D0 ipnReset_c
CTOF_DEL    ---     0.238 *t/SLICE_50.D0 to *t/SLICE_50.F0 RegistersControl_Inst/SLICE_50
ROUTE         1   e 0.001 *t/SLICE_50.F0 to */SLICE_50.DI0 RegistersControl_Inst/N_194_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_128 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_128.C0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_128.C0 to */SLICE_128.F0 UART_Packets_Inst/UART_Inst/SLICE_128
ROUTE         1   e 0.001 */SLICE_128.F0 to *SLICE_128.DI0 UART_Packets_Inst/UART_Inst/rxData_7[6] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_126 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_126.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_126.C1 to */SLICE_126.F1 UART_Packets_Inst/UART_Inst/SLICE_126
ROUTE         1   e 0.001 */SLICE_126.F1 to *SLICE_126.DI1 UART_Packets_Inst/UART_Inst/rxData_7[3] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/SLICE_156 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_156.D0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_156.D0 to */SLICE_156.F0 UART_Packets_Inst/SLICE_156
ROUTE         1   e 0.001 */SLICE_156.F0 to *SLICE_156.DI0 UART_Packets_Inst/N_204_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/SLICE_156 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_156.D1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_156.D1 to */SLICE_156.F1 UART_Packets_Inst/SLICE_156
ROUTE         1   e 0.001 */SLICE_156.F1 to *SLICE_156.DI1 UART_Packets_Inst/N_202_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to RegistersControl_Inst/SLICE_39 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *t/SLICE_39.C0 ipnReset_c
CTOF_DEL    ---     0.238 *t/SLICE_39.C0 to *t/SLICE_39.F0 RegistersControl_Inst/SLICE_39
ROUTE         1   e 0.001 *t/SLICE_39.F0 to */SLICE_39.DI0 RegistersControl_Inst/N_65_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/SLICE_154 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_154.C0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_154.C0 to */SLICE_154.F0 UART_Packets_Inst/SLICE_154
ROUTE         1   e 0.001 */SLICE_154.F0 to *SLICE_154.DI0 UART_Packets_Inst/txState_nss[0] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to RegistersControl_Inst/SLICE_39 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *t/SLICE_39.D1 ipnReset_c
CTOF_DEL    ---     0.238 *t/SLICE_39.D1 to *t/SLICE_39.F1 RegistersControl_Inst/SLICE_39
ROUTE         1   e 0.001 *t/SLICE_39.F1 to */SLICE_39.DI1 RegistersControl_Inst/BytesWritten_8[1] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_137 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_137.D0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_137.D0 to */SLICE_137.F0 UART_Packets_Inst/UART_Inst/SLICE_137
ROUTE         1   e 0.001 */SLICE_137.F0 to *SLICE_137.DI0 UART_Packets_Inst/UART_Inst/N_276_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to RegistersControl_Inst/SLICE_54 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *t/SLICE_54.C0 ipnReset_c
CTOF_DEL    ---     0.238 *t/SLICE_54.C0 to *t/SLICE_54.F0 RegistersControl_Inst/SLICE_54
ROUTE         1   e 0.001 *t/SLICE_54.F0 to */SLICE_54.DI0 RegistersControl_Inst/N_598 (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/SLICE_155 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_155.D0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_155.D0 to */SLICE_155.F0 UART_Packets_Inst/SLICE_155
ROUTE         1   e 0.001 */SLICE_155.F0 to *SLICE_155.DI0 UART_Packets_Inst/N_208_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/SLICE_153 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_153.D0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_153.D0 to */SLICE_153.F0 UART_Packets_Inst/SLICE_153
ROUTE         1   e 0.001 */SLICE_153.F0 to *SLICE_153.DI0 UART_Packets_Inst/N_90_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_144 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_144.D0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_144.D0 to */SLICE_144.F0 UART_Packets_Inst/UART_Inst/SLICE_144
ROUTE         5   e 0.001 */SLICE_144.F0 to *SLICE_144.DI0 UART_Packets_Inst/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_136 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_136.D0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_136.D0 to */SLICE_136.F0 UART_Packets_Inst/UART_Inst/SLICE_136
ROUTE         1   e 0.001 */SLICE_136.F0 to *SLICE_136.DI0 UART_Packets_Inst/UART_Inst/N_280_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to RegistersControl_Inst/SLICE_70 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *t/SLICE_70.D1 ipnReset_c
CTOF_DEL    ---     0.238 *t/SLICE_70.D1 to *t/SLICE_70.F1 RegistersControl_Inst/SLICE_70
ROUTE         1   e 0.001 *t/SLICE_70.F1 to */SLICE_70.DI1 RegistersControl_Inst/N_27s (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to RegistersControl_Inst/SLICE_54 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *t/SLICE_54.C1 ipnReset_c
CTOF_DEL    ---     0.238 *t/SLICE_54.C1 to *t/SLICE_54.F1 RegistersControl_Inst/SLICE_54
ROUTE         1   e 0.001 *t/SLICE_54.F1 to */SLICE_54.DI1 RegistersControl_Inst/N_605 (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_139 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_139.D0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_139.D0 to */SLICE_139.F0 UART_Packets_Inst/UART_Inst/SLICE_139
ROUTE         1   e 0.001 */SLICE_139.F0 to *SLICE_139.DI0 UART_Packets_Inst/UART_Inst/N_81s (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_136 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_136.D1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_136.D1 to */SLICE_136.F1 UART_Packets_Inst/UART_Inst/SLICE_136
ROUTE         1   e 0.001 */SLICE_136.F1 to *SLICE_136.DI1 UART_Packets_Inst/UART_Inst/N_278_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/SLICE_102 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_102.D0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_102.D0 to */SLICE_102.F0 UART_Packets_Inst/SLICE_102
ROUTE         1   e 0.001 */SLICE_102.F0 to *SLICE_102.DI0 UART_Packets_Inst/BytesReceived_5[2] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_135 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_135.D0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_135.D0 to */SLICE_135.F0 UART_Packets_Inst/UART_Inst/SLICE_135
ROUTE         1   e 0.001 */SLICE_135.F0 to *SLICE_135.DI0 UART_Packets_Inst/UART_Inst/N_284_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_127 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_127.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_127.C1 to */SLICE_127.F1 UART_Packets_Inst/UART_Inst/SLICE_127
ROUTE         1   e 0.001 */SLICE_127.F1 to *SLICE_127.DI1 UART_Packets_Inst/UART_Inst/rxData_7[5] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to RegistersControl_Inst/SLICE_56 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *t/SLICE_56.C0 ipnReset_c
CTOF_DEL    ---     0.238 *t/SLICE_56.C0 to *t/SLICE_56.F0 RegistersControl_Inst/SLICE_56
ROUTE         1   e 0.001 *t/SLICE_56.F0 to */SLICE_56.DI0 RegistersControl_Inst/N_626 (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_126 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_126.C0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_126.C0 to */SLICE_126.F0 UART_Packets_Inst/UART_Inst/SLICE_126
ROUTE         1   e 0.001 */SLICE_126.F0 to *SLICE_126.DI0 UART_Packets_Inst/UART_Inst/rxData_7[2] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to RegistersControl_Inst/SLICE_49 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *t/SLICE_49.D0 ipnReset_c
CTOF_DEL    ---     0.238 *t/SLICE_49.D0 to *t/SLICE_49.F0 RegistersControl_Inst/SLICE_49
ROUTE         1   e 0.001 *t/SLICE_49.F0 to */SLICE_49.DI0 RegistersControl_Inst/N_190_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/SLICE_154 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_154.D1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_154.D1 to */SLICE_154.F1 UART_Packets_Inst/SLICE_154
ROUTE         1   e 0.001 */SLICE_154.F1 to *SLICE_154.DI1 UART_Packets_Inst/N_210_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to RegistersControl_Inst/SLICE_51 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *t/SLICE_51.D0 ipnReset_c
CTOF_DEL    ---     0.238 *t/SLICE_51.D0 to *t/SLICE_51.F0 RegistersControl_Inst/SLICE_51
ROUTE         1   e 0.001 *t/SLICE_51.F0 to */SLICE_51.DI0 RegistersControl_Inst/N_198_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_129 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_129.D0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_129.D0 to */SLICE_129.F0 UART_Packets_Inst/UART_Inst/SLICE_129
ROUTE         1   e 0.001 */SLICE_129.F0 to *SLICE_129.DI0 UART_Packets_Inst/UART_Inst/N_55s (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to RegistersControl_Inst/SLICE_53 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *t/SLICE_53.C0 ipnReset_c
CTOF_DEL    ---     0.238 *t/SLICE_53.C0 to *t/SLICE_53.F0 RegistersControl_Inst/SLICE_53
ROUTE         1   e 0.001 *t/SLICE_53.F0 to */SLICE_53.DI0 RegistersControl_Inst/N_584 (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_128 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_128.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_128.C1 to */SLICE_128.F1 UART_Packets_Inst/UART_Inst/SLICE_128
ROUTE         1   e 0.001 */SLICE_128.F1 to *SLICE_128.DI1 UART_Packets_Inst/UART_Inst/rxData_7[7] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to RegistersControl_Inst/SLICE_55 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *t/SLICE_55.C0 ipnReset_c
CTOF_DEL    ---     0.238 *t/SLICE_55.C0 to *t/SLICE_55.F0 RegistersControl_Inst/SLICE_55
ROUTE         1   e 0.001 *t/SLICE_55.F0 to */SLICE_55.DI0 RegistersControl_Inst/N_612 (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/SLICE_152 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_152.D0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_152.D0 to */SLICE_152.F0 UART_Packets_Inst/SLICE_152
ROUTE         1   e 0.001 */SLICE_152.F0 to *SLICE_152.DI0 UART_Packets_Inst/N_86_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to RegistersControl_Inst/SLICE_70 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *t/SLICE_70.D0 ipnReset_c
CTOF_DEL    ---     0.238 *t/SLICE_70.D0 to *t/SLICE_70.F0 RegistersControl_Inst/SLICE_70
ROUTE         1   e 0.001 *t/SLICE_70.F0 to */SLICE_70.DI0 RegistersControl_Inst/N_26s (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_137 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_137.D1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_137.D1 to */SLICE_137.F1 UART_Packets_Inst/UART_Inst/SLICE_137
ROUTE         1   e 0.001 */SLICE_137.F1 to *SLICE_137.DI1 UART_Packets_Inst/UART_Inst/N_274_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to RegistersControl_Inst/SLICE_49 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *t/SLICE_49.D1 ipnReset_c
CTOF_DEL    ---     0.238 *t/SLICE_49.D1 to *t/SLICE_49.F1 RegistersControl_Inst/SLICE_49
ROUTE         1   e 0.001 *t/SLICE_49.F1 to */SLICE_49.DI1 RegistersControl_Inst/N_192_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/SLICE_155 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_155.D1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_155.D1 to */SLICE_155.F1 UART_Packets_Inst/SLICE_155
ROUTE         1   e 0.001 */SLICE_155.F1 to *SLICE_155.DI1 UART_Packets_Inst/N_206_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to RegistersControl_Inst/SLICE_51 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *t/SLICE_51.D1 ipnReset_c
CTOF_DEL    ---     0.238 *t/SLICE_51.D1 to *t/SLICE_51.F1 RegistersControl_Inst/SLICE_51
ROUTE         1   e 0.001 *t/SLICE_51.F1 to */SLICE_51.DI1 RegistersControl_Inst/N_200_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/SLICE_101 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_101.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_101.C1 to */SLICE_101.F1 UART_Packets_Inst/SLICE_101
ROUTE         1   e 0.001 */SLICE_101.F1 to *SLICE_101.DI1 UART_Packets_Inst/BytesReceived_5[1] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to RegistersControl_Inst/SLICE_53 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *t/SLICE_53.C1 ipnReset_c
CTOF_DEL    ---     0.238 *t/SLICE_53.C1 to *t/SLICE_53.F1 RegistersControl_Inst/SLICE_53
ROUTE         1   e 0.001 *t/SLICE_53.F1 to */SLICE_53.DI1 RegistersControl_Inst/N_591 (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_138 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_138.D0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_138.D0 to */SLICE_138.F0 UART_Packets_Inst/UART_Inst/SLICE_138
ROUTE         1   e 0.001 */SLICE_138.F0 to *SLICE_138.DI0 UART_Packets_Inst/UART_Inst/N_272_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to RegistersControl_Inst/SLICE_55 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *t/SLICE_55.C1 ipnReset_c
CTOF_DEL    ---     0.238 *t/SLICE_55.C1 to *t/SLICE_55.F1 RegistersControl_Inst/SLICE_55
ROUTE         1   e 0.001 *t/SLICE_55.F1 to */SLICE_55.DI1 RegistersControl_Inst/N_619 (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to RegistersControl_Inst/SLICE_57 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *t/SLICE_57.D0 ipnReset_c
CTOF_DEL    ---     0.238 *t/SLICE_57.D0 to *t/SLICE_57.F0 RegistersControl_Inst/SLICE_57
ROUTE         1   e 0.001 *t/SLICE_57.F0 to */SLICE_57.DI0 RegistersControl_Inst/State_nss[0] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/SLICE_158 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_158.C0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_158.C0 to */SLICE_158.F0 UART_Packets_Inst/SLICE_158
ROUTE         1   e 0.001 */SLICE_158.F0 to *SLICE_158.DI0 UART_Packets_Inst/N_159_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_138 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_138.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_138.C1 to */SLICE_138.F1 UART_Packets_Inst/UART_Inst/SLICE_138
ROUTE         1   e 0.001 */SLICE_138.F1 to *SLICE_138.DI1 UART_Packets_Inst/UART_Inst/txData_RNO[7] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_135 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_135.D1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_135.D1 to */SLICE_135.F1 UART_Packets_Inst/UART_Inst/SLICE_135
ROUTE         1   e 0.001 */SLICE_135.F1 to *SLICE_135.DI1 UART_Packets_Inst/UART_Inst/N_282_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/SLICE_168 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_168.C0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_168.C0 to */SLICE_168.F0 UART_Packets_Inst/SLICE_168
ROUTE         1   e 0.001 */SLICE_168.F0 to *SLICE_168.DI0 UART_Packets_Inst/SoP_1_sqmuxa (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_125 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_125.C0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_125.C0 to */SLICE_125.F0 UART_Packets_Inst/UART_Inst/SLICE_125
ROUTE         1   e 0.001 */SLICE_125.F0 to *SLICE_125.DI0 UART_Packets_Inst/UART_Inst/rxData_7[0] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/SLICE_163 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_163.C0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_163.C0 to */SLICE_163.F0 UART_Packets_Inst/SLICE_163
ROUTE         1   e 0.001 */SLICE_163.F0 to *SLICE_163.DI0 UART_Packets_Inst/N_134_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_125 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_125.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_125.C1 to */SLICE_125.F1 UART_Packets_Inst/UART_Inst/SLICE_125
ROUTE         1   e 0.001 */SLICE_125.F1 to *SLICE_125.DI1 UART_Packets_Inst/UART_Inst/rxData_7[1] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_127 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_127.C0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_127.C0 to */SLICE_127.F0 UART_Packets_Inst/UART_Inst/SLICE_127
ROUTE         1   e 0.001 */SLICE_127.F0 to *SLICE_127.DI0 UART_Packets_Inst/UART_Inst/rxData_7[4] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to RegistersControl_Inst/SLICE_52 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *t/SLICE_52.C1 ipnReset_c
CTOF_DEL    ---     0.238 *t/SLICE_52.C1 to *t/SLICE_52.F1 RegistersControl_Inst/SLICE_52
ROUTE         1   e 0.001 *t/SLICE_52.F1 to */SLICE_52.DI1 RegistersControl_Inst/N_577 (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_124 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_124.CE ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_120 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_120.CE ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_121 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_121.CE ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipnReset to RegistersControl_Inst/SLICE_173 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_173.CE ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipnReset to RegistersControl_Inst/SLICE_100 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_100.CE ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipnReset to RegistersControl_Inst/SLICE_178 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_178.CE ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_123 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_123.CE ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_122 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to */SLICE_122.CE ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.062ns delay ipnReset to ipUART_Rx_MGIOL (1.861ns delay and 0.201ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       168   e 0.908 ipnReset.PADDI to *_Rx_MGIOL.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.


================================================================================
<A name="map_twr_pref_0_3"></A>Preference: Unconstrained: CLOCK_TO_OUT
            9 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[0]" CLKPORT "ipClk" 

Report:    3.534ns delay Registers_Inst/SLICE_75 to opLED[0]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *t/SLICE_75.Q0 Registers_Inst/SLICE_75 (from ipClk_c)
ROUTE         2   e 0.908 *t/SLICE_75.Q0 to */SLICE_225.A0 Registers_Inst/LEDs[0]
CTOF_DEL    ---     0.238 */SLICE_225.A0 to */SLICE_225.F0 Registers_Inst/SLICE_225
ROUTE         1   e 0.908 */SLICE_225.F0 to       46.PADDO WrRegisters.LEDs_i[0]
DOPAD_DEL   ---     1.117       46.PADDO to         46.PAD opLED[0]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[1]" CLKPORT "ipClk" 

Report:    3.534ns delay Registers_Inst/SLICE_75 to opLED[1]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *t/SLICE_75.Q1 Registers_Inst/SLICE_75 (from ipClk_c)
ROUTE         2   e 0.908 *t/SLICE_75.Q1 to */SLICE_226.A0 Registers_Inst/LEDs[1]
CTOF_DEL    ---     0.238 */SLICE_226.A0 to */SLICE_226.F0 Registers_Inst/SLICE_226
ROUTE         1   e 0.908 */SLICE_226.F0 to       45.PADDO WrRegisters.LEDs_i[1]
DOPAD_DEL   ---     1.117       45.PADDO to         45.PAD opLED[1]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[4]" CLKPORT "ipClk" 

Report:    3.534ns delay Registers_Inst/SLICE_77 to opLED[4]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_77.CLK to *t/SLICE_77.Q0 Registers_Inst/SLICE_77 (from ipClk_c)
ROUTE         2   e 0.908 *t/SLICE_77.Q0 to */SLICE_229.A0 Registers_Inst/LEDs[4]
CTOF_DEL    ---     0.238 */SLICE_229.A0 to */SLICE_229.F0 Registers_Inst/SLICE_229
ROUTE         1   e 0.908 */SLICE_229.F0 to       40.PADDO WrRegisters.LEDs_i[4]
DOPAD_DEL   ---     1.117       40.PADDO to         40.PAD opLED[4]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[5]" CLKPORT "ipClk" 

Report:    3.534ns delay Registers_Inst/SLICE_77 to opLED[5]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_77.CLK to *t/SLICE_77.Q1 Registers_Inst/SLICE_77 (from ipClk_c)
ROUTE         2   e 0.908 *t/SLICE_77.Q1 to */SLICE_230.A0 Registers_Inst/LEDs[5]
CTOF_DEL    ---     0.238 */SLICE_230.A0 to */SLICE_230.F0 Registers_Inst/SLICE_230
ROUTE         1   e 0.908 */SLICE_230.F0 to       39.PADDO WrRegisters.LEDs_i[5]
DOPAD_DEL   ---     1.117       39.PADDO to         39.PAD opLED[5]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[2]" CLKPORT "ipClk" 

Report:    3.534ns delay Registers_Inst/SLICE_76 to opLED[2]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_76.CLK to *t/SLICE_76.Q0 Registers_Inst/SLICE_76 (from ipClk_c)
ROUTE         2   e 0.908 *t/SLICE_76.Q0 to */SLICE_227.A0 Registers_Inst/LEDs[2]
CTOF_DEL    ---     0.238 */SLICE_227.A0 to */SLICE_227.F0 Registers_Inst/SLICE_227
ROUTE         1   e 0.908 */SLICE_227.F0 to       44.PADDO WrRegisters.LEDs_i[2]
DOPAD_DEL   ---     1.117       44.PADDO to         44.PAD opLED[2]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[3]" CLKPORT "ipClk" 

Report:    3.534ns delay Registers_Inst/SLICE_76 to opLED[3]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_76.CLK to *t/SLICE_76.Q1 Registers_Inst/SLICE_76 (from ipClk_c)
ROUTE         2   e 0.908 *t/SLICE_76.Q1 to */SLICE_228.A0 Registers_Inst/LEDs[3]
CTOF_DEL    ---     0.238 */SLICE_228.A0 to */SLICE_228.F0 Registers_Inst/SLICE_228
ROUTE         1   e 0.908 */SLICE_228.F0 to       43.PADDO WrRegisters.LEDs_i[3]
DOPAD_DEL   ---     1.117       43.PADDO to         43.PAD opLED[3]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[6]" CLKPORT "ipClk" 

Report:    3.534ns delay Registers_Inst/SLICE_78 to opLED[6]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_78.CLK to *t/SLICE_78.Q0 Registers_Inst/SLICE_78 (from ipClk_c)
ROUTE         2   e 0.908 *t/SLICE_78.Q0 to */SLICE_231.A0 Registers_Inst/LEDs[6]
CTOF_DEL    ---     0.238 */SLICE_231.A0 to */SLICE_231.F0 Registers_Inst/SLICE_231
ROUTE         1   e 0.908 */SLICE_231.F0 to       38.PADDO WrRegisters.LEDs_i[6]
DOPAD_DEL   ---     1.117       38.PADDO to         38.PAD opLED[6]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[7]" CLKPORT "ipClk" 

Report:    3.534ns delay Registers_Inst/SLICE_78 to opLED[7]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_78.CLK to *t/SLICE_78.Q1 Registers_Inst/SLICE_78 (from ipClk_c)
ROUTE         2   e 0.908 *t/SLICE_78.Q1 to */SLICE_232.A0 Registers_Inst/LEDs[7]
CTOF_DEL    ---     0.238 */SLICE_232.A0 to */SLICE_232.F0 Registers_Inst/SLICE_232
ROUTE         1   e 0.908 */SLICE_232.F0 to       37.PADDO WrRegisters.LEDs_i[7]
DOPAD_DEL   ---     1.117       37.PADDO to         37.PAD opLED[7]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opUART_Tx" CLKPORT "ipClk" 

Report:    3.146ns delay opUART_Tx_MGIOL to opUART_Tx

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *_Tx_MGIOL.CLK to *x_MGIOL.IOLDO opUART_Tx_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *x_MGIOL.IOLDO to      109.IOLDO opUART_Tx_c
DOPAD_DEL   ---     0.871      109.IOLDO to        109.PAD opUART_Tx
                  --------
                    3.146   (71.1% logic, 28.9% route), 2 logic levels.


================================================================================
<A name="map_twr_pref_0_4"></A>Preference: Unconstrained: MAXDELAY
            0 unconstrained paths found
--------------------------------------------------------------------------------

<A name="mtw1_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|  162.048 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 171
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


--------------------------------------------------------------------------------
<A name="mtw1_set_uncoverconns"></A><B><U><big>                Connections not covered by the preferences</big></U></B>
--------------------------------------------------------------------------------

     Delay                        Element                 Net

  e 0.908ns pUART_Tx_MGIOL.IOLDO to      opUART_Tx.IOLDO opUART_Tx_c
  e 0.001ns          SLICE_79.F0 to         SLICE_79.DI0 ipnReset_c_i
  e 0.908ns      ipUART_Rx.PADDI to   ipUART_Rx_MGIOL.DI ipUART_Rx_c
  e 0.908ns ers_Inst/SLICE_75.Q0 to rs_Inst/SLICE_225.A0 Registers_Inst/LEDs[0]
  e 0.908ns ers_Inst/SLICE_75.Q1 to rs_Inst/SLICE_226.A0 Registers_Inst/LEDs[1]
  e 0.908ns ers_Inst/SLICE_76.Q0 to rs_Inst/SLICE_227.A0 Registers_Inst/LEDs[2]
  e 0.908ns ers_Inst/SLICE_76.Q1 to rs_Inst/SLICE_228.A0 Registers_Inst/LEDs[3]
  e 0.908ns ers_Inst/SLICE_77.Q0 to rs_Inst/SLICE_229.A0 Registers_Inst/LEDs[4]
  e 0.908ns ers_Inst/SLICE_77.Q1 to rs_Inst/SLICE_230.A0 Registers_Inst/LEDs[5]
  e 0.908ns ers_Inst/SLICE_78.Q0 to rs_Inst/SLICE_231.A0 Registers_Inst/LEDs[6]
  e 0.908ns ers_Inst/SLICE_78.Q1 to rs_Inst/SLICE_232.A0 Registers_Inst/LEDs[7]
  e 0.908ns   ipButtons[3].PADDI to ers_Inst/SLICE_81.C1 ipButtons_c[3]
  e 0.908ns   ipButtons[2].PADDI to ers_Inst/SLICE_81.C0 ipButtons_c[2]
  e 0.908ns   ipButtons[1].PADDI to ers_Inst/SLICE_80.C1 ipButtons_c[1]
  e 0.908ns   ipButtons[0].PADDI to ers_Inst/SLICE_80.C0 ipButtons_c[0]
  e 0.908ns rs_Inst/SLICE_225.F0 to       opLED[0].PADDO WrRegisters.LEDs_i[0]
  e 0.908ns rs_Inst/SLICE_226.F0 to       opLED[1].PADDO WrRegisters.LEDs_i[1]
  e 0.908ns rs_Inst/SLICE_227.F0 to       opLED[2].PADDO WrRegisters.LEDs_i[2]
  e 0.908ns rs_Inst/SLICE_228.F0 to       opLED[3].PADDO WrRegisters.LEDs_i[3]
  e 0.908ns rs_Inst/SLICE_229.F0 to       opLED[4].PADDO WrRegisters.LEDs_i[4]
  e 0.908ns rs_Inst/SLICE_230.F0 to       opLED[5].PADDO WrRegisters.LEDs_i[5]
  e 0.908ns rs_Inst/SLICE_231.F0 to       opLED[6].PADDO WrRegisters.LEDs_i[6]
  e 0.908ns rs_Inst/SLICE_232.F0 to       opLED[7].PADDO WrRegisters.LEDs_i[7]
  e 0.908ns       ipnReset.PADDI to UART_Inst/SLICE_7.B0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to UART_Inst/SLICE_8.A0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to UART_Inst/SLICE_8.A1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to UART_Inst/SLICE_9.A0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to UART_Inst/SLICE_9.A1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ART_Inst/SLICE_10.A0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ART_Inst/SLICE_10.A1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ART_Inst/SLICE_11.A0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ART_Inst/SLICE_11.A1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ART_Inst/SLICE_12.B0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ART_Inst/SLICE_12.A1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ets_Inst/SLICE_17.B0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ets_Inst/SLICE_18.B0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ets_Inst/SLICE_18.B1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ets_Inst/SLICE_19.B0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ets_Inst/SLICE_19.B1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ets_Inst/SLICE_20.B0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ets_Inst/SLICE_20.B1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ets_Inst/SLICE_21.B1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to         SLICE_22.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to         SLICE_23.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to         SLICE_24.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to         SLICE_25.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to         SLICE_26.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to         SLICE_27.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to         SLICE_28.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to         SLICE_29.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to         SLICE_30.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to         SLICE_31.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to         SLICE_32.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to         SLICE_33.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to         SLICE_34.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to         SLICE_35.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to         SLICE_36.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to         SLICE_37.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to         SLICE_38.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to rol_Inst/SLICE_39.C0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to rol_Inst/SLICE_39.D1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ol_Inst/SLICE_40.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to ol_Inst/SLICE_41.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to ol_Inst/SLICE_42.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to ol_Inst/SLICE_43.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to ol_Inst/SLICE_44.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to ol_Inst/SLICE_45.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to ol_Inst/SLICE_46.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to ol_Inst/SLICE_47.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to ol_Inst/SLICE_48.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to rol_Inst/SLICE_49.D0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to rol_Inst/SLICE_49.D1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to rol_Inst/SLICE_50.D0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to rol_Inst/SLICE_50.D1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to rol_Inst/SLICE_51.D0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to rol_Inst/SLICE_51.D1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to rol_Inst/SLICE_52.D0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to rol_Inst/SLICE_52.C1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to rol_Inst/SLICE_53.C0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to rol_Inst/SLICE_53.C1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to rol_Inst/SLICE_54.C0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to rol_Inst/SLICE_54.C1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to rol_Inst/SLICE_55.C0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to rol_Inst/SLICE_55.C1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to rol_Inst/SLICE_56.C0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to rol_Inst/SLICE_57.D0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to rol_Inst/SLICE_70.D0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to rol_Inst/SLICE_70.D1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to          SLICE_79.A0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ol_Inst/SLICE_100.CE ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_101.D0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_101.C1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_102.D0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_120.CE ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_121.CE ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_122.CE ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_123.CE ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_124.CE ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_125.C0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_125.C1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_126.C0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_126.C1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_127.C0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_127.C1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_128.C0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_128.C1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_129.D0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_130.B0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_130.B1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_131.B0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_131.B1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_132.B0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_132.B1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_133.B0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_133.B1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_134.B0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_134.B1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_135.D0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_135.D1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_136.D0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_136.D1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_137.D0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_137.D1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_138.D0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_138.C1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_139.D0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_144.D0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to s_Inst/SLICE_150.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_151.D0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_151.D1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_152.D0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_152.D1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_153.D0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_154.C0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_154.D1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_155.D0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_155.D1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_156.D0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_156.D1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to s_Inst/SLICE_157.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_158.C0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to s_Inst/SLICE_159.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to s_Inst/SLICE_160.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to s_Inst/SLICE_161.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to s_Inst/SLICE_162.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_163.C0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to s_Inst/SLICE_164.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to s_Inst/SLICE_165.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to s_Inst/SLICE_166.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to s_Inst/SLICE_167.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_168.C0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_168.C1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ol_Inst/SLICE_173.CE ipnReset_c
  e 0.908ns       ipnReset.PADDI to ol_Inst/SLICE_178.CE ipnReset_c
  e 0.908ns       ipnReset.PADDI to s_Inst/SLICE_183.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to s_Inst/SLICE_184.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to s_Inst/SLICE_185.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to s_Inst/SLICE_186.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_187.B0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ol_Inst/SLICE_190.D0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ol_Inst/SLICE_193.A1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_194.A0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_195.A0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_196.B0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_197.C0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_198.C0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_199.C0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_200.D1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_201.D1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_202.C1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_203.D0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_204.A1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to s_Inst/SLICE_204.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_205.A1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ol_Inst/SLICE_209.A0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ol_Inst/SLICE_210.D1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_211.D1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_213.C1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_214.C1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_215.A1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to         SLICE_219.D1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ol_Inst/SLICE_233.A0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_236.B0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_237.C0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_241.B0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_242.C0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_243.C0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_247.B0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_248.B0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_250.A0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to  ipUART_Rx_MGIOL.LSR ipnReset_c

--------------------------------------------------------------------------------


<A name="mtw1_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2447 paths, 1 nets, and 1470 connections (88.50% coverage)

--------------------------------------------------------------------------------
<A name="Map_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Sat Jul 16 21:52:31 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -c -u 0 -gt -mapchkpnt 0 -sethld -o Counter_impl1.tw1 -gui -msgset C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/promote.xml Counter_impl1_map.ncd Counter_impl1.prf 
Design file:     counter_impl1_map.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_1_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            2447 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_1_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            2447 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.282ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst/UART_Inst/BitsReceived[2]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_Inst/UART_Inst/BitsReceived[3]  (to ipClk_c +)

   Delay:               0.283ns  (63.3% logic, 36.7% route), 2 logic levels.

 Constraint Details:

      0.283ns physical path delay UART_Packets_Inst/UART_Inst/SLICE_117 to UART_Packets_Inst/UART_Inst/SLICE_117 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint requirement (totaling 0.001ns) by 0.282ns

 Physical Path Details:

      Data path UART_Packets_Inst/UART_Inst/SLICE_117 to UART_Packets_Inst/UART_Inst/SLICE_117:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120 *SLICE_117.CLK to */SLICE_117.Q0 UART_Packets_Inst/UART_Inst/SLICE_117 (from ipClk_c)
ROUTE         3   e 0.103 */SLICE_117.Q0 to */SLICE_117.A1 UART_Packets_Inst/UART_Inst/BitsReceived[2]
CTOF_DEL    ---     0.059 */SLICE_117.A1 to */SLICE_117.F1 UART_Packets_Inst/UART_Inst/SLICE_117
ROUTE         1   e 0.001 */SLICE_117.F1 to *SLICE_117.DI1 UART_Packets_Inst/UART_Inst/un1_BitsReceived_4_axbxc3 (to ipClk_c)
                  --------
                    0.283   (63.3% logic, 36.7% route), 2 logic levels.

<A name="mtw1_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 171
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


--------------------------------------------------------------------------------
<A name="mtw1_hold_uncoverconns"></A><B><U><big>                Connections not covered by the preferences</big></U></B>
--------------------------------------------------------------------------------

     Delay                        Element                 Net

  e 0.450ns pUART_Tx_MGIOL.IOLDO to      opUART_Tx.IOLDO opUART_Tx_c
  e 0.001ns          SLICE_79.F0 to         SLICE_79.DI0 ipnReset_c_i
  e 0.450ns      ipUART_Rx.PADDI to   ipUART_Rx_MGIOL.DI ipUART_Rx_c
  e 0.450ns ers_Inst/SLICE_75.Q0 to rs_Inst/SLICE_225.A0 Registers_Inst/LEDs[0]
  e 0.450ns ers_Inst/SLICE_75.Q1 to rs_Inst/SLICE_226.A0 Registers_Inst/LEDs[1]
  e 0.450ns ers_Inst/SLICE_76.Q0 to rs_Inst/SLICE_227.A0 Registers_Inst/LEDs[2]
  e 0.450ns ers_Inst/SLICE_76.Q1 to rs_Inst/SLICE_228.A0 Registers_Inst/LEDs[3]
  e 0.450ns ers_Inst/SLICE_77.Q0 to rs_Inst/SLICE_229.A0 Registers_Inst/LEDs[4]
  e 0.450ns ers_Inst/SLICE_77.Q1 to rs_Inst/SLICE_230.A0 Registers_Inst/LEDs[5]
  e 0.450ns ers_Inst/SLICE_78.Q0 to rs_Inst/SLICE_231.A0 Registers_Inst/LEDs[6]
  e 0.450ns ers_Inst/SLICE_78.Q1 to rs_Inst/SLICE_232.A0 Registers_Inst/LEDs[7]
  e 0.450ns   ipButtons[3].PADDI to ers_Inst/SLICE_81.C1 ipButtons_c[3]
  e 0.450ns   ipButtons[2].PADDI to ers_Inst/SLICE_81.C0 ipButtons_c[2]
  e 0.450ns   ipButtons[1].PADDI to ers_Inst/SLICE_80.C1 ipButtons_c[1]
  e 0.450ns   ipButtons[0].PADDI to ers_Inst/SLICE_80.C0 ipButtons_c[0]
  e 0.450ns rs_Inst/SLICE_225.F0 to       opLED[0].PADDO WrRegisters.LEDs_i[0]
  e 0.450ns rs_Inst/SLICE_226.F0 to       opLED[1].PADDO WrRegisters.LEDs_i[1]
  e 0.450ns rs_Inst/SLICE_227.F0 to       opLED[2].PADDO WrRegisters.LEDs_i[2]
  e 0.450ns rs_Inst/SLICE_228.F0 to       opLED[3].PADDO WrRegisters.LEDs_i[3]
  e 0.450ns rs_Inst/SLICE_229.F0 to       opLED[4].PADDO WrRegisters.LEDs_i[4]
  e 0.450ns rs_Inst/SLICE_230.F0 to       opLED[5].PADDO WrRegisters.LEDs_i[5]
  e 0.450ns rs_Inst/SLICE_231.F0 to       opLED[6].PADDO WrRegisters.LEDs_i[6]
  e 0.450ns rs_Inst/SLICE_232.F0 to       opLED[7].PADDO WrRegisters.LEDs_i[7]
  e 0.450ns       ipnReset.PADDI to UART_Inst/SLICE_7.B0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to UART_Inst/SLICE_8.A0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to UART_Inst/SLICE_8.A1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to UART_Inst/SLICE_9.A0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to UART_Inst/SLICE_9.A1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ART_Inst/SLICE_10.A0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ART_Inst/SLICE_10.A1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ART_Inst/SLICE_11.A0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ART_Inst/SLICE_11.A1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ART_Inst/SLICE_12.B0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ART_Inst/SLICE_12.A1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ets_Inst/SLICE_17.B0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ets_Inst/SLICE_18.B0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ets_Inst/SLICE_18.B1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ets_Inst/SLICE_19.B0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ets_Inst/SLICE_19.B1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ets_Inst/SLICE_20.B0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ets_Inst/SLICE_20.B1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ets_Inst/SLICE_21.B1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to         SLICE_22.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to         SLICE_23.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to         SLICE_24.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to         SLICE_25.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to         SLICE_26.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to         SLICE_27.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to         SLICE_28.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to         SLICE_29.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to         SLICE_30.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to         SLICE_31.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to         SLICE_32.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to         SLICE_33.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to         SLICE_34.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to         SLICE_35.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to         SLICE_36.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to         SLICE_37.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to         SLICE_38.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to rol_Inst/SLICE_39.C0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to rol_Inst/SLICE_39.D1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ol_Inst/SLICE_40.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to ol_Inst/SLICE_41.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to ol_Inst/SLICE_42.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to ol_Inst/SLICE_43.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to ol_Inst/SLICE_44.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to ol_Inst/SLICE_45.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to ol_Inst/SLICE_46.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to ol_Inst/SLICE_47.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to ol_Inst/SLICE_48.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to rol_Inst/SLICE_49.D0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to rol_Inst/SLICE_49.D1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to rol_Inst/SLICE_50.D0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to rol_Inst/SLICE_50.D1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to rol_Inst/SLICE_51.D0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to rol_Inst/SLICE_51.D1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to rol_Inst/SLICE_52.D0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to rol_Inst/SLICE_52.C1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to rol_Inst/SLICE_53.C0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to rol_Inst/SLICE_53.C1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to rol_Inst/SLICE_54.C0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to rol_Inst/SLICE_54.C1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to rol_Inst/SLICE_55.C0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to rol_Inst/SLICE_55.C1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to rol_Inst/SLICE_56.C0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to rol_Inst/SLICE_57.D0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to rol_Inst/SLICE_70.D0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to rol_Inst/SLICE_70.D1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to          SLICE_79.A0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ol_Inst/SLICE_100.CE ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_101.D0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_101.C1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_102.D0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_120.CE ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_121.CE ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_122.CE ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_123.CE ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_124.CE ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_125.C0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_125.C1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_126.C0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_126.C1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_127.C0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_127.C1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_128.C0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_128.C1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_129.D0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_130.B0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_130.B1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_131.B0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_131.B1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_132.B0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_132.B1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_133.B0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_133.B1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_134.B0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_134.B1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_135.D0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_135.D1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_136.D0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_136.D1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_137.D0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_137.D1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_138.D0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_138.C1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_139.D0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_144.D0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to s_Inst/SLICE_150.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_151.D0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_151.D1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_152.D0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_152.D1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_153.D0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_154.C0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_154.D1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_155.D0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_155.D1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_156.D0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_156.D1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to s_Inst/SLICE_157.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_158.C0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to s_Inst/SLICE_159.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to s_Inst/SLICE_160.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to s_Inst/SLICE_161.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to s_Inst/SLICE_162.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_163.C0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to s_Inst/SLICE_164.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to s_Inst/SLICE_165.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to s_Inst/SLICE_166.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to s_Inst/SLICE_167.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_168.C0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_168.C1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ol_Inst/SLICE_173.CE ipnReset_c
  e 0.450ns       ipnReset.PADDI to ol_Inst/SLICE_178.CE ipnReset_c
  e 0.450ns       ipnReset.PADDI to s_Inst/SLICE_183.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to s_Inst/SLICE_184.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to s_Inst/SLICE_185.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to s_Inst/SLICE_186.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_187.B0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ol_Inst/SLICE_190.D0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ol_Inst/SLICE_193.A1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_194.A0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_195.A0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_196.B0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_197.C0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_198.C0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_199.C0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_200.D1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_201.D1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_202.C1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_203.D0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_204.A1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to s_Inst/SLICE_204.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_205.A1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ol_Inst/SLICE_209.A0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ol_Inst/SLICE_210.D1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_211.D1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_213.C1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_214.C1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_215.A1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to         SLICE_219.D1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ol_Inst/SLICE_233.A0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_236.B0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_237.C0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_241.B0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_242.C0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_243.C0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_247.B0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_248.B0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_250.A0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to  ipUART_Rx_MGIOL.LSR ipnReset_c

--------------------------------------------------------------------------------


<A name="mtw1_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2447 paths, 1 nets, and 1470 connections (88.50% coverage)



<A name="mtw1_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
