v 20130925 2
C 43400 59200 1 0 1 2n7002.sym
{
T 43500 59300 5 10 1 1 0 6 1
refdes=M2
T 43300 60000 5 10 0 1 0 6 1
value=2N7002P
T 42900 59800 5 10 0 1 0 6 1
footprint=sot23-nmos
T 41900 59800 5 10 0 1 0 6 1
device=NMOS
}
C 43800 59200 1 0 0 2n7002.sym
{
T 43700 59300 5 10 1 1 0 0 1
refdes=M3
T 43900 60000 5 10 0 1 0 0 1
value=2N7002P
T 44300 59800 5 10 0 1 0 0 1
footprint=sot23-nmos
T 45300 59800 5 10 0 1 0 0 1
device=NMOS
}
C 46900 59200 1 0 1 2n7002.sym
{
T 47000 59300 5 10 1 1 0 6 1
refdes=M7
T 46800 60000 5 10 0 1 0 6 1
value=2N7002P
T 46400 59800 5 10 0 1 0 6 1
footprint=sot23-nmos
T 45400 59800 5 10 0 1 0 6 1
device=NMOS
}
C 47300 59200 1 0 0 2n7002.sym
{
T 47200 59300 5 10 1 1 0 0 1
refdes=M8
T 47400 60000 5 10 0 1 0 0 1
value=2N7002P
T 47800 59800 5 10 0 1 0 0 1
footprint=sot23-nmos
T 48800 59800 5 10 0 1 0 0 1
device=NMOS
}
C 44300 59900 1 90 0 resistor-load.sym
{
T 44200 60300 5 10 0 1 90 0 1
footprint=0603-boxed
T 43900 60200 5 10 0 0 90 0 1
device=RESISTOR
T 44100 60200 5 10 1 1 90 0 1
refdes=R2
T 44300 59900 5 10 0 1 0 0 1
value=3k3
}
C 43100 59900 1 90 0 resistor-load.sym
{
T 43000 60300 5 10 0 1 90 0 1
footprint=0603-boxed
T 42700 60200 5 10 0 0 90 0 1
device=RESISTOR
T 42900 60300 5 10 1 1 90 0 1
refdes=R1
T 43100 59900 5 10 0 1 0 0 1
value=3k3
}
C 46600 59900 1 90 0 resistor-load.sym
{
T 46500 60300 5 10 0 1 90 0 1
footprint=0603-boxed
T 46200 60200 5 10 0 0 90 0 1
device=RESISTOR
T 46400 60200 5 10 1 1 90 0 1
refdes=R3
T 46600 59900 5 10 0 1 0 0 1
value=3k3
}
C 47800 59900 1 90 0 resistor-load.sym
{
T 47700 60300 5 10 0 1 90 0 1
footprint=0603-boxed
T 47400 60200 5 10 0 0 90 0 1
device=RESISTOR
T 47600 60100 5 10 1 1 90 0 1
refdes=R4
T 47800 59900 5 10 0 1 0 0 1
value=3k3
}
N 43000 59300 43000 59000 4
N 43000 59000 47700 59000 4
N 47700 59000 47700 59300 4
N 46500 59300 46500 59000 4
N 44200 59300 44200 59000 4
C 45600 60900 1 0 0 in-1.sym
{
T 45600 61200 5 10 0 0 0 0 1
device=INPUT
T 45700 61100 5 10 1 1 0 0 1
refdes=C
}
C 42600 59100 1 90 0 in-1.sym
{
T 42300 59100 5 10 0 0 90 0 1
device=INPUT
T 42700 59200 5 10 1 1 90 0 1
refdes=R#
}
C 44800 59100 1 90 0 in-1.sym
{
T 44500 59100 5 10 0 0 90 0 1
device=INPUT
T 44900 59200 5 10 1 1 90 0 1
refdes=S#
}
C 42100 60900 1 0 0 in-1.sym
{
T 42100 61200 5 10 0 0 0 0 1
device=INPUT
T 42300 61100 5 10 1 1 0 0 1
refdes=C#
}
C 44800 61400 1 270 0 in-1.sym
{
T 45100 61400 5 10 0 0 270 0 1
device=INPUT
T 45000 60900 5 10 1 1 0 0 1
refdes=Vdd
}
C 45300 58400 1 90 0 in-1.sym
{
T 45000 58400 5 10 0 0 90 0 1
device=INPUT
T 45700 58600 5 10 1 1 180 0 1
refdes=GND
}
C 47000 59900 1 90 0 out-1.sym
{
T 46700 59900 5 10 0 0 90 0 1
device=OUTPUT
T 47000 60500 5 10 1 1 90 0 1
refdes=Q
}
C 47400 59900 1 90 0 out-1.sym
{
T 47100 59900 5 10 0 0 90 0 1
device=OUTPUT
T 47400 60500 5 10 1 1 90 0 1
refdes=Q#
}
N 43400 59500 43800 59900 4
N 43800 59500 43400 59900 4
N 42900 59700 43000 59700 4
N 44200 59700 44300 59700 4
N 43000 59700 43000 59900 4
N 43000 59900 43400 59900 4
N 43800 59900 44200 59900 4
N 44200 59900 44200 59700 4
N 42900 59700 42900 58700 4
N 42900 58700 48700 58700 4
N 44300 59700 44300 58800 4
N 44300 58800 45500 58800 4
N 47300 59500 46900 59900 4
N 46900 59900 46500 59900 4
N 46900 59500 47300 59900 4
N 47300 59900 47700 59900 4
N 47700 59700 47700 59900 4
N 43000 60800 47700 60800 4
N 46400 59700 46500 59700 4
N 46500 59700 46500 59900 4
N 47700 59700 47800 59700 4
N 48700 58700 48700 59500 4
N 45500 58800 45500 59500 4
N 42700 60100 42700 61000 4
N 42700 61000 44500 61000 4
N 44500 61000 44500 60100 4
N 46200 60100 46200 61000 4
N 46200 61000 48000 61000 4
N 48000 61000 48000 60100 4
C 45500 59200 1 0 0 2n7002.sym
{
T 45400 59600 5 10 1 1 0 0 1
refdes=M5
T 45600 60000 5 10 0 1 0 0 1
value=2N7002P
T 46000 59800 5 10 0 1 0 0 1
footprint=sot23-nmos
T 47000 59800 5 10 0 1 0 0 1
device=NMOS
}
C 48700 59200 1 0 1 2n7002.sym
{
T 48800 59600 5 10 1 1 0 6 1
refdes=M10
T 48600 60000 5 10 0 1 0 6 1
value=2N7002P
T 48200 59800 5 10 0 1 0 6 1
footprint=sot23-nmos
T 47200 59800 5 10 0 1 0 6 1
device=NMOS
}
N 47700 59300 48300 59300 4
N 48300 59700 48200 59700 4
N 45900 59300 45900 59000 4
N 45900 59700 46000 59700 4
C 44800 60100 1 90 1 2n7002.sym
{
T 44700 60200 5 10 1 1 270 2 1
refdes=M4
T 44000 60000 5 10 0 1 270 2 1
value=2N7002P
T 44200 59600 5 10 0 1 270 2 1
footprint=sot23-nmos
T 44200 58600 5 10 0 1 270 2 1
device=NMOS
}
C 42400 60100 1 270 0 2n7002.sym
{
T 42400 60000 5 10 1 1 0 0 1
refdes=M1
T 43200 60000 5 10 0 1 270 0 1
value=2N7002P
T 43000 59600 5 10 0 1 270 0 1
footprint=sot23-nmos
T 43000 58600 5 10 0 1 270 0 1
device=NMOS
}
C 45900 60100 1 270 0 2n7002.sym
{
T 45900 60000 5 10 1 1 0 0 1
refdes=M6
T 46700 60000 5 10 0 1 270 0 1
value=2N7002P
T 46500 59600 5 10 0 1 270 0 1
footprint=sot23-nmos
T 46500 58600 5 10 0 1 270 0 1
device=NMOS
}
C 48300 60100 1 90 1 2n7002.sym
{
T 48200 60200 5 10 1 1 270 2 1
refdes=M9
T 47500 60000 5 10 0 1 270 2 1
value=2N7002P
T 47700 59600 5 10 0 1 270 2 1
footprint=sot23-nmos
T 47700 58600 5 10 0 1 270 2 1
device=NMOS
}
