\subsection{arch Architecture Reference}
\label{classdiq1__test__data_1_1arch}\index{arch@{arch}}


Collaboration diagram for arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=182pt]{d6/df3/classdiq1__test__data_1_1arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+499}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+500}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Types}
 \begin{DoxyCompactItemize}
\item 
{\bfseries {\bf nco\+\_\+array\+\_\+type}{\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf nco\+\_\+mimo\+\_\+I} {\bfseries {\bfseries {\bf nco\+\_\+array\+\_\+type}} \textcolor{vhdlchar}{ }} 
\item 
{\bf nco\+\_\+mimo\+\_\+Q} {\bfseries {\bfseries {\bf nco\+\_\+array\+\_\+type}} \textcolor{vhdlchar}{ }} 
\item 
{\bf nco\+\_\+siso\+\_\+I} {\bfseries {\bfseries {\bf nco\+\_\+array\+\_\+type}} \textcolor{vhdlchar}{ }} 
\item 
{\bf nco\+\_\+siso\+\_\+Q} {\bfseries {\bfseries {\bf nco\+\_\+array\+\_\+type}} \textcolor{vhdlchar}{ }} 
\item 
{\bf nco\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo\+\_\+q\+\_\+nco\+\_\+mimo} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo\+\_\+q\+\_\+nco\+\_\+siso} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 39} of file {\bf diq1\+\_\+test\+\_\+data.\+vhd}.



\subsubsection{Member Function Documentation}
\index{diq1\+\_\+test\+\_\+data\+::arch@{diq1\+\_\+test\+\_\+data\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+499@{P\+R\+O\+C\+E\+S\+S\+\_\+499}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+499@{P\+R\+O\+C\+E\+S\+S\+\_\+499}!diq1\+\_\+test\+\_\+data\+::arch@{diq1\+\_\+test\+\_\+data\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+499reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+499(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classdiq1__test__data_1_1arch_af115181b621a12233874a3c9cc616de2}


Definition at line {\bf 66} of file {\bf diq1\+\_\+test\+\_\+data.\+vhd}.

\index{diq1\+\_\+test\+\_\+data\+::arch@{diq1\+\_\+test\+\_\+data\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+500@{P\+R\+O\+C\+E\+S\+S\+\_\+500}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+500@{P\+R\+O\+C\+E\+S\+S\+\_\+500}!diq1\+\_\+test\+\_\+data\+::arch@{diq1\+\_\+test\+\_\+data\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+500reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+500(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classdiq1__test__data_1_1arch_aefaeea7ee8148fff42ddf43b724645a9}


Definition at line {\bf 76} of file {\bf diq1\+\_\+test\+\_\+data.\+vhd}.



\subsubsection{Member Data Documentation}
\index{diq1\+\_\+test\+\_\+data\+::arch@{diq1\+\_\+test\+\_\+data\+::arch}!fifo\+\_\+q\+\_\+nco\+\_\+mimo@{fifo\+\_\+q\+\_\+nco\+\_\+mimo}}
\index{fifo\+\_\+q\+\_\+nco\+\_\+mimo@{fifo\+\_\+q\+\_\+nco\+\_\+mimo}!diq1\+\_\+test\+\_\+data\+::arch@{diq1\+\_\+test\+\_\+data\+::arch}}
\paragraph[{fifo\+\_\+q\+\_\+nco\+\_\+mimo}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+q\+\_\+nco\+\_\+mimo} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq1__test__data_1_1arch_a22fb928843d24427205db41d7d9b6f9d}


Definition at line {\bf 48} of file {\bf diq1\+\_\+test\+\_\+data.\+vhd}.

\index{diq1\+\_\+test\+\_\+data\+::arch@{diq1\+\_\+test\+\_\+data\+::arch}!fifo\+\_\+q\+\_\+nco\+\_\+siso@{fifo\+\_\+q\+\_\+nco\+\_\+siso}}
\index{fifo\+\_\+q\+\_\+nco\+\_\+siso@{fifo\+\_\+q\+\_\+nco\+\_\+siso}!diq1\+\_\+test\+\_\+data\+::arch@{diq1\+\_\+test\+\_\+data\+::arch}}
\paragraph[{fifo\+\_\+q\+\_\+nco\+\_\+siso}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+q\+\_\+nco\+\_\+siso} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq1__test__data_1_1arch_a6ddeb71399eeee51e562e916c45bc835}


Definition at line {\bf 49} of file {\bf diq1\+\_\+test\+\_\+data.\+vhd}.

\index{diq1\+\_\+test\+\_\+data\+::arch@{diq1\+\_\+test\+\_\+data\+::arch}!nco\+\_\+array\+\_\+type@{nco\+\_\+array\+\_\+type}}
\index{nco\+\_\+array\+\_\+type@{nco\+\_\+array\+\_\+type}!diq1\+\_\+test\+\_\+data\+::arch@{diq1\+\_\+test\+\_\+data\+::arch}}
\paragraph[{nco\+\_\+array\+\_\+type}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nco\+\_\+array\+\_\+type} {\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}\label{classdiq1__test__data_1_1arch_a9cd980d0965b2979bf584eb84b90bf25}


Definition at line {\bf 41} of file {\bf diq1\+\_\+test\+\_\+data.\+vhd}.

\index{diq1\+\_\+test\+\_\+data\+::arch@{diq1\+\_\+test\+\_\+data\+::arch}!nco\+\_\+cnt@{nco\+\_\+cnt}}
\index{nco\+\_\+cnt@{nco\+\_\+cnt}!diq1\+\_\+test\+\_\+data\+::arch@{diq1\+\_\+test\+\_\+data\+::arch}}
\paragraph[{nco\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nco\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq1__test__data_1_1arch_a87f9d09f648f42406fef3bc91a70bd86}


Definition at line {\bf 46} of file {\bf diq1\+\_\+test\+\_\+data.\+vhd}.

\index{diq1\+\_\+test\+\_\+data\+::arch@{diq1\+\_\+test\+\_\+data\+::arch}!nco\+\_\+mimo\+\_\+I@{nco\+\_\+mimo\+\_\+I}}
\index{nco\+\_\+mimo\+\_\+I@{nco\+\_\+mimo\+\_\+I}!diq1\+\_\+test\+\_\+data\+::arch@{diq1\+\_\+test\+\_\+data\+::arch}}
\paragraph[{nco\+\_\+mimo\+\_\+I}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nco\+\_\+mimo\+\_\+I} {\bfseries {\bfseries {\bf nco\+\_\+array\+\_\+type}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq1__test__data_1_1arch_ae38a17b4ee8e51242c6be5402ed2aae4}


Definition at line {\bf 42} of file {\bf diq1\+\_\+test\+\_\+data.\+vhd}.

\index{diq1\+\_\+test\+\_\+data\+::arch@{diq1\+\_\+test\+\_\+data\+::arch}!nco\+\_\+mimo\+\_\+Q@{nco\+\_\+mimo\+\_\+Q}}
\index{nco\+\_\+mimo\+\_\+Q@{nco\+\_\+mimo\+\_\+Q}!diq1\+\_\+test\+\_\+data\+::arch@{diq1\+\_\+test\+\_\+data\+::arch}}
\paragraph[{nco\+\_\+mimo\+\_\+Q}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nco\+\_\+mimo\+\_\+Q} {\bfseries {\bfseries {\bf nco\+\_\+array\+\_\+type}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq1__test__data_1_1arch_a09f2192c3fdfdf3e6185241e28144c29}


Definition at line {\bf 43} of file {\bf diq1\+\_\+test\+\_\+data.\+vhd}.

\index{diq1\+\_\+test\+\_\+data\+::arch@{diq1\+\_\+test\+\_\+data\+::arch}!nco\+\_\+siso\+\_\+I@{nco\+\_\+siso\+\_\+I}}
\index{nco\+\_\+siso\+\_\+I@{nco\+\_\+siso\+\_\+I}!diq1\+\_\+test\+\_\+data\+::arch@{diq1\+\_\+test\+\_\+data\+::arch}}
\paragraph[{nco\+\_\+siso\+\_\+I}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nco\+\_\+siso\+\_\+I} {\bfseries {\bfseries {\bf nco\+\_\+array\+\_\+type}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq1__test__data_1_1arch_acf1a3f3968abde0630b38300feebcef5}


Definition at line {\bf 44} of file {\bf diq1\+\_\+test\+\_\+data.\+vhd}.

\index{diq1\+\_\+test\+\_\+data\+::arch@{diq1\+\_\+test\+\_\+data\+::arch}!nco\+\_\+siso\+\_\+Q@{nco\+\_\+siso\+\_\+Q}}
\index{nco\+\_\+siso\+\_\+Q@{nco\+\_\+siso\+\_\+Q}!diq1\+\_\+test\+\_\+data\+::arch@{diq1\+\_\+test\+\_\+data\+::arch}}
\paragraph[{nco\+\_\+siso\+\_\+Q}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nco\+\_\+siso\+\_\+Q} {\bfseries {\bfseries {\bf nco\+\_\+array\+\_\+type}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq1__test__data_1_1arch_aa44d9a959ad0891435195b4141afd611}


Definition at line {\bf 45} of file {\bf diq1\+\_\+test\+\_\+data.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/tx\+\_\+path\+\_\+top/fifo2diq/sim/{\bf diq1\+\_\+test\+\_\+data.\+vhd}\end{DoxyCompactItemize}
