Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : s1238
Version: M-2016.12-SP1
Date   : Wed Mar  1 10:35:15 2023
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: G5 (input port clocked by ideal_clock1)
  Endpoint: G552 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  G5 (in)                                  0.00       2.00 f
  U595/Y (INVX0_RVT)                       0.07       2.07 r
  U684/Y (NBUFFX2_RVT)                     0.10       2.17 r
  U359/Y (NBUFFX2_RVT)                     0.10       2.28 r
  U304/Y (OR2X1_RVT)                       0.20       2.48 r
  U303/Y (NBUFFX2_RVT)                     0.10       2.58 r
  U398/Y (AND3X1_RVT)                      0.12       2.70 r
  U701/Y (NOR3X0_RVT)                      0.09       2.79 f
  U332/Y (AND3X1_RVT)                      0.07       2.87 f
  U340/Y (NAND3X0_RVT)                     0.10       2.96 r
  U466/Y (NAND3X0_RVT)                     0.11       3.08 f
  U864/Y (OAI222X1_RVT)                    0.26       3.34 r
  G552 (out)                               0.01       3.35 r
  data arrival time                                   3.35

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -3.35
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.40


1
