--------------------------------------------------------------------------------
Release 14.2 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml count_top.twx count_top.ncd -o count_top.twr count_top.pcf
-ucf count_top.ucf

Design file:              count_top.ncd
Physical constraint file: count_top.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw<0>          |a_to_g<0>      |    7.111|
sw<0>          |a_to_g<1>      |    6.749|
sw<0>          |a_to_g<2>      |    7.400|
sw<0>          |a_to_g<3>      |    7.080|
sw<0>          |a_to_g<4>      |    7.019|
sw<0>          |a_to_g<5>      |    6.669|
sw<0>          |a_to_g<6>      |    7.093|
sw<1>          |a_to_g<0>      |    7.304|
sw<1>          |a_to_g<1>      |    7.079|
sw<1>          |a_to_g<2>      |    7.579|
sw<1>          |a_to_g<3>      |    7.237|
sw<1>          |a_to_g<4>      |    7.355|
sw<1>          |a_to_g<5>      |    7.334|
sw<1>          |a_to_g<6>      |    7.264|
sw<2>          |a_to_g<0>      |    8.194|
sw<2>          |a_to_g<1>      |    7.821|
sw<2>          |a_to_g<2>      |    8.156|
sw<2>          |a_to_g<3>      |    7.865|
sw<2>          |a_to_g<4>      |    8.064|
sw<2>          |a_to_g<5>      |    7.148|
sw<2>          |a_to_g<6>      |    8.205|
sw<3>          |a_to_g<0>      |    6.870|
sw<3>          |a_to_g<1>      |    6.653|
sw<3>          |a_to_g<2>      |    7.390|
sw<3>          |a_to_g<3>      |    7.104|
sw<3>          |a_to_g<4>      |    6.873|
sw<3>          |a_to_g<5>      |    7.792|
sw<3>          |a_to_g<6>      |    6.886|
---------------+---------------+---------+


Analysis completed Fri Mar 24 14:54:31 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 107 MB



