# do alu_32_bit_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/edocit/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:35:47 on Jul 05,2021
# vcom -reportprogress 300 -93 -work work /home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ALU_32_BIT
# -- Compiling architecture BHV of ALU_32_BIT
# End time: 20:35:47 on Jul 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim alu_arith_log_unit.alu_32_bit_tb
# vsim alu_arith_log_unit.alu_32_bit_tb 
# Start time: 20:35:58 on Jul 05,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading alu_arith_log_unit.alu_32_bit_tb(bhv)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading alu_arith_log_unit.alu_32_bit(bhv)
# ** Warning: (vsim-8684) No drivers exist on out port /alu_32_bit_tb/ALU/FLAG_B(7 downto 2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /alu_32_bit_tb/flag_b_tb(7 downto 2).
add wave -position end sim:/alu_32_bit_tb/*
run
run
run
run
run
run
run
# End time: 20:42:25 on Jul 05,2021, Elapsed time: 0:06:27
# Errors: 0, Warnings: 1
