m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dF:/FPGADesign/Final/quartus/simulation/modelsim
vissp
!s110 1607701986
!i10b 1
!s100 ^Dd<GPbCij:N^30_Aa7B33
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
I0z`:g1:d0YMeGEZQG419D2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1595618660
8F:/FPGADesign/Final/quartus/issp/simulation/issp.v
FF:/FPGADesign/Final/quartus/issp/simulation/issp.v
!i122 0
L0 6 18
Z3 OV;L;2020.1;71
r1
!s85 0
31
!s108 1607701986.000000
!s107 F:/FPGADesign/Final/quartus/issp/simulation/issp.v|
!s90 -reportprogress|300|F:/FPGADesign/Final/quartus/issp/simulation/issp.v|
!i113 1
Z4 tCvgOpt 0
vjtag_pll
Z5 !s110 1607701989
!i10b 1
!s100 221Y=QiMIM3J_mRBNkEgU1
R1
IcC;1gzVcLgIdaAb;gTZ131
R2
R0
w1607549925
8F:/FPGADesign/Final/quartus/jtag_pll/simulation/jtag_pll.v
FF:/FPGADesign/Final/quartus/jtag_pll/simulation/jtag_pll.v
!i122 1
L0 6 160
R3
r1
!s85 0
31
Z6 !s108 1607701989.000000
!s107 F:/FPGADesign/Final/quartus/jtag_pll/simulation/jtag_pll.v|
!s90 -reportprogress|300|F:/FPGADesign/Final/quartus/jtag_pll/simulation/jtag_pll.v|
!i113 1
R4
vpll
R5
!i10b 1
!s100 gAEOST`i07UJ7ZIi<>TTb3
R1
IUVXah@M^_?Qbz75b[^aXY3
R2
R0
w1607701687
8F:/FPGADesign/Final/quartus/pll_sim/pll.vo
FF:/FPGADesign/Final/quartus/pll_sim/pll.vo
!i122 2
L0 32 264
R3
r1
!s85 0
31
R6
!s107 F:/FPGADesign/Final/quartus/pll_sim/pll.vo|
!s90 -reportprogress|300|F:/FPGADesign/Final/quartus/pll_sim/pll.vo|
!i113 1
R4
