# FPGA / HDL (Verilog, VHDL, SystemVerilog)

MAX_TOTAL_TOKENS: 12000
MAX_FILE_TOKENS: 4000

description: FPGA / HDL (Verilog, VHDL, SystemVerilog)
long_description: |
  This preset is tailored for FPGA and HDL projects, focusing on source files and configuration files
  used in common HDL development. It includes common file extensions used in Verilog, VHDL, and SystemVerilog development
  and excludes directories that typically contain build artifacts, simulation outputs, or IDE-specific configurations.
  The preset is designed to capture the essential source files while avoiding unnecessary clutter from temporary files and build outputs.

exclude:
- .git/
- build/
- work/
- sim/
- xsim.dir/
- .idea/
- .vscode/
- .gptcontext-cache/

include_exts:
- .v
- .vh
- .sv
- .svh
- .vhd
- .vhdl
- .xdc
- .md
- .txt
- .yaml
- .yml
- .json


use_default_excludes: true
