

================================================================
== Vivado HLS Report for 'Erode_16_16_1080_1920_s'
================================================================
* Date:           Fri Oct 11 11:36:06 2013

* Version:        2013.1 (build date: Thu Mar 21 12:53:03 PM 2013)
* Project:        prj
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   5.00|      4.36|        0.62|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     3|    no    |
        | + Loop 1.1  |    9|    9|         3|          -|          -|     3|    no    |
        | + Loop 1.2  |    ?|    ?|         3|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	9  / (exitcond)
	3  / (!exitcond)
3 --> 
	4  / (!exitcond7)
	6  / (exitcond7)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	2  / (exitcond8_i)
	7  / (!exitcond8_i)
7 --> 
	8  / true
8 --> 
	6  / true
9 --> 
* FSM state operations: 

 <State 1>: 1.30ns
ST_1: empty [1/1] 0.00ns
entry:0  %empty = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_dst_data_stream_2_V, [8 x i8]* @str105, i32 0, i32 0, [8 x i8]* @str105) ; <i32> [#uses=0]

ST_1: empty_92 [1/1] 0.00ns
entry:1  %empty_92 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_dst_data_stream_1_V, [8 x i8]* @str102, i32 0, i32 0, [8 x i8]* @str102) ; <i32> [#uses=0]

ST_1: empty_93 [1/1] 0.00ns
entry:2  %empty_93 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_dst_data_stream_0_V, [8 x i8]* @str99, i32 0, i32 0, [8 x i8]* @str99) ; <i32> [#uses=0]

ST_1: empty_94 [1/1] 0.00ns
entry:3  %empty_94 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_src_data_stream_2_V, [8 x i8]* @str96, i32 0, i32 0, [8 x i8]* @str96) ; <i32> [#uses=0]

ST_1: empty_95 [1/1] 0.00ns
entry:4  %empty_95 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_src_data_stream_1_V, [8 x i8]* @str93, i32 0, i32 0, [8 x i8]* @str93) ; <i32> [#uses=0]

ST_1: empty_96 [1/1] 0.00ns
entry:5  %empty_96 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_src_data_stream_0_V, [8 x i8]* @str90, i32 0, i32 0, [8 x i8]* @str90) ; <i32> [#uses=0]

ST_1: p_src_cols_V_read_1 [1/1] 0.00ns
entry:6  %p_src_cols_V_read_1 = call i12 @_ssdm_op_WireRead.i12(i12 %p_src_cols_V_read) ; <i12> [#uses=1]

ST_1: p_src_rows_V_read_1 [1/1] 0.00ns
entry:7  %p_src_rows_V_read_1 = call i12 @_ssdm_op_WireRead.i12(i12 %p_src_rows_V_read) ; <i12> [#uses=1]

ST_1: stg_18 [1/1] 1.30ns
entry:8  br label %bb32.i


 <State 2>: 2.73ns
ST_2: temp_kernel_val_0_2 [1/1] 0.00ns
bb32.i:0  %temp_kernel_val_0_2 = phi i8 [ undef, %entry ], [ %result_val2_2_i, %bb30.i ] ; <i8> [#uses=2]

ST_2: temp_kernel_val_1_0 [1/1] 0.00ns
bb32.i:1  %temp_kernel_val_1_0 = phi i8 [ undef, %entry ], [ %result_val13_2_i, %bb30.i ] ; <i8> [#uses=2]

ST_2: temp_kernel_val_1_1 [1/1] 0.00ns
bb32.i:2  %temp_kernel_val_1_1 = phi i8 [ undef, %entry ], [ %result_val14_2_i, %bb30.i ] ; <i8> [#uses=2]

ST_2: temp_kernel_val_0_1 [1/1] 0.00ns
bb32.i:3  %temp_kernel_val_0_1 = phi i8 [ undef, %entry ], [ %result_val16_2_i, %bb30.i ] ; <i8> [#uses=2]

ST_2: temp_kernel_val_1_2 [1/1] 0.00ns
bb32.i:4  %temp_kernel_val_1_2 = phi i8 [ undef, %entry ], [ %result_val1520_2_i, %bb30.i ] ; <i8> [#uses=2]

ST_2: temp_kernel_val_2_0 [1/1] 0.00ns
bb32.i:5  %temp_kernel_val_2_0 = phi i8 [ undef, %entry ], [ %result_val26_2_i, %bb30.i ] ; <i8> [#uses=2]

ST_2: temp_kernel_val_0_0 [1/1] 0.00ns
bb32.i:6  %temp_kernel_val_0_0 = phi i8 [ undef, %entry ], [ %result_val_2_i, %bb30.i ] ; <i8> [#uses=2]

ST_2: temp_kernel_val_2_1 [1/1] 0.00ns
bb32.i:7  %temp_kernel_val_2_1 = phi i8 [ undef, %entry ], [ %result_val27_2_i, %bb30.i ] ; <i8> [#uses=2]

ST_2: temp_kernel_val_2_2 [1/1] 0.00ns
bb32.i:8  %temp_kernel_val_2_2 = phi i8 [ undef, %entry ], [ %result_val28_2_i, %bb30.i ] ; <i8> [#uses=2]

ST_2: i [1/1] 0.00ns
bb32.i:9  %i = phi i2 [ 0, %entry ], [ %i_2, %bb30.i ]    ; <i2> [#uses=7]

ST_2: stg_29 [1/1] 0.00ns
bb32.i:10  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

ST_2: exitcond [1/1] 1.36ns
bb32.i:11  %exitcond = icmp eq i2 %i, -1                   ; <i1> [#uses=1]

ST_2: i_2 [1/1] 0.85ns
bb32.i:12  %i_2 = add i2 %i, 1                             ; <i2> [#uses=1]

ST_2: stg_32 [1/1] 0.00ns
bb32.i:13  br i1 %exitcond, label %"getStructuringElement<unsigned char,int,int,3,3>.exit", label %bb27.i.preheader

ST_2: sel_tmp_i [1/1] 1.36ns
bb27.i.preheader:0  %sel_tmp_i = icmp eq i2 %i, 1                   ; <i1> [#uses=8]

ST_2: sel_tmp3_i [1/1] 1.36ns
bb27.i.preheader:1  %sel_tmp3_i = icmp ne i2 %i, 0                  ; <i1> [#uses=1]

ST_2: sel_tmp4_i [1/1] 1.36ns
bb27.i.preheader:2  %sel_tmp4_i = icmp ne i2 %i, 1                  ; <i1> [#uses=1]

ST_2: sel_tmp5_i [1/1] 1.37ns
bb27.i.preheader:3  %sel_tmp5_i = and i1 %sel_tmp3_i, %sel_tmp4_i   ; <i1> [#uses=4]

ST_2: sel_tmp8_i [1/1] 1.36ns
bb27.i.preheader:4  %sel_tmp8_i = icmp eq i2 %i, 0                  ; <i1> [#uses=5]

ST_2: stg_38 [1/1] 1.39ns
bb27.i.preheader:5  br label %bb27.i

ST_2: stg_39 [2/2] 0.00ns
getStructuringElement<unsigned char,int,int,3,3>.exit:0  call fastcc void @"filter_opr<erode_kernel,16,16,unsigned char,int,1080,1920,3,3>"(i8* %p_src_data_stream_0_V, i8* %p_src_data_stream_1_V, i8* %p_src_data_stream_2_V, i8* %p_dst_data_stream_0_V, i8* %p_dst_data_stream_1_V, i8* %p_dst_data_stream_2_V, i8 %temp_kernel_val_0_0, i8 %temp_kernel_val_0_1, i8 %temp_kernel_val_0_2, i8 %temp_kernel_val_1_0, i8 %temp_kernel_val_1_1, i8 %temp_kernel_val_1_2, i8 %temp_kernel_val_2_0, i8 %temp_kernel_val_2_1, i8 %temp_kernel_val_2_2, i12 %p_src_rows_V_read_1, i12 %p_src_cols_V_read_1)


 <State 3>: 4.10ns
ST_3: result_val2_6_i [1/1] 0.00ns
bb27.i:0  %result_val2_6_i = phi i8 [ %newSel3_i, %bb26_ifconv.i ], [ %temp_kernel_val_0_2, %bb27.i.preheader ] ; <i8> [#uses=5]

ST_3: result_val13_6_i [1/1] 0.00ns
bb27.i:1  %result_val13_6_i = phi i8 [ %result_val13_5_i, %bb26_ifconv.i ], [ %temp_kernel_val_1_0, %bb27.i.preheader ] ; <i8> [#uses=3]

ST_3: result_val14_6_i [1/1] 0.00ns
bb27.i:2  %result_val14_6_i = phi i8 [ %newSel5_i, %bb26_ifconv.i ], [ %temp_kernel_val_1_1, %bb27.i.preheader ] ; <i8> [#uses=3]

ST_3: result_val16_6_i [1/1] 0.00ns
bb27.i:3  %result_val16_6_i = phi i8 [ %newSel8_i, %bb26_ifconv.i ], [ %temp_kernel_val_0_1, %bb27.i.preheader ] ; <i8> [#uses=4]

ST_3: result_val1520_6_i [1/1] 0.00ns
bb27.i:4  %result_val1520_6_i = phi i8 [ %newSel11_i, %bb26_ifconv.i ], [ %temp_kernel_val_1_2, %bb27.i.preheader ] ; <i8> [#uses=4]

ST_3: result_val26_6_i [1/1] 0.00ns
bb27.i:5  %result_val26_6_i = phi i8 [ %result_val26_5_i, %bb26_ifconv.i ], [ %temp_kernel_val_2_0, %bb27.i.preheader ] ; <i8> [#uses=2]

ST_3: result_val_6_i [1/1] 0.00ns
bb27.i:6  %result_val_6_i = phi i8 [ %newSel13_i, %bb26_ifconv.i ], [ %temp_kernel_val_0_0, %bb27.i.preheader ] ; <i8> [#uses=3]

ST_3: result_val27_6_i [1/1] 0.00ns
bb27.i:7  %result_val27_6_i = phi i8 [ %newSel16_i, %bb26_ifconv.i ], [ %temp_kernel_val_2_1, %bb27.i.preheader ] ; <i8> [#uses=4]

ST_3: result_val28_6_i [1/1] 0.00ns
bb27.i:8  %result_val28_6_i = phi i8 [ %newSel17_i, %bb26_ifconv.i ], [ %temp_kernel_val_2_2, %bb27.i.preheader ] ; <i8> [#uses=2]

ST_3: j [1/1] 0.00ns
bb27.i:9  %j = phi i2 [ %indvar_next1_i, %bb26_ifconv.i ], [ 0, %bb27.i.preheader ] ; <i2> [#uses=7]

ST_3: stg_50 [1/1] 0.00ns
bb27.i:10  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

ST_3: exitcond7 [1/1] 1.36ns
bb27.i:11  %exitcond7 = icmp eq i2 %j, -1                  ; <i1> [#uses=1]

ST_3: indvar_next1_i [1/1] 0.85ns
bb27.i:12  %indvar_next1_i = add i2 %j, 1                  ; <i2> [#uses=1]

ST_3: stg_53 [1/1] 1.57ns
bb27.i:13  br i1 %exitcond7, label %bb30.i, label %bb26_ifconv.i

ST_3: sel_tmp1_i [1/1] 1.36ns
bb26_ifconv.i:0  %sel_tmp1_i = icmp eq i2 %j, 0                  ; <i1> [#uses=2]

ST_3: sel_tmp2_i [1/1] 1.37ns
bb26_ifconv.i:1  %sel_tmp2_i = and i1 %sel_tmp_i, %sel_tmp1_i    ; <i1> [#uses=2]

ST_3: sel_tmp6_i [1/1] 1.37ns
bb26_ifconv.i:2  %sel_tmp6_i = and i1 %sel_tmp5_i, %sel_tmp1_i   ; <i1> [#uses=3]

ST_3: sel_tmp9_i [1/1] 1.36ns
bb26_ifconv.i:3  %sel_tmp9_i = icmp ne i2 %j, 0                  ; <i1> [#uses=1]

ST_3: sel_tmp10_i [1/1] 1.36ns
bb26_ifconv.i:4  %sel_tmp10_i = icmp ne i2 %j, 1                 ; <i1> [#uses=1]

ST_3: tmp1_i [1/1] 1.37ns
bb26_ifconv.i:5  %tmp1_i = and i1 %sel_tmp9_i, %sel_tmp10_i      ; <i1> [#uses=1]

ST_3: sel_tmp12_i [1/1] 1.36ns
bb26_ifconv.i:6  %sel_tmp12_i = icmp eq i2 %j, 1                 ; <i1> [#uses=4]

ST_3: sel_tmp13_i [1/1] 1.37ns
bb26_ifconv.i:7  %sel_tmp13_i = and i1 %sel_tmp8_i, %sel_tmp12_i ; <i1> [#uses=2]

ST_3: sel_tmp15_i [1/1] 1.37ns
bb26_ifconv.i:8  %sel_tmp15_i = and i1 %sel_tmp_i, %sel_tmp12_i  ; <i1> [#uses=2]

ST_3: sel_tmp16_i [1/1] 1.37ns
bb26_ifconv.i:9  %sel_tmp16_i = and i1 %sel_tmp5_i, %sel_tmp12_i ; <i1> [#uses=1]

ST_3: tmp_1_i [1/1] 1.37ns
bb26_ifconv.i:10  %tmp_1_i = or i2 %i, %j                         ; <i2> [#uses=1]

ST_3: tmp_2_i [1/1] 1.36ns
bb26_ifconv.i:11  %tmp_2_i = icmp eq i2 %tmp_1_i, 0               ; <i1> [#uses=3]

ST_3: or_cond_i [1/1] 1.37ns
bb26_ifconv.i:12  %or_cond_i = or i1 %sel_tmp6_i, %sel_tmp2_i     ; <i1> [#uses=3]

ST_3: or_cond1_i [1/1] 1.37ns
bb26_ifconv.i:13  %or_cond1_i = or i1 %tmp_2_i, %sel_tmp16_i      ; <i1> [#uses=1]

ST_3: tmp [1/1] 1.37ns
bb26_ifconv.i:14  %tmp = or i1 %tmp1_i, %sel_tmp12_i              ; <i1> [#uses=2]

ST_3: tmp5 [1/1] 1.37ns
bb26_ifconv.i:19  %tmp5 = or i1 %sel_tmp_i, %sel_tmp8_i           ; <i1> [#uses=1]


 <State 4>: 4.11ns
ST_4: or_cond2_i [1/1] 1.37ns
bb26_ifconv.i:15  %or_cond2_i = and i1 %sel_tmp_i, %tmp           ; <i1> [#uses=3]

ST_4: newSel_i [1/1] 1.37ns
bb26_ifconv.i:16  %newSel_i = select i1 %sel_tmp13_i, i8 %result_val2_6_i, i8 1 ; <i8> [#uses=1]

ST_4: or_cond4_i [1/1] 1.37ns
bb26_ifconv.i:17  %or_cond4_i = or i1 %or_cond_i, %or_cond1_i     ; <i1> [#uses=6]

ST_4: newSel1_i [1/1] 1.37ns
bb26_ifconv.i:18  %newSel1_i = select i1 %or_cond2_i, i8 %result_val2_6_i, i8 %newSel_i ; <i8> [#uses=1]

ST_4: or_cond5_i [1/1] 1.37ns
bb26_ifconv.i:20  %or_cond5_i = and i1 %tmp, %tmp5                ; <i1> [#uses=1]

ST_4: newSel2_i [1/1] 1.37ns
bb26_ifconv.i:21  %newSel2_i = select i1 %or_cond4_i, i8 %result_val2_6_i, i8 %newSel1_i ; <i8> [#uses=1]

ST_4: or_cond6_i [1/1] 1.37ns
bb26_ifconv.i:22  %or_cond6_i = or i1 %or_cond4_i, %or_cond5_i    ; <i1> [#uses=2]

ST_4: sel_tmp17_i [1/1] 1.37ns
bb26_ifconv.i:24  %sel_tmp17_i = select i1 %sel_tmp2_i, i8 1, i8 %result_val13_6_i ; <i8> [#uses=1]

ST_4: result_val13_5_i [1/1] 1.37ns
bb26_ifconv.i:25  %result_val13_5_i = select i1 %sel_tmp6_i, i8 %result_val13_6_i, i8 %sel_tmp17_i ; <i8> [#uses=1]

ST_4: newSel4_i [1/1] 1.37ns
bb26_ifconv.i:26  %newSel4_i = select i1 %sel_tmp15_i, i8 1, i8 %result_val14_6_i ; <i8> [#uses=1]

ST_4: newSel5_i [1/1] 1.37ns
bb26_ifconv.i:27  %newSel5_i = select i1 %or_cond4_i, i8 %result_val14_6_i, i8 %newSel4_i ; <i8> [#uses=1]

ST_4: newSel6_i [1/1] 1.37ns
bb26_ifconv.i:28  %newSel6_i = select i1 %sel_tmp13_i, i8 1, i8 %result_val16_6_i ; <i8> [#uses=1]

ST_4: newSel7_i [1/1] 1.37ns
bb26_ifconv.i:29  %newSel7_i = select i1 %or_cond2_i, i8 %result_val16_6_i, i8 %newSel6_i ; <i8> [#uses=1]

ST_4: newSel8_i [1/1] 1.37ns
bb26_ifconv.i:30  %newSel8_i = select i1 %or_cond4_i, i8 %result_val16_6_i, i8 %newSel7_i ; <i8> [#uses=1]

ST_4: newSel9_i [1/1] 1.37ns
bb26_ifconv.i:31  %newSel9_i = select i1 %sel_tmp15_i, i8 %result_val1520_6_i, i8 1 ; <i8> [#uses=1]

ST_4: newSel10_i [1/1] 1.37ns
bb26_ifconv.i:32  %newSel10_i = select i1 %or_cond2_i, i8 %newSel9_i, i8 %result_val1520_6_i ; <i8> [#uses=1]

ST_4: newSel11_i [1/1] 1.37ns
bb26_ifconv.i:33  %newSel11_i = select i1 %or_cond4_i, i8 %result_val1520_6_i, i8 %newSel10_i ; <i8> [#uses=1]

ST_4: result_val26_5_i [1/1] 1.37ns
bb26_ifconv.i:34  %result_val26_5_i = select i1 %sel_tmp6_i, i8 1, i8 %result_val26_6_i ; <i8> [#uses=1]

ST_4: newSel12_i [1/1] 1.37ns
bb26_ifconv.i:35  %newSel12_i = select i1 %tmp_2_i, i8 1, i8 %result_val_6_i ; <i8> [#uses=1]

ST_4: newSel13_i [1/1] 1.37ns
bb26_ifconv.i:36  %newSel13_i = select i1 %or_cond_i, i8 %result_val_6_i, i8 %newSel12_i ; <i8> [#uses=1]

ST_4: newSel14_i [1/1] 1.37ns
bb26_ifconv.i:37  %newSel14_i = select i1 %tmp_2_i, i8 %result_val27_6_i, i8 1 ; <i8> [#uses=1]

ST_4: newSel15_i [1/1] 1.37ns
bb26_ifconv.i:38  %newSel15_i = select i1 %or_cond_i, i8 %result_val27_6_i, i8 %newSel14_i ; <i8> [#uses=1]

ST_4: newSel16_i [1/1] 1.37ns
bb26_ifconv.i:39  %newSel16_i = select i1 %or_cond4_i, i8 %newSel15_i, i8 %result_val27_6_i ; <i8> [#uses=1]

ST_4: newSel17_i [1/1] 1.37ns
bb26_ifconv.i:40  %newSel17_i = select i1 %or_cond6_i, i8 %result_val28_6_i, i8 1 ; <i8> [#uses=1]


 <State 5>: 1.37ns
ST_5: newSel3_i [1/1] 1.37ns
bb26_ifconv.i:23  %newSel3_i = select i1 %or_cond6_i, i8 %newSel2_i, i8 %result_val2_6_i ; <i8> [#uses=1]

ST_5: stg_95 [1/1] 0.00ns
bb26_ifconv.i:41  br label %bb27.i


 <State 6>: 4.10ns
ST_6: result_val2_2_i [1/1] 0.00ns
bb30.i:0  %result_val2_2_i = phi i8 [ %newSel21_i, %bb29_ifconv.i ], [ %result_val2_6_i, %bb27.i ] ; <i8> [#uses=5]

ST_6: result_val13_2_i [1/1] 0.00ns
bb30.i:1  %result_val13_2_i = phi i8 [ %result_val13_1_i, %bb29_ifconv.i ], [ %result_val13_6_i, %bb27.i ] ; <i8> [#uses=3]

ST_6: result_val14_2_i [1/1] 0.00ns
bb30.i:2  %result_val14_2_i = phi i8 [ %newSel23_i, %bb29_ifconv.i ], [ %result_val14_6_i, %bb27.i ] ; <i8> [#uses=3]

ST_6: result_val16_2_i [1/1] 0.00ns
bb30.i:3  %result_val16_2_i = phi i8 [ %newSel26_i, %bb29_ifconv.i ], [ %result_val16_6_i, %bb27.i ] ; <i8> [#uses=4]

ST_6: result_val1520_2_i [1/1] 0.00ns
bb30.i:4  %result_val1520_2_i = phi i8 [ %newSel29_i, %bb29_ifconv.i ], [ %result_val1520_6_i, %bb27.i ] ; <i8> [#uses=4]

ST_6: result_val26_2_i [1/1] 0.00ns
bb30.i:5  %result_val26_2_i = phi i8 [ %result_val26_1_i, %bb29_ifconv.i ], [ %result_val26_6_i, %bb27.i ] ; <i8> [#uses=2]

ST_6: result_val_2_i [1/1] 0.00ns
bb30.i:6  %result_val_2_i = phi i8 [ %newSel31_i, %bb29_ifconv.i ], [ %result_val_6_i, %bb27.i ] ; <i8> [#uses=3]

ST_6: result_val27_2_i [1/1] 0.00ns
bb30.i:7  %result_val27_2_i = phi i8 [ %newSel34_i, %bb29_ifconv.i ], [ %result_val27_6_i, %bb27.i ] ; <i8> [#uses=4]

ST_6: result_val28_2_i [1/1] 0.00ns
bb30.i:8  %result_val28_2_i = phi i8 [ %newSel35_i, %bb29_ifconv.i ], [ %result_val28_6_i, %bb27.i ] ; <i8> [#uses=2]

ST_6: indvar_i [1/1] 0.00ns
bb30.i:9  %indvar_i = phi i32 [ %indvar_next_i, %bb29_ifconv.i ], [ 0, %bb27.i ] ; <i32> [#uses=3]

ST_6: exitcond8_i [1/1] 2.52ns
bb30.i:10  %exitcond8_i = icmp eq i32 %indvar_i, 0         ; <i1> [#uses=1]

ST_6: stg_107 [1/1] 0.00ns
bb30.i:11  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 0, i64 0) nounwind

ST_6: indvar_next_i [1/1] 2.49ns
bb30.i:12  %indvar_next_i = add i32 %indvar_i, 1           ; <i32> [#uses=1]

ST_6: stg_109 [1/1] 0.00ns
bb30.i:13  br i1 %exitcond8_i, label %bb32.i, label %bb29_ifconv.i

ST_6: tmp_45 [1/1] 0.00ns
bb29_ifconv.i:0  %tmp_45 = trunc i32 %indvar_i to i2             ; <i2> [#uses=4]

ST_6: sel_tmp27_i [1/1] 1.36ns
bb29_ifconv.i:1  %sel_tmp27_i = icmp eq i2 %tmp_45, 1            ; <i1> [#uses=3]

ST_6: sel_tmp28_i [1/1] 1.37ns
bb29_ifconv.i:2  %sel_tmp28_i = and i1 %sel_tmp_i, %sel_tmp27_i  ; <i1> [#uses=2]

ST_6: sel_tmp32_i [1/1] 1.37ns
bb29_ifconv.i:3  %sel_tmp32_i = and i1 %sel_tmp5_i, %sel_tmp27_i ; <i1> [#uses=3]

ST_6: sel_tmp35_i [1/1] 1.36ns
bb29_ifconv.i:4  %sel_tmp35_i = icmp ne i2 %tmp_45, 1            ; <i1> [#uses=1]

ST_6: sel_tmp36_i [1/1] 1.36ns
bb29_ifconv.i:5  %sel_tmp36_i = icmp ne i2 %tmp_45, -2           ; <i1> [#uses=1]

ST_6: tmp29_i [1/1] 1.37ns
bb29_ifconv.i:6  %tmp29_i = and i1 %sel_tmp35_i, %sel_tmp36_i    ; <i1> [#uses=1]

ST_6: sel_tmp38_i [1/1] 1.36ns
bb29_ifconv.i:7  %sel_tmp38_i = icmp eq i2 %tmp_45, -2           ; <i1> [#uses=4]

ST_6: sel_tmp39_i [1/1] 1.37ns
bb29_ifconv.i:8  %sel_tmp39_i = and i1 %sel_tmp8_i, %sel_tmp38_i ; <i1> [#uses=2]

ST_6: sel_tmp41_i [1/1] 1.37ns
bb29_ifconv.i:9  %sel_tmp41_i = and i1 %sel_tmp_i, %sel_tmp38_i  ; <i1> [#uses=2]

ST_6: sel_tmp42_i [1/1] 1.37ns
bb29_ifconv.i:10  %sel_tmp42_i = and i1 %sel_tmp5_i, %sel_tmp38_i ; <i1> [#uses=1]

ST_6: sel_tmp43_i [1/1] 1.37ns
bb29_ifconv.i:11  %sel_tmp43_i = and i1 %sel_tmp8_i, %sel_tmp27_i ; <i1> [#uses=3]

ST_6: or_cond29_i [1/1] 1.37ns
bb29_ifconv.i:12  %or_cond29_i = or i1 %sel_tmp32_i, %sel_tmp28_i ; <i1> [#uses=3]

ST_6: or_cond30_i [1/1] 1.37ns
bb29_ifconv.i:13  %or_cond30_i = or i1 %sel_tmp43_i, %sel_tmp42_i ; <i1> [#uses=1]

ST_6: tmp3 [1/1] 1.37ns
bb29_ifconv.i:14  %tmp3 = or i1 %tmp29_i, %sel_tmp38_i            ; <i1> [#uses=2]

ST_6: tmp6 [1/1] 1.37ns
bb29_ifconv.i:19  %tmp6 = or i1 %sel_tmp_i, %sel_tmp8_i           ; <i1> [#uses=1]

ST_6: result_val26_1_i [1/1] 1.37ns
bb29_ifconv.i:34  %result_val26_1_i = select i1 %sel_tmp32_i, i8 0, i8 %result_val26_2_i ; <i8> [#uses=1]


 <State 7>: 4.11ns
ST_7: or_cond31_i [1/1] 1.37ns
bb29_ifconv.i:15  %or_cond31_i = and i1 %sel_tmp_i, %tmp3         ; <i1> [#uses=3]

ST_7: newSel18_i [1/1] 1.37ns
bb29_ifconv.i:16  %newSel18_i = select i1 %sel_tmp39_i, i8 %result_val2_2_i, i8 0 ; <i8> [#uses=1]

ST_7: or_cond33_i [1/1] 1.37ns
bb29_ifconv.i:17  %or_cond33_i = or i1 %or_cond29_i, %or_cond30_i ; <i1> [#uses=6]

ST_7: newSel19_i [1/1] 1.37ns
bb29_ifconv.i:18  %newSel19_i = select i1 %or_cond31_i, i8 %result_val2_2_i, i8 %newSel18_i ; <i8> [#uses=1]

ST_7: or_cond34_i [1/1] 1.37ns
bb29_ifconv.i:20  %or_cond34_i = and i1 %tmp3, %tmp6              ; <i1> [#uses=1]

ST_7: newSel20_i [1/1] 1.37ns
bb29_ifconv.i:21  %newSel20_i = select i1 %or_cond33_i, i8 %result_val2_2_i, i8 %newSel19_i ; <i8> [#uses=1]

ST_7: or_cond35_i [1/1] 1.37ns
bb29_ifconv.i:22  %or_cond35_i = or i1 %or_cond33_i, %or_cond34_i ; <i1> [#uses=2]

ST_7: sel_tmp44_i [1/1] 1.37ns
bb29_ifconv.i:24  %sel_tmp44_i = select i1 %sel_tmp28_i, i8 0, i8 %result_val13_2_i ; <i8> [#uses=1]

ST_7: result_val13_1_i [1/1] 1.37ns
bb29_ifconv.i:25  %result_val13_1_i = select i1 %sel_tmp32_i, i8 %result_val13_2_i, i8 %sel_tmp44_i ; <i8> [#uses=1]

ST_7: newSel22_i [1/1] 1.37ns
bb29_ifconv.i:26  %newSel22_i = select i1 %sel_tmp41_i, i8 0, i8 %result_val14_2_i ; <i8> [#uses=1]

ST_7: newSel23_i [1/1] 1.37ns
bb29_ifconv.i:27  %newSel23_i = select i1 %or_cond33_i, i8 %result_val14_2_i, i8 %newSel22_i ; <i8> [#uses=1]

ST_7: newSel24_i [1/1] 1.37ns
bb29_ifconv.i:28  %newSel24_i = select i1 %sel_tmp39_i, i8 0, i8 %result_val16_2_i ; <i8> [#uses=1]

ST_7: newSel25_i [1/1] 1.37ns
bb29_ifconv.i:29  %newSel25_i = select i1 %or_cond31_i, i8 %result_val16_2_i, i8 %newSel24_i ; <i8> [#uses=1]

ST_7: newSel26_i [1/1] 1.37ns
bb29_ifconv.i:30  %newSel26_i = select i1 %or_cond33_i, i8 %result_val16_2_i, i8 %newSel25_i ; <i8> [#uses=1]

ST_7: newSel27_i [1/1] 1.37ns
bb29_ifconv.i:31  %newSel27_i = select i1 %sel_tmp41_i, i8 %result_val1520_2_i, i8 0 ; <i8> [#uses=1]

ST_7: newSel28_i [1/1] 1.37ns
bb29_ifconv.i:32  %newSel28_i = select i1 %or_cond31_i, i8 %newSel27_i, i8 %result_val1520_2_i ; <i8> [#uses=1]

ST_7: newSel29_i [1/1] 1.37ns
bb29_ifconv.i:33  %newSel29_i = select i1 %or_cond33_i, i8 %result_val1520_2_i, i8 %newSel28_i ; <i8> [#uses=1]

ST_7: newSel30_i [1/1] 1.37ns
bb29_ifconv.i:35  %newSel30_i = select i1 %sel_tmp43_i, i8 0, i8 %result_val_2_i ; <i8> [#uses=1]

ST_7: newSel31_i [1/1] 1.37ns
bb29_ifconv.i:36  %newSel31_i = select i1 %or_cond29_i, i8 %result_val_2_i, i8 %newSel30_i ; <i8> [#uses=1]

ST_7: newSel32_i [1/1] 1.37ns
bb29_ifconv.i:37  %newSel32_i = select i1 %sel_tmp43_i, i8 %result_val27_2_i, i8 0 ; <i8> [#uses=1]

ST_7: newSel33_i [1/1] 1.37ns
bb29_ifconv.i:38  %newSel33_i = select i1 %or_cond29_i, i8 %result_val27_2_i, i8 %newSel32_i ; <i8> [#uses=1]

ST_7: newSel34_i [1/1] 1.37ns
bb29_ifconv.i:39  %newSel34_i = select i1 %or_cond33_i, i8 %newSel33_i, i8 %result_val27_2_i ; <i8> [#uses=1]

ST_7: newSel35_i [1/1] 1.37ns
bb29_ifconv.i:40  %newSel35_i = select i1 %or_cond35_i, i8 %result_val28_2_i, i8 0 ; <i8> [#uses=1]


 <State 8>: 1.37ns
ST_8: newSel21_i [1/1] 1.37ns
bb29_ifconv.i:23  %newSel21_i = select i1 %or_cond35_i, i8 %newSel20_i, i8 %result_val2_2_i ; <i8> [#uses=1]

ST_8: stg_151 [1/1] 0.00ns
bb29_ifconv.i:41  br label %bb30.i


 <State 9>: 0.00ns
ST_9: stg_152 [1/2] 0.00ns
getStructuringElement<unsigned char,int,int,3,3>.exit:0  call fastcc void @"filter_opr<erode_kernel,16,16,unsigned char,int,1080,1920,3,3>"(i8* %p_src_data_stream_0_V, i8* %p_src_data_stream_1_V, i8* %p_src_data_stream_2_V, i8* %p_dst_data_stream_0_V, i8* %p_dst_data_stream_1_V, i8* %p_dst_data_stream_2_V, i8 %temp_kernel_val_0_0, i8 %temp_kernel_val_0_1, i8 %temp_kernel_val_0_2, i8 %temp_kernel_val_1_0, i8 %temp_kernel_val_1_1, i8 %temp_kernel_val_1_2, i8 %temp_kernel_val_2_0, i8 %temp_kernel_val_2_1, i8 %temp_kernel_val_2_2, i12 %p_src_rows_V_read_1, i12 %p_src_cols_V_read_1)

ST_9: stg_153 [1/1] 0.00ns
getStructuringElement<unsigned char,int,int,3,3>.exit:1  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
