// Seed: 4162298871
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32
);
  inout wire id_32;
  input wire id_31;
  inout wire id_30;
  inout wire id_29;
  output wire id_28;
  output wire id_27;
  input wire id_26;
  input wire id_25;
  input wire id_24;
  inout wire id_23;
  input wire id_22;
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  always $display;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    input supply1 id_2
);
  tri1 id_4;
  wire id_5, id_6;
  wire id_7;
  assign id_4 = 1;
  module_0(
      id_4,
      id_6,
      id_7,
      id_4,
      id_6,
      id_4,
      id_6,
      id_5,
      id_6,
      id_6,
      id_4,
      id_5,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_4,
      id_4,
      id_7,
      id_4,
      id_4,
      id_7,
      id_5,
      id_5,
      id_4,
      id_6,
      id_5,
      id_5,
      id_5,
      id_6,
      id_4
  );
  wire id_8, id_9;
  logic [7:0] id_10, id_11, id_12;
  assign id_12[1'b0] = id_5;
endmodule
