Running: xsim.dir/FPGA_ADC_interface_tb_behav/xsimk.exe -simmode gui -wdb FPGA_ADC_interface_tb_behav.wdb -simrunnum 0 -socket 50751
Design successfully loaded
Design Loading Memory Usage: 5160 KB (Peak: 5160 KB)
Design Loading CPU Usage: 62 ms
Simulation completed
Simulation Memory Usage: 6404 KB (Peak: 6404 KB)
Simulation CPU Usage: 2156 ms
