# information
project: 
  title: "ASIC watch"
  description: "a 7 segment fashion watch targeting asic and sky130 process node"
  picture: docs/layers.png
  author: "Guillem Cabo & Ledoux Louis"
  license: LICENSE

# optional interfaces you want to use: gpio, la1, la2, la3, irq, clk2, wishbone & openram
interfaces: ['la1', 'gpio', 'wishbone']

# test within caravel
caravel_test:
  recipe: "verilog"
  directory: "caravel_test"
  id: 1
  module_name: "wrapped_asic_watch"

# module test
module_test:
  recipe: "all" 
  directory: "project directory"
  makefile: "Makefile"

# run the wrapper formal proof
wrapper_proof:
  directory: "."
  sby: "properties.sby"

# openlane config, used in case I need to re-harden
openlane:
  config: "config.tcl"

# source required for various configs and module instantiation
source:
    - wrapper.v
    - asic_watch/src/asic_watch.v
    - asic_watch/src/count10m.v
    - asic_watch/src/count24h.v
    - asic_watch/src/count60m.v
    - asic_watch/src/count60s.v
    - asic_watch/src/crystal2hz.v
    - asic_watch/src/segment7.v

# gds - check nothing on metal 5, DRC & LVS
gds:
  directory: "gds"
  gds_filename: "wrapped_asic_watch.gds"
  lvs_filename: "wrapped_asic_watch.lvs.powered.v"
  lef_filename: "wrapped_asic_watch.lef"
