

================================================================
== Vitis HLS Report for 'nnlayer_Pipeline_VITIS_LOOP_10_1'
================================================================
* Date:           Tue Mar 15 15:52:59 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        Neuron_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_10_1  |        ?|        ?|         3|          2|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     28|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     82|    -|
|Register         |        -|    -|      22|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      22|    110|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |i_2_fu_82_p2        |         +|   0|  0|  15|           8|           1|
    |icmp_ln10_fu_76_p2  |      icmp|   0|  0|  11|           8|           8|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  28|          17|          11|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  14|          3|    1|          3|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1         |   9|          2|    8|         16|
    |i_fu_44                      |   9|          2|    8|         16|
    |output_r_address0            |  14|          3|    8|         24|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  82|         18|   29|         67|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  2|   0|    2|          0|
    |ap_done_reg                  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |  1|   0|    1|          0|
    |i_fu_44                      |  8|   0|    8|          0|
    |icmp_ln10_reg_113            |  1|   0|    1|          0|
    |output_r_addr_reg_117        |  8|   0|    8|          0|
    +-----------------------------+---+----+-----+-----------+
    |Total                        | 22|   0|   22|          0|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+----------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_10_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_10_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_10_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_10_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_10_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_10_1|  return value|
|numOfOutNeurons_cast  |   in|    8|     ap_none|              numOfOutNeurons_cast|        scalar|
|output_r_address0     |  out|    8|   ap_memory|                          output_r|         array|
|output_r_ce0          |  out|    1|   ap_memory|                          output_r|         array|
|output_r_we0          |  out|    1|   ap_memory|                          output_r|         array|
|output_r_d0           |  out|   16|   ap_memory|                          output_r|         array|
|output_r_q0           |   in|   16|   ap_memory|                          output_r|         array|
+----------------------+-----+-----+------------+----------------------------------+--------------+

