{
  "Top": "cl_box",
  "RtlTop": "cl_box",
  "RtlPrefix": "",
  "RtlSubPrefix": "cl_box_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu11p",
    "Package": "-flga2577",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "ctl_cmd_stream": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<unsigned int, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "ctl_cmd_stream",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "a_baseaddr": {
      "index": "1",
      "direction": "out",
      "srcType": "int&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "a_baseaddr",
          "name": "a_baseaddr",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "a_baseaddr_ap_vld",
          "name": "a_baseaddr_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "b_baseaddr": {
      "index": "2",
      "direction": "out",
      "srcType": "int&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "b_baseaddr",
          "name": "b_baseaddr",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "b_baseaddr_ap_vld",
          "name": "b_baseaddr_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "c_baseaddr": {
      "index": "3",
      "direction": "out",
      "srcType": "int&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "c_baseaddr",
          "name": "c_baseaddr",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "c_baseaddr_ap_vld",
          "name": "c_baseaddr_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "a_row": {
      "index": "4",
      "direction": "out",
      "srcType": "int&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "a_row",
          "name": "a_row",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "a_row_ap_vld",
          "name": "a_row_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "a_col": {
      "index": "5",
      "direction": "out",
      "srcType": "int&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "a_col",
          "name": "a_col",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "a_col_ap_vld",
          "name": "a_col_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "b_col": {
      "index": "6",
      "direction": "out",
      "srcType": "int&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "b_col",
          "name": "b_col",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "b_col_ap_vld",
          "name": "b_col_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "work_id": {
      "index": "7",
      "direction": "out",
      "srcType": "int&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "work_id",
          "name": "work_id",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "work_id_ap_vld",
          "name": "work_id_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top cl_box -name cl_box"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "cl_box"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "4",
    "Uncertainty": "1.08",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 4.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "cl_box",
    "Version": "1.0",
    "DisplayName": "Cl_box",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_cl_box_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/.\/cl_box.cpp",
      "..\/..\/cl_box.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/cl_box_cl_box_Pipeline_1.vhd",
      "impl\/vhdl\/cl_box_cl_box_Pipeline_VITIS_LOOP_22_1.vhd",
      "impl\/vhdl\/cl_box_cmd_array_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/cl_box_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/cl_box.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/cl_box_cl_box_Pipeline_1.v",
      "impl\/verilog\/cl_box_cl_box_Pipeline_VITIS_LOOP_22_1.v",
      "impl\/verilog\/cl_box_cmd_array_RAM_AUTO_1R1W.v",
      "impl\/verilog\/cl_box_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/cl_box.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/cl_box.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ctl_cmd_stream": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "ctl_cmd_stream_",
      "portMap": {
        "ctl_cmd_stream_dout": "RD_DATA",
        "ctl_cmd_stream_empty_n": "EMPTY_N",
        "ctl_cmd_stream_read": "RD_EN"
      },
      "ports": [
        "ctl_cmd_stream_dout",
        "ctl_cmd_stream_empty_n",
        "ctl_cmd_stream_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "ctl_cmd_stream"
        }]
    },
    "a_baseaddr": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"a_baseaddr": "DATA"},
      "ports": ["a_baseaddr"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "a_baseaddr"
        }]
    },
    "b_baseaddr": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"b_baseaddr": "DATA"},
      "ports": ["b_baseaddr"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "b_baseaddr"
        }]
    },
    "c_baseaddr": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"c_baseaddr": "DATA"},
      "ports": ["c_baseaddr"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "c_baseaddr"
        }]
    },
    "a_row": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"a_row": "DATA"},
      "ports": ["a_row"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "a_row"
        }]
    },
    "a_col": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"a_col": "DATA"},
      "ports": ["a_col"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "a_col"
        }]
    },
    "b_col": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"b_col": "DATA"},
      "ports": ["b_col"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "b_col"
        }]
    },
    "work_id": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"work_id": "DATA"},
      "ports": ["work_id"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "work_id"
        }]
    }
  },
  "RtlPorts": {
    "ap_local_block": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_local_deadlock": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ctl_cmd_stream_dout": {
      "dir": "in",
      "width": "32"
    },
    "ctl_cmd_stream_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "ctl_cmd_stream_read": {
      "dir": "out",
      "width": "1"
    },
    "a_baseaddr": {
      "dir": "out",
      "width": "32"
    },
    "a_baseaddr_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "b_baseaddr": {
      "dir": "out",
      "width": "32"
    },
    "b_baseaddr_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "c_baseaddr": {
      "dir": "out",
      "width": "32"
    },
    "c_baseaddr_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "a_row": {
      "dir": "out",
      "width": "32"
    },
    "a_row_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "a_col": {
      "dir": "out",
      "width": "32"
    },
    "a_col_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "b_col": {
      "dir": "out",
      "width": "32"
    },
    "b_col_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "work_id": {
      "dir": "out",
      "width": "32"
    },
    "work_id_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "cl_box",
      "Instances": [
        {
          "ModuleName": "cl_box_Pipeline_1",
          "InstanceName": "grp_cl_box_Pipeline_1_fu_173"
        },
        {
          "ModuleName": "cl_box_Pipeline_VITIS_LOOP_22_1",
          "InstanceName": "grp_cl_box_Pipeline_VITIS_LOOP_22_1_fu_179"
        }
      ]
    },
    "Info": {
      "cl_box_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cl_box_Pipeline_VITIS_LOOP_22_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cl_box": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "cl_box_Pipeline_1": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "7",
          "LatencyWorst": "7",
          "PipelineII": "7",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.292"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "5",
            "Latency": "5",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "5",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "45",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "cl_box_Pipeline_VITIS_LOOP_22_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.190"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_22_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "67",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "108",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "cl_box": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.404"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "FF": "210",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "360",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-10-18 05:35:00 +08",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.2"
  }
}
