==27698== Cachegrind, a cache and branch-prediction profiler
==27698== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27698== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27698== Command: ./mser .
==27698== 
--27698-- warning: L3 cache found, using its data for the LL simulation.
--27698-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27698-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LIP cache replacement will be used
==27698== brk segment overflow in thread #1: can't grow to 0x8195000
==27698== (see section Limitations in user manual)
==27698== NOTE: further instances of this message will not be shown
==27698== 
==27698== Process terminating with default action of signal 15 (SIGTERM)
==27698==    at 0x10CB1A: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27698==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27698== 
==27698== I   refs:      1,742,814,445
==27698== I1  misses:            2,677
==27698== LLi misses:            1,352
==27698== I1  miss rate:          0.00%
==27698== LLi miss rate:          0.00%
==27698== 
==27698== D   refs:        735,866,267  (498,406,378 rd   + 237,459,889 wr)
==27698== D1  misses:        4,533,243  (  2,857,742 rd   +   1,675,501 wr)
==27698== LLd misses:        1,470,202  (    318,572 rd   +   1,151,630 wr)
==27698== D1  miss rate:           0.6% (        0.6%     +         0.7%  )
==27698== LLd miss rate:           0.2% (        0.1%     +         0.5%  )
==27698== 
==27698== LL refs:           4,535,920  (  2,860,419 rd   +   1,675,501 wr)
==27698== LL misses:         1,471,554  (    319,924 rd   +   1,151,630 wr)
==27698== LL miss rate:            0.1% (        0.0%     +         0.5%  )
