<stg><name>hls_top</name>


<trans_list>

<trans id="103" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="4" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="7" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="7" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="12" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="14" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !66

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @hls_top_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %1

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %crc = phi i9 [ 0, %0 ], [ %i_1, %3 ]

]]></Node>
<StgValue><ssdm name="crc"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="9">
<![CDATA[
:1  %zext_ln58 = zext i9 %crc to i32

]]></Node>
<StgValue><ssdm name="zext_ln58"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln57 = icmp eq i9 %crc, -256

]]></Node>
<StgValue><ssdm name="icmp_ln57"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %i_1 = add i9 %crc, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln57, label %crc32_gentab.exit.preheader, label %.preheader.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.preheader:0  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
crc32_gentab.exit.preheader:0  %l_18_1 = alloca i32

]]></Node>
<StgValue><ssdm name="l_18_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
crc32_gentab.exit.preheader:1  %g_6_load = load i32* @g_6, align 4

]]></Node>
<StgValue><ssdm name="g_6_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="31" op_0_bw="32">
<![CDATA[
crc32_gentab.exit.preheader:2  %trunc_ln937 = trunc i32 %g_6_load to i31

]]></Node>
<StgValue><ssdm name="trunc_ln937"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
crc32_gentab.exit.preheader:3  %trunc_ln2 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %g_6_load, i32 5, i32 30)

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
crc32_gentab.exit.preheader:4  %add_ln49 = add i31 1, %trunc_ln937

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
crc32_gentab.exit.preheader:5  %tmp = call i30 @_ssdm_op_PartSelect.i30.i31.i32.i32(i31 %add_ln49, i32 1, i32 30)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
crc32_gentab.exit.preheader:6  %icmp_ln49 = icmp eq i30 %tmp, 0

]]></Node>
<StgValue><ssdm name="icmp_ln49"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
crc32_gentab.exit.preheader:7  store i32 642617928, i32* %l_18_1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
crc32_gentab.exit.preheader:8  br label %crc32_gentab.exit

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader.i:0  %j_0_i = phi i4 [ %j, %2 ], [ -8, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="j_0_i"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader.i:1  %crc_0_i = phi i32 [ %crc_4, %2 ], [ %zext_ln58, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="crc_0_i"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.i:2  %icmp_ln59 = icmp eq i4 %j_0_i, 0

]]></Node>
<StgValue><ssdm name="icmp_ln59"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:3  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:4  br i1 %icmp_ln59, label %3, label %2

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %crc_1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %crc_0_i, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="crc_1"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="31">
<![CDATA[
:1  %crc_2 = zext i31 %crc_1 to i32

]]></Node>
<StgValue><ssdm name="crc_2"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %crc_3 = xor i32 %crc_2, -306674912

]]></Node>
<StgValue><ssdm name="crc_3"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="32">
<![CDATA[
:3  %trunc_ln59 = trunc i32 %crc_0_i to i1

]]></Node>
<StgValue><ssdm name="trunc_ln59"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %crc_4 = select i1 %trunc_ln59, i32 %crc_3, i32 %crc_2

]]></Node>
<StgValue><ssdm name="crc_4"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %j = add i4 -1, %j_0_i

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="9">
<![CDATA[
:0  %zext_ln66 = zext i9 %crc to i64

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %crc32_tab_addr = getelementptr inbounds [256 x i32]* @crc32_tab, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="crc32_tab_addr"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:2  store i32 %crc_0_i, i32* %crc32_tab_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
crc32_gentab.exit:0  %storemerge_i = phi i2 [ %add_ln44, %5 ], [ 1, %crc32_gentab.exit.preheader ]

]]></Node>
<StgValue><ssdm name="storemerge_i"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
crc32_gentab.exit:1  %tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %storemerge_i, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
crc32_gentab.exit:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
crc32_gentab.exit:3  br i1 %tmp_1, label %func_1.exit, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32">
<![CDATA[
.critedge:0  %g_3_load_1 = load volatile i32* @g_3, align 4

]]></Node>
<StgValue><ssdm name="g_3_load_1"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge:1  store volatile i32 %g_3_load_1, i32* @g_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="26" op_0_bw="2">
<![CDATA[
.critedge:6  %zext_ln51 = zext i2 %storemerge_i to i26

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
.critedge:7  %icmp_ln51 = icmp ult i26 %trunc_ln2, %zext_ln51

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
func_1.exit:0  %l_18_1_load = load i32* %l_18_1

]]></Node>
<StgValue><ssdm name="l_18_1_load"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
func_1.exit:1  store volatile i32 %l_18_1_load, i32* @g_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
func_1.exit:2  store i32 0, i32* @g_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge:2  %g_3_load_2 = load volatile i32* @g_3, align 4

]]></Node>
<StgValue><ssdm name="g_3_load_2"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
.critedge:3  %checksum_hercules_lo = load i32* @checksum_hercules, align 4

]]></Node>
<StgValue><ssdm name="checksum_hercules_lo"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:4  %add_ln48 = add nsw i32 %checksum_hercules_lo, %g_3_load_2

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge:5  store i32 %add_ln48, i32* @checksum_hercules, align 4

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="1">
<![CDATA[
.critedge:8  %l_18 = zext i1 %icmp_ln51 to i32

]]></Node>
<StgValue><ssdm name="l_18"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
.critedge:9  br label %4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="69" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
:0  %empty_9 = load volatile i32* getelementptr inbounds ([8 x i32]* @g_5, i64 0, i64 3), align 4

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %checksum_hercules_lo_1 = load i32* @checksum_hercules, align 4

]]></Node>
<StgValue><ssdm name="checksum_hercules_lo_1"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln52 = add nsw i32 %checksum_hercules_lo_1, %l_18

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:3  store i32 %add_ln52, i32* @checksum_hercules, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:4  store i32 %l_18, i32* %l_18_1

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="74" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
:0  %empty_9 = load volatile i32* getelementptr inbounds ([8 x i32]* @g_5, i64 0, i64 3), align 4

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln49, label %4, label %5

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %add_ln44 = add i2 %storemerge_i, -1

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %crc32_gentab.exit

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
func_1.exit:3  %g_3_load = load volatile i32* @g_3, align 4

]]></Node>
<StgValue><ssdm name="g_3_load"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
func_1.exit:4  call fastcc void @transparent_crc(i32 %g_3_load)

]]></Node>
<StgValue><ssdm name="call_ln241"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="80" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
func_1.exit:4  call fastcc void @transparent_crc(i32 %g_3_load)

]]></Node>
<StgValue><ssdm name="call_ln241"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="81" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
func_1.exit:5  call fastcc void @transparent_crc(i32 -1)

]]></Node>
<StgValue><ssdm name="call_ln242"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="82" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
func_1.exit:5  call fastcc void @transparent_crc(i32 -1)

]]></Node>
<StgValue><ssdm name="call_ln242"/></StgValue>
</operation>

<operation id="83" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
func_1.exit:6  br label %6

]]></Node>
<StgValue><ssdm name="br_ln243"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="84" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i4 [ 0, %func_1.exit ], [ %i, %7 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="85" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln243 = icmp eq i4 %i_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln243"/></StgValue>
</operation>

<operation id="86" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="87" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="88" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln243, label %8, label %7

]]></Node>
<StgValue><ssdm name="br_ln243"/></StgValue>
</operation>

<operation id="89" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln245 = zext i4 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln245"/></StgValue>
</operation>

<operation id="90" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %g_5_addr = getelementptr inbounds [8 x i32]* @g_5, i64 0, i64 %zext_ln245

]]></Node>
<StgValue><ssdm name="g_5_addr"/></StgValue>
</operation>

<operation id="91" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="3">
<![CDATA[
:2  %g_5_load = load volatile i32* %g_5_addr, align 4

]]></Node>
<StgValue><ssdm name="g_5_load"/></StgValue>
</operation>

<operation id="92" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:0  call fastcc void @transparent_crc(i32 0)

]]></Node>
<StgValue><ssdm name="call_ln249"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="93" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="3">
<![CDATA[
:2  %g_5_load = load volatile i32* %g_5_addr, align 4

]]></Node>
<StgValue><ssdm name="g_5_load"/></StgValue>
</operation>

<operation id="94" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:3  call fastcc void @transparent_crc(i32 %g_5_load)

]]></Node>
<StgValue><ssdm name="call_ln245"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="95" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:3  call fastcc void @transparent_crc(i32 %g_5_load)

]]></Node>
<StgValue><ssdm name="call_ln245"/></StgValue>
</operation>

<operation id="96" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %6

]]></Node>
<StgValue><ssdm name="br_ln243"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="97" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:0  call fastcc void @transparent_crc(i32 0)

]]></Node>
<StgValue><ssdm name="call_ln249"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="98" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
:1  %crc32_context_load = load i32* @crc32_context, align 4

]]></Node>
<StgValue><ssdm name="crc32_context_load"/></StgValue>
</operation>

<operation id="99" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %xor_ln250 = xor i32 %crc32_context_load, -1

]]></Node>
<StgValue><ssdm name="xor_ln250"/></StgValue>
</operation>

<operation id="100" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32">
<![CDATA[
:3  %checksum_hercules_lo_2 = load i32* @checksum_hercules, align 4

]]></Node>
<StgValue><ssdm name="checksum_hercules_lo_2"/></StgValue>
</operation>

<operation id="101" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln250 = add i32 %checksum_hercules_lo_2, %xor_ln250

]]></Node>
<StgValue><ssdm name="add_ln250"/></StgValue>
</operation>

<operation id="102" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32">
<![CDATA[
:5  ret i32 %add_ln250

]]></Node>
<StgValue><ssdm name="ret_ln250"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
