
STM32_LAB_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001990  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08001a9c  08001a9c  00011a9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001ac0  08001ac0  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001ac0  08001ac0  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001ac0  08001ac0  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001ac0  08001ac0  00011ac0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001ac4  08001ac4  00011ac4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001ac8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000024  2000000c  08001ad4  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000030  08001ad4  00020030  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00003094  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000eb0  00000000  00000000  000230c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000003e0  00000000  00000000  00023f80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000358  00000000  00000000  00024360  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001562c  00000000  00000000  000246b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000046e6  00000000  00000000  00039ce4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00079b7c  00000000  00000000  0003e3ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000b7f46  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000d80  00000000  00000000  000b7f9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08001a84 	.word	0x08001a84

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08001a84 	.word	0x08001a84

0800014c <display7SEG.5430>:
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
  /* USER CODE BEGIN 2 */
  void display7SEG (int num){
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
 8000154:	f8c7 c000 	str.w	ip, [r7]
 8000158:	687b      	ldr	r3, [r7, #4]
 800015a:	2b09      	cmp	r3, #9
 800015c:	f200 81b8 	bhi.w	80004d0 <display7SEG.5430+0x384>
 8000160:	a201      	add	r2, pc, #4	; (adr r2, 8000168 <display7SEG.5430+0x1c>)
 8000162:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000166:	bf00      	nop
 8000168:	08000191 	.word	0x08000191
 800016c:	080001e5 	.word	0x080001e5
 8000170:	08000239 	.word	0x08000239
 8000174:	0800028d 	.word	0x0800028d
 8000178:	080002e1 	.word	0x080002e1
 800017c:	08000335 	.word	0x08000335
 8000180:	08000389 	.word	0x08000389
 8000184:	080003dd 	.word	0x080003dd
 8000188:	08000431 	.word	0x08000431
 800018c:	08000481 	.word	0x08000481
       	 switch (num){
       	 case 0:
       		 HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, GPIO_PIN_SET);
 8000190:	2201      	movs	r2, #1
 8000192:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000196:	48d4      	ldr	r0, [pc, #848]	; (80004e8 <display7SEG.5430+0x39c>)
 8000198:	f001 f854 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, GPIO_PIN_RESET);
 800019c:	2200      	movs	r2, #0
 800019e:	2180      	movs	r1, #128	; 0x80
 80001a0:	48d1      	ldr	r0, [pc, #836]	; (80004e8 <display7SEG.5430+0x39c>)
 80001a2:	f001 f84f 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, GPIO_PIN_RESET);
 80001a6:	2200      	movs	r2, #0
 80001a8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80001ac:	48ce      	ldr	r0, [pc, #824]	; (80004e8 <display7SEG.5430+0x39c>)
 80001ae:	f001 f849 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, GPIO_PIN_RESET);
 80001b2:	2200      	movs	r2, #0
 80001b4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80001b8:	48cb      	ldr	r0, [pc, #812]	; (80004e8 <display7SEG.5430+0x39c>)
 80001ba:	f001 f843 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, GPIO_PIN_RESET);
 80001be:	2200      	movs	r2, #0
 80001c0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80001c4:	48c8      	ldr	r0, [pc, #800]	; (80004e8 <display7SEG.5430+0x39c>)
 80001c6:	f001 f83d 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, GPIO_PIN_RESET);
 80001ca:	2200      	movs	r2, #0
 80001cc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80001d0:	48c5      	ldr	r0, [pc, #788]	; (80004e8 <display7SEG.5430+0x39c>)
 80001d2:	f001 f837 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, GPIO_PIN_RESET);
 80001d6:	2200      	movs	r2, #0
 80001d8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80001dc:	48c2      	ldr	r0, [pc, #776]	; (80004e8 <display7SEG.5430+0x39c>)
 80001de:	f001 f831 	bl	8001244 <HAL_GPIO_WritePin>
       		 break;
 80001e2:	e17c      	b.n	80004de <display7SEG.5430+0x392>
       	 case 1:
       		 HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, GPIO_PIN_SET);
 80001e4:	2201      	movs	r2, #1
 80001e6:	2180      	movs	r1, #128	; 0x80
 80001e8:	48bf      	ldr	r0, [pc, #764]	; (80004e8 <display7SEG.5430+0x39c>)
 80001ea:	f001 f82b 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, GPIO_PIN_SET);
 80001ee:	2201      	movs	r2, #1
 80001f0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80001f4:	48bc      	ldr	r0, [pc, #752]	; (80004e8 <display7SEG.5430+0x39c>)
 80001f6:	f001 f825 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, GPIO_PIN_SET);
 80001fa:	2201      	movs	r2, #1
 80001fc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000200:	48b9      	ldr	r0, [pc, #740]	; (80004e8 <display7SEG.5430+0x39c>)
 8000202:	f001 f81f 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, GPIO_PIN_SET);
 8000206:	2201      	movs	r2, #1
 8000208:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800020c:	48b6      	ldr	r0, [pc, #728]	; (80004e8 <display7SEG.5430+0x39c>)
 800020e:	f001 f819 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, GPIO_PIN_SET);
 8000212:	2201      	movs	r2, #1
 8000214:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000218:	48b3      	ldr	r0, [pc, #716]	; (80004e8 <display7SEG.5430+0x39c>)
 800021a:	f001 f813 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, GPIO_PIN_RESET);
 800021e:	2200      	movs	r2, #0
 8000220:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000224:	48b0      	ldr	r0, [pc, #704]	; (80004e8 <display7SEG.5430+0x39c>)
 8000226:	f001 f80d 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, GPIO_PIN_RESET);
 800022a:	2200      	movs	r2, #0
 800022c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000230:	48ad      	ldr	r0, [pc, #692]	; (80004e8 <display7SEG.5430+0x39c>)
 8000232:	f001 f807 	bl	8001244 <HAL_GPIO_WritePin>
       		 break;
 8000236:	e152      	b.n	80004de <display7SEG.5430+0x392>
       	 case 2:
       		 HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, GPIO_PIN_SET);
 8000238:	2201      	movs	r2, #1
 800023a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800023e:	48aa      	ldr	r0, [pc, #680]	; (80004e8 <display7SEG.5430+0x39c>)
 8000240:	f001 f800 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, GPIO_PIN_SET);
 8000244:	2201      	movs	r2, #1
 8000246:	f44f 7100 	mov.w	r1, #512	; 0x200
 800024a:	48a7      	ldr	r0, [pc, #668]	; (80004e8 <display7SEG.5430+0x39c>)
 800024c:	f000 fffa 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, GPIO_PIN_RESET);
 8000250:	2200      	movs	r2, #0
 8000252:	2180      	movs	r1, #128	; 0x80
 8000254:	48a4      	ldr	r0, [pc, #656]	; (80004e8 <display7SEG.5430+0x39c>)
 8000256:	f000 fff5 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, GPIO_PIN_RESET);
 800025a:	2200      	movs	r2, #0
 800025c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000260:	48a1      	ldr	r0, [pc, #644]	; (80004e8 <display7SEG.5430+0x39c>)
 8000262:	f000 ffef 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, GPIO_PIN_RESET);
 8000266:	2200      	movs	r2, #0
 8000268:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800026c:	489e      	ldr	r0, [pc, #632]	; (80004e8 <display7SEG.5430+0x39c>)
 800026e:	f000 ffe9 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, GPIO_PIN_RESET);
 8000272:	2200      	movs	r2, #0
 8000274:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000278:	489b      	ldr	r0, [pc, #620]	; (80004e8 <display7SEG.5430+0x39c>)
 800027a:	f000 ffe3 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, GPIO_PIN_RESET);
 800027e:	2200      	movs	r2, #0
 8000280:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000284:	4898      	ldr	r0, [pc, #608]	; (80004e8 <display7SEG.5430+0x39c>)
 8000286:	f000 ffdd 	bl	8001244 <HAL_GPIO_WritePin>
       		 break;
 800028a:	e128      	b.n	80004de <display7SEG.5430+0x392>
       	 case 3:
       		 HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, GPIO_PIN_SET);
 800028c:	2201      	movs	r2, #1
 800028e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000292:	4895      	ldr	r0, [pc, #596]	; (80004e8 <display7SEG.5430+0x39c>)
 8000294:	f000 ffd6 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, GPIO_PIN_SET);
 8000298:	2201      	movs	r2, #1
 800029a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800029e:	4892      	ldr	r0, [pc, #584]	; (80004e8 <display7SEG.5430+0x39c>)
 80002a0:	f000 ffd0 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, GPIO_PIN_RESET);
 80002a4:	2200      	movs	r2, #0
 80002a6:	2180      	movs	r1, #128	; 0x80
 80002a8:	488f      	ldr	r0, [pc, #572]	; (80004e8 <display7SEG.5430+0x39c>)
 80002aa:	f000 ffcb 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, GPIO_PIN_RESET);
 80002ae:	2200      	movs	r2, #0
 80002b0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80002b4:	488c      	ldr	r0, [pc, #560]	; (80004e8 <display7SEG.5430+0x39c>)
 80002b6:	f000 ffc5 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, GPIO_PIN_RESET);
 80002ba:	2200      	movs	r2, #0
 80002bc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80002c0:	4889      	ldr	r0, [pc, #548]	; (80004e8 <display7SEG.5430+0x39c>)
 80002c2:	f000 ffbf 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, GPIO_PIN_RESET);
 80002c6:	2200      	movs	r2, #0
 80002c8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80002cc:	4886      	ldr	r0, [pc, #536]	; (80004e8 <display7SEG.5430+0x39c>)
 80002ce:	f000 ffb9 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, GPIO_PIN_RESET);
 80002d2:	2200      	movs	r2, #0
 80002d4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80002d8:	4883      	ldr	r0, [pc, #524]	; (80004e8 <display7SEG.5430+0x39c>)
 80002da:	f000 ffb3 	bl	8001244 <HAL_GPIO_WritePin>
       		 break;
 80002de:	e0fe      	b.n	80004de <display7SEG.5430+0x392>
       	 case 4:
       		 HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, GPIO_PIN_SET);
 80002e0:	2201      	movs	r2, #1
 80002e2:	2180      	movs	r1, #128	; 0x80
 80002e4:	4880      	ldr	r0, [pc, #512]	; (80004e8 <display7SEG.5430+0x39c>)
 80002e6:	f000 ffad 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, GPIO_PIN_SET);
 80002ea:	2201      	movs	r2, #1
 80002ec:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80002f0:	487d      	ldr	r0, [pc, #500]	; (80004e8 <display7SEG.5430+0x39c>)
 80002f2:	f000 ffa7 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, GPIO_PIN_SET);
 80002f6:	2201      	movs	r2, #1
 80002f8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80002fc:	487a      	ldr	r0, [pc, #488]	; (80004e8 <display7SEG.5430+0x39c>)
 80002fe:	f000 ffa1 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, GPIO_PIN_RESET);
 8000302:	2200      	movs	r2, #0
 8000304:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000308:	4877      	ldr	r0, [pc, #476]	; (80004e8 <display7SEG.5430+0x39c>)
 800030a:	f000 ff9b 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, GPIO_PIN_RESET);
 800030e:	2200      	movs	r2, #0
 8000310:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000314:	4874      	ldr	r0, [pc, #464]	; (80004e8 <display7SEG.5430+0x39c>)
 8000316:	f000 ff95 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, GPIO_PIN_RESET);
 800031a:	2200      	movs	r2, #0
 800031c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000320:	4871      	ldr	r0, [pc, #452]	; (80004e8 <display7SEG.5430+0x39c>)
 8000322:	f000 ff8f 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, GPIO_PIN_RESET);
 8000326:	2200      	movs	r2, #0
 8000328:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800032c:	486e      	ldr	r0, [pc, #440]	; (80004e8 <display7SEG.5430+0x39c>)
 800032e:	f000 ff89 	bl	8001244 <HAL_GPIO_WritePin>

       		 break;
 8000332:	e0d4      	b.n	80004de <display7SEG.5430+0x392>
       	 case 5:
       		 HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, GPIO_PIN_SET);
 8000334:	2201      	movs	r2, #1
 8000336:	f44f 7180 	mov.w	r1, #256	; 0x100
 800033a:	486b      	ldr	r0, [pc, #428]	; (80004e8 <display7SEG.5430+0x39c>)
 800033c:	f000 ff82 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, GPIO_PIN_SET);
 8000340:	2201      	movs	r2, #1
 8000342:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000346:	4868      	ldr	r0, [pc, #416]	; (80004e8 <display7SEG.5430+0x39c>)
 8000348:	f000 ff7c 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, GPIO_PIN_RESET);
 800034c:	2200      	movs	r2, #0
 800034e:	2180      	movs	r1, #128	; 0x80
 8000350:	4865      	ldr	r0, [pc, #404]	; (80004e8 <display7SEG.5430+0x39c>)
 8000352:	f000 ff77 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, GPIO_PIN_RESET);
 8000356:	2200      	movs	r2, #0
 8000358:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800035c:	4862      	ldr	r0, [pc, #392]	; (80004e8 <display7SEG.5430+0x39c>)
 800035e:	f000 ff71 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, GPIO_PIN_RESET);
 8000362:	2200      	movs	r2, #0
 8000364:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000368:	485f      	ldr	r0, [pc, #380]	; (80004e8 <display7SEG.5430+0x39c>)
 800036a:	f000 ff6b 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, GPIO_PIN_RESET);
 800036e:	2200      	movs	r2, #0
 8000370:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000374:	485c      	ldr	r0, [pc, #368]	; (80004e8 <display7SEG.5430+0x39c>)
 8000376:	f000 ff65 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, GPIO_PIN_RESET);
 800037a:	2200      	movs	r2, #0
 800037c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000380:	4859      	ldr	r0, [pc, #356]	; (80004e8 <display7SEG.5430+0x39c>)
 8000382:	f000 ff5f 	bl	8001244 <HAL_GPIO_WritePin>
       		 break;
 8000386:	e0aa      	b.n	80004de <display7SEG.5430+0x392>
       	 case 6:
       		 HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, GPIO_PIN_SET);
 8000388:	2201      	movs	r2, #1
 800038a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800038e:	4856      	ldr	r0, [pc, #344]	; (80004e8 <display7SEG.5430+0x39c>)
 8000390:	f000 ff58 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, GPIO_PIN_RESET);
 8000394:	2200      	movs	r2, #0
 8000396:	2180      	movs	r1, #128	; 0x80
 8000398:	4853      	ldr	r0, [pc, #332]	; (80004e8 <display7SEG.5430+0x39c>)
 800039a:	f000 ff53 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, GPIO_PIN_RESET);
 800039e:	2200      	movs	r2, #0
 80003a0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80003a4:	4850      	ldr	r0, [pc, #320]	; (80004e8 <display7SEG.5430+0x39c>)
 80003a6:	f000 ff4d 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, GPIO_PIN_RESET);
 80003aa:	2200      	movs	r2, #0
 80003ac:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80003b0:	484d      	ldr	r0, [pc, #308]	; (80004e8 <display7SEG.5430+0x39c>)
 80003b2:	f000 ff47 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, GPIO_PIN_RESET);
 80003b6:	2200      	movs	r2, #0
 80003b8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80003bc:	484a      	ldr	r0, [pc, #296]	; (80004e8 <display7SEG.5430+0x39c>)
 80003be:	f000 ff41 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, GPIO_PIN_RESET);
 80003c2:	2200      	movs	r2, #0
 80003c4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80003c8:	4847      	ldr	r0, [pc, #284]	; (80004e8 <display7SEG.5430+0x39c>)
 80003ca:	f000 ff3b 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, GPIO_PIN_RESET);
 80003ce:	2200      	movs	r2, #0
 80003d0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80003d4:	4844      	ldr	r0, [pc, #272]	; (80004e8 <display7SEG.5430+0x39c>)
 80003d6:	f000 ff35 	bl	8001244 <HAL_GPIO_WritePin>
       		 break;
 80003da:	e080      	b.n	80004de <display7SEG.5430+0x392>
       	 case 7:
       		 HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, GPIO_PIN_SET);
 80003dc:	2201      	movs	r2, #1
 80003de:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80003e2:	4841      	ldr	r0, [pc, #260]	; (80004e8 <display7SEG.5430+0x39c>)
 80003e4:	f000 ff2e 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, GPIO_PIN_SET);
 80003e8:	2201      	movs	r2, #1
 80003ea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80003ee:	483e      	ldr	r0, [pc, #248]	; (80004e8 <display7SEG.5430+0x39c>)
 80003f0:	f000 ff28 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, GPIO_PIN_SET);
 80003f4:	2201      	movs	r2, #1
 80003f6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80003fa:	483b      	ldr	r0, [pc, #236]	; (80004e8 <display7SEG.5430+0x39c>)
 80003fc:	f000 ff22 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, GPIO_PIN_SET);
 8000400:	2201      	movs	r2, #1
 8000402:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000406:	4838      	ldr	r0, [pc, #224]	; (80004e8 <display7SEG.5430+0x39c>)
 8000408:	f000 ff1c 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, GPIO_PIN_RESET);
 800040c:	2200      	movs	r2, #0
 800040e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000412:	4835      	ldr	r0, [pc, #212]	; (80004e8 <display7SEG.5430+0x39c>)
 8000414:	f000 ff16 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, GPIO_PIN_RESET);
 8000418:	2200      	movs	r2, #0
 800041a:	2180      	movs	r1, #128	; 0x80
 800041c:	4832      	ldr	r0, [pc, #200]	; (80004e8 <display7SEG.5430+0x39c>)
 800041e:	f000 ff11 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, GPIO_PIN_RESET);
 8000422:	2200      	movs	r2, #0
 8000424:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000428:	482f      	ldr	r0, [pc, #188]	; (80004e8 <display7SEG.5430+0x39c>)
 800042a:	f000 ff0b 	bl	8001244 <HAL_GPIO_WritePin>
       	     break;
 800042e:	e056      	b.n	80004de <display7SEG.5430+0x392>
       	 case 8:
       		 HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, GPIO_PIN_RESET);
 8000430:	2200      	movs	r2, #0
 8000432:	2180      	movs	r1, #128	; 0x80
 8000434:	482c      	ldr	r0, [pc, #176]	; (80004e8 <display7SEG.5430+0x39c>)
 8000436:	f000 ff05 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_0_Pin, GPIO_PIN_RESET);
 800043a:	2200      	movs	r2, #0
 800043c:	2180      	movs	r1, #128	; 0x80
 800043e:	482a      	ldr	r0, [pc, #168]	; (80004e8 <display7SEG.5430+0x39c>)
 8000440:	f000 ff00 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_0_Pin, GPIO_PIN_RESET);
 8000444:	2200      	movs	r2, #0
 8000446:	2180      	movs	r1, #128	; 0x80
 8000448:	4827      	ldr	r0, [pc, #156]	; (80004e8 <display7SEG.5430+0x39c>)
 800044a:	f000 fefb 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, GPIO_PIN_RESET);
 800044e:	2200      	movs	r2, #0
 8000450:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000454:	4824      	ldr	r0, [pc, #144]	; (80004e8 <display7SEG.5430+0x39c>)
 8000456:	f000 fef5 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, GPIO_PIN_RESET);
 800045a:	2200      	movs	r2, #0
 800045c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000460:	4821      	ldr	r0, [pc, #132]	; (80004e8 <display7SEG.5430+0x39c>)
 8000462:	f000 feef 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, GPIO_PIN_RESET);
 8000466:	2200      	movs	r2, #0
 8000468:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800046c:	481e      	ldr	r0, [pc, #120]	; (80004e8 <display7SEG.5430+0x39c>)
 800046e:	f000 fee9 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, GPIO_PIN_RESET);
 8000472:	2200      	movs	r2, #0
 8000474:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000478:	481b      	ldr	r0, [pc, #108]	; (80004e8 <display7SEG.5430+0x39c>)
 800047a:	f000 fee3 	bl	8001244 <HAL_GPIO_WritePin>
       		 break;
 800047e:	e02e      	b.n	80004de <display7SEG.5430+0x392>
       	 case 9:
       		 HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, GPIO_PIN_RESET);
 8000480:	2200      	movs	r2, #0
 8000482:	2180      	movs	r1, #128	; 0x80
 8000484:	4818      	ldr	r0, [pc, #96]	; (80004e8 <display7SEG.5430+0x39c>)
 8000486:	f000 fedd 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_0_Pin, GPIO_PIN_RESET);
 800048a:	2200      	movs	r2, #0
 800048c:	2180      	movs	r1, #128	; 0x80
 800048e:	4816      	ldr	r0, [pc, #88]	; (80004e8 <display7SEG.5430+0x39c>)
 8000490:	f000 fed8 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_0_Pin, GPIO_PIN_RESET);
 8000494:	2200      	movs	r2, #0
 8000496:	2180      	movs	r1, #128	; 0x80
 8000498:	4813      	ldr	r0, [pc, #76]	; (80004e8 <display7SEG.5430+0x39c>)
 800049a:	f000 fed3 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, GPIO_PIN_RESET);
 800049e:	2200      	movs	r2, #0
 80004a0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80004a4:	4810      	ldr	r0, [pc, #64]	; (80004e8 <display7SEG.5430+0x39c>)
 80004a6:	f000 fecd 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, GPIO_PIN_RESET);
 80004aa:	2200      	movs	r2, #0
 80004ac:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004b0:	480d      	ldr	r0, [pc, #52]	; (80004e8 <display7SEG.5430+0x39c>)
 80004b2:	f000 fec7 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, GPIO_PIN_SET);
 80004b6:	2201      	movs	r2, #1
 80004b8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80004bc:	480a      	ldr	r0, [pc, #40]	; (80004e8 <display7SEG.5430+0x39c>)
 80004be:	f000 fec1 	bl	8001244 <HAL_GPIO_WritePin>
       		 HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, GPIO_PIN_RESET);
 80004c2:	2200      	movs	r2, #0
 80004c4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80004c8:	4807      	ldr	r0, [pc, #28]	; (80004e8 <display7SEG.5430+0x39c>)
 80004ca:	f000 febb 	bl	8001244 <HAL_GPIO_WritePin>
       		 break;
 80004ce:	e006      	b.n	80004de <display7SEG.5430+0x392>

       	 default:
       		 HAL_GPIO_WritePin(GPIOA, GPIO_PIN_All, GPIO_PIN_SET);
 80004d0:	2201      	movs	r2, #1
 80004d2:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80004d6:	4804      	ldr	r0, [pc, #16]	; (80004e8 <display7SEG.5430+0x39c>)
 80004d8:	f000 feb4 	bl	8001244 <HAL_GPIO_WritePin>
       		 break;
 80004dc:	bf00      	nop

       	 }
        }
 80004de:	bf00      	nop
 80004e0:	3708      	adds	r7, #8
 80004e2:	46bd      	mov	sp, r7
 80004e4:	bd80      	pop	{r7, pc}
 80004e6:	bf00      	nop
 80004e8:	40010800 	.word	0x40010800

080004ec <main>:
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b086      	sub	sp, #24
 80004f0:	af00      	add	r7, sp, #0
int main(void)
 80004f2:	f107 0320 	add.w	r3, r7, #32
 80004f6:	607b      	str	r3, [r7, #4]
  HAL_Init();
 80004f8:	f000 fbc0 	bl	8000c7c <HAL_Init>
  SystemClock_Config();
 80004fc:	f000 faa2 	bl	8000a44 <SystemClock_Config>
  MX_GPIO_Init();
 8000500:	f000 fadc 	bl	8000abc <MX_GPIO_Init>
           default:
               HAL_GPIO_WritePin(GPIOA, GPIO_PIN_All, GPIO_PIN_SET);
               break;
       }
   }
   int stage1 = 0, stage2 = 0; // Biến để theo dõi giai đoạn của cả hai LED
 8000504:	2300      	movs	r3, #0
 8000506:	617b      	str	r3, [r7, #20]
 8000508:	2300      	movs	r3, #0
 800050a:	613b      	str	r3, [r7, #16]
     unsigned int counter1 = 9, counter2 = 7; // Biến đếm cho từng LED
 800050c:	2309      	movs	r3, #9
 800050e:	60fb      	str	r3, [r7, #12]
 8000510:	2307      	movs	r3, #7
 8000512:	60bb      	str	r3, [r7, #8]
  while (1)
  {
    /* USER CODE END WHILE */

	  // Đếm cho LED 7 đoạn đầu tiên (counter1)
	  	      if (counter1 == 0) {
 8000514:	68fb      	ldr	r3, [r7, #12]
 8000516:	2b00      	cmp	r3, #0
 8000518:	d115      	bne.n	8000546 <main+0x5a>
	  	          if (stage1 == 0) {
 800051a:	697b      	ldr	r3, [r7, #20]
 800051c:	2b00      	cmp	r3, #0
 800051e:	d103      	bne.n	8000528 <main+0x3c>
	  	              stage1 = 1;
 8000520:	2301      	movs	r3, #1
 8000522:	617b      	str	r3, [r7, #20]
	  	              counter1 = 7;
 8000524:	2307      	movs	r3, #7
 8000526:	60fb      	str	r3, [r7, #12]
	  	          }
	  	          if (stage1 == 1) {
 8000528:	697b      	ldr	r3, [r7, #20]
 800052a:	2b01      	cmp	r3, #1
 800052c:	d104      	bne.n	8000538 <main+0x4c>
	  	              stage1 = 2;
 800052e:	2302      	movs	r3, #2
 8000530:	617b      	str	r3, [r7, #20]
	  	              counter1 = 2;
 8000532:	2302      	movs	r3, #2
 8000534:	60fb      	str	r3, [r7, #12]
 8000536:	e006      	b.n	8000546 <main+0x5a>
	  	          }
	  	          else if (stage1 == 2) {
 8000538:	697b      	ldr	r3, [r7, #20]
 800053a:	2b02      	cmp	r3, #2
 800053c:	d103      	bne.n	8000546 <main+0x5a>
	  	              stage1 = 0;
 800053e:	2300      	movs	r3, #0
 8000540:	617b      	str	r3, [r7, #20]
	  	              counter1 = 9;
 8000542:	2309      	movs	r3, #9
 8000544:	60fb      	str	r3, [r7, #12]
	  	          }
	  	      }
	  	      display7SEG(counter1--); // Hiển thị số cho LED 7 đoạn đầu tiên
 8000546:	68fb      	ldr	r3, [r7, #12]
 8000548:	1e5a      	subs	r2, r3, #1
 800054a:	60fa      	str	r2, [r7, #12]
 800054c:	461a      	mov	r2, r3
 800054e:	1d3b      	adds	r3, r7, #4
 8000550:	469c      	mov	ip, r3
 8000552:	4610      	mov	r0, r2
 8000554:	f7ff fdfa 	bl	800014c <display7SEG.5430>

	  	      // Đếm cho LED 7 đoạn thứ hai (counter2)
	  	      if (counter2 == 0) {
 8000558:	68bb      	ldr	r3, [r7, #8]
 800055a:	2b00      	cmp	r3, #0
 800055c:	d116      	bne.n	800058c <main+0xa0>
	  	          if (stage2 == 0) {
 800055e:	693b      	ldr	r3, [r7, #16]
 8000560:	2b00      	cmp	r3, #0
 8000562:	d104      	bne.n	800056e <main+0x82>
	  	              stage2 = 1;
 8000564:	2301      	movs	r3, #1
 8000566:	613b      	str	r3, [r7, #16]
	  	              counter2 = 2;
 8000568:	2302      	movs	r3, #2
 800056a:	60bb      	str	r3, [r7, #8]
 800056c:	e00e      	b.n	800058c <main+0xa0>
	  	          }
	  	          else if (stage2 == 1) {
 800056e:	693b      	ldr	r3, [r7, #16]
 8000570:	2b01      	cmp	r3, #1
 8000572:	d104      	bne.n	800057e <main+0x92>
	  	              stage2 = 2;
 8000574:	2302      	movs	r3, #2
 8000576:	613b      	str	r3, [r7, #16]
	  	              counter2 = 9;
 8000578:	2309      	movs	r3, #9
 800057a:	60bb      	str	r3, [r7, #8]
 800057c:	e006      	b.n	800058c <main+0xa0>
	  	          }
	  	          else if (stage2 == 2) {
 800057e:	693b      	ldr	r3, [r7, #16]
 8000580:	2b02      	cmp	r3, #2
 8000582:	d103      	bne.n	800058c <main+0xa0>
	  	              stage2 = 0;
 8000584:	2300      	movs	r3, #0
 8000586:	613b      	str	r3, [r7, #16]
	  	              counter2 = 7;
 8000588:	2307      	movs	r3, #7
 800058a:	60bb      	str	r3, [r7, #8]
	  	          }
	  	      }
	  	      display7SEG_2(counter2--);
 800058c:	68bb      	ldr	r3, [r7, #8]
 800058e:	1e5a      	subs	r2, r3, #1
 8000590:	60ba      	str	r2, [r7, #8]
 8000592:	461a      	mov	r2, r3
 8000594:	1d3b      	adds	r3, r7, #4
 8000596:	469c      	mov	ip, r3
 8000598:	4610      	mov	r0, r2
 800059a:	f000 f8bb 	bl	8000714 <display7SEG_2.5445>

	  	      if(t>=0 && t<7){
 800059e:	4b5b      	ldr	r3, [pc, #364]	; (800070c <main+0x220>)
 80005a0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	db22      	blt.n	80005ee <main+0x102>
 80005a8:	4b58      	ldr	r3, [pc, #352]	; (800070c <main+0x220>)
 80005aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80005ae:	2b06      	cmp	r3, #6
 80005b0:	dc1d      	bgt.n	80005ee <main+0x102>
	  	      	HAL_GPIO_WritePin(Gre_1_GPIO_Port, Gre_1_Pin, GPIO_PIN_SET);
 80005b2:	2201      	movs	r2, #1
 80005b4:	2101      	movs	r1, #1
 80005b6:	4856      	ldr	r0, [pc, #344]	; (8000710 <main+0x224>)
 80005b8:	f000 fe44 	bl	8001244 <HAL_GPIO_WritePin>
	  	      	HAL_GPIO_WritePin(Yel_1_GPIO_Port, Yel_1_Pin, GPIO_PIN_RESET);
 80005bc:	2200      	movs	r2, #0
 80005be:	2102      	movs	r1, #2
 80005c0:	4853      	ldr	r0, [pc, #332]	; (8000710 <main+0x224>)
 80005c2:	f000 fe3f 	bl	8001244 <HAL_GPIO_WritePin>
	  	      	HAL_GPIO_WritePin(Red_1_GPIO_Port, Red_1_Pin, GPIO_PIN_RESET);
 80005c6:	2200      	movs	r2, #0
 80005c8:	2104      	movs	r1, #4
 80005ca:	4851      	ldr	r0, [pc, #324]	; (8000710 <main+0x224>)
 80005cc:	f000 fe3a 	bl	8001244 <HAL_GPIO_WritePin>
	  	      	HAL_GPIO_WritePin(Gre_2_GPIO_Port, Gre_2_Pin, GPIO_PIN_RESET);
 80005d0:	2200      	movs	r2, #0
 80005d2:	2108      	movs	r1, #8
 80005d4:	484e      	ldr	r0, [pc, #312]	; (8000710 <main+0x224>)
 80005d6:	f000 fe35 	bl	8001244 <HAL_GPIO_WritePin>
	  	      	HAL_GPIO_WritePin(Yel_2_GPIO_Port, Yel_2_Pin, GPIO_PIN_RESET);
 80005da:	2200      	movs	r2, #0
 80005dc:	2110      	movs	r1, #16
 80005de:	484c      	ldr	r0, [pc, #304]	; (8000710 <main+0x224>)
 80005e0:	f000 fe30 	bl	8001244 <HAL_GPIO_WritePin>
	  	      	HAL_GPIO_WritePin(Red_2_GPIO_Port, Red_2_Pin, GPIO_PIN_SET);
 80005e4:	2201      	movs	r2, #1
 80005e6:	2120      	movs	r1, #32
 80005e8:	4849      	ldr	r0, [pc, #292]	; (8000710 <main+0x224>)
 80005ea:	f000 fe2b 	bl	8001244 <HAL_GPIO_WritePin>
	  	      }

	  	      if(t>=7 && t<9){
 80005ee:	4b47      	ldr	r3, [pc, #284]	; (800070c <main+0x220>)
 80005f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80005f4:	2b06      	cmp	r3, #6
 80005f6:	dd22      	ble.n	800063e <main+0x152>
 80005f8:	4b44      	ldr	r3, [pc, #272]	; (800070c <main+0x220>)
 80005fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80005fe:	2b08      	cmp	r3, #8
 8000600:	dc1d      	bgt.n	800063e <main+0x152>
	  	          	HAL_GPIO_WritePin(Gre_1_GPIO_Port, Gre_1_Pin, GPIO_PIN_RESET);
 8000602:	2200      	movs	r2, #0
 8000604:	2101      	movs	r1, #1
 8000606:	4842      	ldr	r0, [pc, #264]	; (8000710 <main+0x224>)
 8000608:	f000 fe1c 	bl	8001244 <HAL_GPIO_WritePin>
	  	          	HAL_GPIO_WritePin(Yel_1_GPIO_Port, Yel_1_Pin, GPIO_PIN_SET);
 800060c:	2201      	movs	r2, #1
 800060e:	2102      	movs	r1, #2
 8000610:	483f      	ldr	r0, [pc, #252]	; (8000710 <main+0x224>)
 8000612:	f000 fe17 	bl	8001244 <HAL_GPIO_WritePin>
	  	          	HAL_GPIO_WritePin(Red_1_GPIO_Port, Red_1_Pin, GPIO_PIN_RESET);
 8000616:	2200      	movs	r2, #0
 8000618:	2104      	movs	r1, #4
 800061a:	483d      	ldr	r0, [pc, #244]	; (8000710 <main+0x224>)
 800061c:	f000 fe12 	bl	8001244 <HAL_GPIO_WritePin>
	  	          	HAL_GPIO_WritePin(Gre_2_GPIO_Port, Gre_2_Pin, GPIO_PIN_RESET);
 8000620:	2200      	movs	r2, #0
 8000622:	2108      	movs	r1, #8
 8000624:	483a      	ldr	r0, [pc, #232]	; (8000710 <main+0x224>)
 8000626:	f000 fe0d 	bl	8001244 <HAL_GPIO_WritePin>
	  	          	HAL_GPIO_WritePin(Yel_2_GPIO_Port, Yel_2_Pin, GPIO_PIN_RESET);
 800062a:	2200      	movs	r2, #0
 800062c:	2110      	movs	r1, #16
 800062e:	4838      	ldr	r0, [pc, #224]	; (8000710 <main+0x224>)
 8000630:	f000 fe08 	bl	8001244 <HAL_GPIO_WritePin>
	  	          	HAL_GPIO_WritePin(Red_2_GPIO_Port, Red_2_Pin, GPIO_PIN_SET);
 8000634:	2201      	movs	r2, #1
 8000636:	2120      	movs	r1, #32
 8000638:	4835      	ldr	r0, [pc, #212]	; (8000710 <main+0x224>)
 800063a:	f000 fe03 	bl	8001244 <HAL_GPIO_WritePin>
	  	      }
	  	      if(t>=9 && t<16){
 800063e:	4b33      	ldr	r3, [pc, #204]	; (800070c <main+0x220>)
 8000640:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000644:	2b08      	cmp	r3, #8
 8000646:	dd22      	ble.n	800068e <main+0x1a2>
 8000648:	4b30      	ldr	r3, [pc, #192]	; (800070c <main+0x220>)
 800064a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800064e:	2b0f      	cmp	r3, #15
 8000650:	dc1d      	bgt.n	800068e <main+0x1a2>
	  	              	HAL_GPIO_WritePin(Gre_1_GPIO_Port, Gre_1_Pin, GPIO_PIN_RESET);
 8000652:	2200      	movs	r2, #0
 8000654:	2101      	movs	r1, #1
 8000656:	482e      	ldr	r0, [pc, #184]	; (8000710 <main+0x224>)
 8000658:	f000 fdf4 	bl	8001244 <HAL_GPIO_WritePin>
	  	              	HAL_GPIO_WritePin(Yel_1_GPIO_Port, Yel_1_Pin, GPIO_PIN_RESET);
 800065c:	2200      	movs	r2, #0
 800065e:	2102      	movs	r1, #2
 8000660:	482b      	ldr	r0, [pc, #172]	; (8000710 <main+0x224>)
 8000662:	f000 fdef 	bl	8001244 <HAL_GPIO_WritePin>
	  	              	HAL_GPIO_WritePin(Red_1_GPIO_Port, Red_1_Pin, GPIO_PIN_SET);
 8000666:	2201      	movs	r2, #1
 8000668:	2104      	movs	r1, #4
 800066a:	4829      	ldr	r0, [pc, #164]	; (8000710 <main+0x224>)
 800066c:	f000 fdea 	bl	8001244 <HAL_GPIO_WritePin>
	  	              	HAL_GPIO_WritePin(Gre_2_GPIO_Port, Gre_2_Pin, GPIO_PIN_SET);
 8000670:	2201      	movs	r2, #1
 8000672:	2108      	movs	r1, #8
 8000674:	4826      	ldr	r0, [pc, #152]	; (8000710 <main+0x224>)
 8000676:	f000 fde5 	bl	8001244 <HAL_GPIO_WritePin>
	  	              	HAL_GPIO_WritePin(Yel_2_GPIO_Port, Yel_2_Pin, GPIO_PIN_RESET);
 800067a:	2200      	movs	r2, #0
 800067c:	2110      	movs	r1, #16
 800067e:	4824      	ldr	r0, [pc, #144]	; (8000710 <main+0x224>)
 8000680:	f000 fde0 	bl	8001244 <HAL_GPIO_WritePin>
	  	              	HAL_GPIO_WritePin(Red_2_GPIO_Port, Red_2_Pin, GPIO_PIN_RESET);
 8000684:	2200      	movs	r2, #0
 8000686:	2120      	movs	r1, #32
 8000688:	4821      	ldr	r0, [pc, #132]	; (8000710 <main+0x224>)
 800068a:	f000 fddb 	bl	8001244 <HAL_GPIO_WritePin>
	  	      }
	  	      if(t>=16 && t<18){
 800068e:	4b1f      	ldr	r3, [pc, #124]	; (800070c <main+0x220>)
 8000690:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000694:	2b0f      	cmp	r3, #15
 8000696:	dd22      	ble.n	80006de <main+0x1f2>
 8000698:	4b1c      	ldr	r3, [pc, #112]	; (800070c <main+0x220>)
 800069a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800069e:	2b11      	cmp	r3, #17
 80006a0:	dc1d      	bgt.n	80006de <main+0x1f2>
	  	              	HAL_GPIO_WritePin(Gre_1_GPIO_Port, Gre_1_Pin, GPIO_PIN_RESET);
 80006a2:	2200      	movs	r2, #0
 80006a4:	2101      	movs	r1, #1
 80006a6:	481a      	ldr	r0, [pc, #104]	; (8000710 <main+0x224>)
 80006a8:	f000 fdcc 	bl	8001244 <HAL_GPIO_WritePin>
	  	              	HAL_GPIO_WritePin(Yel_1_GPIO_Port, Yel_1_Pin, GPIO_PIN_RESET);
 80006ac:	2200      	movs	r2, #0
 80006ae:	2102      	movs	r1, #2
 80006b0:	4817      	ldr	r0, [pc, #92]	; (8000710 <main+0x224>)
 80006b2:	f000 fdc7 	bl	8001244 <HAL_GPIO_WritePin>
	  	              	HAL_GPIO_WritePin(Red_1_GPIO_Port, Red_1_Pin, GPIO_PIN_SET);
 80006b6:	2201      	movs	r2, #1
 80006b8:	2104      	movs	r1, #4
 80006ba:	4815      	ldr	r0, [pc, #84]	; (8000710 <main+0x224>)
 80006bc:	f000 fdc2 	bl	8001244 <HAL_GPIO_WritePin>
	  	              	HAL_GPIO_WritePin(Gre_2_GPIO_Port, Gre_2_Pin, GPIO_PIN_RESET);
 80006c0:	2200      	movs	r2, #0
 80006c2:	2108      	movs	r1, #8
 80006c4:	4812      	ldr	r0, [pc, #72]	; (8000710 <main+0x224>)
 80006c6:	f000 fdbd 	bl	8001244 <HAL_GPIO_WritePin>
	  	              	HAL_GPIO_WritePin(Yel_2_GPIO_Port, Yel_2_Pin, GPIO_PIN_SET);
 80006ca:	2201      	movs	r2, #1
 80006cc:	2110      	movs	r1, #16
 80006ce:	4810      	ldr	r0, [pc, #64]	; (8000710 <main+0x224>)
 80006d0:	f000 fdb8 	bl	8001244 <HAL_GPIO_WritePin>
	  	              	HAL_GPIO_WritePin(Red_2_GPIO_Port, Red_2_Pin, GPIO_PIN_RESET);
 80006d4:	2200      	movs	r2, #0
 80006d6:	2120      	movs	r1, #32
 80006d8:	480d      	ldr	r0, [pc, #52]	; (8000710 <main+0x224>)
 80006da:	f000 fdb3 	bl	8001244 <HAL_GPIO_WritePin>

	  	        }

	  	      HAL_Delay(1000);
 80006de:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80006e2:	f000 fb2d 	bl	8000d40 <HAL_Delay>
	  	      t=t+1;
 80006e6:	4b09      	ldr	r3, [pc, #36]	; (800070c <main+0x220>)
 80006e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80006ec:	b29b      	uxth	r3, r3
 80006ee:	3301      	adds	r3, #1
 80006f0:	b29b      	uxth	r3, r3
 80006f2:	b21a      	sxth	r2, r3
 80006f4:	4b05      	ldr	r3, [pc, #20]	; (800070c <main+0x220>)
 80006f6:	801a      	strh	r2, [r3, #0]
	  	      if(t>=18) t=0;
 80006f8:	4b04      	ldr	r3, [pc, #16]	; (800070c <main+0x220>)
 80006fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80006fe:	2b11      	cmp	r3, #17
 8000700:	f77f af08 	ble.w	8000514 <main+0x28>
 8000704:	4b01      	ldr	r3, [pc, #4]	; (800070c <main+0x220>)
 8000706:	2200      	movs	r2, #0
 8000708:	801a      	strh	r2, [r3, #0]
	  	      if (counter1 == 0) {
 800070a:	e703      	b.n	8000514 <main+0x28>
 800070c:	20000028 	.word	0x20000028
 8000710:	40010c00 	.word	0x40010c00

08000714 <display7SEG_2.5445>:
   void display7SEG_2 (int num) {
 8000714:	b580      	push	{r7, lr}
 8000716:	b082      	sub	sp, #8
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]
 800071c:	f8c7 c000 	str.w	ip, [r7]
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	2b09      	cmp	r3, #9
 8000724:	f200 8180 	bhi.w	8000a28 <display7SEG_2.5445+0x314>
 8000728:	a201      	add	r2, pc, #4	; (adr r2, 8000730 <display7SEG_2.5445+0x1c>)
 800072a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800072e:	bf00      	nop
 8000730:	08000759 	.word	0x08000759
 8000734:	080007a1 	.word	0x080007a1
 8000738:	080007e9 	.word	0x080007e9
 800073c:	08000831 	.word	0x08000831
 8000740:	08000879 	.word	0x08000879
 8000744:	080008c1 	.word	0x080008c1
 8000748:	08000909 	.word	0x08000909
 800074c:	08000951 	.word	0x08000951
 8000750:	08000999 	.word	0x08000999
 8000754:	080009e1 	.word	0x080009e1
               HAL_GPIO_WritePin(SEG_13_GPIO_Port, SEG_13_Pin, GPIO_PIN_SET);
 8000758:	2201      	movs	r2, #1
 800075a:	2140      	movs	r1, #64	; 0x40
 800075c:	48b8      	ldr	r0, [pc, #736]	; (8000a40 <display7SEG_2.5445+0x32c>)
 800075e:	f000 fd71 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, GPIO_PIN_RESET);
 8000762:	2200      	movs	r2, #0
 8000764:	2101      	movs	r1, #1
 8000766:	48b6      	ldr	r0, [pc, #728]	; (8000a40 <display7SEG_2.5445+0x32c>)
 8000768:	f000 fd6c 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_8_GPIO_Port, SEG_8_Pin, GPIO_PIN_RESET);
 800076c:	2200      	movs	r2, #0
 800076e:	2102      	movs	r1, #2
 8000770:	48b3      	ldr	r0, [pc, #716]	; (8000a40 <display7SEG_2.5445+0x32c>)
 8000772:	f000 fd67 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_9_GPIO_Port, SEG_9_Pin, GPIO_PIN_RESET);
 8000776:	2200      	movs	r2, #0
 8000778:	2104      	movs	r1, #4
 800077a:	48b1      	ldr	r0, [pc, #708]	; (8000a40 <display7SEG_2.5445+0x32c>)
 800077c:	f000 fd62 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_10_GPIO_Port, SEG_10_Pin, GPIO_PIN_RESET);
 8000780:	2200      	movs	r2, #0
 8000782:	2108      	movs	r1, #8
 8000784:	48ae      	ldr	r0, [pc, #696]	; (8000a40 <display7SEG_2.5445+0x32c>)
 8000786:	f000 fd5d 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_11_GPIO_Port, SEG_11_Pin, GPIO_PIN_RESET);
 800078a:	2200      	movs	r2, #0
 800078c:	2110      	movs	r1, #16
 800078e:	48ac      	ldr	r0, [pc, #688]	; (8000a40 <display7SEG_2.5445+0x32c>)
 8000790:	f000 fd58 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_12_GPIO_Port, SEG_12_Pin, GPIO_PIN_RESET);
 8000794:	2200      	movs	r2, #0
 8000796:	2120      	movs	r1, #32
 8000798:	48a9      	ldr	r0, [pc, #676]	; (8000a40 <display7SEG_2.5445+0x32c>)
 800079a:	f000 fd53 	bl	8001244 <HAL_GPIO_WritePin>
               break;
 800079e:	e14a      	b.n	8000a36 <display7SEG_2.5445+0x322>
               HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, GPIO_PIN_SET);
 80007a0:	2201      	movs	r2, #1
 80007a2:	2101      	movs	r1, #1
 80007a4:	48a6      	ldr	r0, [pc, #664]	; (8000a40 <display7SEG_2.5445+0x32c>)
 80007a6:	f000 fd4d 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_12_GPIO_Port, SEG_12_Pin, GPIO_PIN_SET);
 80007aa:	2201      	movs	r2, #1
 80007ac:	2120      	movs	r1, #32
 80007ae:	48a4      	ldr	r0, [pc, #656]	; (8000a40 <display7SEG_2.5445+0x32c>)
 80007b0:	f000 fd48 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_11_GPIO_Port, SEG_11_Pin, GPIO_PIN_SET);
 80007b4:	2201      	movs	r2, #1
 80007b6:	2110      	movs	r1, #16
 80007b8:	48a1      	ldr	r0, [pc, #644]	; (8000a40 <display7SEG_2.5445+0x32c>)
 80007ba:	f000 fd43 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_10_GPIO_Port, SEG_10_Pin, GPIO_PIN_SET);
 80007be:	2201      	movs	r2, #1
 80007c0:	2108      	movs	r1, #8
 80007c2:	489f      	ldr	r0, [pc, #636]	; (8000a40 <display7SEG_2.5445+0x32c>)
 80007c4:	f000 fd3e 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_13_GPIO_Port, SEG_13_Pin, GPIO_PIN_SET);
 80007c8:	2201      	movs	r2, #1
 80007ca:	2140      	movs	r1, #64	; 0x40
 80007cc:	489c      	ldr	r0, [pc, #624]	; (8000a40 <display7SEG_2.5445+0x32c>)
 80007ce:	f000 fd39 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_8_GPIO_Port, SEG_8_Pin, GPIO_PIN_RESET);
 80007d2:	2200      	movs	r2, #0
 80007d4:	2102      	movs	r1, #2
 80007d6:	489a      	ldr	r0, [pc, #616]	; (8000a40 <display7SEG_2.5445+0x32c>)
 80007d8:	f000 fd34 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_9_GPIO_Port, SEG_9_Pin, GPIO_PIN_RESET);
 80007dc:	2200      	movs	r2, #0
 80007de:	2104      	movs	r1, #4
 80007e0:	4897      	ldr	r0, [pc, #604]	; (8000a40 <display7SEG_2.5445+0x32c>)
 80007e2:	f000 fd2f 	bl	8001244 <HAL_GPIO_WritePin>
               break;
 80007e6:	e126      	b.n	8000a36 <display7SEG_2.5445+0x322>
               HAL_GPIO_WritePin(SEG_12_GPIO_Port, SEG_12_Pin, GPIO_PIN_SET);
 80007e8:	2201      	movs	r2, #1
 80007ea:	2120      	movs	r1, #32
 80007ec:	4894      	ldr	r0, [pc, #592]	; (8000a40 <display7SEG_2.5445+0x32c>)
 80007ee:	f000 fd29 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_9_GPIO_Port, SEG_9_Pin, GPIO_PIN_SET);
 80007f2:	2201      	movs	r2, #1
 80007f4:	2104      	movs	r1, #4
 80007f6:	4892      	ldr	r0, [pc, #584]	; (8000a40 <display7SEG_2.5445+0x32c>)
 80007f8:	f000 fd24 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, GPIO_PIN_RESET);
 80007fc:	2200      	movs	r2, #0
 80007fe:	2101      	movs	r1, #1
 8000800:	488f      	ldr	r0, [pc, #572]	; (8000a40 <display7SEG_2.5445+0x32c>)
 8000802:	f000 fd1f 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_8_GPIO_Port, SEG_8_Pin, GPIO_PIN_RESET);
 8000806:	2200      	movs	r2, #0
 8000808:	2102      	movs	r1, #2
 800080a:	488d      	ldr	r0, [pc, #564]	; (8000a40 <display7SEG_2.5445+0x32c>)
 800080c:	f000 fd1a 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_13_GPIO_Port, SEG_13_Pin, GPIO_PIN_RESET);
 8000810:	2200      	movs	r2, #0
 8000812:	2140      	movs	r1, #64	; 0x40
 8000814:	488a      	ldr	r0, [pc, #552]	; (8000a40 <display7SEG_2.5445+0x32c>)
 8000816:	f000 fd15 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_11_GPIO_Port, SEG_11_Pin, GPIO_PIN_RESET);
 800081a:	2200      	movs	r2, #0
 800081c:	2110      	movs	r1, #16
 800081e:	4888      	ldr	r0, [pc, #544]	; (8000a40 <display7SEG_2.5445+0x32c>)
 8000820:	f000 fd10 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_10_GPIO_Port, SEG_10_Pin, GPIO_PIN_RESET);
 8000824:	2200      	movs	r2, #0
 8000826:	2108      	movs	r1, #8
 8000828:	4885      	ldr	r0, [pc, #532]	; (8000a40 <display7SEG_2.5445+0x32c>)
 800082a:	f000 fd0b 	bl	8001244 <HAL_GPIO_WritePin>
               break;
 800082e:	e102      	b.n	8000a36 <display7SEG_2.5445+0x322>
               HAL_GPIO_WritePin(SEG_12_GPIO_Port, SEG_12_Pin, GPIO_PIN_SET);
 8000830:	2201      	movs	r2, #1
 8000832:	2120      	movs	r1, #32
 8000834:	4882      	ldr	r0, [pc, #520]	; (8000a40 <display7SEG_2.5445+0x32c>)
 8000836:	f000 fd05 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_11_GPIO_Port, SEG_11_Pin, GPIO_PIN_SET);
 800083a:	2201      	movs	r2, #1
 800083c:	2110      	movs	r1, #16
 800083e:	4880      	ldr	r0, [pc, #512]	; (8000a40 <display7SEG_2.5445+0x32c>)
 8000840:	f000 fd00 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, GPIO_PIN_RESET);
 8000844:	2200      	movs	r2, #0
 8000846:	2101      	movs	r1, #1
 8000848:	487d      	ldr	r0, [pc, #500]	; (8000a40 <display7SEG_2.5445+0x32c>)
 800084a:	f000 fcfb 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_8_GPIO_Port, SEG_8_Pin, GPIO_PIN_RESET);
 800084e:	2200      	movs	r2, #0
 8000850:	2102      	movs	r1, #2
 8000852:	487b      	ldr	r0, [pc, #492]	; (8000a40 <display7SEG_2.5445+0x32c>)
 8000854:	f000 fcf6 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_13_GPIO_Port, SEG_13_Pin, GPIO_PIN_RESET);
 8000858:	2200      	movs	r2, #0
 800085a:	2140      	movs	r1, #64	; 0x40
 800085c:	4878      	ldr	r0, [pc, #480]	; (8000a40 <display7SEG_2.5445+0x32c>)
 800085e:	f000 fcf1 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_10_GPIO_Port, SEG_10_Pin, GPIO_PIN_RESET);
 8000862:	2200      	movs	r2, #0
 8000864:	2108      	movs	r1, #8
 8000866:	4876      	ldr	r0, [pc, #472]	; (8000a40 <display7SEG_2.5445+0x32c>)
 8000868:	f000 fcec 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_9_GPIO_Port, SEG_9_Pin, GPIO_PIN_RESET);
 800086c:	2200      	movs	r2, #0
 800086e:	2104      	movs	r1, #4
 8000870:	4873      	ldr	r0, [pc, #460]	; (8000a40 <display7SEG_2.5445+0x32c>)
 8000872:	f000 fce7 	bl	8001244 <HAL_GPIO_WritePin>
               break;
 8000876:	e0de      	b.n	8000a36 <display7SEG_2.5445+0x322>
               HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, GPIO_PIN_SET);
 8000878:	2201      	movs	r2, #1
 800087a:	2101      	movs	r1, #1
 800087c:	4870      	ldr	r0, [pc, #448]	; (8000a40 <display7SEG_2.5445+0x32c>)
 800087e:	f000 fce1 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_10_GPIO_Port, SEG_10_Pin, GPIO_PIN_SET);
 8000882:	2201      	movs	r2, #1
 8000884:	2108      	movs	r1, #8
 8000886:	486e      	ldr	r0, [pc, #440]	; (8000a40 <display7SEG_2.5445+0x32c>)
 8000888:	f000 fcdc 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_11_GPIO_Port, SEG_11_Pin, GPIO_PIN_SET);
 800088c:	2201      	movs	r2, #1
 800088e:	2110      	movs	r1, #16
 8000890:	486b      	ldr	r0, [pc, #428]	; (8000a40 <display7SEG_2.5445+0x32c>)
 8000892:	f000 fcd7 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_9_GPIO_Port, SEG_9_Pin, GPIO_PIN_RESET);
 8000896:	2200      	movs	r2, #0
 8000898:	2104      	movs	r1, #4
 800089a:	4869      	ldr	r0, [pc, #420]	; (8000a40 <display7SEG_2.5445+0x32c>)
 800089c:	f000 fcd2 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_8_GPIO_Port, SEG_8_Pin, GPIO_PIN_RESET);
 80008a0:	2200      	movs	r2, #0
 80008a2:	2102      	movs	r1, #2
 80008a4:	4866      	ldr	r0, [pc, #408]	; (8000a40 <display7SEG_2.5445+0x32c>)
 80008a6:	f000 fccd 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_12_GPIO_Port, SEG_12_Pin, GPIO_PIN_RESET);
 80008aa:	2200      	movs	r2, #0
 80008ac:	2120      	movs	r1, #32
 80008ae:	4864      	ldr	r0, [pc, #400]	; (8000a40 <display7SEG_2.5445+0x32c>)
 80008b0:	f000 fcc8 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_13_GPIO_Port, SEG_13_Pin, GPIO_PIN_RESET);
 80008b4:	2200      	movs	r2, #0
 80008b6:	2140      	movs	r1, #64	; 0x40
 80008b8:	4861      	ldr	r0, [pc, #388]	; (8000a40 <display7SEG_2.5445+0x32c>)
 80008ba:	f000 fcc3 	bl	8001244 <HAL_GPIO_WritePin>
               break;
 80008be:	e0ba      	b.n	8000a36 <display7SEG_2.5445+0x322>
               HAL_GPIO_WritePin(SEG_8_GPIO_Port, SEG_8_Pin, GPIO_PIN_SET);
 80008c0:	2201      	movs	r2, #1
 80008c2:	2102      	movs	r1, #2
 80008c4:	485e      	ldr	r0, [pc, #376]	; (8000a40 <display7SEG_2.5445+0x32c>)
 80008c6:	f000 fcbd 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_11_GPIO_Port, SEG_11_Pin, GPIO_PIN_SET);
 80008ca:	2201      	movs	r2, #1
 80008cc:	2110      	movs	r1, #16
 80008ce:	485c      	ldr	r0, [pc, #368]	; (8000a40 <display7SEG_2.5445+0x32c>)
 80008d0:	f000 fcb8 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, GPIO_PIN_RESET);
 80008d4:	2200      	movs	r2, #0
 80008d6:	2101      	movs	r1, #1
 80008d8:	4859      	ldr	r0, [pc, #356]	; (8000a40 <display7SEG_2.5445+0x32c>)
 80008da:	f000 fcb3 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_12_GPIO_Port, SEG_12_Pin, GPIO_PIN_RESET);
 80008de:	2200      	movs	r2, #0
 80008e0:	2120      	movs	r1, #32
 80008e2:	4857      	ldr	r0, [pc, #348]	; (8000a40 <display7SEG_2.5445+0x32c>)
 80008e4:	f000 fcae 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_13_GPIO_Port, SEG_13_Pin, GPIO_PIN_RESET);
 80008e8:	2200      	movs	r2, #0
 80008ea:	2140      	movs	r1, #64	; 0x40
 80008ec:	4854      	ldr	r0, [pc, #336]	; (8000a40 <display7SEG_2.5445+0x32c>)
 80008ee:	f000 fca9 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_9_GPIO_Port, SEG_9_Pin, GPIO_PIN_RESET);
 80008f2:	2200      	movs	r2, #0
 80008f4:	2104      	movs	r1, #4
 80008f6:	4852      	ldr	r0, [pc, #328]	; (8000a40 <display7SEG_2.5445+0x32c>)
 80008f8:	f000 fca4 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_10_GPIO_Port, SEG_10_Pin, GPIO_PIN_RESET);
 80008fc:	2200      	movs	r2, #0
 80008fe:	2108      	movs	r1, #8
 8000900:	484f      	ldr	r0, [pc, #316]	; (8000a40 <display7SEG_2.5445+0x32c>)
 8000902:	f000 fc9f 	bl	8001244 <HAL_GPIO_WritePin>
               break;
 8000906:	e096      	b.n	8000a36 <display7SEG_2.5445+0x322>
               HAL_GPIO_WritePin(SEG_8_GPIO_Port, SEG_8_Pin, GPIO_PIN_SET);
 8000908:	2201      	movs	r2, #1
 800090a:	2102      	movs	r1, #2
 800090c:	484c      	ldr	r0, [pc, #304]	; (8000a40 <display7SEG_2.5445+0x32c>)
 800090e:	f000 fc99 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, GPIO_PIN_RESET);
 8000912:	2200      	movs	r2, #0
 8000914:	2101      	movs	r1, #1
 8000916:	484a      	ldr	r0, [pc, #296]	; (8000a40 <display7SEG_2.5445+0x32c>)
 8000918:	f000 fc94 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_12_GPIO_Port, SEG_12_Pin, GPIO_PIN_RESET);
 800091c:	2200      	movs	r2, #0
 800091e:	2120      	movs	r1, #32
 8000920:	4847      	ldr	r0, [pc, #284]	; (8000a40 <display7SEG_2.5445+0x32c>)
 8000922:	f000 fc8f 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_13_GPIO_Port, SEG_13_Pin, GPIO_PIN_RESET);
 8000926:	2200      	movs	r2, #0
 8000928:	2140      	movs	r1, #64	; 0x40
 800092a:	4845      	ldr	r0, [pc, #276]	; (8000a40 <display7SEG_2.5445+0x32c>)
 800092c:	f000 fc8a 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_9_GPIO_Port, SEG_9_Pin, GPIO_PIN_RESET);
 8000930:	2200      	movs	r2, #0
 8000932:	2104      	movs	r1, #4
 8000934:	4842      	ldr	r0, [pc, #264]	; (8000a40 <display7SEG_2.5445+0x32c>)
 8000936:	f000 fc85 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_10_GPIO_Port, SEG_10_Pin, GPIO_PIN_RESET);
 800093a:	2200      	movs	r2, #0
 800093c:	2108      	movs	r1, #8
 800093e:	4840      	ldr	r0, [pc, #256]	; (8000a40 <display7SEG_2.5445+0x32c>)
 8000940:	f000 fc80 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_11_GPIO_Port, SEG_11_Pin, GPIO_PIN_RESET);
 8000944:	2200      	movs	r2, #0
 8000946:	2110      	movs	r1, #16
 8000948:	483d      	ldr	r0, [pc, #244]	; (8000a40 <display7SEG_2.5445+0x32c>)
 800094a:	f000 fc7b 	bl	8001244 <HAL_GPIO_WritePin>
               break;
 800094e:	e072      	b.n	8000a36 <display7SEG_2.5445+0x322>
               HAL_GPIO_WritePin(SEG_12_GPIO_Port, SEG_12_Pin, GPIO_PIN_SET);
 8000950:	2201      	movs	r2, #1
 8000952:	2120      	movs	r1, #32
 8000954:	483a      	ldr	r0, [pc, #232]	; (8000a40 <display7SEG_2.5445+0x32c>)
 8000956:	f000 fc75 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_13_GPIO_Port, SEG_13_Pin, GPIO_PIN_SET);
 800095a:	2201      	movs	r2, #1
 800095c:	2140      	movs	r1, #64	; 0x40
 800095e:	4838      	ldr	r0, [pc, #224]	; (8000a40 <display7SEG_2.5445+0x32c>)
 8000960:	f000 fc70 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_11_GPIO_Port, SEG_11_Pin, GPIO_PIN_SET);
 8000964:	2201      	movs	r2, #1
 8000966:	2110      	movs	r1, #16
 8000968:	4835      	ldr	r0, [pc, #212]	; (8000a40 <display7SEG_2.5445+0x32c>)
 800096a:	f000 fc6b 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_10_GPIO_Port, SEG_10_Pin, GPIO_PIN_SET);
 800096e:	2201      	movs	r2, #1
 8000970:	2108      	movs	r1, #8
 8000972:	4833      	ldr	r0, [pc, #204]	; (8000a40 <display7SEG_2.5445+0x32c>)
 8000974:	f000 fc66 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_8_GPIO_Port, SEG_8_Pin, GPIO_PIN_RESET);
 8000978:	2200      	movs	r2, #0
 800097a:	2102      	movs	r1, #2
 800097c:	4830      	ldr	r0, [pc, #192]	; (8000a40 <display7SEG_2.5445+0x32c>)
 800097e:	f000 fc61 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, GPIO_PIN_RESET);
 8000982:	2200      	movs	r2, #0
 8000984:	2101      	movs	r1, #1
 8000986:	482e      	ldr	r0, [pc, #184]	; (8000a40 <display7SEG_2.5445+0x32c>)
 8000988:	f000 fc5c 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_9_GPIO_Port, SEG_9_Pin, GPIO_PIN_RESET);
 800098c:	2200      	movs	r2, #0
 800098e:	2104      	movs	r1, #4
 8000990:	482b      	ldr	r0, [pc, #172]	; (8000a40 <display7SEG_2.5445+0x32c>)
 8000992:	f000 fc57 	bl	8001244 <HAL_GPIO_WritePin>
               break;
 8000996:	e04e      	b.n	8000a36 <display7SEG_2.5445+0x322>
               HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, GPIO_PIN_RESET);
 8000998:	2200      	movs	r2, #0
 800099a:	2101      	movs	r1, #1
 800099c:	4828      	ldr	r0, [pc, #160]	; (8000a40 <display7SEG_2.5445+0x32c>)
 800099e:	f000 fc51 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_8_GPIO_Port, SEG_7_Pin, GPIO_PIN_RESET);
 80009a2:	2200      	movs	r2, #0
 80009a4:	2101      	movs	r1, #1
 80009a6:	4826      	ldr	r0, [pc, #152]	; (8000a40 <display7SEG_2.5445+0x32c>)
 80009a8:	f000 fc4c 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_9_GPIO_Port, SEG_7_Pin, GPIO_PIN_RESET);
 80009ac:	2200      	movs	r2, #0
 80009ae:	2101      	movs	r1, #1
 80009b0:	4823      	ldr	r0, [pc, #140]	; (8000a40 <display7SEG_2.5445+0x32c>)
 80009b2:	f000 fc47 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_12_GPIO_Port, SEG_12_Pin, GPIO_PIN_RESET);
 80009b6:	2200      	movs	r2, #0
 80009b8:	2120      	movs	r1, #32
 80009ba:	4821      	ldr	r0, [pc, #132]	; (8000a40 <display7SEG_2.5445+0x32c>)
 80009bc:	f000 fc42 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_13_GPIO_Port, SEG_13_Pin, GPIO_PIN_RESET);
 80009c0:	2200      	movs	r2, #0
 80009c2:	2140      	movs	r1, #64	; 0x40
 80009c4:	481e      	ldr	r0, [pc, #120]	; (8000a40 <display7SEG_2.5445+0x32c>)
 80009c6:	f000 fc3d 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_11_GPIO_Port, SEG_11_Pin, GPIO_PIN_RESET);
 80009ca:	2200      	movs	r2, #0
 80009cc:	2110      	movs	r1, #16
 80009ce:	481c      	ldr	r0, [pc, #112]	; (8000a40 <display7SEG_2.5445+0x32c>)
 80009d0:	f000 fc38 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_10_GPIO_Port, SEG_10_Pin, GPIO_PIN_RESET);
 80009d4:	2200      	movs	r2, #0
 80009d6:	2108      	movs	r1, #8
 80009d8:	4819      	ldr	r0, [pc, #100]	; (8000a40 <display7SEG_2.5445+0x32c>)
 80009da:	f000 fc33 	bl	8001244 <HAL_GPIO_WritePin>
               break;
 80009de:	e02a      	b.n	8000a36 <display7SEG_2.5445+0x322>
               HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, GPIO_PIN_RESET);
 80009e0:	2200      	movs	r2, #0
 80009e2:	2101      	movs	r1, #1
 80009e4:	4816      	ldr	r0, [pc, #88]	; (8000a40 <display7SEG_2.5445+0x32c>)
 80009e6:	f000 fc2d 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_8_GPIO_Port, SEG_7_Pin, GPIO_PIN_RESET);
 80009ea:	2200      	movs	r2, #0
 80009ec:	2101      	movs	r1, #1
 80009ee:	4814      	ldr	r0, [pc, #80]	; (8000a40 <display7SEG_2.5445+0x32c>)
 80009f0:	f000 fc28 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_9_GPIO_Port, SEG_7_Pin, GPIO_PIN_RESET);
 80009f4:	2200      	movs	r2, #0
 80009f6:	2101      	movs	r1, #1
 80009f8:	4811      	ldr	r0, [pc, #68]	; (8000a40 <display7SEG_2.5445+0x32c>)
 80009fa:	f000 fc23 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_12_GPIO_Port, SEG_12_Pin, GPIO_PIN_RESET);
 80009fe:	2200      	movs	r2, #0
 8000a00:	2120      	movs	r1, #32
 8000a02:	480f      	ldr	r0, [pc, #60]	; (8000a40 <display7SEG_2.5445+0x32c>)
 8000a04:	f000 fc1e 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_13_GPIO_Port, SEG_13_Pin, GPIO_PIN_RESET);
 8000a08:	2200      	movs	r2, #0
 8000a0a:	2140      	movs	r1, #64	; 0x40
 8000a0c:	480c      	ldr	r0, [pc, #48]	; (8000a40 <display7SEG_2.5445+0x32c>)
 8000a0e:	f000 fc19 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_11_GPIO_Port, SEG_11_Pin, GPIO_PIN_SET);
 8000a12:	2201      	movs	r2, #1
 8000a14:	2110      	movs	r1, #16
 8000a16:	480a      	ldr	r0, [pc, #40]	; (8000a40 <display7SEG_2.5445+0x32c>)
 8000a18:	f000 fc14 	bl	8001244 <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(SEG_10_GPIO_Port, SEG_10_Pin, GPIO_PIN_RESET);
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	2108      	movs	r1, #8
 8000a20:	4807      	ldr	r0, [pc, #28]	; (8000a40 <display7SEG_2.5445+0x32c>)
 8000a22:	f000 fc0f 	bl	8001244 <HAL_GPIO_WritePin>
               break;
 8000a26:	e006      	b.n	8000a36 <display7SEG_2.5445+0x322>
               HAL_GPIO_WritePin(GPIOA, GPIO_PIN_All, GPIO_PIN_SET);
 8000a28:	2201      	movs	r2, #1
 8000a2a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000a2e:	4804      	ldr	r0, [pc, #16]	; (8000a40 <display7SEG_2.5445+0x32c>)
 8000a30:	f000 fc08 	bl	8001244 <HAL_GPIO_WritePin>
               break;
 8000a34:	bf00      	nop
   }
 8000a36:	bf00      	nop
 8000a38:	3708      	adds	r7, #8
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bd80      	pop	{r7, pc}
 8000a3e:	bf00      	nop
 8000a40:	40010800 	.word	0x40010800

08000a44 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b090      	sub	sp, #64	; 0x40
 8000a48:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a4a:	f107 0318 	add.w	r3, r7, #24
 8000a4e:	2228      	movs	r2, #40	; 0x28
 8000a50:	2100      	movs	r1, #0
 8000a52:	4618      	mov	r0, r3
 8000a54:	f001 f80e 	bl	8001a74 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a58:	1d3b      	adds	r3, r7, #4
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	601a      	str	r2, [r3, #0]
 8000a5e:	605a      	str	r2, [r3, #4]
 8000a60:	609a      	str	r2, [r3, #8]
 8000a62:	60da      	str	r2, [r3, #12]
 8000a64:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a66:	2302      	movs	r3, #2
 8000a68:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a6a:	2301      	movs	r3, #1
 8000a6c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a6e:	2310      	movs	r3, #16
 8000a70:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000a72:	2300      	movs	r3, #0
 8000a74:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a76:	f107 0318 	add.w	r3, r7, #24
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	f000 fbfa 	bl	8001274 <HAL_RCC_OscConfig>
 8000a80:	4603      	mov	r3, r0
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d001      	beq.n	8000a8a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000a86:	f000 f86d 	bl	8000b64 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a8a:	230f      	movs	r3, #15
 8000a8c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a92:	2300      	movs	r3, #0
 8000a94:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a96:	2300      	movs	r3, #0
 8000a98:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000a9e:	1d3b      	adds	r3, r7, #4
 8000aa0:	2100      	movs	r1, #0
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	f000 fe66 	bl	8001774 <HAL_RCC_ClockConfig>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d001      	beq.n	8000ab2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000aae:	f000 f859 	bl	8000b64 <Error_Handler>
  }
}
 8000ab2:	bf00      	nop
 8000ab4:	3740      	adds	r7, #64	; 0x40
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd80      	pop	{r7, pc}
	...

08000abc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b086      	sub	sp, #24
 8000ac0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ac2:	f107 0308 	add.w	r3, r7, #8
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	601a      	str	r2, [r3, #0]
 8000aca:	605a      	str	r2, [r3, #4]
 8000acc:	609a      	str	r2, [r3, #8]
 8000ace:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ad0:	4b21      	ldr	r3, [pc, #132]	; (8000b58 <MX_GPIO_Init+0x9c>)
 8000ad2:	699b      	ldr	r3, [r3, #24]
 8000ad4:	4a20      	ldr	r2, [pc, #128]	; (8000b58 <MX_GPIO_Init+0x9c>)
 8000ad6:	f043 0304 	orr.w	r3, r3, #4
 8000ada:	6193      	str	r3, [r2, #24]
 8000adc:	4b1e      	ldr	r3, [pc, #120]	; (8000b58 <MX_GPIO_Init+0x9c>)
 8000ade:	699b      	ldr	r3, [r3, #24]
 8000ae0:	f003 0304 	and.w	r3, r3, #4
 8000ae4:	607b      	str	r3, [r7, #4]
 8000ae6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ae8:	4b1b      	ldr	r3, [pc, #108]	; (8000b58 <MX_GPIO_Init+0x9c>)
 8000aea:	699b      	ldr	r3, [r3, #24]
 8000aec:	4a1a      	ldr	r2, [pc, #104]	; (8000b58 <MX_GPIO_Init+0x9c>)
 8000aee:	f043 0308 	orr.w	r3, r3, #8
 8000af2:	6193      	str	r3, [r2, #24]
 8000af4:	4b18      	ldr	r3, [pc, #96]	; (8000b58 <MX_GPIO_Init+0x9c>)
 8000af6:	699b      	ldr	r3, [r3, #24]
 8000af8:	f003 0308 	and.w	r3, r3, #8
 8000afc:	603b      	str	r3, [r7, #0]
 8000afe:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SEG_7_Pin|SEG_8_Pin|SEG_9_Pin|SEG_10_Pin
 8000b00:	2200      	movs	r2, #0
 8000b02:	f643 71ff 	movw	r1, #16383	; 0x3fff
 8000b06:	4815      	ldr	r0, [pc, #84]	; (8000b5c <MX_GPIO_Init+0xa0>)
 8000b08:	f000 fb9c 	bl	8001244 <HAL_GPIO_WritePin>
                          |SEG_11_Pin|SEG_12_Pin|SEG_13_Pin|SEG_0_Pin
                          |SEG_1_Pin|SEG_2_Pin|SEG_3_Pin|SEG_4_Pin
                          |SEG_5_Pin|SEG_6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Gre_1_Pin|Yel_1_Pin|Red_1_Pin|Gre_2_Pin
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	213f      	movs	r1, #63	; 0x3f
 8000b10:	4813      	ldr	r0, [pc, #76]	; (8000b60 <MX_GPIO_Init+0xa4>)
 8000b12:	f000 fb97 	bl	8001244 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SEG_7_Pin SEG_8_Pin SEG_9_Pin SEG_10_Pin
                           SEG_11_Pin SEG_12_Pin SEG_13_Pin SEG_0_Pin
                           SEG_1_Pin SEG_2_Pin SEG_3_Pin SEG_4_Pin
                           SEG_5_Pin SEG_6_Pin */
  GPIO_InitStruct.Pin = SEG_7_Pin|SEG_8_Pin|SEG_9_Pin|SEG_10_Pin
 8000b16:	f643 73ff 	movw	r3, #16383	; 0x3fff
 8000b1a:	60bb      	str	r3, [r7, #8]
                          |SEG_11_Pin|SEG_12_Pin|SEG_13_Pin|SEG_0_Pin
                          |SEG_1_Pin|SEG_2_Pin|SEG_3_Pin|SEG_4_Pin
                          |SEG_5_Pin|SEG_6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b1c:	2301      	movs	r3, #1
 8000b1e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b20:	2300      	movs	r3, #0
 8000b22:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b24:	2302      	movs	r3, #2
 8000b26:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b28:	f107 0308 	add.w	r3, r7, #8
 8000b2c:	4619      	mov	r1, r3
 8000b2e:	480b      	ldr	r0, [pc, #44]	; (8000b5c <MX_GPIO_Init+0xa0>)
 8000b30:	f000 fa0e 	bl	8000f50 <HAL_GPIO_Init>

  /*Configure GPIO pins : Gre_1_Pin Yel_1_Pin Red_1_Pin Gre_2_Pin
                           Yel_2_Pin Red_2_Pin */
  GPIO_InitStruct.Pin = Gre_1_Pin|Yel_1_Pin|Red_1_Pin|Gre_2_Pin
 8000b34:	233f      	movs	r3, #63	; 0x3f
 8000b36:	60bb      	str	r3, [r7, #8]
                          |Yel_2_Pin|Red_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b38:	2301      	movs	r3, #1
 8000b3a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b40:	2302      	movs	r3, #2
 8000b42:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b44:	f107 0308 	add.w	r3, r7, #8
 8000b48:	4619      	mov	r1, r3
 8000b4a:	4805      	ldr	r0, [pc, #20]	; (8000b60 <MX_GPIO_Init+0xa4>)
 8000b4c:	f000 fa00 	bl	8000f50 <HAL_GPIO_Init>

}
 8000b50:	bf00      	nop
 8000b52:	3718      	adds	r7, #24
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	40021000 	.word	0x40021000
 8000b5c:	40010800 	.word	0x40010800
 8000b60:	40010c00 	.word	0x40010c00

08000b64 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b68:	b672      	cpsid	i
}
 8000b6a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b6c:	e7fe      	b.n	8000b6c <Error_Handler+0x8>
	...

08000b70 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b70:	b480      	push	{r7}
 8000b72:	b085      	sub	sp, #20
 8000b74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000b76:	4b15      	ldr	r3, [pc, #84]	; (8000bcc <HAL_MspInit+0x5c>)
 8000b78:	699b      	ldr	r3, [r3, #24]
 8000b7a:	4a14      	ldr	r2, [pc, #80]	; (8000bcc <HAL_MspInit+0x5c>)
 8000b7c:	f043 0301 	orr.w	r3, r3, #1
 8000b80:	6193      	str	r3, [r2, #24]
 8000b82:	4b12      	ldr	r3, [pc, #72]	; (8000bcc <HAL_MspInit+0x5c>)
 8000b84:	699b      	ldr	r3, [r3, #24]
 8000b86:	f003 0301 	and.w	r3, r3, #1
 8000b8a:	60bb      	str	r3, [r7, #8]
 8000b8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b8e:	4b0f      	ldr	r3, [pc, #60]	; (8000bcc <HAL_MspInit+0x5c>)
 8000b90:	69db      	ldr	r3, [r3, #28]
 8000b92:	4a0e      	ldr	r2, [pc, #56]	; (8000bcc <HAL_MspInit+0x5c>)
 8000b94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b98:	61d3      	str	r3, [r2, #28]
 8000b9a:	4b0c      	ldr	r3, [pc, #48]	; (8000bcc <HAL_MspInit+0x5c>)
 8000b9c:	69db      	ldr	r3, [r3, #28]
 8000b9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ba2:	607b      	str	r3, [r7, #4]
 8000ba4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000ba6:	4b0a      	ldr	r3, [pc, #40]	; (8000bd0 <HAL_MspInit+0x60>)
 8000ba8:	685b      	ldr	r3, [r3, #4]
 8000baa:	60fb      	str	r3, [r7, #12]
 8000bac:	68fb      	ldr	r3, [r7, #12]
 8000bae:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000bb2:	60fb      	str	r3, [r7, #12]
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000bba:	60fb      	str	r3, [r7, #12]
 8000bbc:	4a04      	ldr	r2, [pc, #16]	; (8000bd0 <HAL_MspInit+0x60>)
 8000bbe:	68fb      	ldr	r3, [r7, #12]
 8000bc0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bc2:	bf00      	nop
 8000bc4:	3714      	adds	r7, #20
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bc80      	pop	{r7}
 8000bca:	4770      	bx	lr
 8000bcc:	40021000 	.word	0x40021000
 8000bd0:	40010000 	.word	0x40010000

08000bd4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000bd8:	e7fe      	b.n	8000bd8 <NMI_Handler+0x4>

08000bda <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bda:	b480      	push	{r7}
 8000bdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bde:	e7fe      	b.n	8000bde <HardFault_Handler+0x4>

08000be0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000be0:	b480      	push	{r7}
 8000be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000be4:	e7fe      	b.n	8000be4 <MemManage_Handler+0x4>

08000be6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000be6:	b480      	push	{r7}
 8000be8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bea:	e7fe      	b.n	8000bea <BusFault_Handler+0x4>

08000bec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bec:	b480      	push	{r7}
 8000bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bf0:	e7fe      	b.n	8000bf0 <UsageFault_Handler+0x4>

08000bf2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bf2:	b480      	push	{r7}
 8000bf4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bf6:	bf00      	nop
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bc80      	pop	{r7}
 8000bfc:	4770      	bx	lr

08000bfe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bfe:	b480      	push	{r7}
 8000c00:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c02:	bf00      	nop
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bc80      	pop	{r7}
 8000c08:	4770      	bx	lr

08000c0a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c0a:	b480      	push	{r7}
 8000c0c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c0e:	bf00      	nop
 8000c10:	46bd      	mov	sp, r7
 8000c12:	bc80      	pop	{r7}
 8000c14:	4770      	bx	lr

08000c16 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c16:	b580      	push	{r7, lr}
 8000c18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c1a:	f000 f875 	bl	8000d08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c1e:	bf00      	nop
 8000c20:	bd80      	pop	{r7, pc}

08000c22 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000c22:	b480      	push	{r7}
 8000c24:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c26:	bf00      	nop
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bc80      	pop	{r7}
 8000c2c:	4770      	bx	lr
	...

08000c30 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c30:	f7ff fff7 	bl	8000c22 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c34:	480b      	ldr	r0, [pc, #44]	; (8000c64 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000c36:	490c      	ldr	r1, [pc, #48]	; (8000c68 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000c38:	4a0c      	ldr	r2, [pc, #48]	; (8000c6c <LoopFillZerobss+0x16>)
  movs r3, #0
 8000c3a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c3c:	e002      	b.n	8000c44 <LoopCopyDataInit>

08000c3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c42:	3304      	adds	r3, #4

08000c44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c48:	d3f9      	bcc.n	8000c3e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c4a:	4a09      	ldr	r2, [pc, #36]	; (8000c70 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000c4c:	4c09      	ldr	r4, [pc, #36]	; (8000c74 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c50:	e001      	b.n	8000c56 <LoopFillZerobss>

08000c52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c54:	3204      	adds	r2, #4

08000c56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c58:	d3fb      	bcc.n	8000c52 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c5a:	f000 fee7 	bl	8001a2c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000c5e:	f7ff fc45 	bl	80004ec <main>
  bx lr
 8000c62:	4770      	bx	lr
  ldr r0, =_sdata
 8000c64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c68:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000c6c:	08001ac8 	.word	0x08001ac8
  ldr r2, =_sbss
 8000c70:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000c74:	20000030 	.word	0x20000030

08000c78 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000c78:	e7fe      	b.n	8000c78 <ADC1_2_IRQHandler>
	...

08000c7c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c80:	4b08      	ldr	r3, [pc, #32]	; (8000ca4 <HAL_Init+0x28>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	4a07      	ldr	r2, [pc, #28]	; (8000ca4 <HAL_Init+0x28>)
 8000c86:	f043 0310 	orr.w	r3, r3, #16
 8000c8a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c8c:	2003      	movs	r0, #3
 8000c8e:	f000 f92b 	bl	8000ee8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c92:	200f      	movs	r0, #15
 8000c94:	f000 f808 	bl	8000ca8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c98:	f7ff ff6a 	bl	8000b70 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c9c:	2300      	movs	r3, #0
}
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	bf00      	nop
 8000ca4:	40022000 	.word	0x40022000

08000ca8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b082      	sub	sp, #8
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000cb0:	4b12      	ldr	r3, [pc, #72]	; (8000cfc <HAL_InitTick+0x54>)
 8000cb2:	681a      	ldr	r2, [r3, #0]
 8000cb4:	4b12      	ldr	r3, [pc, #72]	; (8000d00 <HAL_InitTick+0x58>)
 8000cb6:	781b      	ldrb	r3, [r3, #0]
 8000cb8:	4619      	mov	r1, r3
 8000cba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000cbe:	fbb3 f3f1 	udiv	r3, r3, r1
 8000cc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	f000 f935 	bl	8000f36 <HAL_SYSTICK_Config>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d001      	beq.n	8000cd6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000cd2:	2301      	movs	r3, #1
 8000cd4:	e00e      	b.n	8000cf4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	2b0f      	cmp	r3, #15
 8000cda:	d80a      	bhi.n	8000cf2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cdc:	2200      	movs	r2, #0
 8000cde:	6879      	ldr	r1, [r7, #4]
 8000ce0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ce4:	f000 f90b 	bl	8000efe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ce8:	4a06      	ldr	r2, [pc, #24]	; (8000d04 <HAL_InitTick+0x5c>)
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	e000      	b.n	8000cf4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000cf2:	2301      	movs	r3, #1
}
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	3708      	adds	r7, #8
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	20000000 	.word	0x20000000
 8000d00:	20000008 	.word	0x20000008
 8000d04:	20000004 	.word	0x20000004

08000d08 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d0c:	4b05      	ldr	r3, [pc, #20]	; (8000d24 <HAL_IncTick+0x1c>)
 8000d0e:	781b      	ldrb	r3, [r3, #0]
 8000d10:	461a      	mov	r2, r3
 8000d12:	4b05      	ldr	r3, [pc, #20]	; (8000d28 <HAL_IncTick+0x20>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	4413      	add	r3, r2
 8000d18:	4a03      	ldr	r2, [pc, #12]	; (8000d28 <HAL_IncTick+0x20>)
 8000d1a:	6013      	str	r3, [r2, #0]
}
 8000d1c:	bf00      	nop
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bc80      	pop	{r7}
 8000d22:	4770      	bx	lr
 8000d24:	20000008 	.word	0x20000008
 8000d28:	2000002c 	.word	0x2000002c

08000d2c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	af00      	add	r7, sp, #0
  return uwTick;
 8000d30:	4b02      	ldr	r3, [pc, #8]	; (8000d3c <HAL_GetTick+0x10>)
 8000d32:	681b      	ldr	r3, [r3, #0]
}
 8000d34:	4618      	mov	r0, r3
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bc80      	pop	{r7}
 8000d3a:	4770      	bx	lr
 8000d3c:	2000002c 	.word	0x2000002c

08000d40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b084      	sub	sp, #16
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d48:	f7ff fff0 	bl	8000d2c <HAL_GetTick>
 8000d4c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d58:	d005      	beq.n	8000d66 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d5a:	4b0a      	ldr	r3, [pc, #40]	; (8000d84 <HAL_Delay+0x44>)
 8000d5c:	781b      	ldrb	r3, [r3, #0]
 8000d5e:	461a      	mov	r2, r3
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	4413      	add	r3, r2
 8000d64:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000d66:	bf00      	nop
 8000d68:	f7ff ffe0 	bl	8000d2c <HAL_GetTick>
 8000d6c:	4602      	mov	r2, r0
 8000d6e:	68bb      	ldr	r3, [r7, #8]
 8000d70:	1ad3      	subs	r3, r2, r3
 8000d72:	68fa      	ldr	r2, [r7, #12]
 8000d74:	429a      	cmp	r2, r3
 8000d76:	d8f7      	bhi.n	8000d68 <HAL_Delay+0x28>
  {
  }
}
 8000d78:	bf00      	nop
 8000d7a:	bf00      	nop
 8000d7c:	3710      	adds	r7, #16
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bd80      	pop	{r7, pc}
 8000d82:	bf00      	nop
 8000d84:	20000008 	.word	0x20000008

08000d88 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	b085      	sub	sp, #20
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	f003 0307 	and.w	r3, r3, #7
 8000d96:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d98:	4b0c      	ldr	r3, [pc, #48]	; (8000dcc <__NVIC_SetPriorityGrouping+0x44>)
 8000d9a:	68db      	ldr	r3, [r3, #12]
 8000d9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d9e:	68ba      	ldr	r2, [r7, #8]
 8000da0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000da4:	4013      	ands	r3, r2
 8000da6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000dac:	68bb      	ldr	r3, [r7, #8]
 8000dae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000db0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000db4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000db8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000dba:	4a04      	ldr	r2, [pc, #16]	; (8000dcc <__NVIC_SetPriorityGrouping+0x44>)
 8000dbc:	68bb      	ldr	r3, [r7, #8]
 8000dbe:	60d3      	str	r3, [r2, #12]
}
 8000dc0:	bf00      	nop
 8000dc2:	3714      	adds	r7, #20
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bc80      	pop	{r7}
 8000dc8:	4770      	bx	lr
 8000dca:	bf00      	nop
 8000dcc:	e000ed00 	.word	0xe000ed00

08000dd0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000dd4:	4b04      	ldr	r3, [pc, #16]	; (8000de8 <__NVIC_GetPriorityGrouping+0x18>)
 8000dd6:	68db      	ldr	r3, [r3, #12]
 8000dd8:	0a1b      	lsrs	r3, r3, #8
 8000dda:	f003 0307 	and.w	r3, r3, #7
}
 8000dde:	4618      	mov	r0, r3
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bc80      	pop	{r7}
 8000de4:	4770      	bx	lr
 8000de6:	bf00      	nop
 8000de8:	e000ed00 	.word	0xe000ed00

08000dec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000dec:	b480      	push	{r7}
 8000dee:	b083      	sub	sp, #12
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	4603      	mov	r3, r0
 8000df4:	6039      	str	r1, [r7, #0]
 8000df6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000df8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	db0a      	blt.n	8000e16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e00:	683b      	ldr	r3, [r7, #0]
 8000e02:	b2da      	uxtb	r2, r3
 8000e04:	490c      	ldr	r1, [pc, #48]	; (8000e38 <__NVIC_SetPriority+0x4c>)
 8000e06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e0a:	0112      	lsls	r2, r2, #4
 8000e0c:	b2d2      	uxtb	r2, r2
 8000e0e:	440b      	add	r3, r1
 8000e10:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e14:	e00a      	b.n	8000e2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e16:	683b      	ldr	r3, [r7, #0]
 8000e18:	b2da      	uxtb	r2, r3
 8000e1a:	4908      	ldr	r1, [pc, #32]	; (8000e3c <__NVIC_SetPriority+0x50>)
 8000e1c:	79fb      	ldrb	r3, [r7, #7]
 8000e1e:	f003 030f 	and.w	r3, r3, #15
 8000e22:	3b04      	subs	r3, #4
 8000e24:	0112      	lsls	r2, r2, #4
 8000e26:	b2d2      	uxtb	r2, r2
 8000e28:	440b      	add	r3, r1
 8000e2a:	761a      	strb	r2, [r3, #24]
}
 8000e2c:	bf00      	nop
 8000e2e:	370c      	adds	r7, #12
 8000e30:	46bd      	mov	sp, r7
 8000e32:	bc80      	pop	{r7}
 8000e34:	4770      	bx	lr
 8000e36:	bf00      	nop
 8000e38:	e000e100 	.word	0xe000e100
 8000e3c:	e000ed00 	.word	0xe000ed00

08000e40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e40:	b480      	push	{r7}
 8000e42:	b089      	sub	sp, #36	; 0x24
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	60f8      	str	r0, [r7, #12]
 8000e48:	60b9      	str	r1, [r7, #8]
 8000e4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	f003 0307 	and.w	r3, r3, #7
 8000e52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e54:	69fb      	ldr	r3, [r7, #28]
 8000e56:	f1c3 0307 	rsb	r3, r3, #7
 8000e5a:	2b04      	cmp	r3, #4
 8000e5c:	bf28      	it	cs
 8000e5e:	2304      	movcs	r3, #4
 8000e60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e62:	69fb      	ldr	r3, [r7, #28]
 8000e64:	3304      	adds	r3, #4
 8000e66:	2b06      	cmp	r3, #6
 8000e68:	d902      	bls.n	8000e70 <NVIC_EncodePriority+0x30>
 8000e6a:	69fb      	ldr	r3, [r7, #28]
 8000e6c:	3b03      	subs	r3, #3
 8000e6e:	e000      	b.n	8000e72 <NVIC_EncodePriority+0x32>
 8000e70:	2300      	movs	r3, #0
 8000e72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e74:	f04f 32ff 	mov.w	r2, #4294967295
 8000e78:	69bb      	ldr	r3, [r7, #24]
 8000e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e7e:	43da      	mvns	r2, r3
 8000e80:	68bb      	ldr	r3, [r7, #8]
 8000e82:	401a      	ands	r2, r3
 8000e84:	697b      	ldr	r3, [r7, #20]
 8000e86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e88:	f04f 31ff 	mov.w	r1, #4294967295
 8000e8c:	697b      	ldr	r3, [r7, #20]
 8000e8e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e92:	43d9      	mvns	r1, r3
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e98:	4313      	orrs	r3, r2
         );
}
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	3724      	adds	r7, #36	; 0x24
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bc80      	pop	{r7}
 8000ea2:	4770      	bx	lr

08000ea4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	3b01      	subs	r3, #1
 8000eb0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000eb4:	d301      	bcc.n	8000eba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	e00f      	b.n	8000eda <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000eba:	4a0a      	ldr	r2, [pc, #40]	; (8000ee4 <SysTick_Config+0x40>)
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	3b01      	subs	r3, #1
 8000ec0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ec2:	210f      	movs	r1, #15
 8000ec4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ec8:	f7ff ff90 	bl	8000dec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ecc:	4b05      	ldr	r3, [pc, #20]	; (8000ee4 <SysTick_Config+0x40>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ed2:	4b04      	ldr	r3, [pc, #16]	; (8000ee4 <SysTick_Config+0x40>)
 8000ed4:	2207      	movs	r2, #7
 8000ed6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ed8:	2300      	movs	r3, #0
}
 8000eda:	4618      	mov	r0, r3
 8000edc:	3708      	adds	r7, #8
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}
 8000ee2:	bf00      	nop
 8000ee4:	e000e010 	.word	0xe000e010

08000ee8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b082      	sub	sp, #8
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ef0:	6878      	ldr	r0, [r7, #4]
 8000ef2:	f7ff ff49 	bl	8000d88 <__NVIC_SetPriorityGrouping>
}
 8000ef6:	bf00      	nop
 8000ef8:	3708      	adds	r7, #8
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}

08000efe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000efe:	b580      	push	{r7, lr}
 8000f00:	b086      	sub	sp, #24
 8000f02:	af00      	add	r7, sp, #0
 8000f04:	4603      	mov	r3, r0
 8000f06:	60b9      	str	r1, [r7, #8]
 8000f08:	607a      	str	r2, [r7, #4]
 8000f0a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f10:	f7ff ff5e 	bl	8000dd0 <__NVIC_GetPriorityGrouping>
 8000f14:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f16:	687a      	ldr	r2, [r7, #4]
 8000f18:	68b9      	ldr	r1, [r7, #8]
 8000f1a:	6978      	ldr	r0, [r7, #20]
 8000f1c:	f7ff ff90 	bl	8000e40 <NVIC_EncodePriority>
 8000f20:	4602      	mov	r2, r0
 8000f22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f26:	4611      	mov	r1, r2
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f7ff ff5f 	bl	8000dec <__NVIC_SetPriority>
}
 8000f2e:	bf00      	nop
 8000f30:	3718      	adds	r7, #24
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}

08000f36 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f36:	b580      	push	{r7, lr}
 8000f38:	b082      	sub	sp, #8
 8000f3a:	af00      	add	r7, sp, #0
 8000f3c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f3e:	6878      	ldr	r0, [r7, #4]
 8000f40:	f7ff ffb0 	bl	8000ea4 <SysTick_Config>
 8000f44:	4603      	mov	r3, r0
}
 8000f46:	4618      	mov	r0, r3
 8000f48:	3708      	adds	r7, #8
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
	...

08000f50 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f50:	b480      	push	{r7}
 8000f52:	b08b      	sub	sp, #44	; 0x2c
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
 8000f58:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f62:	e148      	b.n	80011f6 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000f64:	2201      	movs	r2, #1
 8000f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f68:	fa02 f303 	lsl.w	r3, r2, r3
 8000f6c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	69fa      	ldr	r2, [r7, #28]
 8000f74:	4013      	ands	r3, r2
 8000f76:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000f78:	69ba      	ldr	r2, [r7, #24]
 8000f7a:	69fb      	ldr	r3, [r7, #28]
 8000f7c:	429a      	cmp	r2, r3
 8000f7e:	f040 8137 	bne.w	80011f0 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000f82:	683b      	ldr	r3, [r7, #0]
 8000f84:	685b      	ldr	r3, [r3, #4]
 8000f86:	4aa3      	ldr	r2, [pc, #652]	; (8001214 <HAL_GPIO_Init+0x2c4>)
 8000f88:	4293      	cmp	r3, r2
 8000f8a:	d05e      	beq.n	800104a <HAL_GPIO_Init+0xfa>
 8000f8c:	4aa1      	ldr	r2, [pc, #644]	; (8001214 <HAL_GPIO_Init+0x2c4>)
 8000f8e:	4293      	cmp	r3, r2
 8000f90:	d875      	bhi.n	800107e <HAL_GPIO_Init+0x12e>
 8000f92:	4aa1      	ldr	r2, [pc, #644]	; (8001218 <HAL_GPIO_Init+0x2c8>)
 8000f94:	4293      	cmp	r3, r2
 8000f96:	d058      	beq.n	800104a <HAL_GPIO_Init+0xfa>
 8000f98:	4a9f      	ldr	r2, [pc, #636]	; (8001218 <HAL_GPIO_Init+0x2c8>)
 8000f9a:	4293      	cmp	r3, r2
 8000f9c:	d86f      	bhi.n	800107e <HAL_GPIO_Init+0x12e>
 8000f9e:	4a9f      	ldr	r2, [pc, #636]	; (800121c <HAL_GPIO_Init+0x2cc>)
 8000fa0:	4293      	cmp	r3, r2
 8000fa2:	d052      	beq.n	800104a <HAL_GPIO_Init+0xfa>
 8000fa4:	4a9d      	ldr	r2, [pc, #628]	; (800121c <HAL_GPIO_Init+0x2cc>)
 8000fa6:	4293      	cmp	r3, r2
 8000fa8:	d869      	bhi.n	800107e <HAL_GPIO_Init+0x12e>
 8000faa:	4a9d      	ldr	r2, [pc, #628]	; (8001220 <HAL_GPIO_Init+0x2d0>)
 8000fac:	4293      	cmp	r3, r2
 8000fae:	d04c      	beq.n	800104a <HAL_GPIO_Init+0xfa>
 8000fb0:	4a9b      	ldr	r2, [pc, #620]	; (8001220 <HAL_GPIO_Init+0x2d0>)
 8000fb2:	4293      	cmp	r3, r2
 8000fb4:	d863      	bhi.n	800107e <HAL_GPIO_Init+0x12e>
 8000fb6:	4a9b      	ldr	r2, [pc, #620]	; (8001224 <HAL_GPIO_Init+0x2d4>)
 8000fb8:	4293      	cmp	r3, r2
 8000fba:	d046      	beq.n	800104a <HAL_GPIO_Init+0xfa>
 8000fbc:	4a99      	ldr	r2, [pc, #612]	; (8001224 <HAL_GPIO_Init+0x2d4>)
 8000fbe:	4293      	cmp	r3, r2
 8000fc0:	d85d      	bhi.n	800107e <HAL_GPIO_Init+0x12e>
 8000fc2:	2b12      	cmp	r3, #18
 8000fc4:	d82a      	bhi.n	800101c <HAL_GPIO_Init+0xcc>
 8000fc6:	2b12      	cmp	r3, #18
 8000fc8:	d859      	bhi.n	800107e <HAL_GPIO_Init+0x12e>
 8000fca:	a201      	add	r2, pc, #4	; (adr r2, 8000fd0 <HAL_GPIO_Init+0x80>)
 8000fcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fd0:	0800104b 	.word	0x0800104b
 8000fd4:	08001025 	.word	0x08001025
 8000fd8:	08001037 	.word	0x08001037
 8000fdc:	08001079 	.word	0x08001079
 8000fe0:	0800107f 	.word	0x0800107f
 8000fe4:	0800107f 	.word	0x0800107f
 8000fe8:	0800107f 	.word	0x0800107f
 8000fec:	0800107f 	.word	0x0800107f
 8000ff0:	0800107f 	.word	0x0800107f
 8000ff4:	0800107f 	.word	0x0800107f
 8000ff8:	0800107f 	.word	0x0800107f
 8000ffc:	0800107f 	.word	0x0800107f
 8001000:	0800107f 	.word	0x0800107f
 8001004:	0800107f 	.word	0x0800107f
 8001008:	0800107f 	.word	0x0800107f
 800100c:	0800107f 	.word	0x0800107f
 8001010:	0800107f 	.word	0x0800107f
 8001014:	0800102d 	.word	0x0800102d
 8001018:	08001041 	.word	0x08001041
 800101c:	4a82      	ldr	r2, [pc, #520]	; (8001228 <HAL_GPIO_Init+0x2d8>)
 800101e:	4293      	cmp	r3, r2
 8001020:	d013      	beq.n	800104a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001022:	e02c      	b.n	800107e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	68db      	ldr	r3, [r3, #12]
 8001028:	623b      	str	r3, [r7, #32]
          break;
 800102a:	e029      	b.n	8001080 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	68db      	ldr	r3, [r3, #12]
 8001030:	3304      	adds	r3, #4
 8001032:	623b      	str	r3, [r7, #32]
          break;
 8001034:	e024      	b.n	8001080 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	68db      	ldr	r3, [r3, #12]
 800103a:	3308      	adds	r3, #8
 800103c:	623b      	str	r3, [r7, #32]
          break;
 800103e:	e01f      	b.n	8001080 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	68db      	ldr	r3, [r3, #12]
 8001044:	330c      	adds	r3, #12
 8001046:	623b      	str	r3, [r7, #32]
          break;
 8001048:	e01a      	b.n	8001080 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	689b      	ldr	r3, [r3, #8]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d102      	bne.n	8001058 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001052:	2304      	movs	r3, #4
 8001054:	623b      	str	r3, [r7, #32]
          break;
 8001056:	e013      	b.n	8001080 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001058:	683b      	ldr	r3, [r7, #0]
 800105a:	689b      	ldr	r3, [r3, #8]
 800105c:	2b01      	cmp	r3, #1
 800105e:	d105      	bne.n	800106c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001060:	2308      	movs	r3, #8
 8001062:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	69fa      	ldr	r2, [r7, #28]
 8001068:	611a      	str	r2, [r3, #16]
          break;
 800106a:	e009      	b.n	8001080 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800106c:	2308      	movs	r3, #8
 800106e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	69fa      	ldr	r2, [r7, #28]
 8001074:	615a      	str	r2, [r3, #20]
          break;
 8001076:	e003      	b.n	8001080 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001078:	2300      	movs	r3, #0
 800107a:	623b      	str	r3, [r7, #32]
          break;
 800107c:	e000      	b.n	8001080 <HAL_GPIO_Init+0x130>
          break;
 800107e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001080:	69bb      	ldr	r3, [r7, #24]
 8001082:	2bff      	cmp	r3, #255	; 0xff
 8001084:	d801      	bhi.n	800108a <HAL_GPIO_Init+0x13a>
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	e001      	b.n	800108e <HAL_GPIO_Init+0x13e>
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	3304      	adds	r3, #4
 800108e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001090:	69bb      	ldr	r3, [r7, #24]
 8001092:	2bff      	cmp	r3, #255	; 0xff
 8001094:	d802      	bhi.n	800109c <HAL_GPIO_Init+0x14c>
 8001096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001098:	009b      	lsls	r3, r3, #2
 800109a:	e002      	b.n	80010a2 <HAL_GPIO_Init+0x152>
 800109c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800109e:	3b08      	subs	r3, #8
 80010a0:	009b      	lsls	r3, r3, #2
 80010a2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80010a4:	697b      	ldr	r3, [r7, #20]
 80010a6:	681a      	ldr	r2, [r3, #0]
 80010a8:	210f      	movs	r1, #15
 80010aa:	693b      	ldr	r3, [r7, #16]
 80010ac:	fa01 f303 	lsl.w	r3, r1, r3
 80010b0:	43db      	mvns	r3, r3
 80010b2:	401a      	ands	r2, r3
 80010b4:	6a39      	ldr	r1, [r7, #32]
 80010b6:	693b      	ldr	r3, [r7, #16]
 80010b8:	fa01 f303 	lsl.w	r3, r1, r3
 80010bc:	431a      	orrs	r2, r3
 80010be:	697b      	ldr	r3, [r7, #20]
 80010c0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80010c2:	683b      	ldr	r3, [r7, #0]
 80010c4:	685b      	ldr	r3, [r3, #4]
 80010c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	f000 8090 	beq.w	80011f0 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80010d0:	4b56      	ldr	r3, [pc, #344]	; (800122c <HAL_GPIO_Init+0x2dc>)
 80010d2:	699b      	ldr	r3, [r3, #24]
 80010d4:	4a55      	ldr	r2, [pc, #340]	; (800122c <HAL_GPIO_Init+0x2dc>)
 80010d6:	f043 0301 	orr.w	r3, r3, #1
 80010da:	6193      	str	r3, [r2, #24]
 80010dc:	4b53      	ldr	r3, [pc, #332]	; (800122c <HAL_GPIO_Init+0x2dc>)
 80010de:	699b      	ldr	r3, [r3, #24]
 80010e0:	f003 0301 	and.w	r3, r3, #1
 80010e4:	60bb      	str	r3, [r7, #8]
 80010e6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80010e8:	4a51      	ldr	r2, [pc, #324]	; (8001230 <HAL_GPIO_Init+0x2e0>)
 80010ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010ec:	089b      	lsrs	r3, r3, #2
 80010ee:	3302      	adds	r3, #2
 80010f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010f4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80010f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010f8:	f003 0303 	and.w	r3, r3, #3
 80010fc:	009b      	lsls	r3, r3, #2
 80010fe:	220f      	movs	r2, #15
 8001100:	fa02 f303 	lsl.w	r3, r2, r3
 8001104:	43db      	mvns	r3, r3
 8001106:	68fa      	ldr	r2, [r7, #12]
 8001108:	4013      	ands	r3, r2
 800110a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	4a49      	ldr	r2, [pc, #292]	; (8001234 <HAL_GPIO_Init+0x2e4>)
 8001110:	4293      	cmp	r3, r2
 8001112:	d00d      	beq.n	8001130 <HAL_GPIO_Init+0x1e0>
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	4a48      	ldr	r2, [pc, #288]	; (8001238 <HAL_GPIO_Init+0x2e8>)
 8001118:	4293      	cmp	r3, r2
 800111a:	d007      	beq.n	800112c <HAL_GPIO_Init+0x1dc>
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	4a47      	ldr	r2, [pc, #284]	; (800123c <HAL_GPIO_Init+0x2ec>)
 8001120:	4293      	cmp	r3, r2
 8001122:	d101      	bne.n	8001128 <HAL_GPIO_Init+0x1d8>
 8001124:	2302      	movs	r3, #2
 8001126:	e004      	b.n	8001132 <HAL_GPIO_Init+0x1e2>
 8001128:	2303      	movs	r3, #3
 800112a:	e002      	b.n	8001132 <HAL_GPIO_Init+0x1e2>
 800112c:	2301      	movs	r3, #1
 800112e:	e000      	b.n	8001132 <HAL_GPIO_Init+0x1e2>
 8001130:	2300      	movs	r3, #0
 8001132:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001134:	f002 0203 	and.w	r2, r2, #3
 8001138:	0092      	lsls	r2, r2, #2
 800113a:	4093      	lsls	r3, r2
 800113c:	68fa      	ldr	r2, [r7, #12]
 800113e:	4313      	orrs	r3, r2
 8001140:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001142:	493b      	ldr	r1, [pc, #236]	; (8001230 <HAL_GPIO_Init+0x2e0>)
 8001144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001146:	089b      	lsrs	r3, r3, #2
 8001148:	3302      	adds	r3, #2
 800114a:	68fa      	ldr	r2, [r7, #12]
 800114c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001150:	683b      	ldr	r3, [r7, #0]
 8001152:	685b      	ldr	r3, [r3, #4]
 8001154:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001158:	2b00      	cmp	r3, #0
 800115a:	d006      	beq.n	800116a <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800115c:	4b38      	ldr	r3, [pc, #224]	; (8001240 <HAL_GPIO_Init+0x2f0>)
 800115e:	689a      	ldr	r2, [r3, #8]
 8001160:	4937      	ldr	r1, [pc, #220]	; (8001240 <HAL_GPIO_Init+0x2f0>)
 8001162:	69bb      	ldr	r3, [r7, #24]
 8001164:	4313      	orrs	r3, r2
 8001166:	608b      	str	r3, [r1, #8]
 8001168:	e006      	b.n	8001178 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800116a:	4b35      	ldr	r3, [pc, #212]	; (8001240 <HAL_GPIO_Init+0x2f0>)
 800116c:	689a      	ldr	r2, [r3, #8]
 800116e:	69bb      	ldr	r3, [r7, #24]
 8001170:	43db      	mvns	r3, r3
 8001172:	4933      	ldr	r1, [pc, #204]	; (8001240 <HAL_GPIO_Init+0x2f0>)
 8001174:	4013      	ands	r3, r2
 8001176:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	685b      	ldr	r3, [r3, #4]
 800117c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001180:	2b00      	cmp	r3, #0
 8001182:	d006      	beq.n	8001192 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001184:	4b2e      	ldr	r3, [pc, #184]	; (8001240 <HAL_GPIO_Init+0x2f0>)
 8001186:	68da      	ldr	r2, [r3, #12]
 8001188:	492d      	ldr	r1, [pc, #180]	; (8001240 <HAL_GPIO_Init+0x2f0>)
 800118a:	69bb      	ldr	r3, [r7, #24]
 800118c:	4313      	orrs	r3, r2
 800118e:	60cb      	str	r3, [r1, #12]
 8001190:	e006      	b.n	80011a0 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001192:	4b2b      	ldr	r3, [pc, #172]	; (8001240 <HAL_GPIO_Init+0x2f0>)
 8001194:	68da      	ldr	r2, [r3, #12]
 8001196:	69bb      	ldr	r3, [r7, #24]
 8001198:	43db      	mvns	r3, r3
 800119a:	4929      	ldr	r1, [pc, #164]	; (8001240 <HAL_GPIO_Init+0x2f0>)
 800119c:	4013      	ands	r3, r2
 800119e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	685b      	ldr	r3, [r3, #4]
 80011a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d006      	beq.n	80011ba <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80011ac:	4b24      	ldr	r3, [pc, #144]	; (8001240 <HAL_GPIO_Init+0x2f0>)
 80011ae:	685a      	ldr	r2, [r3, #4]
 80011b0:	4923      	ldr	r1, [pc, #140]	; (8001240 <HAL_GPIO_Init+0x2f0>)
 80011b2:	69bb      	ldr	r3, [r7, #24]
 80011b4:	4313      	orrs	r3, r2
 80011b6:	604b      	str	r3, [r1, #4]
 80011b8:	e006      	b.n	80011c8 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80011ba:	4b21      	ldr	r3, [pc, #132]	; (8001240 <HAL_GPIO_Init+0x2f0>)
 80011bc:	685a      	ldr	r2, [r3, #4]
 80011be:	69bb      	ldr	r3, [r7, #24]
 80011c0:	43db      	mvns	r3, r3
 80011c2:	491f      	ldr	r1, [pc, #124]	; (8001240 <HAL_GPIO_Init+0x2f0>)
 80011c4:	4013      	ands	r3, r2
 80011c6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	685b      	ldr	r3, [r3, #4]
 80011cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d006      	beq.n	80011e2 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80011d4:	4b1a      	ldr	r3, [pc, #104]	; (8001240 <HAL_GPIO_Init+0x2f0>)
 80011d6:	681a      	ldr	r2, [r3, #0]
 80011d8:	4919      	ldr	r1, [pc, #100]	; (8001240 <HAL_GPIO_Init+0x2f0>)
 80011da:	69bb      	ldr	r3, [r7, #24]
 80011dc:	4313      	orrs	r3, r2
 80011de:	600b      	str	r3, [r1, #0]
 80011e0:	e006      	b.n	80011f0 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80011e2:	4b17      	ldr	r3, [pc, #92]	; (8001240 <HAL_GPIO_Init+0x2f0>)
 80011e4:	681a      	ldr	r2, [r3, #0]
 80011e6:	69bb      	ldr	r3, [r7, #24]
 80011e8:	43db      	mvns	r3, r3
 80011ea:	4915      	ldr	r1, [pc, #84]	; (8001240 <HAL_GPIO_Init+0x2f0>)
 80011ec:	4013      	ands	r3, r2
 80011ee:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80011f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011f2:	3301      	adds	r3, #1
 80011f4:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	681a      	ldr	r2, [r3, #0]
 80011fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011fc:	fa22 f303 	lsr.w	r3, r2, r3
 8001200:	2b00      	cmp	r3, #0
 8001202:	f47f aeaf 	bne.w	8000f64 <HAL_GPIO_Init+0x14>
  }
}
 8001206:	bf00      	nop
 8001208:	bf00      	nop
 800120a:	372c      	adds	r7, #44	; 0x2c
 800120c:	46bd      	mov	sp, r7
 800120e:	bc80      	pop	{r7}
 8001210:	4770      	bx	lr
 8001212:	bf00      	nop
 8001214:	10320000 	.word	0x10320000
 8001218:	10310000 	.word	0x10310000
 800121c:	10220000 	.word	0x10220000
 8001220:	10210000 	.word	0x10210000
 8001224:	10120000 	.word	0x10120000
 8001228:	10110000 	.word	0x10110000
 800122c:	40021000 	.word	0x40021000
 8001230:	40010000 	.word	0x40010000
 8001234:	40010800 	.word	0x40010800
 8001238:	40010c00 	.word	0x40010c00
 800123c:	40011000 	.word	0x40011000
 8001240:	40010400 	.word	0x40010400

08001244 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001244:	b480      	push	{r7}
 8001246:	b083      	sub	sp, #12
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
 800124c:	460b      	mov	r3, r1
 800124e:	807b      	strh	r3, [r7, #2]
 8001250:	4613      	mov	r3, r2
 8001252:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001254:	787b      	ldrb	r3, [r7, #1]
 8001256:	2b00      	cmp	r3, #0
 8001258:	d003      	beq.n	8001262 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800125a:	887a      	ldrh	r2, [r7, #2]
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001260:	e003      	b.n	800126a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001262:	887b      	ldrh	r3, [r7, #2]
 8001264:	041a      	lsls	r2, r3, #16
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	611a      	str	r2, [r3, #16]
}
 800126a:	bf00      	nop
 800126c:	370c      	adds	r7, #12
 800126e:	46bd      	mov	sp, r7
 8001270:	bc80      	pop	{r7}
 8001272:	4770      	bx	lr

08001274 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b086      	sub	sp, #24
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	2b00      	cmp	r3, #0
 8001280:	d101      	bne.n	8001286 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001282:	2301      	movs	r3, #1
 8001284:	e26c      	b.n	8001760 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f003 0301 	and.w	r3, r3, #1
 800128e:	2b00      	cmp	r3, #0
 8001290:	f000 8087 	beq.w	80013a2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001294:	4b92      	ldr	r3, [pc, #584]	; (80014e0 <HAL_RCC_OscConfig+0x26c>)
 8001296:	685b      	ldr	r3, [r3, #4]
 8001298:	f003 030c 	and.w	r3, r3, #12
 800129c:	2b04      	cmp	r3, #4
 800129e:	d00c      	beq.n	80012ba <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80012a0:	4b8f      	ldr	r3, [pc, #572]	; (80014e0 <HAL_RCC_OscConfig+0x26c>)
 80012a2:	685b      	ldr	r3, [r3, #4]
 80012a4:	f003 030c 	and.w	r3, r3, #12
 80012a8:	2b08      	cmp	r3, #8
 80012aa:	d112      	bne.n	80012d2 <HAL_RCC_OscConfig+0x5e>
 80012ac:	4b8c      	ldr	r3, [pc, #560]	; (80014e0 <HAL_RCC_OscConfig+0x26c>)
 80012ae:	685b      	ldr	r3, [r3, #4]
 80012b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012b8:	d10b      	bne.n	80012d2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012ba:	4b89      	ldr	r3, [pc, #548]	; (80014e0 <HAL_RCC_OscConfig+0x26c>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d06c      	beq.n	80013a0 <HAL_RCC_OscConfig+0x12c>
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	685b      	ldr	r3, [r3, #4]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d168      	bne.n	80013a0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80012ce:	2301      	movs	r3, #1
 80012d0:	e246      	b.n	8001760 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	685b      	ldr	r3, [r3, #4]
 80012d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012da:	d106      	bne.n	80012ea <HAL_RCC_OscConfig+0x76>
 80012dc:	4b80      	ldr	r3, [pc, #512]	; (80014e0 <HAL_RCC_OscConfig+0x26c>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	4a7f      	ldr	r2, [pc, #508]	; (80014e0 <HAL_RCC_OscConfig+0x26c>)
 80012e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012e6:	6013      	str	r3, [r2, #0]
 80012e8:	e02e      	b.n	8001348 <HAL_RCC_OscConfig+0xd4>
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	685b      	ldr	r3, [r3, #4]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d10c      	bne.n	800130c <HAL_RCC_OscConfig+0x98>
 80012f2:	4b7b      	ldr	r3, [pc, #492]	; (80014e0 <HAL_RCC_OscConfig+0x26c>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	4a7a      	ldr	r2, [pc, #488]	; (80014e0 <HAL_RCC_OscConfig+0x26c>)
 80012f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012fc:	6013      	str	r3, [r2, #0]
 80012fe:	4b78      	ldr	r3, [pc, #480]	; (80014e0 <HAL_RCC_OscConfig+0x26c>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	4a77      	ldr	r2, [pc, #476]	; (80014e0 <HAL_RCC_OscConfig+0x26c>)
 8001304:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001308:	6013      	str	r3, [r2, #0]
 800130a:	e01d      	b.n	8001348 <HAL_RCC_OscConfig+0xd4>
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	685b      	ldr	r3, [r3, #4]
 8001310:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001314:	d10c      	bne.n	8001330 <HAL_RCC_OscConfig+0xbc>
 8001316:	4b72      	ldr	r3, [pc, #456]	; (80014e0 <HAL_RCC_OscConfig+0x26c>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	4a71      	ldr	r2, [pc, #452]	; (80014e0 <HAL_RCC_OscConfig+0x26c>)
 800131c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001320:	6013      	str	r3, [r2, #0]
 8001322:	4b6f      	ldr	r3, [pc, #444]	; (80014e0 <HAL_RCC_OscConfig+0x26c>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	4a6e      	ldr	r2, [pc, #440]	; (80014e0 <HAL_RCC_OscConfig+0x26c>)
 8001328:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800132c:	6013      	str	r3, [r2, #0]
 800132e:	e00b      	b.n	8001348 <HAL_RCC_OscConfig+0xd4>
 8001330:	4b6b      	ldr	r3, [pc, #428]	; (80014e0 <HAL_RCC_OscConfig+0x26c>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	4a6a      	ldr	r2, [pc, #424]	; (80014e0 <HAL_RCC_OscConfig+0x26c>)
 8001336:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800133a:	6013      	str	r3, [r2, #0]
 800133c:	4b68      	ldr	r3, [pc, #416]	; (80014e0 <HAL_RCC_OscConfig+0x26c>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	4a67      	ldr	r2, [pc, #412]	; (80014e0 <HAL_RCC_OscConfig+0x26c>)
 8001342:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001346:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	685b      	ldr	r3, [r3, #4]
 800134c:	2b00      	cmp	r3, #0
 800134e:	d013      	beq.n	8001378 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001350:	f7ff fcec 	bl	8000d2c <HAL_GetTick>
 8001354:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001356:	e008      	b.n	800136a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001358:	f7ff fce8 	bl	8000d2c <HAL_GetTick>
 800135c:	4602      	mov	r2, r0
 800135e:	693b      	ldr	r3, [r7, #16]
 8001360:	1ad3      	subs	r3, r2, r3
 8001362:	2b64      	cmp	r3, #100	; 0x64
 8001364:	d901      	bls.n	800136a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001366:	2303      	movs	r3, #3
 8001368:	e1fa      	b.n	8001760 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800136a:	4b5d      	ldr	r3, [pc, #372]	; (80014e0 <HAL_RCC_OscConfig+0x26c>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001372:	2b00      	cmp	r3, #0
 8001374:	d0f0      	beq.n	8001358 <HAL_RCC_OscConfig+0xe4>
 8001376:	e014      	b.n	80013a2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001378:	f7ff fcd8 	bl	8000d2c <HAL_GetTick>
 800137c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800137e:	e008      	b.n	8001392 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001380:	f7ff fcd4 	bl	8000d2c <HAL_GetTick>
 8001384:	4602      	mov	r2, r0
 8001386:	693b      	ldr	r3, [r7, #16]
 8001388:	1ad3      	subs	r3, r2, r3
 800138a:	2b64      	cmp	r3, #100	; 0x64
 800138c:	d901      	bls.n	8001392 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800138e:	2303      	movs	r3, #3
 8001390:	e1e6      	b.n	8001760 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001392:	4b53      	ldr	r3, [pc, #332]	; (80014e0 <HAL_RCC_OscConfig+0x26c>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800139a:	2b00      	cmp	r3, #0
 800139c:	d1f0      	bne.n	8001380 <HAL_RCC_OscConfig+0x10c>
 800139e:	e000      	b.n	80013a2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	f003 0302 	and.w	r3, r3, #2
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d063      	beq.n	8001476 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80013ae:	4b4c      	ldr	r3, [pc, #304]	; (80014e0 <HAL_RCC_OscConfig+0x26c>)
 80013b0:	685b      	ldr	r3, [r3, #4]
 80013b2:	f003 030c 	and.w	r3, r3, #12
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d00b      	beq.n	80013d2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80013ba:	4b49      	ldr	r3, [pc, #292]	; (80014e0 <HAL_RCC_OscConfig+0x26c>)
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	f003 030c 	and.w	r3, r3, #12
 80013c2:	2b08      	cmp	r3, #8
 80013c4:	d11c      	bne.n	8001400 <HAL_RCC_OscConfig+0x18c>
 80013c6:	4b46      	ldr	r3, [pc, #280]	; (80014e0 <HAL_RCC_OscConfig+0x26c>)
 80013c8:	685b      	ldr	r3, [r3, #4]
 80013ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d116      	bne.n	8001400 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013d2:	4b43      	ldr	r3, [pc, #268]	; (80014e0 <HAL_RCC_OscConfig+0x26c>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f003 0302 	and.w	r3, r3, #2
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d005      	beq.n	80013ea <HAL_RCC_OscConfig+0x176>
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	691b      	ldr	r3, [r3, #16]
 80013e2:	2b01      	cmp	r3, #1
 80013e4:	d001      	beq.n	80013ea <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80013e6:	2301      	movs	r3, #1
 80013e8:	e1ba      	b.n	8001760 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013ea:	4b3d      	ldr	r3, [pc, #244]	; (80014e0 <HAL_RCC_OscConfig+0x26c>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	695b      	ldr	r3, [r3, #20]
 80013f6:	00db      	lsls	r3, r3, #3
 80013f8:	4939      	ldr	r1, [pc, #228]	; (80014e0 <HAL_RCC_OscConfig+0x26c>)
 80013fa:	4313      	orrs	r3, r2
 80013fc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013fe:	e03a      	b.n	8001476 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	691b      	ldr	r3, [r3, #16]
 8001404:	2b00      	cmp	r3, #0
 8001406:	d020      	beq.n	800144a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001408:	4b36      	ldr	r3, [pc, #216]	; (80014e4 <HAL_RCC_OscConfig+0x270>)
 800140a:	2201      	movs	r2, #1
 800140c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800140e:	f7ff fc8d 	bl	8000d2c <HAL_GetTick>
 8001412:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001414:	e008      	b.n	8001428 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001416:	f7ff fc89 	bl	8000d2c <HAL_GetTick>
 800141a:	4602      	mov	r2, r0
 800141c:	693b      	ldr	r3, [r7, #16]
 800141e:	1ad3      	subs	r3, r2, r3
 8001420:	2b02      	cmp	r3, #2
 8001422:	d901      	bls.n	8001428 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001424:	2303      	movs	r3, #3
 8001426:	e19b      	b.n	8001760 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001428:	4b2d      	ldr	r3, [pc, #180]	; (80014e0 <HAL_RCC_OscConfig+0x26c>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	f003 0302 	and.w	r3, r3, #2
 8001430:	2b00      	cmp	r3, #0
 8001432:	d0f0      	beq.n	8001416 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001434:	4b2a      	ldr	r3, [pc, #168]	; (80014e0 <HAL_RCC_OscConfig+0x26c>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	695b      	ldr	r3, [r3, #20]
 8001440:	00db      	lsls	r3, r3, #3
 8001442:	4927      	ldr	r1, [pc, #156]	; (80014e0 <HAL_RCC_OscConfig+0x26c>)
 8001444:	4313      	orrs	r3, r2
 8001446:	600b      	str	r3, [r1, #0]
 8001448:	e015      	b.n	8001476 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800144a:	4b26      	ldr	r3, [pc, #152]	; (80014e4 <HAL_RCC_OscConfig+0x270>)
 800144c:	2200      	movs	r2, #0
 800144e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001450:	f7ff fc6c 	bl	8000d2c <HAL_GetTick>
 8001454:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001456:	e008      	b.n	800146a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001458:	f7ff fc68 	bl	8000d2c <HAL_GetTick>
 800145c:	4602      	mov	r2, r0
 800145e:	693b      	ldr	r3, [r7, #16]
 8001460:	1ad3      	subs	r3, r2, r3
 8001462:	2b02      	cmp	r3, #2
 8001464:	d901      	bls.n	800146a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001466:	2303      	movs	r3, #3
 8001468:	e17a      	b.n	8001760 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800146a:	4b1d      	ldr	r3, [pc, #116]	; (80014e0 <HAL_RCC_OscConfig+0x26c>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f003 0302 	and.w	r3, r3, #2
 8001472:	2b00      	cmp	r3, #0
 8001474:	d1f0      	bne.n	8001458 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f003 0308 	and.w	r3, r3, #8
 800147e:	2b00      	cmp	r3, #0
 8001480:	d03a      	beq.n	80014f8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	699b      	ldr	r3, [r3, #24]
 8001486:	2b00      	cmp	r3, #0
 8001488:	d019      	beq.n	80014be <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800148a:	4b17      	ldr	r3, [pc, #92]	; (80014e8 <HAL_RCC_OscConfig+0x274>)
 800148c:	2201      	movs	r2, #1
 800148e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001490:	f7ff fc4c 	bl	8000d2c <HAL_GetTick>
 8001494:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001496:	e008      	b.n	80014aa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001498:	f7ff fc48 	bl	8000d2c <HAL_GetTick>
 800149c:	4602      	mov	r2, r0
 800149e:	693b      	ldr	r3, [r7, #16]
 80014a0:	1ad3      	subs	r3, r2, r3
 80014a2:	2b02      	cmp	r3, #2
 80014a4:	d901      	bls.n	80014aa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80014a6:	2303      	movs	r3, #3
 80014a8:	e15a      	b.n	8001760 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014aa:	4b0d      	ldr	r3, [pc, #52]	; (80014e0 <HAL_RCC_OscConfig+0x26c>)
 80014ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014ae:	f003 0302 	and.w	r3, r3, #2
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d0f0      	beq.n	8001498 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80014b6:	2001      	movs	r0, #1
 80014b8:	f000 fa9a 	bl	80019f0 <RCC_Delay>
 80014bc:	e01c      	b.n	80014f8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014be:	4b0a      	ldr	r3, [pc, #40]	; (80014e8 <HAL_RCC_OscConfig+0x274>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014c4:	f7ff fc32 	bl	8000d2c <HAL_GetTick>
 80014c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014ca:	e00f      	b.n	80014ec <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014cc:	f7ff fc2e 	bl	8000d2c <HAL_GetTick>
 80014d0:	4602      	mov	r2, r0
 80014d2:	693b      	ldr	r3, [r7, #16]
 80014d4:	1ad3      	subs	r3, r2, r3
 80014d6:	2b02      	cmp	r3, #2
 80014d8:	d908      	bls.n	80014ec <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80014da:	2303      	movs	r3, #3
 80014dc:	e140      	b.n	8001760 <HAL_RCC_OscConfig+0x4ec>
 80014de:	bf00      	nop
 80014e0:	40021000 	.word	0x40021000
 80014e4:	42420000 	.word	0x42420000
 80014e8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014ec:	4b9e      	ldr	r3, [pc, #632]	; (8001768 <HAL_RCC_OscConfig+0x4f4>)
 80014ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014f0:	f003 0302 	and.w	r3, r3, #2
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d1e9      	bne.n	80014cc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	f003 0304 	and.w	r3, r3, #4
 8001500:	2b00      	cmp	r3, #0
 8001502:	f000 80a6 	beq.w	8001652 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001506:	2300      	movs	r3, #0
 8001508:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800150a:	4b97      	ldr	r3, [pc, #604]	; (8001768 <HAL_RCC_OscConfig+0x4f4>)
 800150c:	69db      	ldr	r3, [r3, #28]
 800150e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001512:	2b00      	cmp	r3, #0
 8001514:	d10d      	bne.n	8001532 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001516:	4b94      	ldr	r3, [pc, #592]	; (8001768 <HAL_RCC_OscConfig+0x4f4>)
 8001518:	69db      	ldr	r3, [r3, #28]
 800151a:	4a93      	ldr	r2, [pc, #588]	; (8001768 <HAL_RCC_OscConfig+0x4f4>)
 800151c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001520:	61d3      	str	r3, [r2, #28]
 8001522:	4b91      	ldr	r3, [pc, #580]	; (8001768 <HAL_RCC_OscConfig+0x4f4>)
 8001524:	69db      	ldr	r3, [r3, #28]
 8001526:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800152a:	60bb      	str	r3, [r7, #8]
 800152c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800152e:	2301      	movs	r3, #1
 8001530:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001532:	4b8e      	ldr	r3, [pc, #568]	; (800176c <HAL_RCC_OscConfig+0x4f8>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800153a:	2b00      	cmp	r3, #0
 800153c:	d118      	bne.n	8001570 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800153e:	4b8b      	ldr	r3, [pc, #556]	; (800176c <HAL_RCC_OscConfig+0x4f8>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	4a8a      	ldr	r2, [pc, #552]	; (800176c <HAL_RCC_OscConfig+0x4f8>)
 8001544:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001548:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800154a:	f7ff fbef 	bl	8000d2c <HAL_GetTick>
 800154e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001550:	e008      	b.n	8001564 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001552:	f7ff fbeb 	bl	8000d2c <HAL_GetTick>
 8001556:	4602      	mov	r2, r0
 8001558:	693b      	ldr	r3, [r7, #16]
 800155a:	1ad3      	subs	r3, r2, r3
 800155c:	2b64      	cmp	r3, #100	; 0x64
 800155e:	d901      	bls.n	8001564 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001560:	2303      	movs	r3, #3
 8001562:	e0fd      	b.n	8001760 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001564:	4b81      	ldr	r3, [pc, #516]	; (800176c <HAL_RCC_OscConfig+0x4f8>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800156c:	2b00      	cmp	r3, #0
 800156e:	d0f0      	beq.n	8001552 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	68db      	ldr	r3, [r3, #12]
 8001574:	2b01      	cmp	r3, #1
 8001576:	d106      	bne.n	8001586 <HAL_RCC_OscConfig+0x312>
 8001578:	4b7b      	ldr	r3, [pc, #492]	; (8001768 <HAL_RCC_OscConfig+0x4f4>)
 800157a:	6a1b      	ldr	r3, [r3, #32]
 800157c:	4a7a      	ldr	r2, [pc, #488]	; (8001768 <HAL_RCC_OscConfig+0x4f4>)
 800157e:	f043 0301 	orr.w	r3, r3, #1
 8001582:	6213      	str	r3, [r2, #32]
 8001584:	e02d      	b.n	80015e2 <HAL_RCC_OscConfig+0x36e>
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	68db      	ldr	r3, [r3, #12]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d10c      	bne.n	80015a8 <HAL_RCC_OscConfig+0x334>
 800158e:	4b76      	ldr	r3, [pc, #472]	; (8001768 <HAL_RCC_OscConfig+0x4f4>)
 8001590:	6a1b      	ldr	r3, [r3, #32]
 8001592:	4a75      	ldr	r2, [pc, #468]	; (8001768 <HAL_RCC_OscConfig+0x4f4>)
 8001594:	f023 0301 	bic.w	r3, r3, #1
 8001598:	6213      	str	r3, [r2, #32]
 800159a:	4b73      	ldr	r3, [pc, #460]	; (8001768 <HAL_RCC_OscConfig+0x4f4>)
 800159c:	6a1b      	ldr	r3, [r3, #32]
 800159e:	4a72      	ldr	r2, [pc, #456]	; (8001768 <HAL_RCC_OscConfig+0x4f4>)
 80015a0:	f023 0304 	bic.w	r3, r3, #4
 80015a4:	6213      	str	r3, [r2, #32]
 80015a6:	e01c      	b.n	80015e2 <HAL_RCC_OscConfig+0x36e>
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	68db      	ldr	r3, [r3, #12]
 80015ac:	2b05      	cmp	r3, #5
 80015ae:	d10c      	bne.n	80015ca <HAL_RCC_OscConfig+0x356>
 80015b0:	4b6d      	ldr	r3, [pc, #436]	; (8001768 <HAL_RCC_OscConfig+0x4f4>)
 80015b2:	6a1b      	ldr	r3, [r3, #32]
 80015b4:	4a6c      	ldr	r2, [pc, #432]	; (8001768 <HAL_RCC_OscConfig+0x4f4>)
 80015b6:	f043 0304 	orr.w	r3, r3, #4
 80015ba:	6213      	str	r3, [r2, #32]
 80015bc:	4b6a      	ldr	r3, [pc, #424]	; (8001768 <HAL_RCC_OscConfig+0x4f4>)
 80015be:	6a1b      	ldr	r3, [r3, #32]
 80015c0:	4a69      	ldr	r2, [pc, #420]	; (8001768 <HAL_RCC_OscConfig+0x4f4>)
 80015c2:	f043 0301 	orr.w	r3, r3, #1
 80015c6:	6213      	str	r3, [r2, #32]
 80015c8:	e00b      	b.n	80015e2 <HAL_RCC_OscConfig+0x36e>
 80015ca:	4b67      	ldr	r3, [pc, #412]	; (8001768 <HAL_RCC_OscConfig+0x4f4>)
 80015cc:	6a1b      	ldr	r3, [r3, #32]
 80015ce:	4a66      	ldr	r2, [pc, #408]	; (8001768 <HAL_RCC_OscConfig+0x4f4>)
 80015d0:	f023 0301 	bic.w	r3, r3, #1
 80015d4:	6213      	str	r3, [r2, #32]
 80015d6:	4b64      	ldr	r3, [pc, #400]	; (8001768 <HAL_RCC_OscConfig+0x4f4>)
 80015d8:	6a1b      	ldr	r3, [r3, #32]
 80015da:	4a63      	ldr	r2, [pc, #396]	; (8001768 <HAL_RCC_OscConfig+0x4f4>)
 80015dc:	f023 0304 	bic.w	r3, r3, #4
 80015e0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	68db      	ldr	r3, [r3, #12]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d015      	beq.n	8001616 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015ea:	f7ff fb9f 	bl	8000d2c <HAL_GetTick>
 80015ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015f0:	e00a      	b.n	8001608 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015f2:	f7ff fb9b 	bl	8000d2c <HAL_GetTick>
 80015f6:	4602      	mov	r2, r0
 80015f8:	693b      	ldr	r3, [r7, #16]
 80015fa:	1ad3      	subs	r3, r2, r3
 80015fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001600:	4293      	cmp	r3, r2
 8001602:	d901      	bls.n	8001608 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001604:	2303      	movs	r3, #3
 8001606:	e0ab      	b.n	8001760 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001608:	4b57      	ldr	r3, [pc, #348]	; (8001768 <HAL_RCC_OscConfig+0x4f4>)
 800160a:	6a1b      	ldr	r3, [r3, #32]
 800160c:	f003 0302 	and.w	r3, r3, #2
 8001610:	2b00      	cmp	r3, #0
 8001612:	d0ee      	beq.n	80015f2 <HAL_RCC_OscConfig+0x37e>
 8001614:	e014      	b.n	8001640 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001616:	f7ff fb89 	bl	8000d2c <HAL_GetTick>
 800161a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800161c:	e00a      	b.n	8001634 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800161e:	f7ff fb85 	bl	8000d2c <HAL_GetTick>
 8001622:	4602      	mov	r2, r0
 8001624:	693b      	ldr	r3, [r7, #16]
 8001626:	1ad3      	subs	r3, r2, r3
 8001628:	f241 3288 	movw	r2, #5000	; 0x1388
 800162c:	4293      	cmp	r3, r2
 800162e:	d901      	bls.n	8001634 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001630:	2303      	movs	r3, #3
 8001632:	e095      	b.n	8001760 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001634:	4b4c      	ldr	r3, [pc, #304]	; (8001768 <HAL_RCC_OscConfig+0x4f4>)
 8001636:	6a1b      	ldr	r3, [r3, #32]
 8001638:	f003 0302 	and.w	r3, r3, #2
 800163c:	2b00      	cmp	r3, #0
 800163e:	d1ee      	bne.n	800161e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001640:	7dfb      	ldrb	r3, [r7, #23]
 8001642:	2b01      	cmp	r3, #1
 8001644:	d105      	bne.n	8001652 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001646:	4b48      	ldr	r3, [pc, #288]	; (8001768 <HAL_RCC_OscConfig+0x4f4>)
 8001648:	69db      	ldr	r3, [r3, #28]
 800164a:	4a47      	ldr	r2, [pc, #284]	; (8001768 <HAL_RCC_OscConfig+0x4f4>)
 800164c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001650:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	69db      	ldr	r3, [r3, #28]
 8001656:	2b00      	cmp	r3, #0
 8001658:	f000 8081 	beq.w	800175e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800165c:	4b42      	ldr	r3, [pc, #264]	; (8001768 <HAL_RCC_OscConfig+0x4f4>)
 800165e:	685b      	ldr	r3, [r3, #4]
 8001660:	f003 030c 	and.w	r3, r3, #12
 8001664:	2b08      	cmp	r3, #8
 8001666:	d061      	beq.n	800172c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	69db      	ldr	r3, [r3, #28]
 800166c:	2b02      	cmp	r3, #2
 800166e:	d146      	bne.n	80016fe <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001670:	4b3f      	ldr	r3, [pc, #252]	; (8001770 <HAL_RCC_OscConfig+0x4fc>)
 8001672:	2200      	movs	r2, #0
 8001674:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001676:	f7ff fb59 	bl	8000d2c <HAL_GetTick>
 800167a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800167c:	e008      	b.n	8001690 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800167e:	f7ff fb55 	bl	8000d2c <HAL_GetTick>
 8001682:	4602      	mov	r2, r0
 8001684:	693b      	ldr	r3, [r7, #16]
 8001686:	1ad3      	subs	r3, r2, r3
 8001688:	2b02      	cmp	r3, #2
 800168a:	d901      	bls.n	8001690 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800168c:	2303      	movs	r3, #3
 800168e:	e067      	b.n	8001760 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001690:	4b35      	ldr	r3, [pc, #212]	; (8001768 <HAL_RCC_OscConfig+0x4f4>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001698:	2b00      	cmp	r3, #0
 800169a:	d1f0      	bne.n	800167e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	6a1b      	ldr	r3, [r3, #32]
 80016a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016a4:	d108      	bne.n	80016b8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80016a6:	4b30      	ldr	r3, [pc, #192]	; (8001768 <HAL_RCC_OscConfig+0x4f4>)
 80016a8:	685b      	ldr	r3, [r3, #4]
 80016aa:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	689b      	ldr	r3, [r3, #8]
 80016b2:	492d      	ldr	r1, [pc, #180]	; (8001768 <HAL_RCC_OscConfig+0x4f4>)
 80016b4:	4313      	orrs	r3, r2
 80016b6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80016b8:	4b2b      	ldr	r3, [pc, #172]	; (8001768 <HAL_RCC_OscConfig+0x4f4>)
 80016ba:	685b      	ldr	r3, [r3, #4]
 80016bc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	6a19      	ldr	r1, [r3, #32]
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016c8:	430b      	orrs	r3, r1
 80016ca:	4927      	ldr	r1, [pc, #156]	; (8001768 <HAL_RCC_OscConfig+0x4f4>)
 80016cc:	4313      	orrs	r3, r2
 80016ce:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016d0:	4b27      	ldr	r3, [pc, #156]	; (8001770 <HAL_RCC_OscConfig+0x4fc>)
 80016d2:	2201      	movs	r2, #1
 80016d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016d6:	f7ff fb29 	bl	8000d2c <HAL_GetTick>
 80016da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80016dc:	e008      	b.n	80016f0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016de:	f7ff fb25 	bl	8000d2c <HAL_GetTick>
 80016e2:	4602      	mov	r2, r0
 80016e4:	693b      	ldr	r3, [r7, #16]
 80016e6:	1ad3      	subs	r3, r2, r3
 80016e8:	2b02      	cmp	r3, #2
 80016ea:	d901      	bls.n	80016f0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80016ec:	2303      	movs	r3, #3
 80016ee:	e037      	b.n	8001760 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80016f0:	4b1d      	ldr	r3, [pc, #116]	; (8001768 <HAL_RCC_OscConfig+0x4f4>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d0f0      	beq.n	80016de <HAL_RCC_OscConfig+0x46a>
 80016fc:	e02f      	b.n	800175e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016fe:	4b1c      	ldr	r3, [pc, #112]	; (8001770 <HAL_RCC_OscConfig+0x4fc>)
 8001700:	2200      	movs	r2, #0
 8001702:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001704:	f7ff fb12 	bl	8000d2c <HAL_GetTick>
 8001708:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800170a:	e008      	b.n	800171e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800170c:	f7ff fb0e 	bl	8000d2c <HAL_GetTick>
 8001710:	4602      	mov	r2, r0
 8001712:	693b      	ldr	r3, [r7, #16]
 8001714:	1ad3      	subs	r3, r2, r3
 8001716:	2b02      	cmp	r3, #2
 8001718:	d901      	bls.n	800171e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800171a:	2303      	movs	r3, #3
 800171c:	e020      	b.n	8001760 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800171e:	4b12      	ldr	r3, [pc, #72]	; (8001768 <HAL_RCC_OscConfig+0x4f4>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001726:	2b00      	cmp	r3, #0
 8001728:	d1f0      	bne.n	800170c <HAL_RCC_OscConfig+0x498>
 800172a:	e018      	b.n	800175e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	69db      	ldr	r3, [r3, #28]
 8001730:	2b01      	cmp	r3, #1
 8001732:	d101      	bne.n	8001738 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001734:	2301      	movs	r3, #1
 8001736:	e013      	b.n	8001760 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001738:	4b0b      	ldr	r3, [pc, #44]	; (8001768 <HAL_RCC_OscConfig+0x4f4>)
 800173a:	685b      	ldr	r3, [r3, #4]
 800173c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	6a1b      	ldr	r3, [r3, #32]
 8001748:	429a      	cmp	r2, r3
 800174a:	d106      	bne.n	800175a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001756:	429a      	cmp	r2, r3
 8001758:	d001      	beq.n	800175e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800175a:	2301      	movs	r3, #1
 800175c:	e000      	b.n	8001760 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800175e:	2300      	movs	r3, #0
}
 8001760:	4618      	mov	r0, r3
 8001762:	3718      	adds	r7, #24
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}
 8001768:	40021000 	.word	0x40021000
 800176c:	40007000 	.word	0x40007000
 8001770:	42420060 	.word	0x42420060

08001774 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b084      	sub	sp, #16
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
 800177c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d101      	bne.n	8001788 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001784:	2301      	movs	r3, #1
 8001786:	e0d0      	b.n	800192a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001788:	4b6a      	ldr	r3, [pc, #424]	; (8001934 <HAL_RCC_ClockConfig+0x1c0>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f003 0307 	and.w	r3, r3, #7
 8001790:	683a      	ldr	r2, [r7, #0]
 8001792:	429a      	cmp	r2, r3
 8001794:	d910      	bls.n	80017b8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001796:	4b67      	ldr	r3, [pc, #412]	; (8001934 <HAL_RCC_ClockConfig+0x1c0>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f023 0207 	bic.w	r2, r3, #7
 800179e:	4965      	ldr	r1, [pc, #404]	; (8001934 <HAL_RCC_ClockConfig+0x1c0>)
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	4313      	orrs	r3, r2
 80017a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017a6:	4b63      	ldr	r3, [pc, #396]	; (8001934 <HAL_RCC_ClockConfig+0x1c0>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	f003 0307 	and.w	r3, r3, #7
 80017ae:	683a      	ldr	r2, [r7, #0]
 80017b0:	429a      	cmp	r2, r3
 80017b2:	d001      	beq.n	80017b8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80017b4:	2301      	movs	r3, #1
 80017b6:	e0b8      	b.n	800192a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f003 0302 	and.w	r3, r3, #2
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d020      	beq.n	8001806 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	f003 0304 	and.w	r3, r3, #4
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d005      	beq.n	80017dc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80017d0:	4b59      	ldr	r3, [pc, #356]	; (8001938 <HAL_RCC_ClockConfig+0x1c4>)
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	4a58      	ldr	r2, [pc, #352]	; (8001938 <HAL_RCC_ClockConfig+0x1c4>)
 80017d6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80017da:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	f003 0308 	and.w	r3, r3, #8
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d005      	beq.n	80017f4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80017e8:	4b53      	ldr	r3, [pc, #332]	; (8001938 <HAL_RCC_ClockConfig+0x1c4>)
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	4a52      	ldr	r2, [pc, #328]	; (8001938 <HAL_RCC_ClockConfig+0x1c4>)
 80017ee:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80017f2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017f4:	4b50      	ldr	r3, [pc, #320]	; (8001938 <HAL_RCC_ClockConfig+0x1c4>)
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	689b      	ldr	r3, [r3, #8]
 8001800:	494d      	ldr	r1, [pc, #308]	; (8001938 <HAL_RCC_ClockConfig+0x1c4>)
 8001802:	4313      	orrs	r3, r2
 8001804:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	f003 0301 	and.w	r3, r3, #1
 800180e:	2b00      	cmp	r3, #0
 8001810:	d040      	beq.n	8001894 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	685b      	ldr	r3, [r3, #4]
 8001816:	2b01      	cmp	r3, #1
 8001818:	d107      	bne.n	800182a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800181a:	4b47      	ldr	r3, [pc, #284]	; (8001938 <HAL_RCC_ClockConfig+0x1c4>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001822:	2b00      	cmp	r3, #0
 8001824:	d115      	bne.n	8001852 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001826:	2301      	movs	r3, #1
 8001828:	e07f      	b.n	800192a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	2b02      	cmp	r3, #2
 8001830:	d107      	bne.n	8001842 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001832:	4b41      	ldr	r3, [pc, #260]	; (8001938 <HAL_RCC_ClockConfig+0x1c4>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800183a:	2b00      	cmp	r3, #0
 800183c:	d109      	bne.n	8001852 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800183e:	2301      	movs	r3, #1
 8001840:	e073      	b.n	800192a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001842:	4b3d      	ldr	r3, [pc, #244]	; (8001938 <HAL_RCC_ClockConfig+0x1c4>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f003 0302 	and.w	r3, r3, #2
 800184a:	2b00      	cmp	r3, #0
 800184c:	d101      	bne.n	8001852 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800184e:	2301      	movs	r3, #1
 8001850:	e06b      	b.n	800192a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001852:	4b39      	ldr	r3, [pc, #228]	; (8001938 <HAL_RCC_ClockConfig+0x1c4>)
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	f023 0203 	bic.w	r2, r3, #3
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	4936      	ldr	r1, [pc, #216]	; (8001938 <HAL_RCC_ClockConfig+0x1c4>)
 8001860:	4313      	orrs	r3, r2
 8001862:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001864:	f7ff fa62 	bl	8000d2c <HAL_GetTick>
 8001868:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800186a:	e00a      	b.n	8001882 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800186c:	f7ff fa5e 	bl	8000d2c <HAL_GetTick>
 8001870:	4602      	mov	r2, r0
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	1ad3      	subs	r3, r2, r3
 8001876:	f241 3288 	movw	r2, #5000	; 0x1388
 800187a:	4293      	cmp	r3, r2
 800187c:	d901      	bls.n	8001882 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800187e:	2303      	movs	r3, #3
 8001880:	e053      	b.n	800192a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001882:	4b2d      	ldr	r3, [pc, #180]	; (8001938 <HAL_RCC_ClockConfig+0x1c4>)
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	f003 020c 	and.w	r2, r3, #12
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	009b      	lsls	r3, r3, #2
 8001890:	429a      	cmp	r2, r3
 8001892:	d1eb      	bne.n	800186c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001894:	4b27      	ldr	r3, [pc, #156]	; (8001934 <HAL_RCC_ClockConfig+0x1c0>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f003 0307 	and.w	r3, r3, #7
 800189c:	683a      	ldr	r2, [r7, #0]
 800189e:	429a      	cmp	r2, r3
 80018a0:	d210      	bcs.n	80018c4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018a2:	4b24      	ldr	r3, [pc, #144]	; (8001934 <HAL_RCC_ClockConfig+0x1c0>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f023 0207 	bic.w	r2, r3, #7
 80018aa:	4922      	ldr	r1, [pc, #136]	; (8001934 <HAL_RCC_ClockConfig+0x1c0>)
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	4313      	orrs	r3, r2
 80018b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018b2:	4b20      	ldr	r3, [pc, #128]	; (8001934 <HAL_RCC_ClockConfig+0x1c0>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f003 0307 	and.w	r3, r3, #7
 80018ba:	683a      	ldr	r2, [r7, #0]
 80018bc:	429a      	cmp	r2, r3
 80018be:	d001      	beq.n	80018c4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80018c0:	2301      	movs	r3, #1
 80018c2:	e032      	b.n	800192a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f003 0304 	and.w	r3, r3, #4
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d008      	beq.n	80018e2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018d0:	4b19      	ldr	r3, [pc, #100]	; (8001938 <HAL_RCC_ClockConfig+0x1c4>)
 80018d2:	685b      	ldr	r3, [r3, #4]
 80018d4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	68db      	ldr	r3, [r3, #12]
 80018dc:	4916      	ldr	r1, [pc, #88]	; (8001938 <HAL_RCC_ClockConfig+0x1c4>)
 80018de:	4313      	orrs	r3, r2
 80018e0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f003 0308 	and.w	r3, r3, #8
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d009      	beq.n	8001902 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80018ee:	4b12      	ldr	r3, [pc, #72]	; (8001938 <HAL_RCC_ClockConfig+0x1c4>)
 80018f0:	685b      	ldr	r3, [r3, #4]
 80018f2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	691b      	ldr	r3, [r3, #16]
 80018fa:	00db      	lsls	r3, r3, #3
 80018fc:	490e      	ldr	r1, [pc, #56]	; (8001938 <HAL_RCC_ClockConfig+0x1c4>)
 80018fe:	4313      	orrs	r3, r2
 8001900:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001902:	f000 f821 	bl	8001948 <HAL_RCC_GetSysClockFreq>
 8001906:	4602      	mov	r2, r0
 8001908:	4b0b      	ldr	r3, [pc, #44]	; (8001938 <HAL_RCC_ClockConfig+0x1c4>)
 800190a:	685b      	ldr	r3, [r3, #4]
 800190c:	091b      	lsrs	r3, r3, #4
 800190e:	f003 030f 	and.w	r3, r3, #15
 8001912:	490a      	ldr	r1, [pc, #40]	; (800193c <HAL_RCC_ClockConfig+0x1c8>)
 8001914:	5ccb      	ldrb	r3, [r1, r3]
 8001916:	fa22 f303 	lsr.w	r3, r2, r3
 800191a:	4a09      	ldr	r2, [pc, #36]	; (8001940 <HAL_RCC_ClockConfig+0x1cc>)
 800191c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800191e:	4b09      	ldr	r3, [pc, #36]	; (8001944 <HAL_RCC_ClockConfig+0x1d0>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	4618      	mov	r0, r3
 8001924:	f7ff f9c0 	bl	8000ca8 <HAL_InitTick>

  return HAL_OK;
 8001928:	2300      	movs	r3, #0
}
 800192a:	4618      	mov	r0, r3
 800192c:	3710      	adds	r7, #16
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	40022000 	.word	0x40022000
 8001938:	40021000 	.word	0x40021000
 800193c:	08001a9c 	.word	0x08001a9c
 8001940:	20000000 	.word	0x20000000
 8001944:	20000004 	.word	0x20000004

08001948 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001948:	b480      	push	{r7}
 800194a:	b087      	sub	sp, #28
 800194c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800194e:	2300      	movs	r3, #0
 8001950:	60fb      	str	r3, [r7, #12]
 8001952:	2300      	movs	r3, #0
 8001954:	60bb      	str	r3, [r7, #8]
 8001956:	2300      	movs	r3, #0
 8001958:	617b      	str	r3, [r7, #20]
 800195a:	2300      	movs	r3, #0
 800195c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800195e:	2300      	movs	r3, #0
 8001960:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001962:	4b1e      	ldr	r3, [pc, #120]	; (80019dc <HAL_RCC_GetSysClockFreq+0x94>)
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	f003 030c 	and.w	r3, r3, #12
 800196e:	2b04      	cmp	r3, #4
 8001970:	d002      	beq.n	8001978 <HAL_RCC_GetSysClockFreq+0x30>
 8001972:	2b08      	cmp	r3, #8
 8001974:	d003      	beq.n	800197e <HAL_RCC_GetSysClockFreq+0x36>
 8001976:	e027      	b.n	80019c8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001978:	4b19      	ldr	r3, [pc, #100]	; (80019e0 <HAL_RCC_GetSysClockFreq+0x98>)
 800197a:	613b      	str	r3, [r7, #16]
      break;
 800197c:	e027      	b.n	80019ce <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	0c9b      	lsrs	r3, r3, #18
 8001982:	f003 030f 	and.w	r3, r3, #15
 8001986:	4a17      	ldr	r2, [pc, #92]	; (80019e4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001988:	5cd3      	ldrb	r3, [r2, r3]
 800198a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001992:	2b00      	cmp	r3, #0
 8001994:	d010      	beq.n	80019b8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001996:	4b11      	ldr	r3, [pc, #68]	; (80019dc <HAL_RCC_GetSysClockFreq+0x94>)
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	0c5b      	lsrs	r3, r3, #17
 800199c:	f003 0301 	and.w	r3, r3, #1
 80019a0:	4a11      	ldr	r2, [pc, #68]	; (80019e8 <HAL_RCC_GetSysClockFreq+0xa0>)
 80019a2:	5cd3      	ldrb	r3, [r2, r3]
 80019a4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	4a0d      	ldr	r2, [pc, #52]	; (80019e0 <HAL_RCC_GetSysClockFreq+0x98>)
 80019aa:	fb02 f203 	mul.w	r2, r2, r3
 80019ae:	68bb      	ldr	r3, [r7, #8]
 80019b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80019b4:	617b      	str	r3, [r7, #20]
 80019b6:	e004      	b.n	80019c2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	4a0c      	ldr	r2, [pc, #48]	; (80019ec <HAL_RCC_GetSysClockFreq+0xa4>)
 80019bc:	fb02 f303 	mul.w	r3, r2, r3
 80019c0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80019c2:	697b      	ldr	r3, [r7, #20]
 80019c4:	613b      	str	r3, [r7, #16]
      break;
 80019c6:	e002      	b.n	80019ce <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80019c8:	4b05      	ldr	r3, [pc, #20]	; (80019e0 <HAL_RCC_GetSysClockFreq+0x98>)
 80019ca:	613b      	str	r3, [r7, #16]
      break;
 80019cc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80019ce:	693b      	ldr	r3, [r7, #16]
}
 80019d0:	4618      	mov	r0, r3
 80019d2:	371c      	adds	r7, #28
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bc80      	pop	{r7}
 80019d8:	4770      	bx	lr
 80019da:	bf00      	nop
 80019dc:	40021000 	.word	0x40021000
 80019e0:	007a1200 	.word	0x007a1200
 80019e4:	08001aac 	.word	0x08001aac
 80019e8:	08001abc 	.word	0x08001abc
 80019ec:	003d0900 	.word	0x003d0900

080019f0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80019f0:	b480      	push	{r7}
 80019f2:	b085      	sub	sp, #20
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80019f8:	4b0a      	ldr	r3, [pc, #40]	; (8001a24 <RCC_Delay+0x34>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4a0a      	ldr	r2, [pc, #40]	; (8001a28 <RCC_Delay+0x38>)
 80019fe:	fba2 2303 	umull	r2, r3, r2, r3
 8001a02:	0a5b      	lsrs	r3, r3, #9
 8001a04:	687a      	ldr	r2, [r7, #4]
 8001a06:	fb02 f303 	mul.w	r3, r2, r3
 8001a0a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001a0c:	bf00      	nop
  }
  while (Delay --);
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	1e5a      	subs	r2, r3, #1
 8001a12:	60fa      	str	r2, [r7, #12]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d1f9      	bne.n	8001a0c <RCC_Delay+0x1c>
}
 8001a18:	bf00      	nop
 8001a1a:	bf00      	nop
 8001a1c:	3714      	adds	r7, #20
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bc80      	pop	{r7}
 8001a22:	4770      	bx	lr
 8001a24:	20000000 	.word	0x20000000
 8001a28:	10624dd3 	.word	0x10624dd3

08001a2c <__libc_init_array>:
 8001a2c:	b570      	push	{r4, r5, r6, lr}
 8001a2e:	2600      	movs	r6, #0
 8001a30:	4d0c      	ldr	r5, [pc, #48]	; (8001a64 <__libc_init_array+0x38>)
 8001a32:	4c0d      	ldr	r4, [pc, #52]	; (8001a68 <__libc_init_array+0x3c>)
 8001a34:	1b64      	subs	r4, r4, r5
 8001a36:	10a4      	asrs	r4, r4, #2
 8001a38:	42a6      	cmp	r6, r4
 8001a3a:	d109      	bne.n	8001a50 <__libc_init_array+0x24>
 8001a3c:	f000 f822 	bl	8001a84 <_init>
 8001a40:	2600      	movs	r6, #0
 8001a42:	4d0a      	ldr	r5, [pc, #40]	; (8001a6c <__libc_init_array+0x40>)
 8001a44:	4c0a      	ldr	r4, [pc, #40]	; (8001a70 <__libc_init_array+0x44>)
 8001a46:	1b64      	subs	r4, r4, r5
 8001a48:	10a4      	asrs	r4, r4, #2
 8001a4a:	42a6      	cmp	r6, r4
 8001a4c:	d105      	bne.n	8001a5a <__libc_init_array+0x2e>
 8001a4e:	bd70      	pop	{r4, r5, r6, pc}
 8001a50:	f855 3b04 	ldr.w	r3, [r5], #4
 8001a54:	4798      	blx	r3
 8001a56:	3601      	adds	r6, #1
 8001a58:	e7ee      	b.n	8001a38 <__libc_init_array+0xc>
 8001a5a:	f855 3b04 	ldr.w	r3, [r5], #4
 8001a5e:	4798      	blx	r3
 8001a60:	3601      	adds	r6, #1
 8001a62:	e7f2      	b.n	8001a4a <__libc_init_array+0x1e>
 8001a64:	08001ac0 	.word	0x08001ac0
 8001a68:	08001ac0 	.word	0x08001ac0
 8001a6c:	08001ac0 	.word	0x08001ac0
 8001a70:	08001ac4 	.word	0x08001ac4

08001a74 <memset>:
 8001a74:	4603      	mov	r3, r0
 8001a76:	4402      	add	r2, r0
 8001a78:	4293      	cmp	r3, r2
 8001a7a:	d100      	bne.n	8001a7e <memset+0xa>
 8001a7c:	4770      	bx	lr
 8001a7e:	f803 1b01 	strb.w	r1, [r3], #1
 8001a82:	e7f9      	b.n	8001a78 <memset+0x4>

08001a84 <_init>:
 8001a84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a86:	bf00      	nop
 8001a88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001a8a:	bc08      	pop	{r3}
 8001a8c:	469e      	mov	lr, r3
 8001a8e:	4770      	bx	lr

08001a90 <_fini>:
 8001a90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a92:	bf00      	nop
 8001a94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001a96:	bc08      	pop	{r3}
 8001a98:	469e      	mov	lr, r3
 8001a9a:	4770      	bx	lr
