============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/XILINX_EXE/TD_5.6/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     13456
   Run Date =   Sun Nov 12 12:59:13 2023

   Run on =     DESKTOP-1HJPLU7
============================================================
RUN-1002 : start command "open_project pwm_demo.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/SF1_MCU.v
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../al_ip/rom_weight.v
HDL-1007 : analyze verilog file ../../SF1_SOC.v
HDL-1007 : analyze verilog file ../../ahb_pwm.v
HDL-5007 WARNING: identifier 'weight1' is used before its declaration in ../../ahb_pwm.v(361)
HDL-5007 WARNING: identifier 'fc_pipe1' is used before its declaration in ../../ahb_pwm.v(363)
HDL-5007 WARNING: identifier 'weight47' is used before its declaration in ../../ahb_pwm.v(364)
HDL-5007 WARNING: identifier 'weight46' is used before its declaration in ../../ahb_pwm.v(365)
HDL-5007 WARNING: identifier 'weight45' is used before its declaration in ../../ahb_pwm.v(366)
HDL-5007 WARNING: identifier 'weight44' is used before its declaration in ../../ahb_pwm.v(367)
HDL-5007 WARNING: identifier 'weight43' is used before its declaration in ../../ahb_pwm.v(368)
HDL-5007 WARNING: identifier 'weight42' is used before its declaration in ../../ahb_pwm.v(369)
HDL-5007 WARNING: identifier 'weight41' is used before its declaration in ../../ahb_pwm.v(370)
HDL-5007 WARNING: identifier 'weight40' is used before its declaration in ../../ahb_pwm.v(371)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../gpio_controler.v
RUN-1001 : Project manager successfully analyzed 6 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/pwm_demo_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/XILINX_EXE/TD_5.6/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model SF1_SOC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_ahb_pwm/I_ahb_clk driven by BUFG (919 clock/control pins, 1 other pins).
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/I_ahb_clk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model SF1_SOC.
RUN-1001 : There are total 1904 instances
RUN-0007 : 909 luts, 885 seqs, 32 mslices, 27 lslices, 25 pads, 12 brams, 8 dsps
RUN-1001 : There are total 2452 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 2235 nets have 2 pins
RUN-1001 : 92 nets have [3 - 5] pins
RUN-1001 : 30 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 80 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      2      
RUN-1001 :   No   |  No   |  Yes  |     67      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     816     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    1    |  27   |     2      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 28
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1902 instances, 909 luts, 885 seqs, 59 slices, 7 macros(59 instances: 32 mslices 27 lslices)
PHY-0007 : Cell area utilization is 17%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 10300, tnet num: 2450, tinst num: 1902, tnode num: 13840, tedge num: 18292.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2450 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.261168s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (95.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 308025
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 17%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 248726, overlap = 41
PHY-3002 : Step(2): len = 199265, overlap = 38.75
PHY-3002 : Step(3): len = 173708, overlap = 43
PHY-3002 : Step(4): len = 150216, overlap = 40.75
PHY-3002 : Step(5): len = 130631, overlap = 41.0625
PHY-3002 : Step(6): len = 106253, overlap = 44.5312
PHY-3002 : Step(7): len = 94002.8, overlap = 44.6562
PHY-3002 : Step(8): len = 83162.5, overlap = 43.3125
PHY-3002 : Step(9): len = 73963.4, overlap = 45
PHY-3002 : Step(10): len = 67468.8, overlap = 51.6562
PHY-3002 : Step(11): len = 64436.2, overlap = 58.0625
PHY-3002 : Step(12): len = 58559.3, overlap = 57.8438
PHY-3002 : Step(13): len = 56558, overlap = 59.3438
PHY-3002 : Step(14): len = 55342, overlap = 65.2812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.90233e-06
PHY-3002 : Step(15): len = 60089.6, overlap = 63.0625
PHY-3002 : Step(16): len = 61576.8, overlap = 58.5938
PHY-3002 : Step(17): len = 61740.2, overlap = 54.5
PHY-3002 : Step(18): len = 61032.6, overlap = 56.5
PHY-3002 : Step(19): len = 55831.5, overlap = 62.875
PHY-3002 : Step(20): len = 54881.1, overlap = 62.7188
PHY-3002 : Step(21): len = 55347.5, overlap = 61.5312
PHY-3002 : Step(22): len = 56413.6, overlap = 55
PHY-3002 : Step(23): len = 56032.3, overlap = 53
PHY-3002 : Step(24): len = 54923, overlap = 55.2812
PHY-3002 : Step(25): len = 53242.1, overlap = 55.5312
PHY-3002 : Step(26): len = 52894.4, overlap = 57.7812
PHY-3002 : Step(27): len = 53142.4, overlap = 58.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.38047e-05
PHY-3002 : Step(28): len = 54865.7, overlap = 51.8125
PHY-3002 : Step(29): len = 55117.6, overlap = 49.2812
PHY-3002 : Step(30): len = 55697.7, overlap = 44.6562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.76093e-05
PHY-3002 : Step(31): len = 57571.4, overlap = 45.6562
PHY-3002 : Step(32): len = 58097.5, overlap = 45.4062
PHY-3002 : Step(33): len = 58488.6, overlap = 44.0625
PHY-3002 : Step(34): len = 59192.7, overlap = 35
PHY-3002 : Step(35): len = 60078.8, overlap = 31.5625
PHY-3002 : Step(36): len = 59841.4, overlap = 33.75
PHY-3002 : Step(37): len = 59794.1, overlap = 30.4375
PHY-3002 : Step(38): len = 59777, overlap = 30.4688
PHY-3002 : Step(39): len = 59656.5, overlap = 30.5938
PHY-3002 : Step(40): len = 59430.4, overlap = 32.2812
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.52186e-05
PHY-3002 : Step(41): len = 60127, overlap = 32.1875
PHY-3002 : Step(42): len = 60226.2, overlap = 32.0312
PHY-3002 : Step(43): len = 60477.7, overlap = 29.5625
PHY-3002 : Step(44): len = 60665.4, overlap = 31.5625
PHY-3002 : Step(45): len = 61022.5, overlap = 31.4375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009420s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (165.9%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 22%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2450 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.043515s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (107.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.07464e-06
PHY-3002 : Step(46): len = 64673.6, overlap = 38.0938
PHY-3002 : Step(47): len = 63493.8, overlap = 44.4375
PHY-3002 : Step(48): len = 60904.3, overlap = 58.5625
PHY-3002 : Step(49): len = 59987.3, overlap = 63.2812
PHY-3002 : Step(50): len = 59001.4, overlap = 69.5
PHY-3002 : Step(51): len = 57851.7, overlap = 72.9062
PHY-3002 : Step(52): len = 57244.1, overlap = 74.875
PHY-3002 : Step(53): len = 57537.2, overlap = 76.25
PHY-3002 : Step(54): len = 57040.4, overlap = 77.4688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.14928e-06
PHY-3002 : Step(55): len = 58063.8, overlap = 73.3125
PHY-3002 : Step(56): len = 58564, overlap = 69.9375
PHY-3002 : Step(57): len = 58389.2, overlap = 68.4688
PHY-3002 : Step(58): len = 58936.8, overlap = 67.125
PHY-3002 : Step(59): len = 58396.9, overlap = 62.1875
PHY-3002 : Step(60): len = 59474.5, overlap = 56.0625
PHY-3002 : Step(61): len = 60143, overlap = 49.8438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.29857e-06
PHY-3002 : Step(62): len = 60265.1, overlap = 49.3438
PHY-3002 : Step(63): len = 60152.7, overlap = 49.4375
PHY-3002 : Step(64): len = 60564.5, overlap = 44.7188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.47745e-05
PHY-3002 : Step(65): len = 61753.1, overlap = 41.6875
PHY-3002 : Step(66): len = 62861.9, overlap = 35.8438
PHY-3002 : Step(67): len = 63365, overlap = 37.3125
PHY-3002 : Step(68): len = 63020.2, overlap = 41.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 22%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2450 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.043417s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (108.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.35484e-05
PHY-3002 : Step(69): len = 62832.6, overlap = 79.4375
PHY-3002 : Step(70): len = 62964.8, overlap = 77.3125
PHY-3002 : Step(71): len = 62686.7, overlap = 76.2188
PHY-3002 : Step(72): len = 61354.1, overlap = 73.625
PHY-3002 : Step(73): len = 61333.8, overlap = 74.6875
PHY-3002 : Step(74): len = 61239.7, overlap = 75.9062
PHY-3002 : Step(75): len = 61328.5, overlap = 76.5625
PHY-3002 : Step(76): len = 61682.3, overlap = 77.5312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.70967e-05
PHY-3002 : Step(77): len = 62225.5, overlap = 69.7812
PHY-3002 : Step(78): len = 62087, overlap = 68.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.86237e-05
PHY-3002 : Step(79): len = 62797.9, overlap = 65.75
PHY-3002 : Step(80): len = 63353.3, overlap = 62.5312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000127213
PHY-3002 : Step(81): len = 63507.6, overlap = 62.7812
PHY-3002 : Step(82): len = 67047.7, overlap = 53.7188
PHY-3002 : Step(83): len = 67820.5, overlap = 50.3438
PHY-3002 : Step(84): len = 66165.5, overlap = 52.1875
PHY-3002 : Step(85): len = 65498.1, overlap = 52.0938
PHY-3002 : Step(86): len = 65291.4, overlap = 51.2188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000205831
PHY-3002 : Step(87): len = 66179.8, overlap = 48.3125
PHY-3002 : Step(88): len = 67013.3, overlap = 47.3125
PHY-3002 : Step(89): len = 67358.1, overlap = 47.5938
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000337885
PHY-3002 : Step(90): len = 67652.2, overlap = 46.4062
PHY-3002 : Step(91): len = 67892.3, overlap = 45.3125
PHY-3002 : Step(92): len = 68159.3, overlap = 45.0938
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000546697
PHY-3002 : Step(93): len = 68815, overlap = 43.875
PHY-3002 : Step(94): len = 69003, overlap = 43.5312
PHY-3002 : Step(95): len = 69453.7, overlap = 42.0938
PHY-3002 : Step(96): len = 70295, overlap = 39.0625
PHY-3002 : Step(97): len = 70162.2, overlap = 39.4062
PHY-3002 : Step(98): len = 69963.2, overlap = 39.4062
PHY-3002 : Step(99): len = 69751.6, overlap = 40.2812
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.0010073
PHY-3002 : Step(100): len = 69962.7, overlap = 40.5
PHY-3002 : Step(101): len = 70291.6, overlap = 40.625
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00162982
PHY-3002 : Step(102): len = 70340.4, overlap = 39.9062
PHY-3002 : Step(103): len = 71198.8, overlap = 41.6562
PHY-3002 : Step(104): len = 71750.4, overlap = 41.5312
PHY-3002 : Step(105): len = 71918.9, overlap = 41.9062
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.0028804
PHY-3002 : Step(106): len = 71881.2, overlap = 42.125
PHY-3002 : Step(107): len = 71922, overlap = 41.8438
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00466049
PHY-3002 : Step(108): len = 71944.8, overlap = 41.625
PHY-3002 : Step(109): len = 72447.5, overlap = 40.7188
PHY-3002 : Step(110): len = 72743.8, overlap = 40.8125
PHY-3002 : Step(111): len = 72957.1, overlap = 41.5312
PHY-3002 : Step(112): len = 72869.7, overlap = 41.2188
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00754068
PHY-3002 : Step(113): len = 72935.8, overlap = 41.0938
PHY-3002 : Step(114): len = 73034.3, overlap = 40.5312
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 10300, tnet num: 2450, tinst num: 1902, tnode num: 13840, tedge num: 18292.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 40.53 peak overflow 1.72
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/2452.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 96152, over cnt = 428(3%), over = 1503, worst = 23
PHY-1001 : End global iterations;  0.192622s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (97.3%)

PHY-1001 : Congestion index: top1 = 71.04, top5 = 50.90, top10 = 43.31, top15 = 38.90.
PHY-1001 : End incremental global routing;  0.220003s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (92.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2450 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.057914s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (107.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.309899s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (95.8%)

OPT-1001 : Current memory(MB): used = 169, reserve = 142, peak = 169.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2032/2452.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 96152, over cnt = 428(3%), over = 1503, worst = 23
PHY-1002 : len = 105416, over cnt = 257(2%), over = 635, worst = 21
PHY-1002 : len = 113256, over cnt = 17(0%), over = 19, worst = 2
PHY-1002 : len = 113440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.234563s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (113.2%)

PHY-1001 : Congestion index: top1 = 53.26, top5 = 46.20, top10 = 41.73, top15 = 38.87.
OPT-1001 : End congestion update;  0.260926s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (113.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2450 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.041407s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (75.5%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.302429s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (108.5%)

OPT-1001 : Current memory(MB): used = 171, reserve = 144, peak = 171.
OPT-1001 : End physical optimization;  0.862454s wall, 0.859375s user + 0.015625s system = 0.875000s CPU (101.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 909 LUT to BLE ...
SYN-4008 : Packed 909 LUT and 35 SEQ to BLE.
SYN-4003 : Packing 850 remaining SEQ's ...
SYN-4005 : Packed 724 SEQ with LUT/SLICE
SYN-4006 : 159 single LUT's are left
SYN-4006 : 126 single SEQ's are left
SYN-4011 : Packing model "SF1_SOC" (AL_USER_NORMAL) with 1035/1215 primitive instances ...
PHY-3001 : End packing;  0.091748s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (102.2%)

PHY-1001 : Populate physical database on model SF1_SOC.
RUN-1001 : There are total 728 instances
RUN-1001 : 339 mslices, 338 lslices, 25 pads, 12 brams, 8 dsps
RUN-1001 : There are total 2417 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 2136 nets have 2 pins
RUN-1001 : 156 nets have [3 - 5] pins
RUN-1001 : 30 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 75 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 726 instances, 677 slices, 7 macros(59 instances: 32 mslices 27 lslices)
PHY-3001 : Cell area utilization is 28%
PHY-3001 : After packing: Len = 76483, Over = 69.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 28%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 9407, tnet num: 2415, tinst num: 726, tnode num: 12016, tedge num: 16894.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2415 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.296763s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.98377e-05
PHY-3002 : Step(115): len = 72039.7, overlap = 63
PHY-3002 : Step(116): len = 70292.7, overlap = 72
PHY-3002 : Step(117): len = 69664.7, overlap = 74.75
PHY-3002 : Step(118): len = 68350.7, overlap = 76
PHY-3002 : Step(119): len = 67917.3, overlap = 78
PHY-3002 : Step(120): len = 67514.5, overlap = 81.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.96754e-05
PHY-3002 : Step(121): len = 68767.5, overlap = 76.5
PHY-3002 : Step(122): len = 69682.7, overlap = 75.25
PHY-3002 : Step(123): len = 70010.2, overlap = 69.5
PHY-3002 : Step(124): len = 70019.5, overlap = 69.75
PHY-3002 : Step(125): len = 70054.3, overlap = 68
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000159351
PHY-3002 : Step(126): len = 70988.6, overlap = 67.25
PHY-3002 : Step(127): len = 71916.2, overlap = 64.75
PHY-3002 : Step(128): len = 72576.8, overlap = 62.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000318702
PHY-3002 : Step(129): len = 72894.9, overlap = 56.25
PHY-3002 : Step(130): len = 73499.9, overlap = 57
PHY-3002 : Step(131): len = 73830.4, overlap = 55.5
PHY-3002 : Step(132): len = 74216.6, overlap = 53
PHY-3002 : Step(133): len = 74393, overlap = 54.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.181986s wall, 0.140625s user + 0.296875s system = 0.437500s CPU (240.4%)

PHY-3001 : Trial Legalized: Len = 80126
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 28%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2415 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.041342s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (113.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00013468
PHY-3002 : Step(134): len = 76285.6, overlap = 30.25
PHY-3002 : Step(135): len = 75261.1, overlap = 45.5
PHY-3002 : Step(136): len = 74966.9, overlap = 48.75
PHY-3002 : Step(137): len = 74775.2, overlap = 51.75
PHY-3002 : Step(138): len = 74514, overlap = 53
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000269359
PHY-3002 : Step(139): len = 74993.8, overlap = 51.25
PHY-3002 : Step(140): len = 75331.6, overlap = 52
PHY-3002 : Step(141): len = 75461.4, overlap = 49.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000490457
PHY-3002 : Step(142): len = 75816.8, overlap = 48.75
PHY-3002 : Step(143): len = 76217, overlap = 47
PHY-3002 : Step(144): len = 76370.2, overlap = 46.5
PHY-3002 : Step(145): len = 76460, overlap = 45.25
PHY-3002 : Step(146): len = 76602.6, overlap = 45.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003421s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 79332, Over = 0
PHY-3001 : End spreading;  0.004188s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 79332, Over = 0
RUN-1003 : finish command "place" in  4.406439s wall, 7.640625s user + 2.640625s system = 10.281250s CPU (233.3%)

RUN-1004 : used memory is 152 MB, reserved memory is 124 MB, peak memory is 176 MB
RUN-1002 : start command "export_db pwm_demo_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/XILINX_EXE/TD_5.6/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 728 instances
RUN-1001 : 339 mslices, 338 lslices, 25 pads, 12 brams, 8 dsps
RUN-1001 : There are total 2417 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 2136 nets have 2 pins
RUN-1001 : 156 nets have [3 - 5] pins
RUN-1001 : 30 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 75 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 9407, tnet num: 2415, tinst num: 726, tnode num: 12016, tedge num: 16894.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 339 mslices, 338 lslices, 25 pads, 12 brams, 8 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2415 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 104960, over cnt = 383(3%), over = 622, worst = 9
PHY-1002 : len = 108000, over cnt = 187(1%), over = 274, worst = 7
PHY-1002 : len = 111224, over cnt = 17(0%), over = 24, worst = 5
PHY-1002 : len = 111520, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 112000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.316219s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (93.9%)

PHY-1001 : Congestion index: top1 = 49.10, top5 = 43.52, top10 = 40.03, top15 = 37.23.
PHY-1001 : End global routing;  0.353922s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (97.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 191, reserve = 164, peak = 191.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_ahb_pwm/I_ahb_clk will be merged with clock u_pll/clk0_buf
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 281, reserve = 255, peak = 281.
PHY-1001 : End build detailed router design. 1.389069s wall, 1.375000s user + 0.015625s system = 1.390625s CPU (100.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 17352, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.104836s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (104.3%)

PHY-1001 : Current memory(MB): used = 292, reserve = 267, peak = 292.
PHY-1001 : End phase 1; 0.106814s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (102.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 14% nets.
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Patch 1165 net; 1.963735s wall, 1.968750s user + 0.000000s system = 1.968750s CPU (100.3%)

PHY-1022 : len = 219656, over cnt = 411(0%), over = 417, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 294, reserve = 268, peak = 294.
PHY-1001 : End initial routed; 2.531457s wall, 2.640625s user + 0.000000s system = 2.640625s CPU (104.3%)

PHY-1001 : Update timing.....
PHY-1001 : 0/2349(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.370117s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (101.3%)

PHY-1001 : Current memory(MB): used = 296, reserve = 271, peak = 296.
PHY-1001 : End phase 2; 2.901626s wall, 3.015625s user + 0.000000s system = 3.015625s CPU (103.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 219656, over cnt = 411(0%), over = 417, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.006692s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 216736, over cnt = 105(0%), over = 105, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.628062s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (97.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 217016, over cnt = 21(0%), over = 21, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.256321s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (103.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 217384, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.055150s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (85.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 217432, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.024941s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (250.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/2349(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.441730s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (102.6%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-1001 : 202 feed throughs used by 81 nets
PHY-1001 : End commit to database; 0.244498s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (95.9%)

PHY-1001 : Current memory(MB): used = 311, reserve = 286, peak = 311.
PHY-1001 : End phase 3; 1.691629s wall, 1.671875s user + 0.031250s system = 1.703125s CPU (100.7%)

PHY-1003 : Routed, final wirelength = 217432
PHY-1001 : Current memory(MB): used = 311, reserve = 286, peak = 311.
PHY-1001 : End export database. 0.007956s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (196.4%)

PHY-1001 : End detail routing;  6.177774s wall, 6.250000s user + 0.046875s system = 6.296875s CPU (101.9%)

RUN-1003 : finish command "route" in  6.876689s wall, 6.937500s user + 0.046875s system = 6.984375s CPU (101.6%)

RUN-1004 : used memory is 282 MB, reserved memory is 258 MB, peak memory is 311 MB
RUN-1002 : start command "report_area -io_info -file pwm_demo_phy.area"
RUN-1001 : standard
***Report Model: SF1_SOC Device: SF1S60CG121I***

IO Statistics
#IO                        19
  #input                    6
  #output                  13
  #inout                    0

Utilization Statistics
#lut                     1054   out of   5824   18.10%
#reg                      885   out of   5824   15.20%
#le                      1180
  #lut only               295   out of   1180   25.00%
  #reg only               126   out of   1180   10.68%
  #lut&reg                759   out of   1180   64.32%
#dsp                        8   out of     10   80.00%
#bram                      12   out of     26   46.15%
  #bram9k                  12
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       19   out of     55   34.55%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      2   50.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet           Type               DriverType         Driver                  Fanout
#1        u_pll/clk0_buf     GCLK               pll                u_pll/pll_inst.clkc0    602
#2        I_clk_25m_dup_1    GCLK               io                 I_clk_25m_syn_2.di      1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tck      INPUT         C7        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tdi      INPUT         D5        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tms      INPUT         D6        LVCMOS18          N/A          PULLUP      NONE    
   I_rst_n        INPUT         J2        LVCMOS18          N/A          PULLUP      NONE    
  I_uart_rx       INPUT         E4        LVCMOS18          N/A          PULLUP      NONE    
  O_jtag_tdo     OUTPUT         C6        LVCMOS18           8            NONE       NONE    
    O_led0       OUTPUT         J5        LVCMOS18           8            NONE       NONE    
    O_led1       OUTPUT         H5        LVCMOS18           8            NONE       NONE    
    O_led2       OUTPUT         G4        LVCMOS18           8            NONE       NONE    
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE       NONE    

Report Hierarchy Area:
+-----------------------------------------------------------------------------+
|Instance    |Module     |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------------+
|top         |SF1_SOC    |1180   |995     |59      |885     |12      |8       |
|  u_SF1_MCU |SF1_MCU    |0      |0       |0       |0       |0       |0       |
|  u_ahb_pwm |ahb_pwm    |1180   |995     |59      |885     |12      |8       |
|    uut     |rom_weight |0      |0       |0       |0       |12      |0       |
|  u_pll     |pll        |0      |0       |0       |0       |0       |0       |
+-----------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       2125  
    #2          2       105   
    #3          3        29   
    #4          4        21   
    #5        5-10       30   
    #6        11-50      81   
    #7       51-100      4    
    #8       101-500     3    
    #9        >500       1    
  Average     2.65            

RUN-1002 : start command "export_db pwm_demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid pwm_demo_inst.bid"
RUN-1002 : start command "bitgen -bit pwm_demo.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 726
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 2417, pip num: 21545
BIT-1002 : Init feedthrough with 8 threads.
BIT-1002 : Init feedthrough completely, num: 202
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 728 valid insts, and 53614 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111100010000000000000000
BIT-1004 : Generate bits file pwm_demo.bit.
RUN-1003 : finish command "bitgen -bit pwm_demo.bit" in  2.100091s wall, 11.921875s user + 0.031250s system = 11.953125s CPU (569.2%)

RUN-1004 : used memory is 288 MB, reserved memory is 267 MB, peak memory is 441 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231112_125913.log"
