Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (124.160.105.205:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 19 Nov 2018 00:47:12 -0000
Received: from icoremail.net (unknown [209.85.215.177])
	by mail-app2 (Coremail) with SMTP id by_KCgD3__skdfFbTo2xAQ--.52909S3;
	Sun, 18 Nov 2018 22:20:21 +0800 (CST)
Received: from mail-pg1-f177.google.com (unknown [209.85.215.177])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwAnDEgjdfFbpMtRAA--.15106S3;
	Sun, 18 Nov 2018 22:20:19 +0800 (CST)
Received: by mail-pg1-f177.google.com with SMTP id n2so5467461pgm.3
        for <xuliker@zju.edu.cn>; Sun, 18 Nov 2018 06:20:19 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:delivered-to:dkim-signature:from:to:cc:subject
         :date:message-id:in-reply-to:references:sender:precedence:list-id;
        bh=+vPiJ34sistKUFrl1dOh2ZO+lpuKceW8b1URIfA7u8g=;
        b=IJXDUyapY+zZzZdensWg8XUN+B8l0ULGuxgiPkXZ9UVbSpxLiRY8n0Ppe95AyRPoyV
         NxPCs3ra/WZ1cgm0jkqQyAdeF+2Cpvfi8JK9aCjPjtu6ZxAdFFYLwkean461kR49ado9
         YkO3yek3NzFQWr+G+o0NLEqGyjIcSkA/gbnOTLvdzKu+9pm0IIFaicP3VYJXBuukejCm
         2A/totJ4aHYsLUEfnikFbTt458Ysf/SQ6wkbqioSNy33GL0YVl8ueQpvTBEg9k/LVgwh
         Waiks/4R7QYx9h/8drs5vvP/ymTzR19wcH0rnUZap8lMKPzIIe/xCP0ZAWGMquwO5u9L
         T5Lg==
X-Gm-Message-State: AGRZ1gIx1DImHA39neqGzq/ck8x4TQEoyoqO0ku19YiZjDZ5s0RqqDaD
	sf42bAF6vaqadAHQVEsMz4aI2acf+RNkpB8QwFJ5p6fkQuOPnjE=
X-Received: by 2002:a63:1e17:: with SMTP id e23mr16562424pge.130.1542550819191;
        Sun, 18 Nov 2018 06:20:19 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:d106:0:0:0:0 with SMTP id l6-v6csp1575053pju;
        Sun, 18 Nov 2018 06:20:18 -0800 (PST)
X-Google-Smtp-Source: AJdET5cj2d2ujlmpMdbleEgRlqGaIv14m0hmt/kbEH5W+hsjquJhJma44VVD16eKCJMRomuWTEkK
X-Received: by 2002:a63:cb4a:: with SMTP id m10mr16107113pgi.105.1542550818524;
        Sun, 18 Nov 2018 06:20:18 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542550818; cv=none;
        d=google.com; s=arc-20160816;
        b=LjKT8MlLAs+Nam9CGNEKfvmbNK43J98ECB3eb8tYaV0MAIbvEuWu2xMG7TXXbBgAF6
         KPIOBYb22TpmitfJ2XYCZGdYoUWELq4qAj/lAp4/FWOzneWtm1TAoMhttN6kslGYoEki
         ZrcELeBjs/ZI+kEbZTLtVDhMmWPeVbCngEGlq3NFsBaysa3VCm7BWyoiOOqgxJAXcezo
         5p+CNHxmGkC3XMcfKbqKhW+irNO11Hs6yz7aybiZDMxfoJGPqhFHhsNqRPvNF0Szk9wq
         XuMJNhgENi8lcPKfiNxGnQVOdHd5GOQJuKvf9rFwWBcP+El2sUPFsbAJbcgchvlOVp1w
         DKww==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:references:in-reply-to:message-id:date
         :subject:cc:to:from:dkim-signature;
        bh=+vPiJ34sistKUFrl1dOh2ZO+lpuKceW8b1URIfA7u8g=;
        b=X7nPSqj3g2L/0pizg3kYReVfaziFqJ4zUi5kgxzyQCBRSR5Y4KiCo76vwJBh9KU9oF
         y93yg5dlIHJk8J9XRxwGn/NxVPvgiv+N/d8L89cOZGHjOkaTr8IYL4Qlwpqlr49Ti6+8
         VKeSwY61fNTGJ9z8Ribd6tIWQekf2YtP8y1lLjr0Li/Ov2ml4fQfKNZSpucY0oRHWYGV
         YkfJu3EMnsUuMKZFY+wgnliH2ct6IrudTT1vXs9m4gPVh9vX60CBdwXgEIAjk6OimdHZ
         NLVR8uSEfSIK+xEg1jwb986ugK0tM0MpUmJ/OgrvIKG5PMr+fQNG7IeWQGKsSA8W/dTX
         ywew==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@gmail.com header.s=20161025 header.b=c48ly9tc;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id g32si36015007pgg.400.2018.11.18.06.20.04;
        Sun, 18 Nov 2018 06:20:18 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1727703AbeKSAiz (ORCPT <rfc822;kim.jamie.bradley@gmail.com>
        + 99 others); Sun, 18 Nov 2018 19:38:55 -0500
Received: from mail-wr1-f66.google.com ([209.85.221.66]:37213 "EHLO
        mail-wr1-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1727551AbeKSAiy (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Sun, 18 Nov 2018 19:38:54 -0500
Received: by mail-wr1-f66.google.com with SMTP id j10so15080637wru.4;
        Sun, 18 Nov 2018 06:18:27 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=gmail.com; s=20161025;
        h=from:to:cc:subject:date:message-id:in-reply-to:references;
        bh=+vPiJ34sistKUFrl1dOh2ZO+lpuKceW8b1URIfA7u8g=;
        b=c48ly9tcTnkrb9ZH9XaCf6bJwzGg1xmusR/bMNnY1CTRJhume3qzRce9XZR27Z0CDV
         2r+4bRBcppclPfZ+JLjLE2hd7jdBJuAn7mXhYNyvgsuGmiLHjo20dgmukKOtQT9r6pzR
         lrZdWodmBj25QDD7OkjQHKNXasSM3pnbRsX+uZxHSqF9OV19cPkAxAkFSZsgtbOHWyBI
         m861MZ49VHYd8F9ADqlPpUglDdl2+EWMfsWLgc6hfi4uBbbfNrHL5WAuwjpXmVzE+xcu
         V6mk/rMhQbFSnsh0KzEl0Pdtgu3fmrCTYgDdMlYJaTW3kUW51kZqlyY7HReNUsy+jcsm
         R7uw==
X-Received: by 2002:a5d:454f:: with SMTP id p15mr3431013wrr.39.1542550706269;
        Sun, 18 Nov 2018 06:18:26 -0800 (PST)
Received: from ThinkPad.home ([185.219.176.209])
        by smtp.gmail.com with ESMTPSA id d4sm29814412wrp.89.2018.11.18.06.18.24
        (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128);
        Sun, 18 Nov 2018 06:18:25 -0800 (PST)
From: Mesih Kilinc <mesihkilinc@gmail.com>
To: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
        linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org,
        linux-gpio@vger.kernel.org, linux-sunxi@googlegroups.com
Cc: Mesih Kilinc <mesihkilinc@gmail.com>,
        Maxime Ripard <maxime.ripard@free-electrons.com>,
        Chen-Yu Tsai <wens@csie.org>,
        Russell King <linux@armlinux.org.uk>,
        Daniel Lezcano <daniel.lezcano@linaro.org>,
        Marc Zyngier <marc.zyngier@arm.com>,
        Linus Walleij <linus.walleij@linaro.org>,
        Icenowy Zheng <icenowy@aosc.io>,
        Rob Herring <robh+dt@kernel.org>,
        Julian Calaby <julian.calaby@gmail.com>
Subject: [RFC PATCH v2 05/14] irqchip/sun4i: add support for suniv interrupt controller
Date: Sun, 18 Nov 2018 17:17:04 +0300
Message-Id: <d693414b1693a9018956bcc589a9048e88fbc8f6.1542546735.git.mesihkilinc@gmail.com>
X-Mailer: git-send-email 2.7.4
In-Reply-To: <cover.1542546735.git.mesihkilinc@gmail.com>
References: <cover.1542546735.git.mesihkilinc@gmail.com>
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwAnDEgjdfFbpMtRAA--.15106S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxXr13AF4Duw4DuFW3Gr15Arb_yoW5ur4Dpw
	s8AayYqr4rGF4agFsxGa4DXry5Ka18Jw4DGrs3u3Z7ArnrCr95K3WxXFZxJw15AFyfAay3
	JF1rAFyvg3W5AaUanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUB2b7Iv0xC_Cr1lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Cr0_Gr1UM28EF7xvwVC2
	z280aVAFwI0_GcCE3s1l84ACjcxK6I8E87Iv6xkF7I0E14v26rxl6s0DM2AIxVAIcxkEcV
	Aq07x20xvEncxIr21l5I8CrVACY4xI64kE6c02F40Ex7xfMcIj6xIIjxv20xvE14v26r1Y
	6r17McIj6I8E87Iv67AKxVW8JVWxJwAm72CE4IkC6x0Yz7v_Jr0_Gr1lF7xvr2IYc2Ij64
	vIr41l7I0Y6sxI4wCY1x0264kExVAvwVAq07x20xylc2xSY4AK6IIF6ry5MxkI7II2jI8v
	z4vEwIxGrwCYIxAIcVC0I7IYx2IY67AKxVW8JVW5JwCYIxAIcVC0I7IYx2IY6xkF7I0E14
	v26r4j6F4UMxvI42IY6I8E87Iv67AKxVW8Jr0_Cr1UMxvI42IY6I8E87Iv6xkF7I0E14v2
	6r4UJVWxJr1l42xK82IYc2Ij64vIr41l42xK82IY64kExVAvwVAq07x20xyl4x8a6x804x
	Wl4I8I3I0E4IkC6x0Yz7v_Jr0_Gr1lx2IqxVAqx4xG67AKxVWUJVWUGwC20s026x8GjcxK
	67AKxVWUGVWUWwC2zVAF1VAY17CE14v26r4a6rW5MIIYrxkI7VAKI48JMIIF0xvE42xK8V
	AvwI8IcIk0rVW8JVW3JbIYCTnIWIevJa73UjIFyTuYvjxU6knYUUUUU

The new F-series SoCs (suniv) from Allwinner use an stripped version of
the interrupt controller in A10/A13.

Add support for it in irq-sun4i driver.

Signed-off-by: Icenowy Zheng <icenowy@aosc.io>
Signed-off-by: Mesih Kilinc <mesihkilinc@gmail.com>
---
 drivers/irqchip/irq-sun4i.c | 47 ++++++++++++++++++++++++++++++++++++++++-----
 1 file changed, 42 insertions(+), 5 deletions(-)

diff --git a/drivers/irqchip/irq-sun4i.c b/drivers/irqchip/irq-sun4i.c
index e3e5b91..2abf662 100644
--- a/drivers/irqchip/irq-sun4i.c
+++ b/drivers/irqchip/irq-sun4i.c
@@ -23,13 +23,26 @@
 
 #include <asm/exception.h>
 
+enum sun4i_irq_type {
+	sun4i_ic,
+	suniv_ic
+};
+
+static enum sun4i_irq_type sun4i_irq_type;
+static int sun4i_irq_enable_reg_offset;
+static int sun4i_irq_mask_reg_offset;
+
 #define SUN4I_IRQ_VECTOR_REG		0x00
 #define SUN4I_IRQ_PROTECTION_REG	0x08
 #define SUN4I_IRQ_NMI_CTRL_REG		0x0c
 #define SUN4I_IRQ_PENDING_REG(x)	(0x10 + 0x4 * x)
 #define SUN4I_IRQ_FIQ_PENDING_REG(x)	(0x20 + 0x4 * x)
-#define SUN4I_IRQ_ENABLE_REG(x)		(0x40 + 0x4 * x)
-#define SUN4I_IRQ_MASK_REG(x)		(0x50 + 0x4 * x)
+#define SUN4I_IRQ_ENABLE_REG_OFFSET	0x40
+#define SUN4I_IRQ_MASK_REG_OFFSET	0x50
+#define SUNIV_IRQ_ENABLE_REG_OFFSET	0x20
+#define SUNIV_IRQ_MASK_REG_OFFSET	0x30
+#define SUN4I_IRQ_ENABLE_REG(x)		(sun4i_irq_enable_reg_offset + 0x4 * x)
+#define SUN4I_IRQ_MASK_REG(x)		(sun4i_irq_mask_reg_offset + 0x4 * x)
 
 static void __iomem *sun4i_irq_base;
 static struct irq_domain *sun4i_irq_domain;
@@ -115,8 +128,9 @@ static int __init sun4i_of_init(struct device_node *node,
 	writel(0xffffffff, sun4i_irq_base + SUN4I_IRQ_PENDING_REG(1));
 	writel(0xffffffff, sun4i_irq_base + SUN4I_IRQ_PENDING_REG(2));
 
-	/* Enable protection mode */
-	writel(0x01, sun4i_irq_base + SUN4I_IRQ_PROTECTION_REG);
+	/* Enable protection mode (not available in suniv) */
+	if (sun4i_irq_type == sun4i_ic)
+		writel(0x01, sun4i_irq_base + SUN4I_IRQ_PROTECTION_REG);
 
 	/* Configure the external interrupt source type */
 	writel(0x00, sun4i_irq_base + SUN4I_IRQ_NMI_CTRL_REG);
@@ -130,7 +144,30 @@ static int __init sun4i_of_init(struct device_node *node,
 
 	return 0;
 }
-IRQCHIP_DECLARE(allwinner_sun4i_ic, "allwinner,sun4i-a10-ic", sun4i_of_init);
+
+static int __init sun4i_ic_of_init(struct device_node *node,
+				   struct device_node *parent)
+{
+	sun4i_irq_type = sun4i_ic;
+	sun4i_irq_enable_reg_offset = SUN4I_IRQ_ENABLE_REG_OFFSET;
+	sun4i_irq_mask_reg_offset = SUN4I_IRQ_MASK_REG_OFFSET;
+	sun4i_of_init(node, parent);
+
+	return 0;
+}
+IRQCHIP_DECLARE(allwinner_sun4i_ic, "allwinner,sun4i-a10-ic", sun4i_ic_of_init);
+
+static int __init suniv_ic_of_init(struct device_node *node,
+				   struct device_node *parent)
+{
+	sun4i_irq_type = suniv_ic;
+	sun4i_irq_enable_reg_offset = SUNIV_IRQ_ENABLE_REG_OFFSET;
+	sun4i_irq_mask_reg_offset = SUNIV_IRQ_MASK_REG_OFFSET;
+	sun4i_of_init(node, parent);
+
+	return 0;
+}
+IRQCHIP_DECLARE(allwinner_suniv_ic, "allwinner,suniv-f1c100s-ic", suniv_ic_of_init);
 
 static void __exception_irq_entry sun4i_handle_irq(struct pt_regs *regs)
 {
-- 
2.7.4
