Classic Timing Analyzer report for Laba2
Tue Sep 29 11:41:07 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                   ; To                                                                                                           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.285 ns                         ; adress[1]                                                                              ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg4 ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.538 ns                         ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[7]    ; out[7]                                                                                                       ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -4.119 ns                        ; adress[4]                                                                              ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg4 ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; 412.03 MHz ( period = 2.427 ns ) ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg4 ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                        ;                                                                                                              ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                         ; To                                                                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 412.03 MHz ( period = 2.427 ns )               ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 2.169 ns                ;
; N/A   ; 415.45 MHz ( period = 2.407 ns )               ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 2.149 ns                ;
; N/A   ; 439.37 MHz ( period = 2.276 ns )               ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]                       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 2.018 ns                ;
; N/A   ; 439.56 MHz ( period = 2.275 ns )               ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 2.017 ns                ;
; N/A   ; 440.14 MHz ( period = 2.272 ns )               ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 2.014 ns                ;
; N/A   ; 441.11 MHz ( period = 2.267 ns )               ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]                       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 2.009 ns                ;
; N/A   ; 441.31 MHz ( period = 2.266 ns )               ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 2.008 ns                ;
; N/A   ; 444.05 MHz ( period = 2.252 ns )               ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 1.994 ns                ;
; N/A   ; 445.24 MHz ( period = 2.246 ns )               ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 1.988 ns                ;
; N/A   ; 450.25 MHz ( period = 2.221 ns )               ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 1.963 ns                ;
; N/A   ; 451.67 MHz ( period = 2.214 ns )               ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]                       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 1.956 ns                ;
; N/A   ; 466.42 MHz ( period = 2.144 ns )               ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]                       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 1.886 ns                ;
; N/A   ; 469.26 MHz ( period = 2.131 ns )               ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]                       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 1.873 ns                ;
; N/A   ; 492.61 MHz ( period = 2.030 ns )               ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.772 ns                ;
; N/A   ; 496.03 MHz ( period = 2.016 ns )               ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]                       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 1.758 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[0]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[0]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[0]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[0]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[0]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[1]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[1]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[1]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[1]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[1]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[2]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[2]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[2]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[2]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[2]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[3]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[3]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[3]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[3]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[3]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[4]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[4]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[4]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[4]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[4]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[5]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[5]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[5]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[5]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[5]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[6]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[6]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[6]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[6]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[6]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[7]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[7]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[7]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[7]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[7]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                       ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]                       ; CLK        ; CLK      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                       ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]                       ; CLK        ; CLK      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                       ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]                       ; CLK        ; CLK      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                       ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]                       ; CLK        ; CLK      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                       ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]                       ; CLK        ; CLK      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]                       ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]                       ; CLK        ; CLK      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                       ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                       ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                       ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]                       ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]                       ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]                       ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]                       ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]                       ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                       ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                       ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                       ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                       ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]                       ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]                       ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]                       ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]                       ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]                       ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]                       ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                     ;
+-------+--------------+------------+-----------+--------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                                                                                                           ; To Clock ;
+-------+--------------+------------+-----------+--------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 5.285 ns   ; adress[1] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg4 ; CLK      ;
; N/A   ; None         ; 5.130 ns   ; adress[1] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg2 ; CLK      ;
; N/A   ; None         ; 5.124 ns   ; adress[1] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg1 ; CLK      ;
; N/A   ; None         ; 5.093 ns   ; adress[1] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg3 ; CLK      ;
; N/A   ; None         ; 5.066 ns   ; adress[2] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg4 ; CLK      ;
; N/A   ; None         ; 5.006 ns   ; adress[0] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg4 ; CLK      ;
; N/A   ; None         ; 4.943 ns   ; adress[2] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg3 ; CLK      ;
; N/A   ; None         ; 4.851 ns   ; adress[0] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg2 ; CLK      ;
; N/A   ; None         ; 4.847 ns   ; adress[0] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg3 ; CLK      ;
; N/A   ; None         ; 4.845 ns   ; adress[0] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg1 ; CLK      ;
; N/A   ; None         ; 4.808 ns   ; adress[2] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg2 ; CLK      ;
; N/A   ; None         ; 4.715 ns   ; adress[3] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg4 ; CLK      ;
; N/A   ; None         ; 4.602 ns   ; adress[0] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK      ;
; N/A   ; None         ; 4.576 ns   ; adress[3] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg3 ; CLK      ;
; N/A   ; None         ; 4.344 ns   ; adress[4] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg4 ; CLK      ;
+-------+--------------+------------+-----------+--------------------------------------------------------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                           ;
+-------+--------------+------------+-------------------------------------------------------------------------------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                ; To     ; From Clock ;
+-------+--------------+------------+-------------------------------------------------------------------------------------+--------+------------+
; N/A   ; None         ; 6.538 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[7] ; out[7] ; CLK        ;
; N/A   ; None         ; 6.083 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[3] ; out[3] ; CLK        ;
; N/A   ; None         ; 6.066 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[0] ; out[0] ; CLK        ;
; N/A   ; None         ; 6.058 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[1] ; out[1] ; CLK        ;
; N/A   ; None         ; 6.031 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[2] ; out[2] ; CLK        ;
; N/A   ; None         ; 5.995 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[6] ; out[6] ; CLK        ;
; N/A   ; None         ; 5.846 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[5] ; out[5] ; CLK        ;
; N/A   ; None         ; 5.509 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[4] ; out[4] ; CLK        ;
+-------+--------------+------------+-------------------------------------------------------------------------------------+--------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                            ;
+---------------+-------------+-----------+-----------+--------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To                                                                                                           ; To Clock ;
+---------------+-------------+-----------+-----------+--------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -4.119 ns ; adress[4] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg4 ; CLK      ;
; N/A           ; None        ; -4.330 ns ; adress[0] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg3 ; CLK      ;
; N/A           ; None        ; -4.351 ns ; adress[3] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg3 ; CLK      ;
; N/A           ; None        ; -4.376 ns ; adress[3] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg4 ; CLK      ;
; N/A           ; None        ; -4.377 ns ; adress[0] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK      ;
; N/A           ; None        ; -4.386 ns ; adress[0] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg1 ; CLK      ;
; N/A           ; None        ; -4.440 ns ; adress[2] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg3 ; CLK      ;
; N/A           ; None        ; -4.473 ns ; adress[0] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg2 ; CLK      ;
; N/A           ; None        ; -4.583 ns ; adress[2] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg2 ; CLK      ;
; N/A           ; None        ; -4.598 ns ; adress[0] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg4 ; CLK      ;
; N/A           ; None        ; -4.625 ns ; adress[1] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg3 ; CLK      ;
; N/A           ; None        ; -4.743 ns ; adress[2] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg4 ; CLK      ;
; N/A           ; None        ; -4.768 ns ; adress[1] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg2 ; CLK      ;
; N/A           ; None        ; -4.893 ns ; adress[1] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg4 ; CLK      ;
; N/A           ; None        ; -4.899 ns ; adress[1] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg1 ; CLK      ;
+---------------+-------------+-----------+-----------+--------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Sep 29 11:41:07 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Laba2 -c Laba2 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" has Internal fmax of 412.03 MHz between source register "lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]" and destination memory "lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg4" (period= 2.427 ns)
    Info: + Longest register to memory delay is 2.169 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y12_N1; Fanout = 5; REG Node = 'lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]'
        Info: 2: + IC(0.216 ns) + CELL(0.309 ns) = 0.525 ns; Loc. = LCCOMB_X19_Y12_N16; Fanout = 2; COMB Node = 'lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~2'
        Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.650 ns; Loc. = LCCOMB_X19_Y12_N18; Fanout = 4; COMB Node = 'lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~5'
        Info: 4: + IC(0.325 ns) + CELL(0.346 ns) = 1.321 ns; Loc. = LCCOMB_X19_Y12_N12; Fanout = 1; COMB Node = 'lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~3'
        Info: 5: + IC(0.717 ns) + CELL(0.131 ns) = 2.169 ns; Loc. = M512_X24_Y12; Fanout = 8; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg4'
        Info: Total cell delay = 0.911 ns ( 42.00 % )
        Info: Total interconnect delay = 1.258 ns ( 58.00 % )
    Info: - Smallest clock skew is -0.142 ns
        Info: + Shortest clock path from clock "CLK" to destination memory is 2.327 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 18; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.672 ns) + CELL(0.458 ns) = 2.327 ns; Loc. = M512_X24_Y12; Fanout = 8; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg4'
            Info: Total cell delay = 1.312 ns ( 56.38 % )
            Info: Total interconnect delay = 1.015 ns ( 43.62 % )
        Info: - Longest clock path from clock "CLK" to source register is 2.469 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 18; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.469 ns; Loc. = LCFF_X19_Y12_N1; Fanout = 5; REG Node = 'lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]'
            Info: Total cell delay = 1.472 ns ( 59.62 % )
            Info: Total interconnect delay = 0.997 ns ( 40.38 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.022 ns
Info: tsu for memory "lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg4" (data pin = "adress[1]", clock pin = "CLK") is 5.285 ns
    Info: + Longest pin to memory delay is 7.590 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_Y18; Fanout = 2; PIN Node = 'adress[1]'
        Info: 2: + IC(4.595 ns) + CELL(0.619 ns) = 6.071 ns; Loc. = LCCOMB_X19_Y12_N18; Fanout = 4; COMB Node = 'lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~5'
        Info: 3: + IC(0.325 ns) + CELL(0.346 ns) = 6.742 ns; Loc. = LCCOMB_X19_Y12_N12; Fanout = 1; COMB Node = 'lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~3'
        Info: 4: + IC(0.717 ns) + CELL(0.131 ns) = 7.590 ns; Loc. = M512_X24_Y12; Fanout = 8; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg4'
        Info: Total cell delay = 1.953 ns ( 25.73 % )
        Info: Total interconnect delay = 5.637 ns ( 74.27 % )
    Info: + Micro setup delay of destination is 0.022 ns
    Info: - Shortest clock path from clock "CLK" to destination memory is 2.327 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 18; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.672 ns) + CELL(0.458 ns) = 2.327 ns; Loc. = M512_X24_Y12; Fanout = 8; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg4'
        Info: Total cell delay = 1.312 ns ( 56.38 % )
        Info: Total interconnect delay = 1.015 ns ( 43.62 % )
Info: tco from clock "CLK" to destination pin "out[7]" through memory "lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[7]" is 6.538 ns
    Info: + Longest clock path from clock "CLK" to source memory is 2.282 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 18; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.672 ns) + CELL(0.413 ns) = 2.282 ns; Loc. = M512_X24_Y12; Fanout = 1; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[7]'
        Info: Total cell delay = 1.267 ns ( 55.52 % )
        Info: Total interconnect delay = 1.015 ns ( 44.48 % )
    Info: + Micro clock to output delay of source is 0.140 ns
    Info: + Longest memory to pin delay is 4.116 ns
        Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X24_Y12; Fanout = 1; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|q_a[7]'
        Info: 2: + IC(2.049 ns) + CELL(2.002 ns) = 4.116 ns; Loc. = PIN_AB18; Fanout = 0; PIN Node = 'out[7]'
        Info: Total cell delay = 2.067 ns ( 50.22 % )
        Info: Total interconnect delay = 2.049 ns ( 49.78 % )
Info: th for memory "lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg4" (data pin = "adress[4]", clock pin = "CLK") is -4.119 ns
    Info: + Longest clock path from clock "CLK" to destination memory is 2.327 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 18; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.672 ns) + CELL(0.458 ns) = 2.327 ns; Loc. = M512_X24_Y12; Fanout = 8; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg4'
        Info: Total cell delay = 1.312 ns ( 56.38 % )
        Info: Total interconnect delay = 1.015 ns ( 43.62 % )
    Info: + Micro hold delay of destination is 0.203 ns
    Info: - Shortest pin to memory delay is 6.649 ns
        Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_D13; Fanout = 1; PIN Node = 'adress[4]'
        Info: 2: + IC(4.150 ns) + CELL(0.371 ns) = 5.320 ns; Loc. = LCCOMB_X19_Y12_N24; Fanout = 1; COMB Node = 'lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~17'
        Info: 3: + IC(0.256 ns) + CELL(0.225 ns) = 5.801 ns; Loc. = LCCOMB_X19_Y12_N12; Fanout = 1; COMB Node = 'lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~3'
        Info: 4: + IC(0.717 ns) + CELL(0.131 ns) = 6.649 ns; Loc. = M512_X24_Y12; Fanout = 8; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_dd71:auto_generated|ram_block1a0~porta_address_reg4'
        Info: Total cell delay = 1.526 ns ( 22.95 % )
        Info: Total interconnect delay = 5.123 ns ( 77.05 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 188 megabytes
    Info: Processing ended: Tue Sep 29 11:41:07 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


