Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Dec 19 12:49:14 2024
| Host         : DESKTOP-MCD6V3D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file clk_divizat_timing_summary_routed.rpt -pb clk_divizat_timing_summary_routed.pb -rpx clk_divizat_timing_summary_routed.rpx -warn_on_violation
| Design       : clk_divizat
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 28 register/latch pins with no clock driven by root clock pin: clk_in (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: out_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   40          inf        0.000                      0                   40           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Gray_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.786ns  (logic 4.537ns (58.267%)  route 3.249ns (41.733%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE                         0.000     0.000 r  a_reg[1]/C
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  a_reg[1]/Q
                         net (fo=5, routed)           0.603     1.081    p_1_in
    SLICE_X3Y18          LUT2 (Prop_lut2_I0_O)        0.327     1.408 r  Gray_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.646     4.054    Gray_out_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.732     7.786 r  Gray_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.786    Gray_out[1]
    E19                                                               r  Gray_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Gray_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.194ns  (logic 4.487ns (62.371%)  route 2.707ns (37.629%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE                         0.000     0.000 r  a_reg[1]/C
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  a_reg[1]/Q
                         net (fo=5, routed)           0.435     0.913    p_1_in
    SLICE_X3Y18          LUT2 (Prop_lut2_I1_O)        0.296     1.209 r  Gray_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.272     3.481    Gray_out_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.713     7.194 r  Gray_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.194    Gray_out[0]
    U16                                                               r  Gray_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Gray_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.983ns  (logic 4.274ns (61.209%)  route 2.709ns (38.791%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE                         0.000     0.000 r  a_reg[3]/C
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  a_reg[3]/Q
                         net (fo=3, routed)           0.873     1.351    Gray_out_OBUF[3]
    SLICE_X3Y18          LUT2 (Prop_lut2_I1_O)        0.295     1.646 r  Gray_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.836     3.482    Gray_out_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     6.983 r  Gray_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.983    Gray_out[2]
    U19                                                               r  Gray_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_div_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.144ns  (logic 2.005ns (32.632%)  route 4.139ns (67.368%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE                         0.000     0.000 r  n_reg[5]/C
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  n_reg[5]/Q
                         net (fo=2, routed)           0.757     1.213    n_reg[5]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.869 r  out_div_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.869    out_div_reg_i_16_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.091 f  out_div_reg_i_14/O[0]
                         net (fo=1, routed)           0.966     3.057    out_div_reg_i_14_n_7
    SLICE_X2Y15          LUT4 (Prop_lut4_I1_O)        0.299     3.356 f  out_div_i_18/O
                         net (fo=1, routed)           0.802     4.158    out_div_i_18_n_0
    SLICE_X2Y14          LUT6 (Prop_lut6_I5_O)        0.124     4.282 f  out_div_i_12/O
                         net (fo=1, routed)           0.806     5.088    out_div_i_12_n_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I4_O)        0.124     5.212 r  out_div_i_5/O
                         net (fo=1, routed)           0.808     6.020    out_div_i_5_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I4_O)        0.124     6.144 r  out_div_i_1/O
                         net (fo=1, routed)           0.000     6.144    p_0_in
    SLICE_X3Y18          FDRE                                         r  out_div_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Gray_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.988ns  (logic 4.158ns (69.438%)  route 1.830ns (30.562%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE                         0.000     0.000 r  a_reg[3]/C
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  a_reg[3]/Q
                         net (fo=3, routed)           1.830     2.308    Gray_out_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.680     5.988 r  Gray_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.988    Gray_out[3]
    V19                                                               r  Gray_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            n_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.883ns  (logic 2.406ns (40.895%)  route 3.477ns (59.105%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  n_reg[12]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  n_reg[12]/Q
                         net (fo=3, routed)           0.836     1.292    n_reg[12]
    SLICE_X2Y15          LUT5 (Prop_lut5_I3_O)        0.124     1.416 f  out_div_i_13/O
                         net (fo=1, routed)           0.663     2.080    out_div_i_13_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I0_O)        0.124     2.204 r  out_div_i_6/O
                         net (fo=1, routed)           0.661     2.865    out_div_i_6_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I1_O)        0.124     2.989 r  out_div_i_2/O
                         net (fo=29, routed)          1.316     4.305    out_div_i_2_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.124     4.429 r  n[0]_i_5/O
                         net (fo=1, routed)           0.000     4.429    n[0]_i_5_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.979 r  n_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.979    n_reg[0]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.093 r  n_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.093    n_reg[4]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.207 r  n_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.207    n_reg[8]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.321 r  n_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.321    n_reg[12]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.435 r  n_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.435    n_reg[16]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.549 r  n_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.549    n_reg[20]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.883 r  n_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.883    n_reg[24]_i_1_n_6
    SLICE_X1Y19          FDRE                                         r  n_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            n_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.788ns  (logic 2.311ns (39.925%)  route 3.477ns (60.075%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  n_reg[12]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  n_reg[12]/Q
                         net (fo=3, routed)           0.836     1.292    n_reg[12]
    SLICE_X2Y15          LUT5 (Prop_lut5_I3_O)        0.124     1.416 f  out_div_i_13/O
                         net (fo=1, routed)           0.663     2.080    out_div_i_13_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I0_O)        0.124     2.204 r  out_div_i_6/O
                         net (fo=1, routed)           0.661     2.865    out_div_i_6_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I1_O)        0.124     2.989 r  out_div_i_2/O
                         net (fo=29, routed)          1.316     4.305    out_div_i_2_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.124     4.429 r  n[0]_i_5/O
                         net (fo=1, routed)           0.000     4.429    n[0]_i_5_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.979 r  n_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.979    n_reg[0]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.093 r  n_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.093    n_reg[4]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.207 r  n_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.207    n_reg[8]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.321 r  n_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.321    n_reg[12]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.435 r  n_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.435    n_reg[16]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.549 r  n_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.549    n_reg[20]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.788 r  n_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.788    n_reg[24]_i_1_n_5
    SLICE_X1Y19          FDRE                                         r  n_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            n_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.772ns  (logic 2.295ns (39.758%)  route 3.477ns (60.242%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  n_reg[12]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  n_reg[12]/Q
                         net (fo=3, routed)           0.836     1.292    n_reg[12]
    SLICE_X2Y15          LUT5 (Prop_lut5_I3_O)        0.124     1.416 f  out_div_i_13/O
                         net (fo=1, routed)           0.663     2.080    out_div_i_13_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I0_O)        0.124     2.204 r  out_div_i_6/O
                         net (fo=1, routed)           0.661     2.865    out_div_i_6_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I1_O)        0.124     2.989 r  out_div_i_2/O
                         net (fo=29, routed)          1.316     4.305    out_div_i_2_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.124     4.429 r  n[0]_i_5/O
                         net (fo=1, routed)           0.000     4.429    n[0]_i_5_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.979 r  n_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.979    n_reg[0]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.093 r  n_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.093    n_reg[4]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.207 r  n_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.207    n_reg[8]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.321 r  n_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.321    n_reg[12]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.435 r  n_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.435    n_reg[16]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.549 r  n_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.549    n_reg[20]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.772 r  n_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.772    n_reg[24]_i_1_n_7
    SLICE_X1Y19          FDRE                                         r  n_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            n_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.769ns  (logic 2.292ns (39.727%)  route 3.477ns (60.273%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  n_reg[12]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  n_reg[12]/Q
                         net (fo=3, routed)           0.836     1.292    n_reg[12]
    SLICE_X2Y15          LUT5 (Prop_lut5_I3_O)        0.124     1.416 f  out_div_i_13/O
                         net (fo=1, routed)           0.663     2.080    out_div_i_13_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I0_O)        0.124     2.204 r  out_div_i_6/O
                         net (fo=1, routed)           0.661     2.865    out_div_i_6_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I1_O)        0.124     2.989 r  out_div_i_2/O
                         net (fo=29, routed)          1.316     4.305    out_div_i_2_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.124     4.429 r  n[0]_i_5/O
                         net (fo=1, routed)           0.000     4.429    n[0]_i_5_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.979 r  n_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.979    n_reg[0]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.093 r  n_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.093    n_reg[4]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.207 r  n_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.207    n_reg[8]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.321 r  n_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.321    n_reg[12]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.435 r  n_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.435    n_reg[16]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.769 r  n_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.769    n_reg[20]_i_1_n_6
    SLICE_X1Y18          FDRE                                         r  n_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            n_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.748ns  (logic 2.271ns (39.507%)  route 3.477ns (60.493%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  n_reg[12]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  n_reg[12]/Q
                         net (fo=3, routed)           0.836     1.292    n_reg[12]
    SLICE_X2Y15          LUT5 (Prop_lut5_I3_O)        0.124     1.416 f  out_div_i_13/O
                         net (fo=1, routed)           0.663     2.080    out_div_i_13_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I0_O)        0.124     2.204 r  out_div_i_6/O
                         net (fo=1, routed)           0.661     2.865    out_div_i_6_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I1_O)        0.124     2.989 r  out_div_i_2/O
                         net (fo=29, routed)          1.316     4.305    out_div_i_2_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.124     4.429 r  n[0]_i_5/O
                         net (fo=1, routed)           0.000     4.429    n[0]_i_5_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.979 r  n_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.979    n_reg[0]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.093 r  n_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.093    n_reg[4]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.207 r  n_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.207    n_reg[8]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.321 r  n_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.321    n_reg[12]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.435 r  n_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.435    n_reg[16]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.748 r  n_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.748    n_reg[20]_i_1_n_4
    SLICE_X1Y18          FDRE                                         r  n_reg[23]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 n_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_div_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.518%)  route 0.182ns (49.482%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  n_reg[26]/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  n_reg[26]/Q
                         net (fo=30, routed)          0.182     0.323    n_reg[26]
    SLICE_X3Y18          LUT6 (Prop_lut6_I0_O)        0.045     0.368 r  out_div_i_1/O
                         net (fo=1, routed)           0.000     0.368    p_0_in
    SLICE_X3Y18          FDRE                                         r  out_div_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            a_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE                         0.000     0.000 r  a_reg[2]/C
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  a_reg[2]/Q
                         net (fo=4, routed)           0.174     0.338    p_2_in
    SLICE_X2Y18          LUT5 (Prop_lut5_I3_O)        0.043     0.381 r  a[3]_i_1/O
                         net (fo=1, routed)           0.000     0.381    a[3]_i_1_n_0
    SLICE_X2Y18          FDCE                                         r  a_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            a_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE                         0.000     0.000 r  a_reg[2]/C
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  a_reg[2]/Q
                         net (fo=4, routed)           0.174     0.338    p_2_in
    SLICE_X2Y18          LUT4 (Prop_lut4_I3_O)        0.045     0.383 r  a[2]_i_1/O
                         net (fo=1, routed)           0.000     0.383    a[2]_i_1_n_0
    SLICE_X2Y18          FDCE                                         r  a_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            n_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.249ns (59.569%)  route 0.169ns (40.431%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE                         0.000     0.000 r  n_reg[3]/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  n_reg[3]/Q
                         net (fo=2, routed)           0.169     0.310    n_reg[3]
    SLICE_X1Y13          LUT3 (Prop_lut3_I2_O)        0.045     0.355 r  n[0]_i_3/O
                         net (fo=1, routed)           0.000     0.355    n[0]_i_3_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.418 r  n_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    n_reg[0]_i_1_n_4
    SLICE_X1Y13          FDRE                                         r  n_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            n_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.249ns (59.569%)  route 0.169ns (40.431%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE                         0.000     0.000 r  n_reg[7]/C
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  n_reg[7]/Q
                         net (fo=2, routed)           0.169     0.310    n_reg[7]
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.045     0.355 r  n[4]_i_2/O
                         net (fo=1, routed)           0.000     0.355    n[4]_i_2_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.418 r  n_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    n_reg[4]_i_1_n_4
    SLICE_X1Y14          FDRE                                         r  n_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            n_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.252ns (60.041%)  route 0.168ns (39.959%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  n_reg[26]/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  n_reg[26]/Q
                         net (fo=30, routed)          0.168     0.309    n_reg[26]
    SLICE_X1Y19          LUT2 (Prop_lut2_I0_O)        0.045     0.354 r  n[24]_i_2/O
                         net (fo=1, routed)           0.000     0.354    n[24]_i_2_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.420 r  n_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.420    n_reg[24]_i_1_n_5
    SLICE_X1Y19          FDRE                                         r  n_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            a_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.209ns (49.522%)  route 0.213ns (50.478%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE                         0.000     0.000 r  a_reg[0]/C
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  a_reg[0]/Q
                         net (fo=5, routed)           0.157     0.321    a_reg_n_0_[0]
    SLICE_X3Y18          LUT3 (Prop_lut3_I0_O)        0.045     0.366 r  a[1]_i_1/O
                         net (fo=1, routed)           0.056     0.422    a[1]_i_1_n_0
    SLICE_X2Y18          FDCE                                         r  a_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            n_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE                         0.000     0.000 r  n_reg[4]/C
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  n_reg[4]/Q
                         net (fo=2, routed)           0.168     0.309    n_reg[4]
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.045     0.354 r  n[4]_i_5/O
                         net (fo=1, routed)           0.000     0.354    n[4]_i_5_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.424 r  n_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.424    n_reg[4]_i_1_n_7
    SLICE_X1Y14          FDRE                                         r  n_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            n_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE                         0.000     0.000 r  n_reg[8]/C
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  n_reg[8]/Q
                         net (fo=3, routed)           0.168     0.309    n_reg[8]
    SLICE_X1Y15          LUT3 (Prop_lut3_I2_O)        0.045     0.354 r  n[8]_i_5/O
                         net (fo=1, routed)           0.000     0.354    n[8]_i_5_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.424 r  n_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.424    n_reg[8]_i_1_n_7
    SLICE_X1Y15          FDRE                                         r  n_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            n_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.256ns (60.334%)  route 0.168ns (39.666%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE                         0.000     0.000 r  n_reg[16]/C
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  n_reg[16]/Q
                         net (fo=3, routed)           0.168     0.309    n_reg[16]
    SLICE_X1Y17          LUT3 (Prop_lut3_I2_O)        0.045     0.354 r  n[16]_i_5/O
                         net (fo=1, routed)           0.000     0.354    n[16]_i_5_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.424 r  n_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.424    n_reg[16]_i_1_n_7
    SLICE_X1Y17          FDRE                                         r  n_reg[16]/D
  -------------------------------------------------------------------    -------------------





