# 6116 RAM

This is the simulation of funcionality of 6116 CMOS Static RAM in VHDL. No timing parameters are included.

# Files:

-RAM_static.vhd     
(RAM simulation)

-RAM_static_tb.vhd  
(1st testbench - single write and read)

-force.do           
(macro file to 1st testbench)

-RAM_static_tb2.vhd  
(2nd testbench - state machine to test memory) 

-force2.do          
(macro file to 2nd testbench)



