// Seed: 2792862453
module module_0 (
    input uwire id_0,
    output tri1 id_1,
    output wire id_2,
    input wand id_3,
    id_15,
    output supply0 id_4,
    input tri0 id_5,
    output tri id_6,
    input tri1 id_7,
    output supply1 id_8,
    output tri id_9,
    input supply0 id_10,
    input tri0 id_11,
    output tri1 id_12,
    input supply1 id_13
);
  wire id_16;
  assign id_9 = id_16;
  assign id_6 = id_3;
endmodule
program module_1 (
    input tri0 id_0,
    inout wand id_1,
    output logic id_2,
    output tri1 id_3,
    input wire id_4,
    input tri1 id_5,
    output tri0 id_6,
    input supply1 id_7
);
  initial id_2 <= 1;
  assign id_6 = 1 | id_5;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_6,
      id_0,
      id_6,
      id_4,
      id_1,
      id_5,
      id_3,
      id_3,
      id_0,
      id_7,
      id_6,
      id_7
  );
  assign modCall_1.id_16 = 0;
  assign id_6 = 1;
  wire id_9;
endmodule
