Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1_AR71948 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date         : Wed Oct 21 14:53:23 2020
| Host         : wei-Berkeley running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xczu28dr
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   668 |
| Unused register locations in slices containing registers |  1271 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |          291 |
|      2 |           28 |
|      3 |           40 |
|      4 |           36 |
|      5 |           17 |
|      6 |           15 |
|      7 |            1 |
|      8 |           37 |
|      9 |           15 |
|     10 |           22 |
|     11 |            2 |
|     12 |           19 |
|     13 |            1 |
|     15 |            2 |
|    16+ |          142 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2372 |          589 |
| No           | No                    | Yes                    |             710 |          178 |
| No           | Yes                   | No                     |             606 |          329 |
| Yes          | No                    | No                     |            2097 |          448 |
| Yes          | No                    | Yes                    |            1098 |          214 |
| Yes          | Yes                   | No                     |            2754 |          703 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                                                                                        Clock Signal                                                                                                                       |                                                                                                                                       Enable Signal                                                                                                                                      |                                                                                                                                    Set/Reset Signal                                                                                                                                    | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__75_0[2]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__81_0[2]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__81_0[1]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__81_0[0]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__75_0[8]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__75_0[7]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__75_0[9]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__75_0[6]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__75_0[5]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__75_0[4]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__75_0[3]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__81_0[3]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__75_0[1]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__75_0[0]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[53]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[52]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[51]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[50]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[49]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[48]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[47]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__7_0                                                                                                                       |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__14_0[3]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__14_0[2]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__14_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__14_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/SS[1]                                                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/SS[0]                                                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/SR[2]                                                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/SR[1]                                                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/SR[0]                                                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[46]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__3_0                                                                                                                       |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__2_0                                                                                                                       |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__0_0                                                                                                                       |                1 |              1 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                            |                1 |              1 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__83_0[1]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__83_0[0]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__81_0[5]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__81_0[4]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[15]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[25]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[24]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[23]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[22]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[21]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[20]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[19]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[18]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[17]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[16]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[26]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[14]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[13]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[12]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[11]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[10]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[8]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[7]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[9]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[6]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[36]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[45]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[44]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[43]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[42]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[41]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[40]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[39]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[38]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[37]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__14_0[4]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[35]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[34]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[33]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[32]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[31]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[30]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[29]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[28]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[27]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__72_0[4]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/idlel_d1                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out                                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__9_0[1]                                                                                                                    |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__9_0[0]                                                                                                                    |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__79_0[4]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__79_0[3]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__79_0[2]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__79_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__79_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__77_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__77_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/idlel_d1                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep_0                                                                                                                    |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__72_0[3]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__72_0[2]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__72_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__72_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__70_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__70_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__65_0[4]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__65_0[3]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__65_0[2]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ena_d1                                                                                                                                                           | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out_reg_rep__1_0[1]                                                                                                                         |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/SR                                                                                                                                                     |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out_reg_rep_0                                                                                                                               |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out_reg_rep__0_0                                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out_reg_rep__9_0[0]                                                                                                                         |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out_reg_rep__9_0[1]                                                                                                                         |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out_reg_rep__9_0[2]                                                                                                                         |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out_reg_rep__9_0[3]                                                                                                                         |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/core_gtwiz_userclk_tx_reset_in_0                                                                                                                                                                                                    |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ena_d1                                                                                                                                                           | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out_reg_rep__1_0[0]                                                                                                                         |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__65_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ena_d1                                                                                                                                                           | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out_reg_rep__1_0[2]                                                                                                                         |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/local_fault_reg_1[0]                                                                                                                                              | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__21_0[2]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/local_fault_reg_1[0]                                                                                                                                              | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__21_0[1]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/local_fault_reg_1[0]                                                                                                                                              | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__21_0[0]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/idlel_d1                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__8_0                                                                                                                 |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/idlel_d1                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__7_0                                                                                                                 |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/idlel_d1                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__6_0                                                                                                                 |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/idlel_d1                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__1_0                                                                                                                 |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/idlel_d1                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__0_0                                                                                                                 |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__35_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__35_0[2]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__35_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__30_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__30_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__28_0[4]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__28_0[3]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__28_0[2]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__28_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__28_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__35_0[3]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__23_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__23_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__21_0[4]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__21_0[3]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__21_0[2]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__21_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__21_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__16_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__16_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__56_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__65_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__63_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__63_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__58_0[4]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__58_0[3]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__58_0[2]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__58_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__58_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__56_0[1]                                                                                                                   |                1 |              1 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/register1_q_net                                                                                                                                                 | tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/SINIT                                                                                                                                                       |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__54_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__54_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__51_0[2]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__51_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__51_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__47_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__39_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__39_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__35_0[4]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__8_0                                                                                                                  |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SS[9]                                                                                                                                        |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SS[6]                                                                                                                                        |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SS[5]                                                                                                                                        |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SS[4]                                                                                                                                        |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SS[3]                                                                                                                                        |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SS[2]                                                                                                                                        |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SS[1]                                                                                                                                        |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SS[0]                                                                                                                                        |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__9_0                                                                                                                  |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SS[7]                                                                                                                                        |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__7_0                                                                                                                  |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__6_0                                                                                                                  |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__5_0                                                                                                                  |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__1_0                                                                                                                  |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__10_0                                                                                                                 |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__0_0                                                                                                                  |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__11_0                                                                                                                 |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep_0                                                                                                                     |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[9]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[15]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[14]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[13]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[12]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[11]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[10]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[8]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[7]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out                                                                                                                               |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[6]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[5]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[4]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[3]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[2]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[1]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[0]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SS[8]                                                                                                                                        |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12_0[0]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__24_0[0]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__17_0[4]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__17_0[3]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__17_0[2]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__17_0[1]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__17_0[0]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12_0[2]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12_0[1]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__24_0[1]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__9_0                                                                                                                 |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__5_0                                                                                                                 |                1 |              1 |
|  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gen_gtwizard_gtye4.gtpowergood_int               |                1 |              1 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/add_gen/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2_0                                                                                                                            | tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/add_gen/delay/delay_q_net                                                                                                                                                                                                           |                1 |              1 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/SINIT                                                                                                                                                         | tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/pipe_16_22_reg[0]                                                                                                                                           |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__1_0                                                                                                                       |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__4_0                                                                                                                       |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__46_0                                                                                                                      |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__45_0                                                                                                                      |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__44_0                                                                                                                      |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__43_0                                                                                                                      |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__42_0                                                                                                                      |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__40_0                                                                                                                      |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__41_0                                                                                                                      |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[4]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__29_0[4]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__29_0[3]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__29_0[2]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__29_0[1]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__29_0[0]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__24_0[4]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__24_0[3]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__24_0[2]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150_0[1]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[40]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[42]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[43]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[44]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[45]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[46]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[47]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[48]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[49]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[50]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[51]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[52]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[53]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150_0[0]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[41]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150_0[2]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__169_0[0]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__169_0[1]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__171_0[0]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__171_0[1]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__171_0[2]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__171_0[3]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__171_0[4]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__171_0[5]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/core_gtwiz_userclk_rx_reset_in_0                                                                                                                                                                                                    |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[2]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[1]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[0]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[38]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[16]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[17]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[5]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[18]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[19]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[20]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[21]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[22]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[23]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[24]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[25]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[26]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[27]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[29]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[39]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[3]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[37]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[36]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[35]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[34]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[33]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[32]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[31]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[30]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[28]                                                                                                            |                1 |              1 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                   |                                                                                                                                                                                                                                                                                        |                1 |              2 |
|  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                 |                1 |              2 |
|  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_1_n_0                                                |                1 |              2 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                        |                1 |              2 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                 |                1 |              2 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                        |                1 |              2 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                               | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                 |                1 |              2 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   | tengbe_test_gbe0/tge_rx_inst/app_state[1]_i_1_n_0                                                                                                                                                                                                                                        | zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                    |                1 |              2 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                               | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                 |                1 |              2 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                              | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                 |                1 |              2 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status[0]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                        |                1 |              2 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                    |                1 |              2 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1_n_0                                                                                                                                                    |                1 |              2 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]_0[0]                                                                                                                                                              |                1 |              2 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | tengbe_test_gbe0_wb2axi4lite/tx_write                                                                                                                                                                                                                                                  |                1 |              2 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   | tengbe_test_gbe0/tge_tx_inst/mac_data_valid[2]_i_1_n_0                                                                                                                                                                                                                                   | zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                    |                1 |              2 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                       |                                                                                                                                                                                                                                                                                        |                1 |              2 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/D[0]                                                                                                                                                     |                1 |              2 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/D[7]                                                                                                                                                     |                2 |              2 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/D[13]                                                                                                                                                    |                1 |              2 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/D[20]                                                                                                                                                    |                2 |              2 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/D[27]                                                                                                                                                    |                1 |              2 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/D[35]                                                                                                                                                    |                2 |              2 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/D[42]                                                                                                                                                    |                2 |              2 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/D[49]                                                                                                                                                    |                1 |              2 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[21]_1[0]                                                                                                                                        |                1 |              2 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[24]_0[0]                                                                                                                                        |                2 |              2 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | tengbe_test_rst/sBusValid                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |                1 |              2 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | tengbe_test_tx_snapshot_ss_ctrl/sBusValid                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |                1 |              3 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                         |                1 |              3 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                |                2 |              3 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                                    |                1 |              3 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                               |                1 |              3 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                      | tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                          |                1 |              3 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                      |                1 |              3 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_tx_resetdone/s_out_d4                                                                                                                                                                              |                1 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/ipb_mosi_int[addr]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                        |                1 |              3 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                              |                1 |              3 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   | tengbe_test_gbe0/ten_gig_eth_mac_inst/FSM_sequential_tx_state[2]_i_1_n_0                                                                                                                                                                                                                 | zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                    |                1 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                           | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                1 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[2]_i_1_n_0                                                                                                                                                                                       | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |                1 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[2]_i_1__0_n_0                                                                                                                                                                                 | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |                2 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[2]_i_1_n_0                                                                                                                            | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                2 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                        |                2 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                     | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                1 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                      | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                1 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                        |                2 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                          | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                1 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/FSM_onehot_gen_axi.write_cs[2]_i_1_n_0                                                                                                                                                | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                1 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | tengbe_test_gbe0/wb_attach_inst/E[0]                                                                                                                                                                                                                                                     | tengbe_test_gbe0_wb2axi4lite/RST_O                                                                                                                                                                                                                                                     |                1 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | tengbe_test_gbe0_wb2axi4lite/current_address_reg[3]_3[0]                                                                                                                                                                                                                                 | tengbe_test_gbe0_wb2axi4lite/RST_O                                                                                                                                                                                                                                                     |                2 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[2]_i_1__1_n_0                                                                                                                                                                       | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |                2 |              3 |
|  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk                                                                                                                                                                                             | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg_n_0                                      |                1 |              3 |
|  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk                                                                                                                                                                                             | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/E[0]             | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync |                2 |              3 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                               |                1 |              3 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                |                2 |              3 |
|  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk                                                                                                                                                                                             | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/E[0]               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync |                2 |              3 |
|  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk                                                                                                                                                                                             | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/E[0]                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync       |                2 |              3 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4                                                                                                                                                                       |                1 |              3 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                        |                1 |              3 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                        |                1 |              3 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                      |                2 |              3 |
|  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk                                                                                                                                                                                             | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr0_inferred__0/i__n_0                           | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg_n_0                                     |                1 |              3 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                      |                2 |              3 |
|  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync |                2 |              3 |
|  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk                                                                                                                                                                                             | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr0_inferred__0/i__n_0                            | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg_n_0                                      |                1 |              3 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4                                                                                                                                                                  |                1 |              3 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                         |                1 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0][0]                                                                                                    | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                2 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_0[0]                                                                                                  | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                2 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[25][0]                                                                                               | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                2 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_1[0]                                                                                                  | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                2 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_2[0]                                                                                                  | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_3[0]                                                                                                  | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_4[0]                                                                                                  | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_5[0]                                                                                                  | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                2 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_6[0]                                                                                                  | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                                      |                3 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                  | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                3 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | tengbe_test_gbe0_wb2axi4lite/SEL_O[3]_i_1_n_0                                                                                                                                                                                                                                          |                1 |              4 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/sh_invalid_cnt[3]_i_2_n_0                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/sh_invalid_cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[1].w_issuing_cnt_reg[11][0]                                                                                                                                                             | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[3]_0[0]                                                                                                                                                            | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                2 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | tengbe_test_gbe0_wb2axi4lite/current_address_reg[3]_1[0]                                                                                                                                                                                                                                 | tengbe_test_gbe0_wb2axi4lite/RST_O                                                                                                                                                                                                                                                     |                2 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | tengbe_test_gbe0_wb2axi4lite/current_address_reg[3]_0[0]                                                                                                                                                                                                                                 | tengbe_test_gbe0_wb2axi4lite/RST_O                                                                                                                                                                                                                                                     |                3 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_inst/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                |                3 |              4 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/delay_after_bitslip[3]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                                                                        |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                                      |                2 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                   |                2 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                   |                3 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[11][0]                                                                                               | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                2 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[33][0]                                                                                               | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[41][0]                                                                                               | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[49][0]                                                                                               | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[59][0]                                                                                               | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                3 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[9][0]                                                                                                | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_ready_d_reg[0][0]                                                                                                                  | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                2 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                               |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                           | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                1 |              4 |
|  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync       |                2 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                           | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                1 |              4 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                |                2 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]                                                                                                | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                1 |              4 |
|  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync |                3 |              4 |
|  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg_n_0                                |                1 |              5 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/ipb_mosi_int[addr]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                        |                2 |              5 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                           | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                 |                1 |              5 |
|  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in0                     |                1 |              5 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_inst/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                        |                2 |              5 |
|  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any      |                1 |              5 |
|  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_watchdog_barking_sync_0/gtwiz_reset_all_in[0]                                                                                                                                                                             |                1 |              5 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_HI_BER_MONITOR/framing_error_cnt[4]_i_2_n_0                                                                                                                            | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/SR[0]                                                                                                                                                            |                1 |              5 |
|  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg_n_0                        |                1 |              5 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | tengbe_test_gbe0_wb2axi4lite/current_address_reg[3]_2[0]                                                                                                                                                                                                                                 | tengbe_test_gbe0_wb2axi4lite/RST_O                                                                                                                                                                                                                                                     |                3 |              5 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ena_reg_n_0                                                                                                                                                      | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_sync_d1                                                                                                                          |                2 |              5 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                    | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                 |                1 |              5 |
|  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                           | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gen_gtwizard_gtye4.gtpowergood_int               |                1 |              5 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_READY_RD_SYNC/E[0]                                                                                                                      | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SR[0]                                                                                                                                        |                2 |              5 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_i_1__0_n_0              |                1 |              5 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                 |                3 |              5 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_i_1_n_0                 |                1 |              5 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   | tengbe_test_gbe0/tge_tx_inst/FSM_sequential_tx_state[3]_i_1_n_0                                                                                                                                                                                                                          | zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                    |                2 |              6 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/p_2_in                                                                                                                                         |                                                                                                                                                                                                                                                                                        |                5 |              6 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                          |                3 |              6 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SR[0]                                                                                                                                        |                3 |              6 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                           | zcu111_inst/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                                                                                                                                                                            |                1 |              6 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                        | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                            |                2 |              6 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                          |                2 |              6 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                            |                2 |              6 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r                                                                                                                                                                                                                              | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |                2 |              6 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                            |                1 |              6 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg_n_0_[0]                                                                                                                                                        |                3 |              6 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                            |                2 |              6 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                 |                5 |              6 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_0                                                                                                                                                           |                3 |              6 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/sh_cnt0                                                                                                                                                            | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RESET_FLOP_WORD_ALIGNER/SR[0]                                                                                                                                                |                1 |              6 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   | tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_1_n_0                                                                                                                                                                                                                              | zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                    |                3 |              7 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | tengbe_test_gbe0_wb2axi4lite/current_address_reg[5]_0[2]                                                                                                                                                                                                                                 | tengbe_test_gbe0_wb2axi4lite/RST_O                                                                                                                                                                                                                                                     |                4 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | tengbe_test_gbe0_wb2axi4lite/current_address_reg[3]_4[2]                                                                                                                                                                                                                                 | tengbe_test_gbe0_wb2axi4lite/RST_O                                                                                                                                                                                                                                                     |                4 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                   |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | tengbe_test_gbe0_wb2axi4lite/current_address_reg[3]_5[0]                                                                                                                                                                                                                                 | tengbe_test_gbe0_wb2axi4lite/RST_O                                                                                                                                                                                                                                                     |                4 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | tengbe_test_gbe0_wb2axi4lite/current_address_reg[3]_5[1]                                                                                                                                                                                                                                 | tengbe_test_gbe0_wb2axi4lite/RST_O                                                                                                                                                                                                                                                     |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | tengbe_test_gbe0_wb2axi4lite/RST_O                                                                                                                                                                                                                                                     |                7 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | tengbe_test_gbe0_wb2axi4lite/current_address_reg[3]_5[2]                                                                                                                                                                                                                                 | tengbe_test_gbe0_wb2axi4lite/RST_O                                                                                                                                                                                                                                                     |                4 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | tengbe_test_gbe0_wb2axi4lite/current_address_reg[3]_5[3]                                                                                                                                                                                                                                 | tengbe_test_gbe0_wb2axi4lite/RST_O                                                                                                                                                                                                                                                     |                4 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | tengbe_test_gbe0_wb2axi4lite/current_address_reg[4]_0[0]                                                                                                                                                                                                                                 | tengbe_test_gbe0_wb2axi4lite/RST_O                                                                                                                                                                                                                                                     |                4 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | tengbe_test_gbe0_wb2axi4lite/current_address_reg[4]_0[1]                                                                                                                                                                                                                                 | tengbe_test_gbe0_wb2axi4lite/RST_O                                                                                                                                                                                                                                                     |                4 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | tengbe_test_gbe0_wb2axi4lite/current_address_reg[5]_0[0]                                                                                                                                                                                                                                 | tengbe_test_gbe0_wb2axi4lite/RST_O                                                                                                                                                                                                                                                     |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | tengbe_test_gbe0_wb2axi4lite/current_address_reg[5]_0[1]                                                                                                                                                                                                                                 | tengbe_test_gbe0_wb2axi4lite/RST_O                                                                                                                                                                                                                                                     |                2 |              8 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   | tengbe_test_gbe0/tge_tx_inst/mac_cpu_addr_reg[7]_i_1_n_0                                                                                                                                                                                                                                 | zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                    |                4 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | tengbe_test_gbe0_wb2axi4lite/current_address_reg[5]_0[3]                                                                                                                                                                                                                                 | tengbe_test_gbe0_wb2axi4lite/RST_O                                                                                                                                                                                                                                                     |                4 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | tengbe_test_gbe0_wb2axi4lite/opb_wait_reg_0[0]                                                                                                                                                                                                                                           | tengbe_test_gbe0_wb2axi4lite/RST_O                                                                                                                                                                                                                                                     |                2 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | tengbe_test_gbe0/tge_tx_inst/E[0]                                                                                                                                                                                                                                                        | tengbe_test_gbe0_wb2axi4lite/RST_O                                                                                                                                                                                                                                                     |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                    |                2 |              8 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   | tengbe_test_gbe0/tge_rx_inst/cpu_addr[7]_i_2_n_0                                                                                                                                                                                                                                         | tengbe_test_gbe0/tge_rx_inst/cpu_addr[7]_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   | tengbe_test_gbe0/tge_rx_inst/cpu_size[7]_i_2_n_0                                                                                                                                                                                                                                         | tengbe_test_gbe0/tge_rx_inst/cpu_size[7]_i_1_n_0                                                                                                                                                                                                                                       |                1 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                           | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                4 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                    |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | tengbe_test_gbe0_wb2axi4lite/current_address_reg[3]_4[3]                                                                                                                                                                                                                                 | tengbe_test_gbe0_wb2axi4lite/RST_O                                                                                                                                                                                                                                                     |                4 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                   |                2 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | tengbe_test_gbe0_wb2axi4lite/current_address_reg[3]_4[0]                                                                                                                                                                                                                                 | tengbe_test_gbe0_wb2axi4lite/RST_O                                                                                                                                                                                                                                                     |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                           |                2 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                         |                                                                                                                                                                                                                                                                                        |                1 |              8 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | tengbe_test_gbe0/app_rst                                                                                                                                                                                                                                                               |                4 |              8 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_1[0]                                                                                                               | tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                                   |                1 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | tengbe_test_gbe0_wb2axi4lite/E[0]                                                                                                                                                                                                                                                        | tengbe_test_gbe0_wb2axi4lite/RST_O                                                                                                                                                                                                                                                     |                5 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | tengbe_test_gbe0_wb2axi4lite/E[1]                                                                                                                                                                                                                                                        | tengbe_test_gbe0_wb2axi4lite/RST_O                                                                                                                                                                                                                                                     |                5 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | tengbe_test_gbe0_wb2axi4lite/E[2]                                                                                                                                                                                                                                                        | tengbe_test_gbe0_wb2axi4lite/RST_O                                                                                                                                                                                                                                                     |                2 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | tengbe_test_gbe0_wb2axi4lite/E[3]                                                                                                                                                                                                                                                        | tengbe_test_gbe0_wb2axi4lite/RST_O                                                                                                                                                                                                                                                     |                1 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | tengbe_test_gbe0_wb2axi4lite/E[4]                                                                                                                                                                                                                                                        | tengbe_test_gbe0_wb2axi4lite/RST_O                                                                                                                                                                                                                                                     |                4 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | tengbe_test_gbe0_wb2axi4lite/E[5]                                                                                                                                                                                                                                                        | tengbe_test_gbe0_wb2axi4lite/RST_O                                                                                                                                                                                                                                                     |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | tengbe_test_gbe0_wb2axi4lite/SEL_O_reg[0]_0[0]                                                                                                                                                                                                                                           | tengbe_test_gbe0_wb2axi4lite/RST_O                                                                                                                                                                                                                                                     |                2 |              8 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/bitslip_counter                                                                                                                                                    | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/bitslip_counter[7]_i_1_n_0                                                                                                                                       |                2 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | tengbe_test_gbe0_wb2axi4lite/current_address_reg[3]_4[1]                                                                                                                                                                                                                                 | tengbe_test_gbe0_wb2axi4lite/RST_O                                                                                                                                                                                                                                                     |                4 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                        |                2 |              9 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                      |                1 |              9 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                       |                2 |              9 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                 |                2 |              9 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                        |                1 |              9 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                        |                1 |              9 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                 |                2 |              9 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                        |                2 |              9 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                        |                1 |              9 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_sync_d1                                                                                                                          |                4 |              9 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                        |                3 |              9 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | tengbe_test_gbe0/tge_tx_inst/cpu_tx_size_reg[7]_i_1__0_n_0                                                                                                                                                                                                                               | tengbe_test_gbe0_wb2axi4lite/RST_O                                                                                                                                                                                                                                                     |                4 |              9 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                        |                3 |              9 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                        |                3 |              9 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                        |                3 |              9 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                8 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                   |                2 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                   |                2 |             10 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                                   |                1 |             10 |
|  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk                                                                                                                                                                                             | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_1_n_0                                 | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg_n_0                                  |                3 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                   |                1 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                   |                2 |             10 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                                        |                2 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                     |                2 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                     |                1 |             10 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                     |                2 |             10 |
|  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk                                                                                                                                                                                             | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0                                 | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg_n_0                                  |                3 |             10 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                          |                3 |             10 |
|  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg_n_0                        |                2 |             10 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                                   |                3 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                             | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                 |                2 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                   |                4 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                     |                3 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                   |                4 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                   |                3 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                     |                1 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                   |                2 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                            |                4 |             11 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                            |                4 |             11 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                   |                3 |             12 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbe_test_gbe0/app_rst                                                                                                                                                                                                                                                               |                6 |             12 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                        |                6 |             12 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                                        |                6 |             12 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   | tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                       | tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                |                2 |             12 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                        |                7 |             12 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                        |                8 |             12 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                   |                2 |             12 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                   |                3 |             12 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   | tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                     | tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                       |                2 |             12 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                     |                2 |             12 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                        |                3 |             12 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   | tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                     | tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                       |                1 |             12 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                   |                3 |             12 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/axi4lite_slave_logic_inst/ipb_mosi_int[addr]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                        |                4 |             12 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                       | tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                |                3 |             12 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                     |                2 |             12 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   | tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                              | tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                       |                2 |             12 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   | tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                              | tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                       |                4 |             12 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                            |                5 |             13 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                  | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                            |                6 |             15 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                            |                6 |             15 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   | tengbe_test_gbe0/tge_tx_inst/tx_size[15]_i_2_n_0                                                                                                                                                                                                                                         | tengbe_test_gbe0/tge_tx_inst/tx_size[15]_i_1_n_0                                                                                                                                                                                                                                       |                7 |             16 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                        |                1 |             16 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[15]_i_1_n_0                                                                                                                                                       | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                6 |             16 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg_0[0]                                                                                          | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                            |                3 |             16 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | tengbe_test_gbe0/tge_tx_inst/app_tx_validR                                                                                                                                                                                                                                               | tengbe_test_gbe0/tge_tx_inst/data_count[15]_i_1_n_0                                                                                                                                                                                                                                    |                3 |             16 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                                                                                        | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                6 |             16 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | tengbe_test_gbe0/wb_attach_inst/write_data[63]_i_1_n_0                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                        |                7 |             16 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in                                                                                |                                                                                                                                                                                                                                                                                        |                7 |             16 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                            |                5 |             16 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                            |                4 |             16 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                            |                3 |             16 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                        |                1 |             16 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | tengbe_test_dest_port/sBusValid                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_1[0]                                                                                                                  |                                                                                                                                                                                                                                                                                        |                5 |             17 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |                5 |             17 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                       |                4 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                                              | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                8 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                                              | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                5 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                                              | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                4 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                                              | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                7 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                                              | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                5 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                                             | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                4 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                                             | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                3 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                                             | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                7 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                                             | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                7 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                                             | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                7 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                             | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                4 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                             | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                7 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                                             | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                6 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                              | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |               10 |             18 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                       |                5 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen41_in                                                                                |                                                                                                                                                                                                                                                                                        |                7 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i[18]_i_1__0_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                                                        |                7 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                                              | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                4 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                              | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                6 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_2[0]                                                                                                                  |                                                                                                                                                                                                                                                                                        |                7 |             19 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |                7 |             19 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   | tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                   | tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                                        |                3 |             20 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/E[0]                                                                                                                                                               | tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4                                                                                                                                                                       |                6 |             20 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                     | tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                          |                4 |             20 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                        |               13 |             24 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                            |                8 |             24 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                        |               12 |             24 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                            |                8 |             24 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                                                        |               12 |             25 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                                        |                3 |             25 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                                                        |                9 |             25 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   | tengbe_test_gbe0/down_stretch[25]_i_1_n_0                                                                                                                                                                                                                                                | zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                    |                4 |             26 |
|  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk                                                                                                                                                                                             | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0                                    | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr                                             |                4 |             26 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                                        |                3 |             28 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                                                        |                6 |             28 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                                        |                3 |             29 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/master_watchdog_00                                                                                                                                                                                                                |                4 |             29 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                                                        |                5 |             29 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   | tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                              | tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                       |                5 |             30 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                            | tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                     |                7 |             30 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | tengbe_test_gbe0_wb2axi4lite/current_address[23]_i_1_n_0                                                                                                                                                                                                                                 | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |                8 |             31 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[addr][6]_1[0]                                                                                                                                                                                      | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |               13 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[addr][6]_2[0]                                                                                                                                                                                      | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |               14 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[wreq]_0[0]                                                                                                                                                                                         | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |               15 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[addr][5]_0[0]                                                                                                                                                                                      | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |               12 |             32 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | tengbe_test_inst/tengbe_test_struct/pkt_sim/relational1/SINIT                                                                                                                                                                                                                          |                4 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/E[0]                                                                                                                                                                                                                | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |               16 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[addr][6]_0[0]                                                                                                                                                                                      | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |               19 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | tengbe_test_gbe0_wb2axi4lite/S_AXI_RDATA0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |               23 |             32 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | tengbe_test_dest_ip/sBusValid                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                        |                5 |             32 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | tengbe_test_pkt_sim_payload_len/sBusValid                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |                7 |             32 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | tengbe_test_pkt_sim_period/sBusValid                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                        |                7 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                        |                5 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/E[0]                                                                                                                                                                                                             | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |               15 |             32 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbe_test_gbe0/ten_gig_eth_mac_inst/tx_crc[31]_i_1_n_0                                                                                                                                                                                                                               |               20 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[addr][5]_1[0]                                                                                                                                                                                      | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |               14 |             32 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | tengbe_test_inst/tengbe_test_struct/gbe0/rxctr_and/latency_pipe_5_26_reg[0]_0                                                                                                                                                                                                            | tengbe_test_inst/tengbe_test_struct/gbe0/rxctr_del1/rxctr_del1_q_net                                                                                                                                                                                                                   |                4 |             32 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | tengbe_test_inst/tengbe_test_struct/pkt_sim/relational/sBus_reg[30]                                                                                                                                                                                                                      | tengbe_test_inst/tengbe_test_struct/pkt_sim/counter1/reg_array[0].fde_used.u2                                                                                                                                                                                                          |                4 |             32 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | tengbe_test_inst/tengbe_test_struct/pkt_sim/mux2/tengbe_test_gbe0_tx_end_of_frame                                                                                                                                                                                                        | tengbe_test_rst/Q[0]                                                                                                                                                                                                                                                                   |                4 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                  | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                 |               18 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                                                        |               13 |             32 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | tengbe_test_inst/tengbe_test_struct/pkt_sim/mux1/pipe_16_22_reg[0]_0                                                                                                                                                                                                                     | tengbe_test_inst/tengbe_test_struct/gbe0/rxbadctr_del1/rxbadctr_del1_q_net                                                                                                                                                                                                             |                4 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                  | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                 |               20 |             32 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[64]                                                                                                                                                       | tengbe_test_inst/tengbe_test_struct/gbe0/rxbadctr_del1/rxbadctr_del1_q_net                                                                                                                                                                                                             |                4 |             32 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | tengbe_test_inst/tengbe_test_struct/gbe0/txctr_and/latency_pipe_5_26_reg[0]_0                                                                                                                                                                                                            | tengbe_test_inst/tengbe_test_struct/gbe0/rxctr_del1/rxctr_del1_q_net                                                                                                                                                                                                                   |                4 |             32 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | tengbe_test_gbe0/tge_tx_inst/tengbe_test_gbe0_tx_overflow                                                                                                                                                                                                                                | tengbe_test_inst/tengbe_test_struct/gbe0/rxbadctr_del1/rxbadctr_del1_q_net                                                                                                                                                                                                             |                4 |             32 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | tengbe_test_gbe0/tge_tx_inst/tengbe_test_gbe0_tx_afull                                                                                                                                                                                                                                   | tengbe_test_inst/tengbe_test_struct/gbe0/rxbadctr_del1/rxbadctr_del1_q_net                                                                                                                                                                                                             |                4 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                  | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                 |               17 |             32 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | tengbe_test_gbe0/tge_rx_inst/tengbe_test_gbe0_rx_valid                                                                                                                                                                                                                                   | tengbe_test_inst/tengbe_test_struct/gbe0/rxbadctr_del1/rxbadctr_del1_q_net                                                                                                                                                                                                             |                4 |             32 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[66]                                                                                                                                                       | tengbe_test_inst/tengbe_test_struct/gbe0/rxbadctr_del1/rxbadctr_del1_q_net                                                                                                                                                                                                             |                4 |             32 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[65]                                                                                                                                                       | tengbe_test_inst/tengbe_test_struct/gbe0/rxbadctr_del1/rxbadctr_del1_q_net                                                                                                                                                                                                             |                4 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                  | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                 |               20 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                        |                6 |             33 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso[rdata][31]_i_1_n_0                                                                                                                                                                                    | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |               17 |             33 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |                6 |             33 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso[rdata][31]_i_1__1_n_0                                                                                                                                                                    | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |               11 |             33 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_miso[rdata][31]_i_1__0_n_0                                                                                                                                                                              | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |               17 |             33 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                        |                9 |             36 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                        |                9 |             36 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                        |                8 |             36 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                        |                8 |             36 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                            |               13 |             38 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                            |               23 |             46 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                                        |                3 |             48 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                                        |                3 |             48 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                                        |                3 |             48 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                            |               17 |             48 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | tengbe_test_gbe0/wb_attach_inst/write_data[47]_i_1_n_0                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                        |               19 |             48 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                                                        |               23 |             54 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                                                        |               23 |             54 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                   | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |               13 |             54 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                   | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |               18 |             54 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/encod2scrambler_ena                                                                                                                                              | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_CORE_RESET_SYNC/tx_serdes_sreset                                                                                                                                                       |               10 |             58 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_2bit_retiming_sync_serdes_data_valid0_0/rx_serdes_datavalid0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                        |               11 |             58 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out_reg_rep__9_n_0                                                                                                                          |               31 |             60 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | tengbe_test_inst/tengbe_test_struct/pkt_sim/delay1/CE                                                                                                                                                                                                                                    | tengbe_test_pkt_sim_enable/tengbe_test_pkt_sim_enable_user_data_out[0]                                                                                                                                                                                                                 |                8 |             64 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   | tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                      | tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                       |               10 |             64 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               |                                                                                                                                                                                                                                                                                        |               38 |             64 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   | tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                    | tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                                        |                7 |             64 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   | tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                               | tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                                   |                8 |             64 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   | tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                      | tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                       |               20 |             64 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   | tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                      | tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                       |               10 |             64 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   | tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                      | tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                       |               16 |             64 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/encod2scrambler_ena                                                                                                                                              |                                                                                                                                                                                                                                                                                        |               15 |             65 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[7]_i_1_n_0                                                                                                                                              |               50 |             72 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_fifo[63]_i_1_n_0                                                                                                                                            | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__36_0[0]                                                                                                             |               19 |             72 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   | tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_1[0]                                                                                                               | tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                                   |                9 |             72 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__179_0[0]                                                                                                             |               44 |             74 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                            |               23 |             76 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                            |               25 |             76 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                        |                5 |             80 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   | tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                        |               10 |             80 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   | tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                        |               10 |             80 |
|  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                        |               23 |             81 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                    |               32 |             91 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ena_reg_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                        |                6 |             96 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |               39 |            147 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_0[0]                                                                                                                  |                                                                                                                                                                                                                                                                                        |               38 |            147 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   | tengbe_test_gbe0/ten_gig_eth_mac_inst/E[0]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                        |               28 |            177 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                        |               63 |            183 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/enaout                                                                                                                                                            | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__36_0[0]                                                                                                             |               56 |            288 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | tengbe_test_gbe0_rxbadctr/E[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                        |               66 |            337 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |               87 |            367 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                        |              236 |            656 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                        |              177 |            671 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                        |              117 |           1071 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


