# reading modelsim.ini
# Loading project uart
# reading modelsim.ini
do /home/jansen/vhdl/projects/uart/syn/simulation/modelsim/uart_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {uart.vho}
# Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
# ** Error: (vcom-7) Failed to open design unit file "uart.vho" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: /home/jansen/altera/11.0sp1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro /home/jansen/vhdl/projects/uart/syn/simulation/modelsim/uart_run_msim_gate_vhdl.do line 8
# /home/jansen/altera/11.0sp1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work work {uart.vho}"
cd /home/jansen/vhdl/projects/uart/syn/simulation/modelsim
# reading /home/jansen/altera/11.0sp1/modelsim_ase/linuxaloem/../modelsim.ini
do /home/jansen/vhdl/projects/uart/syn/simulation/modelsim/uart_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying /home/jansen/altera/11.0sp1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /home/jansen/altera/11.0sp1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {uart.vho}
# Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package cycloneiii_atom_pack
# -- Loading package cycloneiii_components
# -- Compiling entity uart
# -- Compiling architecture structure of uart
# 
# vcom -93 -work work {/home/jansen/vhdl/projects/uart/syn/../bench/uart_receiver_tb.vhd}
# Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity uart_receiver_tb
# -- Compiling architecture stimulus of uart_receiver_tb
# ** Error: (vcom-11) Could not find work.uart_receiver.
# ** Error: /home/jansen/vhdl/projects/uart/syn/../bench/uart_receiver_tb.vhd(65): (vcom-1195) Cannot find expanded name "work.uart_receiver".
# ** Error: /home/jansen/vhdl/projects/uart/syn/../bench/uart_receiver_tb.vhd(65): Unknown expanded name.
# ** Error: /home/jansen/vhdl/projects/uart/syn/../bench/uart_receiver_tb.vhd(153): VHDL Compiler exiting
# ** Error: /home/jansen/altera/11.0sp1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro /home/jansen/vhdl/projects/uart/syn/simulation/modelsim/uart_run_msim_gate_vhdl.do line 10
# /home/jansen/altera/11.0sp1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work work {/home/jansen/vhdl/projects/uart/syn/../bench/uart_receiver_tb.vhd}"
