_cqa_text_report = {
  paths = {
    {
      hint = {
        {
          workaround = " - Try to reorganize arrays of structures to structures of arrays\n - Consider to permute loops (see vectorization gain report)\n - Try to remove indirect accesses. If applicable, precompute elements out of the innermost loop.\n",
          details = " - Constant unknown stride: 3 occurrence(s)\n - Irregular (variable stride) or indirect: 1 occurrence(s)\nNon-unit stride (uncontiguous) accesses are not efficiently using data caches\n",
          title = "Slow data structures access",
          txt = "Detected data structures (typically arrays) that cannot be efficiently read/written",
        },
        {
          title = "Type of elements and instruction set",
          txt = "67 SSE or AVX instructions are processing arithmetic or math operations on double precision FP elements in scalar mode (one at a time).\n",
        },
        {
          title = "Matching between your loop (in the source code) and the binary loop",
          txt = "The binary loop is composed of 67 FP arithmetical operations:\n - 7: addition or subtraction\n - 59: multiply\n - 1: divide\nThe binary loop is loading 304 bytes (38 double precision FP elements).\nThe binary loop is storing 400 bytes (50 double precision FP elements).",
        },
        {
          title = "Arithmetic intensity",
          txt = "Arithmetic intensity is 0.10 FP operations per loaded or stored byte.",
        },
        {
          workaround = "Unroll your loop if trip count is significantly higher than target unroll factor and if some data references are common to consecutive iterations. This can be done manually. Or by recompiling with -funroll-loops and/or -floop-unroll-and-jam.",
          title = "Unroll opportunity",
          txt = "Loop is potentially data access bound.",
        },
      },
      expert = {
        {
          title = "General properties",
          txt = "nb instructions    : 145\nnb uops            : 144\nloop length        : 822\nused x86 registers : 11\nused mmx registers : 0\nused xmm registers : 16\nused ymm registers : 0\nused zmm registers : 0\nnb stack references: 3\nADD-SUB / MUL ratio: 0.12\n",
        },
        {
          title = "Front-end",
          txt = "ASSUMED MACRO FUSION\nFIT IN UOP CACHE\nmicro-operation queue: 36.00 cycles\nfront end            : 36.00 cycles\n",
        },
        {
          title = "Back-end",
          txt = "       | P0    | P1    | P2    | P3    | P4    | P5\n------------------------------------------------------\nuops   | 60.00 | 12.00 | 44.00 | 44.00 | 50.00 | 12.00\ncycles | 60.00 | 12.00 | 44.00 | 44.00 | 50.00 | 12.00\n\nCycles executing div or sqrt instructions: 10.00-22.00\nLongest recurrence chain latency (RecMII): 1.00\n",
        },
        {
          title = "Cycles summary",
          txt = "Front-end : 36.00\nDispatch  : 60.00\nDIV/SQRT  : 10.00-22.00\nData deps.: 1.00\nOverall L1: 60.00\n",
        },
        {
          title = "Vectorization ratios",
          txt = "INT\nall    : 0%\nload   : NA (no load vectorizable/vectorized instructions)\nstore  : 0%\nmul    : NA (no mul vectorizable/vectorized instructions)\nadd-sub: NA (no add-sub vectorizable/vectorized instructions)\nfma    : NA (no fma vectorizable/vectorized instructions)\nother  : NA (no other vectorizable/vectorized instructions)\nFP\nall     : 8%\nload    : 0%\nstore   : 0%\nmul     : 0%\nadd-sub : 0%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: 0%\nother   : 100%\nINT+FP\nall     : 7%\nload    : 0%\nstore   : 0%\nmul     : 0%\nadd-sub : 0%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: 0%\nother   : 100%\n",
        },
        {
          title = "Vector efficiency ratios",
          txt = "INT\nall    : 25%\nload   : NA (no load vectorizable/vectorized instructions)\nstore  : 25%\nmul    : NA (no mul vectorizable/vectorized instructions)\nadd-sub: NA (no add-sub vectorizable/vectorized instructions)\nfma    : NA (no fma vectorizable/vectorized instructions)\nother  : NA (no other vectorizable/vectorized instructions)\nFP\nall     : 27%\nload    : 25%\nstore   : 25%\nmul     : 25%\nadd-sub : 25%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: 25%\nother   : 50%\nINT+FP\nall     : 26%\nload    : 25%\nstore   : 25%\nmul     : 25%\nadd-sub : 25%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: 25%\nother   : 50%\n",
        },
        {
          title = "Cycles and memory resources usage",
          txt = "Assuming all data fit into the L1 cache, each iteration of the binary loop takes 60.00 cycles. At this rate:\n - 15% of peak load performance is reached (5.07 out of 32.00 bytes loaded per cycle (GB/s @ 1GHz))\n - 41% of peak store performance is reached (6.67 out of 16.00 bytes stored per cycle (GB/s @ 1GHz))\n",
        },
        {
          title = "Front-end bottlenecks",
          txt = "Found no such bottlenecks.",
        },
        {
          title = "ASM code",
          txt = "In the binary file, the address of the loop is: 1b397\n\nInstruction                          | Nb FU | P0   | P1   | P2   | P3   | P4 | P5   | Latency | Recip. throughput\n------------------------------------------------------------------------------------------------------------------\nADD $0xc8,%R15                       | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nVDIVSD (%RAX),%XMM11,%XMM0           | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 10-22   | 10-22\nMOVQ $0,(%RSI)                       | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM0,%XMM0,%XMM1             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nADD $0xc8,%RDX                       | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nMOVQ $0,0x28(%RSI)                   | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nMOVQ $0,0x50(%RSI)                   | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM11,0x78(%RSI)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nMOVQ $0,0xa0(%RSI)                   | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x8(%RAX),%XMM4               | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD 0x18(%RAX),%XMM4,%XMM8        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM1,%XMM0,%XMM2             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM1,%XMM8,%XMM3             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVXORPD %XMM13,%XMM3,%XMM6            | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMOVSD %XMM6,0x8(%RSI)               | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x18(%RAX),%XMM0,%XMM4        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nMOVQ $0,0x58(%RSI)                   | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM4,0x30(%RSI)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x8(%RAX),%XMM0,%XMM8         | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nMOVQ $0,0xa8(%RSI)                   | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM8,0x80(%RSI)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x10(%RAX),%XMM3              | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD 0x18(%RAX),%XMM3,%XMM6        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nMOVQ $0,0x38(%RSI)                   | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM1,%XMM6,%XMM4             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVXORPD %XMM13,%XMM4,%XMM8            | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMOVSD %XMM8,0x10(%RSI)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x18(%RAX),%XMM0,%XMM3        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM3,0x60(%RSI)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x10(%RAX),%XMM0,%XMM6        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nMOVQ $0,0xb0(%RSI)                   | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM6,0x88(%RSI)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x18(%RAX),%XMM8              | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD (%RDI),%XMM5,%XMM4            | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM8,%XMM8,%XMM3             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM1,%XMM3,%XMM6             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM6,%XMM4,%XMM8             | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM8,0x18(%RSI)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x8(%RAX),%XMM5,%XMM4         | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM0,%XMM4,%XMM3             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVXORPD %XMM13,%XMM3,%XMM6            | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMOVSD %XMM6,0x40(%RSI)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x10(%RAX),%XMM5,%XMM8        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM0,%XMM8,%XMM4             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVXORPD %XMM13,%XMM4,%XMM3            | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMOVSD %XMM3,0x68(%RSI)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x18(%RAX),%XMM14,%XMM8       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM0,%XMM8,%XMM4             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM4,0x90(%RSI)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x548(%RSP),%XMM3             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM5,0xb8(%RSI)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD (%R9),%XMM3,%XMM6             | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nADD %R11,%R9                         | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nVMULSD 0x20(%RAX),%XMM7,%XMM8        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM8,%XMM6,%XMM4             | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x18(%RAX),%XMM4,%XMM3        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM1,%XMM3,%XMM6             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM6,0x20(%RSI)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x8(%RAX),%XMM8               | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD 0x18(%RAX),%XMM8,%XMM4        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM5,%XMM4,%XMM3             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM1,%XMM3,%XMM6             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVXORPD %XMM13,%XMM6,%XMM8            | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMOVSD %XMM8,0x48(%RSI)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x10(%RAX),%XMM4              | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD 0x18(%RAX),%XMM4,%XMM3        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM5,%XMM3,%XMM6             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM1,%XMM6,%XMM8             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVXORPD %XMM13,%XMM8,%XMM4            | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMOVSD %XMM4,0x70(%RSI)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x18(%RAX),%XMM3              | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD 0x20(%RAX),%XMM0,%XMM6        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM3,%XMM3,%XMM4             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM7,%XMM6,%XMM8             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM1,%XMM4,%XMM3             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVADDSD (%RDI),%XMM3,%XMM6            | 1     | 0    | 1    | 0.50 | 0.50 | 0  | 0    | 3       | 1\nADD %R12,%RDI                        | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nVMULSD %XMM5,%XMM6,%XMM4             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM4,%XMM8,%XMM8             | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM8,0x98(%RSI)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x18(%RAX),%XMM7,%XMM3        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM10,%XMM1,%XMM8            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nMOVQ $0,-0x78(%RDX)                  | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nMOVQ $0,-0xc8(%RDX)                  | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nMOVQ $0,-0xa0(%RDX)                  | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nMOVQ $0,-0x50(%RDX)                  | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM0,%XMM3,%XMM6             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nMOVQ $0,-0x28(%RDX)                  | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM6,0xc0(%RSI)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM10,%XMM0,%XMM6            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nMOV %R15,%RSI                        | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nVMULSD 0x8(%RAX),%XMM8,%XMM4         | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nMOVQ $0,-0x70(%RDX)                  | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nMOVQ $0,-0x48(%RDX)                  | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nMOVQ $0,-0x20(%RDX)                  | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM6,-0x98(%RDX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVXORPD %XMM13,%XMM4,%XMM3            | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMOVSD %XMM3,-0xc0(%RDX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x10(%RAX),%XMM8,%XMM8        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nMOVQ $0,-0x90(%RDX)                  | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVXORPD %XMM13,%XMM8,%XMM4            | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMOVSD %XMM4,-0xb8(%RDX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM6,-0x68(%RDX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x540(%RSP),%XMM1,%XMM3       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nMOVQ $0,-0x40(%RDX)                  | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x538(%RSP),%XMM0,%XMM4       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nMOVQ $0,-0x18(%RDX)                  | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x18(%RAX),%XMM3,%XMM6        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nMOVQ $0,-0x88(%RDX)                  | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM9,%XMM0,%XMM0             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nMOVQ $0,-0x60(%RDX)                  | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nMOVQ $0,-0x10(%RDX)                  | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM4,-0x38(%RDX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVXORPD %XMM13,%XMM6,%XMM8            | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMOVSD %XMM8,-0xb0(%RDX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM15,%XMM2,%XMM8            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0x8(%RAX),%XMM4               | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x10(%RAX),%XMM3              | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM12,%XMM2,%XMM2            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM4,%XMM4,%XMM4             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0x18(%RAX),%XMM6              | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM3,%XMM3,%XMM3             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM6,%XMM6,%XMM6             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM8,%XMM4,%XMM4             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM8,%XMM3,%XMM8             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM6,%XMM2,%XMM3             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVXORPD %XMM13,%XMM4,%XMM4            | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVSUBSD %XMM8,%XMM4,%XMM4             | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM3,%XMM4,%XMM8             | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM9,%XMM1,%XMM4             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD 0x20(%RAX),%XMM4,%XMM2        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM2,%XMM8,%XMM6             | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM15,%XMM1,%XMM8            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM12,%XMM1,%XMM1            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM6,-0xa8(%RDX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x8(%RAX),%XMM8,%XMM3         | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM3,-0x80(%RDX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x10(%RAX),%XMM8,%XMM4        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM4,-0x58(%RDX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x18(%RAX),%XMM1,%XMM2        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nADD %RCX,%RAX                        | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nVMOVSD %XMM0,-0x8(%RDX)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM2,-0x30(%RDX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nCMP %R15,%R10                        | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nJNE 1b390 <z_solve_._omp_fn.0+0x330> | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 0       | 1-2\n",
        },
      },
      header = {
        "13% of peak computational performance is used (1.12 out of 8.00 FLOP per cycle (GFLOPS @ 1GHz))",
      },
      brief = {
      },
      gain = {
        {
          workaround = " - Try another compiler or update/tune your current one:\n  * recompile with fassociative-math (included in Ofast or ffast-math) to extend loop vectorization to FP reductions.\n - Remove inter-iterations dependences from your loop and make it unit-stride:\n  * If your arrays have 2 or more dimensions, check whether elements are accessed contiguously and, otherwise, try to permute loops accordingly:\nFortran storage order is column-major: do i do j a(i,j) = b(i,j) (slow, non stride 1) => do i do j a(j,i) = b(i,j) (fast, stride 1)\n  * If your loop streams arrays of structures (AoS), try to use structures of arrays instead (SoA):\ndo i a(i)%x = b(i)%x (slow, non stride 1) => do i a%x(i) = b%x(i) (fast, stride 1)\n",
          details = "Store and arithmetical SSE/AVX instructions are used in scalar version (process only one data element in vector registers).\nSince your execution units are vector units, only a vectorized loop can use their full power.\n",
          title = "Vectorization",
          txt = "Your loop is probably not vectorized.\nOnly 26% of vector register length is used (average across all SSE/AVX instructions).\nBy vectorizing your loop, you can lower the cost of an iteration from 60.00 to 19.50 cycles (3.08x speedup).",
        },
        {
          workaround = " -  - Reduce the number of division or square root instructions:\n  * If denominator is constant over iterations, use reciprocal (replace x/y with x*(1/y)). Check precision impact. This will be done by your compiler with ffast-math or Ofast\n - Check whether you really need double precision. If not, switch to single precision to speedup execution\n - Reduce the number of FP multiply instructions\n",
          title = "Execution units bottlenecks",
          txt = "Performance is limited by:\n - execution of divide and square root operations (the divide/square root unit is a bottleneck)\n - execution of FP multiply operations (the FP multiply unit is a bottleneck)\n\nBy removing all these bottlenecks, you can lower the cost of an iteration from 60.00 to 50.00 cycles (1.20x speedup).\n",
        },
      },
      potential = {
      },
    },
  },
  AVG = {
      hint = {
        {
          workaround = " - Try to reorganize arrays of structures to structures of arrays\n - Consider to permute loops (see vectorization gain report)\n - Try to remove indirect accesses. If applicable, precompute elements out of the innermost loop.\n",
          details = " - Constant unknown stride: 3 occurrence(s)\n - Irregular (variable stride) or indirect: 1 occurrence(s)\nNon-unit stride (uncontiguous) accesses are not efficiently using data caches\n",
          title = "Slow data structures access",
          txt = "Detected data structures (typically arrays) that cannot be efficiently read/written",
        },
        {
          title = "Type of elements and instruction set",
          txt = "67 SSE or AVX instructions are processing arithmetic or math operations on double precision FP elements in scalar mode (one at a time).\n",
        },
        {
          title = "Matching between your loop (in the source code) and the binary loop",
          txt = "The binary loop is composed of 67 FP arithmetical operations:\n - 7: addition or subtraction\n - 59: multiply\n - 1: divide\nThe binary loop is loading 304 bytes (38 double precision FP elements).\nThe binary loop is storing 400 bytes (50 double precision FP elements).",
        },
        {
          title = "Arithmetic intensity",
          txt = "Arithmetic intensity is 0.10 FP operations per loaded or stored byte.",
        },
        {
          workaround = "Unroll your loop if trip count is significantly higher than target unroll factor and if some data references are common to consecutive iterations. This can be done manually. Or by recompiling with -funroll-loops and/or -floop-unroll-and-jam.",
          title = "Unroll opportunity",
          txt = "Loop is potentially data access bound.",
        },
      },
      expert = {
        {
          title = "General properties",
          txt = "nb instructions    : 145\nnb uops            : 144\nloop length        : 822\nused x86 registers : 11\nused mmx registers : 0\nused xmm registers : 16\nused ymm registers : 0\nused zmm registers : 0\nnb stack references: 3\nADD-SUB / MUL ratio: 0.12\n",
        },
        {
          title = "Front-end",
          txt = "ASSUMED MACRO FUSION\nFIT IN UOP CACHE\nmicro-operation queue: 36.00 cycles\nfront end            : 36.00 cycles\n",
        },
        {
          title = "Back-end",
          txt = "       | P0    | P1    | P2    | P3    | P4    | P5\n------------------------------------------------------\nuops   | 60.00 | 12.00 | 44.00 | 44.00 | 50.00 | 12.00\ncycles | 60.00 | 12.00 | 44.00 | 44.00 | 50.00 | 12.00\n\nCycles executing div or sqrt instructions: 10.00-22.00\nLongest recurrence chain latency (RecMII): 1.00\n",
        },
        {
          title = "Cycles summary",
          txt = "Front-end : 36.00\nDispatch  : 60.00\nDIV/SQRT  : 10.00-22.00\nData deps.: 1.00\nOverall L1: 60.00\n",
        },
        {
          title = "Vectorization ratios",
          txt = "INT\nall    : 0%\nload   : NA (no load vectorizable/vectorized instructions)\nstore  : 0%\nmul    : NA (no mul vectorizable/vectorized instructions)\nadd-sub: NA (no add-sub vectorizable/vectorized instructions)\nfma    : NA (no fma vectorizable/vectorized instructions)\nother  : NA (no other vectorizable/vectorized instructions)\nFP\nall     : 8%\nload    : 0%\nstore   : 0%\nmul     : 0%\nadd-sub : 0%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: 0%\nother   : 100%\nINT+FP\nall     : 7%\nload    : 0%\nstore   : 0%\nmul     : 0%\nadd-sub : 0%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: 0%\nother   : 100%\n",
        },
        {
          title = "Vector efficiency ratios",
          txt = "INT\nall    : 25%\nload   : NA (no load vectorizable/vectorized instructions)\nstore  : 25%\nmul    : NA (no mul vectorizable/vectorized instructions)\nadd-sub: NA (no add-sub vectorizable/vectorized instructions)\nfma    : NA (no fma vectorizable/vectorized instructions)\nother  : NA (no other vectorizable/vectorized instructions)\nFP\nall     : 27%\nload    : 25%\nstore   : 25%\nmul     : 25%\nadd-sub : 25%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: 25%\nother   : 50%\nINT+FP\nall     : 26%\nload    : 25%\nstore   : 25%\nmul     : 25%\nadd-sub : 25%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: 25%\nother   : 50%\n",
        },
        {
          title = "Cycles and memory resources usage",
          txt = "Assuming all data fit into the L1 cache, each iteration of the binary loop takes 60.00 cycles. At this rate:\n - 15% of peak load performance is reached (5.07 out of 32.00 bytes loaded per cycle (GB/s @ 1GHz))\n - 41% of peak store performance is reached (6.67 out of 16.00 bytes stored per cycle (GB/s @ 1GHz))\n",
        },
        {
          title = "Front-end bottlenecks",
          txt = "Found no such bottlenecks.",
        },
        {
          title = "ASM code",
          txt = "In the binary file, the address of the loop is: 1b397\n\nInstruction                          | Nb FU | P0   | P1   | P2   | P3   | P4 | P5   | Latency | Recip. throughput\n------------------------------------------------------------------------------------------------------------------\nADD $0xc8,%R15                       | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nVDIVSD (%RAX),%XMM11,%XMM0           | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 10-22   | 10-22\nMOVQ $0,(%RSI)                       | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM0,%XMM0,%XMM1             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nADD $0xc8,%RDX                       | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nMOVQ $0,0x28(%RSI)                   | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nMOVQ $0,0x50(%RSI)                   | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM11,0x78(%RSI)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nMOVQ $0,0xa0(%RSI)                   | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x8(%RAX),%XMM4               | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD 0x18(%RAX),%XMM4,%XMM8        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM1,%XMM0,%XMM2             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM1,%XMM8,%XMM3             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVXORPD %XMM13,%XMM3,%XMM6            | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMOVSD %XMM6,0x8(%RSI)               | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x18(%RAX),%XMM0,%XMM4        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nMOVQ $0,0x58(%RSI)                   | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM4,0x30(%RSI)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x8(%RAX),%XMM0,%XMM8         | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nMOVQ $0,0xa8(%RSI)                   | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM8,0x80(%RSI)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x10(%RAX),%XMM3              | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD 0x18(%RAX),%XMM3,%XMM6        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nMOVQ $0,0x38(%RSI)                   | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM1,%XMM6,%XMM4             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVXORPD %XMM13,%XMM4,%XMM8            | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMOVSD %XMM8,0x10(%RSI)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x18(%RAX),%XMM0,%XMM3        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM3,0x60(%RSI)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x10(%RAX),%XMM0,%XMM6        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nMOVQ $0,0xb0(%RSI)                   | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM6,0x88(%RSI)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x18(%RAX),%XMM8              | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD (%RDI),%XMM5,%XMM4            | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM8,%XMM8,%XMM3             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM1,%XMM3,%XMM6             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM6,%XMM4,%XMM8             | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM8,0x18(%RSI)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x8(%RAX),%XMM5,%XMM4         | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM0,%XMM4,%XMM3             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVXORPD %XMM13,%XMM3,%XMM6            | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMOVSD %XMM6,0x40(%RSI)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x10(%RAX),%XMM5,%XMM8        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM0,%XMM8,%XMM4             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVXORPD %XMM13,%XMM4,%XMM3            | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMOVSD %XMM3,0x68(%RSI)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x18(%RAX),%XMM14,%XMM8       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM0,%XMM8,%XMM4             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM4,0x90(%RSI)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x548(%RSP),%XMM3             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM5,0xb8(%RSI)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD (%R9),%XMM3,%XMM6             | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nADD %R11,%R9                         | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nVMULSD 0x20(%RAX),%XMM7,%XMM8        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM8,%XMM6,%XMM4             | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x18(%RAX),%XMM4,%XMM3        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM1,%XMM3,%XMM6             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM6,0x20(%RSI)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x8(%RAX),%XMM8               | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD 0x18(%RAX),%XMM8,%XMM4        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM5,%XMM4,%XMM3             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM1,%XMM3,%XMM6             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVXORPD %XMM13,%XMM6,%XMM8            | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMOVSD %XMM8,0x48(%RSI)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x10(%RAX),%XMM4              | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD 0x18(%RAX),%XMM4,%XMM3        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM5,%XMM3,%XMM6             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM1,%XMM6,%XMM8             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVXORPD %XMM13,%XMM8,%XMM4            | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMOVSD %XMM4,0x70(%RSI)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x18(%RAX),%XMM3              | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD 0x20(%RAX),%XMM0,%XMM6        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM3,%XMM3,%XMM4             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM7,%XMM6,%XMM8             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM1,%XMM4,%XMM3             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVADDSD (%RDI),%XMM3,%XMM6            | 1     | 0    | 1    | 0.50 | 0.50 | 0  | 0    | 3       | 1\nADD %R12,%RDI                        | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nVMULSD %XMM5,%XMM6,%XMM4             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM4,%XMM8,%XMM8             | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM8,0x98(%RSI)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x18(%RAX),%XMM7,%XMM3        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM10,%XMM1,%XMM8            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nMOVQ $0,-0x78(%RDX)                  | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nMOVQ $0,-0xc8(%RDX)                  | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nMOVQ $0,-0xa0(%RDX)                  | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nMOVQ $0,-0x50(%RDX)                  | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM0,%XMM3,%XMM6             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nMOVQ $0,-0x28(%RDX)                  | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM6,0xc0(%RSI)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM10,%XMM0,%XMM6            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nMOV %R15,%RSI                        | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nVMULSD 0x8(%RAX),%XMM8,%XMM4         | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nMOVQ $0,-0x70(%RDX)                  | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nMOVQ $0,-0x48(%RDX)                  | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nMOVQ $0,-0x20(%RDX)                  | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM6,-0x98(%RDX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVXORPD %XMM13,%XMM4,%XMM3            | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMOVSD %XMM3,-0xc0(%RDX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x10(%RAX),%XMM8,%XMM8        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nMOVQ $0,-0x90(%RDX)                  | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVXORPD %XMM13,%XMM8,%XMM4            | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMOVSD %XMM4,-0xb8(%RDX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM6,-0x68(%RDX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x540(%RSP),%XMM1,%XMM3       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nMOVQ $0,-0x40(%RDX)                  | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x538(%RSP),%XMM0,%XMM4       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nMOVQ $0,-0x18(%RDX)                  | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x18(%RAX),%XMM3,%XMM6        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nMOVQ $0,-0x88(%RDX)                  | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM9,%XMM0,%XMM0             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nMOVQ $0,-0x60(%RDX)                  | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nMOVQ $0,-0x10(%RDX)                  | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM4,-0x38(%RDX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVXORPD %XMM13,%XMM6,%XMM8            | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMOVSD %XMM8,-0xb0(%RDX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM15,%XMM2,%XMM8            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0x8(%RAX),%XMM4               | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x10(%RAX),%XMM3              | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM12,%XMM2,%XMM2            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM4,%XMM4,%XMM4             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0x18(%RAX),%XMM6              | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM3,%XMM3,%XMM3             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM6,%XMM6,%XMM6             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM8,%XMM4,%XMM4             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM8,%XMM3,%XMM8             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM6,%XMM2,%XMM3             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVXORPD %XMM13,%XMM4,%XMM4            | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVSUBSD %XMM8,%XMM4,%XMM4             | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM3,%XMM4,%XMM8             | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM9,%XMM1,%XMM4             | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD 0x20(%RAX),%XMM4,%XMM2        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM2,%XMM8,%XMM6             | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM15,%XMM1,%XMM8            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM12,%XMM1,%XMM1            | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM6,-0xa8(%RDX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x8(%RAX),%XMM8,%XMM3         | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM3,-0x80(%RDX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x10(%RAX),%XMM8,%XMM4        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM4,-0x58(%RDX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x18(%RAX),%XMM1,%XMM2        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nADD %RCX,%RAX                        | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nVMOVSD %XMM0,-0x8(%RDX)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM2,-0x30(%RDX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nCMP %R15,%R10                        | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nJNE 1b390 <z_solve_._omp_fn.0+0x330> | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 0       | 1-2\n",
        },
      },
      header = {
        "13% of peak computational performance is used (1.12 out of 8.00 FLOP per cycle (GFLOPS @ 1GHz))",
      },
      brief = {
      },
      gain = {
        {
          workaround = " - Try another compiler or update/tune your current one:\n  * recompile with fassociative-math (included in Ofast or ffast-math) to extend loop vectorization to FP reductions.\n - Remove inter-iterations dependences from your loop and make it unit-stride:\n  * If your arrays have 2 or more dimensions, check whether elements are accessed contiguously and, otherwise, try to permute loops accordingly:\nFortran storage order is column-major: do i do j a(i,j) = b(i,j) (slow, non stride 1) => do i do j a(j,i) = b(i,j) (fast, stride 1)\n  * If your loop streams arrays of structures (AoS), try to use structures of arrays instead (SoA):\ndo i a(i)%x = b(i)%x (slow, non stride 1) => do i a%x(i) = b%x(i) (fast, stride 1)\n",
          details = "Store and arithmetical SSE/AVX instructions are used in scalar version (process only one data element in vector registers).\nSince your execution units are vector units, only a vectorized loop can use their full power.\n",
          title = "Vectorization",
          txt = "Your loop is probably not vectorized.\nOnly 26% of vector register length is used (average across all SSE/AVX instructions).\nBy vectorizing your loop, you can lower the cost of an iteration from 60.00 to 19.50 cycles (3.08x speedup).",
        },
        {
          workaround = " -  - Reduce the number of division or square root instructions:\n  * If denominator is constant over iterations, use reciprocal (replace x/y with x*(1/y)). Check precision impact. This will be done by your compiler with ffast-math or Ofast\n - Check whether you really need double precision. If not, switch to single precision to speedup execution\n - Reduce the number of FP multiply instructions\n",
          title = "Execution units bottlenecks",
          txt = "Performance is limited by:\n - execution of divide and square root operations (the divide/square root unit is a bottleneck)\n - execution of FP multiply operations (the FP multiply unit is a bottleneck)\n\nBy removing all these bottlenecks, you can lower the cost of an iteration from 60.00 to 50.00 cycles (1.20x speedup).\n",
        },
      },
      potential = {
      },
    },
  common = {
    header = {
      "The loop is defined in /users/user2210/NPB3.4-MZ-MPI/BT-MZ/z_solve.f90:54-123,130-136.\n",
      "The related source loop is not unrolled or unrolled with no peel/tail loop.",
    },
    nb_paths = 1,
  },
}
