// Seed: 3806205813
module module_0 (
    output wor id_0,
    output tri1 id_1,
    input supply0 id_2,
    input tri0 id_3,
    output supply1 id_4,
    input tri id_5,
    output tri0 id_6,
    input wor id_7
);
  wire id_9;
  wire id_10, id_11, id_12;
endmodule
macromodule module_1 (
    input tri1 id_0,
    input uwire id_1,
    output tri0 id_2,
    input supply0 id_3,
    input wire id_4,
    output wand id_5
    , id_14,
    input supply0 id_6,
    input supply1 id_7,
    output wor id_8,
    output tri0 id_9,
    input uwire id_10,
    output tri0 id_11,
    input wand id_12
);
  module_0(
      id_8, id_8, id_6, id_7, id_5, id_0, id_11, id_12
  );
endmodule
