Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Samir/Desktop/VHDL/Cetvrta lab vezba/sabirac4bit/tb_adder_isim_beh.exe -prj C:/Users/Samir/Desktop/VHDL/Cetvrta lab vezba/sabirac4bit/tb_adder_beh.prj work.tb_adder 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Samir/Desktop/VHDL/Cetvrta lab vezba/sabirac4bit/adder1bit.vhd" into library work
Parsing VHDL file "C:/Users/Samir/Desktop/VHDL/Cetvrta lab vezba/sabirac4bit/sabirac4bit.vhd" into library work
Parsing VHDL file "C:/Users/Samir/Desktop/VHDL/Cetvrta lab vezba/sabirac4bit/tb_adder.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity adder1bit [adder1bit_default]
Compiling architecture behavioral of entity FourBitAdder [fourbitadder_default]
Compiling architecture behavior of entity tb_adder
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Built simulation executable C:/Users/Samir/Desktop/VHDL/Cetvrta lab vezba/sabirac4bit/tb_adder_isim_beh.exe
Fuse Memory Usage: 30128 KB
Fuse CPU Usage: 686 ms
