// Seed: 1016413448
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  output id_2;
  inout id_1;
  assign id_2 = id_3;
  string id_3;
  reg id_4;
  always @(posedge "" or posedge id_3) begin
    id_4 <= 1;
  end
endmodule
