axi4stream_vip_axi4streampc.sv,systemverilog,xilinx_vip,../../../../../../../../../../Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv,incdir="../../../../SoC_Project.gen/sources_1/bd/zynq_block/ipshared/ec67/hdl"incdir="../../../../SoC_Project.gen/sources_1/bd/zynq_block/ipshared/ee60/hdl"
axi_vip_axi4pc.sv,systemverilog,xilinx_vip,../../../../../../../../../../Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv,incdir="../../../../SoC_Project.gen/sources_1/bd/zynq_block/ipshared/ec67/hdl"incdir="../../../../SoC_Project.gen/sources_1/bd/zynq_block/ipshared/ee60/hdl"
xil_common_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../../../../../Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv,incdir="../../../../SoC_Project.gen/sources_1/bd/zynq_block/ipshared/ec67/hdl"incdir="../../../../SoC_Project.gen/sources_1/bd/zynq_block/ipshared/ee60/hdl"
axi4stream_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../../../../../Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv,incdir="../../../../SoC_Project.gen/sources_1/bd/zynq_block/ipshared/ec67/hdl"incdir="../../../../SoC_Project.gen/sources_1/bd/zynq_block/ipshared/ee60/hdl"
axi_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../../../../../Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_pkg.sv,incdir="../../../../SoC_Project.gen/sources_1/bd/zynq_block/ipshared/ec67/hdl"incdir="../../../../SoC_Project.gen/sources_1/bd/zynq_block/ipshared/ee60/hdl"
axi4stream_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../../Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi4stream_vip_if.sv,incdir="../../../../SoC_Project.gen/sources_1/bd/zynq_block/ipshared/ec67/hdl"incdir="../../../../SoC_Project.gen/sources_1/bd/zynq_block/ipshared/ee60/hdl"
axi_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../../Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_if.sv,incdir="../../../../SoC_Project.gen/sources_1/bd/zynq_block/ipshared/ec67/hdl"incdir="../../../../SoC_Project.gen/sources_1/bd/zynq_block/ipshared/ee60/hdl"
clk_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../../Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/clk_vip_if.sv,incdir="../../../../SoC_Project.gen/sources_1/bd/zynq_block/ipshared/ec67/hdl"incdir="../../../../SoC_Project.gen/sources_1/bd/zynq_block/ipshared/ee60/hdl"
rst_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../../Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/rst_vip_if.sv,incdir="../../../../SoC_Project.gen/sources_1/bd/zynq_block/ipshared/ec67/hdl"incdir="../../../../SoC_Project.gen/sources_1/bd/zynq_block/ipshared/ee60/hdl"
xpm_memory.sv,systemverilog,xpm,../../../../../../../../../../Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../SoC_Project.gen/sources_1/bd/zynq_block/ipshared/ec67/hdl"incdir="../../../../SoC_Project.gen/sources_1/bd/zynq_block/ipshared/ee60/hdl"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../Xilinx/Vivado/2022.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../SoC_Project.gen/sources_1/bd/zynq_block/ipshared/ec67/hdl"incdir="../../../../SoC_Project.gen/sources_1/bd/zynq_block/ipshared/ee60/hdl"
zynq_block_processing_system7_0_0_sim_netlist.vhdl,vhdl,xil_defaultlib,Labor_SoC-Design/SoC_Project/SoC_Project.gen/sources_1/bd/zynq_block/ip/zynq_block_processing_system7_0_0/zynq_block_processing_system7_0_0_sim_netlist.vhdl,incdir="../../../../SoC_Project.gen/sources_1/bd/zynq_block/ipshared/ec67/hdl"incdir="../../../../SoC_Project.gen/sources_1/bd/zynq_block/ipshared/ee60/hdl"
zynq_block.vhd,vhdl,xil_defaultlib,../../../bd/zynq_block/sim/zynq_block.vhd,incdir="../../../../SoC_Project.gen/sources_1/bd/zynq_block/ipshared/ec67/hdl"incdir="../../../../SoC_Project.gen/sources_1/bd/zynq_block/ipshared/ee60/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
