cs 154 lab 5 data path 
lab 5 
complete
datapath
design
lab
5
please
read
instructions
carefully
properly
submitted
assignments
will
graded
make
sure
create
zipfile
named
student
id
submit
required
files
specification
lab
will
complete
design
data
path
adding
hardware
necessary
support
ld
st
bne
beq
jmp
instructions
semantics
data
path
hardware
needed
described
lecture
notes
please
consult
proceeding
instructions
following
table
implemented
design
please
turn
block
diagram
data
path
design
task
design
complete
datapath
testbench
test
functionality
module
sample
datapath
design
template
vhdl
files
module
lab5
vhd
global
declaration
package
glob
dcls
vhd
memory
module
mem
vhd
provided
interface
ports
already
defined
need
add
code
functionality
files
make
work
make
change
interface
please
see
updated
glob
dcls
vhd
line
21
modified
range
0
31
instead
31
downto
0
verification
need
test
following
load
load
address
computation
actual
load
memory
store
store
address
computation
actual
store
memory
branch
equal
equal
generate
control
signals
right
time
testbench
test
case
explained
earlier
take
clock
period
40
ns
means
time
interval
two
consecutive
rising
edges
40
ns
submission
block
diagram
due
wednesday
may
9
3pm
eee
dropbox
class
make
zip
file
containing
files
vhdl
design
vhdl
test
bench
lab5
submit
electronically
via
eee
due
tuesday
may
15
friday
may
18
implementation
test
code
will
graded
will
also
graded
coding
style
code
comments
submission
guidelines
