
*** Running vivado
    with args -log design1_c_counter_binary_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design1_c_counter_binary_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design1_c_counter_binary_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 294.070 ; gain = 84.230
INFO: [Synth 8-638] synthesizing module 'design1_c_counter_binary_0_0' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/tests/project_2/project_2.srcs/sources_1/bd/design1/ip/design1_c_counter_binary_0_0/synth/design1_c_counter_binary_0_0.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'design1_c_counter_binary_0_0' (8#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/tests/project_2/project_2.srcs/sources_1/bd/design1/ip/design1_c_counter_binary_0_0/synth/design1_c_counter_binary_0_0.vhd:66]
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 336.977 ; gain = 127.137
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 336.977 ; gain = 127.137
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.784 . Memory (MB): peak = 574.117 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 574.117 ; gain = 364.277
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 574.117 ; gain = 364.277
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 574.117 ; gain = 364.277
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 574.117 ; gain = 364.277
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 574.117 ; gain = 364.277
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:54 . Memory (MB): peak = 588.227 ; gain = 378.387
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:54 . Memory (MB): peak = 588.227 ; gain = 378.387
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:54 . Memory (MB): peak = 608.582 ; gain = 398.742
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:54 . Memory (MB): peak = 608.582 ; gain = 398.742
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:54 . Memory (MB): peak = 608.582 ; gain = 398.742
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:54 . Memory (MB): peak = 608.582 ; gain = 398.742
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:54 . Memory (MB): peak = 608.582 ; gain = 398.742
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:55 . Memory (MB): peak = 608.582 ; gain = 398.742
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:55 . Memory (MB): peak = 608.582 ; gain = 398.742

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |MUXCY |     3|
|3     |XORCY |     4|
|4     |FDRE  |     4|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:55 . Memory (MB): peak = 608.582 ; gain = 398.742
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 624.934 ; gain = 408.801
