#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Mon Dec 11 11:57:02 2017
# Process ID: 4133
# Current directory: /tp/xph3sle/xph3sle603/Security_lab/AES
# Command line: vivado
# Log file: /tp/xph3sle/xph3sle603/Security_lab/AES/vivado.log
# Journal file: /tp/xph3sle/xph3sle603/Security_lab/AES/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/ip_repo/aes_ddr_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/ip_repo/aes_ddr_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/ip_repo/aes_ddr_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/softslin/vivado_17.1/Vivado/2017.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 6145.277 ; gain = 162.516 ; free physical = 12995 ; free virtual = 24445
update_compile_order -fileset sources_1
open_bd_design {/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- cime3:user:aes_ddr:1.0 - aes_ddr_1
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram
Successfully read diagram <design_1> from BD file </tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 6244.039 ; gain = 54.574 ; free physical = 12867 ; free virtual = 24354
ipx::edit_ip_in_project -upgrade true -name aes_ddr_v1_0_project -directory /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.tmp/aes_ddr_v1_0_project /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/ip_repo/aes_ddr_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/softslin/vivado_17.1/Vivado/2017.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/ip_repo/aes_ddr_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/ip_repo/aes_ddr_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/ip_repo/aes_ddr_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
add_files -norecurse -copy_to /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/ip_repo/aes_ddr_1.0/src {/tp/xph3sle/xph3sle603/Security_lab/AES/vhd/X2Time.vhd /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/GFMap.vhd /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/MixColumn.vhd /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/PreMcRot.vhd /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/X_e.vhd /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/DDR_reg.vhd /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/GFMapInv.vhd /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/aes_core.vhd /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/DDR_enable.vhd /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/aes_globals.vhd /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/column.vhd /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/KeyUnit_ddr.vhd /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/dataunit_ddr.vhd /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/XTime.vhd /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/Quadrato.vhd /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/GF_Inv.vhd /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/Aff_Trans_Inv.vhd /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/GF_Molt.vhd /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/Rcon.vhd /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/Sbox.vhd /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/l_barrel.vhd /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/Aff_Trans.vhd /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/X4Time.vhd /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/Control_ddr.vhd /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/DDR_dual.vhd /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/linear.vhd /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/MixColumn0.vhd}
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Mon Dec 11 12:04:43 2017] Launched synth_1...
Run output will be captured here: /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.tmp/aes_ddr_v1_0_project/aes_ddr_v1_0_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Mon Dec 11 12:05:25 2017] Launched impl_1...
Run output will be captured here: /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.tmp/aes_ddr_v1_0_project/aes_ddr_v1_0_project.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 6655.395 ; gain = 4.000 ; free physical = 12446 ; free virtual = 24024
Restored from archive | CPU: 0.100000 secs | Memory: 3.312019 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 6655.395 ; gain = 4.000 ; free physical = 12446 ; free virtual = 24024
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 6807.191 ; gain = 350.359 ; free physical = 12352 ; free virtual = 23925
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/ip_repo/aes_ddr_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository '/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/ip_repo/aes_ddr_1.0'
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Dec 11 12:10:58 2017] Launched synth_1...
Run output will be captured here: /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Mon Dec 11 12:11:47 2017] Launched impl_1...
Run output will be captured here: /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 147 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/tp/xph3sle/xph3sle603/Security_lab/AES/.Xil/Vivado-4133-ocaepc52/dcp39/design_1_wrapper_board.xdc]
Finished Parsing XDC File [/tp/xph3sle/xph3sle603/Security_lab/AES/.Xil/Vivado-4133-ocaepc52/dcp39/design_1_wrapper_board.xdc]
Parsing XDC File [/tp/xph3sle/xph3sle603/Security_lab/AES/.Xil/Vivado-4133-ocaepc52/dcp39/design_1_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc:50]
INFO: [Timing 38-2] Deriving generated clocks [/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [/tp/xph3sle/xph3sle603/Security_lab/AES/.Xil/Vivado-4133-ocaepc52/dcp39/design_1_wrapper_early.xdc]
Parsing XDC File [/tp/xph3sle/xph3sle603/Security_lab/AES/.Xil/Vivado-4133-ocaepc52/dcp39/design_1_wrapper.xdc]
Finished Parsing XDC File [/tp/xph3sle/xph3sle603/Security_lab/AES/.Xil/Vivado-4133-ocaepc52/dcp39/design_1_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.24 . Memory (MB): peak = 7162.574 ; gain = 0.000 ; free physical = 11815 ; free virtual = 23412
Restored from archive | CPU: 0.250000 secs | Memory: 6.825615 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.24 . Memory (MB): peak = 7162.574 ; gain = 0.000 ; free physical = 11815 ; free virtual = 23412
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT6, LUT5): 79 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 16 instances
  SRLC16E => SRL16E: 1 instances

CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
open_bd_design {/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv cime3:user:aes_ddr:1.0 [get_ips  design_1_aes_ddr_1_0] -log ip_upgrade.log
Upgrading '/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_aes_ddr_1_0 to use current project options
Wrote  : </tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_aes_ddr_1_0] -no_script -sync -force -quiet
generate_target all [get_files  /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Wrote  : </tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block aes_ddr_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
Exporting to file /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_aes_ddr_1_0] }
export_ip_user_files -of_objects [get_files /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_aes_ddr_1_0_synth_1
[Mon Dec 11 12:27:30 2017] Launched design_1_aes_ddr_1_0_synth_1...
Run output will be captured here: /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.runs/design_1_aes_ddr_1_0_synth_1/runme.log
export_simulation -of_objects [get_files /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/design_1.bd] -directory /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.ip_user_files/sim_scripts -ip_user_files_dir /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.ip_user_files -ipstatic_source_dir /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.ip_user_files/ipstatic -lib_map_path [list {modelsim=/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.cache/compile_simlib/modelsim} {questa=/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.cache/compile_simlib/questa} {ies=/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.cache/compile_simlib/ies} {vcs=/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.cache/compile_simlib/vcs} {riviera=/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Dec 11 12:29:25 2017] Launched synth_1...
Run output will be captured here: /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Mon Dec 11 12:30:18 2017] Launched impl_1...
Run output will be captured here: /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
INFO: [Netlist 29-17] Analyzing 147 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/tp/xph3sle/xph3sle603/Security_lab/AES/.Xil/Vivado-4133-ocaepc52/dcp73/design_1_wrapper_board.xdc]
Finished Parsing XDC File [/tp/xph3sle/xph3sle603/Security_lab/AES/.Xil/Vivado-4133-ocaepc52/dcp73/design_1_wrapper_board.xdc]
Parsing XDC File [/tp/xph3sle/xph3sle603/Security_lab/AES/.Xil/Vivado-4133-ocaepc52/dcp73/design_1_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc:50]
INFO: [Timing 38-2] Deriving generated clocks [/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [/tp/xph3sle/xph3sle603/Security_lab/AES/.Xil/Vivado-4133-ocaepc52/dcp73/design_1_wrapper_early.xdc]
Parsing XDC File [/tp/xph3sle/xph3sle603/Security_lab/AES/.Xil/Vivado-4133-ocaepc52/dcp73/design_1_wrapper.xdc]
Finished Parsing XDC File [/tp/xph3sle/xph3sle603/Security_lab/AES/.Xil/Vivado-4133-ocaepc52/dcp73/design_1_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.24 . Memory (MB): peak = 7375.355 ; gain = 0.000 ; free physical = 11812 ; free virtual = 23459
Restored from archive | CPU: 0.240000 secs | Memory: 6.828232 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.24 . Memory (MB): peak = 7375.355 ; gain = 0.000 ; free physical = 11812 ; free virtual = 23459
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf 
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 7443.391 ; gain = 69.035 ; free physical = 11792 ; free virtual = 23428
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.sdk -hwspec /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.sdk -hwspec /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 11 12:36:03 2017...
