

================================================================
== Vivado HLS Report for 'operator_1'
================================================================
* Date:           Sat Dec 15 17:02:30 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        SobelNewVivado
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tsbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.483|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|    1342|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       9|
|Register         |        -|      -|     224|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     224|    1351|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |p_Val2_4_fu_288_p2                |     +    |      0|  0|   15|           8|           8|
    |pos1_fu_385_p2                    |     +    |      0|  0|   19|           4|          12|
    |pos2_fu_204_p2                    |     +    |      0|  0|   19|           4|          12|
    |tmp_12_fu_253_p2                  |     +    |      0|  0|   19|           2|          12|
    |F2_fu_146_p2                      |     -    |      0|  0|   19|          11|          12|
    |man_V_1_fu_126_p2                 |     -    |      0|  0|   61|           1|          54|
    |tmp_2_fu_158_p2                   |     -    |      0|  0|   19|           1|          12|
    |Range1_all_ones_1_fu_436_p2       |    and   |      0|  0|    2|           1|           1|
    |Range1_all_ones_2_i_18_fu_614_p2  |    and   |      0|  0|    2|           1|           1|
    |Range1_all_ones_fu_560_p2         |    and   |      0|  0|    2|           1|           1|
    |brmerge_i_i_not_fu_670_p2         |    and   |      0|  0|    2|           1|           1|
    |carry_1_i_fu_379_p2               |    and   |      0|  0|    2|           1|           1|
    |or_cond115_i_fu_544_p2            |    and   |      0|  0|    2|           1|           1|
    |or_cond117_i_fu_556_p2            |    and   |      0|  0|    2|           1|           1|
    |p_122_i_fu_570_p2                 |    and   |      0|  0|    2|           1|           1|
    |sel_tmp11_fu_496_p2               |    and   |      0|  0|    2|           1|           1|
    |sel_tmp15_fu_636_p2               |    and   |      0|  0|    2|           1|           1|
    |sel_tmp16_fu_641_p2               |    and   |      0|  0|    2|           1|           1|
    |sel_tmp17_demorgan_fu_696_p2      |    and   |      0|  0|    2|           1|           1|
    |sel_tmp18_fu_706_p2               |    and   |      0|  0|    2|           1|           1|
    |sel_tmp21_fu_742_p2               |    and   |      0|  0|    2|           1|           1|
    |sel_tmp2_fu_319_p2                |    and   |      0|  0|    2|           1|           1|
    |sel_tmp3_fu_324_p2                |    and   |      0|  0|    2|           1|           1|
    |sel_tmp6_fu_519_p2                |    and   |      0|  0|    2|           1|           1|
    |sel_tmp8_fu_344_p2                |    and   |      0|  0|    2|           1|           1|
    |tmp1_fu_430_p2                    |    and   |      0|  0|    2|           1|           1|
    |tmp2_fu_630_p2                    |    and   |      0|  0|    2|           1|           1|
    |tmp_demorgan_fu_502_p2            |    and   |      0|  0|    2|           1|           1|
    |tmp_fu_373_p2                     |    and   |      0|  0|    2|           1|           1|
    |tmp_17_fu_421_p2                  |   ashr   |      0|  0|  162|          54|          54|
    |tmp_4_fu_225_p2                   |   ashr   |      0|  0|  162|          54|          54|
    |Range1_all_zeros_1_fu_479_p2      |   icmp   |      0|  0|   29|          54|           1|
    |Range2_all_ones_fu_462_p2         |   icmp   |      0|  0|   29|          54|          54|
    |icmp_fu_198_p2                    |   icmp   |      0|  0|   13|           9|           1|
    |tmp_11_fu_248_p2                  |   icmp   |      0|  0|   13|          12|           6|
    |tmp_15_fu_397_p2                  |   icmp   |      0|  0|   13|          12|           6|
    |tmp_19_fu_442_p2                  |   icmp   |      0|  0|   13|          12|           6|
    |tmp_22_fu_468_p2                  |   icmp   |      0|  0|   29|          54|           1|
    |tmp_23_fu_474_p2                  |   icmp   |      0|  0|   13|          12|           6|
    |tmp_3_fu_172_p2                   |   icmp   |      0|  0|   13|          11|          11|
    |tmp_5_fu_182_p2                   |   icmp   |      0|  0|   13|          12|           6|
    |tmp_9_fu_140_p2                   |   icmp   |      0|  0|   29|          63|           1|
    |tmp_i_i_i_17_fu_92_p2             |   icmp   |      0|  0|   29|          52|           1|
    |tmp_i_i_i_fu_86_p2                |   icmp   |      0|  0|   13|          11|           2|
    |tmp_s_fu_152_p2                   |   icmp   |      0|  0|   13|          12|           1|
    |Range2_V_1_fu_451_p2              |   lshr   |      0|  0|  162|          54|          54|
    |r_V_fu_456_p2                     |   lshr   |      0|  0|  162|           2|          54|
    |brmerge_fu_682_p2                 |    or    |      0|  0|    2|           1|           1|
    |not_sel_tmp_fu_367_p2             |    or    |      0|  0|    2|           1|           1|
    |p_119_i_fu_575_p2                 |    or    |      0|  0|    2|           1|           1|
    |p_121_demorgan_i_fu_658_p2        |    or    |      0|  0|    2|           1|           1|
    |sel_tmp10_fu_490_p2               |    or    |      0|  0|    2|           1|           1|
    |sel_tmp12_demorgan_fu_358_p2      |    or    |      0|  0|    2|           1|           1|
    |sel_tmp55_demorgan_fu_731_p2      |    or    |      0|  0|    2|           1|           1|
    |tmp3_fu_653_p2                    |    or    |      0|  0|    2|           1|           1|
    |tmp_25_fu_711_p2                  |    or    |      0|  0|    2|           1|           1|
    |tmp_26_fu_717_p2                  |    or    |      0|  0|    2|           1|           1|
    |F2_2_fu_164_p3                    |  select  |      0|  0|   12|           1|          12|
    |Range1_all_ones_2_i_fu_584_p3     |  select  |      0|  0|    2|           1|           1|
    |Range1_all_zeros_2_i_fu_599_p3    |  select  |      0|  0|    2|           1|           1|
    |Range2_all_ones_1_i_fu_549_p3     |  select  |      0|  0|    2|           1|           1|
    |agg_result_fu_748_p3              |  select  |      0|  0|    8|           1|           8|
    |deleted_zeros_fu_607_p3           |  select  |      0|  0|    2|           1|           1|
    |p_Val2_0_i_i6_fu_234_p3           |  select  |      0|  0|    2|           1|           2|
    |p_Val2_12_0_i_mux_fu_688_p3       |  select  |      0|  0|    8|           1|           8|
    |p_Val2_3_fu_241_p3                |  select  |      0|  0|    8|           1|           8|
    |p_Val2_5_fu_524_p3                |  select  |      0|  0|    8|           1|           8|
    |p_Val2_s_fu_132_p3                |  select  |      0|  0|   54|           1|          54|
    |qb_fu_269_p3                      |  select  |      0|  0|    2|           1|           1|
    |sel_tmp12_fu_579_p3               |  select  |      0|  0|    2|           1|           1|
    |sel_tmp13_fu_592_p3               |  select  |      0|  0|    2|           1|           1|
    |sel_tmp19_fu_723_p3               |  select  |      0|  0|    8|           1|           1|
    |sel_tmp4_fu_330_p3                |  select  |      0|  0|    8|           1|           8|
    |sel_tmp9_fu_350_p3                |  select  |      0|  0|    8|           1|           8|
    |sel_tmp_fu_308_p3                 |  select  |      0|  0|    8|           1|           8|
    |underflow_fu_645_p3               |  select  |      0|  0|    2|           1|           1|
    |tmp_10_fu_509_p2                  |    shl   |      0|  0|   19|           8|           8|
    |Range1_all_zeros_fu_565_p2        |    xor   |      0|  0|    2|           2|           1|
    |p_121_demorgan_i_not_fu_676_p2    |    xor   |      0|  0|    2|           1|           2|
    |rev5_fu_539_p2                    |    xor   |      0|  0|    2|           1|           2|
    |rev_fu_411_p2                     |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp14_fu_625_p2               |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp17_fu_700_p2               |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp1_fu_314_p2                |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp20_fu_736_p2               |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp5_fu_514_p2                |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp7_fu_338_p2                |    xor   |      0|  0|    2|           1|           2|
    |tmp_14_fu_302_p2                  |    xor   |      0|  0|    2|           1|           2|
    |tmp_22_not_fu_484_p2              |    xor   |      0|  0|    2|           1|           2|
    |tmp_24_fu_619_p2                  |    xor   |      0|  0|    2|           2|           1|
    |tmp_8_not_fu_362_p2               |    xor   |      0|  0|    2|           1|           2|
    |underflow_not_fu_664_p2           |    xor   |      0|  0|    2|           1|           2|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                             |          |      0|  0| 1342|         651|         642|
    +----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |   9|          2|    8|         16|
    +-----------+----+-----------+-----+-----------+
    |Total      |   9|          2|    8|         16|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |F2_2_reg_805                        |  12|   0|   12|          0|
    |F2_2_reg_805_pp0_iter1_reg          |  12|   0|   12|          0|
    |F2_reg_792                          |  12|   0|   12|          0|
    |Range1_all_ones_1_reg_876           |   1|   0|    1|          0|
    |Range1_all_zeros_1_reg_899          |   1|   0|    1|          0|
    |Range2_all_ones_reg_889             |   1|   0|    1|          0|
    |ap_ce_reg                           |   1|   0|    1|          0|
    |ap_return_int_reg                   |   8|   0|    8|          0|
    |carry_1_i_reg_857                   |   1|   0|    1|          0|
    |icmp_reg_829                        |   1|   0|    1|          0|
    |icmp_reg_829_pp0_iter1_reg          |   1|   0|    1|          0|
    |isneg_reg_768                       |   1|   0|    1|          0|
    |isneg_reg_768_pp0_iter1_reg         |   1|   0|    1|          0|
    |p_Val2_s_reg_777                    |  54|   0|   54|          0|
    |pos2_reg_835                        |  12|   0|   12|          0|
    |rev_reg_869                         |   1|   0|    1|          0|
    |sel_tmp11_reg_904                   |   1|   0|    1|          0|
    |sel_tmp12_demorgan_reg_852          |   1|   0|    1|          0|
    |sel_tmp9_reg_847                    |   8|   0|    8|          0|
    |tmp_15_reg_863                      |   1|   0|    1|          0|
    |tmp_19_reg_883                      |   1|   0|    1|          0|
    |tmp_21_reg_818                      |   8|   0|    8|          0|
    |tmp_21_reg_818_pp0_iter1_reg        |   8|   0|    8|          0|
    |tmp_22_reg_894                      |   1|   0|    1|          0|
    |tmp_37_reg_842                      |   1|   0|    1|          0|
    |tmp_37_reg_842_pp0_iter1_reg        |   1|   0|    1|          0|
    |tmp_3_reg_811                       |   1|   0|    1|          0|
    |tmp_5_reg_824                       |   1|   0|    1|          0|
    |tmp_9_reg_786                       |   1|   0|    1|          0|
    |tmp_9_reg_786_pp0_iter1_reg         |   1|   0|    1|          0|
    |tmp_i_i_i_17_reg_762                |   1|   0|    1|          0|
    |tmp_i_i_i_17_reg_762_pp0_iter1_reg  |   1|   0|    1|          0|
    |tmp_i_i_i_reg_756                   |   1|   0|    1|          0|
    |tmp_i_i_i_reg_756_pp0_iter1_reg     |   1|   0|    1|          0|
    |tmp_s_reg_799                       |   1|   0|    1|          0|
    |v_int_reg                           |  64|   0|   64|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 224|   0|  224|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator().1 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator().1 | return value |
|ap_return  | out |    8| ap_ctrl_hs | operator().1 | return value |
|ap_ce      |  in |    1| ap_ctrl_hs | operator().1 | return value |
|v          |  in |   64|   ap_none  |       v      |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.87>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%v_read = call double @_ssdm_op_Read.ap_auto.double(double %v)"   --->   Operation 4 'read' 'v_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Val2_2 = bitcast double %v_read to i64" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:438->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_isnan.h:16->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:10->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:428]   --->   Operation 5 'bitcast' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_2, i32 52, i32 62) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:440->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_isnan.h:16->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:10->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:428]   --->   Operation 6 'partselect' 'loc_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%loc_V_1 = trunc i64 %p_Val2_2 to i52" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:441->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_isnan.h:16->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:10->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:428]   --->   Operation 7 'trunc' 'loc_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.81ns)   --->   "%tmp_i_i_i = icmp eq i11 %loc_V, -1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_isnan.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:10->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:428]   --->   Operation 8 'icmp' 'tmp_i_i_i' <Predicate = true> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (2.77ns)   --->   "%tmp_i_i_i_17 = icmp ne i52 %loc_V_1, 0" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_isnan.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:10->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:428]   --->   Operation 9 'icmp' 'tmp_i_i_i_17' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_8 = trunc i64 %p_Val2_2 to i63" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 10 'trunc' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_2, i32 63)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 11 'bitselect' 'isneg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_7 = zext i11 %loc_V to i12" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 12 'zext' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_1 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %loc_V_1)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 13 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Result_s = zext i53 %tmp_1 to i54" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 14 'zext' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (3.27ns)   --->   "%man_V_1 = sub i54 0, %p_Result_s" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 15 'sub' 'man_V_1' <Predicate = true> <Delay = 3.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.38ns)   --->   "%p_Val2_s = select i1 %isneg, i54 %man_V_1, i54 %p_Result_s" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 16 'select' 'p_Val2_s' <Predicate = true> <Delay = 1.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (2.83ns)   --->   "%tmp_9 = icmp eq i63 %tmp_8, 0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 17 'icmp' 'tmp_9' <Predicate = true> <Delay = 2.83> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (2.13ns)   --->   "%F2 = sub i12 1075, %tmp_7" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 18 'sub' 'F2' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.92ns)   --->   "%tmp_s = icmp sgt i12 %F2, 0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 19 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (2.13ns)   --->   "%tmp_2 = sub i12 0, %F2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 20 'sub' 'tmp_2' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.68ns)   --->   "%F2_2 = select i1 %tmp_s, i12 %F2, i12 %tmp_2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 21 'select' 'F2_2' <Predicate = true> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.81ns)   --->   "%tmp_3 = icmp eq i11 %loc_V, -973" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 22 'icmp' 'tmp_3' <Predicate = true> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_21 = trunc i54 %p_Val2_s to i8" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 23 'trunc' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.92ns)   --->   "%tmp_5 = icmp ult i12 %F2_2, 54" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 24 'icmp' 'tmp_5' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_29 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %F2_2, i32 3, i32 11)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 25 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%icmp = icmp eq i9 %tmp_29, 0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 26 'icmp' 'icmp' <Predicate = true> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.13ns)   --->   "%pos2 = add i12 9, %F2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 27 'add' 'pos2' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos2, i32 11)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 28 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.48>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%F2_2_cast = sext i12 %F2_2 to i32" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 29 'sext' 'F2_2_cast' <Predicate = (tmp_5)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp_6 = zext i32 %F2_2_cast to i54" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 30 'zext' 'tmp_6' <Predicate = (tmp_5)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp_4 = ashr i54 %p_Val2_s, %tmp_6" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 31 'ashr' 'tmp_4' <Predicate = (tmp_5)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp_30 = trunc i54 %tmp_4 to i8" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 32 'trunc' 'tmp_30' <Predicate = (tmp_5)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%p_Val2_0_i_i6 = select i1 %isneg, i8 -1, i8 0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 33 'select' 'p_Val2_0_i_i6' <Predicate = (!tmp_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (4.28ns) (out node of the LUT)   --->   "%p_Val2_3 = select i1 %tmp_5, i8 %tmp_30, i8 %p_Val2_0_i_i6" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 34 'select' 'p_Val2_3' <Predicate = true> <Delay = 4.28> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.92ns)   --->   "%tmp_11 = icmp sgt i12 %F2, 54" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 35 'icmp' 'tmp_11' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (2.13ns)   --->   "%tmp_12 = add i12 -1, %F2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 36 'add' 'tmp_12' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp_25_cast = zext i12 %tmp_12 to i32" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 37 'zext' 'tmp_25_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %p_Val2_s, i32 %tmp_25_cast)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 38 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%qb = select i1 %tmp_11, i1 %isneg, i1 %tmp_31" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 39 'select' 'qb' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_3, i32 7)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 40 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp_13 = zext i1 %qb to i8" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 41 'zext' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (2.11ns) (out node of the LUT)   --->   "%p_Val2_4 = add i8 %tmp_13, %p_Val2_3" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 42 'add' 'p_Val2_4' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node carry_1_i)   --->   "%tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_4, i32 7)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 43 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node carry_1_i)   --->   "%tmp_14 = xor i1 %tmp_33, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 44 'xor' 'tmp_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%sel_tmp = select i1 %tmp_3, i8 %tmp_21, i8 0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 45 'select' 'sel_tmp' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2)   --->   "%sel_tmp1 = xor i1 %tmp_3, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 46 'xor' 'sel_tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp2 = and i1 %tmp_s, %sel_tmp1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 47 'and' 'sel_tmp2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.97ns)   --->   "%sel_tmp3 = and i1 %sel_tmp2, %tmp_32" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 48 'and' 'sel_tmp3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.04ns) (out node of the LUT)   --->   "%sel_tmp4 = select i1 %sel_tmp3, i8 %p_Val2_4, i8 %sel_tmp" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 49 'select' 'sel_tmp4' <Predicate = true> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9)   --->   "%sel_tmp7 = xor i1 %tmp_32, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 50 'xor' 'sel_tmp7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9)   --->   "%sel_tmp8 = and i1 %sel_tmp2, %sel_tmp7" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 51 'and' 'sel_tmp8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.04ns) (out node of the LUT)   --->   "%sel_tmp9 = select i1 %sel_tmp8, i8 %p_Val2_4, i8 %sel_tmp4" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 52 'select' 'sel_tmp9' <Predicate = true> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.97ns)   --->   "%sel_tmp12_demorgan = or i1 %tmp_3, %tmp_s" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 53 'or' 'sel_tmp12_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node carry_1_i)   --->   "%tmp_8_not = xor i1 %icmp, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 54 'xor' 'tmp_8_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node carry_1_i)   --->   "%not_sel_tmp = or i1 %sel_tmp12_demorgan, %tmp_8_not" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 55 'or' 'not_sel_tmp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node carry_1_i)   --->   "%tmp = and i1 %not_sel_tmp, %tmp_14" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 56 'and' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_1_i = and i1 %tmp, %sel_tmp3" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 57 'and' 'carry_1_i' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (2.13ns)   --->   "%pos1 = add i12 8, %F2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 58 'add' 'pos1' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_1)   --->   "%pos1_cast = sext i12 %pos1 to i32" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 59 'sext' 'pos1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%pos2_cast = sext i12 %pos2 to i32" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 60 'sext' 'pos2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.92ns)   --->   "%tmp_15 = icmp slt i12 %pos1, 54" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 61 'icmp' 'tmp_15' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1, i32 11)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 62 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.97ns)   --->   "%rev = xor i1 %tmp_35, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 63 'xor' 'rev' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_1)   --->   "%tmp_16 = zext i32 %pos1_cast to i54" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 64 'zext' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_1)   --->   "%tmp_17 = ashr i54 %p_Val2_s, %tmp_16" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 65 'ashr' 'tmp_17' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_1)   --->   "%lD = trunc i54 %tmp_17 to i1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 66 'trunc' 'lD' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_1)   --->   "%tmp1 = and i1 %lD, %rev" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 67 'and' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (4.28ns) (out node of the LUT)   --->   "%Range1_all_ones_1 = and i1 %tmp1, %tmp_15" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 68 'and' 'Range1_all_ones_1' <Predicate = true> <Delay = 4.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.92ns)   --->   "%tmp_19 = icmp slt i12 %pos2, 54" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 69 'icmp' 'tmp_19' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_20 = zext i32 %pos2_cast to i54" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 70 'zext' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (4.28ns)   --->   "%Range2_V_1 = lshr i54 %p_Val2_s, %tmp_20" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 71 'lshr' 'Range2_V_1' <Predicate = true> <Delay = 4.28> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node Range2_all_ones)   --->   "%r_V = lshr i54 -1, %tmp_20" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 72 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (4.08ns) (out node of the LUT)   --->   "%Range2_all_ones = icmp eq i54 %Range2_V_1, %r_V" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 73 'icmp' 'Range2_all_ones' <Predicate = true> <Delay = 4.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (2.78ns)   --->   "%tmp_22 = icmp eq i54 %Range2_V_1, 0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 74 'icmp' 'tmp_22' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (1.92ns)   --->   "%tmp_23 = icmp eq i12 %pos2, 54" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 75 'icmp' 'tmp_23' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (2.78ns)   --->   "%Range1_all_zeros_1 = icmp eq i54 %p_Val2_s, 0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 76 'icmp' 'Range1_all_zeros_1' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp11)   --->   "%tmp_22_not = xor i1 %tmp_19, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 77 'xor' 'tmp_22_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp11)   --->   "%sel_tmp10 = or i1 %tmp_35, %tmp_22_not" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 78 'or' 'sel_tmp10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp11 = and i1 %tmp_23, %sel_tmp10" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 79 'and' 'sel_tmp11' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.93>
ST_3 : Operation 80 [1/1] (0.97ns)   --->   "%tmp_demorgan = and i1 %tmp_i_i_i, %tmp_i_i_i_17" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:428]   --->   Operation 80 'and' 'tmp_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_18 = trunc i12 %F2_2 to i8" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 81 'trunc' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_10 = shl i8 %tmp_21, %tmp_18" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 82 'shl' 'tmp_10' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%sel_tmp5 = xor i1 %sel_tmp12_demorgan, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 83 'xor' 'sel_tmp5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%sel_tmp6 = and i1 %icmp, %sel_tmp5" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 84 'and' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (2.96ns) (out node of the LUT)   --->   "%p_Val2_5 = select i1 %sel_tmp6, i8 %tmp_10, i8 %sel_tmp9" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 85 'select' 'p_Val2_5' <Predicate = true> <Delay = 2.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp15)   --->   "%newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_5, i32 7)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 86 'bitselect' 'newsignbit' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.97ns)   --->   "%rev5 = xor i1 %tmp_37, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 87 'xor' 'rev5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones)   --->   "%or_cond115_i = and i1 %tmp_19, %rev5" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 88 'and' 'or_cond115_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones)   --->   "%Range2_all_ones_1_i = select i1 %or_cond115_i, i1 %Range2_all_ones, i1 %rev5" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 89 'select' 'Range2_all_ones_1_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.97ns)   --->   "%or_cond117_i = and i1 %tmp_19, %rev" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 90 'and' 'or_cond117_i' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.99ns) (out node of the LUT)   --->   "%Range1_all_ones = and i1 %Range2_all_ones_1_i, %Range1_all_ones_1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 91 'and' 'Range1_all_ones' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.97ns)   --->   "%Range1_all_zeros = xor i1 %Range1_all_ones_1, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 92 'xor' 'Range1_all_zeros' <Predicate = (!carry_1_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node deleted_zeros)   --->   "%p_122_i = and i1 %tmp_22, %Range1_all_zeros" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 93 'and' 'p_122_i' <Predicate = (!carry_1_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp13)   --->   "%p_119_i = or i1 %Range1_all_zeros_1, %rev" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 94 'or' 'p_119_i' <Predicate = (!sel_tmp11 & !carry_1_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_2_i)   --->   "%sel_tmp12 = select i1 %sel_tmp11, i1 %Range1_all_ones_1, i1 %rev" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 95 'select' 'sel_tmp12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.99ns) (out node of the LUT)   --->   "%Range1_all_ones_2_i = select i1 %or_cond117_i, i1 %Range1_all_ones, i1 %sel_tmp12" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 96 'select' 'Range1_all_ones_2_i' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.99ns) (out node of the LUT)   --->   "%sel_tmp13 = select i1 %sel_tmp11, i1 %Range1_all_zeros, i1 %p_119_i" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 97 'select' 'sel_tmp13' <Predicate = (!carry_1_i)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node deleted_zeros)   --->   "%Range1_all_zeros_2_i = select i1 %or_cond117_i, i1 %p_122_i, i1 %sel_tmp13" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 98 'select' 'Range1_all_zeros_2_i' <Predicate = (!carry_1_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.99ns) (out node of the LUT)   --->   "%deleted_zeros = select i1 %carry_1_i, i1 %Range1_all_ones_2_i, i1 %Range1_all_zeros_2_i" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 99 'select' 'deleted_zeros' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%Range1_all_ones_2_i_18 = and i1 %carry_1_i, %Range1_all_ones_2_i" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 100 'and' 'Range1_all_ones_2_i_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%tmp_24 = xor i1 %Range1_all_ones_2_i_18, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 101 'xor' 'tmp_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.97ns)   --->   "%sel_tmp14 = xor i1 %tmp_15, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 102 'xor' 'sel_tmp14' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp15)   --->   "%tmp2 = and i1 %newsignbit, %sel_tmp14" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 103 'and' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp15 = and i1 %tmp2, %isneg" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 104 'and' 'sel_tmp15' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%sel_tmp16 = and i1 %tmp_15, %isneg" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 105 'and' 'sel_tmp16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.99ns) (out node of the LUT)   --->   "%underflow = select i1 %sel_tmp16, i1 %tmp_24, i1 %sel_tmp15" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 106 'select' 'underflow' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node p_121_demorgan_i)   --->   "%tmp3 = or i1 %isneg, %sel_tmp14" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 107 'or' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_121_demorgan_i = or i1 %tmp3, %deleted_zeros" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 108 'or' 'p_121_demorgan_i' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.97ns)   --->   "%underflow_not = xor i1 %underflow, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 109 'xor' 'underflow_not' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%brmerge_i_i_not = and i1 %p_121_demorgan_i, %underflow_not" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 110 'and' 'brmerge_i_i_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp21)   --->   "%p_121_demorgan_i_not = xor i1 %p_121_demorgan_i, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 111 'xor' 'p_121_demorgan_i_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp21)   --->   "%brmerge = or i1 %underflow_not, %p_121_demorgan_i_not" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 112 'or' 'brmerge' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%p_Val2_12_0_i_mux = select i1 %brmerge_i_i_not, i8 %p_Val2_5, i8 -1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 113 'select' 'p_Val2_12_0_i_mux' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp19)   --->   "%sel_tmp17_demorgan = and i1 %tmp_i_i_i, %tmp_i_i_i_17" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:428]   --->   Operation 114 'and' 'sel_tmp17_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp19)   --->   "%sel_tmp17 = xor i1 %sel_tmp17_demorgan, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:428]   --->   Operation 115 'xor' 'sel_tmp17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp19)   --->   "%sel_tmp18 = and i1 %tmp_9, %sel_tmp17" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 116 'and' 'sel_tmp18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp19)   --->   "%tmp_25 = or i1 %sel_tmp18, %tmp_demorgan" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 117 'or' 'tmp_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp19)   --->   "%tmp_26 = or i1 %tmp_25, %underflow" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 118 'or' 'tmp_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (1.04ns) (out node of the LUT)   --->   "%sel_tmp19 = select i1 %tmp_26, i8 0, i8 %p_Val2_5" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 119 'select' 'sel_tmp19' <Predicate = true> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp21)   --->   "%sel_tmp55_demorgan = or i1 %tmp_demorgan, %tmp_9" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:428]   --->   Operation 120 'or' 'sel_tmp55_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp21)   --->   "%sel_tmp20 = xor i1 %sel_tmp55_demorgan, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:428]   --->   Operation 121 'xor' 'sel_tmp20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp21 = and i1 %brmerge, %sel_tmp20" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 122 'and' 'sel_tmp21' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (1.04ns) (out node of the LUT)   --->   "%agg_result = select i1 %sel_tmp21, i8 %p_Val2_12_0_i_mux, i8 %sel_tmp19" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 123 'select' 'agg_result' <Predicate = true> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "ret i8 %agg_result" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:430]   --->   Operation 124 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v_read                 (read          ) [ 0000]
p_Val2_2               (bitcast       ) [ 0000]
loc_V                  (partselect    ) [ 0000]
loc_V_1                (trunc         ) [ 0000]
tmp_i_i_i              (icmp          ) [ 0111]
tmp_i_i_i_17           (icmp          ) [ 0111]
tmp_8                  (trunc         ) [ 0000]
isneg                  (bitselect     ) [ 0111]
tmp_7                  (zext          ) [ 0000]
tmp_1                  (bitconcatenate) [ 0000]
p_Result_s             (zext          ) [ 0000]
man_V_1                (sub           ) [ 0000]
p_Val2_s               (select        ) [ 0110]
tmp_9                  (icmp          ) [ 0111]
F2                     (sub           ) [ 0110]
tmp_s                  (icmp          ) [ 0110]
tmp_2                  (sub           ) [ 0000]
F2_2                   (select        ) [ 0111]
tmp_3                  (icmp          ) [ 0110]
tmp_21                 (trunc         ) [ 0111]
tmp_5                  (icmp          ) [ 0110]
tmp_29                 (partselect    ) [ 0000]
icmp                   (icmp          ) [ 0111]
pos2                   (add           ) [ 0110]
tmp_37                 (bitselect     ) [ 0111]
F2_2_cast              (sext          ) [ 0000]
tmp_6                  (zext          ) [ 0000]
tmp_4                  (ashr          ) [ 0000]
tmp_30                 (trunc         ) [ 0000]
p_Val2_0_i_i6          (select        ) [ 0000]
p_Val2_3               (select        ) [ 0000]
tmp_11                 (icmp          ) [ 0000]
tmp_12                 (add           ) [ 0000]
tmp_25_cast            (zext          ) [ 0000]
tmp_31                 (bitselect     ) [ 0000]
qb                     (select        ) [ 0000]
tmp_32                 (bitselect     ) [ 0000]
tmp_13                 (zext          ) [ 0000]
p_Val2_4               (add           ) [ 0000]
tmp_33                 (bitselect     ) [ 0000]
tmp_14                 (xor           ) [ 0000]
sel_tmp                (select        ) [ 0000]
sel_tmp1               (xor           ) [ 0000]
sel_tmp2               (and           ) [ 0000]
sel_tmp3               (and           ) [ 0000]
sel_tmp4               (select        ) [ 0000]
sel_tmp7               (xor           ) [ 0000]
sel_tmp8               (and           ) [ 0000]
sel_tmp9               (select        ) [ 0101]
sel_tmp12_demorgan     (or            ) [ 0101]
tmp_8_not              (xor           ) [ 0000]
not_sel_tmp            (or            ) [ 0000]
tmp                    (and           ) [ 0000]
carry_1_i              (and           ) [ 0101]
pos1                   (add           ) [ 0000]
pos1_cast              (sext          ) [ 0000]
pos2_cast              (sext          ) [ 0000]
tmp_15                 (icmp          ) [ 0101]
tmp_35                 (bitselect     ) [ 0000]
rev                    (xor           ) [ 0101]
tmp_16                 (zext          ) [ 0000]
tmp_17                 (ashr          ) [ 0000]
lD                     (trunc         ) [ 0000]
tmp1                   (and           ) [ 0000]
Range1_all_ones_1      (and           ) [ 0101]
tmp_19                 (icmp          ) [ 0101]
tmp_20                 (zext          ) [ 0000]
Range2_V_1             (lshr          ) [ 0000]
r_V                    (lshr          ) [ 0000]
Range2_all_ones        (icmp          ) [ 0101]
tmp_22                 (icmp          ) [ 0101]
tmp_23                 (icmp          ) [ 0000]
Range1_all_zeros_1     (icmp          ) [ 0101]
tmp_22_not             (xor           ) [ 0000]
sel_tmp10              (or            ) [ 0000]
sel_tmp11              (and           ) [ 0101]
tmp_demorgan           (and           ) [ 0000]
tmp_18                 (trunc         ) [ 0000]
tmp_10                 (shl           ) [ 0000]
sel_tmp5               (xor           ) [ 0000]
sel_tmp6               (and           ) [ 0000]
p_Val2_5               (select        ) [ 0000]
newsignbit             (bitselect     ) [ 0000]
rev5                   (xor           ) [ 0000]
or_cond115_i           (and           ) [ 0000]
Range2_all_ones_1_i    (select        ) [ 0000]
or_cond117_i           (and           ) [ 0000]
Range1_all_ones        (and           ) [ 0000]
Range1_all_zeros       (xor           ) [ 0000]
p_122_i                (and           ) [ 0000]
p_119_i                (or            ) [ 0000]
sel_tmp12              (select        ) [ 0000]
Range1_all_ones_2_i    (select        ) [ 0000]
sel_tmp13              (select        ) [ 0000]
Range1_all_zeros_2_i   (select        ) [ 0000]
deleted_zeros          (select        ) [ 0000]
Range1_all_ones_2_i_18 (and           ) [ 0000]
tmp_24                 (xor           ) [ 0000]
sel_tmp14              (xor           ) [ 0000]
tmp2                   (and           ) [ 0000]
sel_tmp15              (and           ) [ 0000]
sel_tmp16              (and           ) [ 0000]
underflow              (select        ) [ 0000]
tmp3                   (or            ) [ 0000]
p_121_demorgan_i       (or            ) [ 0000]
underflow_not          (xor           ) [ 0000]
brmerge_i_i_not        (and           ) [ 0000]
p_121_demorgan_i_not   (xor           ) [ 0000]
brmerge                (or            ) [ 0000]
p_Val2_12_0_i_mux      (select        ) [ 0000]
sel_tmp17_demorgan     (and           ) [ 0000]
sel_tmp17              (xor           ) [ 0000]
sel_tmp18              (and           ) [ 0000]
tmp_25                 (or            ) [ 0000]
tmp_26                 (or            ) [ 0000]
sel_tmp19              (select        ) [ 0000]
sel_tmp55_demorgan     (or            ) [ 0000]
sel_tmp20              (xor           ) [ 0000]
sel_tmp21              (and           ) [ 0000]
agg_result             (select        ) [ 0000]
StgValue_124           (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="v_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="64" slack="0"/>
<pin id="64" dir="0" index="1" bw="64" slack="0"/>
<pin id="65" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="p_Val2_2_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="0"/>
<pin id="70" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_2/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="loc_V_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="11" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="0"/>
<pin id="75" dir="0" index="2" bw="7" slack="0"/>
<pin id="76" dir="0" index="3" bw="7" slack="0"/>
<pin id="77" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="loc_V_1_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_i_i_i_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="11" slack="0"/>
<pin id="88" dir="0" index="1" bw="11" slack="0"/>
<pin id="89" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i_i/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_i_i_i_17_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="52" slack="0"/>
<pin id="94" dir="0" index="1" bw="52" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i_i_17/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_8_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="isneg_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="0" index="2" bw="7" slack="0"/>
<pin id="106" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_7_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="11" slack="0"/>
<pin id="112" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="53" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="52" slack="0"/>
<pin id="118" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_Result_s_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="53" slack="0"/>
<pin id="124" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="man_V_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="53" slack="0"/>
<pin id="129" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_1/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_Val2_s_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="54" slack="0"/>
<pin id="135" dir="0" index="2" bw="54" slack="0"/>
<pin id="136" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_9_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="63" slack="0"/>
<pin id="142" dir="0" index="1" bw="63" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="F2_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="12" slack="0"/>
<pin id="148" dir="0" index="1" bw="11" slack="0"/>
<pin id="149" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_s_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="12" slack="0"/>
<pin id="154" dir="0" index="1" bw="12" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_2_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="12" slack="0"/>
<pin id="161" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="F2_2_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="12" slack="0"/>
<pin id="167" dir="0" index="2" bw="12" slack="0"/>
<pin id="168" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="F2_2/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_3_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="11" slack="0"/>
<pin id="174" dir="0" index="1" bw="11" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_21_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="54" slack="0"/>
<pin id="180" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_21/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_5_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="12" slack="0"/>
<pin id="184" dir="0" index="1" bw="12" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_29_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="9" slack="0"/>
<pin id="190" dir="0" index="1" bw="12" slack="0"/>
<pin id="191" dir="0" index="2" bw="3" slack="0"/>
<pin id="192" dir="0" index="3" bw="5" slack="0"/>
<pin id="193" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_29/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="icmp_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="9" slack="0"/>
<pin id="200" dir="0" index="1" bw="9" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="pos2_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="5" slack="0"/>
<pin id="206" dir="0" index="1" bw="12" slack="0"/>
<pin id="207" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pos2/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_37_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="12" slack="0"/>
<pin id="213" dir="0" index="2" bw="5" slack="0"/>
<pin id="214" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_37/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="F2_2_cast_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="12" slack="1"/>
<pin id="220" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="F2_2_cast/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_6_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="12" slack="0"/>
<pin id="223" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_4_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="54" slack="1"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_30_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="54" slack="0"/>
<pin id="232" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_30/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="p_Val2_0_i_i6_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="1"/>
<pin id="236" dir="0" index="1" bw="8" slack="0"/>
<pin id="237" dir="0" index="2" bw="8" slack="0"/>
<pin id="238" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_0_i_i6/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="p_Val2_3_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="0" index="1" bw="8" slack="0"/>
<pin id="244" dir="0" index="2" bw="8" slack="0"/>
<pin id="245" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_3/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_11_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="12" slack="1"/>
<pin id="250" dir="0" index="1" bw="12" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_12_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="12" slack="1"/>
<pin id="256" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_25_cast_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="12" slack="0"/>
<pin id="260" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25_cast/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_31_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="54" slack="1"/>
<pin id="265" dir="0" index="2" bw="12" slack="0"/>
<pin id="266" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_31/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="qb_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="1"/>
<pin id="272" dir="0" index="2" bw="1" slack="0"/>
<pin id="273" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="qb/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_32_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="8" slack="0"/>
<pin id="279" dir="0" index="2" bw="4" slack="0"/>
<pin id="280" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_32/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_13_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="p_Val2_4_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="8" slack="0"/>
<pin id="291" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_4/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_33_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="8" slack="0"/>
<pin id="297" dir="0" index="2" bw="4" slack="0"/>
<pin id="298" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_33/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_14_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="sel_tmp_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="0" index="1" bw="8" slack="1"/>
<pin id="311" dir="0" index="2" bw="8" slack="0"/>
<pin id="312" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="sel_tmp1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="1"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="sel_tmp2_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="1"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="sel_tmp3_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="sel_tmp4_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="8" slack="0"/>
<pin id="333" dir="0" index="2" bw="8" slack="0"/>
<pin id="334" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp4/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="sel_tmp7_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp7/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="sel_tmp8_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="sel_tmp9_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="8" slack="0"/>
<pin id="353" dir="0" index="2" bw="8" slack="0"/>
<pin id="354" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp9/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="sel_tmp12_demorgan_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="1"/>
<pin id="360" dir="0" index="1" bw="1" slack="1"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp12_demorgan/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_8_not_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="1"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_8_not/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="not_sel_tmp_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="not_sel_tmp/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="carry_1_i_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_1_i/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="pos1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="5" slack="0"/>
<pin id="387" dir="0" index="1" bw="12" slack="1"/>
<pin id="388" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pos1/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="pos1_cast_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="12" slack="0"/>
<pin id="392" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="pos1_cast/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="pos2_cast_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="12" slack="1"/>
<pin id="396" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="pos2_cast/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_15_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="12" slack="0"/>
<pin id="399" dir="0" index="1" bw="12" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_35_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="12" slack="0"/>
<pin id="406" dir="0" index="2" bw="5" slack="0"/>
<pin id="407" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_35/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="rev_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_16_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="12" slack="0"/>
<pin id="419" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_17_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="54" slack="1"/>
<pin id="423" dir="0" index="1" bw="32" slack="0"/>
<pin id="424" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="lD_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="54" slack="0"/>
<pin id="428" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="lD/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp1_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="Range1_all_ones_1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="Range1_all_ones_1/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_19_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="12" slack="1"/>
<pin id="444" dir="0" index="1" bw="12" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_20_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="12" slack="0"/>
<pin id="449" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="Range2_V_1_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="54" slack="1"/>
<pin id="453" dir="0" index="1" bw="32" slack="0"/>
<pin id="454" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="Range2_V_1/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="r_V_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="0"/>
<pin id="459" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="Range2_all_ones_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="54" slack="0"/>
<pin id="464" dir="0" index="1" bw="54" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_22_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="54" slack="0"/>
<pin id="470" dir="0" index="1" bw="54" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_22/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_23_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="12" slack="1"/>
<pin id="476" dir="0" index="1" bw="12" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_23/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="Range1_all_zeros_1_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="54" slack="1"/>
<pin id="481" dir="0" index="1" bw="54" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_1/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_22_not_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_22_not/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="sel_tmp10_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp10/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="sel_tmp11_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp11/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_demorgan_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="2"/>
<pin id="504" dir="0" index="1" bw="1" slack="2"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_demorgan/3 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_18_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="12" slack="2"/>
<pin id="508" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_18/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_10_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="8" slack="2"/>
<pin id="511" dir="0" index="1" bw="8" slack="0"/>
<pin id="512" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="sel_tmp5_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="1"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp5/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="sel_tmp6_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="2"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp6/3 "/>
</bind>
</comp>

<comp id="524" class="1004" name="p_Val2_5_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="8" slack="0"/>
<pin id="527" dir="0" index="2" bw="8" slack="1"/>
<pin id="528" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_5/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="newsignbit_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="8" slack="0"/>
<pin id="534" dir="0" index="2" bw="4" slack="0"/>
<pin id="535" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit/3 "/>
</bind>
</comp>

<comp id="539" class="1004" name="rev5_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="2"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev5/3 "/>
</bind>
</comp>

<comp id="544" class="1004" name="or_cond115_i_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="1"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond115_i/3 "/>
</bind>
</comp>

<comp id="549" class="1004" name="Range2_all_ones_1_i_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="1"/>
<pin id="552" dir="0" index="2" bw="1" slack="0"/>
<pin id="553" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Range2_all_ones_1_i/3 "/>
</bind>
</comp>

<comp id="556" class="1004" name="or_cond117_i_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="1"/>
<pin id="558" dir="0" index="1" bw="1" slack="1"/>
<pin id="559" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond117_i/3 "/>
</bind>
</comp>

<comp id="560" class="1004" name="Range1_all_ones_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="1"/>
<pin id="563" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="Range1_all_ones/3 "/>
</bind>
</comp>

<comp id="565" class="1004" name="Range1_all_zeros_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="1"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="Range1_all_zeros/3 "/>
</bind>
</comp>

<comp id="570" class="1004" name="p_122_i_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="1"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_122_i/3 "/>
</bind>
</comp>

<comp id="575" class="1004" name="p_119_i_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="1"/>
<pin id="577" dir="0" index="1" bw="1" slack="1"/>
<pin id="578" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_119_i/3 "/>
</bind>
</comp>

<comp id="579" class="1004" name="sel_tmp12_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="1"/>
<pin id="581" dir="0" index="1" bw="1" slack="1"/>
<pin id="582" dir="0" index="2" bw="1" slack="1"/>
<pin id="583" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp12/3 "/>
</bind>
</comp>

<comp id="584" class="1004" name="Range1_all_ones_2_i_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="0" index="2" bw="1" slack="0"/>
<pin id="588" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Range1_all_ones_2_i/3 "/>
</bind>
</comp>

<comp id="592" class="1004" name="sel_tmp13_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="1"/>
<pin id="594" dir="0" index="1" bw="1" slack="0"/>
<pin id="595" dir="0" index="2" bw="1" slack="0"/>
<pin id="596" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp13/3 "/>
</bind>
</comp>

<comp id="599" class="1004" name="Range1_all_zeros_2_i_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="0"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="0" index="2" bw="1" slack="0"/>
<pin id="603" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Range1_all_zeros_2_i/3 "/>
</bind>
</comp>

<comp id="607" class="1004" name="deleted_zeros_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="1"/>
<pin id="609" dir="0" index="1" bw="1" slack="0"/>
<pin id="610" dir="0" index="2" bw="1" slack="0"/>
<pin id="611" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/3 "/>
</bind>
</comp>

<comp id="614" class="1004" name="Range1_all_ones_2_i_18_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="1"/>
<pin id="616" dir="0" index="1" bw="1" slack="0"/>
<pin id="617" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="Range1_all_ones_2_i_18/3 "/>
</bind>
</comp>

<comp id="619" class="1004" name="tmp_24_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="0"/>
<pin id="621" dir="0" index="1" bw="1" slack="0"/>
<pin id="622" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_24/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="sel_tmp14_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="1"/>
<pin id="627" dir="0" index="1" bw="1" slack="0"/>
<pin id="628" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp14/3 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp2_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp2/3 "/>
</bind>
</comp>

<comp id="636" class="1004" name="sel_tmp15_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="2"/>
<pin id="639" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp15/3 "/>
</bind>
</comp>

<comp id="641" class="1004" name="sel_tmp16_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="1"/>
<pin id="643" dir="0" index="1" bw="1" slack="2"/>
<pin id="644" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp16/3 "/>
</bind>
</comp>

<comp id="645" class="1004" name="underflow_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="0" index="2" bw="1" slack="0"/>
<pin id="649" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="underflow/3 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp3_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="2"/>
<pin id="655" dir="0" index="1" bw="1" slack="0"/>
<pin id="656" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp3/3 "/>
</bind>
</comp>

<comp id="658" class="1004" name="p_121_demorgan_i_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_121_demorgan_i/3 "/>
</bind>
</comp>

<comp id="664" class="1004" name="underflow_not_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="1" slack="0"/>
<pin id="667" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="underflow_not/3 "/>
</bind>
</comp>

<comp id="670" class="1004" name="brmerge_i_i_not_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge_i_i_not/3 "/>
</bind>
</comp>

<comp id="676" class="1004" name="p_121_demorgan_i_not_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="1" slack="0"/>
<pin id="679" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_121_demorgan_i_not/3 "/>
</bind>
</comp>

<comp id="682" class="1004" name="brmerge_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="1" slack="0"/>
<pin id="685" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/3 "/>
</bind>
</comp>

<comp id="688" class="1004" name="p_Val2_12_0_i_mux_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="0" index="1" bw="8" slack="0"/>
<pin id="691" dir="0" index="2" bw="8" slack="0"/>
<pin id="692" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_12_0_i_mux/3 "/>
</bind>
</comp>

<comp id="696" class="1004" name="sel_tmp17_demorgan_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="2"/>
<pin id="698" dir="0" index="1" bw="1" slack="2"/>
<pin id="699" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp17_demorgan/3 "/>
</bind>
</comp>

<comp id="700" class="1004" name="sel_tmp17_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="0" index="1" bw="1" slack="0"/>
<pin id="703" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp17/3 "/>
</bind>
</comp>

<comp id="706" class="1004" name="sel_tmp18_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="2"/>
<pin id="708" dir="0" index="1" bw="1" slack="0"/>
<pin id="709" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp18/3 "/>
</bind>
</comp>

<comp id="711" class="1004" name="tmp_25_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="0"/>
<pin id="713" dir="0" index="1" bw="1" slack="0"/>
<pin id="714" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_25/3 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_26_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="0"/>
<pin id="719" dir="0" index="1" bw="1" slack="0"/>
<pin id="720" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_26/3 "/>
</bind>
</comp>

<comp id="723" class="1004" name="sel_tmp19_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="0"/>
<pin id="725" dir="0" index="1" bw="8" slack="0"/>
<pin id="726" dir="0" index="2" bw="8" slack="0"/>
<pin id="727" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp19/3 "/>
</bind>
</comp>

<comp id="731" class="1004" name="sel_tmp55_demorgan_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="0"/>
<pin id="733" dir="0" index="1" bw="1" slack="2"/>
<pin id="734" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp55_demorgan/3 "/>
</bind>
</comp>

<comp id="736" class="1004" name="sel_tmp20_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="0"/>
<pin id="738" dir="0" index="1" bw="1" slack="0"/>
<pin id="739" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp20/3 "/>
</bind>
</comp>

<comp id="742" class="1004" name="sel_tmp21_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="0"/>
<pin id="744" dir="0" index="1" bw="1" slack="0"/>
<pin id="745" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp21/3 "/>
</bind>
</comp>

<comp id="748" class="1004" name="agg_result_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="0"/>
<pin id="750" dir="0" index="1" bw="8" slack="0"/>
<pin id="751" dir="0" index="2" bw="8" slack="0"/>
<pin id="752" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result/3 "/>
</bind>
</comp>

<comp id="756" class="1005" name="tmp_i_i_i_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="2"/>
<pin id="758" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_i_i_i "/>
</bind>
</comp>

<comp id="762" class="1005" name="tmp_i_i_i_17_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="2"/>
<pin id="764" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_i_i_i_17 "/>
</bind>
</comp>

<comp id="768" class="1005" name="isneg_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="1"/>
<pin id="770" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg "/>
</bind>
</comp>

<comp id="777" class="1005" name="p_Val2_s_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="54" slack="1"/>
<pin id="779" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="786" class="1005" name="tmp_9_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="2"/>
<pin id="788" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="792" class="1005" name="F2_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="12" slack="1"/>
<pin id="794" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="F2 "/>
</bind>
</comp>

<comp id="799" class="1005" name="tmp_s_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="1"/>
<pin id="801" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="805" class="1005" name="F2_2_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="12" slack="1"/>
<pin id="807" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="F2_2 "/>
</bind>
</comp>

<comp id="811" class="1005" name="tmp_3_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="1"/>
<pin id="813" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="818" class="1005" name="tmp_21_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="8" slack="1"/>
<pin id="820" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="824" class="1005" name="tmp_5_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="1"/>
<pin id="826" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="829" class="1005" name="icmp_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="1" slack="1"/>
<pin id="831" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="835" class="1005" name="pos2_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="12" slack="1"/>
<pin id="837" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="pos2 "/>
</bind>
</comp>

<comp id="842" class="1005" name="tmp_37_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="2"/>
<pin id="844" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="847" class="1005" name="sel_tmp9_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="8" slack="1"/>
<pin id="849" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp9 "/>
</bind>
</comp>

<comp id="852" class="1005" name="sel_tmp12_demorgan_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="1"/>
<pin id="854" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp12_demorgan "/>
</bind>
</comp>

<comp id="857" class="1005" name="carry_1_i_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="1"/>
<pin id="859" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry_1_i "/>
</bind>
</comp>

<comp id="863" class="1005" name="tmp_15_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="1"/>
<pin id="865" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="869" class="1005" name="rev_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="1"/>
<pin id="871" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="rev "/>
</bind>
</comp>

<comp id="876" class="1005" name="Range1_all_ones_1_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="1" slack="1"/>
<pin id="878" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones_1 "/>
</bind>
</comp>

<comp id="883" class="1005" name="tmp_19_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="1" slack="1"/>
<pin id="885" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="889" class="1005" name="Range2_all_ones_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="1" slack="1"/>
<pin id="891" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range2_all_ones "/>
</bind>
</comp>

<comp id="894" class="1005" name="tmp_22_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="1"/>
<pin id="896" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="899" class="1005" name="Range1_all_zeros_1_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="1"/>
<pin id="901" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_zeros_1 "/>
</bind>
</comp>

<comp id="904" class="1005" name="sel_tmp11_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="1"/>
<pin id="906" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="2" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="71"><net_src comp="62" pin="2"/><net_sink comp="68" pin=0"/></net>

<net id="78"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="68" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="72" pin=3"/></net>

<net id="85"><net_src comp="68" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="72" pin="4"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="82" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="101"><net_src comp="68" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="68" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="113"><net_src comp="72" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="20" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="82" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="125"><net_src comp="114" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="22" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="122" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="102" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="126" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="122" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="144"><net_src comp="98" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="24" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="26" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="110" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="146" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="28" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="28" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="146" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="152" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="146" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="158" pin="2"/><net_sink comp="164" pin=2"/></net>

<net id="176"><net_src comp="72" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="30" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="181"><net_src comp="132" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="164" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="32" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="34" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="164" pin="3"/><net_sink comp="188" pin=1"/></net>

<net id="196"><net_src comp="36" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="197"><net_src comp="38" pin="0"/><net_sink comp="188" pin=3"/></net>

<net id="202"><net_src comp="188" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="40" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="42" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="146" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="44" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="204" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="38" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="224"><net_src comp="218" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="221" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="233"><net_src comp="225" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="46" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="240"><net_src comp="48" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="246"><net_src comp="230" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="247"><net_src comp="234" pin="3"/><net_sink comp="241" pin=2"/></net>

<net id="252"><net_src comp="32" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="50" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="253" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="52" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="274"><net_src comp="248" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="262" pin="3"/><net_sink comp="269" pin=2"/></net>

<net id="281"><net_src comp="54" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="241" pin="3"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="56" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="287"><net_src comp="269" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="284" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="241" pin="3"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="54" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="288" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="56" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="306"><net_src comp="294" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="20" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="313"><net_src comp="48" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="318"><net_src comp="20" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="323"><net_src comp="314" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="328"><net_src comp="319" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="276" pin="3"/><net_sink comp="324" pin=1"/></net>

<net id="335"><net_src comp="324" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="288" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="308" pin="3"/><net_sink comp="330" pin=2"/></net>

<net id="342"><net_src comp="276" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="20" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="319" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="338" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="355"><net_src comp="344" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="288" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="330" pin="3"/><net_sink comp="350" pin=2"/></net>

<net id="366"><net_src comp="20" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="371"><net_src comp="358" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="362" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="367" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="302" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="373" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="324" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="58" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="385" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="401"><net_src comp="385" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="32" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="408"><net_src comp="44" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="385" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="38" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="415"><net_src comp="403" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="20" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="420"><net_src comp="390" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="417" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="429"><net_src comp="421" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="426" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="411" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="430" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="397" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="32" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="450"><net_src comp="394" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="455"><net_src comp="447" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="460"><net_src comp="60" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="447" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="451" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="456" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="451" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="22" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="32" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="22" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="442" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="20" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="403" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="484" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="474" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="490" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="513"><net_src comp="506" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="518"><net_src comp="20" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="523"><net_src comp="514" pin="2"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="519" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="509" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="536"><net_src comp="54" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="524" pin="3"/><net_sink comp="531" pin=1"/></net>

<net id="538"><net_src comp="56" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="543"><net_src comp="20" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="548"><net_src comp="539" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="544" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="539" pin="2"/><net_sink comp="549" pin=2"/></net>

<net id="564"><net_src comp="549" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="569"><net_src comp="20" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="574"><net_src comp="565" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="589"><net_src comp="556" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="560" pin="2"/><net_sink comp="584" pin=1"/></net>

<net id="591"><net_src comp="579" pin="3"/><net_sink comp="584" pin=2"/></net>

<net id="597"><net_src comp="565" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="598"><net_src comp="575" pin="2"/><net_sink comp="592" pin=2"/></net>

<net id="604"><net_src comp="556" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="570" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="606"><net_src comp="592" pin="3"/><net_sink comp="599" pin=2"/></net>

<net id="612"><net_src comp="584" pin="3"/><net_sink comp="607" pin=1"/></net>

<net id="613"><net_src comp="599" pin="3"/><net_sink comp="607" pin=2"/></net>

<net id="618"><net_src comp="584" pin="3"/><net_sink comp="614" pin=1"/></net>

<net id="623"><net_src comp="614" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="20" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="629"><net_src comp="20" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="634"><net_src comp="531" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="625" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="630" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="650"><net_src comp="641" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="651"><net_src comp="619" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="652"><net_src comp="636" pin="2"/><net_sink comp="645" pin=2"/></net>

<net id="657"><net_src comp="625" pin="2"/><net_sink comp="653" pin=1"/></net>

<net id="662"><net_src comp="653" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="607" pin="3"/><net_sink comp="658" pin=1"/></net>

<net id="668"><net_src comp="645" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="20" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="658" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="664" pin="2"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="658" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="20" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="664" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="676" pin="2"/><net_sink comp="682" pin=1"/></net>

<net id="693"><net_src comp="670" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="694"><net_src comp="524" pin="3"/><net_sink comp="688" pin=1"/></net>

<net id="695"><net_src comp="46" pin="0"/><net_sink comp="688" pin=2"/></net>

<net id="704"><net_src comp="696" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="20" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="710"><net_src comp="700" pin="2"/><net_sink comp="706" pin=1"/></net>

<net id="715"><net_src comp="706" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="502" pin="2"/><net_sink comp="711" pin=1"/></net>

<net id="721"><net_src comp="711" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="645" pin="3"/><net_sink comp="717" pin=1"/></net>

<net id="728"><net_src comp="717" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="729"><net_src comp="48" pin="0"/><net_sink comp="723" pin=1"/></net>

<net id="730"><net_src comp="524" pin="3"/><net_sink comp="723" pin=2"/></net>

<net id="735"><net_src comp="502" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="740"><net_src comp="731" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="20" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="746"><net_src comp="682" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="736" pin="2"/><net_sink comp="742" pin=1"/></net>

<net id="753"><net_src comp="742" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="754"><net_src comp="688" pin="3"/><net_sink comp="748" pin=1"/></net>

<net id="755"><net_src comp="723" pin="3"/><net_sink comp="748" pin=2"/></net>

<net id="759"><net_src comp="86" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="761"><net_src comp="756" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="765"><net_src comp="92" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="767"><net_src comp="762" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="771"><net_src comp="102" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="773"><net_src comp="768" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="774"><net_src comp="768" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="775"><net_src comp="768" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="776"><net_src comp="768" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="780"><net_src comp="132" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="782"><net_src comp="777" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="783"><net_src comp="777" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="784"><net_src comp="777" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="785"><net_src comp="777" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="789"><net_src comp="140" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="791"><net_src comp="786" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="795"><net_src comp="146" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="797"><net_src comp="792" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="798"><net_src comp="792" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="802"><net_src comp="152" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="804"><net_src comp="799" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="808"><net_src comp="164" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="810"><net_src comp="805" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="814"><net_src comp="172" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="816"><net_src comp="811" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="817"><net_src comp="811" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="821"><net_src comp="178" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="823"><net_src comp="818" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="827"><net_src comp="182" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="832"><net_src comp="198" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="834"><net_src comp="829" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="838"><net_src comp="204" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="840"><net_src comp="835" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="841"><net_src comp="835" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="845"><net_src comp="210" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="850"><net_src comp="350" pin="3"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="524" pin=2"/></net>

<net id="855"><net_src comp="358" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="860"><net_src comp="379" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="862"><net_src comp="857" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="866"><net_src comp="397" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="868"><net_src comp="863" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="872"><net_src comp="411" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="874"><net_src comp="869" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="875"><net_src comp="869" pin="1"/><net_sink comp="579" pin=2"/></net>

<net id="879"><net_src comp="436" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="881"><net_src comp="876" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="882"><net_src comp="876" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="886"><net_src comp="442" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="888"><net_src comp="883" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="892"><net_src comp="462" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="897"><net_src comp="468" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="902"><net_src comp="479" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="907"><net_src comp="496" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="909"><net_src comp="904" pin="1"/><net_sink comp="592" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v | {}
 - Input state : 
	Port: operator().1 : v | {1 }
  - Chain level:
	State 1
		loc_V : 1
		loc_V_1 : 1
		tmp_i_i_i : 2
		tmp_i_i_i_17 : 2
		tmp_8 : 1
		isneg : 1
		tmp_7 : 2
		tmp_1 : 2
		p_Result_s : 3
		man_V_1 : 4
		p_Val2_s : 5
		tmp_9 : 2
		F2 : 3
		tmp_s : 4
		tmp_2 : 4
		F2_2 : 5
		tmp_3 : 2
		tmp_21 : 6
		tmp_5 : 6
		tmp_29 : 6
		icmp : 7
		pos2 : 4
		tmp_37 : 5
	State 2
		tmp_6 : 1
		tmp_4 : 2
		tmp_30 : 3
		p_Val2_3 : 4
		tmp_25_cast : 1
		tmp_31 : 2
		qb : 3
		tmp_32 : 5
		tmp_13 : 4
		p_Val2_4 : 5
		tmp_33 : 6
		tmp_14 : 7
		sel_tmp3 : 6
		sel_tmp4 : 6
		sel_tmp7 : 6
		sel_tmp8 : 6
		sel_tmp9 : 6
		tmp : 7
		carry_1_i : 7
		pos1_cast : 1
		tmp_15 : 1
		tmp_35 : 1
		rev : 2
		tmp_16 : 2
		tmp_17 : 3
		lD : 4
		tmp1 : 5
		Range1_all_ones_1 : 5
		tmp_20 : 1
		Range2_V_1 : 2
		r_V : 2
		Range2_all_ones : 3
		tmp_22 : 3
		tmp_22_not : 1
		sel_tmp10 : 1
		sel_tmp11 : 1
	State 3
		tmp_10 : 1
		newsignbit : 1
		Range1_all_ones : 1
		Range1_all_ones_2_i : 1
		Range1_all_zeros_2_i : 1
		deleted_zeros : 2
		Range1_all_ones_2_i_18 : 2
		tmp_24 : 2
		tmp2 : 2
		sel_tmp15 : 2
		underflow : 2
		p_121_demorgan_i : 3
		underflow_not : 3
		brmerge_i_i_not : 3
		p_121_demorgan_i_not : 3
		brmerge : 3
		p_Val2_12_0_i_mux : 3
		tmp_26 : 3
		sel_tmp19 : 3
		sel_tmp21 : 3
		agg_result : 3
		StgValue_124 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|   ashr   |          tmp_4_fu_225         |    0    |   162   |
|          |         tmp_17_fu_421         |    0    |   162   |
|----------|-------------------------------|---------|---------|
|   lshr   |       Range2_V_1_fu_451       |    0    |   162   |
|          |           r_V_fu_456          |    0    |   101   |
|----------|-------------------------------|---------|---------|
|          |        tmp_i_i_i_fu_86        |    0    |    13   |
|          |       tmp_i_i_i_17_fu_92      |    0    |    29   |
|          |          tmp_9_fu_140         |    0    |    29   |
|          |          tmp_s_fu_152         |    0    |    13   |
|          |          tmp_3_fu_172         |    0    |    13   |
|          |          tmp_5_fu_182         |    0    |    13   |
|   icmp   |          icmp_fu_198          |    0    |    13   |
|          |         tmp_11_fu_248         |    0    |    13   |
|          |         tmp_15_fu_397         |    0    |    13   |
|          |         tmp_19_fu_442         |    0    |    13   |
|          |     Range2_all_ones_fu_462    |    0    |    29   |
|          |         tmp_22_fu_468         |    0    |    29   |
|          |         tmp_23_fu_474         |    0    |    13   |
|          |   Range1_all_zeros_1_fu_479   |    0    |    29   |
|----------|-------------------------------|---------|---------|
|          |        p_Val2_s_fu_132        |    0    |    54   |
|          |          F2_2_fu_164          |    0    |    12   |
|          |      p_Val2_0_i_i6_fu_234     |    0    |    8    |
|          |        p_Val2_3_fu_241        |    0    |    8    |
|          |           qb_fu_269           |    0    |    2    |
|          |         sel_tmp_fu_308        |    0    |    8    |
|          |        sel_tmp4_fu_330        |    0    |    8    |
|          |        sel_tmp9_fu_350        |    0    |    8    |
|          |        p_Val2_5_fu_524        |    0    |    8    |
|  select  |   Range2_all_ones_1_i_fu_549  |    0    |    2    |
|          |        sel_tmp12_fu_579       |    0    |    2    |
|          |   Range1_all_ones_2_i_fu_584  |    0    |    2    |
|          |        sel_tmp13_fu_592       |    0    |    2    |
|          |  Range1_all_zeros_2_i_fu_599  |    0    |    2    |
|          |      deleted_zeros_fu_607     |    0    |    2    |
|          |        underflow_fu_645       |    0    |    2    |
|          |    p_Val2_12_0_i_mux_fu_688   |    0    |    8    |
|          |        sel_tmp19_fu_723       |    0    |    8    |
|          |       agg_result_fu_748       |    0    |    8    |
|----------|-------------------------------|---------|---------|
|          |         man_V_1_fu_126        |    0    |    60   |
|    sub   |           F2_fu_146           |    0    |    19   |
|          |          tmp_2_fu_158         |    0    |    19   |
|----------|-------------------------------|---------|---------|
|          |          pos2_fu_204          |    0    |    19   |
|    add   |         tmp_12_fu_253         |    0    |    19   |
|          |        p_Val2_4_fu_288        |    0    |    15   |
|          |          pos1_fu_385          |    0    |    19   |
|----------|-------------------------------|---------|---------|
|          |        sel_tmp2_fu_319        |    0    |    2    |
|          |        sel_tmp3_fu_324        |    0    |    2    |
|          |        sel_tmp8_fu_344        |    0    |    2    |
|          |           tmp_fu_373          |    0    |    2    |
|          |        carry_1_i_fu_379       |    0    |    2    |
|          |          tmp1_fu_430          |    0    |    2    |
|          |    Range1_all_ones_1_fu_436   |    0    |    2    |
|          |        sel_tmp11_fu_496       |    0    |    2    |
|          |      tmp_demorgan_fu_502      |    0    |    2    |
|          |        sel_tmp6_fu_519        |    0    |    2    |
|    and   |      or_cond115_i_fu_544      |    0    |    2    |
|          |      or_cond117_i_fu_556      |    0    |    2    |
|          |     Range1_all_ones_fu_560    |    0    |    2    |
|          |         p_122_i_fu_570        |    0    |    2    |
|          | Range1_all_ones_2_i_18_fu_614 |    0    |    2    |
|          |          tmp2_fu_630          |    0    |    2    |
|          |        sel_tmp15_fu_636       |    0    |    2    |
|          |        sel_tmp16_fu_641       |    0    |    2    |
|          |     brmerge_i_i_not_fu_670    |    0    |    2    |
|          |   sel_tmp17_demorgan_fu_696   |    0    |    2    |
|          |        sel_tmp18_fu_706       |    0    |    2    |
|          |        sel_tmp21_fu_742       |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |         tmp_14_fu_302         |    0    |    2    |
|          |        sel_tmp1_fu_314        |    0    |    2    |
|          |        sel_tmp7_fu_338        |    0    |    2    |
|          |        tmp_8_not_fu_362       |    0    |    2    |
|          |           rev_fu_411          |    0    |    2    |
|          |       tmp_22_not_fu_484       |    0    |    2    |
|          |        sel_tmp5_fu_514        |    0    |    2    |
|    xor   |          rev5_fu_539          |    0    |    2    |
|          |    Range1_all_zeros_fu_565    |    0    |    2    |
|          |         tmp_24_fu_619         |    0    |    2    |
|          |        sel_tmp14_fu_625       |    0    |    2    |
|          |      underflow_not_fu_664     |    0    |    2    |
|          |  p_121_demorgan_i_not_fu_676  |    0    |    2    |
|          |        sel_tmp17_fu_700       |    0    |    2    |
|          |        sel_tmp20_fu_736       |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |   sel_tmp12_demorgan_fu_358   |    0    |    2    |
|          |       not_sel_tmp_fu_367      |    0    |    2    |
|          |        sel_tmp10_fu_490       |    0    |    2    |
|          |         p_119_i_fu_575        |    0    |    2    |
|    or    |          tmp3_fu_653          |    0    |    2    |
|          |    p_121_demorgan_i_fu_658    |    0    |    2    |
|          |         brmerge_fu_682        |    0    |    2    |
|          |         tmp_25_fu_711         |    0    |    2    |
|          |         tmp_26_fu_717         |    0    |    2    |
|          |   sel_tmp55_demorgan_fu_731   |    0    |    2    |
|----------|-------------------------------|---------|---------|
|    shl   |         tmp_10_fu_509         |    0    |    19   |
|----------|-------------------------------|---------|---------|
|   read   |       v_read_read_fu_62       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|partselect|          loc_V_fu_72          |    0    |    0    |
|          |         tmp_29_fu_188         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |         loc_V_1_fu_82         |    0    |    0    |
|          |          tmp_8_fu_98          |    0    |    0    |
|   trunc  |         tmp_21_fu_178         |    0    |    0    |
|          |         tmp_30_fu_230         |    0    |    0    |
|          |           lD_fu_426           |    0    |    0    |
|          |         tmp_18_fu_506         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |          isneg_fu_102         |    0    |    0    |
|          |         tmp_37_fu_210         |    0    |    0    |
|          |         tmp_31_fu_262         |    0    |    0    |
| bitselect|         tmp_32_fu_276         |    0    |    0    |
|          |         tmp_33_fu_294         |    0    |    0    |
|          |         tmp_35_fu_403         |    0    |    0    |
|          |       newsignbit_fu_531       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |          tmp_7_fu_110         |    0    |    0    |
|          |       p_Result_s_fu_122       |    0    |    0    |
|          |          tmp_6_fu_221         |    0    |    0    |
|   zext   |       tmp_25_cast_fu_258      |    0    |    0    |
|          |         tmp_13_fu_284         |    0    |    0    |
|          |         tmp_16_fu_417         |    0    |    0    |
|          |         tmp_20_fu_447         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|bitconcatenate|          tmp_1_fu_114         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        F2_2_cast_fu_218       |    0    |    0    |
|   sext   |        pos1_cast_fu_390       |    0    |    0    |
|          |        pos2_cast_fu_394       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   1286  |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|       F2_2_reg_805       |   12   |
|        F2_reg_792        |   12   |
| Range1_all_ones_1_reg_876|    1   |
|Range1_all_zeros_1_reg_899|    1   |
|  Range2_all_ones_reg_889 |    1   |
|     carry_1_i_reg_857    |    1   |
|       icmp_reg_829       |    1   |
|       isneg_reg_768      |    1   |
|     p_Val2_s_reg_777     |   54   |
|       pos2_reg_835       |   12   |
|        rev_reg_869       |    1   |
|     sel_tmp11_reg_904    |    1   |
|sel_tmp12_demorgan_reg_852|    1   |
|     sel_tmp9_reg_847     |    8   |
|      tmp_15_reg_863      |    1   |
|      tmp_19_reg_883      |    1   |
|      tmp_21_reg_818      |    8   |
|      tmp_22_reg_894      |    1   |
|      tmp_37_reg_842      |    1   |
|       tmp_3_reg_811      |    1   |
|       tmp_5_reg_824      |    1   |
|       tmp_9_reg_786      |    1   |
|   tmp_i_i_i_17_reg_762   |    1   |
|     tmp_i_i_i_reg_756    |    1   |
|       tmp_s_reg_799      |    1   |
+--------------------------+--------+
|           Total          |   125  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1286  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   125  |    -   |
+-----------+--------+--------+
|   Total   |   125  |  1286  |
+-----------+--------+--------+
