\begin{table}[t]
\small
\caption{Target wafer-scale and conventional (multi-dimensional) topologies. Conventional system parameters are borrowed from \cite{dgxa100,nvidiadgx} and wafer-scale params are borrowed from \cite{packageLessProcessing,waferScaleGPU}.}
\vspace{-3mm}
\begin{center}
\resizebox{0.9\columnwidth}{!}{%
    \begin{tabular}{|c|c|c|c|}
    \hline
    \textbf{Topology} & \textbf{Shape} & \textbf{NPU Size} & \textbf{BW (GB/s)} \\ \hline
    W-1D & Switch & 512 & 350, 500, 600 \\ \hline
    W-2D & Switch\_Switch & 32$\times$16 & 250\_250 \\ \hline
    Conv-3D & Ring\_FC\_Switch & 16$\times$8$\times$4 & 200\_100\_50\\ \hline
    Conv-4D & Ring\_FC\_Ring\_Switch & 2$\times$8$\times$8$\times$4 & 250\_200\_100\_50\\ \hline
    \end{tabular}
}
\vspace{-4mm}
\label{table:TopologySetup}
\end{center}
\end{table}
