

================================================================
== Vitis HLS Report for 'conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92'
================================================================
* Date:           Tue Feb 17 12:08:17 2026

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |      Pipeline     |
    |   min   |   max   |    min   |    max   | min | max |        Type       |
    +---------+---------+----------+----------+-----+-----+-------------------+
    |    52291|    52291|  0.523 ms|  0.523 ms|    0|    0|  loop pipeline stp|
    +---------+---------+----------+----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                        Loop Name                                       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16  |    52289|    52289|        24|          6|          1|  8712|       yes|
        +----------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|    679|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    217|    -|
|Register         |        -|    -|    1052|    288|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|    1052|   1184|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_4ns_4ns_4ns_8_4_1_U40   |mac_muladd_4ns_4ns_4ns_8_4_1   |  i0 * i1 + i2|
    |mac_muladd_8ns_4ns_4ns_11_4_1_U41  |mac_muladd_8ns_4ns_4ns_11_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln100_1_fu_740_p2                     |         +|   0|  0|  13|           4|           4|
    |add_ln100_fu_695_p2                       |         +|   0|  0|  13|           4|           4|
    |add_ln101_1_fu_648_p2                     |         +|   0|  0|  14|           7|           7|
    |add_ln101_2_fu_658_p2                     |         +|   0|  0|  63|          63|          63|
    |add_ln101_fu_663_p2                       |         +|   0|  0|  63|          63|          63|
    |add_ln107_1_fu_875_p2                     |         +|   0|  0|  11|          11|          11|
    |add_ln107_fu_795_p2                       |         +|   0|  0|  15|           8|           8|
    |add_ln86_1_fu_324_p2                      |         +|   0|  0|  17|          14|           1|
    |add_ln86_fu_682_p2                        |         +|   0|  0|  13|           4|           1|
    |add_ln87_1_fu_384_p2                      |         +|   0|  0|  12|          11|           1|
    |add_ln87_fu_722_p2                        |         +|   0|  0|  13|           4|           1|
    |add_ln91_1_fu_378_p2                      |         +|   0|  0|  15|           8|           1|
    |add_ln91_fu_454_p2                        |         +|   0|  0|  13|           4|           1|
    |add_ln92_1_fu_372_p2                      |         +|   0|  0|  13|           4|           1|
    |add_ln92_2_fu_552_p2                      |         +|   0|  0|  14|           6|           6|
    |add_ln92_fu_498_p2                        |         +|   0|  0|  10|           2|           1|
    |add_ln93_fu_576_p2                        |         +|   0|  0|  10|           2|           1|
    |sub_ln107_fu_866_p2                       |         -|   0|  0|  11|          11|          11|
    |sub_ln98_fu_570_p2                        |         -|   0|  0|  13|           4|           4|
    |and_ln106_fu_835_p2                       |       and|   0|  0|   2|           1|           1|
    |and_ln86_1_fu_445_p2                      |       and|   0|  0|   2|           1|           1|
    |and_ln86_2_fu_354_p2                      |       and|   0|  0|   2|           1|           1|
    |and_ln86_fu_423_p2                        |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001                 |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_io_grp1                   |       and|   0|  0|   2|           1|           1|
    |exitcond_flatten31_mid269_fu_449_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln93_mid243_fu_484_p2                |       and|   0|  0|   2|           1|           1|
    |icmp_ln93_mid265_fu_440_p2                |       and|   0|  0|   2|           1|           1|
    |icmp_ln106_1_fu_823_p2                    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln106_fu_817_p2                      |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln86_fu_318_p2                       |      icmp|   0|  0|  17|          14|          14|
    |icmp_ln87_fu_330_p2                       |      icmp|   0|  0|  12|          11|          10|
    |icmp_ln91_1_fu_594_p2                     |      icmp|   0|  0|  13|           4|           3|
    |icmp_ln91_fu_348_p2                       |      icmp|   0|  0|  15|           8|           7|
    |icmp_ln92_1_fu_588_p2                     |      icmp|   0|  0|  11|           2|           3|
    |icmp_ln92_fu_342_p2                       |      icmp|   0|  0|  13|           4|           4|
    |icmp_ln93_1_fu_582_p2                     |      icmp|   0|  0|  10|           2|           2|
    |icmp_ln93_fu_417_p2                       |      icmp|   0|  0|  10|           2|           2|
    |empty_29_fu_460_p2                        |        or|   0|  0|   2|           1|           1|
    |empty_30_fu_465_p2                        |        or|   0|  0|   2|           1|           1|
    |empty_31_fu_504_p2                        |        or|   0|  0|   2|           1|           1|
    |empty_32_fu_510_p2                        |        or|   0|  0|   2|           1|           1|
    |empty_fu_428_p2                           |        or|   0|  0|   2|           1|           1|
    |not_exitcond_flatten46_mid2105_fu_366_p2  |        or|   0|  0|   2|           1|           1|
    |or_ln106_fu_829_p2                        |        or|   0|  0|   2|           1|           1|
    |ic_mid251_fu_432_p3                       |    select|   0|  0|   4|           1|           1|
    |ki_mid236_fu_470_p3                       |    select|   0|  0|   2|           1|           1|
    |kj_mid2_fu_516_p3                         |    select|   0|  0|   2|           1|           1|
    |select_ln86_1_fu_776_p3                   |    select|   0|  0|  32|           1|          32|
    |select_ln86_2_fu_688_p3                   |    select|   0|  0|   4|           1|           4|
    |select_ln86_fu_715_p3                     |    select|   0|  0|   4|           1|           1|
    |select_ln87_1_fu_390_p3                   |    select|   0|  0|  11|           1|           1|
    |select_ln87_fu_727_p3                     |    select|   0|  0|   4|           1|           4|
    |select_ln91_1_fu_607_p3                   |    select|   0|  0|   8|           1|           1|
    |select_ln91_fu_490_p3                     |    select|   0|  0|   4|           1|           4|
    |select_ln92_1_fu_600_p3                   |    select|   0|  0|   4|           1|           1|
    |select_ln92_fu_524_p3                     |    select|   0|  0|   2|           1|           2|
    |sum_19_mid257_fu_782_p3                   |    select|   0|  0|  32|           1|          32|
    |sum_2_fu_841_p3                           |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                             |       xor|   0|  0|   2|           1|           2|
    |exitcond_flatten46_not_fu_360_p2          |       xor|   0|  0|   2|           1|           2|
    |not_exitcond_flatten31_mid269_fu_478_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln86_fu_336_p2                        |       xor|   0|  0|   2|           1|           2|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                     |          |   0|  0| 679|         347|         349|
    +------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  37|          7|    1|          7|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_sum_load         |   9|          2|   32|         64|
    |gmem1_blk_n_AR                    |   9|          2|    1|          2|
    |gmem1_blk_n_R                     |   9|          2|    1|          2|
    |i_fu_162                          |   9|          2|    4|          8|
    |ic_fu_146                         |   9|          2|    4|          8|
    |indvar_flatten106_fu_166          |   9|          2|   14|         28|
    |indvar_flatten29_fu_142           |   9|          2|    4|          8|
    |indvar_flatten44_fu_150           |   9|          2|    8|         16|
    |indvar_flatten70_fu_158           |   9|          2|   11|         22|
    |j_fu_154                          |   9|          2|    4|          8|
    |ki_fu_138                         |   9|          2|    2|          4|
    |kj_fu_134                         |   9|          2|    2|          4|
    |sum_fu_130                        |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 217|         47|  127|        259|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |add_ln107_reg_1156                         |   8|   0|    8|          0|
    |add_ln91_1_reg_1034                        |   8|   0|    8|          0|
    |add_ln92_1_reg_1029                        |   4|   0|    4|          0|
    |add_ln92_2_reg_1050                        |   6|   0|    6|          0|
    |and_ln86_2_reg_1015                        |   1|   0|    1|          0|
    |ap_CS_fsm                                  |   6|   0|    6|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage4_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg           |   1|   0|    1|          0|
    |gmem1_addr_read_reg_1128                   |  32|   0|   32|          0|
    |gmem1_addr_reg_1077                        |  64|   0|   64|          0|
    |i_fu_162                                   |   4|   0|    4|          0|
    |ic_fu_146                                  |   4|   0|    4|          0|
    |icmp_ln86_reg_991                          |   1|   0|    1|          0|
    |icmp_ln87_reg_995                          |   1|   0|    1|          0|
    |icmp_ln91_1_reg_1073                       |   1|   0|    1|          0|
    |icmp_ln92_1_reg_1069                       |   1|   0|    1|          0|
    |icmp_ln92_reg_1010                         |   1|   0|    1|          0|
    |icmp_ln93_1_reg_1065                       |   1|   0|    1|          0|
    |indvar_flatten106_fu_166                   |  14|   0|   14|          0|
    |indvar_flatten29_fu_142                    |   4|   0|    4|          0|
    |indvar_flatten44_fu_150                    |   8|   0|    8|          0|
    |indvar_flatten70_fu_158                    |  11|   0|   11|          0|
    |j_fu_154                                   |   4|   0|    4|          0|
    |ki_fu_138                                  |   2|   0|    2|          0|
    |kj_fu_134                                  |   2|   0|    2|          0|
    |kj_mid2_reg_1039                           |   2|   0|    2|          0|
    |lshr_ln1_reg_1113                          |   3|   0|    3|          0|
    |mul2_reg_1143                              |  32|   0|   32|          0|
    |not_exitcond_flatten46_mid2105_reg_1023    |   1|   0|    1|          0|
    |pool1_out_load_reg_1123                    |  32|   0|   32|          0|
    |select_ln86_2_reg_1083                     |   4|   0|    4|          0|
    |select_ln86_reg_1098                       |   4|   0|    4|          0|
    |sext_ln86_cast_reg_986                     |  63|   0|   63|          0|
    |sub_ln98_reg_1060                          |   4|   0|    4|          0|
    |sum_19_mid257_reg_1138                     |  32|   0|   32|          0|
    |sum_1_reg_1148                             |  32|   0|   32|          0|
    |sum_2_reg_1162                             |  32|   0|   32|          0|
    |sum_fu_130                                 |  32|   0|   32|          0|
    |trunc_ln87_reg_1104                        |   1|   0|    1|          0|
    |xor_ln86_reg_1004                          |   1|   0|    1|          0|
    |zext_ln92_2_reg_1055                       |   2|   0|    4|          2|
    |and_ln86_2_reg_1015                        |  64|  32|    1|          0|
    |icmp_ln86_reg_991                          |  64|  32|    1|          0|
    |icmp_ln87_reg_995                          |  64|  32|    1|          0|
    |icmp_ln91_1_reg_1073                       |  64|  32|    1|          0|
    |icmp_ln92_1_reg_1069                       |  64|  32|    1|          0|
    |icmp_ln93_1_reg_1065                       |  64|  32|    1|          0|
    |lshr_ln1_reg_1113                          |  64|  32|    3|          0|
    |select_ln86_2_reg_1083                     |  64|  32|    4|          0|
    |trunc_ln87_reg_1104                        |  64|  32|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |1052| 288|  492|          2|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                                   Source Object                                  |    C Type    |
+------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92|  return value|
|grp_fu_1035_p_din0      |  out|   32|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92|  return value|
|grp_fu_1035_p_din1      |  out|   32|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92|  return value|
|grp_fu_1035_p_opcode    |  out|    2|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92|  return value|
|grp_fu_1035_p_dout0     |   in|   32|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92|  return value|
|grp_fu_1035_p_ce        |  out|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92|  return value|
|grp_fu_1039_p_din0      |  out|   32|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92|  return value|
|grp_fu_1039_p_din1      |  out|   32|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92|  return value|
|grp_fu_1039_p_dout0     |   in|   32|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92|  return value|
|grp_fu_1039_p_ce        |  out|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92|  return value|
|grp_fu_1043_p_din0      |  out|   32|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92|  return value|
|grp_fu_1043_p_din1      |  out|   32|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92|  return value|
|grp_fu_1043_p_opcode    |  out|    5|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92|  return value|
|grp_fu_1043_p_dout0     |   in|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92|  return value|
|grp_fu_1043_p_ce        |  out|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92|  return value|
|sum_11                  |   in|   32|     ap_none|                                                                            sum_11|        scalar|
|m_axi_gmem1_0_AWVALID   |  out|    1|       m_axi|                                                                             gmem1|       pointer|
|m_axi_gmem1_0_AWREADY   |   in|    1|       m_axi|                                                                             gmem1|       pointer|
|m_axi_gmem1_0_AWADDR    |  out|   64|       m_axi|                                                                             gmem1|       pointer|
|m_axi_gmem1_0_AWID      |  out|    1|       m_axi|                                                                             gmem1|       pointer|
|m_axi_gmem1_0_AWLEN     |  out|   32|       m_axi|                                                                             gmem1|       pointer|
|m_axi_gmem1_0_AWSIZE    |  out|    3|       m_axi|                                                                             gmem1|       pointer|
|m_axi_gmem1_0_AWBURST   |  out|    2|       m_axi|                                                                             gmem1|       pointer|
|m_axi_gmem1_0_AWLOCK    |  out|    2|       m_axi|                                                                             gmem1|       pointer|
|m_axi_gmem1_0_AWCACHE   |  out|    4|       m_axi|                                                                             gmem1|       pointer|
|m_axi_gmem1_0_AWPROT    |  out|    3|       m_axi|                                                                             gmem1|       pointer|
|m_axi_gmem1_0_AWQOS     |  out|    4|       m_axi|                                                                             gmem1|       pointer|
|m_axi_gmem1_0_AWREGION  |  out|    4|       m_axi|                                                                             gmem1|       pointer|
|m_axi_gmem1_0_AWUSER    |  out|    1|       m_axi|                                                                             gmem1|       pointer|
|m_axi_gmem1_0_WVALID    |  out|    1|       m_axi|                                                                             gmem1|       pointer|
|m_axi_gmem1_0_WREADY    |   in|    1|       m_axi|                                                                             gmem1|       pointer|
|m_axi_gmem1_0_WDATA     |  out|   32|       m_axi|                                                                             gmem1|       pointer|
|m_axi_gmem1_0_WSTRB     |  out|    4|       m_axi|                                                                             gmem1|       pointer|
|m_axi_gmem1_0_WLAST     |  out|    1|       m_axi|                                                                             gmem1|       pointer|
|m_axi_gmem1_0_WID       |  out|    1|       m_axi|                                                                             gmem1|       pointer|
|m_axi_gmem1_0_WUSER     |  out|    1|       m_axi|                                                                             gmem1|       pointer|
|m_axi_gmem1_0_ARVALID   |  out|    1|       m_axi|                                                                             gmem1|       pointer|
|m_axi_gmem1_0_ARREADY   |   in|    1|       m_axi|                                                                             gmem1|       pointer|
|m_axi_gmem1_0_ARADDR    |  out|   64|       m_axi|                                                                             gmem1|       pointer|
|m_axi_gmem1_0_ARID      |  out|    1|       m_axi|                                                                             gmem1|       pointer|
|m_axi_gmem1_0_ARLEN     |  out|   32|       m_axi|                                                                             gmem1|       pointer|
|m_axi_gmem1_0_ARSIZE    |  out|    3|       m_axi|                                                                             gmem1|       pointer|
|m_axi_gmem1_0_ARBURST   |  out|    2|       m_axi|                                                                             gmem1|       pointer|
|m_axi_gmem1_0_ARLOCK    |  out|    2|       m_axi|                                                                             gmem1|       pointer|
|m_axi_gmem1_0_ARCACHE   |  out|    4|       m_axi|                                                                             gmem1|       pointer|
|m_axi_gmem1_0_ARPROT    |  out|    3|       m_axi|                                                                             gmem1|       pointer|
|m_axi_gmem1_0_ARQOS     |  out|    4|       m_axi|                                                                             gmem1|       pointer|
|m_axi_gmem1_0_ARREGION  |  out|    4|       m_axi|                                                                             gmem1|       pointer|
|m_axi_gmem1_0_ARUSER    |  out|    1|       m_axi|                                                                             gmem1|       pointer|
|m_axi_gmem1_0_RVALID    |   in|    1|       m_axi|                                                                             gmem1|       pointer|
|m_axi_gmem1_0_RREADY    |  out|    1|       m_axi|                                                                             gmem1|       pointer|
|m_axi_gmem1_0_RDATA     |   in|   32|       m_axi|                                                                             gmem1|       pointer|
|m_axi_gmem1_0_RLAST     |   in|    1|       m_axi|                                                                             gmem1|       pointer|
|m_axi_gmem1_0_RID       |   in|    1|       m_axi|                                                                             gmem1|       pointer|
|m_axi_gmem1_0_RFIFONUM  |   in|    9|       m_axi|                                                                             gmem1|       pointer|
|m_axi_gmem1_0_RUSER     |   in|    1|       m_axi|                                                                             gmem1|       pointer|
|m_axi_gmem1_0_RRESP     |   in|    2|       m_axi|                                                                             gmem1|       pointer|
|m_axi_gmem1_0_BVALID    |   in|    1|       m_axi|                                                                             gmem1|       pointer|
|m_axi_gmem1_0_BREADY    |  out|    1|       m_axi|                                                                             gmem1|       pointer|
|m_axi_gmem1_0_BRESP     |   in|    2|       m_axi|                                                                             gmem1|       pointer|
|m_axi_gmem1_0_BID       |   in|    1|       m_axi|                                                                             gmem1|       pointer|
|m_axi_gmem1_0_BUSER     |   in|    1|       m_axi|                                                                             gmem1|       pointer|
|phi_mul182              |   in|    8|     ap_none|                                                                        phi_mul182|        scalar|
|pool1_out_address0      |  out|   11|   ap_memory|                                                                         pool1_out|         array|
|pool1_out_ce0           |  out|    1|   ap_memory|                                                                         pool1_out|         array|
|pool1_out_q0            |   in|   32|   ap_memory|                                                                         pool1_out|         array|
|sext_ln86               |   in|   62|     ap_none|                                                                         sext_ln86|        scalar|
|conv2_out_address0      |  out|   11|   ap_memory|                                                                         conv2_out|         array|
|conv2_out_ce0           |  out|    1|   ap_memory|                                                                         conv2_out|         array|
|conv2_out_we0           |  out|    1|   ap_memory|                                                                         conv2_out|         array|
|conv2_out_d0            |  out|   32|   ap_memory|                                                                         conv2_out|         array|
|conv2_out_1_address0    |  out|   11|   ap_memory|                                                                       conv2_out_1|         array|
|conv2_out_1_ce0         |  out|    1|   ap_memory|                                                                       conv2_out_1|         array|
|conv2_out_1_we0         |  out|    1|   ap_memory|                                                                       conv2_out_1|         array|
|conv2_out_1_d0          |  out|   32|   ap_memory|                                                                       conv2_out_1|         array|
+------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 6, D = 25, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sum = alloca i32 1" [conv2d.cpp:89]   --->   Operation 27 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%kj = alloca i32 1" [conv2d.cpp:93]   --->   Operation 28 'alloca' 'kj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%ki = alloca i32 1" [conv2d.cpp:92]   --->   Operation 29 'alloca' 'ki' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten29 = alloca i32 1"   --->   Operation 30 'alloca' 'indvar_flatten29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%ic = alloca i32 1" [conv2d.cpp:91]   --->   Operation 31 'alloca' 'ic' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten44 = alloca i32 1"   --->   Operation 32 'alloca' 'indvar_flatten44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [conv2d.cpp:87]   --->   Operation 33 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten70 = alloca i32 1"   --->   Operation 34 'alloca' 'indvar_flatten70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [conv2d.cpp:86]   --->   Operation 35 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten106 = alloca i32 1"   --->   Operation 36 'alloca' 'indvar_flatten106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln86_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln86"   --->   Operation 37 'read' 'sext_ln86_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%phi_mul182_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %phi_mul182"   --->   Operation 38 'read' 'phi_mul182_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sum_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_11"   --->   Operation 39 'read' 'sum_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln86_cast = sext i62 %sext_ln86_read"   --->   Operation 40 'sext' 'sext_ln86_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_14, i32 0, i32 0, void @empty_17, i32 0, i32 5224, void @empty_1, void @empty_0, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17, i32 4294967295, i32 0, i32 0, i32 4"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten106"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln86 = store i4 0, i4 %i" [conv2d.cpp:86]   --->   Operation 43 'store' 'store_ln86' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten70"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln87 = store i4 0, i4 %j" [conv2d.cpp:87]   --->   Operation 45 'store' 'store_ln87' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten44"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln91 = store i4 0, i4 %ic" [conv2d.cpp:91]   --->   Operation 47 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten29"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln92 = store i2 0, i2 %ki" [conv2d.cpp:92]   --->   Operation 49 'store' 'store_ln92' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln93 = store i2 0, i2 %kj" [conv2d.cpp:93]   --->   Operation 50 'store' 'store_ln93' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln89 = store i32 %sum_11_read, i32 %sum" [conv2d.cpp:89]   --->   Operation 51 'store' 'store_ln89' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc175"   --->   Operation 52 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.91>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%indvar_flatten29_load = load i4 %indvar_flatten29" [conv2d.cpp:92]   --->   Operation 53 'load' 'indvar_flatten29_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%indvar_flatten44_load = load i8 %indvar_flatten44" [conv2d.cpp:91]   --->   Operation 54 'load' 'indvar_flatten44_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%indvar_flatten70_load = load i11 %indvar_flatten70" [conv2d.cpp:87]   --->   Operation 55 'load' 'indvar_flatten70_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%indvar_flatten106_load = load i14 %indvar_flatten106" [conv2d.cpp:86]   --->   Operation 56 'load' 'indvar_flatten106_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.81ns)   --->   "%icmp_ln86 = icmp_eq  i14 %indvar_flatten106_load, i14 8712" [conv2d.cpp:86]   --->   Operation 58 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.81ns)   --->   "%add_ln86_1 = add i14 %indvar_flatten106_load, i14 1" [conv2d.cpp:86]   --->   Operation 59 'add' 'add_ln86_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %icmp_ln86, void %for.inc196, void %for.inc199.exitStub" [conv2d.cpp:86]   --->   Operation 60 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.63ns)   --->   "%icmp_ln87 = icmp_eq  i11 %indvar_flatten70_load, i11 792" [conv2d.cpp:87]   --->   Operation 61 'icmp' 'icmp_ln87' <Predicate = (!icmp_ln86)> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.97ns)   --->   "%xor_ln86 = xor i1 %icmp_ln87, i1 1" [conv2d.cpp:86]   --->   Operation 62 'xor' 'xor_ln86' <Predicate = (!icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.73ns)   --->   "%icmp_ln92 = icmp_eq  i4 %indvar_flatten29_load, i4 9" [conv2d.cpp:92]   --->   Operation 63 'icmp' 'icmp_ln92' <Predicate = (!icmp_ln86)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (1.91ns)   --->   "%icmp_ln91 = icmp_eq  i8 %indvar_flatten44_load, i8 72" [conv2d.cpp:91]   --->   Operation 64 'icmp' 'icmp_ln91' <Predicate = (!icmp_ln86)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.97ns)   --->   "%and_ln86_2 = and i1 %icmp_ln91, i1 %xor_ln86" [conv2d.cpp:86]   --->   Operation 65 'and' 'and_ln86_2' <Predicate = (!icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node not_exitcond_flatten46_mid2105)   --->   "%exitcond_flatten46_not = xor i1 %icmp_ln91, i1 1" [conv2d.cpp:91]   --->   Operation 66 'xor' 'exitcond_flatten46_not' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.97ns) (out node of the LUT)   --->   "%not_exitcond_flatten46_mid2105 = or i1 %icmp_ln87, i1 %exitcond_flatten46_not" [conv2d.cpp:87]   --->   Operation 67 'or' 'not_exitcond_flatten46_mid2105' <Predicate = (!icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (1.73ns)   --->   "%add_ln92_1 = add i4 %indvar_flatten29_load, i4 1" [conv2d.cpp:92]   --->   Operation 68 'add' 'add_ln92_1' <Predicate = (!icmp_ln86)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.91ns)   --->   "%add_ln91_1 = add i8 %indvar_flatten44_load, i8 1" [conv2d.cpp:91]   --->   Operation 69 'add' 'add_ln91_1' <Predicate = (!icmp_ln86)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.63ns)   --->   "%add_ln87_1 = add i11 %indvar_flatten70_load, i11 1" [conv2d.cpp:87]   --->   Operation 70 'add' 'add_ln87_1' <Predicate = (!icmp_ln86)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.69ns)   --->   "%select_ln87_1 = select i1 %icmp_ln87, i11 1, i11 %add_ln87_1" [conv2d.cpp:87]   --->   Operation 71 'select' 'select_ln87_1' <Predicate = (!icmp_ln86)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln86 = store i14 %add_ln86_1, i14 %indvar_flatten106" [conv2d.cpp:86]   --->   Operation 72 'store' 'store_ln86' <Predicate = (!icmp_ln86)> <Delay = 1.58>
ST_2 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln87 = store i11 %select_ln87_1, i11 %indvar_flatten70" [conv2d.cpp:87]   --->   Operation 73 'store' 'store_ln87' <Predicate = (!icmp_ln86)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.24>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%kj_load = load i2 %kj" [conv2d.cpp:93]   --->   Operation 74 'load' 'kj_load' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%ki_load = load i2 %ki"   --->   Operation 75 'load' 'ki_load' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%ic_load = load i4 %ic"   --->   Operation 76 'load' 'ic_load' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.56ns)   --->   "%icmp_ln93 = icmp_eq  i2 %kj_load, i2 3" [conv2d.cpp:93]   --->   Operation 77 'icmp' 'icmp_ln93' <Predicate = (!icmp_ln86)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln93_mid243)   --->   "%and_ln86 = and i1 %icmp_ln93, i1 %xor_ln86" [conv2d.cpp:86]   --->   Operation 78 'and' 'and_ln86' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.97ns)   --->   "%empty = or i1 %and_ln86_2, i1 %icmp_ln87" [conv2d.cpp:86]   --->   Operation 79 'or' 'empty' <Predicate = (!icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (1.02ns)   --->   "%ic_mid251 = select i1 %empty, i4 0, i4 %ic_load" [conv2d.cpp:86]   --->   Operation 80 'select' 'ic_mid251' <Predicate = (!icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln93_mid243)   --->   "%icmp_ln93_mid265 = and i1 %and_ln86, i1 %not_exitcond_flatten46_mid2105" [conv2d.cpp:86]   --->   Operation 81 'and' 'icmp_ln93_mid265' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node exitcond_flatten31_mid269)   --->   "%and_ln86_1 = and i1 %xor_ln86, i1 %icmp_ln92" [conv2d.cpp:86]   --->   Operation 82 'and' 'and_ln86_1' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond_flatten31_mid269 = and i1 %and_ln86_1, i1 %not_exitcond_flatten46_mid2105" [conv2d.cpp:86]   --->   Operation 83 'and' 'exitcond_flatten31_mid269' <Predicate = (!icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (1.73ns)   --->   "%add_ln91 = add i4 %ic_mid251, i4 1" [conv2d.cpp:91]   --->   Operation 84 'add' 'add_ln91' <Predicate = (!icmp_ln86)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node empty_30)   --->   "%empty_29 = or i1 %exitcond_flatten31_mid269, i1 %and_ln86_2" [conv2d.cpp:86]   --->   Operation 85 'or' 'empty_29' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_30 = or i1 %empty_29, i1 %icmp_ln87" [conv2d.cpp:86]   --->   Operation 86 'or' 'empty_30' <Predicate = (!icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.99ns)   --->   "%ki_mid236 = select i1 %empty_30, i2 0, i2 %ki_load" [conv2d.cpp:86]   --->   Operation 87 'select' 'ki_mid236' <Predicate = (!icmp_ln86)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln93_mid243)   --->   "%not_exitcond_flatten31_mid269 = xor i1 %exitcond_flatten31_mid269, i1 1" [conv2d.cpp:86]   --->   Operation 88 'xor' 'not_exitcond_flatten31_mid269' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.97ns) (out node of the LUT)   --->   "%icmp_ln93_mid243 = and i1 %icmp_ln93_mid265, i1 %not_exitcond_flatten31_mid269" [conv2d.cpp:86]   --->   Operation 89 'and' 'icmp_ln93_mid243' <Predicate = (!icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (1.02ns)   --->   "%select_ln91 = select i1 %exitcond_flatten31_mid269, i4 %add_ln91, i4 %ic_mid251" [conv2d.cpp:91]   --->   Operation 90 'select' 'select_ln91' <Predicate = (!icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (1.56ns)   --->   "%add_ln92 = add i2 %ki_mid236, i2 1" [conv2d.cpp:92]   --->   Operation 91 'add' 'add_ln92' <Predicate = (!icmp_ln86)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node kj_mid2)   --->   "%empty_31 = or i1 %empty, i1 %exitcond_flatten31_mid269" [conv2d.cpp:86]   --->   Operation 92 'or' 'empty_31' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node kj_mid2)   --->   "%empty_32 = or i1 %empty_31, i1 %icmp_ln93_mid243" [conv2d.cpp:86]   --->   Operation 93 'or' 'empty_32' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.99ns) (out node of the LUT)   --->   "%kj_mid2 = select i1 %empty_32, i2 0, i2 %kj_load" [conv2d.cpp:86]   --->   Operation 94 'select' 'kj_mid2' <Predicate = (!icmp_ln86)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.99ns)   --->   "%select_ln92 = select i1 %icmp_ln93_mid243, i2 %add_ln92, i2 %ki_mid236" [conv2d.cpp:92]   --->   Operation 95 'select' 'select_ln92' <Predicate = (!icmp_ln86)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln100_1 = zext i4 %select_ln91" [conv2d.cpp:100]   --->   Operation 96 'zext' 'zext_ln100_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 97 [3/3] (1.05ns) (grouped into DSP with root node add_ln100_2)   --->   "%mul_ln100 = mul i8 %zext_ln100_1, i8 13" [conv2d.cpp:100]   --->   Operation 97 'mul' 'mul_ln100' <Predicate = (!icmp_ln86)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i4 %select_ln91" [conv2d.cpp:92]   --->   Operation 98 'zext' 'zext_ln92' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln92 = trunc i4 %select_ln91" [conv2d.cpp:92]   --->   Operation 99 'trunc' 'trunc_ln92' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln92, i3 0" [conv2d.cpp:92]   --->   Operation 100 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (1.82ns)   --->   "%add_ln92_2 = add i6 %p_shl2, i6 %zext_ln92" [conv2d.cpp:92]   --->   Operation 101 'add' 'add_ln92_2' <Predicate = (!icmp_ln86)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln92_2 = zext i2 %select_ln92" [conv2d.cpp:92]   --->   Operation 102 'zext' 'zext_ln92_2' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln92, i2 0" [conv2d.cpp:98]   --->   Operation 103 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (1.73ns)   --->   "%sub_ln98 = sub i4 %p_shl, i4 %zext_ln92_2" [conv2d.cpp:98]   --->   Operation 104 'sub' 'sub_ln98' <Predicate = (!icmp_ln86)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (1.56ns)   --->   "%add_ln93 = add i2 %kj_mid2, i2 1" [conv2d.cpp:93]   --->   Operation 105 'add' 'add_ln93' <Predicate = (!icmp_ln86)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (1.56ns)   --->   "%icmp_ln93_1 = icmp_eq  i2 %add_ln93, i2 3" [conv2d.cpp:93]   --->   Operation 106 'icmp' 'icmp_ln93_1' <Predicate = (!icmp_ln86)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (1.56ns)   --->   "%icmp_ln92_1 = icmp_eq  i2 %select_ln92, i2 2" [conv2d.cpp:92]   --->   Operation 107 'icmp' 'icmp_ln92_1' <Predicate = (!icmp_ln86)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (1.73ns)   --->   "%icmp_ln91_1 = icmp_eq  i4 %select_ln91, i4 7" [conv2d.cpp:91]   --->   Operation 108 'icmp' 'icmp_ln91_1' <Predicate = (!icmp_ln86)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln93_1, void %new.latch.for.inc175.split, void %last.iter.for.inc175.split" [conv2d.cpp:93]   --->   Operation 109 'br' 'br_ln93' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln92_1, void %new.latch.for.inc178, void %last.iter.for.inc178" [conv2d.cpp:93]   --->   Operation 110 'br' 'br_ln93' <Predicate = (!icmp_ln86 & icmp_ln93_1)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln91_1, void %new.latch.for.inc181, void %last.iter.for.inc181" [conv2d.cpp:93]   --->   Operation 111 'br' 'br_ln93' <Predicate = (!icmp_ln86 & icmp_ln93_1 & icmp_ln92_1)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln93 = br void %new.latch.for.inc181" [conv2d.cpp:93]   --->   Operation 112 'br' 'br_ln93' <Predicate = (!icmp_ln86 & icmp_ln93_1 & icmp_ln92_1 & icmp_ln91_1)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln93 = br void %new.latch.for.inc178" [conv2d.cpp:93]   --->   Operation 113 'br' 'br_ln93' <Predicate = (!icmp_ln86 & icmp_ln93_1 & icmp_ln92_1)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln93 = br void %new.latch.for.inc175.split" [conv2d.cpp:93]   --->   Operation 114 'br' 'br_ln93' <Predicate = (!icmp_ln86 & icmp_ln93_1)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (1.02ns)   --->   "%select_ln92_1 = select i1 %empty_30, i4 1, i4 %add_ln92_1" [conv2d.cpp:92]   --->   Operation 115 'select' 'select_ln92_1' <Predicate = (!icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (1.24ns)   --->   "%select_ln91_1 = select i1 %empty, i8 1, i8 %add_ln91_1" [conv2d.cpp:91]   --->   Operation 116 'select' 'select_ln91_1' <Predicate = (!icmp_ln86)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (1.58ns)   --->   "%store_ln91 = store i8 %select_ln91_1, i8 %indvar_flatten44" [conv2d.cpp:91]   --->   Operation 117 'store' 'store_ln91' <Predicate = (!icmp_ln86)> <Delay = 1.58>
ST_3 : Operation 118 [1/1] (1.58ns)   --->   "%store_ln91 = store i4 %select_ln91, i4 %ic" [conv2d.cpp:91]   --->   Operation 118 'store' 'store_ln91' <Predicate = (!icmp_ln86)> <Delay = 1.58>
ST_3 : Operation 119 [1/1] (1.58ns)   --->   "%store_ln92 = store i4 %select_ln92_1, i4 %indvar_flatten29" [conv2d.cpp:92]   --->   Operation 119 'store' 'store_ln92' <Predicate = (!icmp_ln86)> <Delay = 1.58>
ST_3 : Operation 120 [1/1] (1.58ns)   --->   "%store_ln92 = store i2 %select_ln92, i2 %ki" [conv2d.cpp:92]   --->   Operation 120 'store' 'store_ln92' <Predicate = (!icmp_ln86)> <Delay = 1.58>
ST_3 : Operation 121 [1/1] (1.58ns)   --->   "%store_ln93 = store i2 %add_ln93, i2 %kj" [conv2d.cpp:93]   --->   Operation 121 'store' 'store_ln93' <Predicate = (!icmp_ln86)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 7.10>
ST_4 : Operation 122 [2/3] (1.05ns) (grouped into DSP with root node add_ln100_2)   --->   "%mul_ln100 = mul i8 %zext_ln100_1, i8 13" [conv2d.cpp:100]   --->   Operation 122 'mul' 'mul_ln100' <Predicate = (!icmp_ln86)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln92_1 = zext i6 %add_ln92_2" [conv2d.cpp:92]   --->   Operation 123 'zext' 'zext_ln92_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i4 %sub_ln98" [conv2d.cpp:100]   --->   Operation 124 'zext' 'zext_ln100' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln93_1 = zext i2 %kj_mid2" [conv2d.cpp:93]   --->   Operation 125 'zext' 'zext_ln93_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (1.82ns)   --->   "%add_ln101_1 = add i7 %zext_ln92_1, i7 %zext_ln100" [conv2d.cpp:101]   --->   Operation 126 'add' 'add_ln101_1' <Predicate = (!icmp_ln86)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i7 %add_ln101_1" [conv2d.cpp:101]   --->   Operation 127 'zext' 'zext_ln101' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101_2 = add i63 %zext_ln93_1, i63 %sext_ln86_cast" [conv2d.cpp:101]   --->   Operation 128 'add' 'add_ln101_2' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 129 [1/1] (5.28ns) (root node of TernaryAdder)   --->   "%add_ln101 = add i63 %add_ln101_2, i63 %zext_ln101" [conv2d.cpp:101]   --->   Operation 129 'add' 'add_ln101' <Predicate = (!icmp_ln86)> <Delay = 5.28> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln101 = sext i63 %add_ln101" [conv2d.cpp:101]   --->   Operation 130 'sext' 'sext_ln101' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln101" [conv2d.cpp:101]   --->   Operation 131 'getelementptr' 'gmem1_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.59>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [conv2d.cpp:86]   --->   Operation 132 'load' 'i_load' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (1.73ns)   --->   "%add_ln86 = add i4 %i_load, i4 1" [conv2d.cpp:86]   --->   Operation 133 'add' 'add_ln86' <Predicate = (!icmp_ln86 & icmp_ln87)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (1.02ns)   --->   "%select_ln86_2 = select i1 %icmp_ln87, i4 %add_ln86, i4 %i_load" [conv2d.cpp:86]   --->   Operation 134 'select' 'select_ln86_2' <Predicate = (!icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 135 [1/3] (0.00ns) (grouped into DSP with root node add_ln100_2)   --->   "%mul_ln100 = mul i8 %zext_ln100_1, i8 13" [conv2d.cpp:100]   --->   Operation 135 'mul' 'mul_ln100' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 136 [1/1] (1.73ns)   --->   "%add_ln100 = add i4 %zext_ln92_2, i4 %select_ln86_2" [conv2d.cpp:100]   --->   Operation 136 'add' 'add_ln100' <Predicate = (!icmp_ln86)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln100_2 = zext i4 %add_ln100" [conv2d.cpp:100]   --->   Operation 137 'zext' 'zext_ln100_2' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 138 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln100_2 = add i8 %mul_ln100, i8 %zext_ln100_2" [conv2d.cpp:100]   --->   Operation 138 'add' 'add_ln100_2' <Predicate = (!icmp_ln86)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 139 [8/8] (7.30ns)   --->   "%gmem1_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i64 1" [conv2d.cpp:101]   --->   Operation 139 'readreq' 'gmem1_load_13_req' <Predicate = (!icmp_ln86)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 140 [1/1] (1.58ns)   --->   "%store_ln86 = store i4 %select_ln86_2, i4 %i" [conv2d.cpp:86]   --->   Operation 140 'store' 'store_ln86' <Predicate = (!icmp_ln86)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 3.15>
ST_6 : Operation 141 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln100_2 = add i8 %mul_ln100, i8 %zext_ln100_2" [conv2d.cpp:100]   --->   Operation 141 'add' 'add_ln100_2' <Predicate = (!icmp_ln86)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i8 %add_ln100_2" [conv2d.cpp:93]   --->   Operation 142 'zext' 'zext_ln93' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_6 : Operation 143 [3/3] (1.05ns) (grouped into DSP with root node add_ln100_3)   --->   "%mul_ln93 = mul i11 %zext_ln93, i11 13" [conv2d.cpp:93]   --->   Operation 143 'mul' 'mul_ln93' <Predicate = (!icmp_ln86)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 144 [7/8] (7.30ns)   --->   "%gmem1_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i64 1" [conv2d.cpp:101]   --->   Operation 144 'readreq' 'gmem1_load_13_req' <Predicate = (!icmp_ln86)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 1.05>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [conv2d.cpp:86]   --->   Operation 145 'load' 'j_load' <Predicate = (!icmp_ln86 & !icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (1.02ns)   --->   "%select_ln86 = select i1 %icmp_ln87, i4 0, i4 %j_load" [conv2d.cpp:86]   --->   Operation 146 'select' 'select_ln86' <Predicate = (!icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 147 [2/3] (1.05ns) (grouped into DSP with root node add_ln100_3)   --->   "%mul_ln93 = mul i11 %zext_ln93, i11 13" [conv2d.cpp:93]   --->   Operation 147 'mul' 'mul_ln93' <Predicate = (!icmp_ln86)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 148 [6/8] (7.30ns)   --->   "%gmem1_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i64 1" [conv2d.cpp:101]   --->   Operation 148 'readreq' 'gmem1_load_13_req' <Predicate = (!icmp_ln86)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 6.59>
ST_8 : Operation 149 [1/1] (1.73ns)   --->   "%add_ln87 = add i4 %select_ln86, i4 1" [conv2d.cpp:87]   --->   Operation 149 'add' 'add_ln87' <Predicate = (and_ln86_2)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 150 [1/1] (1.02ns)   --->   "%select_ln87 = select i1 %and_ln86_2, i4 %add_ln87, i4 %select_ln86" [conv2d.cpp:87]   --->   Operation 150 'select' 'select_ln87' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln87 = trunc i4 %select_ln87" [conv2d.cpp:87]   --->   Operation 151 'trunc' 'trunc_ln87' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 152 [1/3] (0.00ns) (grouped into DSP with root node add_ln100_3)   --->   "%mul_ln93 = mul i11 %zext_ln93, i11 13" [conv2d.cpp:93]   --->   Operation 152 'mul' 'mul_ln93' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln93_2 = zext i2 %kj_mid2" [conv2d.cpp:93]   --->   Operation 153 'zext' 'zext_ln93_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (1.73ns)   --->   "%add_ln100_1 = add i4 %zext_ln93_2, i4 %select_ln87" [conv2d.cpp:100]   --->   Operation 154 'add' 'add_ln100_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln100_3 = zext i4 %add_ln100_1" [conv2d.cpp:100]   --->   Operation 155 'zext' 'zext_ln100_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 156 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln100_3 = add i11 %mul_ln93, i11 %zext_ln100_3" [conv2d.cpp:100]   --->   Operation 156 'add' 'add_ln100_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 157 [5/8] (7.30ns)   --->   "%gmem1_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i64 1" [conv2d.cpp:101]   --->   Operation 157 'readreq' 'gmem1_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %select_ln87, i32 1, i32 3" [conv2d.cpp:89]   --->   Operation 158 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %trunc_ln87, void %arrayidx19212.case.0, void %arrayidx19212.case.1" [conv2d.cpp:107]   --->   Operation 159 'br' 'br_ln107' <Predicate = (icmp_ln93_1 & icmp_ln92_1 & icmp_ln91_1)> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (1.58ns)   --->   "%store_ln87 = store i4 %select_ln87, i4 %j" [conv2d.cpp:87]   --->   Operation 160 'store' 'store_ln87' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 5.35>
ST_9 : Operation 161 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln100_3 = add i11 %mul_ln93, i11 %zext_ln100_3" [conv2d.cpp:100]   --->   Operation 161 'add' 'add_ln100_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln100_4 = zext i11 %add_ln100_3" [conv2d.cpp:100]   --->   Operation 162 'zext' 'zext_ln100_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%pool1_out_addr = getelementptr i32 %pool1_out, i64 0, i64 %zext_ln100_4" [conv2d.cpp:100]   --->   Operation 163 'getelementptr' 'pool1_out_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 164 [2/2] (3.25ns)   --->   "%pool1_out_load = load i11 %pool1_out_addr" [conv2d.cpp:100]   --->   Operation 164 'load' 'pool1_out_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1352> <RAM>
ST_9 : Operation 165 [4/8] (7.30ns)   --->   "%gmem1_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i64 1" [conv2d.cpp:101]   --->   Operation 165 'readreq' 'gmem1_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 166 [1/2] ( I:3.25ns O:3.25ns )   --->   "%pool1_out_load = load i11 %pool1_out_addr" [conv2d.cpp:100]   --->   Operation 166 'load' 'pool1_out_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1352> <RAM>
ST_10 : Operation 167 [3/8] (7.30ns)   --->   "%gmem1_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i64 1" [conv2d.cpp:101]   --->   Operation 167 'readreq' 'gmem1_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 168 [2/8] (7.30ns)   --->   "%gmem1_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i64 1" [conv2d.cpp:101]   --->   Operation 168 'readreq' 'gmem1_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 169 [1/8] ( I:7.30ns O:7.30ns )   --->   "%gmem1_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i64 1" [conv2d.cpp:101]   --->   Operation 169 'readreq' 'gmem1_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 170 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem1_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem1_addr" [conv2d.cpp:101]   --->   Operation 170 'read' 'gmem1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 5.70>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "%bitcast_ln101 = bitcast i32 %gmem1_addr_read" [conv2d.cpp:101]   --->   Operation 171 'bitcast' 'bitcast_ln101' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 172 [4/4] (5.70ns)   --->   "%mul2 = fmul i32 %pool1_out_load, i32 %bitcast_ln101" [conv2d.cpp:101]   --->   Operation 172 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.70>
ST_15 : Operation 173 [3/4] (5.70ns)   --->   "%mul2 = fmul i32 %pool1_out_load, i32 %bitcast_ln101" [conv2d.cpp:101]   --->   Operation 173 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.70>
ST_16 : Operation 174 [2/4] (5.70ns)   --->   "%mul2 = fmul i32 %pool1_out_load, i32 %bitcast_ln101" [conv2d.cpp:101]   --->   Operation 174 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.70>
ST_17 : Operation 175 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [conv2d.cpp:86]   --->   Operation 175 'load' 'sum_load' <Predicate = (!icmp_ln87 & !and_ln86_2)> <Delay = 0.00>
ST_17 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node sum_19_mid257)   --->   "%select_ln86_1 = select i1 %icmp_ln87, i32 %sum_11_read, i32 %sum_load" [conv2d.cpp:86]   --->   Operation 176 'select' 'select_ln86_1' <Predicate = (!and_ln86_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 177 [1/1] (0.69ns) (out node of the LUT)   --->   "%sum_19_mid257 = select i1 %and_ln86_2, i32 %sum_11_read, i32 %select_ln86_1" [conv2d.cpp:86]   --->   Operation 177 'select' 'sum_19_mid257' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 178 [1/4] (5.70ns)   --->   "%mul2 = fmul i32 %pool1_out_load, i32 %bitcast_ln101" [conv2d.cpp:101]   --->   Operation 178 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 179 [5/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_19_mid257, i32 %mul2" [conv2d.cpp:100]   --->   Operation 179 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 180 [4/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_19_mid257, i32 %mul2" [conv2d.cpp:100]   --->   Operation 180 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 214 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 214 'ret' 'ret_ln0' <Predicate = (icmp_ln86)> <Delay = 1.58>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 181 [3/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_19_mid257, i32 %mul2" [conv2d.cpp:100]   --->   Operation 181 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 182 [2/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_19_mid257, i32 %mul2" [conv2d.cpp:100]   --->   Operation 182 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 183 [1/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_19_mid257, i32 %mul2" [conv2d.cpp:100]   --->   Operation 183 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.43>
ST_23 : Operation 184 [2/2] (5.43ns)   --->   "%tmp_1 = fcmp_olt  i32 %sum_1, i32 0" [conv2d.cpp:106]   --->   Operation 184 'fcmp' 'tmp_1' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 185 [1/1] (1.58ns)   --->   "%store_ln89 = store i32 %sum_1, i32 %sum" [conv2d.cpp:89]   --->   Operation 185 'store' 'store_ln89' <Predicate = true> <Delay = 1.58>
ST_23 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln93 = br void %for.inc175" [conv2d.cpp:93]   --->   Operation 186 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 6.40>
ST_24 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i4 %select_ln86_2" [conv2d.cpp:107]   --->   Operation 187 'zext' 'zext_ln107' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 188 [1/1] (1.91ns)   --->   "%add_ln107 = add i8 %phi_mul182_read, i8 %zext_ln107" [conv2d.cpp:107]   --->   Operation 188 'add' 'add_ln107' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 189 [1/1] (0.00ns)   --->   "%bitcast_ln106 = bitcast i32 %sum_1" [conv2d.cpp:106]   --->   Operation 189 'bitcast' 'bitcast_ln106' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln106, i32 23, i32 30" [conv2d.cpp:106]   --->   Operation 190 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i32 %bitcast_ln106" [conv2d.cpp:106]   --->   Operation 191 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 192 [1/1] (1.91ns)   --->   "%icmp_ln106 = icmp_ne  i8 %tmp_s, i8 255" [conv2d.cpp:106]   --->   Operation 192 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 193 [1/1] (2.28ns)   --->   "%icmp_ln106_1 = icmp_eq  i23 %trunc_ln106, i23 0" [conv2d.cpp:106]   --->   Operation 193 'icmp' 'icmp_ln106_1' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node sum_2)   --->   "%or_ln106 = or i1 %icmp_ln106_1, i1 %icmp_ln106" [conv2d.cpp:106]   --->   Operation 194 'or' 'or_ln106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 195 [1/2] (5.43ns)   --->   "%tmp_1 = fcmp_olt  i32 %sum_1, i32 0" [conv2d.cpp:106]   --->   Operation 195 'fcmp' 'tmp_1' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node sum_2)   --->   "%and_ln106 = and i1 %or_ln106, i1 %tmp_1" [conv2d.cpp:106]   --->   Operation 196 'and' 'and_ln106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 197 [1/1] (0.97ns) (out node of the LUT)   --->   "%sum_2 = select i1 %and_ln106, i32 0, i32 %sum_1" [conv2d.cpp:106]   --->   Operation 197 'select' 'sum_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.01>
ST_25 : Operation 198 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_9"   --->   Operation 198 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 199 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8712, i64 8712, i64 8712"   --->   Operation 199 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 200 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %add_ln107, i3 0" [conv2d.cpp:107]   --->   Operation 200 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 201 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %add_ln107, i1 0" [conv2d.cpp:107]   --->   Operation 201 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln107_1 = zext i9 %tmp" [conv2d.cpp:107]   --->   Operation 202 'zext' 'zext_ln107_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 203 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln107 = sub i11 %p_shl1, i11 %zext_ln107_1" [conv2d.cpp:107]   --->   Operation 203 'sub' 'sub_ln107' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 204 [1/1] (0.00ns)   --->   "%specpipeline_ln93 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, i32 4294967295, void @empty_17" [conv2d.cpp:93]   --->   Operation 204 'specpipeline' 'specpipeline_ln93' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln107_2 = zext i3 %lshr_ln1" [conv2d.cpp:107]   --->   Operation 205 'zext' 'zext_ln107_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 206 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln107_1 = add i11 %sub_ln107, i11 %zext_ln107_2" [conv2d.cpp:107]   --->   Operation 206 'add' 'add_ln107_1' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln107_3 = zext i11 %add_ln107_1" [conv2d.cpp:107]   --->   Operation 207 'zext' 'zext_ln107_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 208 [1/1] (0.00ns)   --->   "%conv2_out_addr = getelementptr i32 %conv2_out, i64 0, i64 %zext_ln107_3" [conv2d.cpp:107]   --->   Operation 208 'getelementptr' 'conv2_out_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 209 [1/1] (0.00ns)   --->   "%conv2_out_1_addr = getelementptr i32 %conv2_out_1, i64 0, i64 %zext_ln107_3" [conv2d.cpp:107]   --->   Operation 209 'getelementptr' 'conv2_out_1_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 210 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln107 = store i32 %sum_2, i11 %conv2_out_addr" [conv2d.cpp:107]   --->   Operation 210 'store' 'store_ln107' <Predicate = (icmp_ln93_1 & icmp_ln92_1 & icmp_ln91_1 & !trunc_ln87)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1056> <RAM>
ST_25 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln107 = br void %arrayidx19212.exit" [conv2d.cpp:107]   --->   Operation 211 'br' 'br_ln107' <Predicate = (icmp_ln93_1 & icmp_ln92_1 & icmp_ln91_1 & !trunc_ln87)> <Delay = 0.00>
ST_25 : Operation 212 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln107 = store i32 %sum_2, i11 %conv2_out_1_addr" [conv2d.cpp:107]   --->   Operation 212 'store' 'store_ln107' <Predicate = (icmp_ln93_1 & icmp_ln92_1 & icmp_ln91_1 & trunc_ln87)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1056> <RAM>
ST_25 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln107 = br void %arrayidx19212.exit" [conv2d.cpp:107]   --->   Operation 213 'br' 'br_ln107' <Predicate = (icmp_ln93_1 & icmp_ln92_1 & icmp_ln91_1 & trunc_ln87)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sum_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ phi_mul182]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pool1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sext_ln86]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv2_out_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum                            (alloca           ) [ 01111111111111111111111100]
kj                             (alloca           ) [ 01110000000000000000000000]
ki                             (alloca           ) [ 01110000000000000000000000]
indvar_flatten29               (alloca           ) [ 01110000000000000000000000]
ic                             (alloca           ) [ 01110000000000000000000000]
indvar_flatten44               (alloca           ) [ 01110000000000000000000000]
j                              (alloca           ) [ 01111111100000000000000000]
indvar_flatten70               (alloca           ) [ 01100000000000000000000000]
i                              (alloca           ) [ 01111100000000000000000000]
indvar_flatten106              (alloca           ) [ 01100000000000000000000000]
sext_ln86_read                 (read             ) [ 00000000000000000000000000]
phi_mul182_read                (read             ) [ 01111111111111111111111110]
sum_11_read                    (read             ) [ 01111111111111111100000000]
sext_ln86_cast                 (sext             ) [ 00111000000000000000000000]
specinterface_ln0              (specinterface    ) [ 00000000000000000000000000]
store_ln0                      (store            ) [ 00000000000000000000000000]
store_ln86                     (store            ) [ 00000000000000000000000000]
store_ln0                      (store            ) [ 00000000000000000000000000]
store_ln87                     (store            ) [ 00000000000000000000000000]
store_ln0                      (store            ) [ 00000000000000000000000000]
store_ln91                     (store            ) [ 00000000000000000000000000]
store_ln0                      (store            ) [ 00000000000000000000000000]
store_ln92                     (store            ) [ 00000000000000000000000000]
store_ln93                     (store            ) [ 00000000000000000000000000]
store_ln89                     (store            ) [ 00000000000000000000000000]
br_ln0                         (br               ) [ 00000000000000000000000000]
indvar_flatten29_load          (load             ) [ 00000000000000000000000000]
indvar_flatten44_load          (load             ) [ 00000000000000000000000000]
indvar_flatten70_load          (load             ) [ 00000000000000000000000000]
indvar_flatten106_load         (load             ) [ 00000000000000000000000000]
specbitsmap_ln0                (specbitsmap      ) [ 00000000000000000000000000]
icmp_ln86                      (icmp             ) [ 01111111111111111111000000]
add_ln86_1                     (add              ) [ 00000000000000000000000000]
br_ln86                        (br               ) [ 00000000000000000000000000]
icmp_ln87                      (icmp             ) [ 01111111111111111100000000]
xor_ln86                       (xor              ) [ 00010000000000000000000000]
icmp_ln92                      (icmp             ) [ 00010000000000000000000000]
icmp_ln91                      (icmp             ) [ 00000000000000000000000000]
and_ln86_2                     (and              ) [ 01111111111111111100000000]
exitcond_flatten46_not         (xor              ) [ 00000000000000000000000000]
not_exitcond_flatten46_mid2105 (or               ) [ 00010000000000000000000000]
add_ln92_1                     (add              ) [ 00010000000000000000000000]
add_ln91_1                     (add              ) [ 00010000000000000000000000]
add_ln87_1                     (add              ) [ 00000000000000000000000000]
select_ln87_1                  (select           ) [ 00000000000000000000000000]
store_ln86                     (store            ) [ 00000000000000000000000000]
store_ln87                     (store            ) [ 00000000000000000000000000]
kj_load                        (load             ) [ 00000000000000000000000000]
ki_load                        (load             ) [ 00000000000000000000000000]
ic_load                        (load             ) [ 00000000000000000000000000]
icmp_ln93                      (icmp             ) [ 00000000000000000000000000]
and_ln86                       (and              ) [ 00000000000000000000000000]
empty                          (or               ) [ 00000000000000000000000000]
ic_mid251                      (select           ) [ 00000000000000000000000000]
icmp_ln93_mid265               (and              ) [ 00000000000000000000000000]
and_ln86_1                     (and              ) [ 00000000000000000000000000]
exitcond_flatten31_mid269      (and              ) [ 00000000000000000000000000]
add_ln91                       (add              ) [ 00000000000000000000000000]
empty_29                       (or               ) [ 00000000000000000000000000]
empty_30                       (or               ) [ 00000000000000000000000000]
ki_mid236                      (select           ) [ 00000000000000000000000000]
not_exitcond_flatten31_mid269  (xor              ) [ 00000000000000000000000000]
icmp_ln93_mid243               (and              ) [ 00000000000000000000000000]
select_ln91                    (select           ) [ 00000000000000000000000000]
add_ln92                       (add              ) [ 00000000000000000000000000]
empty_31                       (or               ) [ 00000000000000000000000000]
empty_32                       (or               ) [ 00000000000000000000000000]
kj_mid2                        (select           ) [ 01101111100000000000000000]
select_ln92                    (select           ) [ 00000000000000000000000000]
zext_ln100_1                   (zext             ) [ 00001100000000000000000000]
zext_ln92                      (zext             ) [ 00000000000000000000000000]
trunc_ln92                     (trunc            ) [ 00000000000000000000000000]
p_shl2                         (bitconcatenate   ) [ 00000000000000000000000000]
add_ln92_2                     (add              ) [ 00001000000000000000000000]
zext_ln92_2                    (zext             ) [ 00001100000000000000000000]
p_shl                          (bitconcatenate   ) [ 00000000000000000000000000]
sub_ln98                       (sub              ) [ 00001000000000000000000000]
add_ln93                       (add              ) [ 00000000000000000000000000]
icmp_ln93_1                    (icmp             ) [ 01111111111111111111111111]
icmp_ln92_1                    (icmp             ) [ 01111111111111111111111111]
icmp_ln91_1                    (icmp             ) [ 01111111111111111111111111]
br_ln93                        (br               ) [ 00000000000000000000000000]
br_ln93                        (br               ) [ 00000000000000000000000000]
br_ln93                        (br               ) [ 00000000000000000000000000]
br_ln93                        (br               ) [ 00000000000000000000000000]
br_ln93                        (br               ) [ 00000000000000000000000000]
br_ln93                        (br               ) [ 00000000000000000000000000]
select_ln92_1                  (select           ) [ 00000000000000000000000000]
select_ln91_1                  (select           ) [ 00000000000000000000000000]
store_ln91                     (store            ) [ 00000000000000000000000000]
store_ln91                     (store            ) [ 00000000000000000000000000]
store_ln92                     (store            ) [ 00000000000000000000000000]
store_ln92                     (store            ) [ 00000000000000000000000000]
store_ln93                     (store            ) [ 00000000000000000000000000]
zext_ln92_1                    (zext             ) [ 00000000000000000000000000]
zext_ln100                     (zext             ) [ 00000000000000000000000000]
zext_ln93_1                    (zext             ) [ 00000000000000000000000000]
add_ln101_1                    (add              ) [ 00000000000000000000000000]
zext_ln101                     (zext             ) [ 00000000000000000000000000]
add_ln101_2                    (add              ) [ 00000000000000000000000000]
add_ln101                      (add              ) [ 00000000000000000000000000]
sext_ln101                     (sext             ) [ 00000000000000000000000000]
gmem1_addr                     (getelementptr    ) [ 01111111111111000000000000]
i_load                         (load             ) [ 00000000000000000000000000]
add_ln86                       (add              ) [ 00000000000000000000000000]
select_ln86_2                  (select           ) [ 01111111111111111111111110]
mul_ln100                      (mul              ) [ 00000010000000000000000000]
add_ln100                      (add              ) [ 00000000000000000000000000]
zext_ln100_2                   (zext             ) [ 00000010000000000000000000]
store_ln86                     (store            ) [ 00000000000000000000000000]
add_ln100_2                    (add              ) [ 00000000000000000000000000]
zext_ln93                      (zext             ) [ 01100001100000000000000000]
j_load                         (load             ) [ 00000000000000000000000000]
select_ln86                    (select           ) [ 00100000100000000000000000]
add_ln87                       (add              ) [ 00000000000000000000000000]
select_ln87                    (select           ) [ 00000000000000000000000000]
trunc_ln87                     (trunc            ) [ 01111110011111111111111111]
mul_ln93                       (mul              ) [ 00010000010000000000000000]
zext_ln93_2                    (zext             ) [ 00000000000000000000000000]
add_ln100_1                    (add              ) [ 00000000000000000000000000]
zext_ln100_3                   (zext             ) [ 00010000010000000000000000]
lshr_ln1                       (partselect       ) [ 01111110011111111111111111]
br_ln107                       (br               ) [ 00000000000000000000000000]
store_ln87                     (store            ) [ 00000000000000000000000000]
add_ln100_3                    (add              ) [ 00000000000000000000000000]
zext_ln100_4                   (zext             ) [ 00000000000000000000000000]
pool1_out_addr                 (getelementptr    ) [ 00001000001000000000000000]
pool1_out_load                 (load             ) [ 01111110000111111100000000]
gmem1_load_13_req              (readreq          ) [ 00000000000000000000000000]
gmem1_addr_read                (read             ) [ 00100000000000100000000000]
bitcast_ln101                  (bitcast          ) [ 00011100000000011100000000]
sum_load                       (load             ) [ 00000000000000000000000000]
select_ln86_1                  (select           ) [ 00000000000000000000000000]
sum_19_mid257                  (select           ) [ 01111010000000000011111000]
mul2                           (fmul             ) [ 01111010000000000011111000]
sum_1                          (fadd             ) [ 00000110000000000000000110]
store_ln89                     (store            ) [ 00000000000000000000000000]
br_ln93                        (br               ) [ 00000000000000000000000000]
zext_ln107                     (zext             ) [ 00000000000000000000000000]
add_ln107                      (add              ) [ 01000000000000000000000001]
bitcast_ln106                  (bitcast          ) [ 00000000000000000000000000]
tmp_s                          (partselect       ) [ 00000000000000000000000000]
trunc_ln106                    (trunc            ) [ 00000000000000000000000000]
icmp_ln106                     (icmp             ) [ 00000000000000000000000000]
icmp_ln106_1                   (icmp             ) [ 00000000000000000000000000]
or_ln106                       (or               ) [ 00000000000000000000000000]
tmp_1                          (fcmp             ) [ 00000000000000000000000000]
and_ln106                      (and              ) [ 00000000000000000000000000]
sum_2                          (select           ) [ 01000000000000000000000001]
specloopname_ln0               (specloopname     ) [ 00000000000000000000000000]
speclooptripcount_ln0          (speclooptripcount) [ 00000000000000000000000000]
p_shl1                         (bitconcatenate   ) [ 00000000000000000000000000]
tmp                            (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln107_1                   (zext             ) [ 00000000000000000000000000]
sub_ln107                      (sub              ) [ 00000000000000000000000000]
specpipeline_ln93              (specpipeline     ) [ 00000000000000000000000000]
zext_ln107_2                   (zext             ) [ 00000000000000000000000000]
add_ln107_1                    (add              ) [ 00000000000000000000000000]
zext_ln107_3                   (zext             ) [ 00000000000000000000000000]
conv2_out_addr                 (getelementptr    ) [ 00000000000000000000000000]
conv2_out_1_addr               (getelementptr    ) [ 00000000000000000000000000]
store_ln107                    (store            ) [ 00000000000000000000000000]
br_ln107                       (br               ) [ 00000000000000000000000000]
store_ln107                    (store            ) [ 00000000000000000000000000]
br_ln107                       (br               ) [ 00000000000000000000000000]
ret_ln0                        (ret              ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sum_11">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_11"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="phi_mul182">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phi_mul182"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pool1_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool1_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sext_ln86">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln86"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv2_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv2_out_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_out_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_9"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="sum_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="kj_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kj/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="ki_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ki/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="indvar_flatten29_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten29/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="ic_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ic/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="indvar_flatten44_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten44/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="j_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="indvar_flatten70_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten70/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="i_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="indvar_flatten106_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten106/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="sext_ln86_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="62" slack="0"/>
<pin id="172" dir="0" index="1" bw="62" slack="0"/>
<pin id="173" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln86_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="phi_mul182_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="1" index="2" bw="8" slack="23"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="phi_mul182_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="sum_11_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_11_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="pool1_out_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="11" slack="0"/>
<pin id="192" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool1_out_addr/9 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="11" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pool1_out_load/9 "/>
</bind>
</comp>

<comp id="201" class="1004" name="conv2_out_addr_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="11" slack="0"/>
<pin id="205" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_out_addr/25 "/>
</bind>
</comp>

<comp id="208" class="1004" name="conv2_out_1_addr_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="11" slack="0"/>
<pin id="212" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_out_1_addr/25 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln107_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="11" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="1"/>
<pin id="218" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln107/25 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln107_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="11" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="1"/>
<pin id="224" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln107/25 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_readreq_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="1"/>
<pin id="230" dir="0" index="2" bw="1" slack="0"/>
<pin id="231" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem1_load_13_req/5 "/>
</bind>
</comp>

<comp id="234" class="1004" name="gmem1_addr_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="9"/>
<pin id="237" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_addr_read/13 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="0" index="1" bw="32" slack="1"/>
<pin id="242" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_1/18 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="4"/>
<pin id="245" dir="0" index="1" bw="32" slack="0"/>
<pin id="246" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul2/14 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="0" index="1" bw="32" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_1/23 "/>
</bind>
</comp>

<comp id="252" class="1004" name="sext_ln86_cast_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="62" slack="0"/>
<pin id="254" dir="1" index="1" bw="63" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86_cast/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln0_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="14" slack="0"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln86_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="4" slack="0"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln0_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="11" slack="0"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln87_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="4" slack="0"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln0_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="8" slack="0"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln91_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="4" slack="0"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln0_store_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="4" slack="0"/>
<pin id="289" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln92_store_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="2" slack="0"/>
<pin id="294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln93_store_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="2" slack="0"/>
<pin id="299" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln89_store_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="0"/>
<pin id="304" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="indvar_flatten29_load_load_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="1"/>
<pin id="308" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten29_load/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="indvar_flatten44_load_load_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="1"/>
<pin id="311" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten44_load/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="indvar_flatten70_load_load_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="11" slack="1"/>
<pin id="314" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten70_load/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="indvar_flatten106_load_load_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="14" slack="1"/>
<pin id="317" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten106_load/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="icmp_ln86_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="14" slack="0"/>
<pin id="320" dir="0" index="1" bw="14" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="add_ln86_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="14" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86_1/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="icmp_ln87_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="11" slack="0"/>
<pin id="332" dir="0" index="1" bw="11" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="xor_ln86_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln86/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="icmp_ln92_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="0"/>
<pin id="344" dir="0" index="1" bw="4" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="icmp_ln91_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="0"/>
<pin id="350" dir="0" index="1" bw="8" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="and_ln86_2_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln86_2/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="exitcond_flatten46_not_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="exitcond_flatten46_not/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="not_exitcond_flatten46_mid2105_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="not_exitcond_flatten46_mid2105/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="add_ln92_1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="4" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92_1/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="add_ln91_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91_1/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="add_ln87_1_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="11" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87_1/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="select_ln87_1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="11" slack="0"/>
<pin id="393" dir="0" index="2" bw="11" slack="0"/>
<pin id="394" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln87_1/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="store_ln86_store_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="14" slack="0"/>
<pin id="400" dir="0" index="1" bw="14" slack="1"/>
<pin id="401" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="store_ln87_store_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="11" slack="0"/>
<pin id="405" dir="0" index="1" bw="11" slack="1"/>
<pin id="406" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="kj_load_load_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="2" slack="2"/>
<pin id="410" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kj_load/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="ki_load_load_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="2" slack="2"/>
<pin id="413" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ki_load/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="ic_load_load_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="4" slack="2"/>
<pin id="416" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ic_load/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="icmp_ln93_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="2" slack="0"/>
<pin id="419" dir="0" index="1" bw="2" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln93/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="and_ln86_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="1"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln86/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="empty_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="1"/>
<pin id="430" dir="0" index="1" bw="1" slack="1"/>
<pin id="431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="ic_mid251_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="4" slack="0"/>
<pin id="435" dir="0" index="2" bw="4" slack="0"/>
<pin id="436" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ic_mid251/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="icmp_ln93_mid265_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="1"/>
<pin id="443" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="icmp_ln93_mid265/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="and_ln86_1_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="1"/>
<pin id="447" dir="0" index="1" bw="1" slack="1"/>
<pin id="448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln86_1/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="exitcond_flatten31_mid269_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="1"/>
<pin id="452" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond_flatten31_mid269/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="add_ln91_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="4" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="empty_29_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="1"/>
<pin id="463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_29/3 "/>
</bind>
</comp>

<comp id="465" class="1004" name="empty_30_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="1"/>
<pin id="468" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_30/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="ki_mid236_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="2" slack="0"/>
<pin id="473" dir="0" index="2" bw="2" slack="0"/>
<pin id="474" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ki_mid236/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="not_exitcond_flatten31_mid269_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten31_mid269/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="icmp_ln93_mid243_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="icmp_ln93_mid243/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="select_ln91_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="4" slack="0"/>
<pin id="493" dir="0" index="2" bw="4" slack="0"/>
<pin id="494" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln91/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="add_ln92_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="2" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="empty_31_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_31/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="empty_32_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_32/3 "/>
</bind>
</comp>

<comp id="516" class="1004" name="kj_mid2_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="2" slack="0"/>
<pin id="519" dir="0" index="2" bw="2" slack="0"/>
<pin id="520" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="kj_mid2/3 "/>
</bind>
</comp>

<comp id="524" class="1004" name="select_ln92_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="2" slack="0"/>
<pin id="527" dir="0" index="2" bw="2" slack="0"/>
<pin id="528" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln92/3 "/>
</bind>
</comp>

<comp id="532" class="1004" name="zext_ln100_1_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="4" slack="0"/>
<pin id="534" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100_1/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="zext_ln92_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="4" slack="0"/>
<pin id="538" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92/3 "/>
</bind>
</comp>

<comp id="540" class="1004" name="trunc_ln92_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="4" slack="0"/>
<pin id="542" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln92/3 "/>
</bind>
</comp>

<comp id="544" class="1004" name="p_shl2_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="6" slack="0"/>
<pin id="546" dir="0" index="1" bw="3" slack="0"/>
<pin id="547" dir="0" index="2" bw="1" slack="0"/>
<pin id="548" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/3 "/>
</bind>
</comp>

<comp id="552" class="1004" name="add_ln92_2_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="6" slack="0"/>
<pin id="554" dir="0" index="1" bw="4" slack="0"/>
<pin id="555" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92_2/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="zext_ln92_2_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="2" slack="0"/>
<pin id="560" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92_2/3 "/>
</bind>
</comp>

<comp id="562" class="1004" name="p_shl_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="4" slack="0"/>
<pin id="564" dir="0" index="1" bw="2" slack="0"/>
<pin id="565" dir="0" index="2" bw="1" slack="0"/>
<pin id="566" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/3 "/>
</bind>
</comp>

<comp id="570" class="1004" name="sub_ln98_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="4" slack="0"/>
<pin id="572" dir="0" index="1" bw="2" slack="0"/>
<pin id="573" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln98/3 "/>
</bind>
</comp>

<comp id="576" class="1004" name="add_ln93_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="2" slack="0"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93/3 "/>
</bind>
</comp>

<comp id="582" class="1004" name="icmp_ln93_1_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="2" slack="0"/>
<pin id="584" dir="0" index="1" bw="2" slack="0"/>
<pin id="585" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln93_1/3 "/>
</bind>
</comp>

<comp id="588" class="1004" name="icmp_ln92_1_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="2" slack="0"/>
<pin id="590" dir="0" index="1" bw="2" slack="0"/>
<pin id="591" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92_1/3 "/>
</bind>
</comp>

<comp id="594" class="1004" name="icmp_ln91_1_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="4" slack="0"/>
<pin id="596" dir="0" index="1" bw="4" slack="0"/>
<pin id="597" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91_1/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="select_ln92_1_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="4" slack="0"/>
<pin id="603" dir="0" index="2" bw="4" slack="1"/>
<pin id="604" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln92_1/3 "/>
</bind>
</comp>

<comp id="607" class="1004" name="select_ln91_1_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="0"/>
<pin id="609" dir="0" index="1" bw="8" slack="0"/>
<pin id="610" dir="0" index="2" bw="8" slack="1"/>
<pin id="611" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln91_1/3 "/>
</bind>
</comp>

<comp id="614" class="1004" name="store_ln91_store_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="8" slack="0"/>
<pin id="616" dir="0" index="1" bw="8" slack="2"/>
<pin id="617" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/3 "/>
</bind>
</comp>

<comp id="619" class="1004" name="store_ln91_store_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="4" slack="0"/>
<pin id="621" dir="0" index="1" bw="4" slack="2"/>
<pin id="622" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/3 "/>
</bind>
</comp>

<comp id="624" class="1004" name="store_ln92_store_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="4" slack="0"/>
<pin id="626" dir="0" index="1" bw="4" slack="2"/>
<pin id="627" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/3 "/>
</bind>
</comp>

<comp id="629" class="1004" name="store_ln92_store_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="2" slack="0"/>
<pin id="631" dir="0" index="1" bw="2" slack="2"/>
<pin id="632" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/3 "/>
</bind>
</comp>

<comp id="634" class="1004" name="store_ln93_store_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="2" slack="0"/>
<pin id="636" dir="0" index="1" bw="2" slack="2"/>
<pin id="637" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/3 "/>
</bind>
</comp>

<comp id="639" class="1004" name="zext_ln92_1_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="6" slack="1"/>
<pin id="641" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92_1/4 "/>
</bind>
</comp>

<comp id="642" class="1004" name="zext_ln100_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="4" slack="1"/>
<pin id="644" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100/4 "/>
</bind>
</comp>

<comp id="645" class="1004" name="zext_ln93_1_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="2" slack="1"/>
<pin id="647" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93_1/4 "/>
</bind>
</comp>

<comp id="648" class="1004" name="add_ln101_1_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="6" slack="0"/>
<pin id="650" dir="0" index="1" bw="4" slack="0"/>
<pin id="651" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_1/4 "/>
</bind>
</comp>

<comp id="654" class="1004" name="zext_ln101_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="7" slack="0"/>
<pin id="656" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101/4 "/>
</bind>
</comp>

<comp id="658" class="1004" name="add_ln101_2_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="2" slack="0"/>
<pin id="660" dir="0" index="1" bw="62" slack="3"/>
<pin id="661" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_2/4 "/>
</bind>
</comp>

<comp id="663" class="1004" name="add_ln101_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="63" slack="0"/>
<pin id="665" dir="0" index="1" bw="7" slack="0"/>
<pin id="666" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101/4 "/>
</bind>
</comp>

<comp id="669" class="1004" name="sext_ln101_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="63" slack="0"/>
<pin id="671" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln101/4 "/>
</bind>
</comp>

<comp id="673" class="1004" name="gmem1_addr_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="64" slack="0"/>
<pin id="675" dir="0" index="1" bw="64" slack="0"/>
<pin id="676" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/4 "/>
</bind>
</comp>

<comp id="679" class="1004" name="i_load_load_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="4" slack="4"/>
<pin id="681" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/5 "/>
</bind>
</comp>

<comp id="682" class="1004" name="add_ln86_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="4" slack="0"/>
<pin id="684" dir="0" index="1" bw="1" slack="0"/>
<pin id="685" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86/5 "/>
</bind>
</comp>

<comp id="688" class="1004" name="select_ln86_2_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="3"/>
<pin id="690" dir="0" index="1" bw="4" slack="0"/>
<pin id="691" dir="0" index="2" bw="4" slack="0"/>
<pin id="692" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_2/5 "/>
</bind>
</comp>

<comp id="695" class="1004" name="add_ln100_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="2" slack="2"/>
<pin id="697" dir="0" index="1" bw="4" slack="0"/>
<pin id="698" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100/5 "/>
</bind>
</comp>

<comp id="700" class="1004" name="zext_ln100_2_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="4" slack="0"/>
<pin id="702" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100_2/5 "/>
</bind>
</comp>

<comp id="704" class="1004" name="store_ln86_store_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="4" slack="0"/>
<pin id="706" dir="0" index="1" bw="4" slack="4"/>
<pin id="707" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/5 "/>
</bind>
</comp>

<comp id="709" class="1004" name="zext_ln93_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="8" slack="0"/>
<pin id="711" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93/6 "/>
</bind>
</comp>

<comp id="712" class="1004" name="j_load_load_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="4" slack="6"/>
<pin id="714" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/7 "/>
</bind>
</comp>

<comp id="715" class="1004" name="select_ln86_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="5"/>
<pin id="717" dir="0" index="1" bw="4" slack="0"/>
<pin id="718" dir="0" index="2" bw="4" slack="0"/>
<pin id="719" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86/7 "/>
</bind>
</comp>

<comp id="722" class="1004" name="add_ln87_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="4" slack="1"/>
<pin id="724" dir="0" index="1" bw="1" slack="0"/>
<pin id="725" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/8 "/>
</bind>
</comp>

<comp id="727" class="1004" name="select_ln87_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="6"/>
<pin id="729" dir="0" index="1" bw="4" slack="0"/>
<pin id="730" dir="0" index="2" bw="4" slack="1"/>
<pin id="731" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln87/8 "/>
</bind>
</comp>

<comp id="733" class="1004" name="trunc_ln87_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="4" slack="0"/>
<pin id="735" dir="1" index="1" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln87/8 "/>
</bind>
</comp>

<comp id="737" class="1004" name="zext_ln93_2_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="2" slack="5"/>
<pin id="739" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93_2/8 "/>
</bind>
</comp>

<comp id="740" class="1004" name="add_ln100_1_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="2" slack="0"/>
<pin id="742" dir="0" index="1" bw="4" slack="0"/>
<pin id="743" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100_1/8 "/>
</bind>
</comp>

<comp id="746" class="1004" name="zext_ln100_3_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="4" slack="0"/>
<pin id="748" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100_3/8 "/>
</bind>
</comp>

<comp id="750" class="1004" name="lshr_ln1_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="3" slack="0"/>
<pin id="752" dir="0" index="1" bw="4" slack="0"/>
<pin id="753" dir="0" index="2" bw="1" slack="0"/>
<pin id="754" dir="0" index="3" bw="3" slack="0"/>
<pin id="755" dir="1" index="4" bw="3" slack="17"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/8 "/>
</bind>
</comp>

<comp id="760" class="1004" name="store_ln87_store_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="4" slack="0"/>
<pin id="762" dir="0" index="1" bw="4" slack="7"/>
<pin id="763" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/8 "/>
</bind>
</comp>

<comp id="765" class="1004" name="zext_ln100_4_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="11" slack="0"/>
<pin id="767" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100_4/9 "/>
</bind>
</comp>

<comp id="769" class="1004" name="bitcast_ln101_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="1"/>
<pin id="771" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln101/14 "/>
</bind>
</comp>

<comp id="773" class="1004" name="sum_load_load_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="16"/>
<pin id="775" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/17 "/>
</bind>
</comp>

<comp id="776" class="1004" name="select_ln86_1_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="15"/>
<pin id="778" dir="0" index="1" bw="32" slack="16"/>
<pin id="779" dir="0" index="2" bw="32" slack="0"/>
<pin id="780" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_1/17 "/>
</bind>
</comp>

<comp id="782" class="1004" name="sum_19_mid257_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="15"/>
<pin id="784" dir="0" index="1" bw="32" slack="16"/>
<pin id="785" dir="0" index="2" bw="32" slack="0"/>
<pin id="786" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_19_mid257/17 "/>
</bind>
</comp>

<comp id="788" class="1004" name="store_ln89_store_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="1"/>
<pin id="790" dir="0" index="1" bw="32" slack="22"/>
<pin id="791" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/23 "/>
</bind>
</comp>

<comp id="792" class="1004" name="zext_ln107_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="4" slack="19"/>
<pin id="794" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107/24 "/>
</bind>
</comp>

<comp id="795" class="1004" name="add_ln107_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="8" slack="23"/>
<pin id="797" dir="0" index="1" bw="4" slack="0"/>
<pin id="798" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107/24 "/>
</bind>
</comp>

<comp id="800" class="1004" name="bitcast_ln106_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="32" slack="2"/>
<pin id="802" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln106/24 "/>
</bind>
</comp>

<comp id="803" class="1004" name="tmp_s_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="8" slack="0"/>
<pin id="805" dir="0" index="1" bw="32" slack="0"/>
<pin id="806" dir="0" index="2" bw="6" slack="0"/>
<pin id="807" dir="0" index="3" bw="6" slack="0"/>
<pin id="808" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/24 "/>
</bind>
</comp>

<comp id="813" class="1004" name="trunc_ln106_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="0"/>
<pin id="815" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/24 "/>
</bind>
</comp>

<comp id="817" class="1004" name="icmp_ln106_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="8" slack="0"/>
<pin id="819" dir="0" index="1" bw="8" slack="0"/>
<pin id="820" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln106/24 "/>
</bind>
</comp>

<comp id="823" class="1004" name="icmp_ln106_1_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="23" slack="0"/>
<pin id="825" dir="0" index="1" bw="23" slack="0"/>
<pin id="826" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln106_1/24 "/>
</bind>
</comp>

<comp id="829" class="1004" name="or_ln106_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="1" slack="0"/>
<pin id="831" dir="0" index="1" bw="1" slack="0"/>
<pin id="832" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln106/24 "/>
</bind>
</comp>

<comp id="835" class="1004" name="and_ln106_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="0"/>
<pin id="837" dir="0" index="1" bw="1" slack="0"/>
<pin id="838" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln106/24 "/>
</bind>
</comp>

<comp id="841" class="1004" name="sum_2_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="0"/>
<pin id="843" dir="0" index="1" bw="32" slack="0"/>
<pin id="844" dir="0" index="2" bw="32" slack="2"/>
<pin id="845" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_2/24 "/>
</bind>
</comp>

<comp id="848" class="1004" name="p_shl1_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="11" slack="0"/>
<pin id="850" dir="0" index="1" bw="8" slack="1"/>
<pin id="851" dir="0" index="2" bw="1" slack="0"/>
<pin id="852" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/25 "/>
</bind>
</comp>

<comp id="855" class="1004" name="tmp_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="9" slack="0"/>
<pin id="857" dir="0" index="1" bw="8" slack="1"/>
<pin id="858" dir="0" index="2" bw="1" slack="0"/>
<pin id="859" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/25 "/>
</bind>
</comp>

<comp id="862" class="1004" name="zext_ln107_1_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="9" slack="0"/>
<pin id="864" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107_1/25 "/>
</bind>
</comp>

<comp id="866" class="1004" name="sub_ln107_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="11" slack="0"/>
<pin id="868" dir="0" index="1" bw="9" slack="0"/>
<pin id="869" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln107/25 "/>
</bind>
</comp>

<comp id="872" class="1004" name="zext_ln107_2_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="3" slack="17"/>
<pin id="874" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107_2/25 "/>
</bind>
</comp>

<comp id="875" class="1004" name="add_ln107_1_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="11" slack="0"/>
<pin id="877" dir="0" index="1" bw="3" slack="0"/>
<pin id="878" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107_1/25 "/>
</bind>
</comp>

<comp id="881" class="1004" name="zext_ln107_3_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="11" slack="0"/>
<pin id="883" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107_3/25 "/>
</bind>
</comp>

<comp id="887" class="1007" name="grp_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="4" slack="0"/>
<pin id="889" dir="0" index="1" bw="4" slack="0"/>
<pin id="890" dir="0" index="2" bw="4" slack="0"/>
<pin id="891" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln100/3 add_ln100_2/5 "/>
</bind>
</comp>

<comp id="896" class="1007" name="grp_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="8" slack="0"/>
<pin id="898" dir="0" index="1" bw="4" slack="0"/>
<pin id="899" dir="0" index="2" bw="4" slack="0"/>
<pin id="900" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln93/6 add_ln100_3/8 "/>
</bind>
</comp>

<comp id="905" class="1005" name="sum_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="32" slack="0"/>
<pin id="907" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="912" class="1005" name="kj_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="2" slack="0"/>
<pin id="914" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="kj "/>
</bind>
</comp>

<comp id="919" class="1005" name="ki_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="2" slack="0"/>
<pin id="921" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="ki "/>
</bind>
</comp>

<comp id="926" class="1005" name="indvar_flatten29_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="4" slack="0"/>
<pin id="928" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten29 "/>
</bind>
</comp>

<comp id="933" class="1005" name="ic_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="4" slack="0"/>
<pin id="935" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="ic "/>
</bind>
</comp>

<comp id="940" class="1005" name="indvar_flatten44_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="8" slack="0"/>
<pin id="942" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten44 "/>
</bind>
</comp>

<comp id="947" class="1005" name="j_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="4" slack="0"/>
<pin id="949" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="954" class="1005" name="indvar_flatten70_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="11" slack="0"/>
<pin id="956" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten70 "/>
</bind>
</comp>

<comp id="961" class="1005" name="i_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="4" slack="0"/>
<pin id="963" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="968" class="1005" name="indvar_flatten106_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="14" slack="0"/>
<pin id="970" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten106 "/>
</bind>
</comp>

<comp id="975" class="1005" name="phi_mul182_read_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="8" slack="23"/>
<pin id="977" dir="1" index="1" bw="8" slack="23"/>
</pin_list>
<bind>
<opset="phi_mul182_read "/>
</bind>
</comp>

<comp id="980" class="1005" name="sum_11_read_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="32" slack="16"/>
<pin id="982" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="sum_11_read "/>
</bind>
</comp>

<comp id="986" class="1005" name="sext_ln86_cast_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="63" slack="3"/>
<pin id="988" dir="1" index="1" bw="63" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln86_cast "/>
</bind>
</comp>

<comp id="991" class="1005" name="icmp_ln86_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="1" slack="1"/>
<pin id="993" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln86 "/>
</bind>
</comp>

<comp id="995" class="1005" name="icmp_ln87_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="1" slack="1"/>
<pin id="997" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln87 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="xor_ln86_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="1" slack="1"/>
<pin id="1006" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln86 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="icmp_ln92_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="1" slack="1"/>
<pin id="1012" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln92 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="and_ln86_2_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="1" slack="1"/>
<pin id="1017" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln86_2 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="not_exitcond_flatten46_mid2105_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="1" slack="1"/>
<pin id="1025" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="not_exitcond_flatten46_mid2105 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="add_ln92_1_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="4" slack="1"/>
<pin id="1031" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln92_1 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="add_ln91_1_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="8" slack="1"/>
<pin id="1036" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln91_1 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="kj_mid2_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="2" slack="1"/>
<pin id="1041" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="kj_mid2 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="zext_ln100_1_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="8" slack="1"/>
<pin id="1047" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln100_1 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="add_ln92_2_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="6" slack="1"/>
<pin id="1052" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln92_2 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="zext_ln92_2_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="4" slack="2"/>
<pin id="1057" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln92_2 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="sub_ln98_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="4" slack="1"/>
<pin id="1062" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln98 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="icmp_ln93_1_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="1" slack="5"/>
<pin id="1067" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln93_1 "/>
</bind>
</comp>

<comp id="1069" class="1005" name="icmp_ln92_1_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="1" slack="5"/>
<pin id="1071" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln92_1 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="icmp_ln91_1_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="1" slack="5"/>
<pin id="1075" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln91_1 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="gmem1_addr_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="32" slack="1"/>
<pin id="1079" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="1083" class="1005" name="select_ln86_2_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="4" slack="19"/>
<pin id="1085" dir="1" index="1" bw="4" slack="19"/>
</pin_list>
<bind>
<opset="select_ln86_2 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="zext_ln100_2_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="8" slack="1"/>
<pin id="1090" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln100_2 "/>
</bind>
</comp>

<comp id="1093" class="1005" name="zext_ln93_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="11" slack="1"/>
<pin id="1095" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln93 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="select_ln86_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="4" slack="1"/>
<pin id="1100" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln86 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="trunc_ln87_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="1" slack="17"/>
<pin id="1106" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln87 "/>
</bind>
</comp>

<comp id="1108" class="1005" name="zext_ln100_3_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="11" slack="1"/>
<pin id="1110" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln100_3 "/>
</bind>
</comp>

<comp id="1113" class="1005" name="lshr_ln1_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="3" slack="17"/>
<pin id="1115" dir="1" index="1" bw="3" slack="17"/>
</pin_list>
<bind>
<opset="lshr_ln1 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="pool1_out_addr_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="11" slack="1"/>
<pin id="1120" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="pool1_out_addr "/>
</bind>
</comp>

<comp id="1123" class="1005" name="pool1_out_load_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="32" slack="4"/>
<pin id="1125" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="pool1_out_load "/>
</bind>
</comp>

<comp id="1128" class="1005" name="gmem1_addr_read_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="32" slack="1"/>
<pin id="1130" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_read "/>
</bind>
</comp>

<comp id="1133" class="1005" name="bitcast_ln101_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="32" slack="1"/>
<pin id="1135" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln101 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="sum_19_mid257_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="32" slack="1"/>
<pin id="1140" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_19_mid257 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="mul2_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="32" slack="1"/>
<pin id="1145" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul2 "/>
</bind>
</comp>

<comp id="1148" class="1005" name="sum_1_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="32" slack="1"/>
<pin id="1150" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

<comp id="1156" class="1005" name="add_ln107_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="8" slack="1"/>
<pin id="1158" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln107 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="sum_2_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="32" slack="1"/>
<pin id="1164" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="133"><net_src comp="14" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="14" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="14" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="14" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="14" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="14" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="16" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="8" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="18" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="4" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="20" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="0" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="6" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="98" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="188" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="10" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="98" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="12" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="98" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="201" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="226"><net_src comp="208" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="232"><net_src comp="88" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="90" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="238"><net_src comp="100" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="251"><net_src comp="102" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="255"><net_src comp="170" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="42" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="44" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="46" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="44" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="48" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="44" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="44" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="50" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="50" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="182" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="322"><net_src comp="315" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="54" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="315" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="56" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="312" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="58" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="330" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="60" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="306" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="62" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="309" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="64" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="348" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="336" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="348" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="60" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="330" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="360" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="306" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="66" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="309" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="68" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="312" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="70" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="395"><net_src comp="330" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="70" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="384" pin="2"/><net_sink comp="390" pin=2"/></net>

<net id="402"><net_src comp="324" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="407"><net_src comp="390" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="421"><net_src comp="408" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="72" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="417" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="437"><net_src comp="428" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="44" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="414" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="444"><net_src comp="423" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="453"><net_src comp="445" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="458"><net_src comp="432" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="66" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="449" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="469"><net_src comp="460" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="475"><net_src comp="465" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="50" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="411" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="482"><net_src comp="449" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="60" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="440" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="478" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="495"><net_src comp="449" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="454" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="432" pin="3"/><net_sink comp="490" pin=2"/></net>

<net id="502"><net_src comp="470" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="74" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="428" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="449" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="504" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="484" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="521"><net_src comp="510" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="50" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="408" pin="1"/><net_sink comp="516" pin=2"/></net>

<net id="529"><net_src comp="484" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="498" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="470" pin="3"/><net_sink comp="524" pin=2"/></net>

<net id="535"><net_src comp="490" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="490" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="490" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="549"><net_src comp="78" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="540" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="80" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="556"><net_src comp="544" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="536" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="561"><net_src comp="524" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="567"><net_src comp="82" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="524" pin="3"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="50" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="574"><net_src comp="562" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="558" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="516" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="74" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="576" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="72" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="524" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="84" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="490" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="86" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="605"><net_src comp="465" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="66" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="612"><net_src comp="428" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="613"><net_src comp="68" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="618"><net_src comp="607" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="623"><net_src comp="490" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="628"><net_src comp="600" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="633"><net_src comp="524" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="638"><net_src comp="576" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="652"><net_src comp="639" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="642" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="657"><net_src comp="648" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="662"><net_src comp="645" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="667"><net_src comp="658" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="654" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="672"><net_src comp="663" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="677"><net_src comp="2" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="669" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="686"><net_src comp="679" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="66" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="693"><net_src comp="682" pin="2"/><net_sink comp="688" pin=1"/></net>

<net id="694"><net_src comp="679" pin="1"/><net_sink comp="688" pin=2"/></net>

<net id="699"><net_src comp="688" pin="3"/><net_sink comp="695" pin=1"/></net>

<net id="703"><net_src comp="695" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="708"><net_src comp="688" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="720"><net_src comp="44" pin="0"/><net_sink comp="715" pin=1"/></net>

<net id="721"><net_src comp="712" pin="1"/><net_sink comp="715" pin=2"/></net>

<net id="726"><net_src comp="66" pin="0"/><net_sink comp="722" pin=1"/></net>

<net id="732"><net_src comp="722" pin="2"/><net_sink comp="727" pin=1"/></net>

<net id="736"><net_src comp="727" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="744"><net_src comp="737" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="727" pin="3"/><net_sink comp="740" pin=1"/></net>

<net id="749"><net_src comp="740" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="756"><net_src comp="94" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="757"><net_src comp="727" pin="3"/><net_sink comp="750" pin=1"/></net>

<net id="758"><net_src comp="14" pin="0"/><net_sink comp="750" pin=2"/></net>

<net id="759"><net_src comp="96" pin="0"/><net_sink comp="750" pin=3"/></net>

<net id="764"><net_src comp="727" pin="3"/><net_sink comp="760" pin=0"/></net>

<net id="768"><net_src comp="765" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="772"><net_src comp="769" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="781"><net_src comp="773" pin="1"/><net_sink comp="776" pin=2"/></net>

<net id="787"><net_src comp="776" pin="3"/><net_sink comp="782" pin=2"/></net>

<net id="799"><net_src comp="792" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="809"><net_src comp="104" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="810"><net_src comp="800" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="811"><net_src comp="106" pin="0"/><net_sink comp="803" pin=2"/></net>

<net id="812"><net_src comp="108" pin="0"/><net_sink comp="803" pin=3"/></net>

<net id="816"><net_src comp="800" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="821"><net_src comp="803" pin="4"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="110" pin="0"/><net_sink comp="817" pin=1"/></net>

<net id="827"><net_src comp="813" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="828"><net_src comp="112" pin="0"/><net_sink comp="823" pin=1"/></net>

<net id="833"><net_src comp="823" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="817" pin="2"/><net_sink comp="829" pin=1"/></net>

<net id="839"><net_src comp="829" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="840"><net_src comp="247" pin="2"/><net_sink comp="835" pin=1"/></net>

<net id="846"><net_src comp="835" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="847"><net_src comp="102" pin="0"/><net_sink comp="841" pin=1"/></net>

<net id="853"><net_src comp="122" pin="0"/><net_sink comp="848" pin=0"/></net>

<net id="854"><net_src comp="80" pin="0"/><net_sink comp="848" pin=2"/></net>

<net id="860"><net_src comp="124" pin="0"/><net_sink comp="855" pin=0"/></net>

<net id="861"><net_src comp="126" pin="0"/><net_sink comp="855" pin=2"/></net>

<net id="865"><net_src comp="855" pin="3"/><net_sink comp="862" pin=0"/></net>

<net id="870"><net_src comp="848" pin="3"/><net_sink comp="866" pin=0"/></net>

<net id="871"><net_src comp="862" pin="1"/><net_sink comp="866" pin=1"/></net>

<net id="879"><net_src comp="866" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="880"><net_src comp="872" pin="1"/><net_sink comp="875" pin=1"/></net>

<net id="884"><net_src comp="875" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="886"><net_src comp="881" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="892"><net_src comp="532" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="893"><net_src comp="76" pin="0"/><net_sink comp="887" pin=1"/></net>

<net id="894"><net_src comp="700" pin="1"/><net_sink comp="887" pin=2"/></net>

<net id="895"><net_src comp="887" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="901"><net_src comp="709" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="902"><net_src comp="92" pin="0"/><net_sink comp="896" pin=1"/></net>

<net id="903"><net_src comp="746" pin="1"/><net_sink comp="896" pin=2"/></net>

<net id="904"><net_src comp="896" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="908"><net_src comp="130" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="910"><net_src comp="905" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="911"><net_src comp="905" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="915"><net_src comp="134" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="917"><net_src comp="912" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="918"><net_src comp="912" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="922"><net_src comp="138" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="924"><net_src comp="919" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="925"><net_src comp="919" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="929"><net_src comp="142" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="931"><net_src comp="926" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="932"><net_src comp="926" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="936"><net_src comp="146" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="938"><net_src comp="933" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="939"><net_src comp="933" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="943"><net_src comp="150" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="945"><net_src comp="940" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="946"><net_src comp="940" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="950"><net_src comp="154" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="952"><net_src comp="947" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="953"><net_src comp="947" pin="1"/><net_sink comp="760" pin=1"/></net>

<net id="957"><net_src comp="158" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="959"><net_src comp="954" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="960"><net_src comp="954" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="964"><net_src comp="162" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="966"><net_src comp="961" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="967"><net_src comp="961" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="971"><net_src comp="166" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="973"><net_src comp="968" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="974"><net_src comp="968" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="978"><net_src comp="176" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="983"><net_src comp="182" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="985"><net_src comp="980" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="989"><net_src comp="252" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="994"><net_src comp="318" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="998"><net_src comp="330" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="1000"><net_src comp="995" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="1001"><net_src comp="995" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="1002"><net_src comp="995" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="1003"><net_src comp="995" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="1007"><net_src comp="336" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="1009"><net_src comp="1004" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="1013"><net_src comp="342" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="1018"><net_src comp="354" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="1020"><net_src comp="1015" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="1021"><net_src comp="1015" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="1022"><net_src comp="1015" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="1026"><net_src comp="366" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="1028"><net_src comp="1023" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="1032"><net_src comp="372" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="600" pin=2"/></net>

<net id="1037"><net_src comp="378" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="607" pin=2"/></net>

<net id="1042"><net_src comp="516" pin="3"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="1044"><net_src comp="1039" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="1048"><net_src comp="532" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="1053"><net_src comp="552" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="1058"><net_src comp="558" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="1063"><net_src comp="570" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="1068"><net_src comp="582" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1072"><net_src comp="588" pin="2"/><net_sink comp="1069" pin=0"/></net>

<net id="1076"><net_src comp="594" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1080"><net_src comp="673" pin="2"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="1082"><net_src comp="1077" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="1086"><net_src comp="688" pin="3"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="1091"><net_src comp="700" pin="1"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="887" pin=1"/></net>

<net id="1096"><net_src comp="709" pin="1"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="1101"><net_src comp="715" pin="3"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="1103"><net_src comp="1098" pin="1"/><net_sink comp="727" pin=2"/></net>

<net id="1107"><net_src comp="733" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1111"><net_src comp="746" pin="1"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="896" pin=1"/></net>

<net id="1116"><net_src comp="750" pin="4"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="1121"><net_src comp="188" pin="3"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="1126"><net_src comp="195" pin="3"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="1131"><net_src comp="234" pin="2"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="1136"><net_src comp="769" pin="1"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="1141"><net_src comp="782" pin="3"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="1146"><net_src comp="243" pin="2"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="1151"><net_src comp="239" pin="2"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="1153"><net_src comp="1148" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="1154"><net_src comp="1148" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="1155"><net_src comp="1148" pin="1"/><net_sink comp="841" pin=2"/></net>

<net id="1159"><net_src comp="795" pin="2"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="1161"><net_src comp="1156" pin="1"/><net_sink comp="855" pin=1"/></net>

<net id="1165"><net_src comp="841" pin="3"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="1167"><net_src comp="1162" pin="1"/><net_sink comp="221" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {}
	Port: conv2_out | {25 }
	Port: conv2_out_1 | {25 }
 - Input state : 
	Port: conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92 : sum_11 | {1 }
	Port: conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92 : gmem1 | {5 6 7 8 9 10 11 12 13 }
	Port: conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92 : phi_mul182 | {1 }
	Port: conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92 : pool1_out | {9 10 }
	Port: conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92 : sext_ln86 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln86 : 1
		store_ln0 : 1
		store_ln87 : 1
		store_ln0 : 1
		store_ln91 : 1
		store_ln0 : 1
		store_ln92 : 1
		store_ln93 : 1
	State 2
		icmp_ln86 : 1
		add_ln86_1 : 1
		br_ln86 : 2
		icmp_ln87 : 1
		xor_ln86 : 2
		icmp_ln92 : 1
		icmp_ln91 : 1
		and_ln86_2 : 2
		exitcond_flatten46_not : 2
		not_exitcond_flatten46_mid2105 : 2
		add_ln92_1 : 1
		add_ln91_1 : 1
		add_ln87_1 : 1
		select_ln87_1 : 2
		store_ln86 : 2
		store_ln87 : 3
	State 3
		icmp_ln93 : 1
		and_ln86 : 2
		icmp_ln93_mid265 : 2
		add_ln91 : 1
		icmp_ln93_mid243 : 2
		select_ln91 : 2
		add_ln92 : 1
		empty_32 : 2
		kj_mid2 : 2
		select_ln92 : 2
		zext_ln100_1 : 3
		mul_ln100 : 4
		zext_ln92 : 3
		trunc_ln92 : 3
		p_shl2 : 4
		add_ln92_2 : 5
		zext_ln92_2 : 3
		p_shl : 3
		sub_ln98 : 4
		add_ln93 : 3
		icmp_ln93_1 : 4
		icmp_ln92_1 : 3
		icmp_ln91_1 : 3
		br_ln93 : 5
		br_ln93 : 4
		br_ln93 : 4
		store_ln91 : 1
		store_ln91 : 3
		store_ln92 : 1
		store_ln92 : 3
		store_ln93 : 4
	State 4
		add_ln101_1 : 1
		zext_ln101 : 2
		add_ln101_2 : 1
		add_ln101 : 3
		sext_ln101 : 4
		gmem1_addr : 5
	State 5
		add_ln86 : 1
		select_ln86_2 : 2
		add_ln100 : 3
		zext_ln100_2 : 4
		add_ln100_2 : 5
		store_ln86 : 3
	State 6
		zext_ln93 : 1
		mul_ln93 : 2
	State 7
		select_ln86 : 1
	State 8
		select_ln87 : 1
		trunc_ln87 : 2
		add_ln100_1 : 2
		zext_ln100_3 : 3
		add_ln100_3 : 4
		lshr_ln1 : 2
		br_ln107 : 3
		store_ln87 : 2
	State 9
		zext_ln100_4 : 1
		pool1_out_addr : 2
		pool1_out_load : 3
	State 10
	State 11
	State 12
	State 13
	State 14
		mul2 : 1
	State 15
	State 16
	State 17
		select_ln86_1 : 1
		sum_19_mid257 : 2
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		add_ln107 : 1
		tmp_s : 1
		trunc_ln106 : 1
		icmp_ln106 : 2
		icmp_ln106_1 : 2
		or_ln106 : 3
		and_ln106 : 3
		sum_2 : 3
	State 25
		zext_ln107_1 : 1
		sub_ln107 : 2
		add_ln107_1 : 3
		zext_ln107_3 : 4
		conv2_out_addr : 5
		conv2_out_1_addr : 5
		store_ln107 : 6
		store_ln107 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|
| Operation|            Functional Unit            |   DSP   |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|
|   fadd   |               grp_fu_239              |    2    |   205   |   390   |
|----------|---------------------------------------|---------|---------|---------|
|   fmul   |               grp_fu_243              |    3    |   143   |   321   |
|----------|---------------------------------------|---------|---------|---------|
|          |           add_ln86_1_fu_324           |    0    |    0    |    17   |
|          |           add_ln92_1_fu_372           |    0    |    0    |    13   |
|          |           add_ln91_1_fu_378           |    0    |    0    |    15   |
|          |           add_ln87_1_fu_384           |    0    |    0    |    12   |
|          |            add_ln91_fu_454            |    0    |    0    |    13   |
|          |            add_ln92_fu_498            |    0    |    0    |    10   |
|          |           add_ln92_2_fu_552           |    0    |    0    |    14   |
|          |            add_ln93_fu_576            |    0    |    0    |    10   |
|    add   |           add_ln101_1_fu_648          |    0    |    0    |    14   |
|          |           add_ln101_2_fu_658          |    0    |    0    |    62   |
|          |            add_ln101_fu_663           |    0    |    0    |    63   |
|          |            add_ln86_fu_682            |    0    |    0    |    13   |
|          |            add_ln100_fu_695           |    0    |    0    |    13   |
|          |            add_ln87_fu_722            |    0    |    0    |    13   |
|          |           add_ln100_1_fu_740          |    0    |    0    |    13   |
|          |            add_ln107_fu_795           |    0    |    0    |    15   |
|          |           add_ln107_1_fu_875          |    0    |    0    |    11   |
|----------|---------------------------------------|---------|---------|---------|
|          |            icmp_ln86_fu_318           |    0    |    0    |    17   |
|          |            icmp_ln87_fu_330           |    0    |    0    |    12   |
|          |            icmp_ln92_fu_342           |    0    |    0    |    13   |
|          |            icmp_ln91_fu_348           |    0    |    0    |    15   |
|   icmp   |            icmp_ln93_fu_417           |    0    |    0    |    10   |
|          |           icmp_ln93_1_fu_582          |    0    |    0    |    10   |
|          |           icmp_ln92_1_fu_588          |    0    |    0    |    10   |
|          |           icmp_ln91_1_fu_594          |    0    |    0    |    13   |
|          |           icmp_ln106_fu_817           |    0    |    0    |    15   |
|          |          icmp_ln106_1_fu_823          |    0    |    0    |    30   |
|----------|---------------------------------------|---------|---------|---------|
|          |          select_ln87_1_fu_390         |    0    |    0    |    11   |
|          |            ic_mid251_fu_432           |    0    |    0    |    4    |
|          |            ki_mid236_fu_470           |    0    |    0    |    2    |
|          |           select_ln91_fu_490          |    0    |    0    |    4    |
|          |             kj_mid2_fu_516            |    0    |    0    |    2    |
|          |           select_ln92_fu_524          |    0    |    0    |    2    |
|  select  |          select_ln92_1_fu_600         |    0    |    0    |    4    |
|          |          select_ln91_1_fu_607         |    0    |    0    |    8    |
|          |          select_ln86_2_fu_688         |    0    |    0    |    4    |
|          |           select_ln86_fu_715          |    0    |    0    |    4    |
|          |           select_ln87_fu_727          |    0    |    0    |    4    |
|          |          select_ln86_1_fu_776         |    0    |    0    |    32   |
|          |          sum_19_mid257_fu_782         |    0    |    0    |    32   |
|          |              sum_2_fu_841             |    0    |    0    |    32   |
|----------|---------------------------------------|---------|---------|---------|
|    sub   |            sub_ln98_fu_570            |    0    |    0    |    13   |
|          |            sub_ln107_fu_866           |    0    |    0    |    11   |
|----------|---------------------------------------|---------|---------|---------|
|          |           and_ln86_2_fu_354           |    0    |    0    |    2    |
|          |            and_ln86_fu_423            |    0    |    0    |    2    |
|          |        icmp_ln93_mid265_fu_440        |    0    |    0    |    2    |
|    and   |           and_ln86_1_fu_445           |    0    |    0    |    2    |
|          |    exitcond_flatten31_mid269_fu_449   |    0    |    0    |    2    |
|          |        icmp_ln93_mid243_fu_484        |    0    |    0    |    2    |
|          |            and_ln106_fu_835           |    0    |    0    |    2    |
|----------|---------------------------------------|---------|---------|---------|
|          | not_exitcond_flatten46_mid2105_fu_366 |    0    |    0    |    2    |
|          |              empty_fu_428             |    0    |    0    |    2    |
|          |            empty_29_fu_460            |    0    |    0    |    2    |
|    or    |            empty_30_fu_465            |    0    |    0    |    2    |
|          |            empty_31_fu_504            |    0    |    0    |    2    |
|          |            empty_32_fu_510            |    0    |    0    |    2    |
|          |            or_ln106_fu_829            |    0    |    0    |    2    |
|----------|---------------------------------------|---------|---------|---------|
|          |            xor_ln86_fu_336            |    0    |    0    |    2    |
|    xor   |     exitcond_flatten46_not_fu_360     |    0    |    0    |    2    |
|          |  not_exitcond_flatten31_mid269_fu_478 |    0    |    0    |    2    |
|----------|---------------------------------------|---------|---------|---------|
|  muladd  |               grp_fu_887              |    1    |    0    |    0    |
|          |               grp_fu_896              |    1    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |       sext_ln86_read_read_fu_170      |    0    |    0    |    0    |
|   read   |      phi_mul182_read_read_fu_176      |    0    |    0    |    0    |
|          |        sum_11_read_read_fu_182        |    0    |    0    |    0    |
|          |      gmem1_addr_read_read_fu_234      |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|  readreq |           grp_readreq_fu_227          |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   fcmp   |               grp_fu_247              |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   sext   |         sext_ln86_cast_fu_252         |    0    |    0    |    0    |
|          |           sext_ln101_fu_669           |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |          zext_ln100_1_fu_532          |    0    |    0    |    0    |
|          |            zext_ln92_fu_536           |    0    |    0    |    0    |
|          |           zext_ln92_2_fu_558          |    0    |    0    |    0    |
|          |           zext_ln92_1_fu_639          |    0    |    0    |    0    |
|          |           zext_ln100_fu_642           |    0    |    0    |    0    |
|          |           zext_ln93_1_fu_645          |    0    |    0    |    0    |
|          |           zext_ln101_fu_654           |    0    |    0    |    0    |
|   zext   |          zext_ln100_2_fu_700          |    0    |    0    |    0    |
|          |            zext_ln93_fu_709           |    0    |    0    |    0    |
|          |           zext_ln93_2_fu_737          |    0    |    0    |    0    |
|          |          zext_ln100_3_fu_746          |    0    |    0    |    0    |
|          |          zext_ln100_4_fu_765          |    0    |    0    |    0    |
|          |           zext_ln107_fu_792           |    0    |    0    |    0    |
|          |          zext_ln107_1_fu_862          |    0    |    0    |    0    |
|          |          zext_ln107_2_fu_872          |    0    |    0    |    0    |
|          |          zext_ln107_3_fu_881          |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |           trunc_ln92_fu_540           |    0    |    0    |    0    |
|   trunc  |           trunc_ln87_fu_733           |    0    |    0    |    0    |
|          |           trunc_ln106_fu_813          |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |             p_shl2_fu_544             |    0    |    0    |    0    |
|bitconcatenate|              p_shl_fu_562             |    0    |    0    |    0    |
|          |             p_shl1_fu_848             |    0    |    0    |    0    |
|          |               tmp_fu_855              |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|partselect|            lshr_ln1_fu_750            |    0    |    0    |    0    |
|          |              tmp_s_fu_803             |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   Total  |                                       |    7    |   348   |   1380  |
|----------|---------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------+--------+
|                                       |   FF   |
+---------------------------------------+--------+
|           add_ln107_reg_1156          |    8   |
|          add_ln91_1_reg_1034          |    8   |
|          add_ln92_1_reg_1029          |    4   |
|          add_ln92_2_reg_1050          |    6   |
|          and_ln86_2_reg_1015          |    1   |
|         bitcast_ln101_reg_1133        |   32   |
|        gmem1_addr_read_reg_1128       |   32   |
|          gmem1_addr_reg_1077          |   32   |
|               i_reg_961               |    4   |
|               ic_reg_933              |    4   |
|           icmp_ln86_reg_991           |    1   |
|           icmp_ln87_reg_995           |    1   |
|          icmp_ln91_1_reg_1073         |    1   |
|          icmp_ln92_1_reg_1069         |    1   |
|           icmp_ln92_reg_1010          |    1   |
|          icmp_ln93_1_reg_1065         |    1   |
|       indvar_flatten106_reg_968       |   14   |
|        indvar_flatten29_reg_926       |    4   |
|        indvar_flatten44_reg_940       |    8   |
|        indvar_flatten70_reg_954       |   11   |
|               j_reg_947               |    4   |
|               ki_reg_919              |    2   |
|            kj_mid2_reg_1039           |    2   |
|               kj_reg_912              |    2   |
|           lshr_ln1_reg_1113           |    3   |
|             mul2_reg_1143             |   32   |
|not_exitcond_flatten46_mid2105_reg_1023|    1   |
|        phi_mul182_read_reg_975        |    8   |
|        pool1_out_addr_reg_1118        |   11   |
|        pool1_out_load_reg_1123        |   32   |
|         select_ln86_2_reg_1083        |    4   |
|          select_ln86_reg_1098         |    4   |
|         sext_ln86_cast_reg_986        |   63   |
|           sub_ln98_reg_1060           |    4   |
|          sum_11_read_reg_980          |   32   |
|         sum_19_mid257_reg_1138        |   32   |
|             sum_1_reg_1148            |   32   |
|             sum_2_reg_1162            |   32   |
|              sum_reg_905              |   32   |
|          trunc_ln87_reg_1104          |    1   |
|           xor_ln86_reg_1004           |    1   |
|         zext_ln100_1_reg_1045         |    8   |
|         zext_ln100_2_reg_1088         |    8   |
|         zext_ln100_3_reg_1108         |   11   |
|          zext_ln92_2_reg_1055         |    4   |
|           zext_ln93_reg_1093          |   11   |
+---------------------------------------+--------+
|                 Total                 |   550  |
+---------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_195 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
|     grp_fu_243    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_887    |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|     grp_fu_887    |  p1  |   2  |   4  |    8   ||    0    ||    9    |
|     grp_fu_896    |  p0  |   2  |   8  |   16   ||    0    ||    9    |
|     grp_fu_896    |  p1  |   2  |   4  |    8   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   126  ||  9.528  ||    0    ||    54   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    7   |    -   |   348  |  1380  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    0   |   54   |
|  Register |    -   |    -   |   550  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    7   |    9   |   898  |  1434  |
+-----------+--------+--------+--------+--------+
