// SPDX-License-Identifier: GPL-2.0
/*
 * Maxim Remote Sensor OmniVision OX03C10 driver
 *
 * Copyright (C) 2025 Rockchip Electronics Co., Ltd.
 *
 * Author: Cai Wenzhong <cwz@rock-chips.com>
 *
 */
#include <linux/version.h>
#include <linux/delay.h>
#include <linux/module.h>
#include <linux/i2c.h>
#include <linux/compat.h>
#include <linux/of_graph.h>
#include <linux/pm_runtime.h>
#include <linux/regulator/consumer.h>
#include <linux/rk-camera-module.h>
#include <linux/rk-preisp.h>
#include <media/media-entity.h>
#include <media/v4l2-async.h>
#include <media/v4l2-ctrls.h>
#include <media/v4l2-subdev.h>
#include <media/v4l2-fwnode.h>

#include "maxim_remote.h"

#define DRIVER_VERSION			KERNEL_VERSION(1, 0x00, 0x01)

#ifndef V4L2_CID_DIGITAL_GAIN
#define V4L2_CID_DIGITAL_GAIN		V4L2_CID_GAIN
#endif

#define OX03C10_NAME			"ox03c10"

#define OF_CAMERA_HDR_MODE		"rockchip,camera-hdr-mode"
#define OF_CAMERA_HDR_OPERATING_MODE	"hdr-operating-mode"

#define OX03C10_XVCLK_FREQ		24000000

#define OX03C10_LINK_FREQ_300MHZ	300000000
#define OX03C10_LINK_FREQ_480MHZ	480000000

#define OX03C10_CHIP_ID			0x005803
#define OX03C10_REG_CHIP_ID		0x300A

#define OX03C10_REG_CTRL_MODE		0x0100
#define OX03C10_MODE_SW_STANDBY		0x0
#define OX03C10_MODE_STREAMING		BIT(0)

#define OX03C10_VTS_MAX			0x7FFF

#define OX03C10_GAIN_MIN		0x10
#define OX03C10_GAIN_MAX		0xF7F
#define OX03C10_GAIN_STEP		0x01
#define OX03C10_GAIN_DEFAULT		0x30

// exposure ctrl reg for DCG
#define OX03C10_EXPOSURE_HCG_MIN	4
#define OX03C10_EXPOSURE_HCG_STEP	1
#define OX03C10_REG_EXPOSURE_DCG_H	0x3501 // bit[7:0] for exposure[15:8]
#define OX03C10_REG_EXPOSURE_DCG_L	0x3502 // bit[7:0] for exposure[7:0]

// gain ctrl reg for HCG
#define OX03C10_REG_AGAIN_HCG_H		0x3508 // bit[3:0] for RealGain[7:4]
#define OX03C10_REG_AGAIN_HCG_L		0x3509 // bit[7:4] for RealGain[3:0]
#define OX03C10_REG_DGAIN_HCG_H		0x350A // bit[3:0] for DigitalGain[13:10]
#define OX03C10_REG_DGAIN_HCG_M		0x350B // bit[7:0] for DigitalGain[9:2]
#define OX03C10_REG_DGAIN_HCG_L		0x350C // bit[7:6] for DigitalGain[1:0]

// gain ctrl reg for LCG
#define OX03C10_REG_AGAIN_LCG_H		0x3588 // bit[3:0] for RealGain[7:4]
#define OX03C10_REG_AGAIN_LCG_L		0x3589 // bit[7:4] for RealGain[3:0]
#define OX03C10_REG_DGAIN_LCG_H		0x358A // bit[3:0] for DigitalGain[13:10]
#define OX03C10_REG_DGAIN_LCG_M		0x358B // bit[7:0] for DigitalGain[9:2]
#define OX03C10_REG_DGAIN_LCG_L		0x358C // bit[7:6] for DigitalGain[1:0]

// exposure and gain ctrl reg for SPD
#define OX03C10_EXPOSURE_SPD_MIN	4
#define OX03C10_EXPOSURE_SPD_STEP	1
#define OX03C10_REG_EXPOSURE_SPD_H	0x3541 // bit[7:0] for exposure[15:8]
#define OX03C10_REG_EXPOSURE_SPD_L	0x3542 // bit[7:0] for exposure[7:0]
#define OX03C10_REG_AGAIN_SPD_H		0x3548 // bit[3:0] for RealGain[7:4]
#define OX03C10_REG_AGAIN_SPD_L		0x3549 // bit[7:4] for RealGain[3:0]
#define OX03C10_REG_DGAIN_SPD_H		0x354A // bit[3:0] for DigitalGain[13:10]
#define OX03C10_REG_DGAIN_SPD_M		0x354B // bit[7:0] for DigitalGain[9:2]
#define OX03C10_REG_DGAIN_SPD_L		0x354C // bit[7:6] for DigitalGain[1:0]

// exposure and gain ctrl reg for VS
#define OX03C10_EXPOSURE_VS_MIN		4
#define OX03C10_EXPOSURE_VS_STEP	1
#define OX03C10_REG_EXPOSURE_VS_H	0x35C1 // bit[7:0] for exposure[15:8]
#define OX03C10_REG_EXPOSURE_VS_L	0x35C2 // bit[7:0] for exposure[7:0]
#define OX03C10_REG_AGAIN_VS_H		0x35C8 // bit[3:0] for RealGain[7:4]
#define OX03C10_REG_AGAIN_VS_L		0x35C9 // bit[7:4] for RealGain[3:0]
#define OX03C10_REG_DGAIN_VS_H		0x35CA // bit[3:0] for DigitalGain[13:10]
#define OX03C10_REG_DGAIN_VS_M		0x35CB // bit[7:0] for DigitalGain[9:2]
#define OX03C10_REG_DGAIN_VS_L		0x35CC // bit[7:6] for DigitalGain[1:0]

#define OX03C10_GROUP_UPDATE_ADDRESS		0x3208
#define OX03C10_GROUP_UPDATE_START_DATA		0x00
#define OX03C10_GROUP_UPDATE_END_DATA		0x10
#define OX03C10_GROUP_UPDATE_LAUNCH		0xA0

#define OX03C10_GROUP1_UPDATE_START_DATA	0x01
#define OX03C10_GROUP1_UPDATE_END_DATA		0x11
#define OX03C10_GROUP1_UPDATE_LAUNCH		0xA1

#define OX03C10_REG_TEST_PATTERN	0x5040
#define OX03C10_TEST_PATTERN_ENABLE	0x80
#define OX03C10_TEST_PATTERN_DISABLE	0x0

#define OX03C10_REG_VTS			0x380E

#define OX03C10_REG_HCG_B_GAIN		0x5280
#define OX03C10_REG_HCG_GB_GAIN		0x5282
#define OX03C10_REG_HCG_GR_GAIN		0x5284
#define OX03C10_REG_HCG_R_GAIN		0x5286

#define OX03C10_REG_LCG_B_GAIN		0x5480
#define OX03C10_REG_LCG_GB_GAIN		0x5482
#define OX03C10_REG_LCG_GR_GAIN		0x5484
#define OX03C10_REG_LCG_R_GAIN		0x5486

#define OX03C10_REG_SPD_B_GAIN		0x5680
#define OX03C10_REG_SPD_GB_GAIN		0x5682
#define OX03C10_REG_SPD_GR_GAIN		0x5684
#define OX03C10_REG_SPD_R_GAIN		0x5686

#define OX03C10_REG_VS_B_GAIN		0x5880
#define OX03C10_REG_VS_GB_GAIN		0x5882
#define OX03C10_REG_VS_GR_GAIN		0x5884
#define OX03C10_REG_VS_R_GAIN		0x5886

#define OX03C10_REG_HCG_BLC		0x4026
#define OX03C10_REG_LCG_BLC		0x4028
#define OX03C10_REG_SPD_BLC		0x402A
#define OX03C10_REG_VS_BLC		0x402C

#define OX03C10_VFLIP_REG		0x3820
#define MIRROR_BIT_MASK			BIT(5)
#define FLIP_BIT_MASK			BIT(2)

/* I2C default address */
#define OX03C10_I2C_ADDR_DEF		0x36

/* register address: 16bit */
#define OX03C10_REG_ADDR_16BITS		2

/* register value: 8bit or 16bit or 24bit */
#define OX03C10_REG_VALUE_08BIT		1
#define OX03C10_REG_VALUE_16BIT		2
#define OX03C10_REG_VALUE_24BIT		3

#define I2C_REG_NULL			0xFFFF
#define I2C_REG_DELAY			0xFFEE

struct i2c_regval {
	u16 reg_addr;
	u8 reg_val;
};

/*
 * ox03c10 hdr operating mode
 *
 * Note: Please confirm if the SoC supports RAW16
 *
 * Each Pixel has two photo diodes with independent
 *   exposure gain controls to extend the dynamic range.
 *
 * LPD: Large Photo Diode
 *   LPD for HCG, LCG and VS
 * SPD: Small Photo Diode
 *
 * DCG: Dual Conversion Gain
 *   HCG: High Conversion Gain
 *   LCG: Low Conversion Gain
 * VS: Very Short Exposure
 *
 * PWL: PieceWise Linear
 *   HDR3: PWL12, PWL14, PWL16
 *   HDR4: PWL12, PWL14, PWL16, PWL20
 *
 * LFM: LED Flicker Mitigation
 *
 * HDR3: DCG (HCG + LCG) + VS or DCG (HCG + LCG) + SPD
 *   uncompressed 20bit
 * HDR4: DCG (HCG + LCG) + SPD + VS
 *   uncompressed 24bit
 */
enum ox03c10_hdr_operating_mode {
	OX03C10_HDR3_DCG_VS_12BIT = 0,
	OX03C10_HDR3_DCG_SPD_12BIT = 1,
	OX03C10_HDR3_DCG_VS_LFM_16BIT = 2,
	OX03C10_HDR_OPERATING_MODE_MAX,
};

struct ox03c10_mode {
	u32 bus_fmt;
	u32 width;
	u32 height;
	struct v4l2_fract max_fps;
	u32 hts_def;
	u32 vts_def;
	u32 exp_def;
	u32 exp_mode;

	u32 link_freq_idx;
	u32 bpp;
	u32 hdr_mode;
	struct rkmodule_hdr_compr *hdr_compr;
	u32 hdr_operating_mode;
	u32 vc[PAD_MAX];
	const struct i2c_regval *reg_list;
	const struct i2c_regval *linear_reg_list;
};

struct ox03c10 {
	struct i2c_client		*client;
	struct regulator		*poc_regulator;

	struct mutex			mutex;

	struct v4l2_subdev		subdev;
	struct media_pad		pad;
	struct v4l2_ctrl_handler	ctrl_handler;
	struct v4l2_ctrl		*exposure;
	struct v4l2_ctrl		*anal_gain;
	struct v4l2_ctrl		*digi_gain;
	struct v4l2_ctrl		*hblank;
	struct v4l2_ctrl		*vblank;
	struct v4l2_ctrl		*pixel_rate;
	struct v4l2_ctrl		*link_freq;
	struct v4l2_ctrl		*h_flip;
	struct v4l2_ctrl		*v_flip;
	struct v4l2_ctrl		*test_pattern;

	struct v4l2_fwnode_endpoint	bus_cfg;

	bool				streaming;
	bool				power_on;

	const struct ox03c10_mode	*supported_modes;
	const struct ox03c10_mode	*cur_mode;
	u32				cfg_modes_num;

	u32				module_index;
	const char			*module_facing;
	const char			*module_name;
	const char			*len_name;

	bool				has_init_exp;
	bool				has_init_wbgain;
	struct preisp_hdrae_exp_s	init_hdrae_exp;
	struct rkmodule_wb_gain_group	init_wbgain;
	struct rkmodule_dcg_ratio	dcg_ratio;
	struct rkmodule_dcg_ratio	spd_ratio;

	u8				cam_i2c_addr_def;
	u8				cam_i2c_addr_map;

	struct maxim_remote_ser		*remote_ser;
};

/*
 * hdr_operating_mode: OX03C10_HDR3_DCG_SPD_12BIT
 */
static const struct i2c_regval ox03c10_1920x1080_30fps_HDR3_DCG_SPD_PWL12_mipi600[] = {
	{0x0103, 0x01},
	{0x0107, 0x01},
	{I2C_REG_DELAY, 6},
	{0x4d5a, 0x1c},
	{0x4d09, 0xff},
	{0x4d09, 0xdf},
	{0x3208, 0x04},
	{0x4620, 0x04},
	{0x3208, 0x14},
	{0x3208, 0x05},
	{0x4620, 0x04},
	{0x3208, 0x15},
	{0x3208, 0x02},
	{0x3507, 0x00},
	{0x3208, 0x12},
	{0x3208, 0xa2},
	{0x0301, 0xc8},
	{0x0303, 0x01},
	{0x0304, 0x01},
	{0x0305, 0x2c},
	{0x0306, 0x04},
	{0x0307, 0x03},
	{0x0316, 0x00},
	{0x0317, 0x00},
	{0x0318, 0x00},
	{0x0323, 0x05},
	{0x0324, 0x01},
	{0x0325, 0x2c},
	{0x032e, 0x00},
	{0x032a, 0x04},
	{0x0326, 0x09},
	{0x0327, 0x04},
	{0x0331, 0x04},
	{0x0400, 0xe0},
	{0x0401, 0x80},
	{0x0403, 0xde},
	{0x0404, 0x34},
	{0x0405, 0x3b},
	{0x0406, 0xd4},
	{0x0407, 0x08},
	{0x0408, 0xe0},
	{0x0409, 0x62},
	{0x040a, 0xde},
	{0x040b, 0x34},
	{0x040c, 0x8f},
	{0x040d, 0x9b},
	{0x040e, 0x08},
	{0x2803, 0xfe},
	{0x280b, 0x00},
	{0x280c, 0x79},
	{0x3001, 0x03},
	{0x3002, 0xf8},
	{0x3005, 0x80},
	{0x3007, 0x01},
	{0x3008, 0x80},
	{0x3012, 0x41},
	{0x3020, 0x05},
	{0x3700, 0x28},
	{0x3701, 0x15},
	{0x3702, 0x19},
	{0x3703, 0x23},
	{0x3704, 0x0a},
	{0x3705, 0x00},
	{0x3706, 0x3e},
	{0x3707, 0x0d},
	{0x3708, 0x50},
	{0x3709, 0x5a},
	{0x370a, 0x00},
	{0x370b, 0x96},
	{0x3711, 0x11},
	{0x3712, 0x13},
	{0x3717, 0x02},
	{0x3718, 0x73},
	{0x372c, 0x40},
	{0x3733, 0x01},
	{0x3738, 0x36},
	{0x3739, 0x36},
	{0x373a, 0x25},
	{0x373b, 0x25},
	{0x373f, 0x21},
	{0x3740, 0x21},
	{0x3741, 0x21},
	{0x3742, 0x21},
	{0x3747, 0x28},
	{0x3748, 0x28},
	{0x3749, 0x19},
	{0x3755, 0x1a},
	{0x3756, 0x0a},
	{0x3757, 0x1c},
	{0x3765, 0x19},
	{0x3766, 0x05},
	{0x3767, 0x05},
	{0x3768, 0x13},
	{0x376c, 0x07},
	{0x3778, 0x20},
	{0x377c, 0xc8},
	{0x3781, 0x02},
	{0x3783, 0x02},
	{0x379c, 0x58},
	{0x379e, 0x00},
	{0x379f, 0x00},
	{0x37a0, 0x00},
	{0x37bc, 0x22},
	{0x37c0, 0x01},
	{0x37c4, 0x3e},
	{0x37c5, 0x3e},
	{0x37c6, 0x2a},
	{0x37c7, 0x28},
	{0x37c8, 0x02},
	{0x37c9, 0x12},
	{0x37cb, 0x29},
	{0x37cd, 0x29},
	{0x37d2, 0x00},
	{0x37d3, 0x73},
	{0x37d6, 0x00},
	{0x37d7, 0x6b},
	{0x37dc, 0x00},
	{0x37df, 0x54},
	{0x37e2, 0x00},
	{0x37e3, 0x00},
	{0x37f8, 0x00},
	{0x37f9, 0x01},
	{0x37fa, 0x00},
	{0x37fb, 0x19},
	{0x3c03, 0x01},
	{0x3c04, 0x01},
	{0x3c06, 0x21},
	{0x3c08, 0x01},
	{0x3c09, 0x01},
	{0x3c0a, 0x01},
	{0x3c0b, 0x21},
	{0x3c13, 0x21},
	{0x3c14, 0x82},
	{0x3c16, 0x13},
	{0x3c21, 0x00},
	{0x3c22, 0xf3},
	{0x3c37, 0x12},
	{0x3c38, 0x31},
	{0x3c3c, 0x00},
	{0x3c3d, 0x03},
	{0x3c44, 0x16},
	{0x3c5c, 0x8a},
	{0x3c5f, 0x03},
	{0x3c61, 0x80},
	{0x3c6f, 0x2b},
	{0x3c70, 0x5f},
	{0x3c71, 0x2c},
	{0x3c72, 0x2c},
	{0x3c73, 0x2c},
	{0x3c76, 0x12},
	{0x3182, 0x12},
	{0x320e, 0x00},
	{0x320f, 0x00},
	{0x3211, 0x61},
	{0x3215, 0xcd},
	{0x3219, 0x08},
	{0x3506, 0x20},
	{0x350a, 0x01},
	{0x350b, 0x00},
	{0x350c, 0x00},
	{0x3586, 0x30},
	{0x358a, 0x01},
	{0x358b, 0x00},
	{0x358c, 0x00},
	{0x3541, 0x00},
	{0x3542, 0x04},
	{0x3546, 0x10},
	{0x3548, 0x04},
	{0x3549, 0x40},
	{0x354a, 0x01},
	{0x354b, 0x00},
	{0x354c, 0x00},
	{0x35c1, 0x00},
	{0x35c2, 0x02},
	{0x35c6, 0x90},
	{0x3600, 0x8f},
	{0x3605, 0x16},
	{0x3609, 0xf0},
	{0x360a, 0x01},
	{0x360e, 0x1d},
	{0x360f, 0x10},
	{0x3610, 0x70},
	{0x3611, 0x3a},
	{0x3612, 0x28},
	{0x361a, 0x29},
	{0x361b, 0x6c},
	{0x361c, 0x0b},
	{0x361d, 0x00},
	{0x361e, 0xfc},
	{0x362a, 0x00},
	{0x364d, 0x0f},
	{0x364e, 0x18},
	{0x364f, 0x12},
	{0x3653, 0x1c},
	{0x3654, 0x00},
	{0x3655, 0x1f},
	{0x3656, 0x1f},
	{0x3657, 0x0c},
	{0x3658, 0x0a},
	{0x3659, 0x14},
	{0x365a, 0x18},
	{0x365b, 0x14},
	{0x365c, 0x10},
	{0x365e, 0x12},
	{0x3674, 0x08},
	{0x3677, 0x3a},
	{0x3678, 0x3a},
	{0x3679, 0x19},
	{0x3802, 0x00},
	{0x3803, 0x04},
	{0x3806, 0x05},
	{0x3807, 0x0b},
	{0x3808, 0x07},
	{0x3809, 0x80},
	{0x380a, 0x04},
	{0x380b, 0x38},
	{0x380c, 0x08},
	{0x380d, 0x8e},
	{0x380e, 0x02},
	{0x380f, 0xae},
	{0x3810, 0x00},
	{0x3811, 0x08},
	{0x3812, 0x00},
	{0x3813, 0x68},
	{0x3816, 0x01},
	{0x3817, 0x01},
	{0x381c, 0x18},
	{0x381e, 0x01},
	{0x381f, 0x01},
	{0x3820, 0x00},
	{0x3821, 0x19},
	{0x3832, 0x00},
	{0x3834, 0x00},
	{0x384c, 0x04},
	{0x384d, 0x1a},
	{0x3850, 0x00},
	{0x3851, 0x42},
	{0x3852, 0x00},
	{0x3853, 0x40},
	{0x3858, 0x04},
	{0x388c, 0x04},
	{0x388d, 0x56},
	{0x3b40, 0x05},
	{0x3b41, 0x40},
	{0x3b42, 0x00},
	{0x3b43, 0x90},
	{0x3b44, 0x02},
	{0x3b45, 0x00},
	{0x3b46, 0x02},
	{0x3b47, 0x00},
	{0x3b48, 0x19},
	{0x3b49, 0x12},
	{0x3b4a, 0x16},
	{0x3b4b, 0x2e},
	{0x3b4c, 0x03},
	{0x3b4d, 0x00},
	{0x3b86, 0x00},
	{0x3b87, 0x34},
	{0x3b88, 0x00},
	{0x3b89, 0x08},
	{0x3b8a, 0x05},
	{0x3b8b, 0x00},
	{0x3b8c, 0x07},
	{0x3b8d, 0x80},
	{0x3b8e, 0x00},
	{0x3b8f, 0x00},
	{0x3b92, 0x05},
	{0x3b93, 0x00},
	{0x3b94, 0x07},
	{0x3b95, 0x80},
	{0x3b9e, 0x09},
	{0x3d85, 0x05},
	{0x3d8a, 0x03},
	{0x3d8b, 0xff},
	{0x3d99, 0x00},
	{0x3d9a, 0x9f},
	{0x3d9b, 0x00},
	{0x3d9c, 0xa0},
	{0x3da4, 0x00},
	{0x3da7, 0x50},
	{0x420e, 0x6b},
	{0x420f, 0x6e},
	{0x4210, 0x06},
	{0x4211, 0xc1},
	{0x421e, 0x02},
	{0x421f, 0x45},
	{0x4220, 0xe1},
	{0x4221, 0x01},
	{0x4301, 0xff},
	{0x4307, 0x03},
	{0x4308, 0x13},
	{0x430a, 0x13},
	{0x430d, 0x93},
	{0x430f, 0x57},
	{0x4310, 0x95},
	{0x4311, 0x16},
	{0x4316, 0x00},
	{0x4317, 0x08},
	{0x4319, 0x03},
	{0x431a, 0x00},
	{0x431b, 0x00},
	{0x431d, 0x2a},
	{0x431e, 0x11},
	{0x431f, 0x20},
	{0x4320, 0x19},
	{0x4323, 0x80},
	{0x4324, 0x00},
	{0x4503, 0x4e},
	{0x4505, 0x00},
	{0x4509, 0x00},
	{0x450a, 0x00},
	{0x4580, 0xf8},
	{0x4583, 0x07},
	{0x4584, 0x6a},
	{0x4585, 0x08},
	{0x4586, 0x05},
	{0x4587, 0x04},
	{0x4588, 0x73},
	{0x4589, 0x05},
	{0x458a, 0x1f},
	{0x458b, 0x02},
	{0x458c, 0xdc},
	{0x458d, 0x03},
	{0x458e, 0x02},
	{0x4597, 0x07},
	{0x4598, 0x40},
	{0x4599, 0x0e},
	{0x459a, 0x0e},
	{0x459b, 0xf5},
	{0x459c, 0xf1},
	{0x4602, 0x00},
	{0x4603, 0x13},
	{0x4604, 0x00},
	{0x4609, 0x60},
	{0x460a, 0x30},
	{0x4610, 0x00},
	{0x4611, 0x40},
	{0x4612, 0x01},
	{0x4613, 0x00},
	{0x4614, 0x00},
	{0x4615, 0x40},
	{0x4616, 0x01},
	{0x4617, 0x00},
	{0x4800, 0x04},
	{0x480a, 0x22},
	{0x4813, 0xe4},
	{0x4814, 0x2a},
	{0x4837, 0x1a},
	{0x484b, 0x47},
	{0x484f, 0x00},
	{0x4887, 0x51},
	{0x4d00, 0x4a},
	{0x4d01, 0x18},
	{0x4d05, 0xff},
	{0x4d06, 0x88},
	{0x4d08, 0x63},
	{0x4d09, 0xdf},
	{0x4d15, 0x7d},
	{0x4d1a, 0x20},
	{0x4d30, 0x0a},
	{0x4d31, 0x00},
	{0x4d34, 0x7d},
	{0x4d3c, 0x7d},
	{0x4f00, 0x3f},
	{0x4f01, 0xff},
	{0x4f02, 0xff},
	{0x4f03, 0x2c},
	{0x4f04, 0xe0},
	{0x6a00, 0x00},
	{0x6a01, 0x20},
	{0x6a02, 0x00},
	{0x6a03, 0x20},
	{0x6a04, 0x02},
	{0x6a05, 0x80},
	{0x6a06, 0x01},
	{0x6a07, 0xe0},
	{0x6a08, 0xcf},
	{0x6a09, 0x01},
	{0x6a0a, 0x40},
	{0x6a20, 0x00},
	{0x6a21, 0x02},
	{0x6a22, 0x00},
	{0x6a23, 0x00},
	{0x6a24, 0x00},
	{0x6a25, 0x00},
	{0x6a26, 0x00},
	{0x6a27, 0x00},
	{0x6a28, 0x00},
	{0x5000, 0x8f},
	{0x5001, 0x75},
	{0x5002, 0x7f},
	{0x5003, 0x7a},
	{0x5004, 0x3e},
	{0x5005, 0x1e},
	{0x5006, 0x1e},
	{0x5007, 0x1e},
	{0x5008, 0x00},
	{0x500c, 0x00},
	{0x502c, 0x00},
	{0x502e, 0x00},
	{0x502f, 0x00},
	{0x504b, 0x00},
	{0x5053, 0x00},
	{0x505b, 0x00},
	{0x5063, 0x00},
	{0x5070, 0x00},
	{0x5074, 0x04},
	{0x507a, 0x04},
	{0x507b, 0x09},
	{0x5500, 0x02},
	{0x5700, 0x02},
	{0x5900, 0x02},
	{0x6007, 0x04},
	{0x6008, 0x05},
	{0x6009, 0x02},
	{0x600b, 0x08},
	{0x600c, 0x07},
	{0x600d, 0x88},
	{0x6016, 0x00},
	{0x6027, 0x04},
	{0x6028, 0x05},
	{0x6029, 0x02},
	{0x602b, 0x08},
	{0x602c, 0x07},
	{0x602d, 0x88},
	{0x6047, 0x04},
	{0x6048, 0x05},
	{0x6049, 0x02},
	{0x604b, 0x08},
	{0x604c, 0x07},
	{0x604d, 0x88},
	{0x6067, 0x04},
	{0x6068, 0x05},
	{0x6069, 0x02},
	{0x606b, 0x08},
	{0x606c, 0x07},
	{0x606d, 0x88},
	{0x6087, 0x04},
	{0x6088, 0x05},
	{0x6089, 0x02},
	{0x608b, 0x08},
	{0x608c, 0x07},
	{0x608d, 0x88},
	{0x5e00, 0x00},
	{0x5e01, 0x08},
	{0x5e02, 0x09},
	{0x5e03, 0x0a},
	{0x5e04, 0x0b},
	{0x5e05, 0x0c},
	{0x5e06, 0x0c},
	{0x5e07, 0x0c},
	{0x5e08, 0x0c},
	{0x5e09, 0x0c},
	{0x5e0a, 0x0d},
	{0x5e0b, 0x0d},
	{0x5e0c, 0x0d},
	{0x5e0d, 0x0d},
	{0x5e0e, 0x0d},
	{0x5e0f, 0x0d},
	{0x5e10, 0x0d},
	{0x5e11, 0x0d},
	{0x5e12, 0x0e},
	{0x5e13, 0x0e},
	{0x5e14, 0x0e},
	{0x5e15, 0x0e},
	{0x5e16, 0x0e},
	{0x5e17, 0x0e},
	{0x5e18, 0x0e},
	{0x5e19, 0x10},
	{0x5e1a, 0x11},
	{0x5e1b, 0x11},
	{0x5e1c, 0x12},
	{0x5e1d, 0x12},
	{0x5e1e, 0x14},
	{0x5e1f, 0x15},
	{0x5e20, 0x17},
	{0x5e21, 0x17},
	{0x5e22, 0x00},
	{0x5e23, 0x01},
	{0x5e26, 0x00},
	{0x5e27, 0x3f},
	{0x5e29, 0x00},
	{0x5e2a, 0x40},
	{0x5e2c, 0x00},
	{0x5e2d, 0x40},
	{0x5e2f, 0x00},
	{0x5e30, 0x40},
	{0x5e32, 0x00},
	{0x5e33, 0x40},
	{0x5e34, 0x00},
	{0x5e35, 0x00},
	{0x5e36, 0x40},
	{0x5e37, 0x00},
	{0x5e38, 0x00},
	{0x5e39, 0x40},
	{0x5e3a, 0x00},
	{0x5e3b, 0x00},
	{0x5e3c, 0x40},
	{0x5e3d, 0x00},
	{0x5e3e, 0x00},
	{0x5e3f, 0x40},
	{0x5e40, 0x00},
	{0x5e41, 0x00},
	{0x5e42, 0x60},
	{0x5e43, 0x00},
	{0x5e44, 0x00},
	{0x5e45, 0x60},
	{0x5e46, 0x00},
	{0x5e47, 0x00},
	{0x5e48, 0x60},
	{0x5e49, 0x00},
	{0x5e4a, 0x00},
	{0x5e4b, 0x60},
	{0x5e4c, 0x00},
	{0x5e4d, 0x00},
	{0x5e4e, 0x60},
	{0x5e50, 0x00},
	{0x5e51, 0x60},
	{0x5e53, 0x00},
	{0x5e54, 0x60},
	{0x5e56, 0x00},
	{0x5e57, 0x80},
	{0x5e59, 0x00},
	{0x5e5a, 0x80},
	{0x5e5c, 0x00},
	{0x5e5d, 0x80},
	{0x5e5f, 0x00},
	{0x5e60, 0x80},
	{0x5e62, 0x00},
	{0x5e63, 0x80},
	{0x5e65, 0x00},
	{0x5e66, 0x80},
	{0x5e68, 0x00},
	{0x5e69, 0x80},
	{0x5e6b, 0x01},
	{0x5e6c, 0x20},
	{0x5e6e, 0x01},
	{0x5e6f, 0xd0},
	{0x5e71, 0x01},
	{0x5e72, 0x30},
	{0x5e74, 0x01},
	{0x5e75, 0x80},
	{0x5e77, 0x01},
	{0x5e78, 0x00},
	{0x5e7a, 0x00},
	{0x5e7b, 0x00},
	{0x5e7d, 0x00},
	{0x5e7e, 0x00},
	{0x5e80, 0x00},
	{0x5e81, 0x00},
	{0x5e83, 0x00},
	{0x5e84, 0x00},
	{0x5f00, 0x02},
	{0x5f01, 0x08},
	{0x5f02, 0x09},
	{0x5f03, 0x0a},
	{0x5f04, 0x0b},
	{0x5f05, 0x0c},
	{0x5f06, 0x0c},
	{0x5f07, 0x0c},
	{0x5f08, 0x0c},
	{0x5f09, 0x0c},
	{0x5f0a, 0x0d},
	{0x5f0b, 0x0d},
	{0x5f0c, 0x0d},
	{0x5f0d, 0x0d},
	{0x5f0e, 0x0d},
	{0x5f0f, 0x0e},
	{0x5f10, 0x0e},
	{0x5f11, 0x0e},
	{0x5f12, 0x0e},
	{0x5f13, 0x0f},
	{0x5f14, 0x0f},
	{0x5f15, 0x10},
	{0x5f16, 0x11},
	{0x5f17, 0x11},
	{0x5f18, 0x12},
	{0x5f19, 0x12},
	{0x5f1a, 0x13},
	{0x5f1b, 0x13},
	{0x5f1c, 0x14},
	{0x5f1d, 0x14},
	{0x5f1e, 0x16},
	{0x5f1f, 0x16},
	{0x5f20, 0x16},
	{0x5f21, 0x08},
	{0x5f22, 0x00},
	{0x5f23, 0x01},
	{0x5f26, 0x02},
	{0x5f27, 0x00},
	{0x5f29, 0x02},
	{0x5f2a, 0x00},
	{0x5f2c, 0x02},
	{0x5f2d, 0x00},
	{0x5f2f, 0x02},
	{0x5f30, 0x00},
	{0x5f32, 0x02},
	{0x5f33, 0x00},
	{0x5f34, 0x00},
	{0x5f35, 0x02},
	{0x5f36, 0x00},
	{0x5f37, 0x00},
	{0x5f38, 0x02},
	{0x5f39, 0x00},
	{0x5f3a, 0x00},
	{0x5f3b, 0x02},
	{0x5f3c, 0x00},
	{0x5f3d, 0x00},
	{0x5f3e, 0x02},
	{0x5f3f, 0x00},
	{0x5f40, 0x00},
	{0x5f41, 0x02},
	{0x5f42, 0x00},
	{0x5f43, 0x00},
	{0x5f44, 0x02},
	{0x5f45, 0x00},
	{0x5f46, 0x00},
	{0x5f47, 0x04},
	{0x5f48, 0x00},
	{0x5f49, 0x00},
	{0x5f4a, 0x04},
	{0x5f4b, 0x00},
	{0x5f4c, 0x00},
	{0x5f4d, 0x04},
	{0x5f4e, 0x00},
	{0x5f50, 0x04},
	{0x5f51, 0x00},
	{0x5f53, 0x04},
	{0x5f54, 0x00},
	{0x5f56, 0x04},
	{0x5f57, 0x00},
	{0x5f59, 0x04},
	{0x5f5a, 0x00},
	{0x5f5c, 0x04},
	{0x5f5d, 0x00},
	{0x5f5f, 0x08},
	{0x5f60, 0x00},
	{0x5f62, 0x08},
	{0x5f63, 0x00},
	{0x5f65, 0x08},
	{0x5f66, 0x00},
	{0x5f68, 0x08},
	{0x5f69, 0x00},
	{0x5f6b, 0x08},
	{0x5f6c, 0x00},
	{0x5f6e, 0x10},
	{0x5f6f, 0x00},
	{0x5f71, 0x10},
	{0x5f72, 0x00},
	{0x5f74, 0x10},
	{0x5f75, 0x00},
	{0x5f77, 0x10},
	{0x5f78, 0x00},
	{0x5f7a, 0x20},
	{0x5f7b, 0x00},
	{0x5f7d, 0x20},
	{0x5f7e, 0x00},
	{0x5f80, 0x20},
	{0x5f81, 0x00},
	{0x5f83, 0x00},
	{0x5f84, 0xff},
	{0x5240, 0x0f},
	{0x5243, 0x00},
	{0x5244, 0x00},
	{0x5245, 0x00},
	{0x5246, 0x00},
	{0x5247, 0x00},
	{0x5248, 0x00},
	{0x5249, 0x00},
	{0x5440, 0x0f},
	{0x5443, 0x00},
	{0x5445, 0x00},
	{0x5447, 0x00},
	{0x5448, 0x00},
	{0x5449, 0x00},
	{0x5640, 0x0f},
	{0x5642, 0x00},
	{0x5643, 0x00},
	{0x5644, 0x00},
	{0x5645, 0x00},
	{0x5646, 0x00},
	{0x5647, 0x00},
	{0x5649, 0x00},
	{0x5840, 0x0f},
	{0x5842, 0x00},
	{0x5843, 0x00},
	{0x5845, 0x00},
	{0x5846, 0x00},
	{0x5847, 0x00},
	{0x5848, 0x00},
	{0x5849, 0x00},
	{0x4001, 0x2b},
	{0x4008, 0x02},
	{0x4009, 0x03},
	{0x4018, 0x12},
	{0x4022, 0x40},
	{0x4023, 0x20},
	{0x4026, 0x00},
	{0x4027, 0x40},
	{0x4028, 0x00},
	{0x4029, 0x40},
	{0x402a, 0x00},
	{0x402b, 0x40},
	{0x402c, 0x00},
	{0x402d, 0x40},
	{0x405e, 0x00},
	{0x405f, 0x00},
	{0x4060, 0x00},
	{0x4061, 0x00},
	{0x4062, 0x00},
	{0x4063, 0x00},
	{0x4064, 0x00},
	{0x4065, 0x00},
	{0x4066, 0x00},
	{0x4067, 0x00},
	{0x4068, 0x00},
	{0x4069, 0x00},
	{0x406a, 0x00},
	{0x406b, 0x00},
	{0x406c, 0x00},
	{0x406d, 0x00},
	{0x406e, 0x00},
	{0x406f, 0x00},
	{0x4070, 0x00},
	{0x4071, 0x00},
	{0x4072, 0x00},
	{0x4073, 0x00},
	{0x4074, 0x00},
	{0x4075, 0x00},
	{0x4076, 0x00},
	{0x4077, 0x00},
	{0x4078, 0x00},
	{0x4079, 0x00},
	{0x407a, 0x00},
	{0x407b, 0x00},
	{0x407c, 0x00},
	{0x407d, 0x00},
	{0x407e, 0xcc},
	{0x407f, 0x18},
	{0x4080, 0xff},
	{0x4081, 0xff},
	{0x4082, 0x01},
	{0x4083, 0x53},
	{0x4084, 0x01},
	{0x4085, 0x2b},
	{0x4086, 0x00},
	{0x4087, 0xb3},
	{0x4640, 0x40},
	{0x4641, 0x11},
	{0x4642, 0x0e},
	{0x4643, 0xee},
	{0x4646, 0x0f},
	{0x4648, 0x00},
	{0x4649, 0x03},
	{0x4d09, 0xff},
	{0x4d09, 0xdf},
	{0x5b80, 0x01},
	{0x5c00, 0x08},
	{0x5c80, 0x00},
	{0x5bbe, 0x12},
	{0x5c3e, 0x12},
	{0x5cbe, 0x12},
	{0x5b8a, 0x80},
	{0x5b8b, 0x80},
	{0x5b8c, 0x80},
	{0x5b8d, 0x80},
	{0x5b8e, 0x80},
	{0x5b8f, 0x40},
	{0x5b90, 0x80},
	{0x5b91, 0x80},
	{0x5b92, 0x80},
	{0x5b93, 0x60},
	{0x5b94, 0x00},
	{0x5b95, 0x00},
	{0x5b96, 0x40},
	{0x5b97, 0x80},
	{0x5b98, 0x10},
	{0x5b99, 0x00},
	{0x5b9a, 0x00},
	{0x5b9b, 0x00},
	{0x5b9c, 0x00},
	{0x5b9d, 0x00},
	{0x5b9e, 0x00},
	{0x5b9f, 0x00},
	{0x5ba0, 0x00},
	{0x5ba1, 0x00},
	{0x5ba2, 0x00},
	{0x5ba3, 0x00},
	{0x5ba4, 0x00},
	{0x5ba5, 0x00},
	{0x5ba6, 0x00},
	{0x5ba7, 0x00},
	{0x5ba8, 0x00},
	{0x5ba9, 0xc0},
	{0x5baa, 0x01},
	{0x5bab, 0x40},
	{0x5bac, 0x02},
	{0x5bad, 0x40},
	{0x5bae, 0x00},
	{0x5baf, 0x50},
	{0x5bb0, 0x00},
	{0x5bb1, 0x60},
	{0x5bb2, 0x00},
	{0x5bb3, 0xc0},
	{0x5c0a, 0x80},
	{0x5c0b, 0x80},
	{0x5c0c, 0x80},
	{0x5c0d, 0x80},
	{0x5c0e, 0x60},
	{0x5c0f, 0x80},
	{0x5c10, 0x80},
	{0x5c11, 0x80},
	{0x5c12, 0x60},
	{0x5c13, 0x20},
	{0x5c14, 0x80},
	{0x5c15, 0x80},
	{0x5c16, 0x80},
	{0x5c17, 0x20},
	{0x5c18, 0x00},
	{0x5c19, 0x80},
	{0x5c1a, 0x40},
	{0x5c1b, 0x20},
	{0x5c1c, 0x00},
	{0x5c1d, 0x00},
	{0x5c1e, 0x80},
	{0x5c1f, 0x00},
	{0x5c20, 0x00},
	{0x5c21, 0x00},
	{0x5c22, 0x00},
	{0x5c23, 0x00},
	{0x5c24, 0x00},
	{0x5c25, 0x00},
	{0x5c26, 0x00},
	{0x5c27, 0x00},
	{0x5c28, 0x02},
	{0x5c29, 0x00},
	{0x5c2a, 0x02},
	{0x5c2b, 0x76},
	{0x5c2c, 0x03},
	{0x5c2d, 0x08},
	{0x5c2e, 0x00},
	{0x5c2f, 0x80},
	{0x5c30, 0x01},
	{0x5c31, 0x00},
	{0x5c32, 0x02},
	{0x5c33, 0x00},
	{0x5c8a, 0x80},
	{0x5c8b, 0x80},
	{0x5c8c, 0x80},
	{0x5c8d, 0x80},
	{0x5c8e, 0x80},
	{0x5c8f, 0x80},
	{0x5c90, 0x80},
	{0x5c91, 0x80},
	{0x5c92, 0x80},
	{0x5c93, 0x60},
	{0x5c94, 0x80},
	{0x5c95, 0x80},
	{0x5c96, 0x80},
	{0x5c97, 0x60},
	{0x5c98, 0x40},
	{0x5c99, 0x80},
	{0x5c9a, 0x80},
	{0x5c9b, 0x80},
	{0x5c9c, 0x40},
	{0x5c9d, 0x20},
	{0x5c9e, 0x80},
	{0x5c9f, 0x80},
	{0x5ca0, 0x80},
	{0x5ca1, 0x20},
	{0x5ca2, 0x00},
	{0x5ca3, 0x80},
	{0x5ca4, 0x80},
	{0x5ca5, 0x80},
	{0x5ca6, 0x00},
	{0x5ca7, 0x00},
	{0x5ca8, 0x01},
	{0x5ca9, 0x00},
	{0x5caa, 0x02},
	{0x5cab, 0x00},
	{0x5cac, 0x03},
	{0x5cad, 0x08},
	{0x5cae, 0x01},
	{0x5caf, 0x00},
	{0x5cb0, 0x02},
	{0x5cb1, 0x00},
	{0x5cb2, 0x03},
	{0x5cb3, 0x08},
	{0x5be7, 0x80},
	{0x5bc9, 0x80},
	{0x5bca, 0x80},
	{0x5bcb, 0x80},
	{0x5bcc, 0x80},
	{0x5bcd, 0x80},
	{0x5bce, 0x80},
	{0x5bcf, 0x80},
	{0x5bd0, 0x80},
	{0x5bd1, 0x80},
	{0x5bd2, 0x20},
	{0x5bd3, 0x80},
	{0x5bd4, 0x40},
	{0x5bd5, 0x20},
	{0x5bd6, 0x00},
	{0x5bd7, 0x00},
	{0x5bd8, 0x00},
	{0x5bd9, 0x00},
	{0x5bda, 0x00},
	{0x5bdb, 0x00},
	{0x5bdc, 0x00},
	{0x5bdd, 0x00},
	{0x5bde, 0x00},
	{0x5bdf, 0x00},
	{0x5be0, 0x00},
	{0x5be1, 0x00},
	{0x5be2, 0x00},
	{0x5be3, 0x00},
	{0x5be4, 0x00},
	{0x5be5, 0x00},
	{0x5be6, 0x00},
	{0x5c49, 0x80},
	{0x5c4a, 0x80},
	{0x5c4b, 0x80},
	{0x5c4c, 0x80},
	{0x5c4d, 0x40},
	{0x5c4e, 0x80},
	{0x5c4f, 0x80},
	{0x5c50, 0x80},
	{0x5c51, 0x60},
	{0x5c52, 0x20},
	{0x5c53, 0x80},
	{0x5c54, 0x80},
	{0x5c55, 0x80},
	{0x5c56, 0x20},
	{0x5c57, 0x00},
	{0x5c58, 0x80},
	{0x5c59, 0x40},
	{0x5c5a, 0x20},
	{0x5c5b, 0x00},
	{0x5c5c, 0x00},
	{0x5c5d, 0x80},
	{0x5c5e, 0x00},
	{0x5c5f, 0x00},
	{0x5c60, 0x00},
	{0x5c61, 0x00},
	{0x5c62, 0x00},
	{0x5c63, 0x00},
	{0x5c64, 0x00},
	{0x5c65, 0x00},
	{0x5c66, 0x00},
	{0x5cc9, 0x80},
	{0x5cca, 0x80},
	{0x5ccb, 0x80},
	{0x5ccc, 0x80},
	{0x5ccd, 0x80},
	{0x5cce, 0x80},
	{0x5ccf, 0x80},
	{0x5cd0, 0x80},
	{0x5cd1, 0x80},
	{0x5cd2, 0x60},
	{0x5cd3, 0x80},
	{0x5cd4, 0x80},
	{0x5cd5, 0x80},
	{0x5cd6, 0x60},
	{0x5cd7, 0x40},
	{0x5cd8, 0x80},
	{0x5cd9, 0x80},
	{0x5cda, 0x80},
	{0x5cdb, 0x40},
	{0x5cdc, 0x20},
	{0x5cdd, 0x80},
	{0x5cde, 0x80},
	{0x5cdf, 0x80},
	{0x5ce0, 0x20},
	{0x5ce1, 0x00},
	{0x5ce2, 0x80},
	{0x5ce3, 0x80},
	{0x5ce4, 0x80},
	{0x5ce5, 0x00},
	{0x5ce6, 0x00},
	{0x5b84, 0x02},
	{0x5b85, 0xcc},
	{0x5bb4, 0x05},
	{0x5bb5, 0xc6},
	{0x5c04, 0x02},
	{0x5c05, 0xcc},
	{0x5c34, 0x05},
	{0x5c35, 0x33},
	{0x5c84, 0x02},
	{0x5c85, 0xcc},
	{0x5cb4, 0x05},
	{0x5cb5, 0x33},
	{0x5bbf, 0x00},
	{0x5bc0, 0x04},
	{0x5bc1, 0x06},
	{0x5bc2, 0xff},
	{0x5bc3, 0x00},
	{0x5bc4, 0x04},
	{0x5bc5, 0x02},
	{0x5bc6, 0xb8},
	{0x5c3f, 0x00},
	{0x5c40, 0x04},
	{0x5c41, 0x07},
	{0x5c42, 0xff},
	{0x5c43, 0x00},
	{0x5c44, 0x04},
	{0x5c45, 0x03},
	{0x5c46, 0xb8},
	{0x5cbf, 0x00},
	{0x5cc0, 0x20},
	{0x5cc1, 0x07},
	{0x5cc2, 0xff},
	{0x5cc3, 0x00},
	{0x5cc4, 0x20},
	{0x5cc5, 0x03},
	{0x5cc6, 0x00},
	{0x5b86, 0x05},
	{0x5c06, 0x05},
	{0x5c86, 0x05},
	{0x5bb8, 0x01},
	{0x5bb9, 0x01},
	{0x5c38, 0x01},
	{0x5c39, 0x01},
	{0x5cb8, 0x01},
	{0x5cb9, 0x01},
	{0x5bc7, 0x00},
	{0x5bc8, 0x80},
	{0x5c47, 0x00},
	{0x5c48, 0x80},
	{0x5cc7, 0x00},
	{0x5cc8, 0x80},
	{0x5bba, 0x01},
	{0x5bbb, 0x00},
	{0x5c3a, 0x01},
	{0x5c3b, 0x00},
	{0x5cba, 0x01},
	{0x5cbb, 0x00},
	{0x5d74, 0x01},
	{0x5d75, 0x00},
	{0x5d1f, 0x81},
	{0x5d11, 0x00},
	{0x5d12, 0x10},
	{0x5d13, 0x10},
	{0x5d15, 0x05},
	{0x5d16, 0x05},
	{0x5d17, 0x05},
	{0x5d08, 0x03},
	{0x5d09, 0x6b},
	{0x5d0a, 0x03},
	{0x5d0b, 0x6b},
	{0x5d18, 0x03},
	{0x5d19, 0x6b},
	{0x52c6, 0x00},
	{0x52c7, 0x12},
	{0x52c8, 0x04},
	{0x52c9, 0x02},
	{0x52ca, 0x01},
	{0x52cb, 0x01},
	{0x52cc, 0x04},
	{0x52cd, 0x02},
	{0x52ce, 0x01},
	{0x52cf, 0x01},
	{0x52d0, 0x03},
	{0x52d1, 0x08},
	{0x52d2, 0x0c},
	{0x54c6, 0x00},
	{0x54c7, 0x12},
	{0x54c8, 0x04},
	{0x54c9, 0x02},
	{0x54ca, 0x01},
	{0x54cb, 0x01},
	{0x54cc, 0x04},
	{0x54cd, 0x02},
	{0x54ce, 0x01},
	{0x54cf, 0x01},
	{0x54d0, 0x03},
	{0x54d1, 0x08},
	{0x54d2, 0x0c},
	{0x56c6, 0x00},
	{0x56c7, 0x12},
	{0x56c8, 0x04},
	{0x56c9, 0x02},
	{0x56ca, 0x01},
	{0x56cb, 0x01},
	{0x56cc, 0x04},
	{0x56cd, 0x02},
	{0x56ce, 0x01},
	{0x56cf, 0x01},
	{0x56d0, 0x03},
	{0x56d1, 0x08},
	{0x56d2, 0x0c},
	{0x58c6, 0x00},
	{0x58c7, 0x12},
	{0x58c8, 0x04},
	{0x58c9, 0x02},
	{0x58ca, 0x01},
	{0x58cb, 0x01},
	{0x58cc, 0x04},
	{0x58cd, 0x02},
	{0x58ce, 0x01},
	{0x58cf, 0x01},
	{0x58d0, 0x03},
	{0x58d1, 0x08},
	{0x58d2, 0x0c},
	{0x5004, 0x1e},
	{0x610a, 0x07},
	{0x610b, 0x80},
	{0x610c, 0x05},
	{0x610d, 0x00},
	{0x6102, 0x3f},
	{0x5d62, 0x07},
	{0x5d40, 0x02},
	{0x5d41, 0x01},
	{0x5d63, 0x08},
	{0x5d64, 0x01},
	{0x5d65, 0xff},
	{0x5d56, 0x00},
	{0x5d57, 0x20},
	{0x5d58, 0x00},
	{0x5d59, 0x20},
	{0x5d5a, 0x00},
	{0x5d5b, 0x0c},
	{0x5d5c, 0x02},
	{0x5d5d, 0x40},
	{0x5d5e, 0x02},
	{0x5d5f, 0x40},
	{0x5d60, 0x03},
	{0x5d61, 0x40},
	{0x5d4a, 0x02},
	{0x5d4b, 0x40},
	{0x5d4c, 0x02},
	{0x5d4d, 0x40},
	{0x5d4e, 0x02},
	{0x5d4f, 0x40},
	{0x5d50, 0x18},
	{0x5d51, 0x80},
	{0x5d52, 0x18},
	{0x5d53, 0x80},
	{0x5d54, 0x18},
	{0x5d55, 0x80},
	{0x5d46, 0x20},
	{0x5d47, 0x00},
	{0x5d48, 0x22},
	{0x5d49, 0x00},
	{0x5d42, 0x20},
	{0x5d43, 0x00},
	{0x5d44, 0x22},
	{0x5d45, 0x00},
	{0x5b40, 0x01},
	{0x5b41, 0x14},
	{0x5b42, 0x0f},
	{0x5b43, 0xf1},
	{0x5b44, 0x0f},
	{0x5b45, 0xfc},
	{0x5b46, 0x0f},
	{0x5b47, 0xf0},
	{0x5b48, 0x01},
	{0x5b49, 0x02},
	{0x5b4a, 0x00},
	{0x5b4b, 0x0e},
	{0x5b4c, 0x0f},
	{0x5b4d, 0xf1},
	{0x5b4e, 0x0f},
	{0x5b4f, 0xe4},
	{0x5b50, 0x01},
	{0x5b51, 0x2b},
	{0x5b52, 0x01},
	{0x5b53, 0x0f},
	{0x5b54, 0x0f},
	{0x5b55, 0xf1},
	{0x5b56, 0x00},
	{0x5b57, 0x00},
	{0x5b58, 0x0f},
	{0x5b59, 0xeb},
	{0x5b5a, 0x01},
	{0x5b5b, 0x04},
	{0x5b5c, 0x00},
	{0x5b5d, 0x11},
	{0x5b5e, 0x0f},
	{0x5b5f, 0xc8},
	{0x5b60, 0x0f},
	{0x5b61, 0xbd},
	{0x5b62, 0x01},
	{0x5b63, 0x7b},
	{0x5b64, 0x01},
	{0x5b65, 0x11},
	{0x5b66, 0x0f},
	{0x5b67, 0xf4},
	{0x5b68, 0x0f},
	{0x5b69, 0xfb},
	{0x5b6a, 0x0f},
	{0x5b6b, 0xf2},
	{0x5b6c, 0x01},
	{0x5b6d, 0x04},
	{0x5b6e, 0x00},
	{0x5b6f, 0x0a},
	{0x5b70, 0x0f},
	{0x5b71, 0xea},
	{0x5b72, 0x0f},
	{0x5b73, 0xc7},
	{0x5b74, 0x01},
	{0x5b75, 0x4e},
	{0x5b78, 0x00},
	{0x5b79, 0x4c},
	{0x5b7a, 0x00},
	{0x5b7b, 0xb9},
	{0x5b7c, 0x01},
	{0x5b7d, 0x38},
	{0x5b7e, 0x01},
	{0x5280, 0x05},
	{0x5281, 0xf2},
	{0x5282, 0x04},
	{0x5283, 0x00},
	{0x5284, 0x04},
	{0x5285, 0x00},
	{0x5286, 0x07},
	{0x5287, 0x3f},
	{0x4221, 0x13},
	{0x3501, 0x01},
	{0x3502, 0xc8},
	{0x3541, 0x01},
	{0x3542, 0xc8},
	{0x35c1, 0x00},
	{0x35c2, 0x00},
	{0x35c8, 0x01},
	{0x420e, 0x66},
	{0x420f, 0x5d},
	{0x4210, 0xa8},
	{0x4211, 0x55},
	{0x507a, 0x5f},
	{0x507b, 0x46},
	{0x4f00, 0x00},
	{0x4f01, 0x01},
	{0x4f02, 0x80},
	{0x4f03, 0x2c},
	{0x4f04, 0xf8},

	{I2C_REG_NULL, 0x00},
};

/*
 * hdr_operating_mode: OX03C10_HDR3_DCG_VS_12BIT
 */
static const struct i2c_regval ox03c10_1920x1080_30fps_HDR3_DCG_VS_PWL12_mipi600[] = {
	{0x0103, 0x01},
	{0x0107, 0x01},
	{I2C_REG_DELAY, 6},
	{0x4d5a, 0x1c},
	{0x4d09, 0xff},
	{0x4d09, 0xdf},
	{0x3208, 0x04},
	{0x4620, 0x04},
	{0x3208, 0x14},
	{0x3208, 0x05},
	{0x4620, 0x04},
	{0x3208, 0x15},
	{0x3208, 0x02},
	{0x3507, 0x00},
	{0x3208, 0x12},
	{0x3208, 0xa2},
	{0x0301, 0xc8},
	{0x0303, 0x01},
	{0x0304, 0x01},
	{0x0305, 0x2c},
	{0x0306, 0x04},
	{0x0307, 0x03},
	{0x0316, 0x00},
	{0x0317, 0x00},
	{0x0318, 0x00},
	{0x0323, 0x05},
	{0x0324, 0x01},
	{0x0325, 0x2c},
	{0x032e, 0x00},
	{0x032a, 0x04},
	{0x0326, 0x09},
	{0x0327, 0x04},
	{0x0331, 0x04},
	{0x0400, 0xe0},
	{0x0401, 0x80},
	{0x0403, 0xde},
	{0x0404, 0x34},
	{0x0405, 0x3b},
	{0x0406, 0xd4},
	{0x0407, 0x08},
	{0x0408, 0xe0},
	{0x0409, 0x62},
	{0x040a, 0xde},
	{0x040b, 0x34},
	{0x040c, 0x8f},
	{0x040d, 0x9b},
	{0x040e, 0x08},
	{0x2803, 0xfe},
	{0x280b, 0x00},
	{0x280c, 0x79},
	{0x3001, 0x03},
	{0x3002, 0xf8},
	{0x3005, 0x80},
	{0x3007, 0x01},
	{0x3008, 0x80},
	{0x3012, 0x41},
	{0x3020, 0x05},
	{0x3700, 0x28},
	{0x3701, 0x15},
	{0x3702, 0x19},
	{0x3703, 0x23},
	{0x3704, 0x0a},
	{0x3705, 0x00},
	{0x3706, 0x3e},
	{0x3707, 0x0d},
	{0x3708, 0x50},
	{0x3709, 0x5a},
	{0x370a, 0x00},
	{0x370b, 0x96},
	{0x3711, 0x11},
	{0x3712, 0x13},
	{0x3717, 0x02},
	{0x3718, 0x73},
	{0x372c, 0x40},
	{0x3733, 0x01},
	{0x3738, 0x36},
	{0x3739, 0x36},
	{0x373a, 0x25},
	{0x373b, 0x25},
	{0x373f, 0x21},
	{0x3740, 0x21},
	{0x3741, 0x21},
	{0x3742, 0x21},
	{0x3747, 0x28},
	{0x3748, 0x28},
	{0x3749, 0x19},
	{0x3755, 0x1a},
	{0x3756, 0x0a},
	{0x3757, 0x1c},
	{0x3765, 0x19},
	{0x3766, 0x05},
	{0x3767, 0x05},
	{0x3768, 0x13},
	{0x376c, 0x07},
	{0x3778, 0x20},
	{0x377c, 0xc8},
	{0x3781, 0x02},
	{0x3783, 0x02},
	{0x379c, 0x58},
	{0x379e, 0x00},
	{0x379f, 0x00},
	{0x37a0, 0x00},
	{0x37bc, 0x22},
	{0x37c0, 0x01},
	{0x37c4, 0x3e},
	{0x37c5, 0x3e},
	{0x37c6, 0x2a},
	{0x37c7, 0x28},
	{0x37c8, 0x02},
	{0x37c9, 0x12},
	{0x37cb, 0x29},
	{0x37cd, 0x29},
	{0x37d2, 0x00},
	{0x37d3, 0x73},
	{0x37d6, 0x00},
	{0x37d7, 0x6b},
	{0x37dc, 0x00},
	{0x37df, 0x54},
	{0x37e2, 0x00},
	{0x37e3, 0x00},
	{0x37f8, 0x00},
	{0x37f9, 0x01},
	{0x37fa, 0x00},
	{0x37fb, 0x19},
	{0x3c03, 0x01},
	{0x3c04, 0x01},
	{0x3c06, 0x21},
	{0x3c08, 0x01},
	{0x3c09, 0x01},
	{0x3c0a, 0x01},
	{0x3c0b, 0x21},
	{0x3c13, 0x21},
	{0x3c14, 0x82},
	{0x3c16, 0x13},
	{0x3c21, 0x00},
	{0x3c22, 0xf3},
	{0x3c37, 0x12},
	{0x3c38, 0x31},
	{0x3c3c, 0x00},
	{0x3c3d, 0x03},
	{0x3c44, 0x16},
	{0x3c5c, 0x8a},
	{0x3c5f, 0x03},
	{0x3c61, 0x80},
	{0x3c6f, 0x2b},
	{0x3c70, 0x5f},
	{0x3c71, 0x2c},
	{0x3c72, 0x2c},
	{0x3c73, 0x2c},
	{0x3c76, 0x12},
	{0x3182, 0x12},
	{0x320e, 0x00},
	{0x320f, 0x00},
	{0x3211, 0x61},
	{0x3215, 0xcd},
	{0x3219, 0x08},
	{0x3506, 0x20},
	{0x350a, 0x01},
	{0x350b, 0x00},
	{0x350c, 0x00},
	{0x3586, 0x30},
	{0x358a, 0x01},
	{0x358b, 0x00},
	{0x358c, 0x00},
	{0x3541, 0x00},
	{0x3542, 0x04},
	{0x3546, 0x10},
	{0x3548, 0x04},
	{0x3549, 0x40},
	{0x354a, 0x01},
	{0x354b, 0x00},
	{0x354c, 0x00},
	{0x35c1, 0x00},
	{0x35c2, 0x02},
	{0x35c6, 0x90},
	{0x3600, 0x8f},
	{0x3605, 0x16},
	{0x3609, 0xf0},
	{0x360a, 0x01},
	{0x360e, 0x1d},
	{0x360f, 0x10},
	{0x3610, 0x70},
	{0x3611, 0x3a},
	{0x3612, 0x28},
	{0x361a, 0x29},
	{0x361b, 0x6c},
	{0x361c, 0x0b},
	{0x361d, 0x00},
	{0x361e, 0xfc},
	{0x362a, 0x00},
	{0x364d, 0x0f},
	{0x364e, 0x18},
	{0x364f, 0x12},
	{0x3653, 0x1c},
	{0x3654, 0x00},
	{0x3655, 0x1f},
	{0x3656, 0x1f},
	{0x3657, 0x0c},
	{0x3658, 0x0a},
	{0x3659, 0x14},
	{0x365a, 0x18},
	{0x365b, 0x14},
	{0x365c, 0x10},
	{0x365e, 0x12},
	{0x3674, 0x08},
	{0x3677, 0x3a},
	{0x3678, 0x3a},
	{0x3679, 0x19},
	{0x3802, 0x00},
	{0x3803, 0x04},
	{0x3806, 0x05},
	{0x3807, 0x0b},
	{0x3808, 0x07},
	{0x3809, 0x80},
	{0x380a, 0x04},
	{0x380b, 0x38},
	{0x380c, 0x08},
	{0x380d, 0x8e},
	{0x380e, 0x02},
	{0x380f, 0xae},
	{0x3810, 0x00},
	{0x3811, 0x08},
	{0x3812, 0x00},
	{0x3813, 0x68},
	{0x3816, 0x01},
	{0x3817, 0x01},
	{0x381c, 0x18},
	{0x381e, 0x01},
	{0x381f, 0x01},
	{0x3820, 0x00},
	{0x3821, 0x19},
	{0x3832, 0x00},
	{0x3834, 0x00},
	{0x384c, 0x04},
	{0x384d, 0x1a},
	{0x3850, 0x00},
	{0x3851, 0x42},
	{0x3852, 0x00},
	{0x3853, 0x40},
	{0x3858, 0x04},
	{0x388c, 0x04},
	{0x388d, 0x56},
	{0x3b40, 0x05},
	{0x3b41, 0x40},
	{0x3b42, 0x00},
	{0x3b43, 0x90},
	{0x3b44, 0x02},
	{0x3b45, 0x00},
	{0x3b46, 0x02},
	{0x3b47, 0x00},
	{0x3b48, 0x19},
	{0x3b49, 0x12},
	{0x3b4a, 0x16},
	{0x3b4b, 0x2e},
	{0x3b4c, 0x03},
	{0x3b4d, 0x00},
	{0x3b86, 0x00},
	{0x3b87, 0x34},
	{0x3b88, 0x00},
	{0x3b89, 0x08},
	{0x3b8a, 0x05},
	{0x3b8b, 0x00},
	{0x3b8c, 0x07},
	{0x3b8d, 0x80},
	{0x3b8e, 0x00},
	{0x3b8f, 0x00},
	{0x3b92, 0x05},
	{0x3b93, 0x00},
	{0x3b94, 0x07},
	{0x3b95, 0x80},
	{0x3b9e, 0x09},
	{0x3d85, 0x05},
	{0x3d8a, 0x03},
	{0x3d8b, 0xff},
	{0x3d99, 0x00},
	{0x3d9a, 0x9f},
	{0x3d9b, 0x00},
	{0x3d9c, 0xa0},
	{0x3da4, 0x00},
	{0x3da7, 0x50},
	{0x420e, 0x6b},
	{0x420f, 0x6e},
	{0x4210, 0x06},
	{0x4211, 0xc1},
	{0x421e, 0x02},
	{0x421f, 0x45},
	{0x4220, 0xe1},
	{0x4221, 0x01},
	{0x4301, 0x0f},
	{0x4307, 0x03},
	{0x4308, 0x13},
	{0x430a, 0x13},
	{0x430d, 0x93},
	{0x430f, 0x57},
	{0x4310, 0x95},
	{0x4311, 0x16},
	{0x4316, 0x00},
	{0x4317, 0x08},
	{0x4319, 0x01},
	{0x431a, 0x00},
	{0x431b, 0x00},
	{0x431d, 0x2a},
	{0x431e, 0x11},
	{0x431f, 0x20},
	{0x4320, 0x19},
	{0x4323, 0x80},
	{0x4324, 0x00},
	{0x4503, 0x4e},
	{0x4505, 0x00},
	{0x4509, 0x00},
	{0x450a, 0x00},
	{0x4580, 0xf8},
	{0x4583, 0x07},
	{0x4584, 0x6a},
	{0x4585, 0x08},
	{0x4586, 0x05},
	{0x4587, 0x04},
	{0x4588, 0x73},
	{0x4589, 0x05},
	{0x458a, 0x1f},
	{0x458b, 0x02},
	{0x458c, 0xdc},
	{0x458d, 0x03},
	{0x458e, 0x02},
	{0x4597, 0x07},
	{0x4598, 0x40},
	{0x4599, 0x0e},
	{0x459a, 0x0e},
	{0x459b, 0xf5},
	{0x459c, 0xf1},
	{0x4602, 0x00},
	{0x4603, 0x13},
	{0x4604, 0x00},
	{0x4609, 0x60},
	{0x460a, 0x30},
	{0x4610, 0x00},
	{0x4611, 0x40},
	{0x4612, 0x01},
	{0x4613, 0x00},
	{0x4614, 0x00},
	{0x4615, 0x40},
	{0x4616, 0x01},
	{0x4617, 0x00},
	{0x4800, 0x04},
	{0x480a, 0x22},
	{0x4813, 0xe4},
	{0x4814, 0x2a},
	{0x4837, 0x1a},
	{0x484b, 0x47},
	{0x484f, 0x00},
	{0x4887, 0x51},
	{0x4d00, 0x4a},
	{0x4d01, 0x18},
	{0x4d05, 0xff},
	{0x4d06, 0x88},
	{0x4d08, 0x63},
	{0x4d09, 0xdf},
	{0x4d15, 0x7d},
	{0x4d1a, 0x20},
	{0x4d30, 0x0a},
	{0x4d31, 0x00},
	{0x4d34, 0x7d},
	{0x4d3c, 0x7d},
	{0x4f00, 0x3f},
	{0x4f01, 0xff},
	{0x4f02, 0xff},
	{0x4f03, 0x2c},
	{0x4f04, 0xe0},
	{0x6a00, 0x00},
	{0x6a01, 0x20},
	{0x6a02, 0x00},
	{0x6a03, 0x20},
	{0x6a04, 0x02},
	{0x6a05, 0x80},
	{0x6a06, 0x01},
	{0x6a07, 0xe0},
	{0x6a08, 0xcf},
	{0x6a09, 0x01},
	{0x6a0a, 0x40},
	{0x6a20, 0x00},
	{0x6a21, 0x02},
	{0x6a22, 0x00},
	{0x6a23, 0x00},
	{0x6a24, 0x00},
	{0x6a25, 0x00},
	{0x6a26, 0x00},
	{0x6a27, 0x00},
	{0x6a28, 0x00},
	{0x5000, 0x8f},
	{0x5001, 0x65},
	{0x5002, 0x7f},
	{0x5003, 0x7a},
	{0x5004, 0x3e},
	{0x5005, 0x1e},
	{0x5006, 0x1e},
	{0x5007, 0x1e},
	{0x5008, 0x00},
	{0x500c, 0x00},
	{0x502c, 0x00},
	{0x502e, 0x00},
	{0x502f, 0x00},
	{0x504b, 0x00},
	{0x5053, 0x00},
	{0x505b, 0x00},
	{0x5063, 0x00},
	{0x5070, 0x00},
	{0x5074, 0x04},
	{0x507a, 0x04},
	{0x507b, 0x09},
	{0x5500, 0x02},
	{0x5700, 0x02},
	{0x5900, 0x02},
	{0x6007, 0x04},
	{0x6008, 0x05},
	{0x6009, 0x02},
	{0x600b, 0x08},
	{0x600c, 0x07},
	{0x600d, 0x88},
	{0x6016, 0x00},
	{0x6027, 0x04},
	{0x6028, 0x05},
	{0x6029, 0x02},
	{0x602b, 0x08},
	{0x602c, 0x07},
	{0x602d, 0x88},
	{0x6047, 0x04},
	{0x6048, 0x05},
	{0x6049, 0x02},
	{0x604b, 0x08},
	{0x604c, 0x07},
	{0x604d, 0x88},
	{0x6067, 0x04},
	{0x6068, 0x05},
	{0x6069, 0x02},
	{0x606b, 0x08},
	{0x606c, 0x07},
	{0x606d, 0x88},
	{0x6087, 0x04},
	{0x6088, 0x05},
	{0x6089, 0x02},
	{0x608b, 0x08},
	{0x608c, 0x07},
	{0x608d, 0x88},
	{0x5e00, 0x00},
	{0x5e01, 0x08},
	{0x5e02, 0x09},
	{0x5e03, 0x0a},
	{0x5e04, 0x0b},
	{0x5e05, 0x0c},
	{0x5e06, 0x0c},
	{0x5e07, 0x0c},
	{0x5e08, 0x0c},
	{0x5e09, 0x0c},
	{0x5e0a, 0x0d},
	{0x5e0b, 0x0d},
	{0x5e0c, 0x0d},
	{0x5e0d, 0x0d},
	{0x5e0e, 0x0d},
	{0x5e0f, 0x0d},
	{0x5e10, 0x0d},
	{0x5e11, 0x0d},
	{0x5e12, 0x0e},
	{0x5e13, 0x0e},
	{0x5e14, 0x0e},
	{0x5e15, 0x0e},
	{0x5e16, 0x0e},
	{0x5e17, 0x0e},
	{0x5e18, 0x0e},
	{0x5e19, 0x10},
	{0x5e1a, 0x11},
	{0x5e1b, 0x11},
	{0x5e1c, 0x12},
	{0x5e1d, 0x12},
	{0x5e1e, 0x14},
	{0x5e1f, 0x15},
	{0x5e20, 0x17},
	{0x5e21, 0x17},
	{0x5e22, 0x00},
	{0x5e23, 0x01},
	{0x5e26, 0x00},
	{0x5e27, 0x3f},
	{0x5e29, 0x00},
	{0x5e2a, 0x40},
	{0x5e2c, 0x00},
	{0x5e2d, 0x40},
	{0x5e2f, 0x00},
	{0x5e30, 0x40},
	{0x5e32, 0x00},
	{0x5e33, 0x40},
	{0x5e34, 0x00},
	{0x5e35, 0x00},
	{0x5e36, 0x40},
	{0x5e37, 0x00},
	{0x5e38, 0x00},
	{0x5e39, 0x40},
	{0x5e3a, 0x00},
	{0x5e3b, 0x00},
	{0x5e3c, 0x40},
	{0x5e3d, 0x00},
	{0x5e3e, 0x00},
	{0x5e3f, 0x40},
	{0x5e40, 0x00},
	{0x5e41, 0x00},
	{0x5e42, 0x60},
	{0x5e43, 0x00},
	{0x5e44, 0x00},
	{0x5e45, 0x60},
	{0x5e46, 0x00},
	{0x5e47, 0x00},
	{0x5e48, 0x60},
	{0x5e49, 0x00},
	{0x5e4a, 0x00},
	{0x5e4b, 0x60},
	{0x5e4c, 0x00},
	{0x5e4d, 0x00},
	{0x5e4e, 0x60},
	{0x5e50, 0x00},
	{0x5e51, 0x60},
	{0x5e53, 0x00},
	{0x5e54, 0x60},
	{0x5e56, 0x00},
	{0x5e57, 0x80},
	{0x5e59, 0x00},
	{0x5e5a, 0x80},
	{0x5e5c, 0x00},
	{0x5e5d, 0x80},
	{0x5e5f, 0x00},
	{0x5e60, 0x80},
	{0x5e62, 0x00},
	{0x5e63, 0x80},
	{0x5e65, 0x00},
	{0x5e66, 0x80},
	{0x5e68, 0x00},
	{0x5e69, 0x80},
	{0x5e6b, 0x01},
	{0x5e6c, 0x20},
	{0x5e6e, 0x01},
	{0x5e6f, 0xd0},
	{0x5e71, 0x01},
	{0x5e72, 0x30},
	{0x5e74, 0x01},
	{0x5e75, 0x80},
	{0x5e77, 0x01},
	{0x5e78, 0x00},
	{0x5e7a, 0x00},
	{0x5e7b, 0x00},
	{0x5e7d, 0x00},
	{0x5e7e, 0x00},
	{0x5e80, 0x00},
	{0x5e81, 0x00},
	{0x5e83, 0x00},
	{0x5e84, 0x00},
	{0x5f00, 0x02},
	{0x5f01, 0x08},
	{0x5f02, 0x09},
	{0x5f03, 0x0a},
	{0x5f04, 0x0b},
	{0x5f05, 0x0c},
	{0x5f06, 0x0c},
	{0x5f07, 0x0c},
	{0x5f08, 0x0c},
	{0x5f09, 0x0c},
	{0x5f0a, 0x0d},
	{0x5f0b, 0x0d},
	{0x5f0c, 0x0d},
	{0x5f0d, 0x0d},
	{0x5f0e, 0x0d},
	{0x5f0f, 0x0e},
	{0x5f10, 0x0e},
	{0x5f11, 0x0e},
	{0x5f12, 0x0e},
	{0x5f13, 0x0f},
	{0x5f14, 0x0f},
	{0x5f15, 0x10},
	{0x5f16, 0x11},
	{0x5f17, 0x11},
	{0x5f18, 0x12},
	{0x5f19, 0x12},
	{0x5f1a, 0x13},
	{0x5f1b, 0x13},
	{0x5f1c, 0x14},
	{0x5f1d, 0x14},
	{0x5f1e, 0x16},
	{0x5f1f, 0x16},
	{0x5f20, 0x16},
	{0x5f21, 0x08},
	{0x5f22, 0x00},
	{0x5f23, 0x01},
	{0x5f26, 0x02},
	{0x5f27, 0x00},
	{0x5f29, 0x02},
	{0x5f2a, 0x00},
	{0x5f2c, 0x02},
	{0x5f2d, 0x00},
	{0x5f2f, 0x02},
	{0x5f30, 0x00},
	{0x5f32, 0x02},
	{0x5f33, 0x00},
	{0x5f34, 0x00},
	{0x5f35, 0x02},
	{0x5f36, 0x00},
	{0x5f37, 0x00},
	{0x5f38, 0x02},
	{0x5f39, 0x00},
	{0x5f3a, 0x00},
	{0x5f3b, 0x02},
	{0x5f3c, 0x00},
	{0x5f3d, 0x00},
	{0x5f3e, 0x02},
	{0x5f3f, 0x00},
	{0x5f40, 0x00},
	{0x5f41, 0x02},
	{0x5f42, 0x00},
	{0x5f43, 0x00},
	{0x5f44, 0x02},
	{0x5f45, 0x00},
	{0x5f46, 0x00},
	{0x5f47, 0x04},
	{0x5f48, 0x00},
	{0x5f49, 0x00},
	{0x5f4a, 0x04},
	{0x5f4b, 0x00},
	{0x5f4c, 0x00},
	{0x5f4d, 0x04},
	{0x5f4e, 0x00},
	{0x5f50, 0x04},
	{0x5f51, 0x00},
	{0x5f53, 0x04},
	{0x5f54, 0x00},
	{0x5f56, 0x04},
	{0x5f57, 0x00},
	{0x5f59, 0x04},
	{0x5f5a, 0x00},
	{0x5f5c, 0x04},
	{0x5f5d, 0x00},
	{0x5f5f, 0x08},
	{0x5f60, 0x00},
	{0x5f62, 0x08},
	{0x5f63, 0x00},
	{0x5f65, 0x08},
	{0x5f66, 0x00},
	{0x5f68, 0x08},
	{0x5f69, 0x00},
	{0x5f6b, 0x08},
	{0x5f6c, 0x00},
	{0x5f6e, 0x10},
	{0x5f6f, 0x00},
	{0x5f71, 0x10},
	{0x5f72, 0x00},
	{0x5f74, 0x10},
	{0x5f75, 0x00},
	{0x5f77, 0x10},
	{0x5f78, 0x00},
	{0x5f7a, 0x20},
	{0x5f7b, 0x00},
	{0x5f7d, 0x20},
	{0x5f7e, 0x00},
	{0x5f80, 0x20},
	{0x5f81, 0x00},
	{0x5f83, 0x00},
	{0x5f84, 0xff},
	{0x5240, 0x0f},
	{0x5243, 0x00},
	{0x5244, 0x00},
	{0x5245, 0x00},
	{0x5246, 0x00},
	{0x5247, 0x00},
	{0x5248, 0x00},
	{0x5249, 0x00},
	{0x5440, 0x0f},
	{0x5443, 0x00},
	{0x5445, 0x00},
	{0x5447, 0x00},
	{0x5448, 0x00},
	{0x5449, 0x00},
	{0x5640, 0x0f},
	{0x5642, 0x00},
	{0x5643, 0x00},
	{0x5644, 0x00},
	{0x5645, 0x00},
	{0x5646, 0x00},
	{0x5647, 0x00},
	{0x5649, 0x00},
	{0x5840, 0x0f},
	{0x5842, 0x00},
	{0x5843, 0x00},
	{0x5845, 0x00},
	{0x5846, 0x00},
	{0x5847, 0x00},
	{0x5848, 0x00},
	{0x5849, 0x00},
	{0x4001, 0x2b},
	{0x4008, 0x02},
	{0x4009, 0x03},
	{0x4018, 0x12},
	{0x4022, 0x40},
	{0x4023, 0x20},
	{0x4026, 0x00},
	{0x4027, 0x40},
	{0x4028, 0x00},
	{0x4029, 0x40},
	{0x402a, 0x00},
	{0x402b, 0x40},
	{0x402c, 0x00},
	{0x402d, 0x40},
	{0x405e, 0x00},
	{0x405f, 0x00},
	{0x4060, 0x00},
	{0x4061, 0x00},
	{0x4062, 0x00},
	{0x4063, 0x00},
	{0x4064, 0x00},
	{0x4065, 0x00},
	{0x4066, 0x00},
	{0x4067, 0x00},
	{0x4068, 0x00},
	{0x4069, 0x00},
	{0x406a, 0x00},
	{0x406b, 0x00},
	{0x406c, 0x00},
	{0x406d, 0x00},
	{0x406e, 0x00},
	{0x406f, 0x00},
	{0x4070, 0x00},
	{0x4071, 0x00},
	{0x4072, 0x00},
	{0x4073, 0x00},
	{0x4074, 0x00},
	{0x4075, 0x00},
	{0x4076, 0x00},
	{0x4077, 0x00},
	{0x4078, 0x00},
	{0x4079, 0x00},
	{0x407a, 0x00},
	{0x407b, 0x00},
	{0x407c, 0x00},
	{0x407d, 0x00},
	{0x407e, 0xcc},
	{0x407f, 0x18},
	{0x4080, 0xff},
	{0x4081, 0xff},
	{0x4082, 0x01},
	{0x4083, 0x53},
	{0x4084, 0x01},
	{0x4085, 0x2b},
	{0x4086, 0x00},
	{0x4087, 0xb3},
	{0x4640, 0x40},
	{0x4641, 0x11},
	{0x4642, 0x0e},
	{0x4643, 0xee},
	{0x4646, 0x0f},
	{0x4648, 0x00},
	{0x4649, 0x03},
	{0x4d09, 0xff},
	{0x4d09, 0xdf},
	{0x5b80, 0x08},
	{0x5c00, 0x08},
	{0x5c80, 0x00},
	{0x5bbe, 0x12},
	{0x5c3e, 0x12},
	{0x5cbe, 0x12},
	{0x5b8a, 0x80},
	{0x5b8b, 0x80},
	{0x5b8c, 0x80},
	{0x5b8d, 0x80},
	{0x5b8e, 0x80},
	{0x5b8f, 0x40},
	{0x5b90, 0x80},
	{0x5b91, 0x80},
	{0x5b92, 0x80},
	{0x5b93, 0x60},
	{0x5b94, 0x00},
	{0x5b95, 0x00},
	{0x5b96, 0x40},
	{0x5b97, 0x80},
	{0x5b98, 0x10},
	{0x5b99, 0x00},
	{0x5b9a, 0x00},
	{0x5b9b, 0x00},
	{0x5b9c, 0x00},
	{0x5b9d, 0x00},
	{0x5b9e, 0x00},
	{0x5b9f, 0x00},
	{0x5ba0, 0x00},
	{0x5ba1, 0x00},
	{0x5ba2, 0x00},
	{0x5ba3, 0x00},
	{0x5ba4, 0x00},
	{0x5ba5, 0x00},
	{0x5ba6, 0x00},
	{0x5ba7, 0x00},
	{0x5ba8, 0x00},
	{0x5ba9, 0xc0},
	{0x5baa, 0x01},
	{0x5bab, 0x40},
	{0x5bac, 0x02},
	{0x5bad, 0x40},
	{0x5bae, 0x00},
	{0x5baf, 0x50},
	{0x5bb0, 0x00},
	{0x5bb1, 0x60},
	{0x5bb2, 0x00},
	{0x5bb3, 0xc0},
	{0x5c0a, 0x80},
	{0x5c0b, 0x80},
	{0x5c0c, 0x80},
	{0x5c0d, 0x80},
	{0x5c0e, 0x60},
	{0x5c0f, 0x80},
	{0x5c10, 0x80},
	{0x5c11, 0x80},
	{0x5c12, 0x60},
	{0x5c13, 0x20},
	{0x5c14, 0x80},
	{0x5c15, 0x80},
	{0x5c16, 0x80},
	{0x5c17, 0x20},
	{0x5c18, 0x00},
	{0x5c19, 0x80},
	{0x5c1a, 0x40},
	{0x5c1b, 0x20},
	{0x5c1c, 0x00},
	{0x5c1d, 0x00},
	{0x5c1e, 0x80},
	{0x5c1f, 0x00},
	{0x5c20, 0x00},
	{0x5c21, 0x00},
	{0x5c22, 0x00},
	{0x5c23, 0x00},
	{0x5c24, 0x00},
	{0x5c25, 0x00},
	{0x5c26, 0x00},
	{0x5c27, 0x00},
	{0x5c28, 0x02},
	{0x5c29, 0x00},
	{0x5c2a, 0x02},
	{0x5c2b, 0x76},
	{0x5c2c, 0x03},
	{0x5c2d, 0x08},
	{0x5c2e, 0x00},
	{0x5c2f, 0x80},
	{0x5c30, 0x01},
	{0x5c31, 0x00},
	{0x5c32, 0x02},
	{0x5c33, 0x00},
	{0x5c8a, 0x80},
	{0x5c8b, 0x80},
	{0x5c8c, 0x80},
	{0x5c8d, 0x80},
	{0x5c8e, 0x80},
	{0x5c8f, 0x80},
	{0x5c90, 0x80},
	{0x5c91, 0x80},
	{0x5c92, 0x80},
	{0x5c93, 0x60},
	{0x5c94, 0x80},
	{0x5c95, 0x80},
	{0x5c96, 0x80},
	{0x5c97, 0x60},
	{0x5c98, 0x40},
	{0x5c99, 0x80},
	{0x5c9a, 0x80},
	{0x5c9b, 0x80},
	{0x5c9c, 0x40},
	{0x5c9d, 0x20},
	{0x5c9e, 0x80},
	{0x5c9f, 0x80},
	{0x5ca0, 0x80},
	{0x5ca1, 0x20},
	{0x5ca2, 0x00},
	{0x5ca3, 0x80},
	{0x5ca4, 0x80},
	{0x5ca5, 0x80},
	{0x5ca6, 0x00},
	{0x5ca7, 0x00},
	{0x5ca8, 0x01},
	{0x5ca9, 0x00},
	{0x5caa, 0x02},
	{0x5cab, 0x00},
	{0x5cac, 0x03},
	{0x5cad, 0x08},
	{0x5cae, 0x01},
	{0x5caf, 0x00},
	{0x5cb0, 0x02},
	{0x5cb1, 0x00},
	{0x5cb2, 0x03},
	{0x5cb3, 0x08},
	{0x5be7, 0x80},
	{0x5bc9, 0x80},
	{0x5bca, 0x80},
	{0x5bcb, 0x80},
	{0x5bcc, 0x80},
	{0x5bcd, 0x80},
	{0x5bce, 0x80},
	{0x5bcf, 0x80},
	{0x5bd0, 0x80},
	{0x5bd1, 0x80},
	{0x5bd2, 0x20},
	{0x5bd3, 0x80},
	{0x5bd4, 0x40},
	{0x5bd5, 0x20},
	{0x5bd6, 0x00},
	{0x5bd7, 0x00},
	{0x5bd8, 0x00},
	{0x5bd9, 0x00},
	{0x5bda, 0x00},
	{0x5bdb, 0x00},
	{0x5bdc, 0x00},
	{0x5bdd, 0x00},
	{0x5bde, 0x00},
	{0x5bdf, 0x00},
	{0x5be0, 0x00},
	{0x5be1, 0x00},
	{0x5be2, 0x00},
	{0x5be3, 0x00},
	{0x5be4, 0x00},
	{0x5be5, 0x00},
	{0x5be6, 0x00},
	{0x5c49, 0x80},
	{0x5c4a, 0x80},
	{0x5c4b, 0x80},
	{0x5c4c, 0x80},
	{0x5c4d, 0x40},
	{0x5c4e, 0x80},
	{0x5c4f, 0x80},
	{0x5c50, 0x80},
	{0x5c51, 0x60},
	{0x5c52, 0x20},
	{0x5c53, 0x80},
	{0x5c54, 0x80},
	{0x5c55, 0x80},
	{0x5c56, 0x20},
	{0x5c57, 0x00},
	{0x5c58, 0x80},
	{0x5c59, 0x40},
	{0x5c5a, 0x20},
	{0x5c5b, 0x00},
	{0x5c5c, 0x00},
	{0x5c5d, 0x80},
	{0x5c5e, 0x00},
	{0x5c5f, 0x00},
	{0x5c60, 0x00},
	{0x5c61, 0x00},
	{0x5c62, 0x00},
	{0x5c63, 0x00},
	{0x5c64, 0x00},
	{0x5c65, 0x00},
	{0x5c66, 0x00},
	{0x5cc9, 0x80},
	{0x5cca, 0x80},
	{0x5ccb, 0x80},
	{0x5ccc, 0x80},
	{0x5ccd, 0x80},
	{0x5cce, 0x80},
	{0x5ccf, 0x80},
	{0x5cd0, 0x80},
	{0x5cd1, 0x80},
	{0x5cd2, 0x60},
	{0x5cd3, 0x80},
	{0x5cd4, 0x80},
	{0x5cd5, 0x80},
	{0x5cd6, 0x60},
	{0x5cd7, 0x40},
	{0x5cd8, 0x80},
	{0x5cd9, 0x80},
	{0x5cda, 0x80},
	{0x5cdb, 0x40},
	{0x5cdc, 0x20},
	{0x5cdd, 0x80},
	{0x5cde, 0x80},
	{0x5cdf, 0x80},
	{0x5ce0, 0x20},
	{0x5ce1, 0x00},
	{0x5ce2, 0x80},
	{0x5ce3, 0x80},
	{0x5ce4, 0x80},
	{0x5ce5, 0x00},
	{0x5ce6, 0x00},
	{0x5b84, 0x02},
	{0x5b85, 0xcc},
	{0x5bb4, 0x05},
	{0x5bb5, 0xc6},
	{0x5c04, 0x02},
	{0x5c05, 0xcc},
	{0x5c34, 0x05},
	{0x5c35, 0x33},
	{0x5c84, 0x02},
	{0x5c85, 0xcc},
	{0x5cb4, 0x05},
	{0x5cb5, 0x33},
	{0x5bbf, 0x00},
	{0x5bc0, 0x04},
	{0x5bc1, 0x06},
	{0x5bc2, 0xff},
	{0x5bc3, 0x00},
	{0x5bc4, 0x04},
	{0x5bc5, 0x02},
	{0x5bc6, 0xb8},
	{0x5c3f, 0x00},
	{0x5c40, 0x04},
	{0x5c41, 0x07},
	{0x5c42, 0xff},
	{0x5c43, 0x00},
	{0x5c44, 0x04},
	{0x5c45, 0x03},
	{0x5c46, 0xb8},
	{0x5cbf, 0x00},
	{0x5cc0, 0x20},
	{0x5cc1, 0x07},
	{0x5cc2, 0xff},
	{0x5cc3, 0x00},
	{0x5cc4, 0x20},
	{0x5cc5, 0x03},
	{0x5cc6, 0x00},
	{0x5b86, 0x05},
	{0x5c06, 0x05},
	{0x5c86, 0x05},
	{0x5bb8, 0x01},
	{0x5bb9, 0x01},
	{0x5c38, 0x01},
	{0x5c39, 0x01},
	{0x5cb8, 0x01},
	{0x5cb9, 0x01},
	{0x5bc7, 0x00},
	{0x5bc8, 0x80},
	{0x5c47, 0x00},
	{0x5c48, 0x80},
	{0x5cc7, 0x00},
	{0x5cc8, 0x80},
	{0x5bba, 0x01},
	{0x5bbb, 0x00},
	{0x5c3a, 0x01},
	{0x5c3b, 0x00},
	{0x5cba, 0x01},
	{0x5cbb, 0x00},
	{0x5d74, 0x01},
	{0x5d75, 0x00},
	{0x5d1f, 0x81},
	{0x5d11, 0x00},
	{0x5d12, 0x10},
	{0x5d13, 0x10},
	{0x5d15, 0x05},
	{0x5d16, 0x05},
	{0x5d17, 0x05},
	{0x5d08, 0x03},
	{0x5d09, 0x6b},
	{0x5d0a, 0x03},
	{0x5d0b, 0x6b},
	{0x5d18, 0x03},
	{0x5d19, 0x6b},
	{0x52c6, 0x00},
	{0x52c7, 0x12},
	{0x52c8, 0x04},
	{0x52c9, 0x02},
	{0x52ca, 0x01},
	{0x52cb, 0x01},
	{0x52cc, 0x04},
	{0x52cd, 0x02},
	{0x52ce, 0x01},
	{0x52cf, 0x01},
	{0x52d0, 0x03},
	{0x52d1, 0x08},
	{0x52d2, 0x0c},
	{0x54c6, 0x00},
	{0x54c7, 0x12},
	{0x54c8, 0x04},
	{0x54c9, 0x02},
	{0x54ca, 0x01},
	{0x54cb, 0x01},
	{0x54cc, 0x04},
	{0x54cd, 0x02},
	{0x54ce, 0x01},
	{0x54cf, 0x01},
	{0x54d0, 0x03},
	{0x54d1, 0x08},
	{0x54d2, 0x0c},
	{0x56c6, 0x00},
	{0x56c7, 0x12},
	{0x56c8, 0x04},
	{0x56c9, 0x02},
	{0x56ca, 0x01},
	{0x56cb, 0x01},
	{0x56cc, 0x04},
	{0x56cd, 0x02},
	{0x56ce, 0x01},
	{0x56cf, 0x01},
	{0x56d0, 0x03},
	{0x56d1, 0x08},
	{0x56d2, 0x0c},
	{0x58c6, 0x00},
	{0x58c7, 0x12},
	{0x58c8, 0x04},
	{0x58c9, 0x02},
	{0x58ca, 0x01},
	{0x58cb, 0x01},
	{0x58cc, 0x04},
	{0x58cd, 0x02},
	{0x58ce, 0x01},
	{0x58cf, 0x01},
	{0x58d0, 0x03},
	{0x58d1, 0x08},
	{0x58d2, 0x0c},
	{0x5004, 0x1e},
	{0x610a, 0x07},
	{0x610b, 0x80},
	{0x610c, 0x05},
	{0x610d, 0x00},
	{0x6102, 0x3f},
	{0x5d62, 0x07},
	{0x5d40, 0x02},
	{0x5d41, 0x01},
	{0x5d63, 0x08},
	{0x5d64, 0x01},
	{0x5d65, 0xff},
	{0x5d56, 0x00},
	{0x5d57, 0x20},
	{0x5d58, 0x00},
	{0x5d59, 0x20},
	{0x5d5a, 0x00},
	{0x5d5b, 0x0c},
	{0x5d5c, 0x02},
	{0x5d5d, 0x40},
	{0x5d5e, 0x02},
	{0x5d5f, 0x40},
	{0x5d60, 0x03},
	{0x5d61, 0x40},
	{0x5d4a, 0x02},
	{0x5d4b, 0x40},
	{0x5d4c, 0x02},
	{0x5d4d, 0x40},
	{0x5d4e, 0x02},
	{0x5d4f, 0x40},
	{0x5d50, 0x18},
	{0x5d51, 0x80},
	{0x5d52, 0x18},
	{0x5d53, 0x80},
	{0x5d54, 0x18},
	{0x5d55, 0x80},
	{0x5d46, 0x20},
	{0x5d47, 0x00},
	{0x5d48, 0x22},
	{0x5d49, 0x00},
	{0x5d42, 0x20},
	{0x5d43, 0x00},
	{0x5d44, 0x22},
	{0x5d45, 0x00},
	{0x5b40, 0x01},
	{0x5b41, 0x14},
	{0x5b42, 0x0f},
	{0x5b43, 0xf1},
	{0x5b44, 0x0f},
	{0x5b45, 0xfc},
	{0x5b46, 0x0f},
	{0x5b47, 0xf0},
	{0x5b48, 0x01},
	{0x5b49, 0x02},
	{0x5b4a, 0x00},
	{0x5b4b, 0x0e},
	{0x5b4c, 0x0f},
	{0x5b4d, 0xf1},
	{0x5b4e, 0x0f},
	{0x5b4f, 0xe4},
	{0x5b50, 0x01},
	{0x5b51, 0x2b},
	{0x5b52, 0x01},
	{0x5b53, 0x0f},
	{0x5b54, 0x0f},
	{0x5b55, 0xf1},
	{0x5b56, 0x00},
	{0x5b57, 0x00},
	{0x5b58, 0x0f},
	{0x5b59, 0xeb},
	{0x5b5a, 0x01},
	{0x5b5b, 0x04},
	{0x5b5c, 0x00},
	{0x5b5d, 0x11},
	{0x5b5e, 0x0f},
	{0x5b5f, 0xc8},
	{0x5b60, 0x0f},
	{0x5b61, 0xbd},
	{0x5b62, 0x01},
	{0x5b63, 0x7b},
	{0x5b64, 0x01},
	{0x5b65, 0x11},
	{0x5b66, 0x0f},
	{0x5b67, 0xf4},
	{0x5b68, 0x0f},
	{0x5b69, 0xfb},
	{0x5b6a, 0x0f},
	{0x5b6b, 0xf2},
	{0x5b6c, 0x01},
	{0x5b6d, 0x04},
	{0x5b6e, 0x00},
	{0x5b6f, 0x0a},
	{0x5b70, 0x0f},
	{0x5b71, 0xea},
	{0x5b72, 0x0f},
	{0x5b73, 0xc7},
	{0x5b74, 0x01},
	{0x5b75, 0x4e},
	{0x5b78, 0x00},
	{0x5b79, 0x4c},
	{0x5b7a, 0x00},
	{0x5b7b, 0xb9},
	{0x5b7c, 0x01},
	{0x5b7d, 0x38},
	{0x5b7e, 0x01},
	{0x5280, 0x05},
	{0x5281, 0xf2},
	{0x5282, 0x04},
	{0x5283, 0x00},
	{0x5284, 0x04},
	{0x5285, 0x00},
	{0x5286, 0x07},
	{0x5287, 0x3f},
	{0x4221, 0x13},
	{0x3501, 0x01},
	{0x3502, 0xc8},
	{0x3541, 0x01},
	{0x3542, 0xc8},
	{0x35c1, 0x00},
	{0x35c2, 0x01},
	{0x420e, 0x66},
	{0x420f, 0x5d},
	{0x4210, 0xa8},
	{0x4211, 0x55},
	{0x507a, 0x5f},
	{0x507b, 0x46},
	{0x4f00, 0x00},
	{0x4f01, 0x01},
	{0x4f02, 0x80},
	{0x4f03, 0x2c},
	{0x4f04, 0xf8},

	{I2C_REG_NULL, 0x00},
};

/*
 * hdr_operating_mode: OX03C10_HDR3_DCG_VS_LFM_16BIT
 *   Note: LFM-bit packed in MIPI RAW 8b format on separate VC (default on MIPI VC1)
 */
static const struct i2c_regval ox03c10_1920x1080_30fps_HDR3_DCG_VS_LFM_PWL16_mipi996[] = {
	{0x0103, 0x01},
	{0x0107, 0x01},
	{I2C_REG_DELAY, 6},
	{0x4d5a, 0x1c},
	{0x4d09, 0xff},
	{0x4d09, 0xdf},
	{0x3208, 0x04},
	{0x4620, 0x04},
	{0x3208, 0x14},
	{0x3208, 0x05},
	{0x4620, 0x04},
	{0x3208, 0x15},
	{0x3208, 0x02},
	{0x3507, 0x00},
	{0x3208, 0x12},
	{0x3208, 0xa2},
	{0x0301, 0xc8},
	{0x0303, 0x01},
	{0x0304, 0x01},
	{0x0305, 0x2c},
	{0x0306, 0x04},
	{0x0307, 0x01},
	{0x0316, 0x00},
	{0x0317, 0x00},
	{0x0318, 0x00},
	{0x0323, 0x05},
	{0x0324, 0x01},
	{0x0325, 0x2c},
	{0x0400, 0xe0},
	{0x0401, 0x80},
	{0x0403, 0xde},
	{0x0404, 0x34},
	{0x0405, 0x3b},
	{0x0406, 0xde},
	{0x0407, 0x08},
	{0x0408, 0xe0},
	{0x0409, 0x7f},
	{0x040a, 0xde},
	{0x040b, 0x34},
	{0x040c, 0x47},
	{0x040d, 0xd8},
	{0x040e, 0x08},
	{0x2803, 0xfe},
	{0x280b, 0x00},
	{0x280c, 0x79},
	{0x3001, 0x03},
	{0x3002, 0xf8},
	{0x3005, 0x80},
	{0x3007, 0x01},
	{0x3008, 0x80},
	{0x3012, 0x41},
	{0x3020, 0x05},
	{0x3700, 0x28},
	{0x3701, 0x15},
	{0x3702, 0x19},
	{0x3703, 0x23},
	{0x3704, 0x0a},
	{0x3705, 0x00},
	{0x3706, 0x3e},
	{0x3707, 0x0d},
	{0x3708, 0x50},
	{0x3709, 0x5a},
	{0x370a, 0x00},
	{0x370b, 0x96},
	{0x3711, 0x11},
	{0x3712, 0x13},
	{0x3717, 0x02},
	{0x3718, 0x73},
	{0x372c, 0x40},
	{0x3733, 0x01},
	{0x3738, 0x36},
	{0x3739, 0x36},
	{0x373a, 0x25},
	{0x373b, 0x25},
	{0x373f, 0x21},
	{0x3740, 0x21},
	{0x3741, 0x21},
	{0x3742, 0x21},
	{0x3747, 0x28},
	{0x3748, 0x28},
	{0x3749, 0x19},
	{0x3755, 0x1a},
	{0x3756, 0x0a},
	{0x3757, 0x1c},
	{0x3765, 0x19},
	{0x3766, 0x05},
	{0x3767, 0x05},
	{0x3768, 0x13},
	{0x376c, 0x07},
	{0x3778, 0x20},
	{0x377c, 0xc8},
	{0x3781, 0x02},
	{0x3783, 0x02},
	{0x379c, 0x58},
	{0x379e, 0x00},
	{0x379f, 0x00},
	{0x37a0, 0x00},
	{0x37bc, 0x22},
	{0x37c0, 0x01},
	{0x37c4, 0x3e},
	{0x37c5, 0x3e},
	{0x37c6, 0x2a},
	{0x37c7, 0x28},
	{0x37c8, 0x02},
	{0x37c9, 0x12},
	{0x37cb, 0x29},
	{0x37cd, 0x29},
	{0x37d2, 0x00},
	{0x37d3, 0x73},
	{0x37d6, 0x00},
	{0x37d7, 0x6b},
	{0x37dc, 0x00},
	{0x37df, 0x54},
	{0x37e2, 0x00},
	{0x37e3, 0x00},
	{0x37f8, 0x00},
	{0x37f9, 0x01},
	{0x37fa, 0x00},
	{0x37fb, 0x19},
	{0x3c03, 0x01},
	{0x3c04, 0x01},
	{0x3c06, 0x21},
	{0x3c08, 0x01},
	{0x3c09, 0x01},
	{0x3c0a, 0x01},
	{0x3c0b, 0x21},
	{0x3c13, 0x21},
	{0x3c14, 0x82},
	{0x3c16, 0x13},
	{0x3c21, 0x00},
	{0x3c22, 0xf3},
	{0x3c37, 0x12},
	{0x3c38, 0x31},
	{0x3c3c, 0x00},
	{0x3c3d, 0x03},
	{0x3c44, 0x16},
	{0x3c5c, 0x8a},
	{0x3c5f, 0x03},
	{0x3c61, 0x80},
	{0x3c6f, 0x2b},
	{0x3c70, 0x5f},
	{0x3c71, 0x2c},
	{0x3c72, 0x2c},
	{0x3c73, 0x2c},
	{0x3c76, 0x12},
	{0x3182, 0x12},
	{0x320e, 0x00},
	{0x320f, 0x00},
	{0x3211, 0x61},
	{0x3215, 0xcd},
	{0x3219, 0x08},
	{0x3506, 0x30},
	{0x350a, 0x01},
	{0x350b, 0x00},
	{0x350c, 0x00},
	{0x3586, 0x60},
	{0x358a, 0x01},
	{0x358b, 0x00},
	{0x358c, 0x00},
	{0x3541, 0x00},
	{0x3542, 0x04},
	{0x3548, 0x04},
	{0x3549, 0x40},
	{0x354a, 0x01},
	{0x354b, 0x00},
	{0x354c, 0x00},
	{0x35c1, 0x00},
	{0x35c2, 0x02},
	{0x35c6, 0xa0},
	{0x3600, 0x8f},
	{0x3605, 0x16},
	{0x3609, 0xf0},
	{0x360a, 0x01},
	{0x360e, 0x1d},
	{0x360f, 0x10},
	{0x3610, 0x70},
	{0x3611, 0x3a},
	{0x3612, 0x28},
	{0x361a, 0x29},
	{0x361b, 0x6c},
	{0x361c, 0x0b},
	{0x361d, 0x00},
	{0x361e, 0xfc},
	{0x362a, 0x00},
	{0x364d, 0x0f},
	{0x364e, 0x18},
	{0x364f, 0x12},
	{0x3653, 0x1c},
	{0x3654, 0x00},
	{0x3655, 0x1f},
	{0x3656, 0x1f},
	{0x3657, 0x0c},
	{0x3658, 0x0a},
	{0x3659, 0x14},
	{0x365a, 0x18},
	{0x365b, 0x14},
	{0x365c, 0x10},
	{0x365e, 0x12},
	{0x3674, 0x08},
	{0x3677, 0x3a},
	{0x3678, 0x3a},
	{0x3679, 0x19},
	{0x3802, 0x00},
	{0x3803, 0x04},
	{0x3806, 0x05},
	{0x3807, 0x0b},
	{0x3808, 0x07},
	{0x3809, 0x80},
	{0x380a, 0x05},
	{0x380b, 0x00},
	{0x380c, 0x04},
	{0x380d, 0xd3},
	{0x380e, 0x02},
	{0x380f, 0xae},
	{0x3810, 0x00},
	{0x3811, 0x08},
	{0x3812, 0x00},
	{0x3813, 0x04},
	{0x3816, 0x01},
	{0x3817, 0x01},
	{0x381c, 0x18},
	{0x381e, 0x01},
	{0x381f, 0x01},
	{0x3820, 0x00},
	{0x3821, 0x19},
	{0x3832, 0x00},
	{0x3834, 0x00},
	{0x384c, 0x02},
	{0x384d, 0x53},
	{0x3850, 0x00},
	{0x3851, 0x42},
	{0x3852, 0x00},
	{0x3853, 0x40},
	{0x3858, 0x04},
	{0x388c, 0x02},
	{0x388d, 0x71},
	{0x3b40, 0x05},
	{0x3b41, 0x40},
	{0x3b42, 0x00},
	{0x3b43, 0x90},
	{0x3b44, 0x00},
	{0x3b45, 0x20},
	{0x3b46, 0x00},
	{0x3b47, 0x20},
	{0x3b48, 0x19},
	{0x3b49, 0x12},
	{0x3b4a, 0x16},
	{0x3b4b, 0x2e},
	{0x3b4c, 0x00},
	{0x3b4d, 0x00},
	{0x3b86, 0x00},
	{0x3b87, 0x34},
	{0x3b88, 0x00},
	{0x3b89, 0x08},
	{0x3b8a, 0x05},
	{0x3b8b, 0x00},
	{0x3b8c, 0x07},
	{0x3b8d, 0x80},
	{0x3b8e, 0x00},
	{0x3b8f, 0x00},
	{0x3b92, 0x05},
	{0x3b93, 0x00},
	{0x3b94, 0x07},
	{0x3b95, 0x80},
	{0x3b9e, 0x09},
	{0x3d82, 0x73},
	{0x3d85, 0x05},
	{0x3d8a, 0x03},
	{0x3d8b, 0xff},
	{0x3d99, 0x00},
	{0x3d9a, 0x9f},
	{0x3d9b, 0x00},
	{0x3d9c, 0xa0},
	{0x3da4, 0x00},
	{0x3da7, 0x50},
	{0x420e, 0xff},
	{0x420f, 0xff},
	{0x4210, 0xff},
	{0x4211, 0xff},
	{0x421e, 0x02},
	{0x421f, 0x45},
	{0x4220, 0xe1},
	{0x4221, 0x05},
	{0x4301, 0x0f},
	{0x4307, 0x03},
	{0x4308, 0x13},
	{0x430a, 0x53},
	{0x430d, 0x93},
	{0x430f, 0x57},
	{0x4310, 0x95},
	{0x4311, 0x16},
	{0x4316, 0x00},
	{0x4317, 0x08},
	{0x4319, 0x09},
	{0x431a, 0x00},
	{0x431b, 0x22},
	{0x431d, 0x2a},
	{0x431e, 0x11},
	{0x431f, 0x30},
	{0x4320, 0x59},
	{0x4323, 0x80},
	{0x4324, 0x00},
	{0x4503, 0x4e},
	{0x4505, 0x00},
	{0x4509, 0x00},
	{0x450a, 0x00},
	{0x4580, 0xf8},
	{0x4583, 0x07},
	{0x4584, 0x6a},
	{0x4585, 0x08},
	{0x4586, 0x05},
	{0x4587, 0x04},
	{0x4588, 0x73},
	{0x4589, 0x05},
	{0x458a, 0x1f},
	{0x458b, 0x02},
	{0x458c, 0xdc},
	{0x458d, 0x03},
	{0x458e, 0x02},
	{0x4597, 0x07},
	{0x4598, 0x40},
	{0x4599, 0x0e},
	{0x459a, 0x0e},
	{0x459b, 0xfb},
	{0x459c, 0xf3},
	{0x4602, 0x00},
	{0x4603, 0x13},
	{0x4604, 0x00},
	{0x4609, 0x0a},
	{0x460a, 0x00},
	{0x4610, 0x00},
	{0x4611, 0x70},
	{0x4612, 0x00},
	{0x4613, 0x0c},
	{0x4614, 0x00},
	{0x4615, 0x70},
	{0x4616, 0x00},
	{0x4617, 0x0c},
	{0x4800, 0x04},
	{0x480a, 0x22},
	{0x4813, 0xe4},
	{0x4814, 0x2a},
	{0x4837, 0x0d},
	{0x484b, 0x47},
	{0x484f, 0x40},
	{0x4887, 0x51},
	{0x4d00, 0x4a},
	{0x4d01, 0x18},
	{0x4d05, 0xff},
	{0x4d06, 0x88},
	{0x4d08, 0x63},
	{0x4d09, 0xdf},
	{0x4d15, 0x7d},
	{0x4d1a, 0x20},
	{0x4d30, 0x0a},
	{0x4d31, 0x00},
	{0x4d34, 0x7d},
	{0x4d3c, 0x7d},
	{0x4f00, 0x3f},
	{0x4f01, 0xff},
	{0x4f02, 0xff},
	{0x4f03, 0x2c},
	{0x4f04, 0xe0},
	{0x6a00, 0x00},
	{0x6a01, 0x20},
	{0x6a02, 0x00},
	{0x6a03, 0x20},
	{0x6a04, 0x02},
	{0x6a05, 0x80},
	{0x6a06, 0x01},
	{0x6a07, 0xe0},
	{0x6a08, 0xcf},
	{0x6a09, 0x01},
	{0x6a0a, 0x40},
	{0x6a20, 0x00},
	{0x6a21, 0x02},
	{0x6a22, 0x00},
	{0x6a23, 0x00},
	{0x6a24, 0x00},
	{0x6a25, 0xf0},
	{0x6a26, 0x00},
	{0x6a27, 0x00},
	{0x6a28, 0x00},
	{0x5000, 0x8f},
	{0x5001, 0x65},
	{0x5002, 0x7f},
	{0x5003, 0x6a},
	{0x5004, 0x3e},
	{0x5005, 0x1e},
	{0x5006, 0x1e},
	{0x5007, 0x1e},
	{0x5008, 0x00},
	{0x500c, 0x00},
	{0x502c, 0x00},
	{0x502e, 0x00},
	{0x502f, 0x00},
	{0x504b, 0x00},
	{0x5053, 0x00},
	{0x505b, 0x00},
	{0x5063, 0x00},
	{0x5070, 0x00},
	{0x5074, 0x04},
	{0x507a, 0x00},
	{0x507b, 0x00},
	{0x5500, 0x02},
	{0x5700, 0x02},
	{0x5900, 0x02},
	{0x6007, 0x04},
	{0x6008, 0x05},
	{0x6009, 0x02},
	{0x600b, 0x08},
	{0x600c, 0x07},
	{0x600d, 0x88},
	{0x6016, 0x00},
	{0x6027, 0x04},
	{0x6028, 0x05},
	{0x6029, 0x02},
	{0x602b, 0x08},
	{0x602c, 0x07},
	{0x602d, 0x88},
	{0x6047, 0x04},
	{0x6048, 0x05},
	{0x6049, 0x02},
	{0x604b, 0x08},
	{0x604c, 0x07},
	{0x604d, 0x88},
	{0x6067, 0x04},
	{0x6068, 0x05},
	{0x6069, 0x02},
	{0x606b, 0x08},
	{0x606c, 0x07},
	{0x606d, 0x88},
	{0x6087, 0x04},
	{0x6088, 0x05},
	{0x6089, 0x02},
	{0x608b, 0x08},
	{0x608c, 0x07},
	{0x608d, 0x88},
	{0x5e00, 0x02},
	{0x5e01, 0x0b},
	{0x5e02, 0x00},
	{0x5e03, 0x00},
	{0x5e04, 0x00},
	{0x5e05, 0x0b},
	{0x5e06, 0x0c},
	{0x5e07, 0x0c},
	{0x5e08, 0x0c},
	{0x5e09, 0x0c},
	{0x5e0a, 0x0c},
	{0x5e0b, 0x0d},
	{0x5e0c, 0x0d},
	{0x5e0d, 0x0d},
	{0x5e0e, 0x0d},
	{0x5e0f, 0x0d},
	{0x5e10, 0x0d},
	{0x5e11, 0x0d},
	{0x5e12, 0x0e},
	{0x5e13, 0x0e},
	{0x5e14, 0x0e},
	{0x5e15, 0x0e},
	{0x5e16, 0x0e},
	{0x5e17, 0x0e},
	{0x5e18, 0x0e},
	{0x5e19, 0x10},
	{0x5e1a, 0x11},
	{0x5e1b, 0x11},
	{0x5e1c, 0x12},
	{0x5e1d, 0x12},
	{0x5e1e, 0x14},
	{0x5e1f, 0x15},
	{0x5e20, 0x16},
	{0x5e21, 0x17},
	{0x5e22, 0x00},
	{0x5e23, 0x08},
	{0x5e26, 0x00},
	{0x5e27, 0x00},
	{0x5e29, 0x00},
	{0x5e2a, 0x00},
	{0x5e2c, 0x00},
	{0x5e2d, 0x00},
	{0x5e2f, 0x03},
	{0x5e30, 0xff},
	{0x5e32, 0x04},
	{0x5e33, 0x00},
	{0x5e34, 0x00},
	{0x5e35, 0x04},
	{0x5e36, 0x00},
	{0x5e37, 0x00},
	{0x5e38, 0x04},
	{0x5e39, 0x00},
	{0x5e3a, 0x00},
	{0x5e3b, 0x04},
	{0x5e3c, 0x00},
	{0x5e3d, 0x00},
	{0x5e3e, 0x04},
	{0x5e3f, 0x00},
	{0x5e40, 0x00},
	{0x5e41, 0x06},
	{0x5e42, 0x00},
	{0x5e43, 0x00},
	{0x5e44, 0x06},
	{0x5e45, 0x00},
	{0x5e46, 0x00},
	{0x5e47, 0x06},
	{0x5e48, 0x00},
	{0x5e49, 0x00},
	{0x5e4a, 0x06},
	{0x5e4b, 0x00},
	{0x5e4c, 0x00},
	{0x5e4d, 0x06},
	{0x5e4e, 0x00},
	{0x5e50, 0x06},
	{0x5e51, 0x00},
	{0x5e53, 0x06},
	{0x5e54, 0x00},
	{0x5e56, 0x08},
	{0x5e57, 0x00},
	{0x5e59, 0x08},
	{0x5e5a, 0x00},
	{0x5e5c, 0x08},
	{0x5e5d, 0x00},
	{0x5e5f, 0x08},
	{0x5e60, 0x00},
	{0x5e62, 0x08},
	{0x5e63, 0x00},
	{0x5e65, 0x08},
	{0x5e66, 0x00},
	{0x5e68, 0x08},
	{0x5e69, 0x00},
	{0x5e6b, 0x16},
	{0x5e6c, 0x00},
	{0x5e6e, 0x20},
	{0x5e6f, 0x00},
	{0x5e71, 0x18},
	{0x5e72, 0x00},
	{0x5e74, 0x18},
	{0x5e75, 0x00},
	{0x5e77, 0x17},
	{0x5e78, 0xff},
	{0x5e7a, 0x00},
	{0x5e7b, 0x00},
	{0x5e7d, 0x00},
	{0x5e7e, 0x00},
	{0x5e80, 0x00},
	{0x5e81, 0x00},
	{0x5e83, 0x00},
	{0x5e84, 0x00},
	{0x5f00, 0x02},
	{0x5f01, 0x08},
	{0x5f02, 0x09},
	{0x5f03, 0x0a},
	{0x5f04, 0x0b},
	{0x5f05, 0x0c},
	{0x5f06, 0x0c},
	{0x5f07, 0x0c},
	{0x5f08, 0x0c},
	{0x5f09, 0x0c},
	{0x5f0a, 0x0d},
	{0x5f0b, 0x0d},
	{0x5f0c, 0x0d},
	{0x5f0d, 0x0d},
	{0x5f0e, 0x0d},
	{0x5f0f, 0x0e},
	{0x5f10, 0x0e},
	{0x5f11, 0x0e},
	{0x5f12, 0x0e},
	{0x5f13, 0x0f},
	{0x5f14, 0x0f},
	{0x5f15, 0x10},
	{0x5f16, 0x11},
	{0x5f17, 0x11},
	{0x5f18, 0x12},
	{0x5f19, 0x12},
	{0x5f1a, 0x13},
	{0x5f1b, 0x13},
	{0x5f1c, 0x14},
	{0x5f1d, 0x14},
	{0x5f1e, 0x16},
	{0x5f1f, 0x16},
	{0x5f20, 0x16},
	{0x5f21, 0x08},
	{0x5f22, 0x00},
	{0x5f23, 0x01},
	{0x5f26, 0x02},
	{0x5f27, 0x00},
	{0x5f29, 0x02},
	{0x5f2a, 0x00},
	{0x5f2c, 0x02},
	{0x5f2d, 0x00},
	{0x5f2f, 0x02},
	{0x5f30, 0x00},
	{0x5f32, 0x02},
	{0x5f33, 0x00},
	{0x5f34, 0x00},
	{0x5f35, 0x02},
	{0x5f36, 0x00},
	{0x5f37, 0x00},
	{0x5f38, 0x02},
	{0x5f39, 0x00},
	{0x5f3a, 0x00},
	{0x5f3b, 0x02},
	{0x5f3c, 0x00},
	{0x5f3d, 0x00},
	{0x5f3e, 0x02},
	{0x5f3f, 0x00},
	{0x5f40, 0x00},
	{0x5f41, 0x02},
	{0x5f42, 0x00},
	{0x5f43, 0x00},
	{0x5f44, 0x02},
	{0x5f45, 0x00},
	{0x5f46, 0x00},
	{0x5f47, 0x04},
	{0x5f48, 0x00},
	{0x5f49, 0x00},
	{0x5f4a, 0x04},
	{0x5f4b, 0x00},
	{0x5f4c, 0x00},
	{0x5f4d, 0x04},
	{0x5f4e, 0x00},
	{0x5f50, 0x04},
	{0x5f51, 0x00},
	{0x5f53, 0x04},
	{0x5f54, 0x00},
	{0x5f56, 0x04},
	{0x5f57, 0x00},
	{0x5f59, 0x04},
	{0x5f5a, 0x00},
	{0x5f5c, 0x04},
	{0x5f5d, 0x00},
	{0x5f5f, 0x08},
	{0x5f60, 0x00},
	{0x5f62, 0x08},
	{0x5f63, 0x00},
	{0x5f65, 0x08},
	{0x5f66, 0x00},
	{0x5f68, 0x08},
	{0x5f69, 0x00},
	{0x5f6b, 0x08},
	{0x5f6c, 0x00},
	{0x5f6e, 0x10},
	{0x5f6f, 0x00},
	{0x5f71, 0x10},
	{0x5f72, 0x00},
	{0x5f74, 0x10},
	{0x5f75, 0x00},
	{0x5f77, 0x10},
	{0x5f78, 0x00},
	{0x5f7a, 0x20},
	{0x5f7b, 0x00},
	{0x5f7d, 0x20},
	{0x5f7e, 0x00},
	{0x5f80, 0x20},
	{0x5f81, 0x00},
	{0x5f83, 0x00},
	{0x5f84, 0xff},
	{0x5240, 0x0f},
	{0x5243, 0x00},
	{0x5244, 0x00},
	{0x5245, 0x00},
	{0x5246, 0x00},
	{0x5247, 0x00},
	{0x5248, 0x00},
	{0x5249, 0x00},
	{0x5440, 0x0f},
	{0x5443, 0x00},
	{0x5445, 0x00},
	{0x5447, 0x00},
	{0x5448, 0x00},
	{0x5449, 0x00},
	{0x5640, 0x0f},
	{0x5642, 0x00},
	{0x5643, 0x00},
	{0x5644, 0x00},
	{0x5645, 0x00},
	{0x5646, 0x00},
	{0x5647, 0x00},
	{0x5649, 0x00},
	{0x5840, 0x0f},
	{0x5842, 0x00},
	{0x5843, 0x00},
	{0x5845, 0x00},
	{0x5846, 0x00},
	{0x5847, 0x00},
	{0x5848, 0x00},
	{0x5849, 0x00},
	{0x4001, 0x2b},
	{0x4008, 0x02},
	{0x4009, 0x03},
	{0x4018, 0x12},
	{0x4022, 0x40},
	{0x4023, 0x20},
	{0x4026, 0x00},
	{0x4027, 0x40},
	{0x4028, 0x00},
	{0x4029, 0x40},
	{0x402a, 0x00},
	{0x402b, 0x40},
	{0x402c, 0x00},
	{0x402d, 0x40},
	{0x405e, 0x00},
	{0x405f, 0x00},
	{0x4060, 0x00},
	{0x4061, 0x00},
	{0x4062, 0x00},
	{0x4063, 0x00},
	{0x4064, 0x00},
	{0x4065, 0x00},
	{0x4066, 0x00},
	{0x4067, 0x00},
	{0x4068, 0x00},
	{0x4069, 0x00},
	{0x406a, 0x00},
	{0x406b, 0x00},
	{0x406c, 0x00},
	{0x406d, 0x00},
	{0x406e, 0x00},
	{0x406f, 0x00},
	{0x4070, 0x00},
	{0x4071, 0x00},
	{0x4072, 0x00},
	{0x4073, 0x00},
	{0x4074, 0x00},
	{0x4075, 0x00},
	{0x4076, 0x00},
	{0x4077, 0x00},
	{0x4078, 0x00},
	{0x4079, 0x00},
	{0x407a, 0x00},
	{0x407b, 0x00},
	{0x407c, 0x00},
	{0x407d, 0x00},
	{0x407e, 0xcc},
	{0x407f, 0x18},
	{0x4080, 0xff},
	{0x4081, 0xff},
	{0x4082, 0x01},
	{0x4083, 0x53},
	{0x4084, 0x01},
	{0x4085, 0x2b},
	{0x4086, 0x00},
	{0x4087, 0xb3},
	{0x4640, 0x40},
	{0x4641, 0x11},
	{0x4642, 0x0e},
	{0x4643, 0xee},
	{0x4646, 0x0f},
	{0x4648, 0x00},
	{0x4649, 0x03},
	{0x4f04, 0xf8},
	{0x4d09, 0xff},
	{0x4d09, 0xdf},
	{0x5003, 0x7a},
	{0x5b80, 0x08},
	{0x5c00, 0x08},
	{0x5c80, 0x00},
	{0x5bbe, 0x12},
	{0x5c3e, 0x12},
	{0x5cbe, 0x12},
	{0x5b8a, 0x80},
	{0x5b8b, 0x80},
	{0x5b8c, 0x80},
	{0x5b8d, 0x80},
	{0x5b8e, 0x60},
	{0x5b8f, 0x80},
	{0x5b90, 0x80},
	{0x5b91, 0x80},
	{0x5b92, 0x80},
	{0x5b93, 0x20},
	{0x5b94, 0x80},
	{0x5b95, 0x80},
	{0x5b96, 0x80},
	{0x5b97, 0x20},
	{0x5b98, 0x00},
	{0x5b99, 0x80},
	{0x5b9a, 0x40},
	{0x5b9b, 0x20},
	{0x5b9c, 0x00},
	{0x5b9d, 0x00},
	{0x5b9e, 0x80},
	{0x5b9f, 0x00},
	{0x5ba0, 0x00},
	{0x5ba1, 0x00},
	{0x5ba2, 0x00},
	{0x5ba3, 0x00},
	{0x5ba4, 0x00},
	{0x5ba5, 0x00},
	{0x5ba6, 0x00},
	{0x5ba7, 0x00},
	{0x5ba8, 0x02},
	{0x5ba9, 0x00},
	{0x5baa, 0x02},
	{0x5bab, 0x76},
	{0x5bac, 0x03},
	{0x5bad, 0x08},
	{0x5bae, 0x00},
	{0x5baf, 0x80},
	{0x5bb0, 0x00},
	{0x5bb1, 0xc0},
	{0x5bb2, 0x01},
	{0x5bb3, 0x00},
	{0x5c0a, 0x80},
	{0x5c0b, 0x80},
	{0x5c0c, 0x80},
	{0x5c0d, 0x80},
	{0x5c0e, 0x60},
	{0x5c0f, 0x80},
	{0x5c10, 0x80},
	{0x5c11, 0x80},
	{0x5c12, 0x60},
	{0x5c13, 0x20},
	{0x5c14, 0x80},
	{0x5c15, 0x80},
	{0x5c16, 0x80},
	{0x5c17, 0x20},
	{0x5c18, 0x00},
	{0x5c19, 0x80},
	{0x5c1a, 0x40},
	{0x5c1b, 0x20},
	{0x5c1c, 0x00},
	{0x5c1d, 0x00},
	{0x5c1e, 0x80},
	{0x5c1f, 0x00},
	{0x5c20, 0x00},
	{0x5c21, 0x00},
	{0x5c22, 0x00},
	{0x5c23, 0x00},
	{0x5c24, 0x00},
	{0x5c25, 0x00},
	{0x5c26, 0x00},
	{0x5c27, 0x00},
	{0x5c28, 0x02},
	{0x5c29, 0x00},
	{0x5c2a, 0x02},
	{0x5c2b, 0x76},
	{0x5c2c, 0x03},
	{0x5c2d, 0x08},
	{0x5c2e, 0x00},
	{0x5c2f, 0x80},
	{0x5c30, 0x00},
	{0x5c31, 0xc0},
	{0x5c32, 0x01},
	{0x5c33, 0x00},
	{0x5c8a, 0x80},
	{0x5c8b, 0x80},
	{0x5c8c, 0x80},
	{0x5c8d, 0x80},
	{0x5c8e, 0x80},
	{0x5c8f, 0x80},
	{0x5c90, 0x80},
	{0x5c91, 0x80},
	{0x5c92, 0x80},
	{0x5c93, 0x60},
	{0x5c94, 0x80},
	{0x5c95, 0x80},
	{0x5c96, 0x80},
	{0x5c97, 0x60},
	{0x5c98, 0x40},
	{0x5c99, 0x80},
	{0x5c9a, 0x80},
	{0x5c9b, 0x80},
	{0x5c9c, 0x40},
	{0x5c9d, 0x00},
	{0x5c9e, 0x80},
	{0x5c9f, 0x80},
	{0x5ca0, 0x80},
	{0x5ca1, 0x20},
	{0x5ca2, 0x00},
	{0x5ca3, 0x80},
	{0x5ca4, 0x80},
	{0x5ca5, 0x00},
	{0x5ca6, 0x00},
	{0x5ca7, 0x00},
	{0x5ca8, 0x01},
	{0x5ca9, 0x00},
	{0x5caa, 0x02},
	{0x5cab, 0x00},
	{0x5cac, 0x03},
	{0x5cad, 0x08},
	{0x5cae, 0x01},
	{0x5caf, 0x00},
	{0x5cb0, 0x02},
	{0x5cb1, 0x00},
	{0x5cb2, 0x03},
	{0x5cb3, 0x08},
	{0x5be7, 0x80},
	{0x5bc9, 0x80},
	{0x5bca, 0x80},
	{0x5bcb, 0x80},
	{0x5bcc, 0x80},
	{0x5bcd, 0x80},
	{0x5bce, 0x80},
	{0x5bcf, 0x80},
	{0x5bd0, 0x80},
	{0x5bd1, 0x80},
	{0x5bd2, 0x20},
	{0x5bd3, 0x80},
	{0x5bd4, 0x40},
	{0x5bd5, 0x20},
	{0x5bd6, 0x00},
	{0x5bd7, 0x00},
	{0x5bd8, 0x00},
	{0x5bd9, 0x00},
	{0x5bda, 0x00},
	{0x5bdb, 0x00},
	{0x5bdc, 0x00},
	{0x5bdd, 0x00},
	{0x5bde, 0x00},
	{0x5bdf, 0x00},
	{0x5be0, 0x00},
	{0x5be1, 0x00},
	{0x5be2, 0x00},
	{0x5be3, 0x00},
	{0x5be4, 0x00},
	{0x5be5, 0x00},
	{0x5be6, 0x00},
	{0x5c49, 0x80},
	{0x5c4a, 0x80},
	{0x5c4b, 0x80},
	{0x5c4c, 0x80},
	{0x5c4d, 0x40},
	{0x5c4e, 0x80},
	{0x5c4f, 0x80},
	{0x5c50, 0x80},
	{0x5c51, 0x60},
	{0x5c52, 0x20},
	{0x5c53, 0x80},
	{0x5c54, 0x80},
	{0x5c55, 0x80},
	{0x5c56, 0x20},
	{0x5c57, 0x00},
	{0x5c58, 0x80},
	{0x5c59, 0x40},
	{0x5c5a, 0x20},
	{0x5c5b, 0x00},
	{0x5c5c, 0x00},
	{0x5c5d, 0x80},
	{0x5c5e, 0x00},
	{0x5c5f, 0x00},
	{0x5c60, 0x00},
	{0x5c61, 0x00},
	{0x5c62, 0x00},
	{0x5c63, 0x00},
	{0x5c64, 0x00},
	{0x5c65, 0x00},
	{0x5c66, 0x00},
	{0x5cc9, 0x80},
	{0x5cca, 0x80},
	{0x5ccb, 0x80},
	{0x5ccc, 0x80},
	{0x5ccd, 0x80},
	{0x5cce, 0x80},
	{0x5ccf, 0x80},
	{0x5cd0, 0x80},
	{0x5cd1, 0x80},
	{0x5cd2, 0x60},
	{0x5cd3, 0x80},
	{0x5cd4, 0x80},
	{0x5cd5, 0x80},
	{0x5cd6, 0x60},
	{0x5cd7, 0x40},
	{0x5cd8, 0x80},
	{0x5cd9, 0x80},
	{0x5cda, 0x80},
	{0x5cdb, 0x40},
	{0x5cdc, 0x20},
	{0x5cdd, 0x80},
	{0x5cde, 0x80},
	{0x5cdf, 0x80},
	{0x5ce0, 0x20},
	{0x5ce1, 0x00},
	{0x5ce2, 0x80},
	{0x5ce3, 0x80},
	{0x5ce4, 0x80},
	{0x5ce5, 0x00},
	{0x5ce6, 0x00},
	{0x5d74, 0x01},
	{0x5d75, 0x00},
	{0x5d1f, 0x81},
	{0x5d11, 0x00},
	{0x5d12, 0x10},
	{0x5d13, 0x10},
	{0x5d15, 0x05},
	{0x5d16, 0x05},
	{0x5d17, 0x05},
	{0x5d08, 0x03},
	{0x5d09, 0xb6},
	{0x5d0a, 0x03},
	{0x5d0b, 0xb6},
	{0x5d18, 0x03},
	{0x5d19, 0xb6},
	{0x5d62, 0x01},
	{0x5d40, 0x02},
	{0x5d41, 0x01},
	{0x5d63, 0x1f},
	{0x5d64, 0x00},
	{0x5d65, 0x80},
	{0x5d56, 0x00},
	{0x5d57, 0x20},
	{0x5d58, 0x00},
	{0x5d59, 0x20},
	{0x5d5a, 0x00},
	{0x5d5b, 0x0c},
	{0x5d5c, 0x02},
	{0x5d5d, 0x40},
	{0x5d5e, 0x02},
	{0x5d5f, 0x40},
	{0x5d60, 0x03},
	{0x5d61, 0x40},
	{0x5d4a, 0x02},
	{0x5d4b, 0x40},
	{0x5d4c, 0x02},
	{0x5d4d, 0x40},
	{0x5d4e, 0x02},
	{0x5d4f, 0x40},
	{0x5d50, 0x18},
	{0x5d51, 0x80},
	{0x5d52, 0x18},
	{0x5d53, 0x80},
	{0x5d54, 0x18},
	{0x5d55, 0x80},
	{0x5d46, 0x20},
	{0x5d47, 0x00},
	{0x5d48, 0x22},
	{0x5d49, 0x00},
	{0x5d42, 0x20},
	{0x5d43, 0x00},
	{0x5d44, 0x22},
	{0x5d45, 0x00},
	{0x5004, 0x1e},
	{0x4221, 0x03},
	{0x380e, 0x02},
	{0x380f, 0xae},
	{0x380c, 0x04},
	{0x380d, 0x47},
	{0x384c, 0x02},
	{0x384d, 0x0d},
	{0x388c, 0x02},
	{0x388d, 0x2b},
	{0x420e, 0x54},
	{0x420f, 0xa0},
	{0x4210, 0xca},
	{0x4211, 0xf2},
	{0x507a, 0x5f},
	{0x507b, 0x46},
	{0x3802, 0x00},
	{0x3803, 0x68},
	{0x3806, 0x04},
	{0x3807, 0xa7},
	{0x380a, 0x04},
	{0x380b, 0x38},
	{0x3812, 0x00},
	{0x3813, 0x04},
	{0x380c, 0x08},
	{0x380d, 0x8e},
	{0x384c, 0x04},
	{0x384d, 0x1a},
	{0x388c, 0x04},
	{0x388d, 0x56},
	{0x0304, 0x00},
	{0x0305, 0xf9},
	{0x4837, 0x10},
	{0x0408, 0x78},
	{0x0409, 0x00},
	{0x040a, 0xd1},
	{0x040b, 0x1e},
	{0x040c, 0x2e},
	{0x040d, 0x44},
	{0x040e, 0x0c},

	{I2C_REG_NULL, 0x00},
};

// Switch to linear bypass mode: LCG RAW10
static const struct i2c_regval ox03c10_switch_linear_lcg_raw10[] = {
	{0x4221, 0x05},
	{0x5002, 0x3f}, // PWL 1 & 0 disable, Re-timing enable, Statistic block 4/3/2/1/0 enable
	{0x5003, 0x2a}, // Combine enable, Combine sync buffer enable, HDR sync buffer enable
	{0x502c, 0x0f}, // Manual set V/S/M/L channel exposure index enable
	{0x504b, 0x04}, // Manual exposure index for L channel
	{0x5053, 0x03}, // Manual exposure index for M channel
	{0x505b, 0x02}, // Manual exposure index for S channel
	{0x5063, 0x01}, // Manual exposure index for V channel
	{0x5074, 0x59}, // Manual combine out option: Non-combine out
			// Manual select exposure out when in non-combine out mode: 1
			//   0x49: HCG, 0x59: LCG, 0x69: SPD, 0x79: VS
			// Manual exposure mode: enable & 2 exposure combine
	{0x4319, 0x43}, // Force VFIFO/MIPI bitwidth for other group1, Use SPD in combine, Enable DCG combine
	{0x431a, 0x01}, // mipi_bitw_man0: 10bit

	{I2C_REG_NULL, 0x00},
};

static struct rkmodule_hdr_compr ox03c10_hdr_compr_12 = {
	.point = 30,
	.src_bit = 20,
	.k_shift = 7,
	.data_src = {0, 256, 768, 1792, 3840, 7936, 12032, 16128, 20224, 24320,
		32512, 40704, 48896, 57088, 65280, 73472, 81664, 89856, 106240, 122624,
		139008, 155392, 171776, 188160, 204544, 270080, 401152, 532224, 794368, 1056512},
	.data_compr = {0, 256, 320, 384, 448, 512, 576, 640, 704, 768,
		832, 928, 1024, 1120, 1216, 1312, 1408, 1504, 1632, 1760,
		1888, 2016, 2144, 2272, 2400, 2688, 3152, 3456, 3840, 4096},
	.slope_k = {128, 1024, 2048, 4096, 8192, 8192, 8192, 8192, 8192, 16384,
		10922, 10922, 10922, 10922, 10922, 10922, 10922, 16384, 16384, 16384,
		16384, 16384, 16384, 16384, 29127, 36157, 55188, 87381, 131072, 0},
};

static struct rkmodule_hdr_compr ox03c10_hdr_compr_16 = {
	.point = 30,
	.src_bit = 20,
	.k_shift = 12,
	.data_src = {0, 2048, 2048, 2048, 2048, 4096, 8192, 12288, 16384, 20480,
		24576, 32768, 40960, 49152, 57344, 65536, 73728, 81920, 98304, 114688,
		131072, 147456, 163840, 180224, 196608, 262144, 393216, 524288, 786432, 1048576},
	.data_compr = {0, 2048, 2048, 2048, 2048, 3071, 4095, 5119, 6143, 7167,
		8191, 9727, 11263, 12799, 14335, 15871, 17407, 18943, 20991, 23039,
		25087, 27135, 29183, 31231, 33279, 38911, 47103, 53247, 59391, 65534},
	.slope_k = {4096, 0, 0, 0, 8200, 16384, 16384, 16384, 16384, 16384,
		21845, 21845, 21845, 21845, 21845, 21845, 21845, 32768, 32768, 32768,
		32768, 32768, 32768, 32768, 47662, 65536, 87381, 174762, 174762, 0},
};

/*
 * The width and height must be configured to be
 * the same as the current output resolution of the sensor.
 * The input width of the isp needs to be 16 aligned.
 * The input height of the isp needs to be 8 aligned.
 * If the width or height does not meet the alignment rules,
 * you can configure the cropping parameters with the following function to
 * crop out the appropriate resolution.
 * struct v4l2_subdev_pad_ops {
 *	.get_selection
 * }
 */
static const struct ox03c10_mode supported_modes[] = {
	{ /* NO_HDR: RAW10 */
		.bus_fmt = MEDIA_BUS_FMT_SBGGR10_1X10,
		.width = 1920,
		.height = 1080,
		.max_fps = {
			.numerator = 10000,
			.denominator = 300000,
		},
		.exp_def = 0x0200,
		.hts_def = 0x10FE,
		.vts_def = 0x02AE * 2,
		.exp_mode = EXP_NORMAL,
		.bpp = 10,
		.link_freq_idx = 0,
		.hdr_mode = NO_HDR,
		.hdr_compr = NULL,
		.reg_list = ox03c10_1920x1080_30fps_HDR3_DCG_VS_PWL12_mipi600,
		.linear_reg_list = ox03c10_switch_linear_lcg_raw10,
#if KERNEL_VERSION(6, 1, 0) <= LINUX_VERSION_CODE
		.vc[PAD0] = 0,
#else
		.vc[PAD0] = V4L2_MBUS_CSI2_CHANNEL_0,
#endif /* LINUX_VERSION_CODE */
	},
	{ /* HDR_COMPR: OX03C10_HDR3_DCG_VS_12BIT */
		.bus_fmt = MEDIA_BUS_FMT_SBGGR12_1X12,
		.width = 1920,
		.height = 1080,
		.max_fps = {
			.numerator = 10000,
			.denominator = 300000,
		},
		.exp_def = 0x0200,
		.hts_def = 0x10FE,
		.vts_def = 0x02AE * 2,
		.exp_mode = EXP_HDR3_DCG_VS,
		.bpp = 12,
		.link_freq_idx = 0,
		.hdr_mode = HDR_COMPR,
		.hdr_compr = &ox03c10_hdr_compr_12,
		.hdr_operating_mode = OX03C10_HDR3_DCG_VS_12BIT,
		.reg_list = ox03c10_1920x1080_30fps_HDR3_DCG_VS_PWL12_mipi600,
#if KERNEL_VERSION(6, 1, 0) <= LINUX_VERSION_CODE
		.vc[PAD0] = 0,
#else
		.vc[PAD0] = V4L2_MBUS_CSI2_CHANNEL_0,
#endif /* LINUX_VERSION_CODE */
	},
	{ /* HDR_COMPR: OX03C10_HDR3_DCG_SPD_12BIT */
		.bus_fmt = MEDIA_BUS_FMT_SBGGR12_1X12,
		.width = 1920,
		.height = 1080,
		.max_fps = {
			.numerator = 10000,
			.denominator = 300000,
		},
		.exp_def = 0x0200,
		.hts_def = 0x10FE,
		.vts_def = 0x02AE * 2,
		.exp_mode = EXP_HDR3_DCG_SPD,
		.bpp = 12,
		.link_freq_idx = 0,
		.hdr_mode = HDR_COMPR,
		.hdr_compr = &ox03c10_hdr_compr_12,
		.hdr_operating_mode = OX03C10_HDR3_DCG_SPD_12BIT,
		.reg_list = ox03c10_1920x1080_30fps_HDR3_DCG_SPD_PWL12_mipi600,
#if KERNEL_VERSION(6, 1, 0) <= LINUX_VERSION_CODE
		.vc[PAD0] = 0,
#else
		.vc[PAD0] = V4L2_MBUS_CSI2_CHANNEL_0,
#endif /* LINUX_VERSION_CODE */
	},
	{ /* HDR_COMPR: OX03C10_HDR3_DCG_VS_LFM_16BIT */
		.bus_fmt = MEDIA_BUS_FMT_SBGGR16_1X16,
		.width = 1920,
		.height = 1080,
		.max_fps = {
			.numerator = 10000,
			.denominator = 300000,
		},
		.exp_def = 0x0038,
		.hts_def = 0x10FE,
		.vts_def = 0x02AE * 2,
		.exp_mode = EXP_HDR3_DCG_VS,
		.bpp = 16,
		.link_freq_idx = 1,
		.hdr_mode = HDR_COMPR,
		.hdr_compr = &ox03c10_hdr_compr_16,
		.hdr_operating_mode = OX03C10_HDR3_DCG_VS_LFM_16BIT,
		.reg_list = ox03c10_1920x1080_30fps_HDR3_DCG_VS_LFM_PWL16_mipi996,
#if KERNEL_VERSION(6, 1, 0) <= LINUX_VERSION_CODE
		.vc[PAD0] = 0,
#else
		.vc[PAD0] = V4L2_MBUS_CSI2_CHANNEL_0,
#endif /* LINUX_VERSION_CODE */
	},
};

static const s64 link_freq_menu_items[] = {
	OX03C10_LINK_FREQ_300MHZ,
	OX03C10_LINK_FREQ_480MHZ,
};

static const char * const ox03c10_test_pattern_menu[] = {
	"Disabled",
	"Vertical Color Bar Type 1",
	"Vertical Color Bar Type 2",
	"Vertical Color Bar Type 3",
	"Vertical Color Bar Type 4"
};

/* Write registers up to 4 at a time */
static int __maybe_unused ox03c10_i2c_write_reg(struct i2c_client *client,
					u16 reg_addr, u32 val_len, u32 reg_val)
{
	u32 buf_i, val_i;
	u8 buf[6];
	u8 *val_p;
	__be32 val_be;

	dev_info(&client->dev, "i2c addr(0x%02x) write: 0x%04x = 0x%08x (%d)\n",
			client->addr, reg_addr, reg_val, val_len);

	if (val_len > 4)
		return -EINVAL;

	buf[0] = reg_addr >> 8;
	buf[1] = reg_addr & 0xff;
	buf_i = 2;

	val_be = cpu_to_be32(reg_val);
	val_p = (u8 *)&val_be;
	val_i = 4 - val_len;

	while (val_i < 4)
		buf[buf_i++] = val_p[val_i++];

	if (i2c_master_send(client, buf, (val_len + 2)) != (val_len + 2)) {
		dev_err(&client->dev,
			"%s: writing register 0x%04x from 0x%02x failed\n",
			__func__, reg_addr, client->addr);
		return -EIO;
	}

	return 0;
}

/* Read registers up to 4 at a time */
static int __maybe_unused ox03c10_i2c_read_reg(struct i2c_client *client,
					u16 reg_addr, u32 val_len, u32 *reg_val)
{
	struct i2c_msg msgs[2];
	u8 *data_be_p;
	__be32 data_be = 0;
	__be16 reg_addr_be = cpu_to_be16(reg_addr);
	u8 *reg_be_p;
	int ret;

	if (val_len > 4 || !val_len)
		return -EINVAL;

	data_be_p = (u8 *)&data_be;
	reg_be_p = (u8 *)&reg_addr_be;

	/* Write register address */
	msgs[0].addr = client->addr;
	msgs[0].flags = 0;
	msgs[0].len = 2;
	msgs[0].buf = reg_be_p;

	/* Read data from register */
	msgs[1].addr = client->addr;
	msgs[1].flags = I2C_M_RD;
	msgs[1].len = val_len;
	msgs[1].buf = &data_be_p[4 - val_len];

	ret = i2c_transfer(client->adapter, msgs, ARRAY_SIZE(msgs));
	if (ret != ARRAY_SIZE(msgs)) {
		dev_err(&client->dev,
			"%s: reading register 0x%04x from 0x%02x failed\n",
			__func__, reg_addr, client->addr);
		return -EIO;
	}

	*reg_val = be32_to_cpu(data_be);

#if 0
	dev_info(&client->dev, "i2c addr(0x%02x) read: 0x%04x = 0x%08x (%d)\n",
		client->addr, reg_addr, *reg_val, val_len);
#endif

	return 0;
}

static int __maybe_unused ox03c10_i2c_write_array(struct i2c_client *client,
						const struct i2c_regval *regs)
{
	u32 i = 0, delay_us = 0;
	int ret = 0;

	for (i = 0; (ret == 0) && (regs[i].reg_addr != I2C_REG_NULL); i++) {
		if (regs[i].reg_addr != I2C_REG_DELAY) {
			ret = ox03c10_i2c_write_reg(client, regs[i].reg_addr,
					OX03C10_REG_VALUE_08BIT, regs[i].reg_val);
		} else {
			if (regs[i].reg_val != 0) {
				dev_info(&client->dev, "delay %d ms\n", regs[i].reg_val);

				delay_us = regs[i].reg_val * 1000;
				usleep_range(delay_us, delay_us + 100);
			}
		}
	}

	return ret;
}

static const struct ox03c10_mode *ox03c10_find_mode(int hdr_mode, int hdr_operating_mode)
{
	unsigned int i = 0, cur_best_fit = 0;

	for (i = 0; i < ARRAY_SIZE(supported_modes); i++) {
		if (supported_modes[i].hdr_mode == hdr_mode) {
			if (hdr_mode == NO_HDR) { // NO_HDR Mode
				cur_best_fit = i;
				break;
			} else { // HDR_COMPR Mode
				if (supported_modes[i].hdr_operating_mode == hdr_operating_mode) {
					cur_best_fit = i;
					break;
				}
			}
		}
	}

	return &supported_modes[cur_best_fit];
}

static int __ox03c10_power_on(struct ox03c10 *ox03c10)
{
	struct device *dev = &ox03c10->client->dev;
	int ret = 0;

	dev_info(dev, "ox03c10 device power on\n");

	ret = regulator_enable(ox03c10->poc_regulator);
	if (ret < 0) {
		dev_err(dev, "Unable to turn PoC regulator on\n");
		return ret;
	}

	return 0;
}

static void __ox03c10_power_off(struct ox03c10 *ox03c10)
{
	struct device *dev = &ox03c10->client->dev;
	int ret = 0;

	dev_info(dev, "ox03c10 device power off\n");

	ret = regulator_disable(ox03c10->poc_regulator);
	if (ret < 0)
		dev_warn(dev, "Unable to turn PoC regulator off\n");
}

static int ox03c10_runtime_resume(struct device *dev)
{
	struct i2c_client *client = to_i2c_client(dev);
	struct v4l2_subdev *sd = i2c_get_clientdata(client);
	struct ox03c10 *ox03c10 = v4l2_get_subdevdata(sd);
	int ret = 0;

	ret = __ox03c10_power_on(ox03c10);

	return ret;
}

static int ox03c10_runtime_suspend(struct device *dev)
{
	struct i2c_client *client = to_i2c_client(dev);
	struct v4l2_subdev *sd = i2c_get_clientdata(client);
	struct ox03c10 *ox03c10 = v4l2_get_subdevdata(sd);

	__ox03c10_power_off(ox03c10);

	return 0;
}

static const struct dev_pm_ops ox03c10_pm_ops = {
	SET_RUNTIME_PM_OPS(
		ox03c10_runtime_suspend, ox03c10_runtime_resume, NULL)
};

#ifdef CONFIG_VIDEO_V4L2_SUBDEV_API
static int ox03c10_open(struct v4l2_subdev *sd, struct v4l2_subdev_fh *fh)
{
	struct ox03c10 *ox03c10 = v4l2_get_subdevdata(sd);
#if KERNEL_VERSION(6, 1, 0) <= LINUX_VERSION_CODE
	struct v4l2_mbus_framefmt *try_fmt =
				v4l2_subdev_get_try_format(sd, fh->state, 0);
#else
	struct v4l2_mbus_framefmt *try_fmt =
				v4l2_subdev_get_try_format(sd, fh->pad, 0);
#endif
	const struct ox03c10_mode *def_mode = &ox03c10->supported_modes[0];

	mutex_lock(&ox03c10->mutex);

	/* Initialize try_fmt */
	try_fmt->width = def_mode->width;
	try_fmt->height = def_mode->height;
	try_fmt->code = def_mode->bus_fmt;
	try_fmt->field = V4L2_FIELD_NONE;

	mutex_unlock(&ox03c10->mutex);
	/* No crop or compose */

	return 0;
}
#endif

static int ox03c10_s_power(struct v4l2_subdev *sd, int on)
{
	struct ox03c10 *ox03c10 = v4l2_get_subdevdata(sd);
	struct i2c_client *client = ox03c10->client;
	int ret = 0;

	mutex_lock(&ox03c10->mutex);

	/* If the power state is not modified - no work to do. */
	if (ox03c10->power_on == !!on)
		goto unlock_and_return;

	if (on) {
		ret = pm_runtime_get_sync(&client->dev);
		if (ret < 0) {
			pm_runtime_put_noidle(&client->dev);
			goto unlock_and_return;
		}

		ox03c10->power_on = true;
	} else {
		pm_runtime_put(&client->dev);
		ox03c10->power_on = false;
	}

unlock_and_return:
	mutex_unlock(&ox03c10->mutex);

	return ret;
}

static void ox03c10_get_module_inf(struct ox03c10 *ox03c10,
					struct rkmodule_inf *inf)
{
	memset(inf, 0, sizeof(*inf));
	strscpy(inf->base.sensor, OX03C10_NAME, sizeof(inf->base.sensor));
	strscpy(inf->base.module, ox03c10->module_name,
		sizeof(inf->base.module));
	strscpy(inf->base.lens, ox03c10->len_name, sizeof(inf->base.lens));
}

static int ox03c10_set_hdrae(struct ox03c10 *ox03c10,
				struct preisp_hdrae_exp_s *ae)
{
	int ret = 0;
	u32 l_dgain = 1024;
	u32 m_dgain = 1024;
	u32 s_dgain = 1024;
	u32 l_exp = ae->long_exp_reg;
	u32 m_exp = ae->middle_exp_reg;
	u32 s_exp = ae->short_exp_reg;
	u32 l_again = ae->long_gain_reg;
	u32 m_again = ae->middle_gain_reg;
	u32 s_again = ae->short_gain_reg;

	if (!ox03c10->has_init_exp && !ox03c10->streaming) {
		ox03c10->init_hdrae_exp = *ae;
		ox03c10->has_init_exp = true;
		dev_dbg(&ox03c10->client->dev, "ox03c10 don't stream, record exp for hdr!\n");
		return ret;
	}

	dev_dbg(&ox03c10->client->dev,
		"rev exp req: L_exp: 0x%x, 0x%x, M_exp: 0x%x, 0x%x S_exp: 0x%x, 0x%x\n",
		l_exp, l_again, m_exp, m_again, s_exp, s_again);

	if (l_exp < 4)
		l_exp = 4;
	if (s_exp < 1)
		s_exp = 1;
	if (s_exp > 35 && ox03c10->cur_mode->exp_mode == EXP_HDR3_DCG_VS)
		s_exp = 35;

	if (l_again < 16) {
		l_again = 16;
	} else if (l_again <= 31) {
	} else if (l_again <= 47) {
		l_again = (l_again - 16) << 1;
	} else if (l_again <= 63) {
		l_again = (l_again - 32) << 2;
	} else if (l_again <= 95) {
		l_again = (l_again - 48) << 3;
	} else if (l_again >= 248) {
		l_dgain = div_u64(l_again * 1024, 248);
		l_again = 248;
	} else {
		dev_err(&ox03c10->client->dev, "%s set l_gain val:0x%x not support",
			__func__, l_again);
		return -EINVAL;
	}

	if (m_again < 16) {
		m_again = 16;
	} else if (m_again <= 31) {
	} else if (m_again <= 47) {
		m_again = (m_again - 16) << 1;
	} else if (m_again <= 63) {
		m_again = (m_again - 32) << 2;
	} else if (m_again <= 95) {
		m_again = (m_again - 48) << 3;
	} else if (m_again >= 248) {
		m_dgain = div_u64(m_again * 1024, 248);
		m_again = 248;
	} else {
		dev_err(&ox03c10->client->dev, "%s set m_gain val:0x%x not support",
			__func__, m_again);
		return -EINVAL;
	}

	if (s_again < 16) {
		s_again = 16;
	} else if (s_again <= 31) {
	} else if (s_again <= 47) {
		s_again = (s_again - 16) << 1;
	} else if (s_again <= 63) {
		s_again = (s_again - 32) << 2;
	} else if (s_again <= 95) {
		s_again = (s_again - 48) << 3;
	} else if (s_again >= 248) {
		s_dgain = div_u64(s_again * 1024, 248);
		s_again = 248;
	} else {
		dev_err(&ox03c10->client->dev, "%s set s_gain val:0x%x not support",
			__func__, s_again);
		return -EINVAL;
	}

	dev_dbg(&ox03c10->client->dev,
		"l_again 0x%x l_dgain 0x%x, m_again 0x%x m_dgain 0x%x, s_again 0x%x s_dgain 0x%x\n",
		l_again, l_dgain, m_again, m_dgain, s_again, s_dgain);

	if (ox03c10->streaming)
		ret |= ox03c10_i2c_write_reg(ox03c10->client, OX03C10_GROUP_UPDATE_ADDRESS,
				OX03C10_REG_VALUE_08BIT,
				OX03C10_GROUP_UPDATE_START_DATA);
	// dcg exposure
	ret |= ox03c10_i2c_write_reg(ox03c10->client, OX03C10_REG_EXPOSURE_DCG_H,
				OX03C10_REG_VALUE_16BIT,
				l_exp);

	// hcg real gain
	ret |= ox03c10_i2c_write_reg(ox03c10->client,
				OX03C10_REG_AGAIN_HCG_H,
				OX03C10_REG_VALUE_08BIT,
				(l_again >> 4) & 0x0f);
	ret |= ox03c10_i2c_write_reg(ox03c10->client,
				OX03C10_REG_AGAIN_HCG_L,
				OX03C10_REG_VALUE_08BIT,
				(l_again << 4) & 0xf0);
	// hcg digital gain
	ret |= ox03c10_i2c_write_reg(ox03c10->client,
				OX03C10_REG_DGAIN_HCG_H,
				OX03C10_REG_VALUE_08BIT,
				(l_dgain >> 10) & 0xf);
	ret |= ox03c10_i2c_write_reg(ox03c10->client,
				OX03C10_REG_DGAIN_HCG_M,
				OX03C10_REG_VALUE_08BIT,
				(l_dgain >> 2) & 0xff);
	ret |= ox03c10_i2c_write_reg(ox03c10->client,
				OX03C10_REG_DGAIN_HCG_L,
				OX03C10_REG_VALUE_08BIT,
				(l_dgain << 6) & 0xc0);

	// lcg real gain
	ret |= ox03c10_i2c_write_reg(ox03c10->client,
				OX03C10_REG_AGAIN_LCG_H,
				OX03C10_REG_VALUE_08BIT,
				(m_again >> 4) & 0x0f);
	ret |= ox03c10_i2c_write_reg(ox03c10->client,
				OX03C10_REG_AGAIN_LCG_L,
				OX03C10_REG_VALUE_08BIT,
				(m_again << 4) & 0xf0);
	// lcg digital gain
	ret |= ox03c10_i2c_write_reg(ox03c10->client,
				OX03C10_REG_DGAIN_LCG_H,
				OX03C10_REG_VALUE_08BIT,
				(m_dgain >> 10) & 0xf);
	ret |= ox03c10_i2c_write_reg(ox03c10->client,
				OX03C10_REG_DGAIN_LCG_M,
				OX03C10_REG_VALUE_08BIT,
				(m_dgain >> 2) & 0xff);
	ret |= ox03c10_i2c_write_reg(ox03c10->client,
				OX03C10_REG_DGAIN_LCG_L,
				OX03C10_REG_VALUE_08BIT,
				(m_dgain << 6) & 0xc0);

	if (ox03c10->cur_mode->exp_mode == EXP_HDR3_DCG_VS) {
		// vs exposure
		ret |= ox03c10_i2c_write_reg(ox03c10->client,
					OX03C10_REG_EXPOSURE_VS_H,
					OX03C10_REG_VALUE_16BIT,
					s_exp);

		// vs real gain
		ret |= ox03c10_i2c_write_reg(ox03c10->client,
					OX03C10_REG_AGAIN_VS_H,
					OX03C10_REG_VALUE_08BIT,
					(s_again >> 4) & 0x0f);
		ret |= ox03c10_i2c_write_reg(ox03c10->client,
					OX03C10_REG_AGAIN_VS_L,
					OX03C10_REG_VALUE_08BIT,
					(s_again << 4) & 0xf0);

		// vs digital gain
		ret |= ox03c10_i2c_write_reg(ox03c10->client,
					OX03C10_REG_DGAIN_VS_H,
					OX03C10_REG_VALUE_08BIT,
					(s_dgain >> 10) & 0xf);
		ret |= ox03c10_i2c_write_reg(ox03c10->client,
					OX03C10_REG_DGAIN_VS_M,
					OX03C10_REG_VALUE_08BIT,
					(s_dgain >> 2) & 0xff);
		ret |= ox03c10_i2c_write_reg(ox03c10->client,
					OX03C10_REG_DGAIN_VS_L,
					OX03C10_REG_VALUE_08BIT,
					(s_dgain << 6) & 0xc0);
	} else if (ox03c10->cur_mode->exp_mode == EXP_HDR3_DCG_SPD) {
		// spd exposure
		ret |= ox03c10_i2c_write_reg(ox03c10->client,
					OX03C10_REG_EXPOSURE_SPD_H,
					OX03C10_REG_VALUE_16BIT,
					s_exp);

		// spd real gain
		ret |= ox03c10_i2c_write_reg(ox03c10->client,
					OX03C10_REG_AGAIN_SPD_H,
					OX03C10_REG_VALUE_08BIT,
					(s_again >> 4) & 0x0f);
		ret |= ox03c10_i2c_write_reg(ox03c10->client,
					OX03C10_REG_AGAIN_SPD_L,
					OX03C10_REG_VALUE_08BIT,
					(s_again << 4) & 0xf0);

		// spd digital gain
		ret |= ox03c10_i2c_write_reg(ox03c10->client,
					OX03C10_REG_DGAIN_SPD_H,
					OX03C10_REG_VALUE_08BIT,
					(s_dgain >> 10) & 0xf);
		ret |= ox03c10_i2c_write_reg(ox03c10->client,
					OX03C10_REG_DGAIN_SPD_M,
					OX03C10_REG_VALUE_08BIT,
					(s_dgain >> 2) & 0xff);
		ret |= ox03c10_i2c_write_reg(ox03c10->client,
					OX03C10_REG_DGAIN_SPD_L,
					OX03C10_REG_VALUE_08BIT,
					(s_dgain << 6) & 0xc0);
	}

	if (ox03c10->streaming) {
		ret |= ox03c10_i2c_write_reg(ox03c10->client,
					OX03C10_GROUP_UPDATE_ADDRESS,
					OX03C10_REG_VALUE_08BIT,
					OX03C10_GROUP_UPDATE_END_DATA);
		ret |= ox03c10_i2c_write_reg(ox03c10->client,
					OX03C10_GROUP_UPDATE_ADDRESS,
					OX03C10_REG_VALUE_08BIT,
					OX03C10_GROUP_UPDATE_LAUNCH);
	}

	return ret;
}

static int ox03c10_set_wb_gain(struct ox03c10 *ox03c10,
				struct rkmodule_wb_gain_group *wb_gain_group)
{
	struct rkmodule_wb_gain wb_gain;
	u16 reg_bgain, reg_gbgain, reg_grgain, reg_rgain;
	int i = 0;
	int ret = 0;
#ifdef DEBUG
	u32 bgain, gbgain, grgain, rgain;
#endif

	if (!ox03c10->has_init_wbgain && !ox03c10->streaming) {
		ox03c10->init_wbgain = *wb_gain_group;
		ox03c10->has_init_wbgain = true;
		dev_info(&ox03c10->client->dev, "ox03c10 don't stream, record wbgain!\n");
		return ret;
	}

	for (i = 0; i < wb_gain_group->group_num; i++) {
		switch (wb_gain_group->wb_gain_type[i]) {
		case RKMODULE_HCG_WB_GAIN:
			reg_bgain = OX03C10_REG_HCG_B_GAIN;
			reg_gbgain = OX03C10_REG_HCG_GB_GAIN;
			reg_grgain = OX03C10_REG_HCG_GR_GAIN;
			reg_rgain = OX03C10_REG_HCG_R_GAIN;
			break;
		case RKMODULE_LCG_WB_GAIN:
			reg_bgain = OX03C10_REG_LCG_B_GAIN;
			reg_gbgain = OX03C10_REG_LCG_GB_GAIN;
			reg_grgain = OX03C10_REG_LCG_GR_GAIN;
			reg_rgain = OX03C10_REG_LCG_R_GAIN;
			break;
		case RKMODULE_SPD_WB_GAIN:
			reg_bgain = OX03C10_REG_SPD_B_GAIN;
			reg_gbgain = OX03C10_REG_SPD_GB_GAIN;
			reg_grgain = OX03C10_REG_SPD_GR_GAIN;
			reg_rgain = OX03C10_REG_SPD_R_GAIN;
			break;
		case RKMODULE_VS_WB_GAIN:
			reg_bgain = OX03C10_REG_VS_B_GAIN;
			reg_gbgain = OX03C10_REG_VS_GB_GAIN;
			reg_grgain = OX03C10_REG_VS_GR_GAIN;
			reg_rgain = OX03C10_REG_VS_R_GAIN;
			break;
		default:
			return -EINVAL;
		}
		wb_gain = wb_gain_group->wb_gain[i];
		ret = ox03c10_i2c_write_reg(ox03c10->client, reg_bgain,
					OX03C10_REG_VALUE_16BIT, wb_gain.b_gain & 0xffff);
		ret |= ox03c10_i2c_write_reg(ox03c10->client, reg_grgain,
					OX03C10_REG_VALUE_16BIT, wb_gain.gr_gain & 0xffff);
		ret |= ox03c10_i2c_write_reg(ox03c10->client, reg_gbgain,
					OX03C10_REG_VALUE_16BIT, wb_gain.gb_gain & 0xffff);
		ret |= ox03c10_i2c_write_reg(ox03c10->client, reg_rgain,
					OX03C10_REG_VALUE_16BIT, wb_gain.r_gain & 0xffff);
		dev_info(&ox03c10->client->dev,
			 "write wb gain, type:%d, b:0x%x, gb:0x%x, gr:0x%x, r:0x%x\n",
			 wb_gain_group->wb_gain_type[i],
			 wb_gain.b_gain, wb_gain.gb_gain,
			 wb_gain.gr_gain, wb_gain.r_gain);
#ifdef DEBUG
		ret |= ox03c10_i2c_read_reg(ox03c10->client, reg_bgain,
					OX03C10_REG_VALUE_16BIT, &bgain);
		ret |= ox03c10_i2c_read_reg(ox03c10->client, reg_gbgain,
					OX03C10_REG_VALUE_16BIT, &gbgain);
		ret |= ox03c10_i2c_read_reg(ox03c10->client, reg_grgain,
					OX03C10_REG_VALUE_16BIT, &grgain);
		ret |= ox03c10_i2c_read_reg(ox03c10->client, reg_rgain,
					OX03C10_REG_VALUE_16BIT, &rgain);
		dev_info(&ox03c10->client->dev,
			 "read wb gain, type %d, b:0x%x, gb:0x%x, gr:0x%x, r:0x%x\n",
			 wb_gain_group->wb_gain_type[i], bgain, gbgain, grgain, rgain);
#endif
	}

	return ret;
}

static int ox03c10_set_blc(struct ox03c10 *ox03c10,
				struct rkmodule_blc_group *blc_group)
{
	u32 reg_blc = 0;
	u32 blc_val = 0;
	int i = 0;
	int ret = 0;

	for (i = 0; i < blc_group->group_num; i++) {
		switch (blc_group->blc_type[i]) {
		case RKMODULE_HCG_BLC:
			reg_blc = OX03C10_REG_HCG_BLC;
			break;
		case RKMODULE_LCG_BLC:
			reg_blc = OX03C10_REG_LCG_BLC;
			break;
		case RKMODULE_SPD_BLC:
			reg_blc = OX03C10_REG_SPD_BLC;
			break;
		case RKMODULE_VS_BLC:
			reg_blc = OX03C10_REG_VS_BLC;
			break;
		default:
			return -EINVAL;
		}
		blc_val = blc_group->blc[i];
		ret = ox03c10_i2c_write_reg(ox03c10->client, reg_blc,
					OX03C10_REG_VALUE_16BIT, blc_val & 0x3ff);
		dev_info(&ox03c10->client->dev,
			 "write blc, type:%d, blc_val:0x%x\n",
			 blc_group->blc_type[i],
			 blc_val);
#ifdef DEBUG
		ret |= ox03c10_i2c_read_reg(ox03c10->client, reg_blc,
					OX03C10_REG_VALUE_16BIT, &blc_val);
		dev_info(&ox03c10->client->dev,
			 "read blc, type %d, blc_val:0x%x\n",
			 blc_group->blc_type[i], blc_val);
#endif
	}

	return ret;
}

static int ox03c10_get_channel_info(struct ox03c10 *ox03c10, struct rkmodule_channel_info *ch_info)
{
	if (ch_info->index < PAD0 || ch_info->index >= PAD_MAX)
		return -EINVAL;

	ch_info->vc = ox03c10->cur_mode->vc[ch_info->index];
	ch_info->width = ox03c10->cur_mode->width;
	ch_info->height = ox03c10->cur_mode->height;
	ch_info->bus_fmt = ox03c10->cur_mode->bus_fmt;
	if (ox03c10->cur_mode->bus_fmt == MEDIA_BUS_FMT_SBGGR16_1X16) {
		ch_info->data_type = 0x2a;
		ch_info->data_bit = 16;
	}

	return 0;
}

static int ox03c10_select_exp_mode(struct ox03c10 *ox03c10, u32 exp_mode)
{
	int ret = -EINVAL;
	u32 i, h, w, hdr_mode;

	w = ox03c10->cur_mode->width;
	h = ox03c10->cur_mode->height;
	hdr_mode = ox03c10->cur_mode->hdr_mode;
	for (i = 0; i < ARRAY_SIZE(supported_modes); i++) {
		if (w == supported_modes[i].width &&
		    h == supported_modes[i].height &&
		    supported_modes[i].hdr_mode == hdr_mode &&
		    supported_modes[i].exp_mode == exp_mode) {
			ox03c10->cur_mode = &supported_modes[i];
			w = ox03c10->cur_mode->hts_def - ox03c10->cur_mode->width;
			h = ox03c10->cur_mode->vts_def - ox03c10->cur_mode->height;
			__v4l2_ctrl_modify_range(ox03c10->hblank, w, w, 1, w);
			__v4l2_ctrl_modify_range(ox03c10->vblank, h,
				OX03C10_VTS_MAX - ox03c10->cur_mode->height, 1, h);
			ret = 0;
			break;
		}
	}

	return ret;
}

static long ox03c10_ioctl(struct v4l2_subdev *sd, unsigned int cmd, void *arg)
{
	struct ox03c10 *ox03c10 = v4l2_get_subdevdata(sd);
	struct rkmodule_hdr_cfg *hdr = NULL;
	struct rkmodule_dcg_ratio *dcg_ratio = NULL;
	struct rkmodule_wb_gain_group *wb_gain_group = NULL;
	struct rkmodule_blc_group *blc_group = NULL;
	struct rkmodule_channel_info *ch_info = NULL;
	u32 *exp_mode = NULL;
	u32 i, h, w;
	long ret = 0;

	dev_dbg(&ox03c10->client->dev, "ioctl cmd = 0x%08x\n", cmd);

	switch (cmd) {
	case RKMODULE_GET_MODULE_INFO:
		ox03c10_get_module_inf(ox03c10, (struct rkmodule_inf *)arg);
		break;
	case RKMODULE_GET_HDR_CFG:
		hdr = (struct rkmodule_hdr_cfg *)arg;
		hdr->esp.mode = HDR_NORMAL_VC;
		hdr->hdr_mode = ox03c10->cur_mode->hdr_mode;
		if (hdr->hdr_mode == HDR_COMPR)
			hdr->compr = *ox03c10->cur_mode->hdr_compr;
		break;
	case RKMODULE_SET_HDR_CFG:
		hdr = (struct rkmodule_hdr_cfg *)arg;
		if (ox03c10->cur_mode->hdr_mode == HDR_COMPR)
			hdr->hdr_mode = ox03c10->cur_mode->hdr_mode;
		w = ox03c10->cur_mode->width;
		h = ox03c10->cur_mode->height;
		for (i = 0; i < ARRAY_SIZE(supported_modes); i++) {
			if (w == supported_modes[i].width &&
					h == supported_modes[i].height &&
					supported_modes[i].hdr_mode == hdr->hdr_mode) {
				ox03c10->cur_mode = &supported_modes[i];
				break;
			}
		}
		if (i == ARRAY_SIZE(supported_modes)) {
			dev_err(&ox03c10->client->dev,
				"not find hdr mode:%d %dx%d config\n",
				hdr->hdr_mode, w, h);
			ret = -EINVAL;
		} else {
			w = ox03c10->cur_mode->hts_def - ox03c10->cur_mode->width;
			h = ox03c10->cur_mode->vts_def - ox03c10->cur_mode->height;
			__v4l2_ctrl_modify_range(ox03c10->hblank, w, w, 1, w);
			__v4l2_ctrl_modify_range(ox03c10->vblank, h,
				OX03C10_VTS_MAX - ox03c10->cur_mode->height, 1, h);
		}
		break;
	case PREISP_CMD_SET_HDRAE_EXP:
		return ox03c10_set_hdrae(ox03c10, arg);
	case RKMODULE_GET_DCG_RATIO:
		dcg_ratio = (struct rkmodule_dcg_ratio *)arg;
		*dcg_ratio = ox03c10->dcg_ratio;
		break;
	case RKMODULE_GET_SPD_RATIO:
		dcg_ratio = (struct rkmodule_dcg_ratio *)arg;
		*dcg_ratio = ox03c10->spd_ratio;
		break;
	case RKMODULE_SET_WB_GAIN:
		wb_gain_group = (struct rkmodule_wb_gain_group *)arg;
		ret = ox03c10_set_wb_gain(ox03c10, wb_gain_group);
		break;
	case RKMODULE_SET_BLC:
		blc_group = (struct rkmodule_blc_group *)arg;
		ret = ox03c10_set_blc(ox03c10, blc_group);
		break;
	case RKMODULE_GET_CHANNEL_INFO:
		ch_info = (struct rkmodule_channel_info *)arg;
		ret = ox03c10_get_channel_info(ox03c10, ch_info);
		break;
	case RKMODULE_GET_EXP_MODE:
		exp_mode = (u32 *)arg;
		*exp_mode = ox03c10->cur_mode->exp_mode;
		break;
	case RKMODULE_SET_EXP_MODE:
		ret = ox03c10_select_exp_mode(ox03c10, *(u32 *)arg);
		break;
	default:
		ret = -ENOIOCTLCMD;
		break;
	}

	return ret;
}

#ifdef CONFIG_COMPAT
static long ox03c10_compat_ioctl32(struct v4l2_subdev *sd, unsigned int cmd,
					unsigned long arg)
{
	void __user *up = compat_ptr(arg);
	struct rkmodule_inf *inf = NULL;
	struct rkmodule_awb_cfg *cfg = NULL;
	struct rkmodule_hdr_cfg *hdr = NULL;
	struct preisp_hdrae_exp_s *hdrae = NULL;
	struct rkmodule_dcg_ratio *dcg_ratio = NULL;
	struct rkmodule_wb_gain_group *wb_gain_group = NULL;
	struct rkmodule_blc_group *blc_group = NULL;
	struct rkmodule_channel_info *ch_info = NULL;
	u32 exp_mode = 0;
	long ret = 0;

	switch (cmd) {
	case RKMODULE_GET_MODULE_INFO:
		inf = kzalloc(sizeof(*inf), GFP_KERNEL);
		if (!inf) {
			ret = -ENOMEM;
			return ret;
		}

		ret = ox03c10_ioctl(sd, cmd, inf);
		if (!ret) {
			if (copy_to_user(up, inf, sizeof(*inf))) {
				kfree(inf);
				return -EFAULT;
			}
		}
		kfree(inf);
		break;
	case RKMODULE_AWB_CFG:
		cfg = kzalloc(sizeof(*cfg), GFP_KERNEL);
		if (!cfg) {
			ret = -ENOMEM;
			return ret;
		}

		if (copy_from_user(cfg, up, sizeof(*cfg))) {
			kfree(cfg);
			return -EFAULT;
		}
		ret = ox03c10_ioctl(sd, cmd, cfg);
		kfree(cfg);
		break;
	case RKMODULE_GET_HDR_CFG:
		hdr = kzalloc(sizeof(*hdr), GFP_KERNEL);
		if (!hdr) {
			ret = -ENOMEM;
			return ret;
		}

		ret = ox03c10_ioctl(sd, cmd, hdr);
		if (!ret) {
			if (copy_to_user(up, hdr, sizeof(*hdr))) {
				kfree(hdr);
				return -EFAULT;
			}
		}
		kfree(hdr);
		break;
	case RKMODULE_SET_HDR_CFG:
		hdr = kzalloc(sizeof(*hdr), GFP_KERNEL);
		if (!hdr) {
			ret = -ENOMEM;
			return ret;
		}

		if (copy_from_user(hdr, up, sizeof(*hdr))) {
			kfree(hdr);
			return -EFAULT;
		}
		ret = ox03c10_ioctl(sd, cmd, hdr);
		kfree(hdr);
		break;
	case PREISP_CMD_SET_HDRAE_EXP:
		hdrae = kzalloc(sizeof(*hdrae), GFP_KERNEL);
		if (!hdrae) {
			ret = -ENOMEM;
			return ret;
		}

		if (copy_from_user(hdrae, up, sizeof(*hdrae))) {
			kfree(hdrae);
			return -EFAULT;
		}
		ret = ox03c10_ioctl(sd, cmd, hdrae);
		kfree(hdrae);
		break;
	case RKMODULE_GET_DCG_RATIO:
		dcg_ratio = kzalloc(sizeof(*dcg_ratio), GFP_KERNEL);
		if (!dcg_ratio) {
			ret = -ENOMEM;
			return ret;
		}

		ret = ox03c10_ioctl(sd, cmd, dcg_ratio);
		if (!ret) {
			ret = copy_to_user(up, dcg_ratio, sizeof(*dcg_ratio));
			if (ret)
				return -EFAULT;
		}
		kfree(dcg_ratio);
		break;
	case RKMODULE_GET_SPD_RATIO:
		dcg_ratio = kzalloc(sizeof(*dcg_ratio), GFP_KERNEL);
		if (!dcg_ratio) {
			ret = -ENOMEM;
			return ret;
		}

		ret = ox03c10_ioctl(sd, cmd, dcg_ratio);
		if (!ret) {
			ret = copy_to_user(up, dcg_ratio, sizeof(*dcg_ratio));
			if (ret)
				return -EFAULT;
		}
		kfree(dcg_ratio);
		break;
	case RKMODULE_SET_WB_GAIN:
		wb_gain_group = kzalloc(sizeof(*wb_gain_group), GFP_KERNEL);
		if (!wb_gain_group) {
			ret = -ENOMEM;
			return ret;
		}

		ret = ox03c10_ioctl(sd, cmd, wb_gain_group);
		if (!ret) {
			ret = copy_to_user(up, wb_gain_group, sizeof(*wb_gain_group));
			if (ret)
				return -EFAULT;
		}
		kfree(wb_gain_group);
		break;
	case RKMODULE_SET_BLC:
		blc_group = kzalloc(sizeof(*blc_group), GFP_KERNEL);
		if (!blc_group) {
			ret = -ENOMEM;
			return ret;
		}

		ret = ox03c10_ioctl(sd, cmd, blc_group);
		if (!ret) {
			ret = copy_to_user(up, blc_group, sizeof(*blc_group));
			if (ret)
				return -EFAULT;
		}
		kfree(blc_group);
		break;
	case RKMODULE_GET_CHANNEL_INFO:
		ch_info = kzalloc(sizeof(*ch_info), GFP_KERNEL);
		if (!ch_info) {
			ret = -ENOMEM;
			return ret;
		}

		ret = ox03c10_ioctl(sd, cmd, ch_info);
		if (!ret) {
			ret = copy_to_user(up, ch_info, sizeof(*ch_info));
			if (ret)
				ret = -EFAULT;
		}
		kfree(ch_info);
		break;
	case RKMODULE_GET_EXP_MODE:
		ret = ox03c10_ioctl(sd, cmd, &exp_mode);
		if (!ret) {
			ret = copy_to_user(up, &exp_mode, sizeof(exp_mode));
			if (ret)
				return -EFAULT;
		}
		break;
	case RKMODULE_SET_EXP_MODE:
		if (copy_from_user(&exp_mode, up, sizeof(u32)))
			return -EFAULT;
		ret = ox03c10_ioctl(sd, cmd, &exp_mode);
		break;
	default:
		ret = -ENOIOCTLCMD;
		break;
	}

	return ret;
}
#endif /* CONFIG_COMPAT */

static int ox03c10_check_sensor_id(struct ox03c10 *ox03c10)
{
	struct i2c_client *client = ox03c10->client;
	struct device *dev = &client->dev;
	u32 sensor_id = 0;
	int ret = 0, loop = 0;

	for (loop = 0; loop < 3; loop++) {
		if (loop != 0) {
			dev_info(dev, "check sensor id retry (%d)", loop);
			msleep(10);
		}

		ret = ox03c10_i2c_read_reg(client, OX03C10_REG_CHIP_ID,
					OX03C10_REG_VALUE_16BIT, &sensor_id);
		if (ret == 0) {
			if (sensor_id != OX03C10_CHIP_ID) {
				dev_err(dev, "Unexpected sensor id(%06x)\n", sensor_id);
				return -ENODEV;
			} else {
				dev_info(dev, "Detected OV%06x sensor\n", OX03C10_CHIP_ID);
				return 0;
			}
		}
	}

	dev_err(dev, "Check sensor id error, ret = %d\n", ret);

	return -ENODEV;
}

/* Note: In the Serdes scheme, the function must run after start stream */
static int ox03c10_get_dcg_and_spd_ratio(struct ox03c10 *ox03c10)
{
	struct device *dev = &ox03c10->client->dev;
	u32 val = 0;
	int ret = 0;

	ox03c10->dcg_ratio.integer = 0;
	ret |= ox03c10_i2c_read_reg(ox03c10->client, 0x7057,
				OX03C10_REG_VALUE_24BIT, &val);
	ox03c10->dcg_ratio.decimal = val & 0x1ffff;
	ret |= ox03c10_i2c_read_reg(ox03c10->client, 0x705b,
				OX03C10_REG_VALUE_24BIT, &val);
	ox03c10->dcg_ratio.div_coeff = val & 0x1ffff;
	if (ret != 0 || val == 0)
		dev_err(dev, "get dcg ratio fail, ret %d, dcg ratio %d, %d\n",
			ret, ox03c10->dcg_ratio.integer, ox03c10->dcg_ratio.decimal);
	else
		dev_info(dev, "get dcg ratio reg val integer %d, dec 0x%x, div 0x%x\n",
			 ox03c10->dcg_ratio.integer, ox03c10->dcg_ratio.decimal, ox03c10->dcg_ratio.div_coeff);

	ox03c10->spd_ratio.integer = 0;
	ox03c10->spd_ratio.decimal = val & 0x1ffff;
	ret |= ox03c10_i2c_read_reg(ox03c10->client, 0x705f,
				OX03C10_REG_VALUE_24BIT, &val);
	ox03c10->spd_ratio.div_coeff = val & 0x1ffff;
	if (ret != 0 || val == 0)
		dev_err(dev, "get spd ratio fail, ret %d, spd ratio %d, %d\n",
			ret, ox03c10->spd_ratio.integer, ox03c10->spd_ratio.decimal);
	else
		dev_info(dev, "get spd ratio reg val integer %d, dec 0x%x div 0x%x\n",
			 ox03c10->spd_ratio.integer, ox03c10->spd_ratio.decimal, ox03c10->spd_ratio.div_coeff);

	return ret;
}

static int __ox03c10_start_stream(struct ox03c10 *ox03c10)
{
	maxim_remote_ser_t *remote_ser = ox03c10->remote_ser;
	struct i2c_client *client = ox03c10->client;
	struct device *dev = &client->dev;
	int ret = 0;

	if (remote_ser == NULL) {
		dev_err(dev, "%s: remote_ser error\n", __func__);
		return -EINVAL;
	}

	if (remote_ser->ser_ops == NULL) {
		dev_err(dev, "%s: remote_ser ser_ops error\n", __func__);
		return -EINVAL;
	}

	ret = remote_ser->ser_ops->ser_module_init(remote_ser);
	if (ret) {
		dev_err(dev, "%s: remote_ser module_init error\n", __func__);
		return ret;
	}

	ret = ox03c10_check_sensor_id(ox03c10);
	if (ret) {
		dev_err(dev, "%s: ox03c10 check sensor id error\n", __func__);
		return ret;
	}

	ret = ox03c10_i2c_write_array(client, ox03c10->cur_mode->reg_list);
	if (ret) {
		dev_err(dev, "%s: ox03c10 reg_list write array error\n", __func__);
		return ret;
	}

	if (ox03c10->cur_mode->hdr_mode == NO_HDR) {
		ret = ox03c10_i2c_write_array(client, ox03c10->cur_mode->linear_reg_list);
		if (ret) {
			dev_err(dev, "%s: ox03c10 linear_reg_list write array error\n", __func__);
			return ret;
		}
	}

	/* In case these controls are set before streaming */
	ret = __v4l2_ctrl_handler_setup(&ox03c10->ctrl_handler);
	if (ret)
		return ret;
	if (ox03c10->has_init_exp && ox03c10->cur_mode->hdr_mode != NO_HDR) {
		ret = ox03c10_ioctl(&ox03c10->subdev,
				    PREISP_CMD_SET_HDRAE_EXP,
				    &ox03c10->init_hdrae_exp);
		if (ret) {
			dev_err(&ox03c10->client->dev,
				"init exp fail in hdr mode\n");
			return ret;
		}
	}

	if (ox03c10->has_init_wbgain) {
		ret = ox03c10_ioctl(&ox03c10->subdev,
				   RKMODULE_SET_WB_GAIN,
				   &ox03c10->init_wbgain);
		if (ret) {
			dev_err(&ox03c10->client->dev,
				"init wbgain fail\n");
			return ret;
		}
	}

	/* streaming control register */
	ret = ox03c10_i2c_write_reg(client,
				OX03C10_REG_CTRL_MODE,
				OX03C10_REG_VALUE_08BIT,
				OX03C10_MODE_STREAMING);
	if (ret) {
		dev_err(dev, "%s: ox03c10 start stream error\n", __func__);
		return ret;
	}

	ret = remote_ser->ser_ops->ser_pclk_detect(remote_ser);
	if (ret) {
		dev_err(dev, "%s: remote_ser pclk_detect error\n", __func__);
		return ret;
	}

	/* note: get dcg and spd ratio after start stream */
	ret = ox03c10_get_dcg_and_spd_ratio(ox03c10);
	if (ret)
		dev_warn(dev, "get dcg and spd ratio failed\n");

	return 0;
}

static int __ox03c10_stop_stream(struct ox03c10 *ox03c10)
{
	maxim_remote_ser_t *remote_ser = ox03c10->remote_ser;
	struct i2c_client *client = ox03c10->client;
	struct device *dev = &client->dev;
	int ret = 0;

	ox03c10->has_init_exp = false;
	ox03c10->has_init_wbgain = false;

	/* streaming control register */
	ret = ox03c10_i2c_write_reg(client,
				OX03C10_REG_CTRL_MODE,
				OX03C10_REG_VALUE_08BIT,
				OX03C10_MODE_SW_STANDBY);
	if (ret) {
		dev_err(dev, "%s: ox03c10 stop stream error\n", __func__);
		return ret;
	}

	if (remote_ser == NULL) {
		dev_err(dev, "%s: remote_ser error\n", __func__);
		return -EINVAL;
	}

	if (remote_ser->ser_ops == NULL) {
		dev_err(dev, "%s: remote_ser ser_ops error\n", __func__);
		return -EINVAL;
	}

	ret = remote_ser->ser_ops->ser_module_deinit(remote_ser);
	if (ret) {
		dev_err(dev, "%s: remote_ser module_deinit error\n", __func__);
		return ret;
	}

	return 0;
}

static int ox03c10_s_stream(struct v4l2_subdev *sd, int on)
{
	struct ox03c10 *ox03c10 = v4l2_get_subdevdata(sd);
	struct i2c_client *client = ox03c10->client;
	int ret = 0;

	dev_info(&client->dev, "%s: on = %d\n", __func__, on);

	mutex_lock(&ox03c10->mutex);
	on = !!on;
	if (on == ox03c10->streaming)
		goto unlock_and_return;

	if (on) {
		ret = pm_runtime_get_sync(&client->dev);
		if (ret < 0) {
			pm_runtime_put_noidle(&client->dev);
			goto unlock_and_return;
		}

		ret = __ox03c10_start_stream(ox03c10);
		if (ret) {
			v4l2_err(sd, "start stream failed while write regs\n");
			pm_runtime_put(&client->dev);
			goto unlock_and_return;
		}
	} else {
		__ox03c10_stop_stream(ox03c10);
		pm_runtime_put(&client->dev);
	}

	ox03c10->streaming = on;

unlock_and_return:
	mutex_unlock(&ox03c10->mutex);

	return ret;
}

static int ox03c10_g_frame_interval(struct v4l2_subdev *sd,
			struct v4l2_subdev_frame_interval *fi)
{
	struct ox03c10 *ox03c10 = v4l2_get_subdevdata(sd);
	const struct ox03c10_mode *mode = ox03c10->cur_mode;

	fi->interval = mode->max_fps;

	return 0;
}

#if KERNEL_VERSION(6, 1, 0) <= LINUX_VERSION_CODE
static int ox03c10_enum_mbus_code(struct v4l2_subdev *sd,
				struct v4l2_subdev_state *sd_state,
				struct v4l2_subdev_mbus_code_enum *code)
#else
static int ox03c10_enum_mbus_code(struct v4l2_subdev *sd,
				struct v4l2_subdev_pad_config *cfg,
				struct v4l2_subdev_mbus_code_enum *code)
#endif
{
	struct ox03c10 *ox03c10 = v4l2_get_subdevdata(sd);

	if (code->index != 0)
		return -EINVAL;
	code->code = ox03c10->cur_mode->bus_fmt;

	return 0;
}

#if KERNEL_VERSION(6, 1, 0) <= LINUX_VERSION_CODE
static int ox03c10_enum_frame_sizes(struct v4l2_subdev *sd,
				struct v4l2_subdev_state *sd_state,
				struct v4l2_subdev_frame_size_enum *fse)
#else
static int ox03c10_enum_frame_sizes(struct v4l2_subdev *sd,
				struct v4l2_subdev_pad_config *cfg,
				struct v4l2_subdev_frame_size_enum *fse)
#endif
{
	struct ox03c10 *ox03c10 = v4l2_get_subdevdata(sd);

	if (fse->index >= ox03c10->cfg_modes_num)
		return -EINVAL;

	if (fse->code != ox03c10->supported_modes[fse->index].bus_fmt)
		return -EINVAL;

	fse->min_width  = ox03c10->supported_modes[fse->index].width;
	fse->max_width  = ox03c10->supported_modes[fse->index].width;
	fse->max_height = ox03c10->supported_modes[fse->index].height;
	fse->min_height = ox03c10->supported_modes[fse->index].height;

	return 0;
}

#if KERNEL_VERSION(6, 1, 0) <= LINUX_VERSION_CODE
static int ox03c10_enum_frame_interval(struct v4l2_subdev *sd,
			struct v4l2_subdev_state *sd_state,
			struct v4l2_subdev_frame_interval_enum *fie)
#else
static int ox03c10_enum_frame_interval(struct v4l2_subdev *sd,
			struct v4l2_subdev_pad_config *cfg,
			struct v4l2_subdev_frame_interval_enum *fie)
#endif
{
	struct ox03c10 *ox03c10 = v4l2_get_subdevdata(sd);

	if (fie->index >= ox03c10->cfg_modes_num)
		return -EINVAL;

	fie->code = ox03c10->supported_modes[fie->index].bus_fmt;
	fie->width = ox03c10->supported_modes[fie->index].width;
	fie->height = ox03c10->supported_modes[fie->index].height;
	fie->interval = ox03c10->supported_modes[fie->index].max_fps;

	return 0;
}

static int ox03c10_get_reso_dist(const struct ox03c10_mode *mode,
				struct v4l2_mbus_framefmt *framefmt)
{
	return abs(mode->width - framefmt->width) +
	       abs(mode->height - framefmt->height);
}

static const struct ox03c10_mode *
ox03c10_find_best_fit(struct ox03c10 *ox03c10, struct v4l2_subdev_format *fmt)
{
	struct v4l2_mbus_framefmt *framefmt = &fmt->format;
	int dist;
	int cur_best_fit = 0;
	int cur_best_fit_dist = -1;
	unsigned int i;

	for (i = 0; i < ox03c10->cfg_modes_num; i++) {
		dist = ox03c10_get_reso_dist(&ox03c10->supported_modes[i], framefmt);
		if ((cur_best_fit_dist == -1 || dist < cur_best_fit_dist) &&
			(ox03c10->supported_modes[i].bus_fmt == framefmt->code)) {
			cur_best_fit_dist = dist;
			cur_best_fit = i;
		}
	}

	return &ox03c10->supported_modes[cur_best_fit];
}

#if KERNEL_VERSION(6, 1, 0) <= LINUX_VERSION_CODE
static int ox03c10_set_fmt(struct v4l2_subdev *sd,
			struct v4l2_subdev_state *sd_state,
			struct v4l2_subdev_format *fmt)
#else
static int ox03c10_set_fmt(struct v4l2_subdev *sd,
			struct v4l2_subdev_pad_config *cfg,
			struct v4l2_subdev_format *fmt)
#endif
{
	struct ox03c10 *ox03c10 = v4l2_get_subdevdata(sd);
	struct device *dev = &ox03c10->client->dev;
	const struct ox03c10_mode *mode;
	u64 link_freq = 0, pixel_rate = 0;
	s64 h_blank, vblank_def;
	u8 data_lanes = ox03c10->bus_cfg.bus.mipi_csi2.num_data_lanes;

	mutex_lock(&ox03c10->mutex);

	mode = ox03c10_find_best_fit(ox03c10, fmt);
	fmt->format.code = mode->bus_fmt;
	fmt->format.width = mode->width;
	fmt->format.height = mode->height;
	fmt->format.field = V4L2_FIELD_NONE;
	if (fmt->which == V4L2_SUBDEV_FORMAT_TRY) {
#ifdef CONFIG_VIDEO_V4L2_SUBDEV_API
	#if KERNEL_VERSION(6, 1, 0) <= LINUX_VERSION_CODE
		*v4l2_subdev_get_try_format(sd, sd_state, fmt->pad) = fmt->format;
	#else
		*v4l2_subdev_get_try_format(sd, cfg, fmt->pad) = fmt->format;
	#endif
#else
		mutex_unlock(&ox03c10->mutex);
		return -ENOTTY;
#endif
	} else {
		ox03c10->cur_mode = mode;

		h_blank = mode->hts_def - mode->width;
		__v4l2_ctrl_modify_range(ox03c10->hblank,
				h_blank, h_blank, 1, h_blank);

		vblank_def = mode->vts_def - mode->height;
		__v4l2_ctrl_modify_range(ox03c10->vblank,
				vblank_def, OX03C10_VTS_MAX - mode->height, 1, vblank_def);

		__v4l2_ctrl_s_ctrl(ox03c10->link_freq, mode->link_freq_idx);

		/* pixel rate = link frequency * 2 * lanes / BITS_PER_SAMPLE */
		link_freq = link_freq_menu_items[mode->link_freq_idx];
		pixel_rate = (u32)link_freq / mode->bpp * 2 * data_lanes;
		__v4l2_ctrl_s_ctrl_int64(ox03c10->pixel_rate, pixel_rate);

		dev_info(dev, "mipi_freq_idx = %d, mipi_link_freq = %lld\n",
					mode->link_freq_idx, link_freq);
		dev_info(dev, "pixel_rate = %lld, bpp = %d\n",
					pixel_rate, mode->bpp);
	}

	dev_info(dev, "Set format done!(cur_mode: %d)\n", mode->hdr_mode);

	mutex_unlock(&ox03c10->mutex);

	return 0;
}

#if KERNEL_VERSION(6, 1, 0) <= LINUX_VERSION_CODE
static int ox03c10_get_fmt(struct v4l2_subdev *sd,
			struct v4l2_subdev_state *sd_state,
			struct v4l2_subdev_format *fmt)
#else
static int ox03c10_get_fmt(struct v4l2_subdev *sd,
			struct v4l2_subdev_pad_config *cfg,
			struct v4l2_subdev_format *fmt)
#endif
{
	struct ox03c10 *ox03c10 = v4l2_get_subdevdata(sd);
	const struct ox03c10_mode *mode = ox03c10->cur_mode;

	mutex_lock(&ox03c10->mutex);
	if (fmt->which == V4L2_SUBDEV_FORMAT_TRY) {
#ifdef CONFIG_VIDEO_V4L2_SUBDEV_API
	#if KERNEL_VERSION(6, 1, 0) <= LINUX_VERSION_CODE
		fmt->format = *v4l2_subdev_get_try_format(sd, sd_state, fmt->pad);
	#else
		fmt->format = *v4l2_subdev_get_try_format(sd, cfg, fmt->pad);
	#endif
#else
		mutex_unlock(&ox03c10->mutex);
		return -ENOTTY;
#endif
	} else {
		fmt->format.width = mode->width;
		fmt->format.height = mode->height;
		fmt->format.code = mode->bus_fmt;
		fmt->format.field = V4L2_FIELD_NONE;
		/* format info: width/height/data type/virctual channel */
		if (fmt->pad < PAD_MAX && mode->hdr_mode != NO_HDR)
			fmt->reserved[0] = mode->vc[fmt->pad];
		else
			fmt->reserved[0] = mode->vc[PAD0];
	}
	mutex_unlock(&ox03c10->mutex);

	return 0;
}

#if KERNEL_VERSION(6, 1, 0) <= LINUX_VERSION_CODE
static int ox03c10_get_selection(struct v4l2_subdev *sd,
				struct v4l2_subdev_state *sd_state,
				struct v4l2_subdev_selection *sel)
#else
static int ox03c10_get_selection(struct v4l2_subdev *sd,
				struct v4l2_subdev_pad_config *cfg,
				struct v4l2_subdev_selection *sel)
#endif
{
	struct ox03c10 *ox03c10 = v4l2_get_subdevdata(sd);

	if (sel->target == V4L2_SEL_TGT_CROP_BOUNDS) {
		sel->r.left = 0;
		sel->r.width = ox03c10->cur_mode->width;
		sel->r.top = 0;
		sel->r.height = ox03c10->cur_mode->height;
		return 0;
	}

	return -EINVAL;
}

#if KERNEL_VERSION(6, 1, 0) <= LINUX_VERSION_CODE
static int ox03c10_g_mbus_config(struct v4l2_subdev *sd, unsigned int pad,
				struct v4l2_mbus_config *config)
{
	struct ox03c10 *ox03c10 = v4l2_get_subdevdata(sd);

	config->type = V4L2_MBUS_CSI2_DPHY;
	config->bus.mipi_csi2 = ox03c10->bus_cfg.bus.mipi_csi2;

	return 0;
}
#elif KERNEL_VERSION(5, 10, 0) <= LINUX_VERSION_CODE
static int ox03c10_g_mbus_config(struct v4l2_subdev *sd, unsigned int pad,
				struct v4l2_mbus_config *config)
{
	struct ox03c10 *ox03c10 = v4l2_get_subdevdata(sd);
	u32 val = 0;
	u8 data_lanes = ox03c10->bus_cfg.bus.mipi_csi2.num_data_lanes;

	val |= V4L2_MBUS_CSI2_CONTINUOUS_CLOCK;
	val |= (1 << (data_lanes - 1));

	val |= V4L2_MBUS_CSI2_CHANNEL_0;

	config->type = V4L2_MBUS_CSI2_DPHY;
	config->flags = val;

	return 0;
}
#else
static int ox03c10_g_mbus_config(struct v4l2_subdev *sd,
				struct v4l2_mbus_config *config)
{
	struct ox03c10 *ox03c10 = v4l2_get_subdevdata(sd);
	u32 val = 0;
	u8 data_lanes = ox03c10->bus_cfg.bus.mipi_csi2.num_data_lanes;

	val |= V4L2_MBUS_CSI2_CONTINUOUS_CLOCK;
	val |= (1 << (data_lanes - 1));

	val |= V4L2_MBUS_CSI2_CHANNEL_0;

	config->type = V4L2_MBUS_CSI2;
	config->flags = val;

	return 0;
}
#endif /* LINUX_VERSION_CODE */

#ifdef CONFIG_VIDEO_V4L2_SUBDEV_API
static const struct v4l2_subdev_internal_ops ox03c10_internal_ops = {
	.open = ox03c10_open,
};
#endif

static const struct v4l2_subdev_core_ops ox03c10_core_ops = {
	.s_power = ox03c10_s_power,
	.ioctl = ox03c10_ioctl,
#ifdef CONFIG_COMPAT
	.compat_ioctl32 = ox03c10_compat_ioctl32,
#endif
};

static const struct v4l2_subdev_video_ops ox03c10_video_ops = {
	.s_stream = ox03c10_s_stream,
	.g_frame_interval = ox03c10_g_frame_interval,
#if KERNEL_VERSION(5, 10, 0) > LINUX_VERSION_CODE
	.g_mbus_config = ox03c10_g_mbus_config,
#endif
};

static const struct v4l2_subdev_pad_ops ox03c10_pad_ops = {
	.enum_mbus_code = ox03c10_enum_mbus_code,
	.enum_frame_size = ox03c10_enum_frame_sizes,
	.enum_frame_interval = ox03c10_enum_frame_interval,
	.get_fmt = ox03c10_get_fmt,
	.set_fmt = ox03c10_set_fmt,
	.get_selection = ox03c10_get_selection,
#if KERNEL_VERSION(5, 10, 0) <= LINUX_VERSION_CODE
	.get_mbus_config = ox03c10_g_mbus_config,
#endif
};

static const struct v4l2_subdev_ops ox03c10_subdev_ops = {
	.core	= &ox03c10_core_ops,
	.video	= &ox03c10_video_ops,
	.pad	= &ox03c10_pad_ops,
};

static int ox03c10_enable_test_pattern(struct ox03c10 *ox03c10, u32 pattern)
{
	u32 val;

	if (pattern)
		val = (pattern - 1) | OX03C10_TEST_PATTERN_ENABLE;
	else
		val = OX03C10_TEST_PATTERN_DISABLE;

	return ox03c10_i2c_write_reg(ox03c10->client,
				OX03C10_REG_TEST_PATTERN,
				OX03C10_REG_VALUE_08BIT, val);
}

static int ox03c10_set_ctrl(struct v4l2_ctrl *ctrl)
{
	struct ox03c10 *ox03c10 = container_of(ctrl->handler,
					struct ox03c10, ctrl_handler);
	struct i2c_client *client = ox03c10->client;
	s64 exposure_max = 0;
	u16 exp_reg, again_reg, dgain_reg;
	u32 again = 16, dgain = 1024;
	u32 val = 0;
	int ret = 0;

	/* Propagate change of current control to all related controls */
	switch (ctrl->id) {
	case V4L2_CID_VBLANK:
		/* Update max exposure while meeting expected vblanking */
		exposure_max = (ox03c10->cur_mode->height + ctrl->val) / 2 - 12;
		__v4l2_ctrl_modify_range(ox03c10->exposure,
					ox03c10->exposure->minimum, exposure_max,
					ox03c10->exposure->step,
					ox03c10->exposure->default_value);
		break;
	}

	if (!pm_runtime_get_if_in_use(&client->dev))
		return 0;

	// i2c can't be accessed before serdes link ok
	if (maxim_remote_ser_is_inited(ox03c10->remote_ser) == false) {
		dev_warn(&client->dev, "%s ctrl id = 0x%x before serializer init\n",
			__func__, ctrl->id);
		return 0;
	}

	switch (ctrl->id) {
	case V4L2_CID_EXPOSURE:
		if (ox03c10->cur_mode->hdr_mode != NO_HDR)
			break;

		dev_info(&client->dev, "%s set exposure: val = 0x%x", __func__, ctrl->val);

		if (ox03c10->streaming)
			ret |= ox03c10_i2c_write_reg(client,
					OX03C10_GROUP_UPDATE_ADDRESS,
					OX03C10_REG_VALUE_08BIT,
					OX03C10_GROUP_UPDATE_START_DATA);

		// dcg exposure register
		exp_reg = OX03C10_REG_EXPOSURE_DCG_H;
		ret |= ox03c10_i2c_write_reg(client,
					exp_reg,
					OX03C10_REG_VALUE_16BIT,
					ctrl->val);

		if (ox03c10->streaming) {
			ret |= ox03c10_i2c_write_reg(client,
					OX03C10_GROUP_UPDATE_ADDRESS,
					OX03C10_REG_VALUE_08BIT,
					OX03C10_GROUP_UPDATE_END_DATA);
			ret |= ox03c10_i2c_write_reg(client,
					OX03C10_GROUP_UPDATE_ADDRESS,
					OX03C10_REG_VALUE_08BIT,
					OX03C10_GROUP_UPDATE_LAUNCH);
		}

		break;
	case V4L2_CID_ANALOGUE_GAIN:
		if (ox03c10->cur_mode->hdr_mode != NO_HDR)
			break;
		/*
		 *[1, 1.9375, 16, 0, 1, 16, 31,
		 * 2, 3.875, 8, -16, 1, 32, 47,
		 * 4, 7.75, 4, -32, 1, 48, 63,
		 * 8, 15.5, 2,-48, 1, 64, 95,
		 * 15.5, 247.9375, 16, 0, 1, 248, 3967]
		 */
		// hcg real gain
		if (ctrl->val < 16) {
			again = 16;
		} else if (ctrl->val <= 31) {
			again = ctrl->val;
		} else if (ctrl->val <= 47) {
			again = (ctrl->val - 16) << 1;
		} else if (ctrl->val <= 63) {
			again = (ctrl->val - 32) << 2;
		} else if (ctrl->val <= 95) {
			again = (ctrl->val - 48) << 3;
		} else if (ctrl->val >= 248) {
			dgain = div_u64(ctrl->val * 1024, 248);
			again = 248;
		} else {
			dev_err(&client->dev, "%s set gain val:0x%x not support",
				__func__, ctrl->val);
			break;
		}

		if (ox03c10->streaming)
			ret |= ox03c10_i2c_write_reg(client,
					OX03C10_GROUP_UPDATE_ADDRESS,
					OX03C10_REG_VALUE_08BIT,
					OX03C10_GROUP1_UPDATE_START_DATA);

		// lcg gain register
		again_reg = OX03C10_REG_AGAIN_LCG_H;
		dgain_reg = OX03C10_REG_DGAIN_LCG_H;

		ret |= ox03c10_i2c_write_reg(client,
					again_reg,
					OX03C10_REG_VALUE_16BIT,
					(again << 4) & 0xff0);
		ret |= ox03c10_i2c_write_reg(client,
					dgain_reg,
					OX03C10_REG_VALUE_24BIT,
					(dgain << 6) & 0xfffc0);

		if (ox03c10->streaming) {
			ret |= ox03c10_i2c_write_reg(client,
					OX03C10_GROUP_UPDATE_ADDRESS,
					OX03C10_REG_VALUE_08BIT,
					OX03C10_GROUP1_UPDATE_END_DATA);
			ret |= ox03c10_i2c_write_reg(client,
					OX03C10_GROUP_UPDATE_ADDRESS,
					OX03C10_REG_VALUE_08BIT,
					OX03C10_GROUP1_UPDATE_LAUNCH);
		}

		dev_info(&client->dev, "%s set analog gain(ret = %d): val = 0x%x, again = 0x%x, dgain = 0x%x\n",
					__func__, ret, ctrl->val, again, dgain);
		break;
	case V4L2_CID_VBLANK:
		 ret = ox03c10_i2c_write_reg(client,
					OX03C10_REG_VTS,
					OX03C10_REG_VALUE_16BIT,
					(ctrl->val + ox03c10->cur_mode->height) / 2);
		break;
	case V4L2_CID_TEST_PATTERN:
		ret = ox03c10_enable_test_pattern(ox03c10, ctrl->val);
		break;
	case V4L2_CID_HFLIP:
		ret = ox03c10_i2c_read_reg(client,
					OX03C10_VFLIP_REG,
					OX03C10_REG_VALUE_08BIT,
					&val);
		if (ctrl->val)
			val |= MIRROR_BIT_MASK;
		else
			val &= ~MIRROR_BIT_MASK;
		ret |= ox03c10_i2c_write_reg(client,
					OX03C10_VFLIP_REG,
					OX03C10_REG_VALUE_08BIT,
					val);
		break;
	case V4L2_CID_VFLIP:
		ret = ox03c10_i2c_read_reg(client,
					OX03C10_VFLIP_REG,
					OX03C10_REG_VALUE_08BIT,
					&val);
		if (ctrl->val)
			val |= FLIP_BIT_MASK;
		else
			val &= ~FLIP_BIT_MASK;
		ret |= ox03c10_i2c_write_reg(client,
					OX03C10_VFLIP_REG,
					OX03C10_REG_VALUE_08BIT,
					val);
		break;
	default:
		dev_warn(&client->dev, "%s Unhandled id:0x%x, val:0x%x\n",
			 __func__, ctrl->id, ctrl->val);
		break;
	}

	pm_runtime_put(&client->dev);

	return ret;
}

static const struct v4l2_ctrl_ops ox03c10_ctrl_ops = {
	.s_ctrl = ox03c10_set_ctrl,
};

static int ox03c10_initialize_controls(struct ox03c10 *ox03c10)
{
	struct device *dev = &ox03c10->client->dev;
	const struct ox03c10_mode *mode;
	struct v4l2_ctrl_handler *handler;
	u64 link_freq = 0, pixel_rate = 0;
	s64 exposure_max = 0, vblank_def;
	u32 h_blank;
	u8 data_lanes;

	int ret = 0;

	handler = &ox03c10->ctrl_handler;
	mode = ox03c10->cur_mode;
	ret = v4l2_ctrl_handler_init(handler, 9);
	if (ret)
		return ret;

	handler->lock = &ox03c10->mutex;

	/* ctrl handler: link freq */
	ox03c10->link_freq = v4l2_ctrl_new_int_menu(handler, NULL,
				V4L2_CID_LINK_FREQ,
				ARRAY_SIZE(link_freq_menu_items) - 1, 0,
				link_freq_menu_items);
	v4l2_ctrl_s_ctrl(ox03c10->link_freq, mode->link_freq_idx);
	link_freq = link_freq_menu_items[mode->link_freq_idx];
	dev_info(dev, "mipi_freq_idx = %d, mipi_link_freq = %lld\n",
				mode->link_freq_idx, link_freq);

	/* ctrl handler: pixel rate */
	/* pixel rate = link frequency * 2 * lanes / BITS_PER_SAMPLE */
	data_lanes = ox03c10->bus_cfg.bus.mipi_csi2.num_data_lanes;
	pixel_rate = (u32)link_freq / mode->bpp * 2 * data_lanes;

	ox03c10->pixel_rate = v4l2_ctrl_new_std(handler, NULL,
					V4L2_CID_PIXEL_RATE,
					0, pixel_rate, 1, pixel_rate);
	dev_info(dev, "pixel_rate = %lld, bpp = %d\n", pixel_rate, mode->bpp);

	/* ctrl handler: hblank */
	h_blank = mode->hts_def - mode->width;
	ox03c10->hblank = v4l2_ctrl_new_std(handler, NULL,
					V4L2_CID_HBLANK,
					h_blank, h_blank, 1, h_blank);
	if (ox03c10->hblank)
		ox03c10->hblank->flags |= V4L2_CTRL_FLAG_READ_ONLY;

	/* ctrl handler: vblank */
	vblank_def = mode->vts_def - mode->height;
	ox03c10->vblank = v4l2_ctrl_new_std(handler, &ox03c10_ctrl_ops,
					V4L2_CID_VBLANK, vblank_def,
					OX03C10_VTS_MAX,
					1, vblank_def);

	/* ctrl handler: exposure */
	exposure_max = mode->vts_def / 2 - 12;
	dev_info(dev, "exposure_max = %lld\n", exposure_max);
	ox03c10->exposure = v4l2_ctrl_new_std(handler, &ox03c10_ctrl_ops,
					V4L2_CID_EXPOSURE,
					OX03C10_EXPOSURE_HCG_MIN, exposure_max,
					OX03C10_EXPOSURE_HCG_STEP, mode->exp_def);

	/* ctrl handler: test pattern */
	ox03c10->test_pattern = v4l2_ctrl_new_std_menu_items(handler, &ox03c10_ctrl_ops,
					V4L2_CID_TEST_PATTERN,
					ARRAY_SIZE(ox03c10_test_pattern_menu) - 1,
					0, 0, ox03c10_test_pattern_menu);

	/* ctrl handler: analogue gain */
	ox03c10->anal_gain = v4l2_ctrl_new_std(handler, &ox03c10_ctrl_ops,
					V4L2_CID_ANALOGUE_GAIN,
					OX03C10_GAIN_MIN, OX03C10_GAIN_MAX,
					OX03C10_GAIN_STEP, OX03C10_GAIN_DEFAULT);

	/* ctrl handler: hflip */
	ox03c10->h_flip = v4l2_ctrl_new_std(handler, &ox03c10_ctrl_ops,
					V4L2_CID_HFLIP, 0, 1, 1, 0);

	/* ctrl handler: vflip */
	ox03c10->v_flip = v4l2_ctrl_new_std(handler, &ox03c10_ctrl_ops,
					V4L2_CID_VFLIP, 0, 1, 1, 0);

	if (handler->error) {
		ret = handler->error;
		dev_err(&ox03c10->client->dev,
			"Failed to init controls(%d)\n", ret);
		goto err_free_handler;
	}

	ox03c10->subdev.ctrl_handler = handler;
	ox03c10->has_init_exp = false;
	ox03c10->has_init_wbgain = false;

	return 0;

err_free_handler:
	v4l2_ctrl_handler_free(handler);

	return ret;
}

static int ox03c10_parse_dt(struct ox03c10 *ox03c10)
{
	struct device *dev = &ox03c10->client->dev;
	struct device_node *of_node = dev->of_node;
	u32 value = 0;
	int ret = 0;

	dev_info(dev, "=== ox03c10 parse dt ===\n");

	ret = of_property_read_u32(of_node, "cam-i2c-addr-def", &value);
	if (ret == 0) {
		dev_info(dev, "cam-i2c-addr-def property: 0x%x", value);
		ox03c10->cam_i2c_addr_def = value;
	} else {
		ox03c10->cam_i2c_addr_def = OX03C10_I2C_ADDR_DEF;
	}

	return 0;
}

static int ox03c10_mipi_data_lanes_parse(struct ox03c10 *ox03c10)
{
	struct device *dev = &ox03c10->client->dev;
	struct device_node *endpoint = NULL;
	u8 mipi_data_lanes;
	int ret = 0;

	endpoint = of_graph_get_next_endpoint(dev->of_node, NULL);
	if (!endpoint) {
		dev_err(dev, "Failed to get endpoint\n");
		return -EINVAL;
	}

	ret = v4l2_fwnode_endpoint_parse(of_fwnode_handle(endpoint),
		&ox03c10->bus_cfg);
	if (ret) {
		dev_err(dev, "Failed to get bus config\n");
		return -EINVAL;
	}
	mipi_data_lanes = ox03c10->bus_cfg.bus.mipi_csi2.num_data_lanes;
	dev_info(dev, "mipi csi2 phy data lanes = %d\n", mipi_data_lanes);

	return 0;
}

static int ox03c10_probe(struct i2c_client *client,
			const struct i2c_device_id *id)
{
	struct device *dev = &client->dev;
	struct device_node *node = dev->of_node;
	struct ox03c10 *ox03c10 = NULL;
	struct v4l2_subdev *sd = NULL;
	maxim_remote_ser_t *remote_ser = NULL;
	char facing[2];
	u32 hdr_mode = 0, hdr_operating_mode = 0;
	int ret = 0;

	dev_info(dev, "driver version: %02x.%02x.%02x", DRIVER_VERSION >> 16,
		 (DRIVER_VERSION & 0xff00) >> 8, DRIVER_VERSION & 0x00ff);

	ox03c10 = devm_kzalloc(dev, sizeof(*ox03c10), GFP_KERNEL);
	if (!ox03c10) {
		dev_err(dev, "ox03c10 probe no memory error\n");
		return -ENOMEM;
	}

	ox03c10->client = client;
	ox03c10->cam_i2c_addr_map = client->addr;

	ret = of_property_read_u32(node, RKMODULE_CAMERA_MODULE_INDEX,
				   &ox03c10->module_index);
	ret |= of_property_read_string(node, RKMODULE_CAMERA_MODULE_FACING,
				       &ox03c10->module_facing);
	ret |= of_property_read_string(node, RKMODULE_CAMERA_MODULE_NAME,
				       &ox03c10->module_name);
	ret |= of_property_read_string(node, RKMODULE_CAMERA_LENS_NAME,
				       &ox03c10->len_name);
	if (ret) {
		dev_err(dev, "could not get module information!\n");
		return -EINVAL;
	}

	// poc regulator
	ox03c10->poc_regulator = devm_regulator_get(dev, "poc");
	if (IS_ERR(ox03c10->poc_regulator)) {
		if (PTR_ERR(ox03c10->poc_regulator) != -EPROBE_DEFER)
			dev_err(dev, "Unable to get PoC regulator (%ld)\n",
				PTR_ERR(ox03c10->poc_regulator));
		else
			dev_err(dev, "Get PoC regulator deferred\n");

		ret = PTR_ERR(ox03c10->poc_regulator);

		return ret;
	}

	/* hdr mode */
	ret = of_property_read_u32(node, OF_CAMERA_HDR_MODE, &hdr_mode);
	if (ret) {
		hdr_mode = NO_HDR;
		dev_warn(dev, "Get hdr mode failed! no hdr default\n");
	}

	if (hdr_mode != NO_HDR) {
		// HDR Operating Mode
		ret = of_property_read_u32(node, OF_CAMERA_HDR_OPERATING_MODE,
					   &hdr_operating_mode);
		if (ret)
			hdr_operating_mode = OX03C10_HDR3_DCG_VS_12BIT;
		if (hdr_operating_mode >= OX03C10_HDR_OPERATING_MODE_MAX)
			hdr_operating_mode = OX03C10_HDR3_DCG_VS_12BIT;
		dev_info(dev, "HDR_COMPR mode, hdr_operating_mode: %d\n", hdr_operating_mode);
	} else {
		dev_info(dev, "NO_HDR mode\n");
		hdr_operating_mode = OX03C10_HDR_OPERATING_MODE_MAX;
	}

	ox03c10_mipi_data_lanes_parse(ox03c10);
	ox03c10->supported_modes = supported_modes;
	ox03c10->cfg_modes_num = ARRAY_SIZE(supported_modes);
	ox03c10->cur_mode = ox03c10_find_mode(hdr_mode, hdr_operating_mode);

	mutex_init(&ox03c10->mutex);

	ret = __ox03c10_power_on(ox03c10);
	if (ret)
		goto err_destroy_mutex;

	pm_runtime_set_active(dev);
	pm_runtime_get_noresume(dev);
	pm_runtime_enable(dev);

	sd = &ox03c10->subdev;
	v4l2_i2c_subdev_init(sd, client, &ox03c10_subdev_ops);
	ret = ox03c10_initialize_controls(ox03c10);
	if (ret)
		goto err_power_off;

#ifdef CONFIG_VIDEO_V4L2_SUBDEV_API
	sd->internal_ops = &ox03c10_internal_ops;
	sd->flags |= V4L2_SUBDEV_FL_HAS_DEVNODE;
#endif

#if defined(CONFIG_MEDIA_CONTROLLER)
	ox03c10->pad.flags = MEDIA_PAD_FL_SOURCE;
	sd->entity.function = MEDIA_ENT_F_CAM_SENSOR;
	ret = media_entity_pads_init(&sd->entity, 1, &ox03c10->pad);
	if (ret < 0)
		goto err_free_handler;
#endif

	v4l2_set_subdevdata(sd, ox03c10);

	memset(facing, 0, sizeof(facing));
	if (strcmp(ox03c10->module_facing, "back") == 0)
		facing[0] = 'b';
	else
		facing[0] = 'f';

	snprintf(sd->name, sizeof(sd->name), "m%02d_%s_%s %s",
		 ox03c10->module_index, facing, OX03C10_NAME,
		 dev_name(sd->dev));

#if KERNEL_VERSION(6, 1, 0) <= LINUX_VERSION_CODE
	ret = v4l2_async_register_subdev_sensor(sd);
#else
	ret = v4l2_async_register_subdev_sensor_common(sd);
#endif
	if (ret) {
		dev_err(dev, "v4l2 async register subdev failed\n");
		goto err_clean_entity;
	}

	ox03c10_parse_dt(ox03c10);

	/* remote serializer bind */
	ox03c10->remote_ser = NULL;
	remote_ser = maxim_remote_cam_bind_ser(dev);
	if (remote_ser != NULL) {
		dev_info(dev, "remote serializer bind success\n");

		remote_ser->cam_i2c_addr_def = ox03c10->cam_i2c_addr_def;
		remote_ser->cam_i2c_addr_map = ox03c10->cam_i2c_addr_map;

		ox03c10->remote_ser = remote_ser;
	} else {
		dev_err(dev, "remote serializer bind fail\n");
	}

	pm_runtime_set_autosuspend_delay(dev, 1000);
	pm_runtime_use_autosuspend(dev);
	pm_runtime_mark_last_busy(dev);
	pm_runtime_put_autosuspend(dev);

	return 0;

err_clean_entity:
#if defined(CONFIG_MEDIA_CONTROLLER)
	media_entity_cleanup(&sd->entity);
#endif

err_free_handler:
	v4l2_ctrl_handler_free(&ox03c10->ctrl_handler);

err_power_off:
	pm_runtime_disable(dev);
	pm_runtime_put_noidle(dev);
	__ox03c10_power_off(ox03c10);

err_destroy_mutex:
	mutex_destroy(&ox03c10->mutex);

	return ret;
}

#if KERNEL_VERSION(6, 1, 0) > LINUX_VERSION_CODE
static int ox03c10_remove(struct i2c_client *client)
#else
static void ox03c10_remove(struct i2c_client *client)
#endif
{
	struct v4l2_subdev *sd = i2c_get_clientdata(client);
	struct ox03c10 *ox03c10 = v4l2_get_subdevdata(sd);

	v4l2_async_unregister_subdev(sd);

#if defined(CONFIG_MEDIA_CONTROLLER)
	media_entity_cleanup(&sd->entity);
#endif
	v4l2_ctrl_handler_free(&ox03c10->ctrl_handler);

	mutex_destroy(&ox03c10->mutex);

	pm_runtime_disable(&client->dev);
	if (!pm_runtime_status_suspended(&client->dev))
		__ox03c10_power_off(ox03c10);
	pm_runtime_set_suspended(&client->dev);

#if KERNEL_VERSION(6, 1, 0) > LINUX_VERSION_CODE
	return 0;
#endif
}

static const struct of_device_id ox03c10_of_match[] = {
	{ .compatible = "maxim,ovti,ox03c10" },
	{ /* sentinel */ },
};
MODULE_DEVICE_TABLE(of, ox03c10_of_match);

static struct i2c_driver ox03c10_i2c_driver = {
	.driver = {
		.name = "maxim-ox03c10",
		.pm = &ox03c10_pm_ops,
		.of_match_table = of_match_ptr(ox03c10_of_match),
	},
	.probe		= &ox03c10_probe,
	.remove		= &ox03c10_remove,
};

module_i2c_driver(ox03c10_i2c_driver);

MODULE_AUTHOR("Cai Wenzhong <cwz@rock-chips.com>");
MODULE_DESCRIPTION("Maxim Remote Sensor OmniVision OX03C10 Driver");
MODULE_LICENSE("GPL");
