<stg><name>compute</name>


<trans_list>

<trans id="3630" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3643" from="2" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3644" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3639" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3640" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3641" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3642" from="6" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %wt_buff_15_3_2_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_15_3_2_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_15_3_2_V_2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %wt_buff_15_3_1_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_15_3_1_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_15_3_1_V_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %wt_buff_15_3_0_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_15_3_0_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_15_3_0_V_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %wt_buff_15_2_2_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_15_2_2_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_15_2_2_V_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %wt_buff_15_2_1_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_15_2_1_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_15_2_1_V_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %wt_buff_15_2_0_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_15_2_0_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_15_2_0_V_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %wt_buff_15_1_2_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_15_1_2_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_15_1_2_V_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %wt_buff_15_1_1_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_15_1_1_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_15_1_1_V_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %wt_buff_15_1_0_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_15_1_0_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_15_1_0_V_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  %wt_buff_15_0_2_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_15_0_2_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_15_0_2_V_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %wt_buff_15_0_1_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_15_0_1_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_15_0_1_V_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %wt_buff_15_0_0_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_15_0_0_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_15_0_0_V_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %wt_buff_14_3_2_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_14_3_2_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_14_3_2_V_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:13  %wt_buff_14_3_1_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_14_3_1_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_14_3_1_V_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:14  %wt_buff_14_3_0_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_14_3_0_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_14_3_0_V_2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:15  %wt_buff_14_2_2_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_14_2_2_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_14_2_2_V_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:16  %wt_buff_14_2_1_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_14_2_1_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_14_2_1_V_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:17  %wt_buff_14_2_0_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_14_2_0_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_14_2_0_V_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:18  %wt_buff_14_1_2_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_14_1_2_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_14_1_2_V_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:19  %wt_buff_14_1_1_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_14_1_1_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_14_1_1_V_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:20  %wt_buff_14_1_0_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_14_1_0_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_14_1_0_V_2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:21  %wt_buff_14_0_2_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_14_0_2_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_14_0_2_V_2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:22  %wt_buff_14_0_1_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_14_0_1_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_14_0_1_V_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:23  %wt_buff_14_0_0_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_14_0_0_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_14_0_0_V_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:24  %wt_buff_13_3_2_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_13_3_2_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_13_3_2_V_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:25  %wt_buff_13_3_1_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_13_3_1_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_13_3_1_V_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:26  %wt_buff_13_3_0_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_13_3_0_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_13_3_0_V_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:27  %wt_buff_13_2_2_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_13_2_2_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_13_2_2_V_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:28  %wt_buff_13_2_1_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_13_2_1_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_13_2_1_V_2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:29  %wt_buff_13_2_0_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_13_2_0_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_13_2_0_V_2"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:30  %wt_buff_13_1_2_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_13_1_2_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_13_1_2_V_2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:31  %wt_buff_13_1_1_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_13_1_1_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_13_1_1_V_2"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:32  %wt_buff_13_1_0_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_13_1_0_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_13_1_0_V_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:33  %wt_buff_13_0_2_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_13_0_2_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_13_0_2_V_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:34  %wt_buff_13_0_1_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_13_0_1_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_13_0_1_V_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:35  %wt_buff_13_0_0_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_13_0_0_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_13_0_0_V_2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:36  %wt_buff_12_3_2_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_12_3_2_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_12_3_2_V_2"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:37  %wt_buff_12_3_1_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_12_3_1_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_12_3_1_V_2"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:38  %wt_buff_12_3_0_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_12_3_0_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_12_3_0_V_2"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:39  %wt_buff_12_2_2_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_12_2_2_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_12_2_2_V_2"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:40  %wt_buff_12_2_1_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_12_2_1_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_12_2_1_V_2"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:41  %wt_buff_12_2_0_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_12_2_0_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_12_2_0_V_2"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:42  %wt_buff_12_1_2_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_12_1_2_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_12_1_2_V_2"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:43  %wt_buff_12_1_1_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_12_1_1_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_12_1_1_V_2"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:44  %wt_buff_12_1_0_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_12_1_0_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_12_1_0_V_2"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:45  %wt_buff_12_0_2_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_12_0_2_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_12_0_2_V_2"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:46  %wt_buff_12_0_1_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_12_0_1_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_12_0_1_V_2"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:47  %wt_buff_12_0_0_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_12_0_0_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_12_0_0_V_2"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:48  %wt_buff_11_3_2_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_11_3_2_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_11_3_2_V_2"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:49  %wt_buff_11_3_1_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_11_3_1_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_11_3_1_V_2"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:50  %wt_buff_11_3_0_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_11_3_0_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_11_3_0_V_2"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:51  %wt_buff_11_2_2_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_11_2_2_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_11_2_2_V_2"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:52  %wt_buff_11_2_1_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_11_2_1_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_11_2_1_V_2"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:53  %wt_buff_11_2_0_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_11_2_0_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_11_2_0_V_2"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:54  %wt_buff_11_1_2_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_11_1_2_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_11_1_2_V_2"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:55  %wt_buff_11_1_1_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_11_1_1_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_11_1_1_V_2"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:56  %wt_buff_11_1_0_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_11_1_0_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_11_1_0_V_2"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:57  %wt_buff_11_0_2_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_11_0_2_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_11_0_2_V_2"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:58  %wt_buff_11_0_1_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_11_0_1_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_11_0_1_V_2"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:59  %wt_buff_11_0_0_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_11_0_0_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_11_0_0_V_2"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:60  %wt_buff_10_3_2_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_10_3_2_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_10_3_2_V_2"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:61  %wt_buff_10_3_1_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_10_3_1_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_10_3_1_V_2"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:62  %wt_buff_10_3_0_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_10_3_0_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_10_3_0_V_2"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:63  %wt_buff_10_2_2_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_10_2_2_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_10_2_2_V_2"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:64  %wt_buff_10_2_1_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_10_2_1_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_10_2_1_V_2"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:65  %wt_buff_10_2_0_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_10_2_0_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_10_2_0_V_2"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:66  %wt_buff_10_1_2_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_10_1_2_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_10_1_2_V_2"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:67  %wt_buff_10_1_1_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_10_1_1_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_10_1_1_V_2"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:68  %wt_buff_10_1_0_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_10_1_0_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_10_1_0_V_2"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:69  %wt_buff_10_0_2_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_10_0_2_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_10_0_2_V_2"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:70  %wt_buff_10_0_1_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_10_0_1_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_10_0_1_V_2"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:71  %wt_buff_10_0_0_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_10_0_0_V_s)

]]></Node>
<StgValue><ssdm name="wt_buff_10_0_0_V_2"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:72  %wt_buff_9_3_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_9_3_2_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_9_3_2_V_r_2"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:73  %wt_buff_9_3_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_9_3_1_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_9_3_1_V_r_2"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:74  %wt_buff_9_3_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_9_3_0_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_9_3_0_V_r_2"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:75  %wt_buff_9_2_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_9_2_2_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_9_2_2_V_r_2"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:76  %wt_buff_9_2_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_9_2_1_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_9_2_1_V_r_2"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:77  %wt_buff_9_2_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_9_2_0_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_9_2_0_V_r_2"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:78  %wt_buff_9_1_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_9_1_2_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_9_1_2_V_r_2"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:79  %wt_buff_9_1_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_9_1_1_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_9_1_1_V_r_2"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:80  %wt_buff_9_1_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_9_1_0_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_9_1_0_V_r_2"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:81  %wt_buff_9_0_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_9_0_2_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_9_0_2_V_r_2"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:82  %wt_buff_9_0_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_9_0_1_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_9_0_1_V_r_2"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:83  %wt_buff_9_0_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_9_0_0_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_9_0_0_V_r_2"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:84  %wt_buff_8_3_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_8_3_2_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_8_3_2_V_r_2"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:85  %wt_buff_8_3_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_8_3_1_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_8_3_1_V_r_2"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:86  %wt_buff_8_3_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_8_3_0_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_8_3_0_V_r_2"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:87  %wt_buff_8_2_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_8_2_2_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_8_2_2_V_r_2"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:88  %wt_buff_8_2_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_8_2_1_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_8_2_1_V_r_2"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:89  %wt_buff_8_2_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_8_2_0_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_8_2_0_V_r_2"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:90  %wt_buff_8_1_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_8_1_2_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_8_1_2_V_r_2"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:91  %wt_buff_8_1_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_8_1_1_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_8_1_1_V_r_2"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:92  %wt_buff_8_1_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_8_1_0_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_8_1_0_V_r_2"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:93  %wt_buff_8_0_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_8_0_2_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_8_0_2_V_r_2"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:94  %wt_buff_8_0_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_8_0_1_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_8_0_1_V_r_2"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:95  %wt_buff_8_0_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_8_0_0_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_8_0_0_V_r_2"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:96  %wt_buff_7_3_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_7_3_2_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_7_3_2_V_r_2"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:97  %wt_buff_7_3_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_7_3_1_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_7_3_1_V_r_2"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:98  %wt_buff_7_3_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_7_3_0_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_7_3_0_V_r_2"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:99  %wt_buff_7_2_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_7_2_2_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_7_2_2_V_r_2"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:100  %wt_buff_7_2_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_7_2_1_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_7_2_1_V_r_2"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:101  %wt_buff_7_2_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_7_2_0_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_7_2_0_V_r_2"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:102  %wt_buff_7_1_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_7_1_2_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_7_1_2_V_r_2"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:103  %wt_buff_7_1_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_7_1_1_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_7_1_1_V_r_2"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:104  %wt_buff_7_1_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_7_1_0_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_7_1_0_V_r_2"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:105  %wt_buff_7_0_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_7_0_2_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_7_0_2_V_r_2"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:106  %wt_buff_7_0_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_7_0_1_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_7_0_1_V_r_2"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:107  %wt_buff_7_0_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_7_0_0_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_7_0_0_V_r_2"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:108  %wt_buff_6_3_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_6_3_2_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_6_3_2_V_r_2"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:109  %wt_buff_6_3_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_6_3_1_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_6_3_1_V_r_2"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:110  %wt_buff_6_3_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_6_3_0_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_6_3_0_V_r_2"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:111  %wt_buff_6_2_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_6_2_2_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_6_2_2_V_r_2"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:112  %wt_buff_6_2_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_6_2_1_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_6_2_1_V_r_2"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:113  %wt_buff_6_2_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_6_2_0_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_6_2_0_V_r_2"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:114  %wt_buff_6_1_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_6_1_2_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_6_1_2_V_r_2"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:115  %wt_buff_6_1_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_6_1_1_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_6_1_1_V_r_2"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:116  %wt_buff_6_1_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_6_1_0_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_6_1_0_V_r_2"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:117  %wt_buff_6_0_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_6_0_2_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_6_0_2_V_r_2"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:118  %wt_buff_6_0_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_6_0_1_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_6_0_1_V_r_2"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:119  %wt_buff_6_0_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_6_0_0_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_6_0_0_V_r_2"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:120  %wt_buff_5_3_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_5_3_2_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_5_3_2_V_r_2"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:121  %wt_buff_5_3_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_5_3_1_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_5_3_1_V_r_2"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:122  %wt_buff_5_3_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_5_3_0_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_5_3_0_V_r_2"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:123  %wt_buff_5_2_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_5_2_2_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_5_2_2_V_r_2"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:124  %wt_buff_5_2_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_5_2_1_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_5_2_1_V_r_2"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:125  %wt_buff_5_2_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_5_2_0_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_5_2_0_V_r_2"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:126  %wt_buff_5_1_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_5_1_2_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_5_1_2_V_r_2"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:127  %wt_buff_5_1_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_5_1_1_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_5_1_1_V_r_2"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:128  %wt_buff_5_1_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_5_1_0_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_5_1_0_V_r_2"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:129  %wt_buff_5_0_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_5_0_2_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_5_0_2_V_r_2"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:130  %wt_buff_5_0_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_5_0_1_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_5_0_1_V_r_2"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:131  %wt_buff_5_0_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_5_0_0_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_5_0_0_V_r_2"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:132  %wt_buff_4_3_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_4_3_2_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_4_3_2_V_r_2"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:133  %wt_buff_4_3_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_4_3_1_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_4_3_1_V_r_2"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:134  %wt_buff_4_3_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_4_3_0_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_4_3_0_V_r_2"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:135  %wt_buff_4_2_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_4_2_2_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_4_2_2_V_r_2"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:136  %wt_buff_4_2_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_4_2_1_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_4_2_1_V_r_2"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:137  %wt_buff_4_2_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_4_2_0_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_4_2_0_V_r_2"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:138  %wt_buff_4_1_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_4_1_2_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_4_1_2_V_r_2"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:139  %wt_buff_4_1_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_4_1_1_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_4_1_1_V_r_2"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:140  %wt_buff_4_1_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_4_1_0_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_4_1_0_V_r_2"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:141  %wt_buff_4_0_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_4_0_2_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_4_0_2_V_r_2"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:142  %wt_buff_4_0_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_4_0_1_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_4_0_1_V_r_2"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:143  %wt_buff_4_0_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_4_0_0_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_4_0_0_V_r_2"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:144  %wt_buff_3_3_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_3_3_2_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_3_3_2_V_r_2"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:145  %wt_buff_3_3_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_3_3_1_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_3_3_1_V_r_2"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:146  %wt_buff_3_3_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_3_3_0_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_3_3_0_V_r_2"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:147  %wt_buff_3_2_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_3_2_2_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_3_2_2_V_r_2"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:148  %wt_buff_3_2_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_3_2_1_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_3_2_1_V_r_2"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:149  %wt_buff_3_2_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_3_2_0_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_3_2_0_V_r_2"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:150  %wt_buff_3_1_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_3_1_2_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_3_1_2_V_r_2"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:151  %wt_buff_3_1_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_3_1_1_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_3_1_1_V_r_2"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:152  %wt_buff_3_1_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_3_1_0_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_3_1_0_V_r_2"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:153  %wt_buff_3_0_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_3_0_2_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_3_0_2_V_r_2"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:154  %wt_buff_3_0_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_3_0_1_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_3_0_1_V_r_2"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:155  %wt_buff_3_0_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_3_0_0_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_3_0_0_V_r_2"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:156  %wt_buff_2_3_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_2_3_2_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_2_3_2_V_r_2"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:157  %wt_buff_2_3_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_2_3_1_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_2_3_1_V_r_2"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:158  %wt_buff_2_3_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_2_3_0_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_2_3_0_V_r_2"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:159  %wt_buff_2_2_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_2_2_2_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_2_2_2_V_r_2"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:160  %wt_buff_2_2_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_2_2_1_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_2_2_1_V_r_2"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:161  %wt_buff_2_2_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_2_2_0_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_2_2_0_V_r_2"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:162  %wt_buff_2_1_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_2_1_2_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_2_1_2_V_r_2"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:163  %wt_buff_2_1_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_2_1_1_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_2_1_1_V_r_2"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:164  %wt_buff_2_1_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_2_1_0_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_2_1_0_V_r_2"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:165  %wt_buff_2_0_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_2_0_2_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_2_0_2_V_r_2"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:166  %wt_buff_2_0_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_2_0_1_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_2_0_1_V_r_2"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:167  %wt_buff_2_0_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_2_0_0_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_2_0_0_V_r_2"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:168  %wt_buff_1_3_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_1_3_2_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_1_3_2_V_r_2"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:169  %wt_buff_1_3_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_1_3_1_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_1_3_1_V_r_2"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:170  %wt_buff_1_3_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_1_3_0_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_1_3_0_V_r_2"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:171  %wt_buff_1_2_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_1_2_2_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_1_2_2_V_r_2"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:172  %wt_buff_1_2_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_1_2_1_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_1_2_1_V_r_2"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:173  %wt_buff_1_2_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_1_2_0_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_1_2_0_V_r_2"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:174  %wt_buff_1_1_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_1_1_2_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_1_1_2_V_r_2"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:175  %wt_buff_1_1_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_1_1_1_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_1_1_1_V_r_2"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:176  %wt_buff_1_1_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_1_1_0_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_1_1_0_V_r_2"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:177  %wt_buff_1_0_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_1_0_2_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_1_0_2_V_r_2"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:178  %wt_buff_1_0_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_1_0_1_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_1_0_1_V_r_2"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:179  %wt_buff_1_0_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_1_0_0_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_1_0_0_V_r_2"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:180  %wt_buff_0_3_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_0_3_2_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_0_3_2_V_r_2"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:181  %wt_buff_0_3_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_0_3_1_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_0_3_1_V_r_2"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:182  %wt_buff_0_3_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_0_3_0_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_0_3_0_V_r_2"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:183  %wt_buff_0_2_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_0_2_2_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_0_2_2_V_r_2"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:184  %wt_buff_0_2_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_0_2_1_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_0_2_1_V_r_2"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:185  %wt_buff_0_2_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_0_2_0_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_0_2_0_V_r_2"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:186  %wt_buff_0_1_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_0_1_2_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_0_1_2_V_r_2"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:187  %wt_buff_0_1_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_0_1_1_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_0_1_1_V_r_2"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:188  %wt_buff_0_1_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_0_1_0_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_0_1_0_V_r_2"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:189  %wt_buff_0_0_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_0_0_2_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_0_0_2_V_r_2"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:190  %wt_buff_0_0_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_0_0_1_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_0_0_1_V_r_2"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:191  %wt_buff_0_0_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_0_0_0_V_r)

]]></Node>
<StgValue><ssdm name="wt_buff_0_0_0_V_r_2"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
:192  br label %.preheader280

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader280:0  %indvar_flatten = phi i9 [ 0, %0 ], [ %add_ln37, %hls_label_2 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader280:1  %k_0 = phi i2 [ 0, %0 ], [ %select_ln37_1, %hls_label_2 ]

]]></Node>
<StgValue><ssdm name="k_0"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader280:2  %i_0 = phi i8 [ 0, %0 ], [ %i, %hls_label_2 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader280:3  %icmp_ln37 = icmp eq i9 %indvar_flatten, -62

]]></Node>
<StgValue><ssdm name="icmp_ln37"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader280:4  %add_ln37 = add i9 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader280:5  br i1 %icmp_ln37, label %1, label %hls_label_2

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_2:1  %icmp_ln38 = icmp eq i8 %i_0, -106

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_2:2  %select_ln37 = select i1 %icmp_ln38, i8 0, i8 %i_0

]]></Node>
<StgValue><ssdm name="select_ln37"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_2:3  %add_ln37_1 = add i2 1, %k_0

]]></Node>
<StgValue><ssdm name="add_ln37_1"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_2:4  %select_ln37_1 = select i1 %icmp_ln38, i2 %add_ln37_1, i2 %k_0

]]></Node>
<StgValue><ssdm name="select_ln37_1"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="2">
<![CDATA[
hls_label_2:5  %zext_ln37 = zext i2 %select_ln37_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:8  %zext_ln42 = zext i8 %select_ln37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_2:9  %add_ln43 = add i8 %select_ln37, %zext_ln37

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:10  %zext_ln43 = zext i8 %add_ln43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:11  %buff_out_0_V_addr = getelementptr [150 x i16]* %buff_out_0_V, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="buff_out_0_V_addr"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:12  %buff_out_0_V_load = load i16* %buff_out_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_0_V_load"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:15  %buff_in_0_V_addr = getelementptr [152 x i16]* %buff_in_0_V, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="buff_in_0_V_addr"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:16  %buff_in_0_V_load = load i16* %buff_in_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_in_0_V_load"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:70  %buff_in_1_V_addr = getelementptr [152 x i16]* %buff_in_1_V, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="buff_in_1_V_addr"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:71  %buff_in_1_V_load = load i16* %buff_in_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_in_1_V_load"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:125  %buff_in_2_V_addr = getelementptr [152 x i16]* %buff_in_2_V, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="buff_in_2_V_addr"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:126  %buff_in_2_V_load = load i16* %buff_in_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_in_2_V_load"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:180  %buff_in_3_V_addr = getelementptr [152 x i16]* %buff_in_3_V, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="buff_in_3_V_addr"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:181  %buff_in_3_V_load = load i16* %buff_in_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_in_3_V_load"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:234  %buff_out_1_V_addr = getelementptr [150 x i16]* %buff_out_1_V, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="buff_out_1_V_addr"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:235  %buff_out_1_V_load = load i16* %buff_out_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_1_V_load"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:445  %buff_out_2_V_addr = getelementptr [150 x i16]* %buff_out_2_V, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="buff_out_2_V_addr"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:446  %buff_out_2_V_load = load i16* %buff_out_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_2_V_load"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:656  %buff_out_3_V_addr = getelementptr [150 x i16]* %buff_out_3_V, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="buff_out_3_V_addr"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:657  %buff_out_3_V_load = load i16* %buff_out_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_3_V_load"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:867  %buff_out_4_V_addr = getelementptr [150 x i16]* %buff_out_4_V, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="buff_out_4_V_addr"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:868  %buff_out_4_V_load = load i16* %buff_out_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_4_V_load"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:1078  %buff_out_5_V_addr = getelementptr [150 x i16]* %buff_out_5_V, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="buff_out_5_V_addr"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:1079  %buff_out_5_V_load = load i16* %buff_out_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_5_V_load"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:1289  %buff_out_6_V_addr = getelementptr [150 x i16]* %buff_out_6_V, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="buff_out_6_V_addr"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:1290  %buff_out_6_V_load = load i16* %buff_out_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_6_V_load"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:1500  %buff_out_7_V_addr = getelementptr [150 x i16]* %buff_out_7_V, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="buff_out_7_V_addr"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:1501  %buff_out_7_V_load = load i16* %buff_out_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_7_V_load"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:1711  %buff_out_8_V_addr = getelementptr [150 x i16]* %buff_out_8_V, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="buff_out_8_V_addr"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:1712  %buff_out_8_V_load = load i16* %buff_out_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_8_V_load"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2336" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:1922  %buff_out_9_V_addr = getelementptr [150 x i16]* %buff_out_9_V, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="buff_out_9_V_addr"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:1923  %buff_out_9_V_load = load i16* %buff_out_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_9_V_load"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:2133  %buff_out_10_V_addr = getelementptr [150 x i16]* %buff_out_10_V, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="buff_out_10_V_addr"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:2134  %buff_out_10_V_load = load i16* %buff_out_10_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_10_V_load"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2758" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:2344  %buff_out_11_V_addr = getelementptr [150 x i16]* %buff_out_11_V, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="buff_out_11_V_addr"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2759" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:2345  %buff_out_11_V_load = load i16* %buff_out_11_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_11_V_load"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2969" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:2555  %buff_out_12_V_addr = getelementptr [150 x i16]* %buff_out_12_V, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="buff_out_12_V_addr"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2970" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:2556  %buff_out_12_V_load = load i16* %buff_out_12_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_12_V_load"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3180" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:2766  %buff_out_13_V_addr = getelementptr [150 x i16]* %buff_out_13_V, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="buff_out_13_V_addr"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3181" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:2767  %buff_out_13_V_load = load i16* %buff_out_13_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_13_V_load"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3391" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:2977  %buff_out_14_V_addr = getelementptr [150 x i16]* %buff_out_14_V, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="buff_out_14_V_addr"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3392" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:2978  %buff_out_14_V_load = load i16* %buff_out_14_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_14_V_load"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3602" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:3188  %buff_out_15_V_addr = getelementptr [150 x i16]* %buff_out_15_V, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="buff_out_15_V_addr"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3603" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:3189  %buff_out_15_V_load = load i16* %buff_out_15_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_15_V_load"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3814" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_2:3400  %i = add i8 1, %select_ln37

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="256" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:12  %buff_out_0_V_load = load i16* %buff_out_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_0_V_load"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:13  %tmp_6 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_0_0_0_V_r_2, i16 %wt_buff_0_0_1_V_r_2, i16 %wt_buff_0_0_2_V_r_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:14  %sext_ln1116 = sext i16 %tmp_6 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:16  %buff_in_0_V_load = load i16* %buff_in_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_in_0_V_load"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:17  %sext_ln1118 = sext i16 %buff_in_0_V_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:18  %mul_ln1118 = mul nsw i32 %sext_ln1118, %sext_ln1116

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:19  %tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:20  %trunc_ln4 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:22  %tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:29  %p_Result_3 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:31  %p_Result_4 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:68  %tmp_7 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_0_1_0_V_r_2, i16 %wt_buff_0_1_1_V_r_2, i16 %wt_buff_0_1_2_V_r_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:69  %sext_ln1116_1 = sext i16 %tmp_7 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_1"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:71  %buff_in_1_V_load = load i16* %buff_in_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_in_1_V_load"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:72  %sext_ln1118_1 = sext i16 %buff_in_1_V_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:73  %mul_ln1118_1 = mul nsw i32 %sext_ln1118_1, %sext_ln1116_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:74  %tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:75  %trunc_ln708_1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_1, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:77  %tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_1, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:84  %p_Result_3_0_1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_1, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_0_1"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:86  %p_Result_4_0_1 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_1, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_0_1"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:126  %buff_in_2_V_load = load i16* %buff_in_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_in_2_V_load"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:181  %buff_in_3_V_load = load i16* %buff_in_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_in_3_V_load"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:235  %buff_out_1_V_load = load i16* %buff_out_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_1_V_load"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:236  %tmp_s = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_1_0_0_V_r_2, i16 %wt_buff_1_0_1_V_r_2, i16 %wt_buff_1_0_2_V_r_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:237  %sext_ln1116_4 = sext i16 %tmp_s to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_4"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:238  %mul_ln1118_4 = mul nsw i32 %sext_ln1118, %sext_ln1116_4

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:239  %tmp_96 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:240  %trunc_ln708_4 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_4, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_4"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:242  %tmp_98 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:249  %p_Result_3_1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_4, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_1"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:251  %p_Result_4_1 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_4, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_1"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:288  %tmp_1 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_1_1_0_V_r_2, i16 %wt_buff_1_1_1_V_r_2, i16 %wt_buff_1_1_2_V_r_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:289  %sext_ln1116_5 = sext i16 %tmp_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_5"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:290  %mul_ln1118_5 = mul nsw i32 %sext_ln1118_1, %sext_ln1116_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_5"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:291  %tmp_104 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_5, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:292  %trunc_ln708_5 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_5, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_5"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:294  %tmp_106 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_5, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:301  %p_Result_3_1_1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_5, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_1_1"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:303  %p_Result_4_1_1 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_5, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_1_1"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:446  %buff_out_2_V_load = load i16* %buff_out_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_2_V_load"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:447  %tmp_4 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_2_0_0_V_r_2, i16 %wt_buff_2_0_1_V_r_2, i16 %wt_buff_2_0_2_V_r_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:448  %sext_ln1116_8 = sext i16 %tmp_4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_8"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:449  %mul_ln1118_8 = mul nsw i32 %sext_ln1118, %sext_ln1116_8

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:450  %tmp_128 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:451  %trunc_ln708_8 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_8, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_8"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:453  %tmp_130 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:460  %p_Result_3_2 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_8, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_2"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:462  %p_Result_4_2 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_8, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_2"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:499  %tmp_5 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_2_1_0_V_r_2, i16 %wt_buff_2_1_1_V_r_2, i16 %wt_buff_2_1_2_V_r_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:500  %sext_ln1116_9 = sext i16 %tmp_5 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_9"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:501  %mul_ln1118_9 = mul nsw i32 %sext_ln1118_1, %sext_ln1116_9

]]></Node>
<StgValue><ssdm name="mul_ln1118_9"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:502  %tmp_136 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_9, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:503  %trunc_ln708_9 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_9, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_9"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:505  %tmp_138 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_9, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:512  %p_Result_3_2_1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_9, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_2_1"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:514  %p_Result_4_2_1 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_9, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_2_1"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:657  %buff_out_3_V_load = load i16* %buff_out_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_3_V_load"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:658  %tmp_12 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_3_0_0_V_r_2, i16 %wt_buff_3_0_1_V_r_2, i16 %wt_buff_3_0_2_V_r_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:659  %sext_ln1116_12 = sext i16 %tmp_12 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_12"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:660  %mul_ln1118_12 = mul nsw i32 %sext_ln1118, %sext_ln1116_12

]]></Node>
<StgValue><ssdm name="mul_ln1118_12"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:661  %tmp_160 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_12, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:662  %trunc_ln708_11 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_12, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_11"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:664  %tmp_162 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_12, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:671  %p_Result_3_3 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_12, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_3"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:673  %p_Result_4_3 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_12, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_3"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:710  %tmp_13 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_3_1_0_V_r_2, i16 %wt_buff_3_1_1_V_r_2, i16 %wt_buff_3_1_2_V_r_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:711  %sext_ln1116_13 = sext i16 %tmp_13 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_13"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:712  %mul_ln1118_13 = mul nsw i32 %sext_ln1118_1, %sext_ln1116_13

]]></Node>
<StgValue><ssdm name="mul_ln1118_13"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:713  %tmp_168 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_13, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:714  %trunc_ln708_12 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_13, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_12"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:716  %tmp_170 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_13, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:723  %p_Result_3_3_1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_13, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_3_1"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:725  %p_Result_4_3_1 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_13, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_3_1"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:868  %buff_out_4_V_load = load i16* %buff_out_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_4_V_load"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:869  %tmp_16 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_4_0_0_V_r_2, i16 %wt_buff_4_0_1_V_r_2, i16 %wt_buff_4_0_2_V_r_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:870  %sext_ln1116_16 = sext i16 %tmp_16 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_16"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:871  %mul_ln1118_16 = mul nsw i32 %sext_ln1118, %sext_ln1116_16

]]></Node>
<StgValue><ssdm name="mul_ln1118_16"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:872  %tmp_192 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_16, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:873  %trunc_ln708_15 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_16, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_15"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:875  %tmp_194 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_16, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:882  %p_Result_3_4 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_16, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_4"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:884  %p_Result_4_4 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_16, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_4"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:921  %tmp_17 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_4_1_0_V_r_2, i16 %wt_buff_4_1_1_V_r_2, i16 %wt_buff_4_1_2_V_r_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:922  %sext_ln1116_17 = sext i16 %tmp_17 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_17"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:923  %mul_ln1118_17 = mul nsw i32 %sext_ln1118_1, %sext_ln1116_17

]]></Node>
<StgValue><ssdm name="mul_ln1118_17"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:924  %tmp_200 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_17, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:925  %trunc_ln708_16 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_17, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_16"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:927  %tmp_202 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_17, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:934  %p_Result_3_4_1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_17, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_4_1"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:936  %p_Result_4_4_1 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_17, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_4_1"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:1079  %buff_out_5_V_load = load i16* %buff_out_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_5_V_load"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:1080  %tmp_20 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_5_0_0_V_r_2, i16 %wt_buff_5_0_1_V_r_2, i16 %wt_buff_5_0_2_V_r_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:1081  %sext_ln1116_20 = sext i16 %tmp_20 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_20"/></StgValue>
</operation>

<operation id="350" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:1082  %mul_ln1118_20 = mul nsw i32 %sext_ln1118, %sext_ln1116_20

]]></Node>
<StgValue><ssdm name="mul_ln1118_20"/></StgValue>
</operation>

<operation id="351" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1083  %tmp_224 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_20, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="352" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1084  %trunc_ln708_19 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_20, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_19"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1086  %tmp_226 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_20, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1093  %p_Result_3_5 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_20, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_5"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1095  %p_Result_4_5 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_20, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_5"/></StgValue>
</operation>

<operation id="356" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:1132  %tmp_21 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_5_1_0_V_r_2, i16 %wt_buff_5_1_1_V_r_2, i16 %wt_buff_5_1_2_V_r_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="357" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:1133  %sext_ln1116_21 = sext i16 %tmp_21 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_21"/></StgValue>
</operation>

<operation id="358" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:1134  %mul_ln1118_21 = mul nsw i32 %sext_ln1118_1, %sext_ln1116_21

]]></Node>
<StgValue><ssdm name="mul_ln1118_21"/></StgValue>
</operation>

<operation id="359" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1135  %tmp_232 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_21, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="360" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1136  %trunc_ln708_20 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_21, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_20"/></StgValue>
</operation>

<operation id="361" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1138  %tmp_234 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_21, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="362" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1145  %p_Result_3_5_1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_21, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_5_1"/></StgValue>
</operation>

<operation id="363" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1147  %p_Result_4_5_1 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_21, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_5_1"/></StgValue>
</operation>

<operation id="364" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:1290  %buff_out_6_V_load = load i16* %buff_out_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_6_V_load"/></StgValue>
</operation>

<operation id="365" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:1291  %tmp_24 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_6_0_0_V_r_2, i16 %wt_buff_6_0_1_V_r_2, i16 %wt_buff_6_0_2_V_r_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="366" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:1292  %sext_ln1116_24 = sext i16 %tmp_24 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_24"/></StgValue>
</operation>

<operation id="367" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:1293  %mul_ln1118_24 = mul nsw i32 %sext_ln1118, %sext_ln1116_24

]]></Node>
<StgValue><ssdm name="mul_ln1118_24"/></StgValue>
</operation>

<operation id="368" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1294  %tmp_256 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_24, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="369" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1295  %trunc_ln708_23 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_24, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_23"/></StgValue>
</operation>

<operation id="370" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1297  %tmp_258 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_24, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="371" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1304  %p_Result_3_6 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_24, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_6"/></StgValue>
</operation>

<operation id="372" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1306  %p_Result_4_6 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_24, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_6"/></StgValue>
</operation>

<operation id="373" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:1343  %tmp_25 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_6_1_0_V_r_2, i16 %wt_buff_6_1_1_V_r_2, i16 %wt_buff_6_1_2_V_r_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="374" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:1344  %sext_ln1116_25 = sext i16 %tmp_25 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_25"/></StgValue>
</operation>

<operation id="375" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:1345  %mul_ln1118_25 = mul nsw i32 %sext_ln1118_1, %sext_ln1116_25

]]></Node>
<StgValue><ssdm name="mul_ln1118_25"/></StgValue>
</operation>

<operation id="376" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1346  %tmp_264 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_25, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="377" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1347  %trunc_ln708_24 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_25, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_24"/></StgValue>
</operation>

<operation id="378" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1349  %tmp_266 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_25, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="379" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1356  %p_Result_3_6_1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_25, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_6_1"/></StgValue>
</operation>

<operation id="380" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1358  %p_Result_4_6_1 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_25, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_6_1"/></StgValue>
</operation>

<operation id="381" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:1501  %buff_out_7_V_load = load i16* %buff_out_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_7_V_load"/></StgValue>
</operation>

<operation id="382" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:1502  %tmp_28 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_7_0_0_V_r_2, i16 %wt_buff_7_0_1_V_r_2, i16 %wt_buff_7_0_2_V_r_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="383" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:1503  %sext_ln1116_28 = sext i16 %tmp_28 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_28"/></StgValue>
</operation>

<operation id="384" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:1504  %mul_ln1118_28 = mul nsw i32 %sext_ln1118, %sext_ln1116_28

]]></Node>
<StgValue><ssdm name="mul_ln1118_28"/></StgValue>
</operation>

<operation id="385" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1505  %tmp_288 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_28, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="386" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1506  %trunc_ln708_27 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_28, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_27"/></StgValue>
</operation>

<operation id="387" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1508  %tmp_290 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_28, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="388" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1515  %p_Result_3_7 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_28, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_7"/></StgValue>
</operation>

<operation id="389" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1517  %p_Result_4_7 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_28, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_7"/></StgValue>
</operation>

<operation id="390" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:1554  %tmp_29 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_7_1_0_V_r_2, i16 %wt_buff_7_1_1_V_r_2, i16 %wt_buff_7_1_2_V_r_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="391" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:1555  %sext_ln1116_29 = sext i16 %tmp_29 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_29"/></StgValue>
</operation>

<operation id="392" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:1556  %mul_ln1118_29 = mul nsw i32 %sext_ln1118_1, %sext_ln1116_29

]]></Node>
<StgValue><ssdm name="mul_ln1118_29"/></StgValue>
</operation>

<operation id="393" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1557  %tmp_296 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_29, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="394" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1558  %trunc_ln708_28 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_29, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_28"/></StgValue>
</operation>

<operation id="395" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1560  %tmp_298 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_29, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="396" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1567  %p_Result_3_7_1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_29, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_7_1"/></StgValue>
</operation>

<operation id="397" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1569  %p_Result_4_7_1 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_29, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_7_1"/></StgValue>
</operation>

<operation id="398" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:1712  %buff_out_8_V_load = load i16* %buff_out_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_8_V_load"/></StgValue>
</operation>

<operation id="399" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:1713  %tmp_32 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_8_0_0_V_r_2, i16 %wt_buff_8_0_1_V_r_2, i16 %wt_buff_8_0_2_V_r_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="400" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:1714  %sext_ln1116_32 = sext i16 %tmp_32 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_32"/></StgValue>
</operation>

<operation id="401" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:1715  %mul_ln1118_32 = mul nsw i32 %sext_ln1118, %sext_ln1116_32

]]></Node>
<StgValue><ssdm name="mul_ln1118_32"/></StgValue>
</operation>

<operation id="402" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1716  %tmp_320 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_32, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="403" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1717  %trunc_ln708_31 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_32, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_31"/></StgValue>
</operation>

<operation id="404" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1719  %tmp_322 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_32, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="405" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1726  %p_Result_3_8 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_32, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_8"/></StgValue>
</operation>

<operation id="406" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1728  %p_Result_4_8 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_32, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_8"/></StgValue>
</operation>

<operation id="407" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:1765  %tmp_33 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_8_1_0_V_r_2, i16 %wt_buff_8_1_1_V_r_2, i16 %wt_buff_8_1_2_V_r_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="408" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:1766  %sext_ln1116_33 = sext i16 %tmp_33 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_33"/></StgValue>
</operation>

<operation id="409" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:1767  %mul_ln1118_33 = mul nsw i32 %sext_ln1118_1, %sext_ln1116_33

]]></Node>
<StgValue><ssdm name="mul_ln1118_33"/></StgValue>
</operation>

<operation id="410" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1768  %tmp_328 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_33, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="411" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1769  %trunc_ln708_32 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_33, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_32"/></StgValue>
</operation>

<operation id="412" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1771  %tmp_330 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_33, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="413" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1778  %p_Result_3_8_1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_33, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_8_1"/></StgValue>
</operation>

<operation id="414" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1780  %p_Result_4_8_1 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_33, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_8_1"/></StgValue>
</operation>

<operation id="415" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:1923  %buff_out_9_V_load = load i16* %buff_out_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_9_V_load"/></StgValue>
</operation>

<operation id="416" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2338" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:1924  %tmp_36 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_9_0_0_V_r_2, i16 %wt_buff_9_0_1_V_r_2, i16 %wt_buff_9_0_2_V_r_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="417" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2339" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:1925  %sext_ln1116_36 = sext i16 %tmp_36 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_36"/></StgValue>
</operation>

<operation id="418" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:1926  %mul_ln1118_36 = mul nsw i32 %sext_ln1118, %sext_ln1116_36

]]></Node>
<StgValue><ssdm name="mul_ln1118_36"/></StgValue>
</operation>

<operation id="419" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2341" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1927  %tmp_352 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_36, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="420" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1928  %trunc_ln708_35 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_36, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_35"/></StgValue>
</operation>

<operation id="421" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2344" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1930  %tmp_354 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_36, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="422" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1937  %p_Result_3_9 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_36, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_9"/></StgValue>
</operation>

<operation id="423" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1939  %p_Result_4_9 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_36, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_9"/></StgValue>
</operation>

<operation id="424" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2390" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:1976  %tmp_37 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_9_1_0_V_r_2, i16 %wt_buff_9_1_1_V_r_2, i16 %wt_buff_9_1_2_V_r_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="425" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:1977  %sext_ln1116_37 = sext i16 %tmp_37 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_37"/></StgValue>
</operation>

<operation id="426" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:1978  %mul_ln1118_37 = mul nsw i32 %sext_ln1118_1, %sext_ln1116_37

]]></Node>
<StgValue><ssdm name="mul_ln1118_37"/></StgValue>
</operation>

<operation id="427" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1979  %tmp_360 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_37, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="428" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1980  %trunc_ln708_36 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_37, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_36"/></StgValue>
</operation>

<operation id="429" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2396" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1982  %tmp_362 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_37, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="430" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1989  %p_Result_3_9_1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_37, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_9_1"/></StgValue>
</operation>

<operation id="431" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1991  %p_Result_4_9_1 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_37, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_9_1"/></StgValue>
</operation>

<operation id="432" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:2134  %buff_out_10_V_load = load i16* %buff_out_10_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_10_V_load"/></StgValue>
</operation>

<operation id="433" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:2135  %tmp_40 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_10_0_0_V_2, i16 %wt_buff_10_0_1_V_2, i16 %wt_buff_10_0_2_V_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="434" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:2136  %sext_ln1116_40 = sext i16 %tmp_40 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_40"/></StgValue>
</operation>

<operation id="435" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:2137  %mul_ln1118_40 = mul nsw i32 %sext_ln1118, %sext_ln1116_40

]]></Node>
<StgValue><ssdm name="mul_ln1118_40"/></StgValue>
</operation>

<operation id="436" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2138  %tmp_384 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_40, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="437" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2553" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2139  %trunc_ln708_39 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_40, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_39"/></StgValue>
</operation>

<operation id="438" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2555" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2141  %tmp_386 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_40, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="439" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2148  %p_Result_3_s = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_40, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_s"/></StgValue>
</operation>

<operation id="440" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2564" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2150  %p_Result_4_s = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_40, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_s"/></StgValue>
</operation>

<operation id="441" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:2187  %tmp_41 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_10_1_0_V_2, i16 %wt_buff_10_1_1_V_2, i16 %wt_buff_10_1_2_V_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="442" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2602" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:2188  %sext_ln1116_41 = sext i16 %tmp_41 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_41"/></StgValue>
</operation>

<operation id="443" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:2189  %mul_ln1118_41 = mul nsw i32 %sext_ln1118_1, %sext_ln1116_41

]]></Node>
<StgValue><ssdm name="mul_ln1118_41"/></StgValue>
</operation>

<operation id="444" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2190  %tmp_392 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_41, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="445" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2191  %trunc_ln708_40 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_41, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_40"/></StgValue>
</operation>

<operation id="446" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2607" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2193  %tmp_394 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_41, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_394"/></StgValue>
</operation>

<operation id="447" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2200  %p_Result_3_10_1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_41, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_10_1"/></StgValue>
</operation>

<operation id="448" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2616" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2202  %p_Result_4_10_1 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_41, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_10_1"/></StgValue>
</operation>

<operation id="449" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2759" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:2345  %buff_out_11_V_load = load i16* %buff_out_11_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_11_V_load"/></StgValue>
</operation>

<operation id="450" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2760" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:2346  %tmp_44 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_11_0_0_V_2, i16 %wt_buff_11_0_1_V_2, i16 %wt_buff_11_0_2_V_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="451" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2761" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:2347  %sext_ln1116_44 = sext i16 %tmp_44 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_44"/></StgValue>
</operation>

<operation id="452" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:2348  %mul_ln1118_44 = mul nsw i32 %sext_ln1118, %sext_ln1116_44

]]></Node>
<StgValue><ssdm name="mul_ln1118_44"/></StgValue>
</operation>

<operation id="453" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2763" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2349  %tmp_416 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_44, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_416"/></StgValue>
</operation>

<operation id="454" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2764" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2350  %trunc_ln708_43 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_44, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_43"/></StgValue>
</operation>

<operation id="455" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2766" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2352  %tmp_418 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_44, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="456" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2773" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2359  %p_Result_3_10 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_44, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_10"/></StgValue>
</operation>

<operation id="457" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2775" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2361  %p_Result_4_10 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_44, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_10"/></StgValue>
</operation>

<operation id="458" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2812" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:2398  %tmp_45 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_11_1_0_V_2, i16 %wt_buff_11_1_1_V_2, i16 %wt_buff_11_1_2_V_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="459" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2813" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:2399  %sext_ln1116_45 = sext i16 %tmp_45 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_45"/></StgValue>
</operation>

<operation id="460" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:2400  %mul_ln1118_45 = mul nsw i32 %sext_ln1118_1, %sext_ln1116_45

]]></Node>
<StgValue><ssdm name="mul_ln1118_45"/></StgValue>
</operation>

<operation id="461" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2815" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2401  %tmp_424 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_45, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="462" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2816" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2402  %trunc_ln708_44 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_45, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_44"/></StgValue>
</operation>

<operation id="463" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2818" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2404  %tmp_426 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_45, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_426"/></StgValue>
</operation>

<operation id="464" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2825" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2411  %p_Result_3_11_1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_45, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_11_1"/></StgValue>
</operation>

<operation id="465" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2827" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2413  %p_Result_4_11_1 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_45, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_11_1"/></StgValue>
</operation>

<operation id="466" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2970" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:2556  %buff_out_12_V_load = load i16* %buff_out_12_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_12_V_load"/></StgValue>
</operation>

<operation id="467" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:2557  %tmp_48 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_12_0_0_V_2, i16 %wt_buff_12_0_1_V_2, i16 %wt_buff_12_0_2_V_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="468" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2972" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:2558  %sext_ln1116_48 = sext i16 %tmp_48 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_48"/></StgValue>
</operation>

<operation id="469" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2973" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:2559  %mul_ln1118_48 = mul nsw i32 %sext_ln1118, %sext_ln1116_48

]]></Node>
<StgValue><ssdm name="mul_ln1118_48"/></StgValue>
</operation>

<operation id="470" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2974" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2560  %tmp_448 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_48, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="471" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2975" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2561  %trunc_ln708_47 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_48, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_47"/></StgValue>
</operation>

<operation id="472" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2977" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2563  %tmp_450 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_48, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_450"/></StgValue>
</operation>

<operation id="473" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2984" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2570  %p_Result_3_11 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_48, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_11"/></StgValue>
</operation>

<operation id="474" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2986" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2572  %p_Result_4_11 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_48, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_11"/></StgValue>
</operation>

<operation id="475" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3023" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:2609  %tmp_49 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_12_1_0_V_2, i16 %wt_buff_12_1_1_V_2, i16 %wt_buff_12_1_2_V_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="476" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3024" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:2610  %sext_ln1116_49 = sext i16 %tmp_49 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_49"/></StgValue>
</operation>

<operation id="477" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:2611  %mul_ln1118_49 = mul nsw i32 %sext_ln1118_1, %sext_ln1116_49

]]></Node>
<StgValue><ssdm name="mul_ln1118_49"/></StgValue>
</operation>

<operation id="478" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3026" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2612  %tmp_456 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_49, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_456"/></StgValue>
</operation>

<operation id="479" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3027" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2613  %trunc_ln708_48 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_49, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_48"/></StgValue>
</operation>

<operation id="480" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3029" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2615  %tmp_458 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_49, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_458"/></StgValue>
</operation>

<operation id="481" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3036" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2622  %p_Result_3_12_1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_49, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_12_1"/></StgValue>
</operation>

<operation id="482" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3038" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2624  %p_Result_4_12_1 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_49, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_12_1"/></StgValue>
</operation>

<operation id="483" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3181" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:2767  %buff_out_13_V_load = load i16* %buff_out_13_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_13_V_load"/></StgValue>
</operation>

<operation id="484" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3182" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:2768  %tmp_52 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_13_0_0_V_2, i16 %wt_buff_13_0_1_V_2, i16 %wt_buff_13_0_2_V_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="485" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3183" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:2769  %sext_ln1116_52 = sext i16 %tmp_52 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_52"/></StgValue>
</operation>

<operation id="486" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:2770  %mul_ln1118_52 = mul nsw i32 %sext_ln1118, %sext_ln1116_52

]]></Node>
<StgValue><ssdm name="mul_ln1118_52"/></StgValue>
</operation>

<operation id="487" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3185" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2771  %tmp_480 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_52, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_480"/></StgValue>
</operation>

<operation id="488" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3186" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2772  %trunc_ln708_51 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_52, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_51"/></StgValue>
</operation>

<operation id="489" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2774  %tmp_482 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_52, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_482"/></StgValue>
</operation>

<operation id="490" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3195" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2781  %p_Result_3_12 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_52, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_12"/></StgValue>
</operation>

<operation id="491" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3197" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2783  %p_Result_4_12 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_52, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_12"/></StgValue>
</operation>

<operation id="492" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3234" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:2820  %tmp_53 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_13_1_0_V_2, i16 %wt_buff_13_1_1_V_2, i16 %wt_buff_13_1_2_V_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="493" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3235" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:2821  %sext_ln1116_53 = sext i16 %tmp_53 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_53"/></StgValue>
</operation>

<operation id="494" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:2822  %mul_ln1118_53 = mul nsw i32 %sext_ln1118_1, %sext_ln1116_53

]]></Node>
<StgValue><ssdm name="mul_ln1118_53"/></StgValue>
</operation>

<operation id="495" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3237" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2823  %tmp_488 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_53, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_488"/></StgValue>
</operation>

<operation id="496" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3238" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2824  %trunc_ln708_52 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_53, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_52"/></StgValue>
</operation>

<operation id="497" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3240" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2826  %tmp_490 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_53, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_490"/></StgValue>
</operation>

<operation id="498" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3247" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2833  %p_Result_3_13_1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_53, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_13_1"/></StgValue>
</operation>

<operation id="499" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3249" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2835  %p_Result_4_13_1 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_53, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_13_1"/></StgValue>
</operation>

<operation id="500" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3392" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:2978  %buff_out_14_V_load = load i16* %buff_out_14_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_14_V_load"/></StgValue>
</operation>

<operation id="501" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3393" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:2979  %tmp_56 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_14_0_0_V_2, i16 %wt_buff_14_0_1_V_2, i16 %wt_buff_14_0_2_V_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="502" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3394" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:2980  %sext_ln1116_56 = sext i16 %tmp_56 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_56"/></StgValue>
</operation>

<operation id="503" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:2981  %mul_ln1118_56 = mul nsw i32 %sext_ln1118, %sext_ln1116_56

]]></Node>
<StgValue><ssdm name="mul_ln1118_56"/></StgValue>
</operation>

<operation id="504" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3396" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2982  %tmp_512 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_56, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_512"/></StgValue>
</operation>

<operation id="505" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3397" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2983  %trunc_ln708_55 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_56, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_55"/></StgValue>
</operation>

<operation id="506" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3399" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2985  %tmp_514 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_56, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_514"/></StgValue>
</operation>

<operation id="507" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3406" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2992  %p_Result_3_13 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_56, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_13"/></StgValue>
</operation>

<operation id="508" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3408" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2994  %p_Result_4_13 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_56, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_13"/></StgValue>
</operation>

<operation id="509" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3445" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:3031  %tmp_57 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_14_1_0_V_2, i16 %wt_buff_14_1_1_V_2, i16 %wt_buff_14_1_2_V_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="510" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3446" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:3032  %sext_ln1116_57 = sext i16 %tmp_57 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_57"/></StgValue>
</operation>

<operation id="511" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:3033  %mul_ln1118_57 = mul nsw i32 %sext_ln1118_1, %sext_ln1116_57

]]></Node>
<StgValue><ssdm name="mul_ln1118_57"/></StgValue>
</operation>

<operation id="512" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3448" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:3034  %tmp_520 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_57, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_520"/></StgValue>
</operation>

<operation id="513" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3449" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:3035  %trunc_ln708_56 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_57, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_56"/></StgValue>
</operation>

<operation id="514" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3451" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:3037  %tmp_522 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_57, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_522"/></StgValue>
</operation>

<operation id="515" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3458" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:3044  %p_Result_3_14_1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_57, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_14_1"/></StgValue>
</operation>

<operation id="516" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3460" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:3046  %p_Result_4_14_1 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_57, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_14_1"/></StgValue>
</operation>

<operation id="517" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3603" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:3189  %buff_out_15_V_load = load i16* %buff_out_15_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_15_V_load"/></StgValue>
</operation>

<operation id="518" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3604" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:3190  %tmp_60 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_15_0_0_V_2, i16 %wt_buff_15_0_1_V_2, i16 %wt_buff_15_0_2_V_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="519" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3605" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:3191  %sext_ln1116_60 = sext i16 %tmp_60 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_60"/></StgValue>
</operation>

<operation id="520" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:3192  %mul_ln1118_60 = mul nsw i32 %sext_ln1118, %sext_ln1116_60

]]></Node>
<StgValue><ssdm name="mul_ln1118_60"/></StgValue>
</operation>

<operation id="521" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3607" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:3193  %tmp_544 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_60, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_544"/></StgValue>
</operation>

<operation id="522" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3608" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:3194  %trunc_ln708_59 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_60, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_59"/></StgValue>
</operation>

<operation id="523" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3610" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:3196  %tmp_546 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_60, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_546"/></StgValue>
</operation>

<operation id="524" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3617" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:3203  %p_Result_3_14 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_60, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_14"/></StgValue>
</operation>

<operation id="525" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3619" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:3205  %p_Result_4_14 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_60, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_14"/></StgValue>
</operation>

<operation id="526" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3656" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:3242  %tmp_61 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_15_1_0_V_2, i16 %wt_buff_15_1_1_V_2, i16 %wt_buff_15_1_2_V_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="527" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3657" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:3243  %sext_ln1116_61 = sext i16 %tmp_61 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_61"/></StgValue>
</operation>

<operation id="528" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:3244  %mul_ln1118_61 = mul nsw i32 %sext_ln1118_1, %sext_ln1116_61

]]></Node>
<StgValue><ssdm name="mul_ln1118_61"/></StgValue>
</operation>

<operation id="529" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3659" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:3245  %tmp_552 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_61, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_552"/></StgValue>
</operation>

<operation id="530" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3660" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:3246  %trunc_ln708_60 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_61, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_60"/></StgValue>
</operation>

<operation id="531" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3662" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:3248  %tmp_554 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_61, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_554"/></StgValue>
</operation>

<operation id="532" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3669" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:3255  %p_Result_3_15_1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_61, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_15_1"/></StgValue>
</operation>

<operation id="533" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3671" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:3257  %p_Result_4_15_1 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_61, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_15_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="534" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:21  %tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="535" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:23  %zext_ln415 = zext i1 %tmp_66 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="536" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:24  %add_ln415 = add i16 %zext_ln415, %trunc_ln4

]]></Node>
<StgValue><ssdm name="add_ln415"/></StgValue>
</operation>

<operation id="537" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:25  %tmp_67 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="538" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:26  %xor_ln416 = xor i1 %tmp_67, true

]]></Node>
<StgValue><ssdm name="xor_ln416"/></StgValue>
</operation>

<operation id="539" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:27  %and_ln416 = and i1 %tmp_65, %xor_ln416

]]></Node>
<StgValue><ssdm name="and_ln416"/></StgValue>
</operation>

<operation id="540" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:28  %tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="541" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:30  %icmp_ln879 = icmp eq i5 %p_Result_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="542" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:32  %icmp_ln879_1 = icmp eq i6 %p_Result_4, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_1"/></StgValue>
</operation>

<operation id="543" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:33  %icmp_ln768 = icmp eq i6 %p_Result_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768"/></StgValue>
</operation>

<operation id="544" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:34  %select_ln777 = select i1 %and_ln416, i1 %icmp_ln879_1, i1 %icmp_ln768

]]></Node>
<StgValue><ssdm name="select_ln777"/></StgValue>
</operation>

<operation id="545" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:35  %tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="546" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:36  %xor_ln779 = xor i1 %tmp_69, true

]]></Node>
<StgValue><ssdm name="xor_ln779"/></StgValue>
</operation>

<operation id="547" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:37  %and_ln779 = and i1 %icmp_ln879, %xor_ln779

]]></Node>
<StgValue><ssdm name="and_ln779"/></StgValue>
</operation>

<operation id="548" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:38  %select_ln416 = select i1 %and_ln416, i1 %and_ln779, i1 %icmp_ln879_1

]]></Node>
<StgValue><ssdm name="select_ln416"/></StgValue>
</operation>

<operation id="549" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:39  %and_ln781 = and i1 %and_ln416, %icmp_ln879_1

]]></Node>
<StgValue><ssdm name="and_ln781"/></StgValue>
</operation>

<operation id="550" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:40  %xor_ln785 = xor i1 %select_ln777, true

]]></Node>
<StgValue><ssdm name="xor_ln785"/></StgValue>
</operation>

<operation id="551" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:41  %or_ln785 = or i1 %tmp_68, %xor_ln785

]]></Node>
<StgValue><ssdm name="or_ln785"/></StgValue>
</operation>

<operation id="552" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:42  %xor_ln785_1 = xor i1 %tmp_64, true

]]></Node>
<StgValue><ssdm name="xor_ln785_1"/></StgValue>
</operation>

<operation id="553" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:43  %and_ln785 = and i1 %or_ln785, %xor_ln785_1

]]></Node>
<StgValue><ssdm name="and_ln785"/></StgValue>
</operation>

<operation id="554" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:44  %and_ln786 = and i1 %tmp_68, %select_ln416

]]></Node>
<StgValue><ssdm name="and_ln786"/></StgValue>
</operation>

<operation id="555" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:45  %or_ln786 = or i1 %and_ln781, %and_ln786

]]></Node>
<StgValue><ssdm name="or_ln786"/></StgValue>
</operation>

<operation id="556" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:46  %xor_ln786 = xor i1 %or_ln786, true

]]></Node>
<StgValue><ssdm name="xor_ln786"/></StgValue>
</operation>

<operation id="557" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:47  %and_ln786_1 = and i1 %tmp_64, %xor_ln786

]]></Node>
<StgValue><ssdm name="and_ln786_1"/></StgValue>
</operation>

<operation id="558" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:48  %or_ln340 = or i1 %and_ln786_1, %and_ln785

]]></Node>
<StgValue><ssdm name="or_ln340"/></StgValue>
</operation>

<operation id="559" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:49  %or_ln340_2 = or i1 %and_ln786, %xor_ln785_1

]]></Node>
<StgValue><ssdm name="or_ln340_2"/></StgValue>
</operation>

<operation id="560" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:50  %or_ln340_1 = or i1 %or_ln340_2, %and_ln781

]]></Node>
<StgValue><ssdm name="or_ln340_1"/></StgValue>
</operation>

<operation id="561" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:51  %select_ln340 = select i1 %or_ln340, i16 32767, i16 %add_ln415

]]></Node>
<StgValue><ssdm name="select_ln340"/></StgValue>
</operation>

<operation id="562" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:52  %select_ln388 = select i1 %and_ln786_1, i16 -32768, i16 %add_ln415

]]></Node>
<StgValue><ssdm name="select_ln388"/></StgValue>
</operation>

<operation id="563" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:53  %select_ln340_128 = select i1 %or_ln340_1, i16 %select_ln340, i16 %select_ln388

]]></Node>
<StgValue><ssdm name="select_ln340_128"/></StgValue>
</operation>

<operation id="564" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:54  %sext_ln703 = sext i16 %buff_out_0_V_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="565" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:55  %sext_ln703_1 = sext i16 %select_ln340_128 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_1"/></StgValue>
</operation>

<operation id="566" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:56  %add_ln1192 = add nsw i17 %sext_ln703, %sext_ln703_1

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="567" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:57  %tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="568" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:58  %add_ln703 = add i16 %select_ln340_128, %buff_out_0_V_load

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="569" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:59  %tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="570" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:76  %tmp_73 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_1, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="571" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:78  %zext_ln415_1 = zext i1 %tmp_74 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_1"/></StgValue>
</operation>

<operation id="572" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:79  %add_ln415_1 = add i16 %zext_ln415_1, %trunc_ln708_1

]]></Node>
<StgValue><ssdm name="add_ln415_1"/></StgValue>
</operation>

<operation id="573" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:80  %tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="574" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:81  %xor_ln416_1 = xor i1 %tmp_75, true

]]></Node>
<StgValue><ssdm name="xor_ln416_1"/></StgValue>
</operation>

<operation id="575" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:82  %and_ln416_1 = and i1 %tmp_73, %xor_ln416_1

]]></Node>
<StgValue><ssdm name="and_ln416_1"/></StgValue>
</operation>

<operation id="576" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:83  %tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="577" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:85  %icmp_ln879_2 = icmp eq i5 %p_Result_3_0_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_2"/></StgValue>
</operation>

<operation id="578" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:87  %icmp_ln879_3 = icmp eq i6 %p_Result_4_0_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_3"/></StgValue>
</operation>

<operation id="579" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:88  %icmp_ln768_1 = icmp eq i6 %p_Result_4_0_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_1"/></StgValue>
</operation>

<operation id="580" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:89  %select_ln777_1 = select i1 %and_ln416_1, i1 %icmp_ln879_3, i1 %icmp_ln768_1

]]></Node>
<StgValue><ssdm name="select_ln777_1"/></StgValue>
</operation>

<operation id="581" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:90  %tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_1, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="582" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:91  %xor_ln779_1 = xor i1 %tmp_77, true

]]></Node>
<StgValue><ssdm name="xor_ln779_1"/></StgValue>
</operation>

<operation id="583" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:92  %and_ln779_1 = and i1 %icmp_ln879_2, %xor_ln779_1

]]></Node>
<StgValue><ssdm name="and_ln779_1"/></StgValue>
</operation>

<operation id="584" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:93  %select_ln416_1 = select i1 %and_ln416_1, i1 %and_ln779_1, i1 %icmp_ln879_3

]]></Node>
<StgValue><ssdm name="select_ln416_1"/></StgValue>
</operation>

<operation id="585" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:94  %and_ln781_1 = and i1 %and_ln416_1, %icmp_ln879_3

]]></Node>
<StgValue><ssdm name="and_ln781_1"/></StgValue>
</operation>

<operation id="586" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:95  %xor_ln785_2 = xor i1 %select_ln777_1, true

]]></Node>
<StgValue><ssdm name="xor_ln785_2"/></StgValue>
</operation>

<operation id="587" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:96  %or_ln785_1 = or i1 %tmp_76, %xor_ln785_2

]]></Node>
<StgValue><ssdm name="or_ln785_1"/></StgValue>
</operation>

<operation id="588" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:97  %xor_ln785_3 = xor i1 %tmp_72, true

]]></Node>
<StgValue><ssdm name="xor_ln785_3"/></StgValue>
</operation>

<operation id="589" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:98  %and_ln785_1 = and i1 %or_ln785_1, %xor_ln785_3

]]></Node>
<StgValue><ssdm name="and_ln785_1"/></StgValue>
</operation>

<operation id="590" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:99  %and_ln786_3 = and i1 %tmp_76, %select_ln416_1

]]></Node>
<StgValue><ssdm name="and_ln786_3"/></StgValue>
</operation>

<operation id="591" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:100  %or_ln786_1 = or i1 %and_ln781_1, %and_ln786_3

]]></Node>
<StgValue><ssdm name="or_ln786_1"/></StgValue>
</operation>

<operation id="592" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:101  %xor_ln786_2 = xor i1 %or_ln786_1, true

]]></Node>
<StgValue><ssdm name="xor_ln786_2"/></StgValue>
</operation>

<operation id="593" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:102  %and_ln786_4 = and i1 %tmp_72, %xor_ln786_2

]]></Node>
<StgValue><ssdm name="and_ln786_4"/></StgValue>
</operation>

<operation id="594" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:103  %or_ln340_4 = or i1 %and_ln786_4, %and_ln785_1

]]></Node>
<StgValue><ssdm name="or_ln340_4"/></StgValue>
</operation>

<operation id="595" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:104  %or_ln340_5 = or i1 %and_ln786_3, %xor_ln785_3

]]></Node>
<StgValue><ssdm name="or_ln340_5"/></StgValue>
</operation>

<operation id="596" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:105  %or_ln340_6 = or i1 %or_ln340_5, %and_ln781_1

]]></Node>
<StgValue><ssdm name="or_ln340_6"/></StgValue>
</operation>

<operation id="597" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:106  %select_ln340_2 = select i1 %or_ln340_4, i16 32767, i16 %add_ln415_1

]]></Node>
<StgValue><ssdm name="select_ln340_2"/></StgValue>
</operation>

<operation id="598" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:107  %select_ln388_2 = select i1 %and_ln786_4, i16 -32768, i16 %add_ln415_1

]]></Node>
<StgValue><ssdm name="select_ln388_2"/></StgValue>
</operation>

<operation id="599" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:108  %select_ln340_130 = select i1 %or_ln340_6, i16 %select_ln340_2, i16 %select_ln388_2

]]></Node>
<StgValue><ssdm name="select_ln340_130"/></StgValue>
</operation>

<operation id="600" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:123  %tmp_8 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_0_2_0_V_r_2, i16 %wt_buff_0_2_1_V_r_2, i16 %wt_buff_0_2_2_V_r_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="601" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:124  %sext_ln1116_2 = sext i16 %tmp_8 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_2"/></StgValue>
</operation>

<operation id="602" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:127  %sext_ln1118_2 = sext i16 %buff_in_2_V_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="603" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:128  %mul_ln1118_2 = mul nsw i32 %sext_ln1118_2, %sext_ln1116_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="604" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:129  %tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="605" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:130  %trunc_ln708_2 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_2, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="606" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:132  %tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_2, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="607" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:139  %p_Result_3_0_2 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_2, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_0_2"/></StgValue>
</operation>

<operation id="608" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:140  %icmp_ln879_4 = icmp eq i5 %p_Result_3_0_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_4"/></StgValue>
</operation>

<operation id="609" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:141  %p_Result_4_0_2 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_2, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_0_2"/></StgValue>
</operation>

<operation id="610" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:142  %icmp_ln879_5 = icmp eq i6 %p_Result_4_0_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_5"/></StgValue>
</operation>

<operation id="611" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:143  %icmp_ln768_2 = icmp eq i6 %p_Result_4_0_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_2"/></StgValue>
</operation>

<operation id="612" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:178  %tmp_9 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_0_3_0_V_r_2, i16 %wt_buff_0_3_1_V_r_2, i16 %wt_buff_0_3_2_V_r_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="613" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:179  %sext_ln1116_3 = sext i16 %tmp_9 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_3"/></StgValue>
</operation>

<operation id="614" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:182  %sext_ln1118_3 = sext i16 %buff_in_3_V_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="615" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:183  %mul_ln1118_3 = mul nsw i32 %sext_ln1118_3, %sext_ln1116_3

]]></Node>
<StgValue><ssdm name="mul_ln1118_3"/></StgValue>
</operation>

<operation id="616" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:184  %tmp_88 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="617" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:185  %trunc_ln708_3 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_3, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3"/></StgValue>
</operation>

<operation id="618" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:187  %tmp_90 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_3, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="619" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:194  %p_Result_3_0_3 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_3, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_0_3"/></StgValue>
</operation>

<operation id="620" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:195  %icmp_ln879_6 = icmp eq i5 %p_Result_3_0_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_6"/></StgValue>
</operation>

<operation id="621" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:196  %p_Result_4_0_3 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_3, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_0_3"/></StgValue>
</operation>

<operation id="622" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:197  %icmp_ln879_7 = icmp eq i6 %p_Result_4_0_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_7"/></StgValue>
</operation>

<operation id="623" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:198  %icmp_ln768_3 = icmp eq i6 %p_Result_4_0_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_3"/></StgValue>
</operation>

<operation id="624" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:241  %tmp_97 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_4, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="625" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:243  %zext_ln415_4 = zext i1 %tmp_98 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_4"/></StgValue>
</operation>

<operation id="626" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:244  %add_ln415_4 = add i16 %zext_ln415_4, %trunc_ln708_4

]]></Node>
<StgValue><ssdm name="add_ln415_4"/></StgValue>
</operation>

<operation id="627" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:245  %tmp_99 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="628" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:246  %xor_ln416_4 = xor i1 %tmp_99, true

]]></Node>
<StgValue><ssdm name="xor_ln416_4"/></StgValue>
</operation>

<operation id="629" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:247  %and_ln416_4 = and i1 %tmp_97, %xor_ln416_4

]]></Node>
<StgValue><ssdm name="and_ln416_4"/></StgValue>
</operation>

<operation id="630" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:248  %tmp_100 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="631" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:250  %icmp_ln879_8 = icmp eq i5 %p_Result_3_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_8"/></StgValue>
</operation>

<operation id="632" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:252  %icmp_ln879_9 = icmp eq i6 %p_Result_4_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_9"/></StgValue>
</operation>

<operation id="633" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:253  %icmp_ln768_4 = icmp eq i6 %p_Result_4_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_4"/></StgValue>
</operation>

<operation id="634" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:254  %select_ln777_4 = select i1 %and_ln416_4, i1 %icmp_ln879_9, i1 %icmp_ln768_4

]]></Node>
<StgValue><ssdm name="select_ln777_4"/></StgValue>
</operation>

<operation id="635" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:255  %tmp_101 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_4, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="636" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:256  %xor_ln779_4 = xor i1 %tmp_101, true

]]></Node>
<StgValue><ssdm name="xor_ln779_4"/></StgValue>
</operation>

<operation id="637" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:257  %and_ln779_4 = and i1 %icmp_ln879_8, %xor_ln779_4

]]></Node>
<StgValue><ssdm name="and_ln779_4"/></StgValue>
</operation>

<operation id="638" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:258  %select_ln416_4 = select i1 %and_ln416_4, i1 %and_ln779_4, i1 %icmp_ln879_9

]]></Node>
<StgValue><ssdm name="select_ln416_4"/></StgValue>
</operation>

<operation id="639" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:259  %and_ln781_4 = and i1 %and_ln416_4, %icmp_ln879_9

]]></Node>
<StgValue><ssdm name="and_ln781_4"/></StgValue>
</operation>

<operation id="640" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:260  %xor_ln785_8 = xor i1 %select_ln777_4, true

]]></Node>
<StgValue><ssdm name="xor_ln785_8"/></StgValue>
</operation>

<operation id="641" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:261  %or_ln785_4 = or i1 %tmp_100, %xor_ln785_8

]]></Node>
<StgValue><ssdm name="or_ln785_4"/></StgValue>
</operation>

<operation id="642" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:262  %xor_ln785_9 = xor i1 %tmp_96, true

]]></Node>
<StgValue><ssdm name="xor_ln785_9"/></StgValue>
</operation>

<operation id="643" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:263  %and_ln785_4 = and i1 %or_ln785_4, %xor_ln785_9

]]></Node>
<StgValue><ssdm name="and_ln785_4"/></StgValue>
</operation>

<operation id="644" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:264  %and_ln786_12 = and i1 %tmp_100, %select_ln416_4

]]></Node>
<StgValue><ssdm name="and_ln786_12"/></StgValue>
</operation>

<operation id="645" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:265  %or_ln786_4 = or i1 %and_ln781_4, %and_ln786_12

]]></Node>
<StgValue><ssdm name="or_ln786_4"/></StgValue>
</operation>

<operation id="646" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:266  %xor_ln786_8 = xor i1 %or_ln786_4, true

]]></Node>
<StgValue><ssdm name="xor_ln786_8"/></StgValue>
</operation>

<operation id="647" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:267  %and_ln786_13 = and i1 %tmp_96, %xor_ln786_8

]]></Node>
<StgValue><ssdm name="and_ln786_13"/></StgValue>
</operation>

<operation id="648" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:268  %or_ln340_16 = or i1 %and_ln786_13, %and_ln785_4

]]></Node>
<StgValue><ssdm name="or_ln340_16"/></StgValue>
</operation>

<operation id="649" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:269  %or_ln340_17 = or i1 %and_ln786_12, %xor_ln785_9

]]></Node>
<StgValue><ssdm name="or_ln340_17"/></StgValue>
</operation>

<operation id="650" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:270  %or_ln340_18 = or i1 %or_ln340_17, %and_ln781_4

]]></Node>
<StgValue><ssdm name="or_ln340_18"/></StgValue>
</operation>

<operation id="651" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:271  %select_ln340_8 = select i1 %or_ln340_16, i16 32767, i16 %add_ln415_4

]]></Node>
<StgValue><ssdm name="select_ln340_8"/></StgValue>
</operation>

<operation id="652" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:272  %select_ln388_8 = select i1 %and_ln786_13, i16 -32768, i16 %add_ln415_4

]]></Node>
<StgValue><ssdm name="select_ln388_8"/></StgValue>
</operation>

<operation id="653" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:273  %select_ln340_136 = select i1 %or_ln340_18, i16 %select_ln340_8, i16 %select_ln388_8

]]></Node>
<StgValue><ssdm name="select_ln340_136"/></StgValue>
</operation>

<operation id="654" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:274  %sext_ln703_8 = sext i16 %buff_out_1_V_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_8"/></StgValue>
</operation>

<operation id="655" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:275  %sext_ln703_9 = sext i16 %select_ln340_136 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_9"/></StgValue>
</operation>

<operation id="656" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:276  %add_ln1192_4 = add nsw i17 %sext_ln703_8, %sext_ln703_9

]]></Node>
<StgValue><ssdm name="add_ln1192_4"/></StgValue>
</operation>

<operation id="657" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:277  %tmp_102 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_4, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="658" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:278  %add_ln703_4 = add i16 %select_ln340_136, %buff_out_1_V_load

]]></Node>
<StgValue><ssdm name="add_ln703_4"/></StgValue>
</operation>

<operation id="659" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:279  %tmp_103 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="660" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:293  %tmp_105 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_5, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="661" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:295  %zext_ln415_5 = zext i1 %tmp_106 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_5"/></StgValue>
</operation>

<operation id="662" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:296  %add_ln415_5 = add i16 %zext_ln415_5, %trunc_ln708_5

]]></Node>
<StgValue><ssdm name="add_ln415_5"/></StgValue>
</operation>

<operation id="663" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:297  %tmp_107 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_5, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="664" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:298  %xor_ln416_5 = xor i1 %tmp_107, true

]]></Node>
<StgValue><ssdm name="xor_ln416_5"/></StgValue>
</operation>

<operation id="665" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:299  %and_ln416_5 = and i1 %tmp_105, %xor_ln416_5

]]></Node>
<StgValue><ssdm name="and_ln416_5"/></StgValue>
</operation>

<operation id="666" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:300  %tmp_108 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_5, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="667" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:302  %icmp_ln879_10 = icmp eq i5 %p_Result_3_1_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_10"/></StgValue>
</operation>

<operation id="668" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:304  %icmp_ln879_11 = icmp eq i6 %p_Result_4_1_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_11"/></StgValue>
</operation>

<operation id="669" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:305  %icmp_ln768_5 = icmp eq i6 %p_Result_4_1_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_5"/></StgValue>
</operation>

<operation id="670" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:306  %select_ln777_5 = select i1 %and_ln416_5, i1 %icmp_ln879_11, i1 %icmp_ln768_5

]]></Node>
<StgValue><ssdm name="select_ln777_5"/></StgValue>
</operation>

<operation id="671" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:307  %tmp_109 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_5, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="672" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:308  %xor_ln779_5 = xor i1 %tmp_109, true

]]></Node>
<StgValue><ssdm name="xor_ln779_5"/></StgValue>
</operation>

<operation id="673" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:309  %and_ln779_5 = and i1 %icmp_ln879_10, %xor_ln779_5

]]></Node>
<StgValue><ssdm name="and_ln779_5"/></StgValue>
</operation>

<operation id="674" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:310  %select_ln416_5 = select i1 %and_ln416_5, i1 %and_ln779_5, i1 %icmp_ln879_11

]]></Node>
<StgValue><ssdm name="select_ln416_5"/></StgValue>
</operation>

<operation id="675" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:311  %and_ln781_5 = and i1 %and_ln416_5, %icmp_ln879_11

]]></Node>
<StgValue><ssdm name="and_ln781_5"/></StgValue>
</operation>

<operation id="676" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:312  %xor_ln785_10 = xor i1 %select_ln777_5, true

]]></Node>
<StgValue><ssdm name="xor_ln785_10"/></StgValue>
</operation>

<operation id="677" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:313  %or_ln785_5 = or i1 %tmp_108, %xor_ln785_10

]]></Node>
<StgValue><ssdm name="or_ln785_5"/></StgValue>
</operation>

<operation id="678" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:314  %xor_ln785_11 = xor i1 %tmp_104, true

]]></Node>
<StgValue><ssdm name="xor_ln785_11"/></StgValue>
</operation>

<operation id="679" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:315  %and_ln785_5 = and i1 %or_ln785_5, %xor_ln785_11

]]></Node>
<StgValue><ssdm name="and_ln785_5"/></StgValue>
</operation>

<operation id="680" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:316  %and_ln786_15 = and i1 %tmp_108, %select_ln416_5

]]></Node>
<StgValue><ssdm name="and_ln786_15"/></StgValue>
</operation>

<operation id="681" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:317  %or_ln786_5 = or i1 %and_ln781_5, %and_ln786_15

]]></Node>
<StgValue><ssdm name="or_ln786_5"/></StgValue>
</operation>

<operation id="682" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:318  %xor_ln786_10 = xor i1 %or_ln786_5, true

]]></Node>
<StgValue><ssdm name="xor_ln786_10"/></StgValue>
</operation>

<operation id="683" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:319  %and_ln786_16 = and i1 %tmp_104, %xor_ln786_10

]]></Node>
<StgValue><ssdm name="and_ln786_16"/></StgValue>
</operation>

<operation id="684" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:320  %or_ln340_20 = or i1 %and_ln786_16, %and_ln785_5

]]></Node>
<StgValue><ssdm name="or_ln340_20"/></StgValue>
</operation>

<operation id="685" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:321  %or_ln340_21 = or i1 %and_ln786_15, %xor_ln785_11

]]></Node>
<StgValue><ssdm name="or_ln340_21"/></StgValue>
</operation>

<operation id="686" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:322  %or_ln340_22 = or i1 %or_ln340_21, %and_ln781_5

]]></Node>
<StgValue><ssdm name="or_ln340_22"/></StgValue>
</operation>

<operation id="687" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:323  %select_ln340_10 = select i1 %or_ln340_20, i16 32767, i16 %add_ln415_5

]]></Node>
<StgValue><ssdm name="select_ln340_10"/></StgValue>
</operation>

<operation id="688" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:324  %select_ln388_10 = select i1 %and_ln786_16, i16 -32768, i16 %add_ln415_5

]]></Node>
<StgValue><ssdm name="select_ln388_10"/></StgValue>
</operation>

<operation id="689" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:325  %select_ln340_138 = select i1 %or_ln340_22, i16 %select_ln340_10, i16 %select_ln388_10

]]></Node>
<StgValue><ssdm name="select_ln340_138"/></StgValue>
</operation>

<operation id="690" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:340  %tmp_2 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_1_2_0_V_r_2, i16 %wt_buff_1_2_1_V_r_2, i16 %wt_buff_1_2_2_V_r_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="691" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:341  %sext_ln1116_6 = sext i16 %tmp_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_6"/></StgValue>
</operation>

<operation id="692" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:342  %mul_ln1118_6 = mul nsw i32 %sext_ln1118_2, %sext_ln1116_6

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="693" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:343  %tmp_112 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_6, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="694" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:344  %trunc_ln708_6 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_6, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_6"/></StgValue>
</operation>

<operation id="695" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:346  %tmp_114 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_6, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="696" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:353  %p_Result_3_1_2 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_6, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_1_2"/></StgValue>
</operation>

<operation id="697" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:354  %icmp_ln879_12 = icmp eq i5 %p_Result_3_1_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_12"/></StgValue>
</operation>

<operation id="698" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:355  %p_Result_4_1_2 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_6, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_1_2"/></StgValue>
</operation>

<operation id="699" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:356  %icmp_ln879_13 = icmp eq i6 %p_Result_4_1_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_13"/></StgValue>
</operation>

<operation id="700" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:357  %icmp_ln768_6 = icmp eq i6 %p_Result_4_1_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_6"/></StgValue>
</operation>

<operation id="701" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:392  %tmp_3 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_1_3_0_V_r_2, i16 %wt_buff_1_3_1_V_r_2, i16 %wt_buff_1_3_2_V_r_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="702" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:393  %sext_ln1116_7 = sext i16 %tmp_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_7"/></StgValue>
</operation>

<operation id="703" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:394  %mul_ln1118_7 = mul nsw i32 %sext_ln1118_3, %sext_ln1116_7

]]></Node>
<StgValue><ssdm name="mul_ln1118_7"/></StgValue>
</operation>

<operation id="704" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:395  %tmp_120 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_7, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="705" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:396  %trunc_ln708_7 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_7, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_7"/></StgValue>
</operation>

<operation id="706" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:398  %tmp_122 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_7, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="707" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:405  %p_Result_3_1_3 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_7, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_1_3"/></StgValue>
</operation>

<operation id="708" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:406  %icmp_ln879_14 = icmp eq i5 %p_Result_3_1_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_14"/></StgValue>
</operation>

<operation id="709" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:407  %p_Result_4_1_3 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_7, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_1_3"/></StgValue>
</operation>

<operation id="710" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:408  %icmp_ln879_15 = icmp eq i6 %p_Result_4_1_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_15"/></StgValue>
</operation>

<operation id="711" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:409  %icmp_ln768_7 = icmp eq i6 %p_Result_4_1_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_7"/></StgValue>
</operation>

<operation id="712" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:452  %tmp_129 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_8, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="713" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:454  %zext_ln415_8 = zext i1 %tmp_130 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_8"/></StgValue>
</operation>

<operation id="714" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:455  %add_ln415_8 = add i16 %zext_ln415_8, %trunc_ln708_8

]]></Node>
<StgValue><ssdm name="add_ln415_8"/></StgValue>
</operation>

<operation id="715" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:456  %tmp_131 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="716" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:457  %xor_ln416_8 = xor i1 %tmp_131, true

]]></Node>
<StgValue><ssdm name="xor_ln416_8"/></StgValue>
</operation>

<operation id="717" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:458  %and_ln416_8 = and i1 %tmp_129, %xor_ln416_8

]]></Node>
<StgValue><ssdm name="and_ln416_8"/></StgValue>
</operation>

<operation id="718" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:459  %tmp_132 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="719" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:461  %icmp_ln879_16 = icmp eq i5 %p_Result_3_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_16"/></StgValue>
</operation>

<operation id="720" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:463  %icmp_ln879_17 = icmp eq i6 %p_Result_4_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_17"/></StgValue>
</operation>

<operation id="721" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:464  %icmp_ln768_8 = icmp eq i6 %p_Result_4_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_8"/></StgValue>
</operation>

<operation id="722" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:465  %select_ln777_8 = select i1 %and_ln416_8, i1 %icmp_ln879_17, i1 %icmp_ln768_8

]]></Node>
<StgValue><ssdm name="select_ln777_8"/></StgValue>
</operation>

<operation id="723" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:466  %tmp_133 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_8, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="724" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:467  %xor_ln779_8 = xor i1 %tmp_133, true

]]></Node>
<StgValue><ssdm name="xor_ln779_8"/></StgValue>
</operation>

<operation id="725" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:468  %and_ln779_8 = and i1 %icmp_ln879_16, %xor_ln779_8

]]></Node>
<StgValue><ssdm name="and_ln779_8"/></StgValue>
</operation>

<operation id="726" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:469  %select_ln416_8 = select i1 %and_ln416_8, i1 %and_ln779_8, i1 %icmp_ln879_17

]]></Node>
<StgValue><ssdm name="select_ln416_8"/></StgValue>
</operation>

<operation id="727" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:470  %and_ln781_8 = and i1 %and_ln416_8, %icmp_ln879_17

]]></Node>
<StgValue><ssdm name="and_ln781_8"/></StgValue>
</operation>

<operation id="728" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:471  %xor_ln785_16 = xor i1 %select_ln777_8, true

]]></Node>
<StgValue><ssdm name="xor_ln785_16"/></StgValue>
</operation>

<operation id="729" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:472  %or_ln785_8 = or i1 %tmp_132, %xor_ln785_16

]]></Node>
<StgValue><ssdm name="or_ln785_8"/></StgValue>
</operation>

<operation id="730" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:473  %xor_ln785_17 = xor i1 %tmp_128, true

]]></Node>
<StgValue><ssdm name="xor_ln785_17"/></StgValue>
</operation>

<operation id="731" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:474  %and_ln785_8 = and i1 %or_ln785_8, %xor_ln785_17

]]></Node>
<StgValue><ssdm name="and_ln785_8"/></StgValue>
</operation>

<operation id="732" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:475  %and_ln786_24 = and i1 %tmp_132, %select_ln416_8

]]></Node>
<StgValue><ssdm name="and_ln786_24"/></StgValue>
</operation>

<operation id="733" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:476  %or_ln786_8 = or i1 %and_ln781_8, %and_ln786_24

]]></Node>
<StgValue><ssdm name="or_ln786_8"/></StgValue>
</operation>

<operation id="734" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:477  %xor_ln786_16 = xor i1 %or_ln786_8, true

]]></Node>
<StgValue><ssdm name="xor_ln786_16"/></StgValue>
</operation>

<operation id="735" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:478  %and_ln786_25 = and i1 %tmp_128, %xor_ln786_16

]]></Node>
<StgValue><ssdm name="and_ln786_25"/></StgValue>
</operation>

<operation id="736" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:479  %or_ln340_32 = or i1 %and_ln786_25, %and_ln785_8

]]></Node>
<StgValue><ssdm name="or_ln340_32"/></StgValue>
</operation>

<operation id="737" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:480  %or_ln340_33 = or i1 %and_ln786_24, %xor_ln785_17

]]></Node>
<StgValue><ssdm name="or_ln340_33"/></StgValue>
</operation>

<operation id="738" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:481  %or_ln340_34 = or i1 %or_ln340_33, %and_ln781_8

]]></Node>
<StgValue><ssdm name="or_ln340_34"/></StgValue>
</operation>

<operation id="739" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:482  %select_ln340_16 = select i1 %or_ln340_32, i16 32767, i16 %add_ln415_8

]]></Node>
<StgValue><ssdm name="select_ln340_16"/></StgValue>
</operation>

<operation id="740" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:483  %select_ln388_16 = select i1 %and_ln786_25, i16 -32768, i16 %add_ln415_8

]]></Node>
<StgValue><ssdm name="select_ln388_16"/></StgValue>
</operation>

<operation id="741" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:484  %select_ln340_144 = select i1 %or_ln340_34, i16 %select_ln340_16, i16 %select_ln388_16

]]></Node>
<StgValue><ssdm name="select_ln340_144"/></StgValue>
</operation>

<operation id="742" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:485  %sext_ln703_16 = sext i16 %buff_out_2_V_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_16"/></StgValue>
</operation>

<operation id="743" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:486  %sext_ln703_17 = sext i16 %select_ln340_144 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_17"/></StgValue>
</operation>

<operation id="744" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:487  %add_ln1192_8 = add nsw i17 %sext_ln703_16, %sext_ln703_17

]]></Node>
<StgValue><ssdm name="add_ln1192_8"/></StgValue>
</operation>

<operation id="745" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:488  %tmp_134 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_8, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="746" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:489  %add_ln703_8 = add i16 %select_ln340_144, %buff_out_2_V_load

]]></Node>
<StgValue><ssdm name="add_ln703_8"/></StgValue>
</operation>

<operation id="747" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:490  %tmp_135 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="748" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:504  %tmp_137 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_9, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="749" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:506  %zext_ln415_9 = zext i1 %tmp_138 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_9"/></StgValue>
</operation>

<operation id="750" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:507  %add_ln415_9 = add i16 %zext_ln415_9, %trunc_ln708_9

]]></Node>
<StgValue><ssdm name="add_ln415_9"/></StgValue>
</operation>

<operation id="751" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:508  %tmp_139 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_9, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="752" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:509  %xor_ln416_9 = xor i1 %tmp_139, true

]]></Node>
<StgValue><ssdm name="xor_ln416_9"/></StgValue>
</operation>

<operation id="753" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:510  %and_ln416_9 = and i1 %tmp_137, %xor_ln416_9

]]></Node>
<StgValue><ssdm name="and_ln416_9"/></StgValue>
</operation>

<operation id="754" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:511  %tmp_140 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_9, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="755" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:513  %icmp_ln879_18 = icmp eq i5 %p_Result_3_2_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_18"/></StgValue>
</operation>

<operation id="756" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:515  %icmp_ln879_19 = icmp eq i6 %p_Result_4_2_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_19"/></StgValue>
</operation>

<operation id="757" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:516  %icmp_ln768_9 = icmp eq i6 %p_Result_4_2_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_9"/></StgValue>
</operation>

<operation id="758" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:517  %select_ln777_9 = select i1 %and_ln416_9, i1 %icmp_ln879_19, i1 %icmp_ln768_9

]]></Node>
<StgValue><ssdm name="select_ln777_9"/></StgValue>
</operation>

<operation id="759" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:518  %tmp_141 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_9, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="760" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:519  %xor_ln779_9 = xor i1 %tmp_141, true

]]></Node>
<StgValue><ssdm name="xor_ln779_9"/></StgValue>
</operation>

<operation id="761" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:520  %and_ln779_9 = and i1 %icmp_ln879_18, %xor_ln779_9

]]></Node>
<StgValue><ssdm name="and_ln779_9"/></StgValue>
</operation>

<operation id="762" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:521  %select_ln416_9 = select i1 %and_ln416_9, i1 %and_ln779_9, i1 %icmp_ln879_19

]]></Node>
<StgValue><ssdm name="select_ln416_9"/></StgValue>
</operation>

<operation id="763" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:522  %and_ln781_9 = and i1 %and_ln416_9, %icmp_ln879_19

]]></Node>
<StgValue><ssdm name="and_ln781_9"/></StgValue>
</operation>

<operation id="764" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:523  %xor_ln785_18 = xor i1 %select_ln777_9, true

]]></Node>
<StgValue><ssdm name="xor_ln785_18"/></StgValue>
</operation>

<operation id="765" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:524  %or_ln785_9 = or i1 %tmp_140, %xor_ln785_18

]]></Node>
<StgValue><ssdm name="or_ln785_9"/></StgValue>
</operation>

<operation id="766" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:525  %xor_ln785_19 = xor i1 %tmp_136, true

]]></Node>
<StgValue><ssdm name="xor_ln785_19"/></StgValue>
</operation>

<operation id="767" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:526  %and_ln785_9 = and i1 %or_ln785_9, %xor_ln785_19

]]></Node>
<StgValue><ssdm name="and_ln785_9"/></StgValue>
</operation>

<operation id="768" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:527  %and_ln786_27 = and i1 %tmp_140, %select_ln416_9

]]></Node>
<StgValue><ssdm name="and_ln786_27"/></StgValue>
</operation>

<operation id="769" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:528  %or_ln786_9 = or i1 %and_ln781_9, %and_ln786_27

]]></Node>
<StgValue><ssdm name="or_ln786_9"/></StgValue>
</operation>

<operation id="770" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:529  %xor_ln786_18 = xor i1 %or_ln786_9, true

]]></Node>
<StgValue><ssdm name="xor_ln786_18"/></StgValue>
</operation>

<operation id="771" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:530  %and_ln786_28 = and i1 %tmp_136, %xor_ln786_18

]]></Node>
<StgValue><ssdm name="and_ln786_28"/></StgValue>
</operation>

<operation id="772" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:531  %or_ln340_36 = or i1 %and_ln786_28, %and_ln785_9

]]></Node>
<StgValue><ssdm name="or_ln340_36"/></StgValue>
</operation>

<operation id="773" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:532  %or_ln340_37 = or i1 %and_ln786_27, %xor_ln785_19

]]></Node>
<StgValue><ssdm name="or_ln340_37"/></StgValue>
</operation>

<operation id="774" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:533  %or_ln340_38 = or i1 %or_ln340_37, %and_ln781_9

]]></Node>
<StgValue><ssdm name="or_ln340_38"/></StgValue>
</operation>

<operation id="775" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:534  %select_ln340_18 = select i1 %or_ln340_36, i16 32767, i16 %add_ln415_9

]]></Node>
<StgValue><ssdm name="select_ln340_18"/></StgValue>
</operation>

<operation id="776" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:535  %select_ln388_18 = select i1 %and_ln786_28, i16 -32768, i16 %add_ln415_9

]]></Node>
<StgValue><ssdm name="select_ln388_18"/></StgValue>
</operation>

<operation id="777" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:536  %select_ln340_146 = select i1 %or_ln340_38, i16 %select_ln340_18, i16 %select_ln388_18

]]></Node>
<StgValue><ssdm name="select_ln340_146"/></StgValue>
</operation>

<operation id="778" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:551  %tmp_10 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_2_2_0_V_r_2, i16 %wt_buff_2_2_1_V_r_2, i16 %wt_buff_2_2_2_V_r_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="779" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:552  %sext_ln1116_10 = sext i16 %tmp_10 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_10"/></StgValue>
</operation>

<operation id="780" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:553  %mul_ln1118_10 = mul nsw i32 %sext_ln1118_2, %sext_ln1116_10

]]></Node>
<StgValue><ssdm name="mul_ln1118_10"/></StgValue>
</operation>

<operation id="781" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:554  %tmp_144 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="782" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:555  %trunc_ln708_s = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_10, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="783" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:557  %tmp_146 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_10, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="784" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:564  %p_Result_3_2_2 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_10, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_2_2"/></StgValue>
</operation>

<operation id="785" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:565  %icmp_ln879_20 = icmp eq i5 %p_Result_3_2_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_20"/></StgValue>
</operation>

<operation id="786" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:566  %p_Result_4_2_2 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_10, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_2_2"/></StgValue>
</operation>

<operation id="787" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:567  %icmp_ln879_21 = icmp eq i6 %p_Result_4_2_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_21"/></StgValue>
</operation>

<operation id="788" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:568  %icmp_ln768_10 = icmp eq i6 %p_Result_4_2_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_10"/></StgValue>
</operation>

<operation id="789" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:603  %tmp_11 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_2_3_0_V_r_2, i16 %wt_buff_2_3_1_V_r_2, i16 %wt_buff_2_3_2_V_r_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="790" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:604  %sext_ln1116_11 = sext i16 %tmp_11 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_11"/></StgValue>
</operation>

<operation id="791" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:605  %mul_ln1118_11 = mul nsw i32 %sext_ln1118_3, %sext_ln1116_11

]]></Node>
<StgValue><ssdm name="mul_ln1118_11"/></StgValue>
</operation>

<operation id="792" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:606  %tmp_152 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_11, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="793" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:607  %trunc_ln708_10 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_11, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_10"/></StgValue>
</operation>

<operation id="794" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:609  %tmp_154 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_11, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="795" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:616  %p_Result_3_2_3 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_11, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_2_3"/></StgValue>
</operation>

<operation id="796" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:617  %icmp_ln879_22 = icmp eq i5 %p_Result_3_2_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_22"/></StgValue>
</operation>

<operation id="797" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:618  %p_Result_4_2_3 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_11, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_2_3"/></StgValue>
</operation>

<operation id="798" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:619  %icmp_ln879_23 = icmp eq i6 %p_Result_4_2_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_23"/></StgValue>
</operation>

<operation id="799" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:620  %icmp_ln768_11 = icmp eq i6 %p_Result_4_2_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_11"/></StgValue>
</operation>

<operation id="800" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:663  %tmp_161 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_12, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="801" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:665  %zext_ln415_12 = zext i1 %tmp_162 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_12"/></StgValue>
</operation>

<operation id="802" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:666  %add_ln415_12 = add i16 %zext_ln415_12, %trunc_ln708_11

]]></Node>
<StgValue><ssdm name="add_ln415_12"/></StgValue>
</operation>

<operation id="803" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:667  %tmp_163 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_12, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="804" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:668  %xor_ln416_12 = xor i1 %tmp_163, true

]]></Node>
<StgValue><ssdm name="xor_ln416_12"/></StgValue>
</operation>

<operation id="805" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:669  %and_ln416_12 = and i1 %tmp_161, %xor_ln416_12

]]></Node>
<StgValue><ssdm name="and_ln416_12"/></StgValue>
</operation>

<operation id="806" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:670  %tmp_164 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_12, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="807" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:672  %icmp_ln879_24 = icmp eq i5 %p_Result_3_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_24"/></StgValue>
</operation>

<operation id="808" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:674  %icmp_ln879_25 = icmp eq i6 %p_Result_4_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_25"/></StgValue>
</operation>

<operation id="809" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:675  %icmp_ln768_12 = icmp eq i6 %p_Result_4_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_12"/></StgValue>
</operation>

<operation id="810" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:676  %select_ln777_12 = select i1 %and_ln416_12, i1 %icmp_ln879_25, i1 %icmp_ln768_12

]]></Node>
<StgValue><ssdm name="select_ln777_12"/></StgValue>
</operation>

<operation id="811" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:677  %tmp_165 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_12, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="812" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:678  %xor_ln779_12 = xor i1 %tmp_165, true

]]></Node>
<StgValue><ssdm name="xor_ln779_12"/></StgValue>
</operation>

<operation id="813" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:679  %and_ln779_12 = and i1 %icmp_ln879_24, %xor_ln779_12

]]></Node>
<StgValue><ssdm name="and_ln779_12"/></StgValue>
</operation>

<operation id="814" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:680  %select_ln416_12 = select i1 %and_ln416_12, i1 %and_ln779_12, i1 %icmp_ln879_25

]]></Node>
<StgValue><ssdm name="select_ln416_12"/></StgValue>
</operation>

<operation id="815" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:681  %and_ln781_12 = and i1 %and_ln416_12, %icmp_ln879_25

]]></Node>
<StgValue><ssdm name="and_ln781_12"/></StgValue>
</operation>

<operation id="816" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:682  %xor_ln785_24 = xor i1 %select_ln777_12, true

]]></Node>
<StgValue><ssdm name="xor_ln785_24"/></StgValue>
</operation>

<operation id="817" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:683  %or_ln785_12 = or i1 %tmp_164, %xor_ln785_24

]]></Node>
<StgValue><ssdm name="or_ln785_12"/></StgValue>
</operation>

<operation id="818" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:684  %xor_ln785_25 = xor i1 %tmp_160, true

]]></Node>
<StgValue><ssdm name="xor_ln785_25"/></StgValue>
</operation>

<operation id="819" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:685  %and_ln785_12 = and i1 %or_ln785_12, %xor_ln785_25

]]></Node>
<StgValue><ssdm name="and_ln785_12"/></StgValue>
</operation>

<operation id="820" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:686  %and_ln786_36 = and i1 %tmp_164, %select_ln416_12

]]></Node>
<StgValue><ssdm name="and_ln786_36"/></StgValue>
</operation>

<operation id="821" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:687  %or_ln786_12 = or i1 %and_ln781_12, %and_ln786_36

]]></Node>
<StgValue><ssdm name="or_ln786_12"/></StgValue>
</operation>

<operation id="822" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:688  %xor_ln786_24 = xor i1 %or_ln786_12, true

]]></Node>
<StgValue><ssdm name="xor_ln786_24"/></StgValue>
</operation>

<operation id="823" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:689  %and_ln786_37 = and i1 %tmp_160, %xor_ln786_24

]]></Node>
<StgValue><ssdm name="and_ln786_37"/></StgValue>
</operation>

<operation id="824" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:690  %or_ln340_48 = or i1 %and_ln786_37, %and_ln785_12

]]></Node>
<StgValue><ssdm name="or_ln340_48"/></StgValue>
</operation>

<operation id="825" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:691  %or_ln340_49 = or i1 %and_ln786_36, %xor_ln785_25

]]></Node>
<StgValue><ssdm name="or_ln340_49"/></StgValue>
</operation>

<operation id="826" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:692  %or_ln340_50 = or i1 %or_ln340_49, %and_ln781_12

]]></Node>
<StgValue><ssdm name="or_ln340_50"/></StgValue>
</operation>

<operation id="827" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:693  %select_ln340_24 = select i1 %or_ln340_48, i16 32767, i16 %add_ln415_12

]]></Node>
<StgValue><ssdm name="select_ln340_24"/></StgValue>
</operation>

<operation id="828" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:694  %select_ln388_24 = select i1 %and_ln786_37, i16 -32768, i16 %add_ln415_12

]]></Node>
<StgValue><ssdm name="select_ln388_24"/></StgValue>
</operation>

<operation id="829" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:695  %select_ln340_152 = select i1 %or_ln340_50, i16 %select_ln340_24, i16 %select_ln388_24

]]></Node>
<StgValue><ssdm name="select_ln340_152"/></StgValue>
</operation>

<operation id="830" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:696  %sext_ln703_24 = sext i16 %buff_out_3_V_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_24"/></StgValue>
</operation>

<operation id="831" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:697  %sext_ln703_25 = sext i16 %select_ln340_152 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_25"/></StgValue>
</operation>

<operation id="832" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:698  %add_ln1192_12 = add nsw i17 %sext_ln703_24, %sext_ln703_25

]]></Node>
<StgValue><ssdm name="add_ln1192_12"/></StgValue>
</operation>

<operation id="833" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:699  %tmp_166 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_12, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="834" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:700  %add_ln703_12 = add i16 %select_ln340_152, %buff_out_3_V_load

]]></Node>
<StgValue><ssdm name="add_ln703_12"/></StgValue>
</operation>

<operation id="835" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:701  %tmp_167 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_12, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="836" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:715  %tmp_169 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_13, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="837" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:717  %zext_ln415_13 = zext i1 %tmp_170 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_13"/></StgValue>
</operation>

<operation id="838" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:718  %add_ln415_13 = add i16 %zext_ln415_13, %trunc_ln708_12

]]></Node>
<StgValue><ssdm name="add_ln415_13"/></StgValue>
</operation>

<operation id="839" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:719  %tmp_171 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_13, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="840" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:720  %xor_ln416_13 = xor i1 %tmp_171, true

]]></Node>
<StgValue><ssdm name="xor_ln416_13"/></StgValue>
</operation>

<operation id="841" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:721  %and_ln416_13 = and i1 %tmp_169, %xor_ln416_13

]]></Node>
<StgValue><ssdm name="and_ln416_13"/></StgValue>
</operation>

<operation id="842" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:722  %tmp_172 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_13, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="843" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:724  %icmp_ln879_26 = icmp eq i5 %p_Result_3_3_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_26"/></StgValue>
</operation>

<operation id="844" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:726  %icmp_ln879_27 = icmp eq i6 %p_Result_4_3_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_27"/></StgValue>
</operation>

<operation id="845" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:727  %icmp_ln768_13 = icmp eq i6 %p_Result_4_3_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_13"/></StgValue>
</operation>

<operation id="846" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:728  %select_ln777_13 = select i1 %and_ln416_13, i1 %icmp_ln879_27, i1 %icmp_ln768_13

]]></Node>
<StgValue><ssdm name="select_ln777_13"/></StgValue>
</operation>

<operation id="847" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:729  %tmp_173 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_13, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="848" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:730  %xor_ln779_13 = xor i1 %tmp_173, true

]]></Node>
<StgValue><ssdm name="xor_ln779_13"/></StgValue>
</operation>

<operation id="849" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:731  %and_ln779_13 = and i1 %icmp_ln879_26, %xor_ln779_13

]]></Node>
<StgValue><ssdm name="and_ln779_13"/></StgValue>
</operation>

<operation id="850" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:732  %select_ln416_13 = select i1 %and_ln416_13, i1 %and_ln779_13, i1 %icmp_ln879_27

]]></Node>
<StgValue><ssdm name="select_ln416_13"/></StgValue>
</operation>

<operation id="851" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:733  %and_ln781_13 = and i1 %and_ln416_13, %icmp_ln879_27

]]></Node>
<StgValue><ssdm name="and_ln781_13"/></StgValue>
</operation>

<operation id="852" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:734  %xor_ln785_26 = xor i1 %select_ln777_13, true

]]></Node>
<StgValue><ssdm name="xor_ln785_26"/></StgValue>
</operation>

<operation id="853" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:735  %or_ln785_13 = or i1 %tmp_172, %xor_ln785_26

]]></Node>
<StgValue><ssdm name="or_ln785_13"/></StgValue>
</operation>

<operation id="854" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:736  %xor_ln785_27 = xor i1 %tmp_168, true

]]></Node>
<StgValue><ssdm name="xor_ln785_27"/></StgValue>
</operation>

<operation id="855" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:737  %and_ln785_13 = and i1 %or_ln785_13, %xor_ln785_27

]]></Node>
<StgValue><ssdm name="and_ln785_13"/></StgValue>
</operation>

<operation id="856" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:738  %and_ln786_39 = and i1 %tmp_172, %select_ln416_13

]]></Node>
<StgValue><ssdm name="and_ln786_39"/></StgValue>
</operation>

<operation id="857" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:739  %or_ln786_13 = or i1 %and_ln781_13, %and_ln786_39

]]></Node>
<StgValue><ssdm name="or_ln786_13"/></StgValue>
</operation>

<operation id="858" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:740  %xor_ln786_26 = xor i1 %or_ln786_13, true

]]></Node>
<StgValue><ssdm name="xor_ln786_26"/></StgValue>
</operation>

<operation id="859" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:741  %and_ln786_40 = and i1 %tmp_168, %xor_ln786_26

]]></Node>
<StgValue><ssdm name="and_ln786_40"/></StgValue>
</operation>

<operation id="860" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:742  %or_ln340_52 = or i1 %and_ln786_40, %and_ln785_13

]]></Node>
<StgValue><ssdm name="or_ln340_52"/></StgValue>
</operation>

<operation id="861" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:743  %or_ln340_53 = or i1 %and_ln786_39, %xor_ln785_27

]]></Node>
<StgValue><ssdm name="or_ln340_53"/></StgValue>
</operation>

<operation id="862" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:744  %or_ln340_54 = or i1 %or_ln340_53, %and_ln781_13

]]></Node>
<StgValue><ssdm name="or_ln340_54"/></StgValue>
</operation>

<operation id="863" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:745  %select_ln340_26 = select i1 %or_ln340_52, i16 32767, i16 %add_ln415_13

]]></Node>
<StgValue><ssdm name="select_ln340_26"/></StgValue>
</operation>

<operation id="864" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:746  %select_ln388_26 = select i1 %and_ln786_40, i16 -32768, i16 %add_ln415_13

]]></Node>
<StgValue><ssdm name="select_ln388_26"/></StgValue>
</operation>

<operation id="865" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:747  %select_ln340_154 = select i1 %or_ln340_54, i16 %select_ln340_26, i16 %select_ln388_26

]]></Node>
<StgValue><ssdm name="select_ln340_154"/></StgValue>
</operation>

<operation id="866" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:762  %tmp_14 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_3_2_0_V_r_2, i16 %wt_buff_3_2_1_V_r_2, i16 %wt_buff_3_2_2_V_r_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="867" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:763  %sext_ln1116_14 = sext i16 %tmp_14 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_14"/></StgValue>
</operation>

<operation id="868" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:764  %mul_ln1118_14 = mul nsw i32 %sext_ln1118_2, %sext_ln1116_14

]]></Node>
<StgValue><ssdm name="mul_ln1118_14"/></StgValue>
</operation>

<operation id="869" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:765  %tmp_176 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_14, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="870" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:766  %trunc_ln708_13 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_14, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_13"/></StgValue>
</operation>

<operation id="871" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:768  %tmp_178 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_14, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="872" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:775  %p_Result_3_3_2 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_14, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_3_2"/></StgValue>
</operation>

<operation id="873" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:776  %icmp_ln879_28 = icmp eq i5 %p_Result_3_3_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_28"/></StgValue>
</operation>

<operation id="874" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:777  %p_Result_4_3_2 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_14, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_3_2"/></StgValue>
</operation>

<operation id="875" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:778  %icmp_ln879_29 = icmp eq i6 %p_Result_4_3_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_29"/></StgValue>
</operation>

<operation id="876" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:779  %icmp_ln768_14 = icmp eq i6 %p_Result_4_3_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_14"/></StgValue>
</operation>

<operation id="877" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:814  %tmp_15 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_3_3_0_V_r_2, i16 %wt_buff_3_3_1_V_r_2, i16 %wt_buff_3_3_2_V_r_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="878" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:815  %sext_ln1116_15 = sext i16 %tmp_15 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_15"/></StgValue>
</operation>

<operation id="879" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:816  %mul_ln1118_15 = mul nsw i32 %sext_ln1118_3, %sext_ln1116_15

]]></Node>
<StgValue><ssdm name="mul_ln1118_15"/></StgValue>
</operation>

<operation id="880" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:817  %tmp_184 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="881" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:818  %trunc_ln708_14 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_15, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_14"/></StgValue>
</operation>

<operation id="882" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:820  %tmp_186 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_15, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="883" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:827  %p_Result_3_3_3 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_15, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_3_3"/></StgValue>
</operation>

<operation id="884" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:828  %icmp_ln879_30 = icmp eq i5 %p_Result_3_3_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_30"/></StgValue>
</operation>

<operation id="885" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:829  %p_Result_4_3_3 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_15, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_3_3"/></StgValue>
</operation>

<operation id="886" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:830  %icmp_ln879_31 = icmp eq i6 %p_Result_4_3_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_31"/></StgValue>
</operation>

<operation id="887" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:831  %icmp_ln768_15 = icmp eq i6 %p_Result_4_3_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_15"/></StgValue>
</operation>

<operation id="888" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:874  %tmp_193 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_16, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="889" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:876  %zext_ln415_16 = zext i1 %tmp_194 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_16"/></StgValue>
</operation>

<operation id="890" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:877  %add_ln415_16 = add i16 %zext_ln415_16, %trunc_ln708_15

]]></Node>
<StgValue><ssdm name="add_ln415_16"/></StgValue>
</operation>

<operation id="891" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:878  %tmp_195 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_16, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="892" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:879  %xor_ln416_16 = xor i1 %tmp_195, true

]]></Node>
<StgValue><ssdm name="xor_ln416_16"/></StgValue>
</operation>

<operation id="893" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:880  %and_ln416_16 = and i1 %tmp_193, %xor_ln416_16

]]></Node>
<StgValue><ssdm name="and_ln416_16"/></StgValue>
</operation>

<operation id="894" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:881  %tmp_196 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_16, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="895" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:883  %icmp_ln879_32 = icmp eq i5 %p_Result_3_4, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_32"/></StgValue>
</operation>

<operation id="896" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:885  %icmp_ln879_33 = icmp eq i6 %p_Result_4_4, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_33"/></StgValue>
</operation>

<operation id="897" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:886  %icmp_ln768_16 = icmp eq i6 %p_Result_4_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_16"/></StgValue>
</operation>

<operation id="898" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:887  %select_ln777_16 = select i1 %and_ln416_16, i1 %icmp_ln879_33, i1 %icmp_ln768_16

]]></Node>
<StgValue><ssdm name="select_ln777_16"/></StgValue>
</operation>

<operation id="899" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:888  %tmp_197 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_16, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="900" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:889  %xor_ln779_16 = xor i1 %tmp_197, true

]]></Node>
<StgValue><ssdm name="xor_ln779_16"/></StgValue>
</operation>

<operation id="901" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:890  %and_ln779_16 = and i1 %icmp_ln879_32, %xor_ln779_16

]]></Node>
<StgValue><ssdm name="and_ln779_16"/></StgValue>
</operation>

<operation id="902" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:891  %select_ln416_16 = select i1 %and_ln416_16, i1 %and_ln779_16, i1 %icmp_ln879_33

]]></Node>
<StgValue><ssdm name="select_ln416_16"/></StgValue>
</operation>

<operation id="903" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:892  %and_ln781_16 = and i1 %and_ln416_16, %icmp_ln879_33

]]></Node>
<StgValue><ssdm name="and_ln781_16"/></StgValue>
</operation>

<operation id="904" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:893  %xor_ln785_32 = xor i1 %select_ln777_16, true

]]></Node>
<StgValue><ssdm name="xor_ln785_32"/></StgValue>
</operation>

<operation id="905" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:894  %or_ln785_16 = or i1 %tmp_196, %xor_ln785_32

]]></Node>
<StgValue><ssdm name="or_ln785_16"/></StgValue>
</operation>

<operation id="906" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:895  %xor_ln785_33 = xor i1 %tmp_192, true

]]></Node>
<StgValue><ssdm name="xor_ln785_33"/></StgValue>
</operation>

<operation id="907" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:896  %and_ln785_16 = and i1 %or_ln785_16, %xor_ln785_33

]]></Node>
<StgValue><ssdm name="and_ln785_16"/></StgValue>
</operation>

<operation id="908" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:897  %and_ln786_48 = and i1 %tmp_196, %select_ln416_16

]]></Node>
<StgValue><ssdm name="and_ln786_48"/></StgValue>
</operation>

<operation id="909" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:898  %or_ln786_16 = or i1 %and_ln781_16, %and_ln786_48

]]></Node>
<StgValue><ssdm name="or_ln786_16"/></StgValue>
</operation>

<operation id="910" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:899  %xor_ln786_32 = xor i1 %or_ln786_16, true

]]></Node>
<StgValue><ssdm name="xor_ln786_32"/></StgValue>
</operation>

<operation id="911" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:900  %and_ln786_49 = and i1 %tmp_192, %xor_ln786_32

]]></Node>
<StgValue><ssdm name="and_ln786_49"/></StgValue>
</operation>

<operation id="912" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:901  %or_ln340_64 = or i1 %and_ln786_49, %and_ln785_16

]]></Node>
<StgValue><ssdm name="or_ln340_64"/></StgValue>
</operation>

<operation id="913" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:902  %or_ln340_65 = or i1 %and_ln786_48, %xor_ln785_33

]]></Node>
<StgValue><ssdm name="or_ln340_65"/></StgValue>
</operation>

<operation id="914" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:903  %or_ln340_66 = or i1 %or_ln340_65, %and_ln781_16

]]></Node>
<StgValue><ssdm name="or_ln340_66"/></StgValue>
</operation>

<operation id="915" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:904  %select_ln340_32 = select i1 %or_ln340_64, i16 32767, i16 %add_ln415_16

]]></Node>
<StgValue><ssdm name="select_ln340_32"/></StgValue>
</operation>

<operation id="916" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:905  %select_ln388_32 = select i1 %and_ln786_49, i16 -32768, i16 %add_ln415_16

]]></Node>
<StgValue><ssdm name="select_ln388_32"/></StgValue>
</operation>

<operation id="917" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:906  %select_ln340_160 = select i1 %or_ln340_66, i16 %select_ln340_32, i16 %select_ln388_32

]]></Node>
<StgValue><ssdm name="select_ln340_160"/></StgValue>
</operation>

<operation id="918" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:907  %sext_ln703_32 = sext i16 %buff_out_4_V_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_32"/></StgValue>
</operation>

<operation id="919" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:908  %sext_ln703_33 = sext i16 %select_ln340_160 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_33"/></StgValue>
</operation>

<operation id="920" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:909  %add_ln1192_16 = add nsw i17 %sext_ln703_32, %sext_ln703_33

]]></Node>
<StgValue><ssdm name="add_ln1192_16"/></StgValue>
</operation>

<operation id="921" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:910  %tmp_198 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_16, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="922" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:911  %add_ln703_16 = add i16 %select_ln340_160, %buff_out_4_V_load

]]></Node>
<StgValue><ssdm name="add_ln703_16"/></StgValue>
</operation>

<operation id="923" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:912  %tmp_199 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_16, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="924" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:926  %tmp_201 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_17, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="925" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:928  %zext_ln415_17 = zext i1 %tmp_202 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_17"/></StgValue>
</operation>

<operation id="926" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:929  %add_ln415_17 = add i16 %zext_ln415_17, %trunc_ln708_16

]]></Node>
<StgValue><ssdm name="add_ln415_17"/></StgValue>
</operation>

<operation id="927" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:930  %tmp_203 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_17, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="928" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:931  %xor_ln416_17 = xor i1 %tmp_203, true

]]></Node>
<StgValue><ssdm name="xor_ln416_17"/></StgValue>
</operation>

<operation id="929" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:932  %and_ln416_17 = and i1 %tmp_201, %xor_ln416_17

]]></Node>
<StgValue><ssdm name="and_ln416_17"/></StgValue>
</operation>

<operation id="930" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:933  %tmp_204 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_17, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="931" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:935  %icmp_ln879_34 = icmp eq i5 %p_Result_3_4_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_34"/></StgValue>
</operation>

<operation id="932" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:937  %icmp_ln879_35 = icmp eq i6 %p_Result_4_4_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_35"/></StgValue>
</operation>

<operation id="933" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:938  %icmp_ln768_17 = icmp eq i6 %p_Result_4_4_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_17"/></StgValue>
</operation>

<operation id="934" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:939  %select_ln777_17 = select i1 %and_ln416_17, i1 %icmp_ln879_35, i1 %icmp_ln768_17

]]></Node>
<StgValue><ssdm name="select_ln777_17"/></StgValue>
</operation>

<operation id="935" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:940  %tmp_205 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_17, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="936" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:941  %xor_ln779_17 = xor i1 %tmp_205, true

]]></Node>
<StgValue><ssdm name="xor_ln779_17"/></StgValue>
</operation>

<operation id="937" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:942  %and_ln779_17 = and i1 %icmp_ln879_34, %xor_ln779_17

]]></Node>
<StgValue><ssdm name="and_ln779_17"/></StgValue>
</operation>

<operation id="938" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:943  %select_ln416_17 = select i1 %and_ln416_17, i1 %and_ln779_17, i1 %icmp_ln879_35

]]></Node>
<StgValue><ssdm name="select_ln416_17"/></StgValue>
</operation>

<operation id="939" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:944  %and_ln781_17 = and i1 %and_ln416_17, %icmp_ln879_35

]]></Node>
<StgValue><ssdm name="and_ln781_17"/></StgValue>
</operation>

<operation id="940" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:945  %xor_ln785_34 = xor i1 %select_ln777_17, true

]]></Node>
<StgValue><ssdm name="xor_ln785_34"/></StgValue>
</operation>

<operation id="941" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:946  %or_ln785_17 = or i1 %tmp_204, %xor_ln785_34

]]></Node>
<StgValue><ssdm name="or_ln785_17"/></StgValue>
</operation>

<operation id="942" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:947  %xor_ln785_35 = xor i1 %tmp_200, true

]]></Node>
<StgValue><ssdm name="xor_ln785_35"/></StgValue>
</operation>

<operation id="943" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:948  %and_ln785_17 = and i1 %or_ln785_17, %xor_ln785_35

]]></Node>
<StgValue><ssdm name="and_ln785_17"/></StgValue>
</operation>

<operation id="944" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:949  %and_ln786_51 = and i1 %tmp_204, %select_ln416_17

]]></Node>
<StgValue><ssdm name="and_ln786_51"/></StgValue>
</operation>

<operation id="945" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:950  %or_ln786_17 = or i1 %and_ln781_17, %and_ln786_51

]]></Node>
<StgValue><ssdm name="or_ln786_17"/></StgValue>
</operation>

<operation id="946" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:951  %xor_ln786_34 = xor i1 %or_ln786_17, true

]]></Node>
<StgValue><ssdm name="xor_ln786_34"/></StgValue>
</operation>

<operation id="947" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:952  %and_ln786_52 = and i1 %tmp_200, %xor_ln786_34

]]></Node>
<StgValue><ssdm name="and_ln786_52"/></StgValue>
</operation>

<operation id="948" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:953  %or_ln340_68 = or i1 %and_ln786_52, %and_ln785_17

]]></Node>
<StgValue><ssdm name="or_ln340_68"/></StgValue>
</operation>

<operation id="949" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:954  %or_ln340_69 = or i1 %and_ln786_51, %xor_ln785_35

]]></Node>
<StgValue><ssdm name="or_ln340_69"/></StgValue>
</operation>

<operation id="950" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:955  %or_ln340_70 = or i1 %or_ln340_69, %and_ln781_17

]]></Node>
<StgValue><ssdm name="or_ln340_70"/></StgValue>
</operation>

<operation id="951" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:956  %select_ln340_34 = select i1 %or_ln340_68, i16 32767, i16 %add_ln415_17

]]></Node>
<StgValue><ssdm name="select_ln340_34"/></StgValue>
</operation>

<operation id="952" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:957  %select_ln388_34 = select i1 %and_ln786_52, i16 -32768, i16 %add_ln415_17

]]></Node>
<StgValue><ssdm name="select_ln388_34"/></StgValue>
</operation>

<operation id="953" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:958  %select_ln340_162 = select i1 %or_ln340_70, i16 %select_ln340_34, i16 %select_ln388_34

]]></Node>
<StgValue><ssdm name="select_ln340_162"/></StgValue>
</operation>

<operation id="954" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:973  %tmp_18 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_4_2_0_V_r_2, i16 %wt_buff_4_2_1_V_r_2, i16 %wt_buff_4_2_2_V_r_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="955" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:974  %sext_ln1116_18 = sext i16 %tmp_18 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_18"/></StgValue>
</operation>

<operation id="956" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:975  %mul_ln1118_18 = mul nsw i32 %sext_ln1118_2, %sext_ln1116_18

]]></Node>
<StgValue><ssdm name="mul_ln1118_18"/></StgValue>
</operation>

<operation id="957" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:976  %tmp_208 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_18, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="958" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:977  %trunc_ln708_17 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_18, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_17"/></StgValue>
</operation>

<operation id="959" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:979  %tmp_210 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_18, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="960" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:986  %p_Result_3_4_2 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_18, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_4_2"/></StgValue>
</operation>

<operation id="961" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:987  %icmp_ln879_36 = icmp eq i5 %p_Result_3_4_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_36"/></StgValue>
</operation>

<operation id="962" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:988  %p_Result_4_4_2 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_18, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_4_2"/></StgValue>
</operation>

<operation id="963" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:989  %icmp_ln879_37 = icmp eq i6 %p_Result_4_4_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_37"/></StgValue>
</operation>

<operation id="964" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:990  %icmp_ln768_18 = icmp eq i6 %p_Result_4_4_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_18"/></StgValue>
</operation>

<operation id="965" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:1025  %tmp_19 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_4_3_0_V_r_2, i16 %wt_buff_4_3_1_V_r_2, i16 %wt_buff_4_3_2_V_r_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="966" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:1026  %sext_ln1116_19 = sext i16 %tmp_19 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_19"/></StgValue>
</operation>

<operation id="967" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:1027  %mul_ln1118_19 = mul nsw i32 %sext_ln1118_3, %sext_ln1116_19

]]></Node>
<StgValue><ssdm name="mul_ln1118_19"/></StgValue>
</operation>

<operation id="968" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1028  %tmp_216 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_19, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="969" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1029  %trunc_ln708_18 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_19, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_18"/></StgValue>
</operation>

<operation id="970" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1031  %tmp_218 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_19, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="971" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1038  %p_Result_3_4_3 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_19, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_4_3"/></StgValue>
</operation>

<operation id="972" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:1039  %icmp_ln879_38 = icmp eq i5 %p_Result_3_4_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_38"/></StgValue>
</operation>

<operation id="973" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1040  %p_Result_4_4_3 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_19, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_4_3"/></StgValue>
</operation>

<operation id="974" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:1041  %icmp_ln879_39 = icmp eq i6 %p_Result_4_4_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_39"/></StgValue>
</operation>

<operation id="975" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:1042  %icmp_ln768_19 = icmp eq i6 %p_Result_4_4_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_19"/></StgValue>
</operation>

<operation id="976" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1085  %tmp_225 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_20, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="977" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:1087  %zext_ln415_20 = zext i1 %tmp_226 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_20"/></StgValue>
</operation>

<operation id="978" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1088  %add_ln415_20 = add i16 %zext_ln415_20, %trunc_ln708_19

]]></Node>
<StgValue><ssdm name="add_ln415_20"/></StgValue>
</operation>

<operation id="979" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1089  %tmp_227 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_20, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="980" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1090  %xor_ln416_20 = xor i1 %tmp_227, true

]]></Node>
<StgValue><ssdm name="xor_ln416_20"/></StgValue>
</operation>

<operation id="981" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1091  %and_ln416_20 = and i1 %tmp_225, %xor_ln416_20

]]></Node>
<StgValue><ssdm name="and_ln416_20"/></StgValue>
</operation>

<operation id="982" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1092  %tmp_228 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_20, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="983" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:1094  %icmp_ln879_40 = icmp eq i5 %p_Result_3_5, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_40"/></StgValue>
</operation>

<operation id="984" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:1096  %icmp_ln879_41 = icmp eq i6 %p_Result_4_5, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_41"/></StgValue>
</operation>

<operation id="985" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:1097  %icmp_ln768_20 = icmp eq i6 %p_Result_4_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_20"/></StgValue>
</operation>

<operation id="986" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:1098  %select_ln777_20 = select i1 %and_ln416_20, i1 %icmp_ln879_41, i1 %icmp_ln768_20

]]></Node>
<StgValue><ssdm name="select_ln777_20"/></StgValue>
</operation>

<operation id="987" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1099  %tmp_229 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_20, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="988" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1100  %xor_ln779_20 = xor i1 %tmp_229, true

]]></Node>
<StgValue><ssdm name="xor_ln779_20"/></StgValue>
</operation>

<operation id="989" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1101  %and_ln779_20 = and i1 %icmp_ln879_40, %xor_ln779_20

]]></Node>
<StgValue><ssdm name="and_ln779_20"/></StgValue>
</operation>

<operation id="990" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:1102  %select_ln416_20 = select i1 %and_ln416_20, i1 %and_ln779_20, i1 %icmp_ln879_41

]]></Node>
<StgValue><ssdm name="select_ln416_20"/></StgValue>
</operation>

<operation id="991" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1103  %and_ln781_20 = and i1 %and_ln416_20, %icmp_ln879_41

]]></Node>
<StgValue><ssdm name="and_ln781_20"/></StgValue>
</operation>

<operation id="992" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1104  %xor_ln785_40 = xor i1 %select_ln777_20, true

]]></Node>
<StgValue><ssdm name="xor_ln785_40"/></StgValue>
</operation>

<operation id="993" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1105  %or_ln785_20 = or i1 %tmp_228, %xor_ln785_40

]]></Node>
<StgValue><ssdm name="or_ln785_20"/></StgValue>
</operation>

<operation id="994" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1106  %xor_ln785_41 = xor i1 %tmp_224, true

]]></Node>
<StgValue><ssdm name="xor_ln785_41"/></StgValue>
</operation>

<operation id="995" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1107  %and_ln785_20 = and i1 %or_ln785_20, %xor_ln785_41

]]></Node>
<StgValue><ssdm name="and_ln785_20"/></StgValue>
</operation>

<operation id="996" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1108  %and_ln786_60 = and i1 %tmp_228, %select_ln416_20

]]></Node>
<StgValue><ssdm name="and_ln786_60"/></StgValue>
</operation>

<operation id="997" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1109  %or_ln786_20 = or i1 %and_ln781_20, %and_ln786_60

]]></Node>
<StgValue><ssdm name="or_ln786_20"/></StgValue>
</operation>

<operation id="998" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1110  %xor_ln786_40 = xor i1 %or_ln786_20, true

]]></Node>
<StgValue><ssdm name="xor_ln786_40"/></StgValue>
</operation>

<operation id="999" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1111  %and_ln786_61 = and i1 %tmp_224, %xor_ln786_40

]]></Node>
<StgValue><ssdm name="and_ln786_61"/></StgValue>
</operation>

<operation id="1000" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1112  %or_ln340_80 = or i1 %and_ln786_61, %and_ln785_20

]]></Node>
<StgValue><ssdm name="or_ln340_80"/></StgValue>
</operation>

<operation id="1001" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1113  %or_ln340_81 = or i1 %and_ln786_60, %xor_ln785_41

]]></Node>
<StgValue><ssdm name="or_ln340_81"/></StgValue>
</operation>

<operation id="1002" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1114  %or_ln340_82 = or i1 %or_ln340_81, %and_ln781_20

]]></Node>
<StgValue><ssdm name="or_ln340_82"/></StgValue>
</operation>

<operation id="1003" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1115  %select_ln340_40 = select i1 %or_ln340_80, i16 32767, i16 %add_ln415_20

]]></Node>
<StgValue><ssdm name="select_ln340_40"/></StgValue>
</operation>

<operation id="1004" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1116  %select_ln388_40 = select i1 %and_ln786_61, i16 -32768, i16 %add_ln415_20

]]></Node>
<StgValue><ssdm name="select_ln388_40"/></StgValue>
</operation>

<operation id="1005" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1117  %select_ln340_168 = select i1 %or_ln340_82, i16 %select_ln340_40, i16 %select_ln388_40

]]></Node>
<StgValue><ssdm name="select_ln340_168"/></StgValue>
</operation>

<operation id="1006" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:1118  %sext_ln703_40 = sext i16 %buff_out_5_V_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_40"/></StgValue>
</operation>

<operation id="1007" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:1119  %sext_ln703_41 = sext i16 %select_ln340_168 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_41"/></StgValue>
</operation>

<operation id="1008" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:1120  %add_ln1192_20 = add nsw i17 %sext_ln703_40, %sext_ln703_41

]]></Node>
<StgValue><ssdm name="add_ln1192_20"/></StgValue>
</operation>

<operation id="1009" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:1121  %tmp_230 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_20, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="1010" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1122  %add_ln703_20 = add i16 %select_ln340_168, %buff_out_5_V_load

]]></Node>
<StgValue><ssdm name="add_ln703_20"/></StgValue>
</operation>

<operation id="1011" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1123  %tmp_231 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_20, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="1012" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1137  %tmp_233 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_21, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="1013" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:1139  %zext_ln415_21 = zext i1 %tmp_234 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_21"/></StgValue>
</operation>

<operation id="1014" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1140  %add_ln415_21 = add i16 %zext_ln415_21, %trunc_ln708_20

]]></Node>
<StgValue><ssdm name="add_ln415_21"/></StgValue>
</operation>

<operation id="1015" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1141  %tmp_235 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_21, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="1016" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1142  %xor_ln416_21 = xor i1 %tmp_235, true

]]></Node>
<StgValue><ssdm name="xor_ln416_21"/></StgValue>
</operation>

<operation id="1017" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1143  %and_ln416_21 = and i1 %tmp_233, %xor_ln416_21

]]></Node>
<StgValue><ssdm name="and_ln416_21"/></StgValue>
</operation>

<operation id="1018" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1144  %tmp_236 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_21, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="1019" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:1146  %icmp_ln879_42 = icmp eq i5 %p_Result_3_5_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_42"/></StgValue>
</operation>

<operation id="1020" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:1148  %icmp_ln879_43 = icmp eq i6 %p_Result_4_5_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_43"/></StgValue>
</operation>

<operation id="1021" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:1149  %icmp_ln768_21 = icmp eq i6 %p_Result_4_5_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_21"/></StgValue>
</operation>

<operation id="1022" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:1150  %select_ln777_21 = select i1 %and_ln416_21, i1 %icmp_ln879_43, i1 %icmp_ln768_21

]]></Node>
<StgValue><ssdm name="select_ln777_21"/></StgValue>
</operation>

<operation id="1023" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1151  %tmp_237 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_21, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="1024" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1152  %xor_ln779_21 = xor i1 %tmp_237, true

]]></Node>
<StgValue><ssdm name="xor_ln779_21"/></StgValue>
</operation>

<operation id="1025" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1153  %and_ln779_21 = and i1 %icmp_ln879_42, %xor_ln779_21

]]></Node>
<StgValue><ssdm name="and_ln779_21"/></StgValue>
</operation>

<operation id="1026" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:1154  %select_ln416_21 = select i1 %and_ln416_21, i1 %and_ln779_21, i1 %icmp_ln879_43

]]></Node>
<StgValue><ssdm name="select_ln416_21"/></StgValue>
</operation>

<operation id="1027" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1155  %and_ln781_21 = and i1 %and_ln416_21, %icmp_ln879_43

]]></Node>
<StgValue><ssdm name="and_ln781_21"/></StgValue>
</operation>

<operation id="1028" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1156  %xor_ln785_42 = xor i1 %select_ln777_21, true

]]></Node>
<StgValue><ssdm name="xor_ln785_42"/></StgValue>
</operation>

<operation id="1029" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1157  %or_ln785_21 = or i1 %tmp_236, %xor_ln785_42

]]></Node>
<StgValue><ssdm name="or_ln785_21"/></StgValue>
</operation>

<operation id="1030" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1158  %xor_ln785_43 = xor i1 %tmp_232, true

]]></Node>
<StgValue><ssdm name="xor_ln785_43"/></StgValue>
</operation>

<operation id="1031" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1159  %and_ln785_21 = and i1 %or_ln785_21, %xor_ln785_43

]]></Node>
<StgValue><ssdm name="and_ln785_21"/></StgValue>
</operation>

<operation id="1032" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1160  %and_ln786_63 = and i1 %tmp_236, %select_ln416_21

]]></Node>
<StgValue><ssdm name="and_ln786_63"/></StgValue>
</operation>

<operation id="1033" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1161  %or_ln786_21 = or i1 %and_ln781_21, %and_ln786_63

]]></Node>
<StgValue><ssdm name="or_ln786_21"/></StgValue>
</operation>

<operation id="1034" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1162  %xor_ln786_42 = xor i1 %or_ln786_21, true

]]></Node>
<StgValue><ssdm name="xor_ln786_42"/></StgValue>
</operation>

<operation id="1035" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1163  %and_ln786_64 = and i1 %tmp_232, %xor_ln786_42

]]></Node>
<StgValue><ssdm name="and_ln786_64"/></StgValue>
</operation>

<operation id="1036" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1164  %or_ln340_84 = or i1 %and_ln786_64, %and_ln785_21

]]></Node>
<StgValue><ssdm name="or_ln340_84"/></StgValue>
</operation>

<operation id="1037" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1165  %or_ln340_85 = or i1 %and_ln786_63, %xor_ln785_43

]]></Node>
<StgValue><ssdm name="or_ln340_85"/></StgValue>
</operation>

<operation id="1038" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1166  %or_ln340_86 = or i1 %or_ln340_85, %and_ln781_21

]]></Node>
<StgValue><ssdm name="or_ln340_86"/></StgValue>
</operation>

<operation id="1039" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1167  %select_ln340_42 = select i1 %or_ln340_84, i16 32767, i16 %add_ln415_21

]]></Node>
<StgValue><ssdm name="select_ln340_42"/></StgValue>
</operation>

<operation id="1040" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1168  %select_ln388_42 = select i1 %and_ln786_64, i16 -32768, i16 %add_ln415_21

]]></Node>
<StgValue><ssdm name="select_ln388_42"/></StgValue>
</operation>

<operation id="1041" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1169  %select_ln340_170 = select i1 %or_ln340_86, i16 %select_ln340_42, i16 %select_ln388_42

]]></Node>
<StgValue><ssdm name="select_ln340_170"/></StgValue>
</operation>

<operation id="1042" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:1184  %tmp_22 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_5_2_0_V_r_2, i16 %wt_buff_5_2_1_V_r_2, i16 %wt_buff_5_2_2_V_r_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1043" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:1185  %sext_ln1116_22 = sext i16 %tmp_22 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_22"/></StgValue>
</operation>

<operation id="1044" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:1186  %mul_ln1118_22 = mul nsw i32 %sext_ln1118_2, %sext_ln1116_22

]]></Node>
<StgValue><ssdm name="mul_ln1118_22"/></StgValue>
</operation>

<operation id="1045" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1187  %tmp_240 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_22, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="1046" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1188  %trunc_ln708_21 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_22, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_21"/></StgValue>
</operation>

<operation id="1047" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1190  %tmp_242 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_22, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="1048" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1197  %p_Result_3_5_2 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_22, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_5_2"/></StgValue>
</operation>

<operation id="1049" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:1198  %icmp_ln879_44 = icmp eq i5 %p_Result_3_5_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_44"/></StgValue>
</operation>

<operation id="1050" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1199  %p_Result_4_5_2 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_22, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_5_2"/></StgValue>
</operation>

<operation id="1051" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:1200  %icmp_ln879_45 = icmp eq i6 %p_Result_4_5_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_45"/></StgValue>
</operation>

<operation id="1052" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:1201  %icmp_ln768_22 = icmp eq i6 %p_Result_4_5_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_22"/></StgValue>
</operation>

<operation id="1053" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:1236  %tmp_23 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_5_3_0_V_r_2, i16 %wt_buff_5_3_1_V_r_2, i16 %wt_buff_5_3_2_V_r_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1054" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:1237  %sext_ln1116_23 = sext i16 %tmp_23 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_23"/></StgValue>
</operation>

<operation id="1055" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:1238  %mul_ln1118_23 = mul nsw i32 %sext_ln1118_3, %sext_ln1116_23

]]></Node>
<StgValue><ssdm name="mul_ln1118_23"/></StgValue>
</operation>

<operation id="1056" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1239  %tmp_248 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_23, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="1057" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1240  %trunc_ln708_22 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_23, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_22"/></StgValue>
</operation>

<operation id="1058" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1242  %tmp_250 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_23, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="1059" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1249  %p_Result_3_5_3 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_23, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_5_3"/></StgValue>
</operation>

<operation id="1060" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:1250  %icmp_ln879_46 = icmp eq i5 %p_Result_3_5_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_46"/></StgValue>
</operation>

<operation id="1061" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1251  %p_Result_4_5_3 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_23, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_5_3"/></StgValue>
</operation>

<operation id="1062" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:1252  %icmp_ln879_47 = icmp eq i6 %p_Result_4_5_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_47"/></StgValue>
</operation>

<operation id="1063" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:1253  %icmp_ln768_23 = icmp eq i6 %p_Result_4_5_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_23"/></StgValue>
</operation>

<operation id="1064" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1296  %tmp_257 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_24, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="1065" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:1298  %zext_ln415_24 = zext i1 %tmp_258 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_24"/></StgValue>
</operation>

<operation id="1066" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1299  %add_ln415_24 = add i16 %zext_ln415_24, %trunc_ln708_23

]]></Node>
<StgValue><ssdm name="add_ln415_24"/></StgValue>
</operation>

<operation id="1067" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1300  %tmp_259 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_24, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="1068" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1301  %xor_ln416_24 = xor i1 %tmp_259, true

]]></Node>
<StgValue><ssdm name="xor_ln416_24"/></StgValue>
</operation>

<operation id="1069" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1302  %and_ln416_24 = and i1 %tmp_257, %xor_ln416_24

]]></Node>
<StgValue><ssdm name="and_ln416_24"/></StgValue>
</operation>

<operation id="1070" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1303  %tmp_260 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_24, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="1071" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:1305  %icmp_ln879_48 = icmp eq i5 %p_Result_3_6, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_48"/></StgValue>
</operation>

<operation id="1072" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:1307  %icmp_ln879_49 = icmp eq i6 %p_Result_4_6, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_49"/></StgValue>
</operation>

<operation id="1073" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:1308  %icmp_ln768_24 = icmp eq i6 %p_Result_4_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_24"/></StgValue>
</operation>

<operation id="1074" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:1309  %select_ln777_24 = select i1 %and_ln416_24, i1 %icmp_ln879_49, i1 %icmp_ln768_24

]]></Node>
<StgValue><ssdm name="select_ln777_24"/></StgValue>
</operation>

<operation id="1075" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1310  %tmp_261 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_24, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="1076" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1311  %xor_ln779_24 = xor i1 %tmp_261, true

]]></Node>
<StgValue><ssdm name="xor_ln779_24"/></StgValue>
</operation>

<operation id="1077" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1312  %and_ln779_24 = and i1 %icmp_ln879_48, %xor_ln779_24

]]></Node>
<StgValue><ssdm name="and_ln779_24"/></StgValue>
</operation>

<operation id="1078" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:1313  %select_ln416_24 = select i1 %and_ln416_24, i1 %and_ln779_24, i1 %icmp_ln879_49

]]></Node>
<StgValue><ssdm name="select_ln416_24"/></StgValue>
</operation>

<operation id="1079" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1314  %and_ln781_24 = and i1 %and_ln416_24, %icmp_ln879_49

]]></Node>
<StgValue><ssdm name="and_ln781_24"/></StgValue>
</operation>

<operation id="1080" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1315  %xor_ln785_48 = xor i1 %select_ln777_24, true

]]></Node>
<StgValue><ssdm name="xor_ln785_48"/></StgValue>
</operation>

<operation id="1081" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1316  %or_ln785_24 = or i1 %tmp_260, %xor_ln785_48

]]></Node>
<StgValue><ssdm name="or_ln785_24"/></StgValue>
</operation>

<operation id="1082" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1317  %xor_ln785_49 = xor i1 %tmp_256, true

]]></Node>
<StgValue><ssdm name="xor_ln785_49"/></StgValue>
</operation>

<operation id="1083" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1318  %and_ln785_24 = and i1 %or_ln785_24, %xor_ln785_49

]]></Node>
<StgValue><ssdm name="and_ln785_24"/></StgValue>
</operation>

<operation id="1084" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1319  %and_ln786_72 = and i1 %tmp_260, %select_ln416_24

]]></Node>
<StgValue><ssdm name="and_ln786_72"/></StgValue>
</operation>

<operation id="1085" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1320  %or_ln786_24 = or i1 %and_ln781_24, %and_ln786_72

]]></Node>
<StgValue><ssdm name="or_ln786_24"/></StgValue>
</operation>

<operation id="1086" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1321  %xor_ln786_48 = xor i1 %or_ln786_24, true

]]></Node>
<StgValue><ssdm name="xor_ln786_48"/></StgValue>
</operation>

<operation id="1087" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1322  %and_ln786_73 = and i1 %tmp_256, %xor_ln786_48

]]></Node>
<StgValue><ssdm name="and_ln786_73"/></StgValue>
</operation>

<operation id="1088" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1323  %or_ln340_96 = or i1 %and_ln786_73, %and_ln785_24

]]></Node>
<StgValue><ssdm name="or_ln340_96"/></StgValue>
</operation>

<operation id="1089" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1324  %or_ln340_97 = or i1 %and_ln786_72, %xor_ln785_49

]]></Node>
<StgValue><ssdm name="or_ln340_97"/></StgValue>
</operation>

<operation id="1090" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1325  %or_ln340_98 = or i1 %or_ln340_97, %and_ln781_24

]]></Node>
<StgValue><ssdm name="or_ln340_98"/></StgValue>
</operation>

<operation id="1091" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1326  %select_ln340_48 = select i1 %or_ln340_96, i16 32767, i16 %add_ln415_24

]]></Node>
<StgValue><ssdm name="select_ln340_48"/></StgValue>
</operation>

<operation id="1092" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1327  %select_ln388_48 = select i1 %and_ln786_73, i16 -32768, i16 %add_ln415_24

]]></Node>
<StgValue><ssdm name="select_ln388_48"/></StgValue>
</operation>

<operation id="1093" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1328  %select_ln340_176 = select i1 %or_ln340_98, i16 %select_ln340_48, i16 %select_ln388_48

]]></Node>
<StgValue><ssdm name="select_ln340_176"/></StgValue>
</operation>

<operation id="1094" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:1329  %sext_ln703_48 = sext i16 %buff_out_6_V_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_48"/></StgValue>
</operation>

<operation id="1095" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:1330  %sext_ln703_49 = sext i16 %select_ln340_176 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_49"/></StgValue>
</operation>

<operation id="1096" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:1331  %add_ln1192_24 = add nsw i17 %sext_ln703_48, %sext_ln703_49

]]></Node>
<StgValue><ssdm name="add_ln1192_24"/></StgValue>
</operation>

<operation id="1097" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:1332  %tmp_262 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_24, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="1098" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1333  %add_ln703_24 = add i16 %select_ln340_176, %buff_out_6_V_load

]]></Node>
<StgValue><ssdm name="add_ln703_24"/></StgValue>
</operation>

<operation id="1099" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1334  %tmp_263 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_24, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="1100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1348  %tmp_265 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_25, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="1101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:1350  %zext_ln415_25 = zext i1 %tmp_266 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_25"/></StgValue>
</operation>

<operation id="1102" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1351  %add_ln415_25 = add i16 %zext_ln415_25, %trunc_ln708_24

]]></Node>
<StgValue><ssdm name="add_ln415_25"/></StgValue>
</operation>

<operation id="1103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1352  %tmp_267 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_25, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="1104" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1353  %xor_ln416_25 = xor i1 %tmp_267, true

]]></Node>
<StgValue><ssdm name="xor_ln416_25"/></StgValue>
</operation>

<operation id="1105" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1354  %and_ln416_25 = and i1 %tmp_265, %xor_ln416_25

]]></Node>
<StgValue><ssdm name="and_ln416_25"/></StgValue>
</operation>

<operation id="1106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1355  %tmp_268 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_25, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="1107" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:1357  %icmp_ln879_50 = icmp eq i5 %p_Result_3_6_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_50"/></StgValue>
</operation>

<operation id="1108" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:1359  %icmp_ln879_51 = icmp eq i6 %p_Result_4_6_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_51"/></StgValue>
</operation>

<operation id="1109" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:1360  %icmp_ln768_25 = icmp eq i6 %p_Result_4_6_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_25"/></StgValue>
</operation>

<operation id="1110" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:1361  %select_ln777_25 = select i1 %and_ln416_25, i1 %icmp_ln879_51, i1 %icmp_ln768_25

]]></Node>
<StgValue><ssdm name="select_ln777_25"/></StgValue>
</operation>

<operation id="1111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1362  %tmp_269 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_25, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="1112" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1363  %xor_ln779_25 = xor i1 %tmp_269, true

]]></Node>
<StgValue><ssdm name="xor_ln779_25"/></StgValue>
</operation>

<operation id="1113" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1364  %and_ln779_25 = and i1 %icmp_ln879_50, %xor_ln779_25

]]></Node>
<StgValue><ssdm name="and_ln779_25"/></StgValue>
</operation>

<operation id="1114" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:1365  %select_ln416_25 = select i1 %and_ln416_25, i1 %and_ln779_25, i1 %icmp_ln879_51

]]></Node>
<StgValue><ssdm name="select_ln416_25"/></StgValue>
</operation>

<operation id="1115" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1366  %and_ln781_25 = and i1 %and_ln416_25, %icmp_ln879_51

]]></Node>
<StgValue><ssdm name="and_ln781_25"/></StgValue>
</operation>

<operation id="1116" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1367  %xor_ln785_50 = xor i1 %select_ln777_25, true

]]></Node>
<StgValue><ssdm name="xor_ln785_50"/></StgValue>
</operation>

<operation id="1117" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1368  %or_ln785_25 = or i1 %tmp_268, %xor_ln785_50

]]></Node>
<StgValue><ssdm name="or_ln785_25"/></StgValue>
</operation>

<operation id="1118" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1369  %xor_ln785_51 = xor i1 %tmp_264, true

]]></Node>
<StgValue><ssdm name="xor_ln785_51"/></StgValue>
</operation>

<operation id="1119" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1370  %and_ln785_25 = and i1 %or_ln785_25, %xor_ln785_51

]]></Node>
<StgValue><ssdm name="and_ln785_25"/></StgValue>
</operation>

<operation id="1120" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1371  %and_ln786_75 = and i1 %tmp_268, %select_ln416_25

]]></Node>
<StgValue><ssdm name="and_ln786_75"/></StgValue>
</operation>

<operation id="1121" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1372  %or_ln786_25 = or i1 %and_ln781_25, %and_ln786_75

]]></Node>
<StgValue><ssdm name="or_ln786_25"/></StgValue>
</operation>

<operation id="1122" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1373  %xor_ln786_50 = xor i1 %or_ln786_25, true

]]></Node>
<StgValue><ssdm name="xor_ln786_50"/></StgValue>
</operation>

<operation id="1123" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1374  %and_ln786_76 = and i1 %tmp_264, %xor_ln786_50

]]></Node>
<StgValue><ssdm name="and_ln786_76"/></StgValue>
</operation>

<operation id="1124" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1375  %or_ln340_100 = or i1 %and_ln786_76, %and_ln785_25

]]></Node>
<StgValue><ssdm name="or_ln340_100"/></StgValue>
</operation>

<operation id="1125" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1376  %or_ln340_101 = or i1 %and_ln786_75, %xor_ln785_51

]]></Node>
<StgValue><ssdm name="or_ln340_101"/></StgValue>
</operation>

<operation id="1126" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1377  %or_ln340_102 = or i1 %or_ln340_101, %and_ln781_25

]]></Node>
<StgValue><ssdm name="or_ln340_102"/></StgValue>
</operation>

<operation id="1127" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1378  %select_ln340_50 = select i1 %or_ln340_100, i16 32767, i16 %add_ln415_25

]]></Node>
<StgValue><ssdm name="select_ln340_50"/></StgValue>
</operation>

<operation id="1128" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1379  %select_ln388_50 = select i1 %and_ln786_76, i16 -32768, i16 %add_ln415_25

]]></Node>
<StgValue><ssdm name="select_ln388_50"/></StgValue>
</operation>

<operation id="1129" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1380  %select_ln340_178 = select i1 %or_ln340_102, i16 %select_ln340_50, i16 %select_ln388_50

]]></Node>
<StgValue><ssdm name="select_ln340_178"/></StgValue>
</operation>

<operation id="1130" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:1395  %tmp_26 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_6_2_0_V_r_2, i16 %wt_buff_6_2_1_V_r_2, i16 %wt_buff_6_2_2_V_r_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:1396  %sext_ln1116_26 = sext i16 %tmp_26 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_26"/></StgValue>
</operation>

<operation id="1132" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:1397  %mul_ln1118_26 = mul nsw i32 %sext_ln1118_2, %sext_ln1116_26

]]></Node>
<StgValue><ssdm name="mul_ln1118_26"/></StgValue>
</operation>

<operation id="1133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1398  %tmp_272 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="1134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1399  %trunc_ln708_25 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_26, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_25"/></StgValue>
</operation>

<operation id="1135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1401  %tmp_274 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_26, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="1136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1408  %p_Result_3_6_2 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_26, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_6_2"/></StgValue>
</operation>

<operation id="1137" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:1409  %icmp_ln879_52 = icmp eq i5 %p_Result_3_6_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_52"/></StgValue>
</operation>

<operation id="1138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1410  %p_Result_4_6_2 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_26, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_6_2"/></StgValue>
</operation>

<operation id="1139" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:1411  %icmp_ln879_53 = icmp eq i6 %p_Result_4_6_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_53"/></StgValue>
</operation>

<operation id="1140" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:1412  %icmp_ln768_26 = icmp eq i6 %p_Result_4_6_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_26"/></StgValue>
</operation>

<operation id="1141" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:1447  %tmp_27 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_6_3_0_V_r_2, i16 %wt_buff_6_3_1_V_r_2, i16 %wt_buff_6_3_2_V_r_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:1448  %sext_ln1116_27 = sext i16 %tmp_27 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_27"/></StgValue>
</operation>

<operation id="1143" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:1449  %mul_ln1118_27 = mul nsw i32 %sext_ln1118_3, %sext_ln1116_27

]]></Node>
<StgValue><ssdm name="mul_ln1118_27"/></StgValue>
</operation>

<operation id="1144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1450  %tmp_280 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="1145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1451  %trunc_ln708_26 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_27, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_26"/></StgValue>
</operation>

<operation id="1146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1453  %tmp_282 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_27, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="1147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1460  %p_Result_3_6_3 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_27, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_6_3"/></StgValue>
</operation>

<operation id="1148" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:1461  %icmp_ln879_54 = icmp eq i5 %p_Result_3_6_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_54"/></StgValue>
</operation>

<operation id="1149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1462  %p_Result_4_6_3 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_27, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_6_3"/></StgValue>
</operation>

<operation id="1150" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:1463  %icmp_ln879_55 = icmp eq i6 %p_Result_4_6_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_55"/></StgValue>
</operation>

<operation id="1151" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:1464  %icmp_ln768_27 = icmp eq i6 %p_Result_4_6_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_27"/></StgValue>
</operation>

<operation id="1152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1507  %tmp_289 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_28, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="1153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:1509  %zext_ln415_28 = zext i1 %tmp_290 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_28"/></StgValue>
</operation>

<operation id="1154" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1510  %add_ln415_28 = add i16 %zext_ln415_28, %trunc_ln708_27

]]></Node>
<StgValue><ssdm name="add_ln415_28"/></StgValue>
</operation>

<operation id="1155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1511  %tmp_291 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_28, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="1156" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1512  %xor_ln416_28 = xor i1 %tmp_291, true

]]></Node>
<StgValue><ssdm name="xor_ln416_28"/></StgValue>
</operation>

<operation id="1157" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1513  %and_ln416_28 = and i1 %tmp_289, %xor_ln416_28

]]></Node>
<StgValue><ssdm name="and_ln416_28"/></StgValue>
</operation>

<operation id="1158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1514  %tmp_292 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_28, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="1159" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:1516  %icmp_ln879_56 = icmp eq i5 %p_Result_3_7, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_56"/></StgValue>
</operation>

<operation id="1160" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:1518  %icmp_ln879_57 = icmp eq i6 %p_Result_4_7, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_57"/></StgValue>
</operation>

<operation id="1161" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:1519  %icmp_ln768_28 = icmp eq i6 %p_Result_4_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_28"/></StgValue>
</operation>

<operation id="1162" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:1520  %select_ln777_28 = select i1 %and_ln416_28, i1 %icmp_ln879_57, i1 %icmp_ln768_28

]]></Node>
<StgValue><ssdm name="select_ln777_28"/></StgValue>
</operation>

<operation id="1163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1521  %tmp_293 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_28, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="1164" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1522  %xor_ln779_28 = xor i1 %tmp_293, true

]]></Node>
<StgValue><ssdm name="xor_ln779_28"/></StgValue>
</operation>

<operation id="1165" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1523  %and_ln779_28 = and i1 %icmp_ln879_56, %xor_ln779_28

]]></Node>
<StgValue><ssdm name="and_ln779_28"/></StgValue>
</operation>

<operation id="1166" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:1524  %select_ln416_28 = select i1 %and_ln416_28, i1 %and_ln779_28, i1 %icmp_ln879_57

]]></Node>
<StgValue><ssdm name="select_ln416_28"/></StgValue>
</operation>

<operation id="1167" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1525  %and_ln781_28 = and i1 %and_ln416_28, %icmp_ln879_57

]]></Node>
<StgValue><ssdm name="and_ln781_28"/></StgValue>
</operation>

<operation id="1168" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1526  %xor_ln785_56 = xor i1 %select_ln777_28, true

]]></Node>
<StgValue><ssdm name="xor_ln785_56"/></StgValue>
</operation>

<operation id="1169" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1527  %or_ln785_28 = or i1 %tmp_292, %xor_ln785_56

]]></Node>
<StgValue><ssdm name="or_ln785_28"/></StgValue>
</operation>

<operation id="1170" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1528  %xor_ln785_57 = xor i1 %tmp_288, true

]]></Node>
<StgValue><ssdm name="xor_ln785_57"/></StgValue>
</operation>

<operation id="1171" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1529  %and_ln785_28 = and i1 %or_ln785_28, %xor_ln785_57

]]></Node>
<StgValue><ssdm name="and_ln785_28"/></StgValue>
</operation>

<operation id="1172" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1530  %and_ln786_84 = and i1 %tmp_292, %select_ln416_28

]]></Node>
<StgValue><ssdm name="and_ln786_84"/></StgValue>
</operation>

<operation id="1173" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1531  %or_ln786_28 = or i1 %and_ln781_28, %and_ln786_84

]]></Node>
<StgValue><ssdm name="or_ln786_28"/></StgValue>
</operation>

<operation id="1174" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1532  %xor_ln786_56 = xor i1 %or_ln786_28, true

]]></Node>
<StgValue><ssdm name="xor_ln786_56"/></StgValue>
</operation>

<operation id="1175" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1533  %and_ln786_85 = and i1 %tmp_288, %xor_ln786_56

]]></Node>
<StgValue><ssdm name="and_ln786_85"/></StgValue>
</operation>

<operation id="1176" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1534  %or_ln340_112 = or i1 %and_ln786_85, %and_ln785_28

]]></Node>
<StgValue><ssdm name="or_ln340_112"/></StgValue>
</operation>

<operation id="1177" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1535  %or_ln340_113 = or i1 %and_ln786_84, %xor_ln785_57

]]></Node>
<StgValue><ssdm name="or_ln340_113"/></StgValue>
</operation>

<operation id="1178" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1536  %or_ln340_114 = or i1 %or_ln340_113, %and_ln781_28

]]></Node>
<StgValue><ssdm name="or_ln340_114"/></StgValue>
</operation>

<operation id="1179" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1537  %select_ln340_56 = select i1 %or_ln340_112, i16 32767, i16 %add_ln415_28

]]></Node>
<StgValue><ssdm name="select_ln340_56"/></StgValue>
</operation>

<operation id="1180" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1538  %select_ln388_56 = select i1 %and_ln786_85, i16 -32768, i16 %add_ln415_28

]]></Node>
<StgValue><ssdm name="select_ln388_56"/></StgValue>
</operation>

<operation id="1181" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1539  %select_ln340_184 = select i1 %or_ln340_114, i16 %select_ln340_56, i16 %select_ln388_56

]]></Node>
<StgValue><ssdm name="select_ln340_184"/></StgValue>
</operation>

<operation id="1182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:1540  %sext_ln703_56 = sext i16 %buff_out_7_V_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_56"/></StgValue>
</operation>

<operation id="1183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:1541  %sext_ln703_57 = sext i16 %select_ln340_184 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_57"/></StgValue>
</operation>

<operation id="1184" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:1542  %add_ln1192_28 = add nsw i17 %sext_ln703_56, %sext_ln703_57

]]></Node>
<StgValue><ssdm name="add_ln1192_28"/></StgValue>
</operation>

<operation id="1185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:1543  %tmp_294 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_28, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="1186" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1544  %add_ln703_28 = add i16 %select_ln340_184, %buff_out_7_V_load

]]></Node>
<StgValue><ssdm name="add_ln703_28"/></StgValue>
</operation>

<operation id="1187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1545  %tmp_295 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_28, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="1188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1559  %tmp_297 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_29, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="1189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:1561  %zext_ln415_29 = zext i1 %tmp_298 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_29"/></StgValue>
</operation>

<operation id="1190" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1562  %add_ln415_29 = add i16 %zext_ln415_29, %trunc_ln708_28

]]></Node>
<StgValue><ssdm name="add_ln415_29"/></StgValue>
</operation>

<operation id="1191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1563  %tmp_299 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_29, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="1192" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1564  %xor_ln416_29 = xor i1 %tmp_299, true

]]></Node>
<StgValue><ssdm name="xor_ln416_29"/></StgValue>
</operation>

<operation id="1193" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1565  %and_ln416_29 = and i1 %tmp_297, %xor_ln416_29

]]></Node>
<StgValue><ssdm name="and_ln416_29"/></StgValue>
</operation>

<operation id="1194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1566  %tmp_300 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_29, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="1195" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:1568  %icmp_ln879_58 = icmp eq i5 %p_Result_3_7_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_58"/></StgValue>
</operation>

<operation id="1196" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:1570  %icmp_ln879_59 = icmp eq i6 %p_Result_4_7_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_59"/></StgValue>
</operation>

<operation id="1197" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:1571  %icmp_ln768_29 = icmp eq i6 %p_Result_4_7_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_29"/></StgValue>
</operation>

<operation id="1198" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:1572  %select_ln777_29 = select i1 %and_ln416_29, i1 %icmp_ln879_59, i1 %icmp_ln768_29

]]></Node>
<StgValue><ssdm name="select_ln777_29"/></StgValue>
</operation>

<operation id="1199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1573  %tmp_301 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_29, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="1200" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1574  %xor_ln779_29 = xor i1 %tmp_301, true

]]></Node>
<StgValue><ssdm name="xor_ln779_29"/></StgValue>
</operation>

<operation id="1201" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1575  %and_ln779_29 = and i1 %icmp_ln879_58, %xor_ln779_29

]]></Node>
<StgValue><ssdm name="and_ln779_29"/></StgValue>
</operation>

<operation id="1202" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:1576  %select_ln416_29 = select i1 %and_ln416_29, i1 %and_ln779_29, i1 %icmp_ln879_59

]]></Node>
<StgValue><ssdm name="select_ln416_29"/></StgValue>
</operation>

<operation id="1203" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1577  %and_ln781_29 = and i1 %and_ln416_29, %icmp_ln879_59

]]></Node>
<StgValue><ssdm name="and_ln781_29"/></StgValue>
</operation>

<operation id="1204" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1578  %xor_ln785_58 = xor i1 %select_ln777_29, true

]]></Node>
<StgValue><ssdm name="xor_ln785_58"/></StgValue>
</operation>

<operation id="1205" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1579  %or_ln785_29 = or i1 %tmp_300, %xor_ln785_58

]]></Node>
<StgValue><ssdm name="or_ln785_29"/></StgValue>
</operation>

<operation id="1206" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1580  %xor_ln785_59 = xor i1 %tmp_296, true

]]></Node>
<StgValue><ssdm name="xor_ln785_59"/></StgValue>
</operation>

<operation id="1207" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1581  %and_ln785_29 = and i1 %or_ln785_29, %xor_ln785_59

]]></Node>
<StgValue><ssdm name="and_ln785_29"/></StgValue>
</operation>

<operation id="1208" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1582  %and_ln786_87 = and i1 %tmp_300, %select_ln416_29

]]></Node>
<StgValue><ssdm name="and_ln786_87"/></StgValue>
</operation>

<operation id="1209" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1583  %or_ln786_29 = or i1 %and_ln781_29, %and_ln786_87

]]></Node>
<StgValue><ssdm name="or_ln786_29"/></StgValue>
</operation>

<operation id="1210" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1584  %xor_ln786_58 = xor i1 %or_ln786_29, true

]]></Node>
<StgValue><ssdm name="xor_ln786_58"/></StgValue>
</operation>

<operation id="1211" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1585  %and_ln786_88 = and i1 %tmp_296, %xor_ln786_58

]]></Node>
<StgValue><ssdm name="and_ln786_88"/></StgValue>
</operation>

<operation id="1212" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1586  %or_ln340_116 = or i1 %and_ln786_88, %and_ln785_29

]]></Node>
<StgValue><ssdm name="or_ln340_116"/></StgValue>
</operation>

<operation id="1213" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1587  %or_ln340_117 = or i1 %and_ln786_87, %xor_ln785_59

]]></Node>
<StgValue><ssdm name="or_ln340_117"/></StgValue>
</operation>

<operation id="1214" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1588  %or_ln340_118 = or i1 %or_ln340_117, %and_ln781_29

]]></Node>
<StgValue><ssdm name="or_ln340_118"/></StgValue>
</operation>

<operation id="1215" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1589  %select_ln340_58 = select i1 %or_ln340_116, i16 32767, i16 %add_ln415_29

]]></Node>
<StgValue><ssdm name="select_ln340_58"/></StgValue>
</operation>

<operation id="1216" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1590  %select_ln388_58 = select i1 %and_ln786_88, i16 -32768, i16 %add_ln415_29

]]></Node>
<StgValue><ssdm name="select_ln388_58"/></StgValue>
</operation>

<operation id="1217" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1591  %select_ln340_186 = select i1 %or_ln340_118, i16 %select_ln340_58, i16 %select_ln388_58

]]></Node>
<StgValue><ssdm name="select_ln340_186"/></StgValue>
</operation>

<operation id="1218" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:1606  %tmp_30 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_7_2_0_V_r_2, i16 %wt_buff_7_2_1_V_r_2, i16 %wt_buff_7_2_2_V_r_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="1219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:1607  %sext_ln1116_30 = sext i16 %tmp_30 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_30"/></StgValue>
</operation>

<operation id="1220" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:1608  %mul_ln1118_30 = mul nsw i32 %sext_ln1118_2, %sext_ln1116_30

]]></Node>
<StgValue><ssdm name="mul_ln1118_30"/></StgValue>
</operation>

<operation id="1221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1609  %tmp_304 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_30, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="1222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1610  %trunc_ln708_29 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_30, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_29"/></StgValue>
</operation>

<operation id="1223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1612  %tmp_306 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_30, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="1224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1619  %p_Result_3_7_2 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_30, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_7_2"/></StgValue>
</operation>

<operation id="1225" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:1620  %icmp_ln879_60 = icmp eq i5 %p_Result_3_7_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_60"/></StgValue>
</operation>

<operation id="1226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1621  %p_Result_4_7_2 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_30, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_7_2"/></StgValue>
</operation>

<operation id="1227" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:1622  %icmp_ln879_61 = icmp eq i6 %p_Result_4_7_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_61"/></StgValue>
</operation>

<operation id="1228" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:1623  %icmp_ln768_30 = icmp eq i6 %p_Result_4_7_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_30"/></StgValue>
</operation>

<operation id="1229" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:1658  %tmp_31 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_7_3_0_V_r_2, i16 %wt_buff_7_3_1_V_r_2, i16 %wt_buff_7_3_2_V_r_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:1659  %sext_ln1116_31 = sext i16 %tmp_31 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_31"/></StgValue>
</operation>

<operation id="1231" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2074" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:1660  %mul_ln1118_31 = mul nsw i32 %sext_ln1118_3, %sext_ln1116_31

]]></Node>
<StgValue><ssdm name="mul_ln1118_31"/></StgValue>
</operation>

<operation id="1232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1661  %tmp_312 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_31, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="1233" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2076" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1662  %trunc_ln708_30 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_31, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_30"/></StgValue>
</operation>

<operation id="1234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1664  %tmp_314 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_31, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="1235" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1671  %p_Result_3_7_3 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_31, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_7_3"/></StgValue>
</operation>

<operation id="1236" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:1672  %icmp_ln879_62 = icmp eq i5 %p_Result_3_7_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_62"/></StgValue>
</operation>

<operation id="1237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1673  %p_Result_4_7_3 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_31, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_7_3"/></StgValue>
</operation>

<operation id="1238" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:1674  %icmp_ln879_63 = icmp eq i6 %p_Result_4_7_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_63"/></StgValue>
</operation>

<operation id="1239" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:1675  %icmp_ln768_31 = icmp eq i6 %p_Result_4_7_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_31"/></StgValue>
</operation>

<operation id="1240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1718  %tmp_321 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_32, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="1241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:1720  %zext_ln415_32 = zext i1 %tmp_322 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_32"/></StgValue>
</operation>

<operation id="1242" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1721  %add_ln415_32 = add i16 %zext_ln415_32, %trunc_ln708_31

]]></Node>
<StgValue><ssdm name="add_ln415_32"/></StgValue>
</operation>

<operation id="1243" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1722  %tmp_323 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_32, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="1244" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1723  %xor_ln416_32 = xor i1 %tmp_323, true

]]></Node>
<StgValue><ssdm name="xor_ln416_32"/></StgValue>
</operation>

<operation id="1245" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1724  %and_ln416_32 = and i1 %tmp_321, %xor_ln416_32

]]></Node>
<StgValue><ssdm name="and_ln416_32"/></StgValue>
</operation>

<operation id="1246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1725  %tmp_324 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_32, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="1247" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:1727  %icmp_ln879_64 = icmp eq i5 %p_Result_3_8, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_64"/></StgValue>
</operation>

<operation id="1248" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:1729  %icmp_ln879_65 = icmp eq i6 %p_Result_4_8, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_65"/></StgValue>
</operation>

<operation id="1249" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:1730  %icmp_ln768_32 = icmp eq i6 %p_Result_4_8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_32"/></StgValue>
</operation>

<operation id="1250" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:1731  %select_ln777_32 = select i1 %and_ln416_32, i1 %icmp_ln879_65, i1 %icmp_ln768_32

]]></Node>
<StgValue><ssdm name="select_ln777_32"/></StgValue>
</operation>

<operation id="1251" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1732  %tmp_325 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_32, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="1252" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1733  %xor_ln779_32 = xor i1 %tmp_325, true

]]></Node>
<StgValue><ssdm name="xor_ln779_32"/></StgValue>
</operation>

<operation id="1253" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1734  %and_ln779_32 = and i1 %icmp_ln879_64, %xor_ln779_32

]]></Node>
<StgValue><ssdm name="and_ln779_32"/></StgValue>
</operation>

<operation id="1254" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2149" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:1735  %select_ln416_32 = select i1 %and_ln416_32, i1 %and_ln779_32, i1 %icmp_ln879_65

]]></Node>
<StgValue><ssdm name="select_ln416_32"/></StgValue>
</operation>

<operation id="1255" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1736  %and_ln781_32 = and i1 %and_ln416_32, %icmp_ln879_65

]]></Node>
<StgValue><ssdm name="and_ln781_32"/></StgValue>
</operation>

<operation id="1256" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1737  %xor_ln785_64 = xor i1 %select_ln777_32, true

]]></Node>
<StgValue><ssdm name="xor_ln785_64"/></StgValue>
</operation>

<operation id="1257" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1738  %or_ln785_32 = or i1 %tmp_324, %xor_ln785_64

]]></Node>
<StgValue><ssdm name="or_ln785_32"/></StgValue>
</operation>

<operation id="1258" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1739  %xor_ln785_65 = xor i1 %tmp_320, true

]]></Node>
<StgValue><ssdm name="xor_ln785_65"/></StgValue>
</operation>

<operation id="1259" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1740  %and_ln785_32 = and i1 %or_ln785_32, %xor_ln785_65

]]></Node>
<StgValue><ssdm name="and_ln785_32"/></StgValue>
</operation>

<operation id="1260" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1741  %and_ln786_96 = and i1 %tmp_324, %select_ln416_32

]]></Node>
<StgValue><ssdm name="and_ln786_96"/></StgValue>
</operation>

<operation id="1261" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1742  %or_ln786_32 = or i1 %and_ln781_32, %and_ln786_96

]]></Node>
<StgValue><ssdm name="or_ln786_32"/></StgValue>
</operation>

<operation id="1262" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1743  %xor_ln786_64 = xor i1 %or_ln786_32, true

]]></Node>
<StgValue><ssdm name="xor_ln786_64"/></StgValue>
</operation>

<operation id="1263" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1744  %and_ln786_97 = and i1 %tmp_320, %xor_ln786_64

]]></Node>
<StgValue><ssdm name="and_ln786_97"/></StgValue>
</operation>

<operation id="1264" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1745  %or_ln340_128 = or i1 %and_ln786_97, %and_ln785_32

]]></Node>
<StgValue><ssdm name="or_ln340_128"/></StgValue>
</operation>

<operation id="1265" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1746  %or_ln340_129 = or i1 %and_ln786_96, %xor_ln785_65

]]></Node>
<StgValue><ssdm name="or_ln340_129"/></StgValue>
</operation>

<operation id="1266" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1747  %or_ln340_130 = or i1 %or_ln340_129, %and_ln781_32

]]></Node>
<StgValue><ssdm name="or_ln340_130"/></StgValue>
</operation>

<operation id="1267" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1748  %select_ln340_64 = select i1 %or_ln340_128, i16 32767, i16 %add_ln415_32

]]></Node>
<StgValue><ssdm name="select_ln340_64"/></StgValue>
</operation>

<operation id="1268" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1749  %select_ln388_64 = select i1 %and_ln786_97, i16 -32768, i16 %add_ln415_32

]]></Node>
<StgValue><ssdm name="select_ln388_64"/></StgValue>
</operation>

<operation id="1269" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1750  %select_ln340_192 = select i1 %or_ln340_130, i16 %select_ln340_64, i16 %select_ln388_64

]]></Node>
<StgValue><ssdm name="select_ln340_192"/></StgValue>
</operation>

<operation id="1270" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:1751  %sext_ln703_64 = sext i16 %buff_out_8_V_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_64"/></StgValue>
</operation>

<operation id="1271" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:1752  %sext_ln703_65 = sext i16 %select_ln340_192 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_65"/></StgValue>
</operation>

<operation id="1272" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:1753  %add_ln1192_32 = add nsw i17 %sext_ln703_64, %sext_ln703_65

]]></Node>
<StgValue><ssdm name="add_ln1192_32"/></StgValue>
</operation>

<operation id="1273" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:1754  %tmp_326 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_32, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="1274" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1755  %add_ln703_32 = add i16 %select_ln340_192, %buff_out_8_V_load

]]></Node>
<StgValue><ssdm name="add_ln703_32"/></StgValue>
</operation>

<operation id="1275" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1756  %tmp_327 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_32, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="1276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1770  %tmp_329 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_33, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="1277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2186" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:1772  %zext_ln415_33 = zext i1 %tmp_330 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_33"/></StgValue>
</operation>

<operation id="1278" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1773  %add_ln415_33 = add i16 %zext_ln415_33, %trunc_ln708_32

]]></Node>
<StgValue><ssdm name="add_ln415_33"/></StgValue>
</operation>

<operation id="1279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1774  %tmp_331 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_33, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="1280" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1775  %xor_ln416_33 = xor i1 %tmp_331, true

]]></Node>
<StgValue><ssdm name="xor_ln416_33"/></StgValue>
</operation>

<operation id="1281" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1776  %and_ln416_33 = and i1 %tmp_329, %xor_ln416_33

]]></Node>
<StgValue><ssdm name="and_ln416_33"/></StgValue>
</operation>

<operation id="1282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1777  %tmp_332 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_33, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="1283" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:1779  %icmp_ln879_66 = icmp eq i5 %p_Result_3_8_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_66"/></StgValue>
</operation>

<operation id="1284" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:1781  %icmp_ln879_67 = icmp eq i6 %p_Result_4_8_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_67"/></StgValue>
</operation>

<operation id="1285" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:1782  %icmp_ln768_33 = icmp eq i6 %p_Result_4_8_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_33"/></StgValue>
</operation>

<operation id="1286" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:1783  %select_ln777_33 = select i1 %and_ln416_33, i1 %icmp_ln879_67, i1 %icmp_ln768_33

]]></Node>
<StgValue><ssdm name="select_ln777_33"/></StgValue>
</operation>

<operation id="1287" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1784  %tmp_333 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_33, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="1288" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1785  %xor_ln779_33 = xor i1 %tmp_333, true

]]></Node>
<StgValue><ssdm name="xor_ln779_33"/></StgValue>
</operation>

<operation id="1289" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1786  %and_ln779_33 = and i1 %icmp_ln879_66, %xor_ln779_33

]]></Node>
<StgValue><ssdm name="and_ln779_33"/></StgValue>
</operation>

<operation id="1290" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:1787  %select_ln416_33 = select i1 %and_ln416_33, i1 %and_ln779_33, i1 %icmp_ln879_67

]]></Node>
<StgValue><ssdm name="select_ln416_33"/></StgValue>
</operation>

<operation id="1291" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1788  %and_ln781_33 = and i1 %and_ln416_33, %icmp_ln879_67

]]></Node>
<StgValue><ssdm name="and_ln781_33"/></StgValue>
</operation>

<operation id="1292" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1789  %xor_ln785_66 = xor i1 %select_ln777_33, true

]]></Node>
<StgValue><ssdm name="xor_ln785_66"/></StgValue>
</operation>

<operation id="1293" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1790  %or_ln785_33 = or i1 %tmp_332, %xor_ln785_66

]]></Node>
<StgValue><ssdm name="or_ln785_33"/></StgValue>
</operation>

<operation id="1294" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1791  %xor_ln785_67 = xor i1 %tmp_328, true

]]></Node>
<StgValue><ssdm name="xor_ln785_67"/></StgValue>
</operation>

<operation id="1295" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1792  %and_ln785_33 = and i1 %or_ln785_33, %xor_ln785_67

]]></Node>
<StgValue><ssdm name="and_ln785_33"/></StgValue>
</operation>

<operation id="1296" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1793  %and_ln786_99 = and i1 %tmp_332, %select_ln416_33

]]></Node>
<StgValue><ssdm name="and_ln786_99"/></StgValue>
</operation>

<operation id="1297" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1794  %or_ln786_33 = or i1 %and_ln781_33, %and_ln786_99

]]></Node>
<StgValue><ssdm name="or_ln786_33"/></StgValue>
</operation>

<operation id="1298" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1795  %xor_ln786_66 = xor i1 %or_ln786_33, true

]]></Node>
<StgValue><ssdm name="xor_ln786_66"/></StgValue>
</operation>

<operation id="1299" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1796  %and_ln786_100 = and i1 %tmp_328, %xor_ln786_66

]]></Node>
<StgValue><ssdm name="and_ln786_100"/></StgValue>
</operation>

<operation id="1300" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1797  %or_ln340_132 = or i1 %and_ln786_100, %and_ln785_33

]]></Node>
<StgValue><ssdm name="or_ln340_132"/></StgValue>
</operation>

<operation id="1301" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1798  %or_ln340_133 = or i1 %and_ln786_99, %xor_ln785_67

]]></Node>
<StgValue><ssdm name="or_ln340_133"/></StgValue>
</operation>

<operation id="1302" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1799  %or_ln340_134 = or i1 %or_ln340_133, %and_ln781_33

]]></Node>
<StgValue><ssdm name="or_ln340_134"/></StgValue>
</operation>

<operation id="1303" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1800  %select_ln340_66 = select i1 %or_ln340_132, i16 32767, i16 %add_ln415_33

]]></Node>
<StgValue><ssdm name="select_ln340_66"/></StgValue>
</operation>

<operation id="1304" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1801  %select_ln388_66 = select i1 %and_ln786_100, i16 -32768, i16 %add_ln415_33

]]></Node>
<StgValue><ssdm name="select_ln388_66"/></StgValue>
</operation>

<operation id="1305" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2216" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1802  %select_ln340_194 = select i1 %or_ln340_134, i16 %select_ln340_66, i16 %select_ln388_66

]]></Node>
<StgValue><ssdm name="select_ln340_194"/></StgValue>
</operation>

<operation id="1306" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:1817  %tmp_34 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_8_2_0_V_r_2, i16 %wt_buff_8_2_1_V_r_2, i16 %wt_buff_8_2_2_V_r_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="1307" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:1818  %sext_ln1116_34 = sext i16 %tmp_34 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_34"/></StgValue>
</operation>

<operation id="1308" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:1819  %mul_ln1118_34 = mul nsw i32 %sext_ln1118_2, %sext_ln1116_34

]]></Node>
<StgValue><ssdm name="mul_ln1118_34"/></StgValue>
</operation>

<operation id="1309" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1820  %tmp_336 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_34, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="1310" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1821  %trunc_ln708_33 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_34, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_33"/></StgValue>
</operation>

<operation id="1311" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1823  %tmp_338 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_34, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="1312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2244" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1830  %p_Result_3_8_2 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_34, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_8_2"/></StgValue>
</operation>

<operation id="1313" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:1831  %icmp_ln879_68 = icmp eq i5 %p_Result_3_8_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_68"/></StgValue>
</operation>

<operation id="1314" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2246" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1832  %p_Result_4_8_2 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_34, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_8_2"/></StgValue>
</operation>

<operation id="1315" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:1833  %icmp_ln879_69 = icmp eq i6 %p_Result_4_8_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_69"/></StgValue>
</operation>

<operation id="1316" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:1834  %icmp_ln768_34 = icmp eq i6 %p_Result_4_8_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_34"/></StgValue>
</operation>

<operation id="1317" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2283" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:1869  %tmp_35 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_8_3_0_V_r_2, i16 %wt_buff_8_3_1_V_r_2, i16 %wt_buff_8_3_2_V_r_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="1318" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2284" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:1870  %sext_ln1116_35 = sext i16 %tmp_35 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_35"/></StgValue>
</operation>

<operation id="1319" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:1871  %mul_ln1118_35 = mul nsw i32 %sext_ln1118_3, %sext_ln1116_35

]]></Node>
<StgValue><ssdm name="mul_ln1118_35"/></StgValue>
</operation>

<operation id="1320" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2286" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1872  %tmp_344 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_35, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="1321" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1873  %trunc_ln708_34 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_35, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_34"/></StgValue>
</operation>

<operation id="1322" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1875  %tmp_346 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_35, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="1323" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2296" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1882  %p_Result_3_8_3 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_35, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_8_3"/></StgValue>
</operation>

<operation id="1324" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:1883  %icmp_ln879_70 = icmp eq i5 %p_Result_3_8_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_70"/></StgValue>
</operation>

<operation id="1325" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:1884  %p_Result_4_8_3 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_35, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_8_3"/></StgValue>
</operation>

<operation id="1326" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:1885  %icmp_ln879_71 = icmp eq i6 %p_Result_4_8_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_71"/></StgValue>
</operation>

<operation id="1327" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:1886  %icmp_ln768_35 = icmp eq i6 %p_Result_4_8_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_35"/></StgValue>
</operation>

<operation id="1328" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1929  %tmp_353 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_36, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="1329" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2345" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:1931  %zext_ln415_36 = zext i1 %tmp_354 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_36"/></StgValue>
</operation>

<operation id="1330" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2346" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1932  %add_ln415_36 = add i16 %zext_ln415_36, %trunc_ln708_35

]]></Node>
<StgValue><ssdm name="add_ln415_36"/></StgValue>
</operation>

<operation id="1331" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2347" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1933  %tmp_355 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_36, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="1332" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1934  %xor_ln416_36 = xor i1 %tmp_355, true

]]></Node>
<StgValue><ssdm name="xor_ln416_36"/></StgValue>
</operation>

<operation id="1333" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1935  %and_ln416_36 = and i1 %tmp_353, %xor_ln416_36

]]></Node>
<StgValue><ssdm name="and_ln416_36"/></StgValue>
</operation>

<operation id="1334" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2350" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1936  %tmp_356 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_36, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="1335" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:1938  %icmp_ln879_72 = icmp eq i5 %p_Result_3_9, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_72"/></StgValue>
</operation>

<operation id="1336" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2354" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:1940  %icmp_ln879_73 = icmp eq i6 %p_Result_4_9, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_73"/></StgValue>
</operation>

<operation id="1337" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2355" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:1941  %icmp_ln768_36 = icmp eq i6 %p_Result_4_9, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_36"/></StgValue>
</operation>

<operation id="1338" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:1942  %select_ln777_36 = select i1 %and_ln416_36, i1 %icmp_ln879_73, i1 %icmp_ln768_36

]]></Node>
<StgValue><ssdm name="select_ln777_36"/></StgValue>
</operation>

<operation id="1339" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2357" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1943  %tmp_357 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_36, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="1340" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1944  %xor_ln779_36 = xor i1 %tmp_357, true

]]></Node>
<StgValue><ssdm name="xor_ln779_36"/></StgValue>
</operation>

<operation id="1341" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1945  %and_ln779_36 = and i1 %icmp_ln879_72, %xor_ln779_36

]]></Node>
<StgValue><ssdm name="and_ln779_36"/></StgValue>
</operation>

<operation id="1342" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:1946  %select_ln416_36 = select i1 %and_ln416_36, i1 %and_ln779_36, i1 %icmp_ln879_73

]]></Node>
<StgValue><ssdm name="select_ln416_36"/></StgValue>
</operation>

<operation id="1343" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1947  %and_ln781_36 = and i1 %and_ln416_36, %icmp_ln879_73

]]></Node>
<StgValue><ssdm name="and_ln781_36"/></StgValue>
</operation>

<operation id="1344" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1948  %xor_ln785_72 = xor i1 %select_ln777_36, true

]]></Node>
<StgValue><ssdm name="xor_ln785_72"/></StgValue>
</operation>

<operation id="1345" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1949  %or_ln785_36 = or i1 %tmp_356, %xor_ln785_72

]]></Node>
<StgValue><ssdm name="or_ln785_36"/></StgValue>
</operation>

<operation id="1346" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1950  %xor_ln785_73 = xor i1 %tmp_352, true

]]></Node>
<StgValue><ssdm name="xor_ln785_73"/></StgValue>
</operation>

<operation id="1347" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1951  %and_ln785_36 = and i1 %or_ln785_36, %xor_ln785_73

]]></Node>
<StgValue><ssdm name="and_ln785_36"/></StgValue>
</operation>

<operation id="1348" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1952  %and_ln786_108 = and i1 %tmp_356, %select_ln416_36

]]></Node>
<StgValue><ssdm name="and_ln786_108"/></StgValue>
</operation>

<operation id="1349" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1953  %or_ln786_36 = or i1 %and_ln781_36, %and_ln786_108

]]></Node>
<StgValue><ssdm name="or_ln786_36"/></StgValue>
</operation>

<operation id="1350" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1954  %xor_ln786_72 = xor i1 %or_ln786_36, true

]]></Node>
<StgValue><ssdm name="xor_ln786_72"/></StgValue>
</operation>

<operation id="1351" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1955  %and_ln786_109 = and i1 %tmp_352, %xor_ln786_72

]]></Node>
<StgValue><ssdm name="and_ln786_109"/></StgValue>
</operation>

<operation id="1352" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1956  %or_ln340_144 = or i1 %and_ln786_109, %and_ln785_36

]]></Node>
<StgValue><ssdm name="or_ln340_144"/></StgValue>
</operation>

<operation id="1353" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1957  %or_ln340_145 = or i1 %and_ln786_108, %xor_ln785_73

]]></Node>
<StgValue><ssdm name="or_ln340_145"/></StgValue>
</operation>

<operation id="1354" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1958  %or_ln340_146 = or i1 %or_ln340_145, %and_ln781_36

]]></Node>
<StgValue><ssdm name="or_ln340_146"/></StgValue>
</operation>

<operation id="1355" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1959  %select_ln340_72 = select i1 %or_ln340_144, i16 32767, i16 %add_ln415_36

]]></Node>
<StgValue><ssdm name="select_ln340_72"/></StgValue>
</operation>

<operation id="1356" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1960  %select_ln388_72 = select i1 %and_ln786_109, i16 -32768, i16 %add_ln415_36

]]></Node>
<StgValue><ssdm name="select_ln388_72"/></StgValue>
</operation>

<operation id="1357" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2375" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1961  %select_ln340_200 = select i1 %or_ln340_146, i16 %select_ln340_72, i16 %select_ln388_72

]]></Node>
<StgValue><ssdm name="select_ln340_200"/></StgValue>
</operation>

<operation id="1358" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:1962  %sext_ln703_72 = sext i16 %buff_out_9_V_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_72"/></StgValue>
</operation>

<operation id="1359" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2377" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:1963  %sext_ln703_73 = sext i16 %select_ln340_200 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_73"/></StgValue>
</operation>

<operation id="1360" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2378" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:1964  %add_ln1192_36 = add nsw i17 %sext_ln703_72, %sext_ln703_73

]]></Node>
<StgValue><ssdm name="add_ln1192_36"/></StgValue>
</operation>

<operation id="1361" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:1965  %tmp_358 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_36, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="1362" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1966  %add_ln703_36 = add i16 %select_ln340_200, %buff_out_9_V_load

]]></Node>
<StgValue><ssdm name="add_ln703_36"/></StgValue>
</operation>

<operation id="1363" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2381" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1967  %tmp_359 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_36, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="1364" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2395" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1981  %tmp_361 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_37, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="1365" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:1983  %zext_ln415_37 = zext i1 %tmp_362 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_37"/></StgValue>
</operation>

<operation id="1366" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2398" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1984  %add_ln415_37 = add i16 %zext_ln415_37, %trunc_ln708_36

]]></Node>
<StgValue><ssdm name="add_ln415_37"/></StgValue>
</operation>

<operation id="1367" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2399" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1985  %tmp_363 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_37, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="1368" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1986  %xor_ln416_37 = xor i1 %tmp_363, true

]]></Node>
<StgValue><ssdm name="xor_ln416_37"/></StgValue>
</operation>

<operation id="1369" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1987  %and_ln416_37 = and i1 %tmp_361, %xor_ln416_37

]]></Node>
<StgValue><ssdm name="and_ln416_37"/></StgValue>
</operation>

<operation id="1370" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1988  %tmp_364 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_37, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="1371" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:1990  %icmp_ln879_74 = icmp eq i5 %p_Result_3_9_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_74"/></StgValue>
</operation>

<operation id="1372" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2406" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:1992  %icmp_ln879_75 = icmp eq i6 %p_Result_4_9_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_75"/></StgValue>
</operation>

<operation id="1373" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:1993  %icmp_ln768_37 = icmp eq i6 %p_Result_4_9_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_37"/></StgValue>
</operation>

<operation id="1374" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:1994  %select_ln777_37 = select i1 %and_ln416_37, i1 %icmp_ln879_75, i1 %icmp_ln768_37

]]></Node>
<StgValue><ssdm name="select_ln777_37"/></StgValue>
</operation>

<operation id="1375" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1995  %tmp_365 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_37, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="1376" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1996  %xor_ln779_37 = xor i1 %tmp_365, true

]]></Node>
<StgValue><ssdm name="xor_ln779_37"/></StgValue>
</operation>

<operation id="1377" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1997  %and_ln779_37 = and i1 %icmp_ln879_74, %xor_ln779_37

]]></Node>
<StgValue><ssdm name="and_ln779_37"/></StgValue>
</operation>

<operation id="1378" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:1998  %select_ln416_37 = select i1 %and_ln416_37, i1 %and_ln779_37, i1 %icmp_ln879_75

]]></Node>
<StgValue><ssdm name="select_ln416_37"/></StgValue>
</operation>

<operation id="1379" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1999  %and_ln781_37 = and i1 %and_ln416_37, %icmp_ln879_75

]]></Node>
<StgValue><ssdm name="and_ln781_37"/></StgValue>
</operation>

<operation id="1380" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2000  %xor_ln785_74 = xor i1 %select_ln777_37, true

]]></Node>
<StgValue><ssdm name="xor_ln785_74"/></StgValue>
</operation>

<operation id="1381" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2001  %or_ln785_37 = or i1 %tmp_364, %xor_ln785_74

]]></Node>
<StgValue><ssdm name="or_ln785_37"/></StgValue>
</operation>

<operation id="1382" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2002  %xor_ln785_75 = xor i1 %tmp_360, true

]]></Node>
<StgValue><ssdm name="xor_ln785_75"/></StgValue>
</operation>

<operation id="1383" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2003  %and_ln785_37 = and i1 %or_ln785_37, %xor_ln785_75

]]></Node>
<StgValue><ssdm name="and_ln785_37"/></StgValue>
</operation>

<operation id="1384" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2004  %and_ln786_111 = and i1 %tmp_364, %select_ln416_37

]]></Node>
<StgValue><ssdm name="and_ln786_111"/></StgValue>
</operation>

<operation id="1385" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2005  %or_ln786_37 = or i1 %and_ln781_37, %and_ln786_111

]]></Node>
<StgValue><ssdm name="or_ln786_37"/></StgValue>
</operation>

<operation id="1386" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2006  %xor_ln786_74 = xor i1 %or_ln786_37, true

]]></Node>
<StgValue><ssdm name="xor_ln786_74"/></StgValue>
</operation>

<operation id="1387" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2007  %and_ln786_112 = and i1 %tmp_360, %xor_ln786_74

]]></Node>
<StgValue><ssdm name="and_ln786_112"/></StgValue>
</operation>

<operation id="1388" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2008  %or_ln340_148 = or i1 %and_ln786_112, %and_ln785_37

]]></Node>
<StgValue><ssdm name="or_ln340_148"/></StgValue>
</operation>

<operation id="1389" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2009  %or_ln340_149 = or i1 %and_ln786_111, %xor_ln785_75

]]></Node>
<StgValue><ssdm name="or_ln340_149"/></StgValue>
</operation>

<operation id="1390" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2010  %or_ln340_150 = or i1 %or_ln340_149, %and_ln781_37

]]></Node>
<StgValue><ssdm name="or_ln340_150"/></StgValue>
</operation>

<operation id="1391" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2011  %select_ln340_74 = select i1 %or_ln340_148, i16 32767, i16 %add_ln415_37

]]></Node>
<StgValue><ssdm name="select_ln340_74"/></StgValue>
</operation>

<operation id="1392" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2012  %select_ln388_74 = select i1 %and_ln786_112, i16 -32768, i16 %add_ln415_37

]]></Node>
<StgValue><ssdm name="select_ln388_74"/></StgValue>
</operation>

<operation id="1393" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2427" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2013  %select_ln340_202 = select i1 %or_ln340_150, i16 %select_ln340_74, i16 %select_ln388_74

]]></Node>
<StgValue><ssdm name="select_ln340_202"/></StgValue>
</operation>

<operation id="1394" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2442" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:2028  %tmp_38 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_9_2_0_V_r_2, i16 %wt_buff_9_2_1_V_r_2, i16 %wt_buff_9_2_2_V_r_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1395" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:2029  %sext_ln1116_38 = sext i16 %tmp_38 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_38"/></StgValue>
</operation>

<operation id="1396" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:2030  %mul_ln1118_38 = mul nsw i32 %sext_ln1118_2, %sext_ln1116_38

]]></Node>
<StgValue><ssdm name="mul_ln1118_38"/></StgValue>
</operation>

<operation id="1397" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2445" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2031  %tmp_368 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_38, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="1398" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2446" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2032  %trunc_ln708_37 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_38, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_37"/></StgValue>
</operation>

<operation id="1399" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2034  %tmp_370 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_38, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="1400" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2455" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2041  %p_Result_3_9_2 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_38, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_9_2"/></StgValue>
</operation>

<operation id="1401" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2456" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:2042  %icmp_ln879_76 = icmp eq i5 %p_Result_3_9_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_76"/></StgValue>
</operation>

<operation id="1402" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2043  %p_Result_4_9_2 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_38, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_9_2"/></StgValue>
</operation>

<operation id="1403" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2458" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:2044  %icmp_ln879_77 = icmp eq i6 %p_Result_4_9_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_77"/></StgValue>
</operation>

<operation id="1404" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2459" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:2045  %icmp_ln768_38 = icmp eq i6 %p_Result_4_9_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_38"/></StgValue>
</operation>

<operation id="1405" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2494" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:2080  %tmp_39 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_9_3_0_V_r_2, i16 %wt_buff_9_3_1_V_r_2, i16 %wt_buff_9_3_2_V_r_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="1406" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2495" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:2081  %sext_ln1116_39 = sext i16 %tmp_39 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_39"/></StgValue>
</operation>

<operation id="1407" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:2082  %mul_ln1118_39 = mul nsw i32 %sext_ln1118_3, %sext_ln1116_39

]]></Node>
<StgValue><ssdm name="mul_ln1118_39"/></StgValue>
</operation>

<operation id="1408" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2497" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2083  %tmp_376 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_39, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="1409" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2498" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2084  %trunc_ln708_38 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_39, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_38"/></StgValue>
</operation>

<operation id="1410" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2500" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2086  %tmp_378 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_39, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="1411" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2093  %p_Result_3_9_3 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_39, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_9_3"/></StgValue>
</operation>

<operation id="1412" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2508" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:2094  %icmp_ln879_78 = icmp eq i5 %p_Result_3_9_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_78"/></StgValue>
</operation>

<operation id="1413" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2509" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2095  %p_Result_4_9_3 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_39, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_9_3"/></StgValue>
</operation>

<operation id="1414" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2510" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:2096  %icmp_ln879_79 = icmp eq i6 %p_Result_4_9_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_79"/></StgValue>
</operation>

<operation id="1415" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:2097  %icmp_ln768_39 = icmp eq i6 %p_Result_4_9_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_39"/></StgValue>
</operation>

<operation id="1416" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2554" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2140  %tmp_385 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_40, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="1417" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:2142  %zext_ln415_40 = zext i1 %tmp_386 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_40"/></StgValue>
</operation>

<operation id="1418" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2557" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:2143  %add_ln415_40 = add i16 %zext_ln415_40, %trunc_ln708_39

]]></Node>
<StgValue><ssdm name="add_ln415_40"/></StgValue>
</operation>

<operation id="1419" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2144  %tmp_387 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_40, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="1420" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2145  %xor_ln416_40 = xor i1 %tmp_387, true

]]></Node>
<StgValue><ssdm name="xor_ln416_40"/></StgValue>
</operation>

<operation id="1421" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2146  %and_ln416_40 = and i1 %tmp_385, %xor_ln416_40

]]></Node>
<StgValue><ssdm name="and_ln416_40"/></StgValue>
</operation>

<operation id="1422" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2561" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2147  %tmp_388 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_40, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="1423" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:2149  %icmp_ln879_80 = icmp eq i5 %p_Result_3_s, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_80"/></StgValue>
</operation>

<operation id="1424" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:2151  %icmp_ln879_81 = icmp eq i6 %p_Result_4_s, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_81"/></StgValue>
</operation>

<operation id="1425" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:2152  %icmp_ln768_40 = icmp eq i6 %p_Result_4_s, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_40"/></StgValue>
</operation>

<operation id="1426" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2567" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:2153  %select_ln777_40 = select i1 %and_ln416_40, i1 %icmp_ln879_81, i1 %icmp_ln768_40

]]></Node>
<StgValue><ssdm name="select_ln777_40"/></StgValue>
</operation>

<operation id="1427" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2154  %tmp_389 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_40, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="1428" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2155  %xor_ln779_40 = xor i1 %tmp_389, true

]]></Node>
<StgValue><ssdm name="xor_ln779_40"/></StgValue>
</operation>

<operation id="1429" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2156  %and_ln779_40 = and i1 %icmp_ln879_80, %xor_ln779_40

]]></Node>
<StgValue><ssdm name="and_ln779_40"/></StgValue>
</operation>

<operation id="1430" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2571" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:2157  %select_ln416_40 = select i1 %and_ln416_40, i1 %and_ln779_40, i1 %icmp_ln879_81

]]></Node>
<StgValue><ssdm name="select_ln416_40"/></StgValue>
</operation>

<operation id="1431" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2158  %and_ln781_40 = and i1 %and_ln416_40, %icmp_ln879_81

]]></Node>
<StgValue><ssdm name="and_ln781_40"/></StgValue>
</operation>

<operation id="1432" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2159  %xor_ln785_80 = xor i1 %select_ln777_40, true

]]></Node>
<StgValue><ssdm name="xor_ln785_80"/></StgValue>
</operation>

<operation id="1433" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2160  %or_ln785_40 = or i1 %tmp_388, %xor_ln785_80

]]></Node>
<StgValue><ssdm name="or_ln785_40"/></StgValue>
</operation>

<operation id="1434" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2161  %xor_ln785_81 = xor i1 %tmp_384, true

]]></Node>
<StgValue><ssdm name="xor_ln785_81"/></StgValue>
</operation>

<operation id="1435" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2162  %and_ln785_40 = and i1 %or_ln785_40, %xor_ln785_81

]]></Node>
<StgValue><ssdm name="and_ln785_40"/></StgValue>
</operation>

<operation id="1436" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2163  %and_ln786_120 = and i1 %tmp_388, %select_ln416_40

]]></Node>
<StgValue><ssdm name="and_ln786_120"/></StgValue>
</operation>

<operation id="1437" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2164  %or_ln786_40 = or i1 %and_ln781_40, %and_ln786_120

]]></Node>
<StgValue><ssdm name="or_ln786_40"/></StgValue>
</operation>

<operation id="1438" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2165  %xor_ln786_80 = xor i1 %or_ln786_40, true

]]></Node>
<StgValue><ssdm name="xor_ln786_80"/></StgValue>
</operation>

<operation id="1439" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2166  %and_ln786_121 = and i1 %tmp_384, %xor_ln786_80

]]></Node>
<StgValue><ssdm name="and_ln786_121"/></StgValue>
</operation>

<operation id="1440" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2167  %or_ln340_160 = or i1 %and_ln786_121, %and_ln785_40

]]></Node>
<StgValue><ssdm name="or_ln340_160"/></StgValue>
</operation>

<operation id="1441" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2168  %or_ln340_161 = or i1 %and_ln786_120, %xor_ln785_81

]]></Node>
<StgValue><ssdm name="or_ln340_161"/></StgValue>
</operation>

<operation id="1442" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2169  %or_ln340_162 = or i1 %or_ln340_161, %and_ln781_40

]]></Node>
<StgValue><ssdm name="or_ln340_162"/></StgValue>
</operation>

<operation id="1443" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2584" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2170  %select_ln340_80 = select i1 %or_ln340_160, i16 32767, i16 %add_ln415_40

]]></Node>
<StgValue><ssdm name="select_ln340_80"/></StgValue>
</operation>

<operation id="1444" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2585" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2171  %select_ln388_80 = select i1 %and_ln786_121, i16 -32768, i16 %add_ln415_40

]]></Node>
<StgValue><ssdm name="select_ln388_80"/></StgValue>
</operation>

<operation id="1445" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2586" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2172  %select_ln340_208 = select i1 %or_ln340_162, i16 %select_ln340_80, i16 %select_ln388_80

]]></Node>
<StgValue><ssdm name="select_ln340_208"/></StgValue>
</operation>

<operation id="1446" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2587" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:2173  %sext_ln703_80 = sext i16 %buff_out_10_V_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_80"/></StgValue>
</operation>

<operation id="1447" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2588" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:2174  %sext_ln703_81 = sext i16 %select_ln340_208 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_81"/></StgValue>
</operation>

<operation id="1448" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2589" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:2175  %add_ln1192_40 = add nsw i17 %sext_ln703_80, %sext_ln703_81

]]></Node>
<StgValue><ssdm name="add_ln1192_40"/></StgValue>
</operation>

<operation id="1449" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:2176  %tmp_390 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_40, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="1450" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2591" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:2177  %add_ln703_40 = add i16 %select_ln340_208, %buff_out_10_V_load

]]></Node>
<StgValue><ssdm name="add_ln703_40"/></StgValue>
</operation>

<operation id="1451" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2592" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2178  %tmp_391 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_40, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="1452" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2606" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2192  %tmp_393 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_41, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="1453" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2608" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:2194  %zext_ln415_41 = zext i1 %tmp_394 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_41"/></StgValue>
</operation>

<operation id="1454" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2609" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:2195  %add_ln415_41 = add i16 %zext_ln415_41, %trunc_ln708_40

]]></Node>
<StgValue><ssdm name="add_ln415_41"/></StgValue>
</operation>

<operation id="1455" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2610" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2196  %tmp_395 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_41, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="1456" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2197  %xor_ln416_41 = xor i1 %tmp_395, true

]]></Node>
<StgValue><ssdm name="xor_ln416_41"/></StgValue>
</operation>

<operation id="1457" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2198  %and_ln416_41 = and i1 %tmp_393, %xor_ln416_41

]]></Node>
<StgValue><ssdm name="and_ln416_41"/></StgValue>
</operation>

<operation id="1458" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2613" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2199  %tmp_396 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_41, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="1459" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2615" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:2201  %icmp_ln879_82 = icmp eq i5 %p_Result_3_10_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_82"/></StgValue>
</operation>

<operation id="1460" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2617" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:2203  %icmp_ln879_83 = icmp eq i6 %p_Result_4_10_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_83"/></StgValue>
</operation>

<operation id="1461" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:2204  %icmp_ln768_41 = icmp eq i6 %p_Result_4_10_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_41"/></StgValue>
</operation>

<operation id="1462" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2619" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:2205  %select_ln777_41 = select i1 %and_ln416_41, i1 %icmp_ln879_83, i1 %icmp_ln768_41

]]></Node>
<StgValue><ssdm name="select_ln777_41"/></StgValue>
</operation>

<operation id="1463" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2620" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2206  %tmp_397 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_41, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="1464" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2207  %xor_ln779_41 = xor i1 %tmp_397, true

]]></Node>
<StgValue><ssdm name="xor_ln779_41"/></StgValue>
</operation>

<operation id="1465" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2208  %and_ln779_41 = and i1 %icmp_ln879_82, %xor_ln779_41

]]></Node>
<StgValue><ssdm name="and_ln779_41"/></StgValue>
</operation>

<operation id="1466" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2623" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:2209  %select_ln416_41 = select i1 %and_ln416_41, i1 %and_ln779_41, i1 %icmp_ln879_83

]]></Node>
<StgValue><ssdm name="select_ln416_41"/></StgValue>
</operation>

<operation id="1467" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2210  %and_ln781_41 = and i1 %and_ln416_41, %icmp_ln879_83

]]></Node>
<StgValue><ssdm name="and_ln781_41"/></StgValue>
</operation>

<operation id="1468" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2211  %xor_ln785_82 = xor i1 %select_ln777_41, true

]]></Node>
<StgValue><ssdm name="xor_ln785_82"/></StgValue>
</operation>

<operation id="1469" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2212  %or_ln785_41 = or i1 %tmp_396, %xor_ln785_82

]]></Node>
<StgValue><ssdm name="or_ln785_41"/></StgValue>
</operation>

<operation id="1470" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2213  %xor_ln785_83 = xor i1 %tmp_392, true

]]></Node>
<StgValue><ssdm name="xor_ln785_83"/></StgValue>
</operation>

<operation id="1471" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2214  %and_ln785_41 = and i1 %or_ln785_41, %xor_ln785_83

]]></Node>
<StgValue><ssdm name="and_ln785_41"/></StgValue>
</operation>

<operation id="1472" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2215  %and_ln786_123 = and i1 %tmp_396, %select_ln416_41

]]></Node>
<StgValue><ssdm name="and_ln786_123"/></StgValue>
</operation>

<operation id="1473" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2216  %or_ln786_41 = or i1 %and_ln781_41, %and_ln786_123

]]></Node>
<StgValue><ssdm name="or_ln786_41"/></StgValue>
</operation>

<operation id="1474" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2217  %xor_ln786_82 = xor i1 %or_ln786_41, true

]]></Node>
<StgValue><ssdm name="xor_ln786_82"/></StgValue>
</operation>

<operation id="1475" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2218  %and_ln786_124 = and i1 %tmp_392, %xor_ln786_82

]]></Node>
<StgValue><ssdm name="and_ln786_124"/></StgValue>
</operation>

<operation id="1476" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2219  %or_ln340_164 = or i1 %and_ln786_124, %and_ln785_41

]]></Node>
<StgValue><ssdm name="or_ln340_164"/></StgValue>
</operation>

<operation id="1477" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2220  %or_ln340_165 = or i1 %and_ln786_123, %xor_ln785_83

]]></Node>
<StgValue><ssdm name="or_ln340_165"/></StgValue>
</operation>

<operation id="1478" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2221  %or_ln340_166 = or i1 %or_ln340_165, %and_ln781_41

]]></Node>
<StgValue><ssdm name="or_ln340_166"/></StgValue>
</operation>

<operation id="1479" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2636" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2222  %select_ln340_82 = select i1 %or_ln340_164, i16 32767, i16 %add_ln415_41

]]></Node>
<StgValue><ssdm name="select_ln340_82"/></StgValue>
</operation>

<operation id="1480" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2637" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2223  %select_ln388_82 = select i1 %and_ln786_124, i16 -32768, i16 %add_ln415_41

]]></Node>
<StgValue><ssdm name="select_ln388_82"/></StgValue>
</operation>

<operation id="1481" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2638" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2224  %select_ln340_210 = select i1 %or_ln340_166, i16 %select_ln340_82, i16 %select_ln388_82

]]></Node>
<StgValue><ssdm name="select_ln340_210"/></StgValue>
</operation>

<operation id="1482" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2653" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:2239  %tmp_42 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_10_2_0_V_2, i16 %wt_buff_10_2_1_V_2, i16 %wt_buff_10_2_2_V_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1483" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2654" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:2240  %sext_ln1116_42 = sext i16 %tmp_42 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_42"/></StgValue>
</operation>

<operation id="1484" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:2241  %mul_ln1118_42 = mul nsw i32 %sext_ln1118_2, %sext_ln1116_42

]]></Node>
<StgValue><ssdm name="mul_ln1118_42"/></StgValue>
</operation>

<operation id="1485" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2656" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2242  %tmp_400 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_42, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_400"/></StgValue>
</operation>

<operation id="1486" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2657" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2243  %trunc_ln708_41 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_42, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_41"/></StgValue>
</operation>

<operation id="1487" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2659" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2245  %tmp_402 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_42, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_402"/></StgValue>
</operation>

<operation id="1488" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2666" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2252  %p_Result_3_10_2 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_42, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_10_2"/></StgValue>
</operation>

<operation id="1489" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2667" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:2253  %icmp_ln879_84 = icmp eq i5 %p_Result_3_10_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_84"/></StgValue>
</operation>

<operation id="1490" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2668" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2254  %p_Result_4_10_2 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_42, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_10_2"/></StgValue>
</operation>

<operation id="1491" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2669" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:2255  %icmp_ln879_85 = icmp eq i6 %p_Result_4_10_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_85"/></StgValue>
</operation>

<operation id="1492" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2670" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:2256  %icmp_ln768_42 = icmp eq i6 %p_Result_4_10_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_42"/></StgValue>
</operation>

<operation id="1493" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2705" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:2291  %tmp_43 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_10_3_0_V_2, i16 %wt_buff_10_3_1_V_2, i16 %wt_buff_10_3_2_V_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1494" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2706" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:2292  %sext_ln1116_43 = sext i16 %tmp_43 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_43"/></StgValue>
</operation>

<operation id="1495" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:2293  %mul_ln1118_43 = mul nsw i32 %sext_ln1118_3, %sext_ln1116_43

]]></Node>
<StgValue><ssdm name="mul_ln1118_43"/></StgValue>
</operation>

<operation id="1496" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2708" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2294  %tmp_408 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_43, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="1497" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2709" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2295  %trunc_ln708_42 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_43, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_42"/></StgValue>
</operation>

<operation id="1498" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2711" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2297  %tmp_410 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_43, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="1499" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2718" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2304  %p_Result_3_10_3 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_43, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_10_3"/></StgValue>
</operation>

<operation id="1500" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2719" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:2305  %icmp_ln879_86 = icmp eq i5 %p_Result_3_10_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_86"/></StgValue>
</operation>

<operation id="1501" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2720" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2306  %p_Result_4_10_3 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_43, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_10_3"/></StgValue>
</operation>

<operation id="1502" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2721" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:2307  %icmp_ln879_87 = icmp eq i6 %p_Result_4_10_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_87"/></StgValue>
</operation>

<operation id="1503" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2722" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:2308  %icmp_ln768_43 = icmp eq i6 %p_Result_4_10_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_43"/></StgValue>
</operation>

<operation id="1504" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2765" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2351  %tmp_417 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_44, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="1505" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2767" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:2353  %zext_ln415_44 = zext i1 %tmp_418 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_44"/></StgValue>
</operation>

<operation id="1506" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2768" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:2354  %add_ln415_44 = add i16 %zext_ln415_44, %trunc_ln708_43

]]></Node>
<StgValue><ssdm name="add_ln415_44"/></StgValue>
</operation>

<operation id="1507" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2769" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2355  %tmp_419 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_44, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="1508" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2356  %xor_ln416_44 = xor i1 %tmp_419, true

]]></Node>
<StgValue><ssdm name="xor_ln416_44"/></StgValue>
</operation>

<operation id="1509" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2771" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2357  %and_ln416_44 = and i1 %tmp_417, %xor_ln416_44

]]></Node>
<StgValue><ssdm name="and_ln416_44"/></StgValue>
</operation>

<operation id="1510" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2772" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2358  %tmp_420 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_44, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="1511" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2774" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:2360  %icmp_ln879_88 = icmp eq i5 %p_Result_3_10, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_88"/></StgValue>
</operation>

<operation id="1512" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2776" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:2362  %icmp_ln879_89 = icmp eq i6 %p_Result_4_10, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_89"/></StgValue>
</operation>

<operation id="1513" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2777" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:2363  %icmp_ln768_44 = icmp eq i6 %p_Result_4_10, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_44"/></StgValue>
</operation>

<operation id="1514" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2778" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:2364  %select_ln777_44 = select i1 %and_ln416_44, i1 %icmp_ln879_89, i1 %icmp_ln768_44

]]></Node>
<StgValue><ssdm name="select_ln777_44"/></StgValue>
</operation>

<operation id="1515" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2779" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2365  %tmp_421 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_44, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="1516" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2366  %xor_ln779_44 = xor i1 %tmp_421, true

]]></Node>
<StgValue><ssdm name="xor_ln779_44"/></StgValue>
</operation>

<operation id="1517" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2367  %and_ln779_44 = and i1 %icmp_ln879_88, %xor_ln779_44

]]></Node>
<StgValue><ssdm name="and_ln779_44"/></StgValue>
</operation>

<operation id="1518" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2782" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:2368  %select_ln416_44 = select i1 %and_ln416_44, i1 %and_ln779_44, i1 %icmp_ln879_89

]]></Node>
<StgValue><ssdm name="select_ln416_44"/></StgValue>
</operation>

<operation id="1519" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2369  %and_ln781_44 = and i1 %and_ln416_44, %icmp_ln879_89

]]></Node>
<StgValue><ssdm name="and_ln781_44"/></StgValue>
</operation>

<operation id="1520" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2370  %xor_ln785_88 = xor i1 %select_ln777_44, true

]]></Node>
<StgValue><ssdm name="xor_ln785_88"/></StgValue>
</operation>

<operation id="1521" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2371  %or_ln785_44 = or i1 %tmp_420, %xor_ln785_88

]]></Node>
<StgValue><ssdm name="or_ln785_44"/></StgValue>
</operation>

<operation id="1522" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2372  %xor_ln785_89 = xor i1 %tmp_416, true

]]></Node>
<StgValue><ssdm name="xor_ln785_89"/></StgValue>
</operation>

<operation id="1523" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2373  %and_ln785_44 = and i1 %or_ln785_44, %xor_ln785_89

]]></Node>
<StgValue><ssdm name="and_ln785_44"/></StgValue>
</operation>

<operation id="1524" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2374  %and_ln786_132 = and i1 %tmp_420, %select_ln416_44

]]></Node>
<StgValue><ssdm name="and_ln786_132"/></StgValue>
</operation>

<operation id="1525" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2375  %or_ln786_44 = or i1 %and_ln781_44, %and_ln786_132

]]></Node>
<StgValue><ssdm name="or_ln786_44"/></StgValue>
</operation>

<operation id="1526" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2376  %xor_ln786_88 = xor i1 %or_ln786_44, true

]]></Node>
<StgValue><ssdm name="xor_ln786_88"/></StgValue>
</operation>

<operation id="1527" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2377  %and_ln786_133 = and i1 %tmp_416, %xor_ln786_88

]]></Node>
<StgValue><ssdm name="and_ln786_133"/></StgValue>
</operation>

<operation id="1528" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2378  %or_ln340_176 = or i1 %and_ln786_133, %and_ln785_44

]]></Node>
<StgValue><ssdm name="or_ln340_176"/></StgValue>
</operation>

<operation id="1529" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2379  %or_ln340_177 = or i1 %and_ln786_132, %xor_ln785_89

]]></Node>
<StgValue><ssdm name="or_ln340_177"/></StgValue>
</operation>

<operation id="1530" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2380  %or_ln340_178 = or i1 %or_ln340_177, %and_ln781_44

]]></Node>
<StgValue><ssdm name="or_ln340_178"/></StgValue>
</operation>

<operation id="1531" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2795" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2381  %select_ln340_88 = select i1 %or_ln340_176, i16 32767, i16 %add_ln415_44

]]></Node>
<StgValue><ssdm name="select_ln340_88"/></StgValue>
</operation>

<operation id="1532" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2796" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2382  %select_ln388_88 = select i1 %and_ln786_133, i16 -32768, i16 %add_ln415_44

]]></Node>
<StgValue><ssdm name="select_ln388_88"/></StgValue>
</operation>

<operation id="1533" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2797" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2383  %select_ln340_216 = select i1 %or_ln340_178, i16 %select_ln340_88, i16 %select_ln388_88

]]></Node>
<StgValue><ssdm name="select_ln340_216"/></StgValue>
</operation>

<operation id="1534" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2798" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:2384  %sext_ln703_88 = sext i16 %buff_out_11_V_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_88"/></StgValue>
</operation>

<operation id="1535" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2799" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:2385  %sext_ln703_89 = sext i16 %select_ln340_216 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_89"/></StgValue>
</operation>

<operation id="1536" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2800" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:2386  %add_ln1192_44 = add nsw i17 %sext_ln703_88, %sext_ln703_89

]]></Node>
<StgValue><ssdm name="add_ln1192_44"/></StgValue>
</operation>

<operation id="1537" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2801" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:2387  %tmp_422 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_44, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>

<operation id="1538" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2802" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:2388  %add_ln703_44 = add i16 %select_ln340_216, %buff_out_11_V_load

]]></Node>
<StgValue><ssdm name="add_ln703_44"/></StgValue>
</operation>

<operation id="1539" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2803" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2389  %tmp_423 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_44, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="1540" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2817" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2403  %tmp_425 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_45, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_425"/></StgValue>
</operation>

<operation id="1541" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2819" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:2405  %zext_ln415_45 = zext i1 %tmp_426 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_45"/></StgValue>
</operation>

<operation id="1542" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2820" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:2406  %add_ln415_45 = add i16 %zext_ln415_45, %trunc_ln708_44

]]></Node>
<StgValue><ssdm name="add_ln415_45"/></StgValue>
</operation>

<operation id="1543" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2821" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2407  %tmp_427 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_45, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="1544" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2822" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2408  %xor_ln416_45 = xor i1 %tmp_427, true

]]></Node>
<StgValue><ssdm name="xor_ln416_45"/></StgValue>
</operation>

<operation id="1545" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2409  %and_ln416_45 = and i1 %tmp_425, %xor_ln416_45

]]></Node>
<StgValue><ssdm name="and_ln416_45"/></StgValue>
</operation>

<operation id="1546" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2824" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2410  %tmp_428 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_45, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_428"/></StgValue>
</operation>

<operation id="1547" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2826" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:2412  %icmp_ln879_90 = icmp eq i5 %p_Result_3_11_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_90"/></StgValue>
</operation>

<operation id="1548" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2828" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:2414  %icmp_ln879_91 = icmp eq i6 %p_Result_4_11_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_91"/></StgValue>
</operation>

<operation id="1549" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2829" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:2415  %icmp_ln768_45 = icmp eq i6 %p_Result_4_11_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_45"/></StgValue>
</operation>

<operation id="1550" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2830" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:2416  %select_ln777_45 = select i1 %and_ln416_45, i1 %icmp_ln879_91, i1 %icmp_ln768_45

]]></Node>
<StgValue><ssdm name="select_ln777_45"/></StgValue>
</operation>

<operation id="1551" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2831" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2417  %tmp_429 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_45, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_429"/></StgValue>
</operation>

<operation id="1552" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2832" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2418  %xor_ln779_45 = xor i1 %tmp_429, true

]]></Node>
<StgValue><ssdm name="xor_ln779_45"/></StgValue>
</operation>

<operation id="1553" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2419  %and_ln779_45 = and i1 %icmp_ln879_90, %xor_ln779_45

]]></Node>
<StgValue><ssdm name="and_ln779_45"/></StgValue>
</operation>

<operation id="1554" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2834" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:2420  %select_ln416_45 = select i1 %and_ln416_45, i1 %and_ln779_45, i1 %icmp_ln879_91

]]></Node>
<StgValue><ssdm name="select_ln416_45"/></StgValue>
</operation>

<operation id="1555" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2421  %and_ln781_45 = and i1 %and_ln416_45, %icmp_ln879_91

]]></Node>
<StgValue><ssdm name="and_ln781_45"/></StgValue>
</operation>

<operation id="1556" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2422  %xor_ln785_90 = xor i1 %select_ln777_45, true

]]></Node>
<StgValue><ssdm name="xor_ln785_90"/></StgValue>
</operation>

<operation id="1557" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2423  %or_ln785_45 = or i1 %tmp_428, %xor_ln785_90

]]></Node>
<StgValue><ssdm name="or_ln785_45"/></StgValue>
</operation>

<operation id="1558" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2424  %xor_ln785_91 = xor i1 %tmp_424, true

]]></Node>
<StgValue><ssdm name="xor_ln785_91"/></StgValue>
</operation>

<operation id="1559" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2425  %and_ln785_45 = and i1 %or_ln785_45, %xor_ln785_91

]]></Node>
<StgValue><ssdm name="and_ln785_45"/></StgValue>
</operation>

<operation id="1560" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2426  %and_ln786_135 = and i1 %tmp_428, %select_ln416_45

]]></Node>
<StgValue><ssdm name="and_ln786_135"/></StgValue>
</operation>

<operation id="1561" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2427  %or_ln786_45 = or i1 %and_ln781_45, %and_ln786_135

]]></Node>
<StgValue><ssdm name="or_ln786_45"/></StgValue>
</operation>

<operation id="1562" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2842" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2428  %xor_ln786_90 = xor i1 %or_ln786_45, true

]]></Node>
<StgValue><ssdm name="xor_ln786_90"/></StgValue>
</operation>

<operation id="1563" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2429  %and_ln786_136 = and i1 %tmp_424, %xor_ln786_90

]]></Node>
<StgValue><ssdm name="and_ln786_136"/></StgValue>
</operation>

<operation id="1564" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2844" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2430  %or_ln340_180 = or i1 %and_ln786_136, %and_ln785_45

]]></Node>
<StgValue><ssdm name="or_ln340_180"/></StgValue>
</operation>

<operation id="1565" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2845" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2431  %or_ln340_181 = or i1 %and_ln786_135, %xor_ln785_91

]]></Node>
<StgValue><ssdm name="or_ln340_181"/></StgValue>
</operation>

<operation id="1566" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2846" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2432  %or_ln340_182 = or i1 %or_ln340_181, %and_ln781_45

]]></Node>
<StgValue><ssdm name="or_ln340_182"/></StgValue>
</operation>

<operation id="1567" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2847" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2433  %select_ln340_90 = select i1 %or_ln340_180, i16 32767, i16 %add_ln415_45

]]></Node>
<StgValue><ssdm name="select_ln340_90"/></StgValue>
</operation>

<operation id="1568" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2848" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2434  %select_ln388_90 = select i1 %and_ln786_136, i16 -32768, i16 %add_ln415_45

]]></Node>
<StgValue><ssdm name="select_ln388_90"/></StgValue>
</operation>

<operation id="1569" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2849" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2435  %select_ln340_218 = select i1 %or_ln340_182, i16 %select_ln340_90, i16 %select_ln388_90

]]></Node>
<StgValue><ssdm name="select_ln340_218"/></StgValue>
</operation>

<operation id="1570" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2864" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:2450  %tmp_46 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_11_2_0_V_2, i16 %wt_buff_11_2_1_V_2, i16 %wt_buff_11_2_2_V_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1571" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2865" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:2451  %sext_ln1116_46 = sext i16 %tmp_46 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_46"/></StgValue>
</operation>

<operation id="1572" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2866" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:2452  %mul_ln1118_46 = mul nsw i32 %sext_ln1118_2, %sext_ln1116_46

]]></Node>
<StgValue><ssdm name="mul_ln1118_46"/></StgValue>
</operation>

<operation id="1573" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2867" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2453  %tmp_432 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_46, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_432"/></StgValue>
</operation>

<operation id="1574" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2868" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2454  %trunc_ln708_45 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_46, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_45"/></StgValue>
</operation>

<operation id="1575" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2870" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2456  %tmp_434 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_46, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_434"/></StgValue>
</operation>

<operation id="1576" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2877" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2463  %p_Result_3_11_2 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_46, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_11_2"/></StgValue>
</operation>

<operation id="1577" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2878" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:2464  %icmp_ln879_92 = icmp eq i5 %p_Result_3_11_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_92"/></StgValue>
</operation>

<operation id="1578" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2879" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2465  %p_Result_4_11_2 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_46, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_11_2"/></StgValue>
</operation>

<operation id="1579" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2880" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:2466  %icmp_ln879_93 = icmp eq i6 %p_Result_4_11_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_93"/></StgValue>
</operation>

<operation id="1580" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2881" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:2467  %icmp_ln768_46 = icmp eq i6 %p_Result_4_11_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_46"/></StgValue>
</operation>

<operation id="1581" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2916" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:2502  %tmp_47 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_11_3_0_V_2, i16 %wt_buff_11_3_1_V_2, i16 %wt_buff_11_3_2_V_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="1582" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2917" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:2503  %sext_ln1116_47 = sext i16 %tmp_47 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_47"/></StgValue>
</operation>

<operation id="1583" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:2504  %mul_ln1118_47 = mul nsw i32 %sext_ln1118_3, %sext_ln1116_47

]]></Node>
<StgValue><ssdm name="mul_ln1118_47"/></StgValue>
</operation>

<operation id="1584" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2919" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2505  %tmp_440 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_47, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_440"/></StgValue>
</operation>

<operation id="1585" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2920" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2506  %trunc_ln708_46 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_47, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_46"/></StgValue>
</operation>

<operation id="1586" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2922" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2508  %tmp_442 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_47, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="1587" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2929" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2515  %p_Result_3_11_3 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_47, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_11_3"/></StgValue>
</operation>

<operation id="1588" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2930" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:2516  %icmp_ln879_94 = icmp eq i5 %p_Result_3_11_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_94"/></StgValue>
</operation>

<operation id="1589" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2931" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2517  %p_Result_4_11_3 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_47, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_11_3"/></StgValue>
</operation>

<operation id="1590" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2932" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:2518  %icmp_ln879_95 = icmp eq i6 %p_Result_4_11_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_95"/></StgValue>
</operation>

<operation id="1591" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2933" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:2519  %icmp_ln768_47 = icmp eq i6 %p_Result_4_11_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_47"/></StgValue>
</operation>

<operation id="1592" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2976" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2562  %tmp_449 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_48, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_449"/></StgValue>
</operation>

<operation id="1593" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2978" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:2564  %zext_ln415_48 = zext i1 %tmp_450 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_48"/></StgValue>
</operation>

<operation id="1594" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2979" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:2565  %add_ln415_48 = add i16 %zext_ln415_48, %trunc_ln708_47

]]></Node>
<StgValue><ssdm name="add_ln415_48"/></StgValue>
</operation>

<operation id="1595" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2980" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2566  %tmp_451 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_48, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="1596" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2981" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2567  %xor_ln416_48 = xor i1 %tmp_451, true

]]></Node>
<StgValue><ssdm name="xor_ln416_48"/></StgValue>
</operation>

<operation id="1597" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2982" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2568  %and_ln416_48 = and i1 %tmp_449, %xor_ln416_48

]]></Node>
<StgValue><ssdm name="and_ln416_48"/></StgValue>
</operation>

<operation id="1598" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2983" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2569  %tmp_452 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_48, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_452"/></StgValue>
</operation>

<operation id="1599" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2985" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:2571  %icmp_ln879_96 = icmp eq i5 %p_Result_3_11, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_96"/></StgValue>
</operation>

<operation id="1600" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2987" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:2573  %icmp_ln879_97 = icmp eq i6 %p_Result_4_11, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_97"/></StgValue>
</operation>

<operation id="1601" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2988" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:2574  %icmp_ln768_48 = icmp eq i6 %p_Result_4_11, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_48"/></StgValue>
</operation>

<operation id="1602" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2989" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:2575  %select_ln777_48 = select i1 %and_ln416_48, i1 %icmp_ln879_97, i1 %icmp_ln768_48

]]></Node>
<StgValue><ssdm name="select_ln777_48"/></StgValue>
</operation>

<operation id="1603" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2990" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2576  %tmp_453 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_48, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_453"/></StgValue>
</operation>

<operation id="1604" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2991" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2577  %xor_ln779_48 = xor i1 %tmp_453, true

]]></Node>
<StgValue><ssdm name="xor_ln779_48"/></StgValue>
</operation>

<operation id="1605" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2992" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2578  %and_ln779_48 = and i1 %icmp_ln879_96, %xor_ln779_48

]]></Node>
<StgValue><ssdm name="and_ln779_48"/></StgValue>
</operation>

<operation id="1606" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2993" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:2579  %select_ln416_48 = select i1 %and_ln416_48, i1 %and_ln779_48, i1 %icmp_ln879_97

]]></Node>
<StgValue><ssdm name="select_ln416_48"/></StgValue>
</operation>

<operation id="1607" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2994" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2580  %and_ln781_48 = and i1 %and_ln416_48, %icmp_ln879_97

]]></Node>
<StgValue><ssdm name="and_ln781_48"/></StgValue>
</operation>

<operation id="1608" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2995" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2581  %xor_ln785_96 = xor i1 %select_ln777_48, true

]]></Node>
<StgValue><ssdm name="xor_ln785_96"/></StgValue>
</operation>

<operation id="1609" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2996" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2582  %or_ln785_48 = or i1 %tmp_452, %xor_ln785_96

]]></Node>
<StgValue><ssdm name="or_ln785_48"/></StgValue>
</operation>

<operation id="1610" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2583  %xor_ln785_97 = xor i1 %tmp_448, true

]]></Node>
<StgValue><ssdm name="xor_ln785_97"/></StgValue>
</operation>

<operation id="1611" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2584  %and_ln785_48 = and i1 %or_ln785_48, %xor_ln785_97

]]></Node>
<StgValue><ssdm name="and_ln785_48"/></StgValue>
</operation>

<operation id="1612" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2999" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2585  %and_ln786_144 = and i1 %tmp_452, %select_ln416_48

]]></Node>
<StgValue><ssdm name="and_ln786_144"/></StgValue>
</operation>

<operation id="1613" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3000" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2586  %or_ln786_48 = or i1 %and_ln781_48, %and_ln786_144

]]></Node>
<StgValue><ssdm name="or_ln786_48"/></StgValue>
</operation>

<operation id="1614" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3001" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2587  %xor_ln786_96 = xor i1 %or_ln786_48, true

]]></Node>
<StgValue><ssdm name="xor_ln786_96"/></StgValue>
</operation>

<operation id="1615" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2588  %and_ln786_145 = and i1 %tmp_448, %xor_ln786_96

]]></Node>
<StgValue><ssdm name="and_ln786_145"/></StgValue>
</operation>

<operation id="1616" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3003" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2589  %or_ln340_192 = or i1 %and_ln786_145, %and_ln785_48

]]></Node>
<StgValue><ssdm name="or_ln340_192"/></StgValue>
</operation>

<operation id="1617" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3004" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2590  %or_ln340_193 = or i1 %and_ln786_144, %xor_ln785_97

]]></Node>
<StgValue><ssdm name="or_ln340_193"/></StgValue>
</operation>

<operation id="1618" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3005" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2591  %or_ln340_194 = or i1 %or_ln340_193, %and_ln781_48

]]></Node>
<StgValue><ssdm name="or_ln340_194"/></StgValue>
</operation>

<operation id="1619" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3006" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2592  %select_ln340_96 = select i1 %or_ln340_192, i16 32767, i16 %add_ln415_48

]]></Node>
<StgValue><ssdm name="select_ln340_96"/></StgValue>
</operation>

<operation id="1620" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3007" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2593  %select_ln388_96 = select i1 %and_ln786_145, i16 -32768, i16 %add_ln415_48

]]></Node>
<StgValue><ssdm name="select_ln388_96"/></StgValue>
</operation>

<operation id="1621" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3008" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2594  %select_ln340_224 = select i1 %or_ln340_194, i16 %select_ln340_96, i16 %select_ln388_96

]]></Node>
<StgValue><ssdm name="select_ln340_224"/></StgValue>
</operation>

<operation id="1622" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3009" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:2595  %sext_ln703_96 = sext i16 %buff_out_12_V_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_96"/></StgValue>
</operation>

<operation id="1623" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3010" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:2596  %sext_ln703_97 = sext i16 %select_ln340_224 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_97"/></StgValue>
</operation>

<operation id="1624" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3011" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:2597  %add_ln1192_48 = add nsw i17 %sext_ln703_96, %sext_ln703_97

]]></Node>
<StgValue><ssdm name="add_ln1192_48"/></StgValue>
</operation>

<operation id="1625" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3012" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:2598  %tmp_454 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_48, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>

<operation id="1626" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3013" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:2599  %add_ln703_48 = add i16 %select_ln340_224, %buff_out_12_V_load

]]></Node>
<StgValue><ssdm name="add_ln703_48"/></StgValue>
</operation>

<operation id="1627" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3014" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2600  %tmp_455 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_48, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_455"/></StgValue>
</operation>

<operation id="1628" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3028" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2614  %tmp_457 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_49, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_457"/></StgValue>
</operation>

<operation id="1629" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3030" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:2616  %zext_ln415_49 = zext i1 %tmp_458 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_49"/></StgValue>
</operation>

<operation id="1630" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3031" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:2617  %add_ln415_49 = add i16 %zext_ln415_49, %trunc_ln708_48

]]></Node>
<StgValue><ssdm name="add_ln415_49"/></StgValue>
</operation>

<operation id="1631" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3032" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2618  %tmp_459 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_49, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_459"/></StgValue>
</operation>

<operation id="1632" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2619  %xor_ln416_49 = xor i1 %tmp_459, true

]]></Node>
<StgValue><ssdm name="xor_ln416_49"/></StgValue>
</operation>

<operation id="1633" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3034" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2620  %and_ln416_49 = and i1 %tmp_457, %xor_ln416_49

]]></Node>
<StgValue><ssdm name="and_ln416_49"/></StgValue>
</operation>

<operation id="1634" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3035" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2621  %tmp_460 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_49, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_460"/></StgValue>
</operation>

<operation id="1635" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3037" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:2623  %icmp_ln879_98 = icmp eq i5 %p_Result_3_12_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_98"/></StgValue>
</operation>

<operation id="1636" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3039" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:2625  %icmp_ln879_99 = icmp eq i6 %p_Result_4_12_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_99"/></StgValue>
</operation>

<operation id="1637" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3040" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:2626  %icmp_ln768_49 = icmp eq i6 %p_Result_4_12_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_49"/></StgValue>
</operation>

<operation id="1638" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3041" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:2627  %select_ln777_49 = select i1 %and_ln416_49, i1 %icmp_ln879_99, i1 %icmp_ln768_49

]]></Node>
<StgValue><ssdm name="select_ln777_49"/></StgValue>
</operation>

<operation id="1639" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3042" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2628  %tmp_461 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_49, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_461"/></StgValue>
</operation>

<operation id="1640" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3043" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2629  %xor_ln779_49 = xor i1 %tmp_461, true

]]></Node>
<StgValue><ssdm name="xor_ln779_49"/></StgValue>
</operation>

<operation id="1641" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3044" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2630  %and_ln779_49 = and i1 %icmp_ln879_98, %xor_ln779_49

]]></Node>
<StgValue><ssdm name="and_ln779_49"/></StgValue>
</operation>

<operation id="1642" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3045" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:2631  %select_ln416_49 = select i1 %and_ln416_49, i1 %and_ln779_49, i1 %icmp_ln879_99

]]></Node>
<StgValue><ssdm name="select_ln416_49"/></StgValue>
</operation>

<operation id="1643" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3046" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2632  %and_ln781_49 = and i1 %and_ln416_49, %icmp_ln879_99

]]></Node>
<StgValue><ssdm name="and_ln781_49"/></StgValue>
</operation>

<operation id="1644" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3047" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2633  %xor_ln785_98 = xor i1 %select_ln777_49, true

]]></Node>
<StgValue><ssdm name="xor_ln785_98"/></StgValue>
</operation>

<operation id="1645" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2634  %or_ln785_49 = or i1 %tmp_460, %xor_ln785_98

]]></Node>
<StgValue><ssdm name="or_ln785_49"/></StgValue>
</operation>

<operation id="1646" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3049" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2635  %xor_ln785_99 = xor i1 %tmp_456, true

]]></Node>
<StgValue><ssdm name="xor_ln785_99"/></StgValue>
</operation>

<operation id="1647" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3050" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2636  %and_ln785_49 = and i1 %or_ln785_49, %xor_ln785_99

]]></Node>
<StgValue><ssdm name="and_ln785_49"/></StgValue>
</operation>

<operation id="1648" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3051" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2637  %and_ln786_147 = and i1 %tmp_460, %select_ln416_49

]]></Node>
<StgValue><ssdm name="and_ln786_147"/></StgValue>
</operation>

<operation id="1649" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3052" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2638  %or_ln786_49 = or i1 %and_ln781_49, %and_ln786_147

]]></Node>
<StgValue><ssdm name="or_ln786_49"/></StgValue>
</operation>

<operation id="1650" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3053" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2639  %xor_ln786_98 = xor i1 %or_ln786_49, true

]]></Node>
<StgValue><ssdm name="xor_ln786_98"/></StgValue>
</operation>

<operation id="1651" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3054" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2640  %and_ln786_148 = and i1 %tmp_456, %xor_ln786_98

]]></Node>
<StgValue><ssdm name="and_ln786_148"/></StgValue>
</operation>

<operation id="1652" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3055" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2641  %or_ln340_196 = or i1 %and_ln786_148, %and_ln785_49

]]></Node>
<StgValue><ssdm name="or_ln340_196"/></StgValue>
</operation>

<operation id="1653" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3056" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2642  %or_ln340_197 = or i1 %and_ln786_147, %xor_ln785_99

]]></Node>
<StgValue><ssdm name="or_ln340_197"/></StgValue>
</operation>

<operation id="1654" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3057" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2643  %or_ln340_198 = or i1 %or_ln340_197, %and_ln781_49

]]></Node>
<StgValue><ssdm name="or_ln340_198"/></StgValue>
</operation>

<operation id="1655" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3058" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2644  %select_ln340_98 = select i1 %or_ln340_196, i16 32767, i16 %add_ln415_49

]]></Node>
<StgValue><ssdm name="select_ln340_98"/></StgValue>
</operation>

<operation id="1656" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3059" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2645  %select_ln388_98 = select i1 %and_ln786_148, i16 -32768, i16 %add_ln415_49

]]></Node>
<StgValue><ssdm name="select_ln388_98"/></StgValue>
</operation>

<operation id="1657" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3060" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2646  %select_ln340_226 = select i1 %or_ln340_198, i16 %select_ln340_98, i16 %select_ln388_98

]]></Node>
<StgValue><ssdm name="select_ln340_226"/></StgValue>
</operation>

<operation id="1658" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3075" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:2661  %tmp_50 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_12_2_0_V_2, i16 %wt_buff_12_2_1_V_2, i16 %wt_buff_12_2_2_V_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1659" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3076" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:2662  %sext_ln1116_50 = sext i16 %tmp_50 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_50"/></StgValue>
</operation>

<operation id="1660" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:2663  %mul_ln1118_50 = mul nsw i32 %sext_ln1118_2, %sext_ln1116_50

]]></Node>
<StgValue><ssdm name="mul_ln1118_50"/></StgValue>
</operation>

<operation id="1661" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3078" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2664  %tmp_464 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_50, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_464"/></StgValue>
</operation>

<operation id="1662" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3079" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2665  %trunc_ln708_49 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_50, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_49"/></StgValue>
</operation>

<operation id="1663" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3081" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2667  %tmp_466 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_50, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_466"/></StgValue>
</operation>

<operation id="1664" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3088" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2674  %p_Result_3_12_2 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_50, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_12_2"/></StgValue>
</operation>

<operation id="1665" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3089" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:2675  %icmp_ln879_100 = icmp eq i5 %p_Result_3_12_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_100"/></StgValue>
</operation>

<operation id="1666" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3090" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2676  %p_Result_4_12_2 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_50, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_12_2"/></StgValue>
</operation>

<operation id="1667" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3091" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:2677  %icmp_ln879_101 = icmp eq i6 %p_Result_4_12_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_101"/></StgValue>
</operation>

<operation id="1668" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3092" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:2678  %icmp_ln768_50 = icmp eq i6 %p_Result_4_12_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_50"/></StgValue>
</operation>

<operation id="1669" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3127" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:2713  %tmp_51 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_12_3_0_V_2, i16 %wt_buff_12_3_1_V_2, i16 %wt_buff_12_3_2_V_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1670" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3128" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:2714  %sext_ln1116_51 = sext i16 %tmp_51 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_51"/></StgValue>
</operation>

<operation id="1671" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:2715  %mul_ln1118_51 = mul nsw i32 %sext_ln1118_3, %sext_ln1116_51

]]></Node>
<StgValue><ssdm name="mul_ln1118_51"/></StgValue>
</operation>

<operation id="1672" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3130" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2716  %tmp_472 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_51, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_472"/></StgValue>
</operation>

<operation id="1673" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3131" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2717  %trunc_ln708_50 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_51, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_50"/></StgValue>
</operation>

<operation id="1674" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3133" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2719  %tmp_474 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_51, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_474"/></StgValue>
</operation>

<operation id="1675" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3140" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2726  %p_Result_3_12_3 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_51, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_12_3"/></StgValue>
</operation>

<operation id="1676" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3141" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:2727  %icmp_ln879_102 = icmp eq i5 %p_Result_3_12_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_102"/></StgValue>
</operation>

<operation id="1677" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3142" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2728  %p_Result_4_12_3 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_51, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_12_3"/></StgValue>
</operation>

<operation id="1678" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3143" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:2729  %icmp_ln879_103 = icmp eq i6 %p_Result_4_12_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_103"/></StgValue>
</operation>

<operation id="1679" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3144" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:2730  %icmp_ln768_51 = icmp eq i6 %p_Result_4_12_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_51"/></StgValue>
</operation>

<operation id="1680" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3187" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2773  %tmp_481 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_52, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_481"/></StgValue>
</operation>

<operation id="1681" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3189" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:2775  %zext_ln415_52 = zext i1 %tmp_482 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_52"/></StgValue>
</operation>

<operation id="1682" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:2776  %add_ln415_52 = add i16 %zext_ln415_52, %trunc_ln708_51

]]></Node>
<StgValue><ssdm name="add_ln415_52"/></StgValue>
</operation>

<operation id="1683" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3191" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2777  %tmp_483 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_52, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_483"/></StgValue>
</operation>

<operation id="1684" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2778  %xor_ln416_52 = xor i1 %tmp_483, true

]]></Node>
<StgValue><ssdm name="xor_ln416_52"/></StgValue>
</operation>

<operation id="1685" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2779  %and_ln416_52 = and i1 %tmp_481, %xor_ln416_52

]]></Node>
<StgValue><ssdm name="and_ln416_52"/></StgValue>
</operation>

<operation id="1686" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3194" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2780  %tmp_484 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_52, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_484"/></StgValue>
</operation>

<operation id="1687" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3196" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:2782  %icmp_ln879_104 = icmp eq i5 %p_Result_3_12, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_104"/></StgValue>
</operation>

<operation id="1688" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3198" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:2784  %icmp_ln879_105 = icmp eq i6 %p_Result_4_12, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_105"/></StgValue>
</operation>

<operation id="1689" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3199" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:2785  %icmp_ln768_52 = icmp eq i6 %p_Result_4_12, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_52"/></StgValue>
</operation>

<operation id="1690" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3200" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:2786  %select_ln777_52 = select i1 %and_ln416_52, i1 %icmp_ln879_105, i1 %icmp_ln768_52

]]></Node>
<StgValue><ssdm name="select_ln777_52"/></StgValue>
</operation>

<operation id="1691" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3201" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2787  %tmp_485 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_52, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_485"/></StgValue>
</operation>

<operation id="1692" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2788  %xor_ln779_52 = xor i1 %tmp_485, true

]]></Node>
<StgValue><ssdm name="xor_ln779_52"/></StgValue>
</operation>

<operation id="1693" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2789  %and_ln779_52 = and i1 %icmp_ln879_104, %xor_ln779_52

]]></Node>
<StgValue><ssdm name="and_ln779_52"/></StgValue>
</operation>

<operation id="1694" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3204" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:2790  %select_ln416_52 = select i1 %and_ln416_52, i1 %and_ln779_52, i1 %icmp_ln879_105

]]></Node>
<StgValue><ssdm name="select_ln416_52"/></StgValue>
</operation>

<operation id="1695" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2791  %and_ln781_52 = and i1 %and_ln416_52, %icmp_ln879_105

]]></Node>
<StgValue><ssdm name="and_ln781_52"/></StgValue>
</operation>

<operation id="1696" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2792  %xor_ln785_104 = xor i1 %select_ln777_52, true

]]></Node>
<StgValue><ssdm name="xor_ln785_104"/></StgValue>
</operation>

<operation id="1697" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2793  %or_ln785_52 = or i1 %tmp_484, %xor_ln785_104

]]></Node>
<StgValue><ssdm name="or_ln785_52"/></StgValue>
</operation>

<operation id="1698" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2794  %xor_ln785_105 = xor i1 %tmp_480, true

]]></Node>
<StgValue><ssdm name="xor_ln785_105"/></StgValue>
</operation>

<operation id="1699" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2795  %and_ln785_52 = and i1 %or_ln785_52, %xor_ln785_105

]]></Node>
<StgValue><ssdm name="and_ln785_52"/></StgValue>
</operation>

<operation id="1700" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2796  %and_ln786_156 = and i1 %tmp_484, %select_ln416_52

]]></Node>
<StgValue><ssdm name="and_ln786_156"/></StgValue>
</operation>

<operation id="1701" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2797  %or_ln786_52 = or i1 %and_ln781_52, %and_ln786_156

]]></Node>
<StgValue><ssdm name="or_ln786_52"/></StgValue>
</operation>

<operation id="1702" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2798  %xor_ln786_104 = xor i1 %or_ln786_52, true

]]></Node>
<StgValue><ssdm name="xor_ln786_104"/></StgValue>
</operation>

<operation id="1703" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2799  %and_ln786_157 = and i1 %tmp_480, %xor_ln786_104

]]></Node>
<StgValue><ssdm name="and_ln786_157"/></StgValue>
</operation>

<operation id="1704" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2800  %or_ln340_208 = or i1 %and_ln786_157, %and_ln785_52

]]></Node>
<StgValue><ssdm name="or_ln340_208"/></StgValue>
</operation>

<operation id="1705" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2801  %or_ln340_209 = or i1 %and_ln786_156, %xor_ln785_105

]]></Node>
<StgValue><ssdm name="or_ln340_209"/></StgValue>
</operation>

<operation id="1706" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2802  %or_ln340_210 = or i1 %or_ln340_209, %and_ln781_52

]]></Node>
<StgValue><ssdm name="or_ln340_210"/></StgValue>
</operation>

<operation id="1707" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3217" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2803  %select_ln340_104 = select i1 %or_ln340_208, i16 32767, i16 %add_ln415_52

]]></Node>
<StgValue><ssdm name="select_ln340_104"/></StgValue>
</operation>

<operation id="1708" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3218" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2804  %select_ln388_104 = select i1 %and_ln786_157, i16 -32768, i16 %add_ln415_52

]]></Node>
<StgValue><ssdm name="select_ln388_104"/></StgValue>
</operation>

<operation id="1709" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3219" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2805  %select_ln340_232 = select i1 %or_ln340_210, i16 %select_ln340_104, i16 %select_ln388_104

]]></Node>
<StgValue><ssdm name="select_ln340_232"/></StgValue>
</operation>

<operation id="1710" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3220" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:2806  %sext_ln703_104 = sext i16 %buff_out_13_V_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_104"/></StgValue>
</operation>

<operation id="1711" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3221" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:2807  %sext_ln703_105 = sext i16 %select_ln340_232 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_105"/></StgValue>
</operation>

<operation id="1712" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3222" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:2808  %add_ln1192_52 = add nsw i17 %sext_ln703_104, %sext_ln703_105

]]></Node>
<StgValue><ssdm name="add_ln1192_52"/></StgValue>
</operation>

<operation id="1713" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3223" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:2809  %tmp_486 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_52, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_486"/></StgValue>
</operation>

<operation id="1714" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3224" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:2810  %add_ln703_52 = add i16 %select_ln340_232, %buff_out_13_V_load

]]></Node>
<StgValue><ssdm name="add_ln703_52"/></StgValue>
</operation>

<operation id="1715" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3225" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2811  %tmp_487 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_52, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_487"/></StgValue>
</operation>

<operation id="1716" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3239" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2825  %tmp_489 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_53, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_489"/></StgValue>
</operation>

<operation id="1717" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3241" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:2827  %zext_ln415_53 = zext i1 %tmp_490 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_53"/></StgValue>
</operation>

<operation id="1718" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3242" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:2828  %add_ln415_53 = add i16 %zext_ln415_53, %trunc_ln708_52

]]></Node>
<StgValue><ssdm name="add_ln415_53"/></StgValue>
</operation>

<operation id="1719" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3243" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2829  %tmp_491 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_53, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_491"/></StgValue>
</operation>

<operation id="1720" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2830  %xor_ln416_53 = xor i1 %tmp_491, true

]]></Node>
<StgValue><ssdm name="xor_ln416_53"/></StgValue>
</operation>

<operation id="1721" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2831  %and_ln416_53 = and i1 %tmp_489, %xor_ln416_53

]]></Node>
<StgValue><ssdm name="and_ln416_53"/></StgValue>
</operation>

<operation id="1722" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3246" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2832  %tmp_492 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_53, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_492"/></StgValue>
</operation>

<operation id="1723" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3248" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:2834  %icmp_ln879_106 = icmp eq i5 %p_Result_3_13_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_106"/></StgValue>
</operation>

<operation id="1724" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3250" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:2836  %icmp_ln879_107 = icmp eq i6 %p_Result_4_13_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_107"/></StgValue>
</operation>

<operation id="1725" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3251" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:2837  %icmp_ln768_53 = icmp eq i6 %p_Result_4_13_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_53"/></StgValue>
</operation>

<operation id="1726" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3252" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:2838  %select_ln777_53 = select i1 %and_ln416_53, i1 %icmp_ln879_107, i1 %icmp_ln768_53

]]></Node>
<StgValue><ssdm name="select_ln777_53"/></StgValue>
</operation>

<operation id="1727" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3253" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2839  %tmp_493 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_53, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_493"/></StgValue>
</operation>

<operation id="1728" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2840  %xor_ln779_53 = xor i1 %tmp_493, true

]]></Node>
<StgValue><ssdm name="xor_ln779_53"/></StgValue>
</operation>

<operation id="1729" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2841  %and_ln779_53 = and i1 %icmp_ln879_106, %xor_ln779_53

]]></Node>
<StgValue><ssdm name="and_ln779_53"/></StgValue>
</operation>

<operation id="1730" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3256" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:2842  %select_ln416_53 = select i1 %and_ln416_53, i1 %and_ln779_53, i1 %icmp_ln879_107

]]></Node>
<StgValue><ssdm name="select_ln416_53"/></StgValue>
</operation>

<operation id="1731" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2843  %and_ln781_53 = and i1 %and_ln416_53, %icmp_ln879_107

]]></Node>
<StgValue><ssdm name="and_ln781_53"/></StgValue>
</operation>

<operation id="1732" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2844  %xor_ln785_106 = xor i1 %select_ln777_53, true

]]></Node>
<StgValue><ssdm name="xor_ln785_106"/></StgValue>
</operation>

<operation id="1733" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2845  %or_ln785_53 = or i1 %tmp_492, %xor_ln785_106

]]></Node>
<StgValue><ssdm name="or_ln785_53"/></StgValue>
</operation>

<operation id="1734" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2846  %xor_ln785_107 = xor i1 %tmp_488, true

]]></Node>
<StgValue><ssdm name="xor_ln785_107"/></StgValue>
</operation>

<operation id="1735" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2847  %and_ln785_53 = and i1 %or_ln785_53, %xor_ln785_107

]]></Node>
<StgValue><ssdm name="and_ln785_53"/></StgValue>
</operation>

<operation id="1736" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2848  %and_ln786_159 = and i1 %tmp_492, %select_ln416_53

]]></Node>
<StgValue><ssdm name="and_ln786_159"/></StgValue>
</operation>

<operation id="1737" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2849  %or_ln786_53 = or i1 %and_ln781_53, %and_ln786_159

]]></Node>
<StgValue><ssdm name="or_ln786_53"/></StgValue>
</operation>

<operation id="1738" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2850  %xor_ln786_106 = xor i1 %or_ln786_53, true

]]></Node>
<StgValue><ssdm name="xor_ln786_106"/></StgValue>
</operation>

<operation id="1739" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2851  %and_ln786_160 = and i1 %tmp_488, %xor_ln786_106

]]></Node>
<StgValue><ssdm name="and_ln786_160"/></StgValue>
</operation>

<operation id="1740" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2852  %or_ln340_212 = or i1 %and_ln786_160, %and_ln785_53

]]></Node>
<StgValue><ssdm name="or_ln340_212"/></StgValue>
</operation>

<operation id="1741" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2853  %or_ln340_213 = or i1 %and_ln786_159, %xor_ln785_107

]]></Node>
<StgValue><ssdm name="or_ln340_213"/></StgValue>
</operation>

<operation id="1742" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2854  %or_ln340_214 = or i1 %or_ln340_213, %and_ln781_53

]]></Node>
<StgValue><ssdm name="or_ln340_214"/></StgValue>
</operation>

<operation id="1743" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3269" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2855  %select_ln340_106 = select i1 %or_ln340_212, i16 32767, i16 %add_ln415_53

]]></Node>
<StgValue><ssdm name="select_ln340_106"/></StgValue>
</operation>

<operation id="1744" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3270" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2856  %select_ln388_106 = select i1 %and_ln786_160, i16 -32768, i16 %add_ln415_53

]]></Node>
<StgValue><ssdm name="select_ln388_106"/></StgValue>
</operation>

<operation id="1745" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3271" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2857  %select_ln340_234 = select i1 %or_ln340_214, i16 %select_ln340_106, i16 %select_ln388_106

]]></Node>
<StgValue><ssdm name="select_ln340_234"/></StgValue>
</operation>

<operation id="1746" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3286" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:2872  %tmp_54 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_13_2_0_V_2, i16 %wt_buff_13_2_1_V_2, i16 %wt_buff_13_2_2_V_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1747" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3287" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:2873  %sext_ln1116_54 = sext i16 %tmp_54 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_54"/></StgValue>
</operation>

<operation id="1748" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:2874  %mul_ln1118_54 = mul nsw i32 %sext_ln1118_2, %sext_ln1116_54

]]></Node>
<StgValue><ssdm name="mul_ln1118_54"/></StgValue>
</operation>

<operation id="1749" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3289" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2875  %tmp_496 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_54, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_496"/></StgValue>
</operation>

<operation id="1750" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3290" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2876  %trunc_ln708_53 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_54, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_53"/></StgValue>
</operation>

<operation id="1751" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3292" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2878  %tmp_498 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_54, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_498"/></StgValue>
</operation>

<operation id="1752" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3299" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2885  %p_Result_3_13_2 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_54, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_13_2"/></StgValue>
</operation>

<operation id="1753" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3300" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:2886  %icmp_ln879_108 = icmp eq i5 %p_Result_3_13_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_108"/></StgValue>
</operation>

<operation id="1754" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3301" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2887  %p_Result_4_13_2 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_54, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_13_2"/></StgValue>
</operation>

<operation id="1755" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3302" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:2888  %icmp_ln879_109 = icmp eq i6 %p_Result_4_13_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_109"/></StgValue>
</operation>

<operation id="1756" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3303" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:2889  %icmp_ln768_54 = icmp eq i6 %p_Result_4_13_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_54"/></StgValue>
</operation>

<operation id="1757" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3338" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:2924  %tmp_55 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_13_3_0_V_2, i16 %wt_buff_13_3_1_V_2, i16 %wt_buff_13_3_2_V_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1758" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3339" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:2925  %sext_ln1116_55 = sext i16 %tmp_55 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_55"/></StgValue>
</operation>

<operation id="1759" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:2926  %mul_ln1118_55 = mul nsw i32 %sext_ln1118_3, %sext_ln1116_55

]]></Node>
<StgValue><ssdm name="mul_ln1118_55"/></StgValue>
</operation>

<operation id="1760" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3341" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2927  %tmp_504 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_55, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_504"/></StgValue>
</operation>

<operation id="1761" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3342" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2928  %trunc_ln708_54 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_55, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_54"/></StgValue>
</operation>

<operation id="1762" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3344" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2930  %tmp_506 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_55, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_506"/></StgValue>
</operation>

<operation id="1763" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3351" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2937  %p_Result_3_13_3 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_55, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_13_3"/></StgValue>
</operation>

<operation id="1764" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3352" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:2938  %icmp_ln879_110 = icmp eq i5 %p_Result_3_13_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_110"/></StgValue>
</operation>

<operation id="1765" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3353" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:2939  %p_Result_4_13_3 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_55, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_13_3"/></StgValue>
</operation>

<operation id="1766" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3354" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:2940  %icmp_ln879_111 = icmp eq i6 %p_Result_4_13_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_111"/></StgValue>
</operation>

<operation id="1767" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3355" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:2941  %icmp_ln768_55 = icmp eq i6 %p_Result_4_13_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_55"/></StgValue>
</operation>

<operation id="1768" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3398" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2984  %tmp_513 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_56, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_513"/></StgValue>
</operation>

<operation id="1769" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3400" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:2986  %zext_ln415_56 = zext i1 %tmp_514 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_56"/></StgValue>
</operation>

<operation id="1770" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3401" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:2987  %add_ln415_56 = add i16 %zext_ln415_56, %trunc_ln708_55

]]></Node>
<StgValue><ssdm name="add_ln415_56"/></StgValue>
</operation>

<operation id="1771" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3402" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2988  %tmp_515 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_56, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_515"/></StgValue>
</operation>

<operation id="1772" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2989  %xor_ln416_56 = xor i1 %tmp_515, true

]]></Node>
<StgValue><ssdm name="xor_ln416_56"/></StgValue>
</operation>

<operation id="1773" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2990  %and_ln416_56 = and i1 %tmp_513, %xor_ln416_56

]]></Node>
<StgValue><ssdm name="and_ln416_56"/></StgValue>
</operation>

<operation id="1774" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3405" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2991  %tmp_516 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_56, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_516"/></StgValue>
</operation>

<operation id="1775" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3407" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:2993  %icmp_ln879_112 = icmp eq i5 %p_Result_3_13, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_112"/></StgValue>
</operation>

<operation id="1776" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3409" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:2995  %icmp_ln879_113 = icmp eq i6 %p_Result_4_13, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_113"/></StgValue>
</operation>

<operation id="1777" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3410" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:2996  %icmp_ln768_56 = icmp eq i6 %p_Result_4_13, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_56"/></StgValue>
</operation>

<operation id="1778" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3411" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:2997  %select_ln777_56 = select i1 %and_ln416_56, i1 %icmp_ln879_113, i1 %icmp_ln768_56

]]></Node>
<StgValue><ssdm name="select_ln777_56"/></StgValue>
</operation>

<operation id="1779" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3412" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2998  %tmp_517 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_56, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_517"/></StgValue>
</operation>

<operation id="1780" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2999  %xor_ln779_56 = xor i1 %tmp_517, true

]]></Node>
<StgValue><ssdm name="xor_ln779_56"/></StgValue>
</operation>

<operation id="1781" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3000  %and_ln779_56 = and i1 %icmp_ln879_112, %xor_ln779_56

]]></Node>
<StgValue><ssdm name="and_ln779_56"/></StgValue>
</operation>

<operation id="1782" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3415" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:3001  %select_ln416_56 = select i1 %and_ln416_56, i1 %and_ln779_56, i1 %icmp_ln879_113

]]></Node>
<StgValue><ssdm name="select_ln416_56"/></StgValue>
</operation>

<operation id="1783" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3002  %and_ln781_56 = and i1 %and_ln416_56, %icmp_ln879_113

]]></Node>
<StgValue><ssdm name="and_ln781_56"/></StgValue>
</operation>

<operation id="1784" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3003  %xor_ln785_112 = xor i1 %select_ln777_56, true

]]></Node>
<StgValue><ssdm name="xor_ln785_112"/></StgValue>
</operation>

<operation id="1785" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3004  %or_ln785_56 = or i1 %tmp_516, %xor_ln785_112

]]></Node>
<StgValue><ssdm name="or_ln785_56"/></StgValue>
</operation>

<operation id="1786" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3005  %xor_ln785_113 = xor i1 %tmp_512, true

]]></Node>
<StgValue><ssdm name="xor_ln785_113"/></StgValue>
</operation>

<operation id="1787" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3006  %and_ln785_56 = and i1 %or_ln785_56, %xor_ln785_113

]]></Node>
<StgValue><ssdm name="and_ln785_56"/></StgValue>
</operation>

<operation id="1788" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3007  %and_ln786_168 = and i1 %tmp_516, %select_ln416_56

]]></Node>
<StgValue><ssdm name="and_ln786_168"/></StgValue>
</operation>

<operation id="1789" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3008  %or_ln786_56 = or i1 %and_ln781_56, %and_ln786_168

]]></Node>
<StgValue><ssdm name="or_ln786_56"/></StgValue>
</operation>

<operation id="1790" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3009  %xor_ln786_112 = xor i1 %or_ln786_56, true

]]></Node>
<StgValue><ssdm name="xor_ln786_112"/></StgValue>
</operation>

<operation id="1791" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3010  %and_ln786_169 = and i1 %tmp_512, %xor_ln786_112

]]></Node>
<StgValue><ssdm name="and_ln786_169"/></StgValue>
</operation>

<operation id="1792" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3011  %or_ln340_224 = or i1 %and_ln786_169, %and_ln785_56

]]></Node>
<StgValue><ssdm name="or_ln340_224"/></StgValue>
</operation>

<operation id="1793" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3012  %or_ln340_225 = or i1 %and_ln786_168, %xor_ln785_113

]]></Node>
<StgValue><ssdm name="or_ln340_225"/></StgValue>
</operation>

<operation id="1794" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3013  %or_ln340_226 = or i1 %or_ln340_225, %and_ln781_56

]]></Node>
<StgValue><ssdm name="or_ln340_226"/></StgValue>
</operation>

<operation id="1795" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3428" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:3014  %select_ln340_112 = select i1 %or_ln340_224, i16 32767, i16 %add_ln415_56

]]></Node>
<StgValue><ssdm name="select_ln340_112"/></StgValue>
</operation>

<operation id="1796" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3429" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:3015  %select_ln388_112 = select i1 %and_ln786_169, i16 -32768, i16 %add_ln415_56

]]></Node>
<StgValue><ssdm name="select_ln388_112"/></StgValue>
</operation>

<operation id="1797" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3430" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:3016  %select_ln340_240 = select i1 %or_ln340_226, i16 %select_ln340_112, i16 %select_ln388_112

]]></Node>
<StgValue><ssdm name="select_ln340_240"/></StgValue>
</operation>

<operation id="1798" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3431" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:3017  %sext_ln703_112 = sext i16 %buff_out_14_V_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_112"/></StgValue>
</operation>

<operation id="1799" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3432" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:3018  %sext_ln703_113 = sext i16 %select_ln340_240 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_113"/></StgValue>
</operation>

<operation id="1800" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3433" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:3019  %add_ln1192_56 = add nsw i17 %sext_ln703_112, %sext_ln703_113

]]></Node>
<StgValue><ssdm name="add_ln1192_56"/></StgValue>
</operation>

<operation id="1801" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3434" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:3020  %tmp_518 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_56, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_518"/></StgValue>
</operation>

<operation id="1802" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3435" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:3021  %add_ln703_56 = add i16 %select_ln340_240, %buff_out_14_V_load

]]></Node>
<StgValue><ssdm name="add_ln703_56"/></StgValue>
</operation>

<operation id="1803" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3436" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:3022  %tmp_519 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_56, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_519"/></StgValue>
</operation>

<operation id="1804" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3450" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:3036  %tmp_521 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_57, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_521"/></StgValue>
</operation>

<operation id="1805" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3452" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:3038  %zext_ln415_57 = zext i1 %tmp_522 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_57"/></StgValue>
</operation>

<operation id="1806" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3453" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:3039  %add_ln415_57 = add i16 %zext_ln415_57, %trunc_ln708_56

]]></Node>
<StgValue><ssdm name="add_ln415_57"/></StgValue>
</operation>

<operation id="1807" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3454" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:3040  %tmp_523 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_57, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_523"/></StgValue>
</operation>

<operation id="1808" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3041  %xor_ln416_57 = xor i1 %tmp_523, true

]]></Node>
<StgValue><ssdm name="xor_ln416_57"/></StgValue>
</operation>

<operation id="1809" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3042  %and_ln416_57 = and i1 %tmp_521, %xor_ln416_57

]]></Node>
<StgValue><ssdm name="and_ln416_57"/></StgValue>
</operation>

<operation id="1810" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3457" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:3043  %tmp_524 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_57, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_524"/></StgValue>
</operation>

<operation id="1811" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3459" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:3045  %icmp_ln879_114 = icmp eq i5 %p_Result_3_14_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_114"/></StgValue>
</operation>

<operation id="1812" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3461" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:3047  %icmp_ln879_115 = icmp eq i6 %p_Result_4_14_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_115"/></StgValue>
</operation>

<operation id="1813" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3462" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:3048  %icmp_ln768_57 = icmp eq i6 %p_Result_4_14_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_57"/></StgValue>
</operation>

<operation id="1814" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3463" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:3049  %select_ln777_57 = select i1 %and_ln416_57, i1 %icmp_ln879_115, i1 %icmp_ln768_57

]]></Node>
<StgValue><ssdm name="select_ln777_57"/></StgValue>
</operation>

<operation id="1815" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3464" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:3050  %tmp_525 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_57, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_525"/></StgValue>
</operation>

<operation id="1816" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3051  %xor_ln779_57 = xor i1 %tmp_525, true

]]></Node>
<StgValue><ssdm name="xor_ln779_57"/></StgValue>
</operation>

<operation id="1817" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3052  %and_ln779_57 = and i1 %icmp_ln879_114, %xor_ln779_57

]]></Node>
<StgValue><ssdm name="and_ln779_57"/></StgValue>
</operation>

<operation id="1818" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3467" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:3053  %select_ln416_57 = select i1 %and_ln416_57, i1 %and_ln779_57, i1 %icmp_ln879_115

]]></Node>
<StgValue><ssdm name="select_ln416_57"/></StgValue>
</operation>

<operation id="1819" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3054  %and_ln781_57 = and i1 %and_ln416_57, %icmp_ln879_115

]]></Node>
<StgValue><ssdm name="and_ln781_57"/></StgValue>
</operation>

<operation id="1820" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3055  %xor_ln785_114 = xor i1 %select_ln777_57, true

]]></Node>
<StgValue><ssdm name="xor_ln785_114"/></StgValue>
</operation>

<operation id="1821" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3056  %or_ln785_57 = or i1 %tmp_524, %xor_ln785_114

]]></Node>
<StgValue><ssdm name="or_ln785_57"/></StgValue>
</operation>

<operation id="1822" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3057  %xor_ln785_115 = xor i1 %tmp_520, true

]]></Node>
<StgValue><ssdm name="xor_ln785_115"/></StgValue>
</operation>

<operation id="1823" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3058  %and_ln785_57 = and i1 %or_ln785_57, %xor_ln785_115

]]></Node>
<StgValue><ssdm name="and_ln785_57"/></StgValue>
</operation>

<operation id="1824" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3059  %and_ln786_171 = and i1 %tmp_524, %select_ln416_57

]]></Node>
<StgValue><ssdm name="and_ln786_171"/></StgValue>
</operation>

<operation id="1825" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3060  %or_ln786_57 = or i1 %and_ln781_57, %and_ln786_171

]]></Node>
<StgValue><ssdm name="or_ln786_57"/></StgValue>
</operation>

<operation id="1826" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3061  %xor_ln786_114 = xor i1 %or_ln786_57, true

]]></Node>
<StgValue><ssdm name="xor_ln786_114"/></StgValue>
</operation>

<operation id="1827" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3062  %and_ln786_172 = and i1 %tmp_520, %xor_ln786_114

]]></Node>
<StgValue><ssdm name="and_ln786_172"/></StgValue>
</operation>

<operation id="1828" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3063  %or_ln340_228 = or i1 %and_ln786_172, %and_ln785_57

]]></Node>
<StgValue><ssdm name="or_ln340_228"/></StgValue>
</operation>

<operation id="1829" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3064  %or_ln340_229 = or i1 %and_ln786_171, %xor_ln785_115

]]></Node>
<StgValue><ssdm name="or_ln340_229"/></StgValue>
</operation>

<operation id="1830" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3065  %or_ln340_230 = or i1 %or_ln340_229, %and_ln781_57

]]></Node>
<StgValue><ssdm name="or_ln340_230"/></StgValue>
</operation>

<operation id="1831" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3480" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:3066  %select_ln340_114 = select i1 %or_ln340_228, i16 32767, i16 %add_ln415_57

]]></Node>
<StgValue><ssdm name="select_ln340_114"/></StgValue>
</operation>

<operation id="1832" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3481" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:3067  %select_ln388_114 = select i1 %and_ln786_172, i16 -32768, i16 %add_ln415_57

]]></Node>
<StgValue><ssdm name="select_ln388_114"/></StgValue>
</operation>

<operation id="1833" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3482" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:3068  %select_ln340_242 = select i1 %or_ln340_230, i16 %select_ln340_114, i16 %select_ln388_114

]]></Node>
<StgValue><ssdm name="select_ln340_242"/></StgValue>
</operation>

<operation id="1834" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3497" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:3083  %tmp_58 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_14_2_0_V_2, i16 %wt_buff_14_2_1_V_2, i16 %wt_buff_14_2_2_V_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1835" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3498" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:3084  %sext_ln1116_58 = sext i16 %tmp_58 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_58"/></StgValue>
</operation>

<operation id="1836" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:3085  %mul_ln1118_58 = mul nsw i32 %sext_ln1118_2, %sext_ln1116_58

]]></Node>
<StgValue><ssdm name="mul_ln1118_58"/></StgValue>
</operation>

<operation id="1837" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3500" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:3086  %tmp_528 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_58, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_528"/></StgValue>
</operation>

<operation id="1838" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3501" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:3087  %trunc_ln708_57 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_58, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_57"/></StgValue>
</operation>

<operation id="1839" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3503" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:3089  %tmp_530 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_58, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_530"/></StgValue>
</operation>

<operation id="1840" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3510" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:3096  %p_Result_3_14_2 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_58, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_14_2"/></StgValue>
</operation>

<operation id="1841" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3511" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:3097  %icmp_ln879_116 = icmp eq i5 %p_Result_3_14_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_116"/></StgValue>
</operation>

<operation id="1842" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3512" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:3098  %p_Result_4_14_2 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_58, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_14_2"/></StgValue>
</operation>

<operation id="1843" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3513" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:3099  %icmp_ln879_117 = icmp eq i6 %p_Result_4_14_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_117"/></StgValue>
</operation>

<operation id="1844" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3514" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:3100  %icmp_ln768_58 = icmp eq i6 %p_Result_4_14_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_58"/></StgValue>
</operation>

<operation id="1845" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3549" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:3135  %tmp_59 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_14_3_0_V_2, i16 %wt_buff_14_3_1_V_2, i16 %wt_buff_14_3_2_V_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1846" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3550" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:3136  %sext_ln1116_59 = sext i16 %tmp_59 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_59"/></StgValue>
</operation>

<operation id="1847" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:3137  %mul_ln1118_59 = mul nsw i32 %sext_ln1118_3, %sext_ln1116_59

]]></Node>
<StgValue><ssdm name="mul_ln1118_59"/></StgValue>
</operation>

<operation id="1848" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3552" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:3138  %tmp_536 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_59, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_536"/></StgValue>
</operation>

<operation id="1849" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3553" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:3139  %trunc_ln708_58 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_59, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_58"/></StgValue>
</operation>

<operation id="1850" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3555" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:3141  %tmp_538 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_59, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_538"/></StgValue>
</operation>

<operation id="1851" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3562" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:3148  %p_Result_3_14_3 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_59, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_14_3"/></StgValue>
</operation>

<operation id="1852" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3563" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:3149  %icmp_ln879_118 = icmp eq i5 %p_Result_3_14_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_118"/></StgValue>
</operation>

<operation id="1853" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3564" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:3150  %p_Result_4_14_3 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_59, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_14_3"/></StgValue>
</operation>

<operation id="1854" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3565" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:3151  %icmp_ln879_119 = icmp eq i6 %p_Result_4_14_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_119"/></StgValue>
</operation>

<operation id="1855" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3566" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:3152  %icmp_ln768_59 = icmp eq i6 %p_Result_4_14_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_59"/></StgValue>
</operation>

<operation id="1856" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3609" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:3195  %tmp_545 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_60, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_545"/></StgValue>
</operation>

<operation id="1857" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3611" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:3197  %zext_ln415_60 = zext i1 %tmp_546 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_60"/></StgValue>
</operation>

<operation id="1858" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3612" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:3198  %add_ln415_60 = add i16 %zext_ln415_60, %trunc_ln708_59

]]></Node>
<StgValue><ssdm name="add_ln415_60"/></StgValue>
</operation>

<operation id="1859" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3613" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:3199  %tmp_547 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_60, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_547"/></StgValue>
</operation>

<operation id="1860" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3200  %xor_ln416_60 = xor i1 %tmp_547, true

]]></Node>
<StgValue><ssdm name="xor_ln416_60"/></StgValue>
</operation>

<operation id="1861" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3201  %and_ln416_60 = and i1 %tmp_545, %xor_ln416_60

]]></Node>
<StgValue><ssdm name="and_ln416_60"/></StgValue>
</operation>

<operation id="1862" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3616" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:3202  %tmp_548 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_60, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_548"/></StgValue>
</operation>

<operation id="1863" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3618" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:3204  %icmp_ln879_120 = icmp eq i5 %p_Result_3_14, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_120"/></StgValue>
</operation>

<operation id="1864" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3620" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:3206  %icmp_ln879_121 = icmp eq i6 %p_Result_4_14, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_121"/></StgValue>
</operation>

<operation id="1865" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3621" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:3207  %icmp_ln768_60 = icmp eq i6 %p_Result_4_14, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_60"/></StgValue>
</operation>

<operation id="1866" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3622" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:3208  %select_ln777_60 = select i1 %and_ln416_60, i1 %icmp_ln879_121, i1 %icmp_ln768_60

]]></Node>
<StgValue><ssdm name="select_ln777_60"/></StgValue>
</operation>

<operation id="1867" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3623" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:3209  %tmp_549 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_60, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_549"/></StgValue>
</operation>

<operation id="1868" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3210  %xor_ln779_60 = xor i1 %tmp_549, true

]]></Node>
<StgValue><ssdm name="xor_ln779_60"/></StgValue>
</operation>

<operation id="1869" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3211  %and_ln779_60 = and i1 %icmp_ln879_120, %xor_ln779_60

]]></Node>
<StgValue><ssdm name="and_ln779_60"/></StgValue>
</operation>

<operation id="1870" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3626" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:3212  %select_ln416_60 = select i1 %and_ln416_60, i1 %and_ln779_60, i1 %icmp_ln879_121

]]></Node>
<StgValue><ssdm name="select_ln416_60"/></StgValue>
</operation>

<operation id="1871" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3213  %and_ln781_60 = and i1 %and_ln416_60, %icmp_ln879_121

]]></Node>
<StgValue><ssdm name="and_ln781_60"/></StgValue>
</operation>

<operation id="1872" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3214  %xor_ln785_120 = xor i1 %select_ln777_60, true

]]></Node>
<StgValue><ssdm name="xor_ln785_120"/></StgValue>
</operation>

<operation id="1873" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3215  %or_ln785_60 = or i1 %tmp_548, %xor_ln785_120

]]></Node>
<StgValue><ssdm name="or_ln785_60"/></StgValue>
</operation>

<operation id="1874" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3216  %xor_ln785_121 = xor i1 %tmp_544, true

]]></Node>
<StgValue><ssdm name="xor_ln785_121"/></StgValue>
</operation>

<operation id="1875" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3217  %and_ln785_60 = and i1 %or_ln785_60, %xor_ln785_121

]]></Node>
<StgValue><ssdm name="and_ln785_60"/></StgValue>
</operation>

<operation id="1876" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3218  %and_ln786_180 = and i1 %tmp_548, %select_ln416_60

]]></Node>
<StgValue><ssdm name="and_ln786_180"/></StgValue>
</operation>

<operation id="1877" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3219  %or_ln786_60 = or i1 %and_ln781_60, %and_ln786_180

]]></Node>
<StgValue><ssdm name="or_ln786_60"/></StgValue>
</operation>

<operation id="1878" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3220  %xor_ln786_120 = xor i1 %or_ln786_60, true

]]></Node>
<StgValue><ssdm name="xor_ln786_120"/></StgValue>
</operation>

<operation id="1879" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3221  %and_ln786_181 = and i1 %tmp_544, %xor_ln786_120

]]></Node>
<StgValue><ssdm name="and_ln786_181"/></StgValue>
</operation>

<operation id="1880" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3222  %or_ln340_240 = or i1 %and_ln786_181, %and_ln785_60

]]></Node>
<StgValue><ssdm name="or_ln340_240"/></StgValue>
</operation>

<operation id="1881" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3223  %or_ln340_241 = or i1 %and_ln786_180, %xor_ln785_121

]]></Node>
<StgValue><ssdm name="or_ln340_241"/></StgValue>
</operation>

<operation id="1882" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3224  %or_ln340_242 = or i1 %or_ln340_241, %and_ln781_60

]]></Node>
<StgValue><ssdm name="or_ln340_242"/></StgValue>
</operation>

<operation id="1883" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3639" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:3225  %select_ln340_120 = select i1 %or_ln340_240, i16 32767, i16 %add_ln415_60

]]></Node>
<StgValue><ssdm name="select_ln340_120"/></StgValue>
</operation>

<operation id="1884" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3640" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:3226  %select_ln388_120 = select i1 %and_ln786_181, i16 -32768, i16 %add_ln415_60

]]></Node>
<StgValue><ssdm name="select_ln388_120"/></StgValue>
</operation>

<operation id="1885" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3641" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:3227  %select_ln340_248 = select i1 %or_ln340_242, i16 %select_ln340_120, i16 %select_ln388_120

]]></Node>
<StgValue><ssdm name="select_ln340_248"/></StgValue>
</operation>

<operation id="1886" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3642" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:3228  %sext_ln703_120 = sext i16 %buff_out_15_V_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_120"/></StgValue>
</operation>

<operation id="1887" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3643" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:3229  %sext_ln703_121 = sext i16 %select_ln340_248 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_121"/></StgValue>
</operation>

<operation id="1888" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3644" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:3230  %add_ln1192_60 = add nsw i17 %sext_ln703_120, %sext_ln703_121

]]></Node>
<StgValue><ssdm name="add_ln1192_60"/></StgValue>
</operation>

<operation id="1889" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3645" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:3231  %tmp_550 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_60, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_550"/></StgValue>
</operation>

<operation id="1890" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3646" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:3232  %add_ln703_60 = add i16 %select_ln340_248, %buff_out_15_V_load

]]></Node>
<StgValue><ssdm name="add_ln703_60"/></StgValue>
</operation>

<operation id="1891" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3647" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:3233  %tmp_551 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_60, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_551"/></StgValue>
</operation>

<operation id="1892" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3661" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:3247  %tmp_553 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_61, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_553"/></StgValue>
</operation>

<operation id="1893" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3663" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:3249  %zext_ln415_61 = zext i1 %tmp_554 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_61"/></StgValue>
</operation>

<operation id="1894" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3664" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:3250  %add_ln415_61 = add i16 %zext_ln415_61, %trunc_ln708_60

]]></Node>
<StgValue><ssdm name="add_ln415_61"/></StgValue>
</operation>

<operation id="1895" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3665" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:3251  %tmp_555 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_61, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_555"/></StgValue>
</operation>

<operation id="1896" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3252  %xor_ln416_61 = xor i1 %tmp_555, true

]]></Node>
<StgValue><ssdm name="xor_ln416_61"/></StgValue>
</operation>

<operation id="1897" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3253  %and_ln416_61 = and i1 %tmp_553, %xor_ln416_61

]]></Node>
<StgValue><ssdm name="and_ln416_61"/></StgValue>
</operation>

<operation id="1898" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3668" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:3254  %tmp_556 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_61, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_556"/></StgValue>
</operation>

<operation id="1899" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3670" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:3256  %icmp_ln879_122 = icmp eq i5 %p_Result_3_15_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_122"/></StgValue>
</operation>

<operation id="1900" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3672" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:3258  %icmp_ln879_123 = icmp eq i6 %p_Result_4_15_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_123"/></StgValue>
</operation>

<operation id="1901" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3673" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:3259  %icmp_ln768_61 = icmp eq i6 %p_Result_4_15_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_61"/></StgValue>
</operation>

<operation id="1902" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3674" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:3260  %select_ln777_61 = select i1 %and_ln416_61, i1 %icmp_ln879_123, i1 %icmp_ln768_61

]]></Node>
<StgValue><ssdm name="select_ln777_61"/></StgValue>
</operation>

<operation id="1903" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3675" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:3261  %tmp_557 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_61, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_557"/></StgValue>
</operation>

<operation id="1904" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3262  %xor_ln779_61 = xor i1 %tmp_557, true

]]></Node>
<StgValue><ssdm name="xor_ln779_61"/></StgValue>
</operation>

<operation id="1905" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3263  %and_ln779_61 = and i1 %icmp_ln879_122, %xor_ln779_61

]]></Node>
<StgValue><ssdm name="and_ln779_61"/></StgValue>
</operation>

<operation id="1906" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3678" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:3264  %select_ln416_61 = select i1 %and_ln416_61, i1 %and_ln779_61, i1 %icmp_ln879_123

]]></Node>
<StgValue><ssdm name="select_ln416_61"/></StgValue>
</operation>

<operation id="1907" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3265  %and_ln781_61 = and i1 %and_ln416_61, %icmp_ln879_123

]]></Node>
<StgValue><ssdm name="and_ln781_61"/></StgValue>
</operation>

<operation id="1908" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3266  %xor_ln785_122 = xor i1 %select_ln777_61, true

]]></Node>
<StgValue><ssdm name="xor_ln785_122"/></StgValue>
</operation>

<operation id="1909" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3267  %or_ln785_61 = or i1 %tmp_556, %xor_ln785_122

]]></Node>
<StgValue><ssdm name="or_ln785_61"/></StgValue>
</operation>

<operation id="1910" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3268  %xor_ln785_123 = xor i1 %tmp_552, true

]]></Node>
<StgValue><ssdm name="xor_ln785_123"/></StgValue>
</operation>

<operation id="1911" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3269  %and_ln785_61 = and i1 %or_ln785_61, %xor_ln785_123

]]></Node>
<StgValue><ssdm name="and_ln785_61"/></StgValue>
</operation>

<operation id="1912" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3270  %and_ln786_183 = and i1 %tmp_556, %select_ln416_61

]]></Node>
<StgValue><ssdm name="and_ln786_183"/></StgValue>
</operation>

<operation id="1913" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3271  %or_ln786_61 = or i1 %and_ln781_61, %and_ln786_183

]]></Node>
<StgValue><ssdm name="or_ln786_61"/></StgValue>
</operation>

<operation id="1914" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3272  %xor_ln786_122 = xor i1 %or_ln786_61, true

]]></Node>
<StgValue><ssdm name="xor_ln786_122"/></StgValue>
</operation>

<operation id="1915" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3273  %and_ln786_184 = and i1 %tmp_552, %xor_ln786_122

]]></Node>
<StgValue><ssdm name="and_ln786_184"/></StgValue>
</operation>

<operation id="1916" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3274  %or_ln340_244 = or i1 %and_ln786_184, %and_ln785_61

]]></Node>
<StgValue><ssdm name="or_ln340_244"/></StgValue>
</operation>

<operation id="1917" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3275  %or_ln340_245 = or i1 %and_ln786_183, %xor_ln785_123

]]></Node>
<StgValue><ssdm name="or_ln340_245"/></StgValue>
</operation>

<operation id="1918" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3276  %or_ln340_246 = or i1 %or_ln340_245, %and_ln781_61

]]></Node>
<StgValue><ssdm name="or_ln340_246"/></StgValue>
</operation>

<operation id="1919" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3691" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:3277  %select_ln340_122 = select i1 %or_ln340_244, i16 32767, i16 %add_ln415_61

]]></Node>
<StgValue><ssdm name="select_ln340_122"/></StgValue>
</operation>

<operation id="1920" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3692" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:3278  %select_ln388_122 = select i1 %and_ln786_184, i16 -32768, i16 %add_ln415_61

]]></Node>
<StgValue><ssdm name="select_ln388_122"/></StgValue>
</operation>

<operation id="1921" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3693" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:3279  %select_ln340_250 = select i1 %or_ln340_246, i16 %select_ln340_122, i16 %select_ln388_122

]]></Node>
<StgValue><ssdm name="select_ln340_250"/></StgValue>
</operation>

<operation id="1922" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3708" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:3294  %tmp_62 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_15_2_0_V_2, i16 %wt_buff_15_2_1_V_2, i16 %wt_buff_15_2_2_V_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1923" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3709" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:3295  %sext_ln1116_62 = sext i16 %tmp_62 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_62"/></StgValue>
</operation>

<operation id="1924" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:3296  %mul_ln1118_62 = mul nsw i32 %sext_ln1118_2, %sext_ln1116_62

]]></Node>
<StgValue><ssdm name="mul_ln1118_62"/></StgValue>
</operation>

<operation id="1925" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3711" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:3297  %tmp_560 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_62, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_560"/></StgValue>
</operation>

<operation id="1926" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3712" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:3298  %trunc_ln708_61 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_62, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_61"/></StgValue>
</operation>

<operation id="1927" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3714" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:3300  %tmp_562 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_62, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_562"/></StgValue>
</operation>

<operation id="1928" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3721" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:3307  %p_Result_3_15_2 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_62, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_15_2"/></StgValue>
</operation>

<operation id="1929" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3722" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:3308  %icmp_ln879_124 = icmp eq i5 %p_Result_3_15_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_124"/></StgValue>
</operation>

<operation id="1930" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3723" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:3309  %p_Result_4_15_2 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_62, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_15_2"/></StgValue>
</operation>

<operation id="1931" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3724" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:3310  %icmp_ln879_125 = icmp eq i6 %p_Result_4_15_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_125"/></StgValue>
</operation>

<operation id="1932" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3725" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:3311  %icmp_ln768_62 = icmp eq i6 %p_Result_4_15_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_62"/></StgValue>
</operation>

<operation id="1933" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3760" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
hls_label_2:3346  %tmp_63 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_15_3_0_V_2, i16 %wt_buff_15_3_1_V_2, i16 %wt_buff_15_3_2_V_2, i2 %select_ln37_1)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1934" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3761" bw="32" op_0_bw="16">
<![CDATA[
hls_label_2:3347  %sext_ln1116_63 = sext i16 %tmp_63 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_63"/></StgValue>
</operation>

<operation id="1935" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:3348  %mul_ln1118_63 = mul nsw i32 %sext_ln1118_3, %sext_ln1116_63

]]></Node>
<StgValue><ssdm name="mul_ln1118_63"/></StgValue>
</operation>

<operation id="1936" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3763" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:3349  %tmp_568 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_63, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_568"/></StgValue>
</operation>

<operation id="1937" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3764" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:3350  %trunc_ln708_62 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_63, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_62"/></StgValue>
</operation>

<operation id="1938" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3766" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:3352  %tmp_570 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_63, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_570"/></StgValue>
</operation>

<operation id="1939" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3773" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:3359  %p_Result_3_15_3 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_63, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_15_3"/></StgValue>
</operation>

<operation id="1940" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3774" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:3360  %icmp_ln879_126 = icmp eq i5 %p_Result_3_15_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_126"/></StgValue>
</operation>

<operation id="1941" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3775" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:3361  %p_Result_4_15_3 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_63, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_15_3"/></StgValue>
</operation>

<operation id="1942" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3776" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:3362  %icmp_ln879_127 = icmp eq i6 %p_Result_4_15_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_127"/></StgValue>
</operation>

<operation id="1943" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3777" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:3363  %icmp_ln768_63 = icmp eq i6 %p_Result_4_15_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_63"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="1944" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:60  %xor_ln786_1 = xor i1 %tmp_71, true

]]></Node>
<StgValue><ssdm name="xor_ln786_1"/></StgValue>
</operation>

<operation id="1945" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:61  %and_ln786_2 = and i1 %tmp_70, %xor_ln786_1

]]></Node>
<StgValue><ssdm name="and_ln786_2"/></StgValue>
</operation>

<operation id="1946" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:62  %xor_ln340 = xor i1 %tmp_70, %tmp_71

]]></Node>
<StgValue><ssdm name="xor_ln340"/></StgValue>
</operation>

<operation id="1947" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:63  %xor_ln340_1 = xor i1 %tmp_70, true

]]></Node>
<StgValue><ssdm name="xor_ln340_1"/></StgValue>
</operation>

<operation id="1948" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:64  %or_ln340_3 = or i1 %tmp_71, %xor_ln340_1

]]></Node>
<StgValue><ssdm name="or_ln340_3"/></StgValue>
</operation>

<operation id="1949" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:65  %select_ln340_1 = select i1 %xor_ln340, i16 32767, i16 %add_ln703

]]></Node>
<StgValue><ssdm name="select_ln340_1"/></StgValue>
</operation>

<operation id="1950" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:66  %select_ln388_1 = select i1 %and_ln786_2, i16 -32768, i16 %add_ln703

]]></Node>
<StgValue><ssdm name="select_ln388_1"/></StgValue>
</operation>

<operation id="1951" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:67  %select_ln340_129 = select i1 %or_ln340_3, i16 %select_ln340_1, i16 %select_ln388_1

]]></Node>
<StgValue><ssdm name="select_ln340_129"/></StgValue>
</operation>

<operation id="1952" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:109  %sext_ln703_2 = sext i16 %select_ln340_129 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_2"/></StgValue>
</operation>

<operation id="1953" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:110  %sext_ln703_3 = sext i16 %select_ln340_130 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_3"/></StgValue>
</operation>

<operation id="1954" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:111  %add_ln1192_1 = add nsw i17 %sext_ln703_2, %sext_ln703_3

]]></Node>
<StgValue><ssdm name="add_ln1192_1"/></StgValue>
</operation>

<operation id="1955" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:112  %tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="1956" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:113  %add_ln703_1 = add i16 %select_ln340_130, %select_ln340_129

]]></Node>
<StgValue><ssdm name="add_ln703_1"/></StgValue>
</operation>

<operation id="1957" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:114  %tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="1958" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:115  %xor_ln786_3 = xor i1 %tmp_79, true

]]></Node>
<StgValue><ssdm name="xor_ln786_3"/></StgValue>
</operation>

<operation id="1959" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:116  %and_ln786_5 = and i1 %tmp_78, %xor_ln786_3

]]></Node>
<StgValue><ssdm name="and_ln786_5"/></StgValue>
</operation>

<operation id="1960" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:117  %xor_ln340_2 = xor i1 %tmp_78, %tmp_79

]]></Node>
<StgValue><ssdm name="xor_ln340_2"/></StgValue>
</operation>

<operation id="1961" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:118  %xor_ln340_3 = xor i1 %tmp_78, true

]]></Node>
<StgValue><ssdm name="xor_ln340_3"/></StgValue>
</operation>

<operation id="1962" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:119  %or_ln340_7 = or i1 %tmp_79, %xor_ln340_3

]]></Node>
<StgValue><ssdm name="or_ln340_7"/></StgValue>
</operation>

<operation id="1963" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:120  %select_ln340_3 = select i1 %xor_ln340_2, i16 32767, i16 %add_ln703_1

]]></Node>
<StgValue><ssdm name="select_ln340_3"/></StgValue>
</operation>

<operation id="1964" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:121  %select_ln388_3 = select i1 %and_ln786_5, i16 -32768, i16 %add_ln703_1

]]></Node>
<StgValue><ssdm name="select_ln388_3"/></StgValue>
</operation>

<operation id="1965" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:122  %select_ln340_131 = select i1 %or_ln340_7, i16 %select_ln340_3, i16 %select_ln388_3

]]></Node>
<StgValue><ssdm name="select_ln340_131"/></StgValue>
</operation>

<operation id="1966" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:131  %tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_2, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="1967" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:133  %zext_ln415_2 = zext i1 %tmp_82 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_2"/></StgValue>
</operation>

<operation id="1968" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:134  %add_ln415_2 = add i16 %zext_ln415_2, %trunc_ln708_2

]]></Node>
<StgValue><ssdm name="add_ln415_2"/></StgValue>
</operation>

<operation id="1969" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:135  %tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_2, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1970" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:136  %xor_ln416_2 = xor i1 %tmp_83, true

]]></Node>
<StgValue><ssdm name="xor_ln416_2"/></StgValue>
</operation>

<operation id="1971" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:137  %and_ln416_2 = and i1 %tmp_81, %xor_ln416_2

]]></Node>
<StgValue><ssdm name="and_ln416_2"/></StgValue>
</operation>

<operation id="1972" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:138  %tmp_84 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_2, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1973" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:144  %select_ln777_2 = select i1 %and_ln416_2, i1 %icmp_ln879_5, i1 %icmp_ln768_2

]]></Node>
<StgValue><ssdm name="select_ln777_2"/></StgValue>
</operation>

<operation id="1974" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:145  %tmp_85 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_2, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1975" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:146  %xor_ln779_2 = xor i1 %tmp_85, true

]]></Node>
<StgValue><ssdm name="xor_ln779_2"/></StgValue>
</operation>

<operation id="1976" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:147  %and_ln779_2 = and i1 %icmp_ln879_4, %xor_ln779_2

]]></Node>
<StgValue><ssdm name="and_ln779_2"/></StgValue>
</operation>

<operation id="1977" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:148  %select_ln416_2 = select i1 %and_ln416_2, i1 %and_ln779_2, i1 %icmp_ln879_5

]]></Node>
<StgValue><ssdm name="select_ln416_2"/></StgValue>
</operation>

<operation id="1978" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:149  %and_ln781_2 = and i1 %and_ln416_2, %icmp_ln879_5

]]></Node>
<StgValue><ssdm name="and_ln781_2"/></StgValue>
</operation>

<operation id="1979" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:150  %xor_ln785_4 = xor i1 %select_ln777_2, true

]]></Node>
<StgValue><ssdm name="xor_ln785_4"/></StgValue>
</operation>

<operation id="1980" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:151  %or_ln785_2 = or i1 %tmp_84, %xor_ln785_4

]]></Node>
<StgValue><ssdm name="or_ln785_2"/></StgValue>
</operation>

<operation id="1981" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:152  %xor_ln785_5 = xor i1 %tmp_80, true

]]></Node>
<StgValue><ssdm name="xor_ln785_5"/></StgValue>
</operation>

<operation id="1982" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:153  %and_ln785_2 = and i1 %or_ln785_2, %xor_ln785_5

]]></Node>
<StgValue><ssdm name="and_ln785_2"/></StgValue>
</operation>

<operation id="1983" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:154  %and_ln786_6 = and i1 %tmp_84, %select_ln416_2

]]></Node>
<StgValue><ssdm name="and_ln786_6"/></StgValue>
</operation>

<operation id="1984" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:155  %or_ln786_2 = or i1 %and_ln781_2, %and_ln786_6

]]></Node>
<StgValue><ssdm name="or_ln786_2"/></StgValue>
</operation>

<operation id="1985" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:156  %xor_ln786_4 = xor i1 %or_ln786_2, true

]]></Node>
<StgValue><ssdm name="xor_ln786_4"/></StgValue>
</operation>

<operation id="1986" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:157  %and_ln786_7 = and i1 %tmp_80, %xor_ln786_4

]]></Node>
<StgValue><ssdm name="and_ln786_7"/></StgValue>
</operation>

<operation id="1987" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:158  %or_ln340_8 = or i1 %and_ln786_7, %and_ln785_2

]]></Node>
<StgValue><ssdm name="or_ln340_8"/></StgValue>
</operation>

<operation id="1988" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:159  %or_ln340_9 = or i1 %and_ln786_6, %xor_ln785_5

]]></Node>
<StgValue><ssdm name="or_ln340_9"/></StgValue>
</operation>

<operation id="1989" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:160  %or_ln340_10 = or i1 %or_ln340_9, %and_ln781_2

]]></Node>
<StgValue><ssdm name="or_ln340_10"/></StgValue>
</operation>

<operation id="1990" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:161  %select_ln340_4 = select i1 %or_ln340_8, i16 32767, i16 %add_ln415_2

]]></Node>
<StgValue><ssdm name="select_ln340_4"/></StgValue>
</operation>

<operation id="1991" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:162  %select_ln388_4 = select i1 %and_ln786_7, i16 -32768, i16 %add_ln415_2

]]></Node>
<StgValue><ssdm name="select_ln388_4"/></StgValue>
</operation>

<operation id="1992" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:163  %select_ln340_132 = select i1 %or_ln340_10, i16 %select_ln340_4, i16 %select_ln388_4

]]></Node>
<StgValue><ssdm name="select_ln340_132"/></StgValue>
</operation>

<operation id="1993" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:164  %sext_ln703_4 = sext i16 %select_ln340_131 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_4"/></StgValue>
</operation>

<operation id="1994" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:165  %sext_ln703_5 = sext i16 %select_ln340_132 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_5"/></StgValue>
</operation>

<operation id="1995" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:166  %add_ln1192_2 = add nsw i17 %sext_ln703_4, %sext_ln703_5

]]></Node>
<StgValue><ssdm name="add_ln1192_2"/></StgValue>
</operation>

<operation id="1996" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:167  %tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_2, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1997" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:168  %add_ln703_2 = add i16 %select_ln340_132, %select_ln340_131

]]></Node>
<StgValue><ssdm name="add_ln703_2"/></StgValue>
</operation>

<operation id="1998" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:169  %tmp_87 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_2, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1999" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:186  %tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_3, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="2000" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:188  %zext_ln415_3 = zext i1 %tmp_90 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_3"/></StgValue>
</operation>

<operation id="2001" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:189  %add_ln415_3 = add i16 %zext_ln415_3, %trunc_ln708_3

]]></Node>
<StgValue><ssdm name="add_ln415_3"/></StgValue>
</operation>

<operation id="2002" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:190  %tmp_91 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="2003" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:191  %xor_ln416_3 = xor i1 %tmp_91, true

]]></Node>
<StgValue><ssdm name="xor_ln416_3"/></StgValue>
</operation>

<operation id="2004" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:192  %and_ln416_3 = and i1 %tmp_89, %xor_ln416_3

]]></Node>
<StgValue><ssdm name="and_ln416_3"/></StgValue>
</operation>

<operation id="2005" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:193  %tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="2006" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:199  %select_ln777_3 = select i1 %and_ln416_3, i1 %icmp_ln879_7, i1 %icmp_ln768_3

]]></Node>
<StgValue><ssdm name="select_ln777_3"/></StgValue>
</operation>

<operation id="2007" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:200  %tmp_93 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_3, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="2008" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:201  %xor_ln779_3 = xor i1 %tmp_93, true

]]></Node>
<StgValue><ssdm name="xor_ln779_3"/></StgValue>
</operation>

<operation id="2009" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:202  %and_ln779_3 = and i1 %icmp_ln879_6, %xor_ln779_3

]]></Node>
<StgValue><ssdm name="and_ln779_3"/></StgValue>
</operation>

<operation id="2010" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:203  %select_ln416_3 = select i1 %and_ln416_3, i1 %and_ln779_3, i1 %icmp_ln879_7

]]></Node>
<StgValue><ssdm name="select_ln416_3"/></StgValue>
</operation>

<operation id="2011" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:204  %and_ln781_3 = and i1 %and_ln416_3, %icmp_ln879_7

]]></Node>
<StgValue><ssdm name="and_ln781_3"/></StgValue>
</operation>

<operation id="2012" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:205  %xor_ln785_6 = xor i1 %select_ln777_3, true

]]></Node>
<StgValue><ssdm name="xor_ln785_6"/></StgValue>
</operation>

<operation id="2013" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:206  %or_ln785_3 = or i1 %tmp_92, %xor_ln785_6

]]></Node>
<StgValue><ssdm name="or_ln785_3"/></StgValue>
</operation>

<operation id="2014" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:207  %xor_ln785_7 = xor i1 %tmp_88, true

]]></Node>
<StgValue><ssdm name="xor_ln785_7"/></StgValue>
</operation>

<operation id="2015" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:208  %and_ln785_3 = and i1 %or_ln785_3, %xor_ln785_7

]]></Node>
<StgValue><ssdm name="and_ln785_3"/></StgValue>
</operation>

<operation id="2016" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:209  %and_ln786_9 = and i1 %tmp_92, %select_ln416_3

]]></Node>
<StgValue><ssdm name="and_ln786_9"/></StgValue>
</operation>

<operation id="2017" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:210  %or_ln786_3 = or i1 %and_ln781_3, %and_ln786_9

]]></Node>
<StgValue><ssdm name="or_ln786_3"/></StgValue>
</operation>

<operation id="2018" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:211  %xor_ln786_6 = xor i1 %or_ln786_3, true

]]></Node>
<StgValue><ssdm name="xor_ln786_6"/></StgValue>
</operation>

<operation id="2019" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:212  %and_ln786_10 = and i1 %tmp_88, %xor_ln786_6

]]></Node>
<StgValue><ssdm name="and_ln786_10"/></StgValue>
</operation>

<operation id="2020" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:213  %or_ln340_12 = or i1 %and_ln786_10, %and_ln785_3

]]></Node>
<StgValue><ssdm name="or_ln340_12"/></StgValue>
</operation>

<operation id="2021" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:214  %or_ln340_13 = or i1 %and_ln786_9, %xor_ln785_7

]]></Node>
<StgValue><ssdm name="or_ln340_13"/></StgValue>
</operation>

<operation id="2022" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:215  %or_ln340_14 = or i1 %or_ln340_13, %and_ln781_3

]]></Node>
<StgValue><ssdm name="or_ln340_14"/></StgValue>
</operation>

<operation id="2023" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:216  %select_ln340_6 = select i1 %or_ln340_12, i16 32767, i16 %add_ln415_3

]]></Node>
<StgValue><ssdm name="select_ln340_6"/></StgValue>
</operation>

<operation id="2024" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:217  %select_ln388_6 = select i1 %and_ln786_10, i16 -32768, i16 %add_ln415_3

]]></Node>
<StgValue><ssdm name="select_ln388_6"/></StgValue>
</operation>

<operation id="2025" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:218  %select_ln340_134 = select i1 %or_ln340_14, i16 %select_ln340_6, i16 %select_ln388_6

]]></Node>
<StgValue><ssdm name="select_ln340_134"/></StgValue>
</operation>

<operation id="2026" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:280  %xor_ln786_9 = xor i1 %tmp_103, true

]]></Node>
<StgValue><ssdm name="xor_ln786_9"/></StgValue>
</operation>

<operation id="2027" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:281  %and_ln786_14 = and i1 %tmp_102, %xor_ln786_9

]]></Node>
<StgValue><ssdm name="and_ln786_14"/></StgValue>
</operation>

<operation id="2028" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:282  %xor_ln340_8 = xor i1 %tmp_102, %tmp_103

]]></Node>
<StgValue><ssdm name="xor_ln340_8"/></StgValue>
</operation>

<operation id="2029" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:283  %xor_ln340_9 = xor i1 %tmp_102, true

]]></Node>
<StgValue><ssdm name="xor_ln340_9"/></StgValue>
</operation>

<operation id="2030" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:284  %or_ln340_19 = or i1 %tmp_103, %xor_ln340_9

]]></Node>
<StgValue><ssdm name="or_ln340_19"/></StgValue>
</operation>

<operation id="2031" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:285  %select_ln340_9 = select i1 %xor_ln340_8, i16 32767, i16 %add_ln703_4

]]></Node>
<StgValue><ssdm name="select_ln340_9"/></StgValue>
</operation>

<operation id="2032" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:286  %select_ln388_9 = select i1 %and_ln786_14, i16 -32768, i16 %add_ln703_4

]]></Node>
<StgValue><ssdm name="select_ln388_9"/></StgValue>
</operation>

<operation id="2033" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:287  %select_ln340_137 = select i1 %or_ln340_19, i16 %select_ln340_9, i16 %select_ln388_9

]]></Node>
<StgValue><ssdm name="select_ln340_137"/></StgValue>
</operation>

<operation id="2034" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:326  %sext_ln703_10 = sext i16 %select_ln340_137 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_10"/></StgValue>
</operation>

<operation id="2035" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:327  %sext_ln703_11 = sext i16 %select_ln340_138 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_11"/></StgValue>
</operation>

<operation id="2036" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:328  %add_ln1192_5 = add nsw i17 %sext_ln703_10, %sext_ln703_11

]]></Node>
<StgValue><ssdm name="add_ln1192_5"/></StgValue>
</operation>

<operation id="2037" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:329  %tmp_110 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_5, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="2038" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:330  %add_ln703_5 = add i16 %select_ln340_138, %select_ln340_137

]]></Node>
<StgValue><ssdm name="add_ln703_5"/></StgValue>
</operation>

<operation id="2039" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:331  %tmp_111 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_5, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="2040" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:332  %xor_ln786_11 = xor i1 %tmp_111, true

]]></Node>
<StgValue><ssdm name="xor_ln786_11"/></StgValue>
</operation>

<operation id="2041" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:333  %and_ln786_17 = and i1 %tmp_110, %xor_ln786_11

]]></Node>
<StgValue><ssdm name="and_ln786_17"/></StgValue>
</operation>

<operation id="2042" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:334  %xor_ln340_10 = xor i1 %tmp_110, %tmp_111

]]></Node>
<StgValue><ssdm name="xor_ln340_10"/></StgValue>
</operation>

<operation id="2043" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:335  %xor_ln340_11 = xor i1 %tmp_110, true

]]></Node>
<StgValue><ssdm name="xor_ln340_11"/></StgValue>
</operation>

<operation id="2044" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:336  %or_ln340_23 = or i1 %tmp_111, %xor_ln340_11

]]></Node>
<StgValue><ssdm name="or_ln340_23"/></StgValue>
</operation>

<operation id="2045" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:337  %select_ln340_11 = select i1 %xor_ln340_10, i16 32767, i16 %add_ln703_5

]]></Node>
<StgValue><ssdm name="select_ln340_11"/></StgValue>
</operation>

<operation id="2046" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:338  %select_ln388_11 = select i1 %and_ln786_17, i16 -32768, i16 %add_ln703_5

]]></Node>
<StgValue><ssdm name="select_ln388_11"/></StgValue>
</operation>

<operation id="2047" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:339  %select_ln340_139 = select i1 %or_ln340_23, i16 %select_ln340_11, i16 %select_ln388_11

]]></Node>
<StgValue><ssdm name="select_ln340_139"/></StgValue>
</operation>

<operation id="2048" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:345  %tmp_113 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_6, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="2049" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:347  %zext_ln415_6 = zext i1 %tmp_114 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_6"/></StgValue>
</operation>

<operation id="2050" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:348  %add_ln415_6 = add i16 %zext_ln415_6, %trunc_ln708_6

]]></Node>
<StgValue><ssdm name="add_ln415_6"/></StgValue>
</operation>

<operation id="2051" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:349  %tmp_115 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="2052" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:350  %xor_ln416_6 = xor i1 %tmp_115, true

]]></Node>
<StgValue><ssdm name="xor_ln416_6"/></StgValue>
</operation>

<operation id="2053" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:351  %and_ln416_6 = and i1 %tmp_113, %xor_ln416_6

]]></Node>
<StgValue><ssdm name="and_ln416_6"/></StgValue>
</operation>

<operation id="2054" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:352  %tmp_116 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="2055" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:358  %select_ln777_6 = select i1 %and_ln416_6, i1 %icmp_ln879_13, i1 %icmp_ln768_6

]]></Node>
<StgValue><ssdm name="select_ln777_6"/></StgValue>
</operation>

<operation id="2056" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:359  %tmp_117 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_6, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="2057" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:360  %xor_ln779_6 = xor i1 %tmp_117, true

]]></Node>
<StgValue><ssdm name="xor_ln779_6"/></StgValue>
</operation>

<operation id="2058" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:361  %and_ln779_6 = and i1 %icmp_ln879_12, %xor_ln779_6

]]></Node>
<StgValue><ssdm name="and_ln779_6"/></StgValue>
</operation>

<operation id="2059" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:362  %select_ln416_6 = select i1 %and_ln416_6, i1 %and_ln779_6, i1 %icmp_ln879_13

]]></Node>
<StgValue><ssdm name="select_ln416_6"/></StgValue>
</operation>

<operation id="2060" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:363  %and_ln781_6 = and i1 %and_ln416_6, %icmp_ln879_13

]]></Node>
<StgValue><ssdm name="and_ln781_6"/></StgValue>
</operation>

<operation id="2061" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:364  %xor_ln785_12 = xor i1 %select_ln777_6, true

]]></Node>
<StgValue><ssdm name="xor_ln785_12"/></StgValue>
</operation>

<operation id="2062" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:365  %or_ln785_6 = or i1 %tmp_116, %xor_ln785_12

]]></Node>
<StgValue><ssdm name="or_ln785_6"/></StgValue>
</operation>

<operation id="2063" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:366  %xor_ln785_13 = xor i1 %tmp_112, true

]]></Node>
<StgValue><ssdm name="xor_ln785_13"/></StgValue>
</operation>

<operation id="2064" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:367  %and_ln785_6 = and i1 %or_ln785_6, %xor_ln785_13

]]></Node>
<StgValue><ssdm name="and_ln785_6"/></StgValue>
</operation>

<operation id="2065" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:368  %and_ln786_18 = and i1 %tmp_116, %select_ln416_6

]]></Node>
<StgValue><ssdm name="and_ln786_18"/></StgValue>
</operation>

<operation id="2066" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:369  %or_ln786_6 = or i1 %and_ln781_6, %and_ln786_18

]]></Node>
<StgValue><ssdm name="or_ln786_6"/></StgValue>
</operation>

<operation id="2067" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:370  %xor_ln786_12 = xor i1 %or_ln786_6, true

]]></Node>
<StgValue><ssdm name="xor_ln786_12"/></StgValue>
</operation>

<operation id="2068" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:371  %and_ln786_19 = and i1 %tmp_112, %xor_ln786_12

]]></Node>
<StgValue><ssdm name="and_ln786_19"/></StgValue>
</operation>

<operation id="2069" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:372  %or_ln340_24 = or i1 %and_ln786_19, %and_ln785_6

]]></Node>
<StgValue><ssdm name="or_ln340_24"/></StgValue>
</operation>

<operation id="2070" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:373  %or_ln340_25 = or i1 %and_ln786_18, %xor_ln785_13

]]></Node>
<StgValue><ssdm name="or_ln340_25"/></StgValue>
</operation>

<operation id="2071" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:374  %or_ln340_26 = or i1 %or_ln340_25, %and_ln781_6

]]></Node>
<StgValue><ssdm name="or_ln340_26"/></StgValue>
</operation>

<operation id="2072" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:375  %select_ln340_12 = select i1 %or_ln340_24, i16 32767, i16 %add_ln415_6

]]></Node>
<StgValue><ssdm name="select_ln340_12"/></StgValue>
</operation>

<operation id="2073" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:376  %select_ln388_12 = select i1 %and_ln786_19, i16 -32768, i16 %add_ln415_6

]]></Node>
<StgValue><ssdm name="select_ln388_12"/></StgValue>
</operation>

<operation id="2074" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:377  %select_ln340_140 = select i1 %or_ln340_26, i16 %select_ln340_12, i16 %select_ln388_12

]]></Node>
<StgValue><ssdm name="select_ln340_140"/></StgValue>
</operation>

<operation id="2075" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:378  %sext_ln703_12 = sext i16 %select_ln340_139 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_12"/></StgValue>
</operation>

<operation id="2076" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:379  %sext_ln703_13 = sext i16 %select_ln340_140 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_13"/></StgValue>
</operation>

<operation id="2077" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:380  %add_ln1192_6 = add nsw i17 %sext_ln703_12, %sext_ln703_13

]]></Node>
<StgValue><ssdm name="add_ln1192_6"/></StgValue>
</operation>

<operation id="2078" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:381  %tmp_118 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_6, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="2079" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:382  %add_ln703_6 = add i16 %select_ln340_140, %select_ln340_139

]]></Node>
<StgValue><ssdm name="add_ln703_6"/></StgValue>
</operation>

<operation id="2080" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:383  %tmp_119 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="2081" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:397  %tmp_121 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_7, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="2082" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:399  %zext_ln415_7 = zext i1 %tmp_122 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_7"/></StgValue>
</operation>

<operation id="2083" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:400  %add_ln415_7 = add i16 %zext_ln415_7, %trunc_ln708_7

]]></Node>
<StgValue><ssdm name="add_ln415_7"/></StgValue>
</operation>

<operation id="2084" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:401  %tmp_123 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_7, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="2085" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:402  %xor_ln416_7 = xor i1 %tmp_123, true

]]></Node>
<StgValue><ssdm name="xor_ln416_7"/></StgValue>
</operation>

<operation id="2086" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:403  %and_ln416_7 = and i1 %tmp_121, %xor_ln416_7

]]></Node>
<StgValue><ssdm name="and_ln416_7"/></StgValue>
</operation>

<operation id="2087" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:404  %tmp_124 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_7, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="2088" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:410  %select_ln777_7 = select i1 %and_ln416_7, i1 %icmp_ln879_15, i1 %icmp_ln768_7

]]></Node>
<StgValue><ssdm name="select_ln777_7"/></StgValue>
</operation>

<operation id="2089" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:411  %tmp_125 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_7, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="2090" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:412  %xor_ln779_7 = xor i1 %tmp_125, true

]]></Node>
<StgValue><ssdm name="xor_ln779_7"/></StgValue>
</operation>

<operation id="2091" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:413  %and_ln779_7 = and i1 %icmp_ln879_14, %xor_ln779_7

]]></Node>
<StgValue><ssdm name="and_ln779_7"/></StgValue>
</operation>

<operation id="2092" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:414  %select_ln416_7 = select i1 %and_ln416_7, i1 %and_ln779_7, i1 %icmp_ln879_15

]]></Node>
<StgValue><ssdm name="select_ln416_7"/></StgValue>
</operation>

<operation id="2093" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:415  %and_ln781_7 = and i1 %and_ln416_7, %icmp_ln879_15

]]></Node>
<StgValue><ssdm name="and_ln781_7"/></StgValue>
</operation>

<operation id="2094" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:416  %xor_ln785_14 = xor i1 %select_ln777_7, true

]]></Node>
<StgValue><ssdm name="xor_ln785_14"/></StgValue>
</operation>

<operation id="2095" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:417  %or_ln785_7 = or i1 %tmp_124, %xor_ln785_14

]]></Node>
<StgValue><ssdm name="or_ln785_7"/></StgValue>
</operation>

<operation id="2096" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:418  %xor_ln785_15 = xor i1 %tmp_120, true

]]></Node>
<StgValue><ssdm name="xor_ln785_15"/></StgValue>
</operation>

<operation id="2097" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:419  %and_ln785_7 = and i1 %or_ln785_7, %xor_ln785_15

]]></Node>
<StgValue><ssdm name="and_ln785_7"/></StgValue>
</operation>

<operation id="2098" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:420  %and_ln786_21 = and i1 %tmp_124, %select_ln416_7

]]></Node>
<StgValue><ssdm name="and_ln786_21"/></StgValue>
</operation>

<operation id="2099" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:421  %or_ln786_7 = or i1 %and_ln781_7, %and_ln786_21

]]></Node>
<StgValue><ssdm name="or_ln786_7"/></StgValue>
</operation>

<operation id="2100" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:422  %xor_ln786_14 = xor i1 %or_ln786_7, true

]]></Node>
<StgValue><ssdm name="xor_ln786_14"/></StgValue>
</operation>

<operation id="2101" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:423  %and_ln786_22 = and i1 %tmp_120, %xor_ln786_14

]]></Node>
<StgValue><ssdm name="and_ln786_22"/></StgValue>
</operation>

<operation id="2102" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:424  %or_ln340_28 = or i1 %and_ln786_22, %and_ln785_7

]]></Node>
<StgValue><ssdm name="or_ln340_28"/></StgValue>
</operation>

<operation id="2103" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:425  %or_ln340_29 = or i1 %and_ln786_21, %xor_ln785_15

]]></Node>
<StgValue><ssdm name="or_ln340_29"/></StgValue>
</operation>

<operation id="2104" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:426  %or_ln340_30 = or i1 %or_ln340_29, %and_ln781_7

]]></Node>
<StgValue><ssdm name="or_ln340_30"/></StgValue>
</operation>

<operation id="2105" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:427  %select_ln340_14 = select i1 %or_ln340_28, i16 32767, i16 %add_ln415_7

]]></Node>
<StgValue><ssdm name="select_ln340_14"/></StgValue>
</operation>

<operation id="2106" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:428  %select_ln388_14 = select i1 %and_ln786_22, i16 -32768, i16 %add_ln415_7

]]></Node>
<StgValue><ssdm name="select_ln388_14"/></StgValue>
</operation>

<operation id="2107" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:429  %select_ln340_142 = select i1 %or_ln340_30, i16 %select_ln340_14, i16 %select_ln388_14

]]></Node>
<StgValue><ssdm name="select_ln340_142"/></StgValue>
</operation>

<operation id="2108" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:491  %xor_ln786_17 = xor i1 %tmp_135, true

]]></Node>
<StgValue><ssdm name="xor_ln786_17"/></StgValue>
</operation>

<operation id="2109" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:492  %and_ln786_26 = and i1 %tmp_134, %xor_ln786_17

]]></Node>
<StgValue><ssdm name="and_ln786_26"/></StgValue>
</operation>

<operation id="2110" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:493  %xor_ln340_16 = xor i1 %tmp_134, %tmp_135

]]></Node>
<StgValue><ssdm name="xor_ln340_16"/></StgValue>
</operation>

<operation id="2111" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:494  %xor_ln340_17 = xor i1 %tmp_134, true

]]></Node>
<StgValue><ssdm name="xor_ln340_17"/></StgValue>
</operation>

<operation id="2112" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:495  %or_ln340_35 = or i1 %tmp_135, %xor_ln340_17

]]></Node>
<StgValue><ssdm name="or_ln340_35"/></StgValue>
</operation>

<operation id="2113" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:496  %select_ln340_17 = select i1 %xor_ln340_16, i16 32767, i16 %add_ln703_8

]]></Node>
<StgValue><ssdm name="select_ln340_17"/></StgValue>
</operation>

<operation id="2114" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:497  %select_ln388_17 = select i1 %and_ln786_26, i16 -32768, i16 %add_ln703_8

]]></Node>
<StgValue><ssdm name="select_ln388_17"/></StgValue>
</operation>

<operation id="2115" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:498  %select_ln340_145 = select i1 %or_ln340_35, i16 %select_ln340_17, i16 %select_ln388_17

]]></Node>
<StgValue><ssdm name="select_ln340_145"/></StgValue>
</operation>

<operation id="2116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:537  %sext_ln703_18 = sext i16 %select_ln340_145 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_18"/></StgValue>
</operation>

<operation id="2117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:538  %sext_ln703_19 = sext i16 %select_ln340_146 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_19"/></StgValue>
</operation>

<operation id="2118" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:539  %add_ln1192_9 = add nsw i17 %sext_ln703_18, %sext_ln703_19

]]></Node>
<StgValue><ssdm name="add_ln1192_9"/></StgValue>
</operation>

<operation id="2119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:540  %tmp_142 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_9, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="2120" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:541  %add_ln703_9 = add i16 %select_ln340_146, %select_ln340_145

]]></Node>
<StgValue><ssdm name="add_ln703_9"/></StgValue>
</operation>

<operation id="2121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:542  %tmp_143 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_9, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="2122" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:543  %xor_ln786_19 = xor i1 %tmp_143, true

]]></Node>
<StgValue><ssdm name="xor_ln786_19"/></StgValue>
</operation>

<operation id="2123" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:544  %and_ln786_29 = and i1 %tmp_142, %xor_ln786_19

]]></Node>
<StgValue><ssdm name="and_ln786_29"/></StgValue>
</operation>

<operation id="2124" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:545  %xor_ln340_18 = xor i1 %tmp_142, %tmp_143

]]></Node>
<StgValue><ssdm name="xor_ln340_18"/></StgValue>
</operation>

<operation id="2125" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:546  %xor_ln340_19 = xor i1 %tmp_142, true

]]></Node>
<StgValue><ssdm name="xor_ln340_19"/></StgValue>
</operation>

<operation id="2126" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:547  %or_ln340_39 = or i1 %tmp_143, %xor_ln340_19

]]></Node>
<StgValue><ssdm name="or_ln340_39"/></StgValue>
</operation>

<operation id="2127" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:548  %select_ln340_19 = select i1 %xor_ln340_18, i16 32767, i16 %add_ln703_9

]]></Node>
<StgValue><ssdm name="select_ln340_19"/></StgValue>
</operation>

<operation id="2128" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:549  %select_ln388_19 = select i1 %and_ln786_29, i16 -32768, i16 %add_ln703_9

]]></Node>
<StgValue><ssdm name="select_ln388_19"/></StgValue>
</operation>

<operation id="2129" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:550  %select_ln340_147 = select i1 %or_ln340_39, i16 %select_ln340_19, i16 %select_ln388_19

]]></Node>
<StgValue><ssdm name="select_ln340_147"/></StgValue>
</operation>

<operation id="2130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:556  %tmp_145 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="2131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:558  %zext_ln415_10 = zext i1 %tmp_146 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_10"/></StgValue>
</operation>

<operation id="2132" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:559  %add_ln415_10 = add i16 %zext_ln415_10, %trunc_ln708_s

]]></Node>
<StgValue><ssdm name="add_ln415_10"/></StgValue>
</operation>

<operation id="2133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:560  %tmp_147 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="2134" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:561  %xor_ln416_10 = xor i1 %tmp_147, true

]]></Node>
<StgValue><ssdm name="xor_ln416_10"/></StgValue>
</operation>

<operation id="2135" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:562  %and_ln416_10 = and i1 %tmp_145, %xor_ln416_10

]]></Node>
<StgValue><ssdm name="and_ln416_10"/></StgValue>
</operation>

<operation id="2136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:563  %tmp_148 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="2137" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:569  %select_ln777_10 = select i1 %and_ln416_10, i1 %icmp_ln879_21, i1 %icmp_ln768_10

]]></Node>
<StgValue><ssdm name="select_ln777_10"/></StgValue>
</operation>

<operation id="2138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:570  %tmp_149 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_10, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="2139" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:571  %xor_ln779_10 = xor i1 %tmp_149, true

]]></Node>
<StgValue><ssdm name="xor_ln779_10"/></StgValue>
</operation>

<operation id="2140" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:572  %and_ln779_10 = and i1 %icmp_ln879_20, %xor_ln779_10

]]></Node>
<StgValue><ssdm name="and_ln779_10"/></StgValue>
</operation>

<operation id="2141" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:573  %select_ln416_10 = select i1 %and_ln416_10, i1 %and_ln779_10, i1 %icmp_ln879_21

]]></Node>
<StgValue><ssdm name="select_ln416_10"/></StgValue>
</operation>

<operation id="2142" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:574  %and_ln781_10 = and i1 %and_ln416_10, %icmp_ln879_21

]]></Node>
<StgValue><ssdm name="and_ln781_10"/></StgValue>
</operation>

<operation id="2143" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:575  %xor_ln785_20 = xor i1 %select_ln777_10, true

]]></Node>
<StgValue><ssdm name="xor_ln785_20"/></StgValue>
</operation>

<operation id="2144" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:576  %or_ln785_10 = or i1 %tmp_148, %xor_ln785_20

]]></Node>
<StgValue><ssdm name="or_ln785_10"/></StgValue>
</operation>

<operation id="2145" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:577  %xor_ln785_21 = xor i1 %tmp_144, true

]]></Node>
<StgValue><ssdm name="xor_ln785_21"/></StgValue>
</operation>

<operation id="2146" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:578  %and_ln785_10 = and i1 %or_ln785_10, %xor_ln785_21

]]></Node>
<StgValue><ssdm name="and_ln785_10"/></StgValue>
</operation>

<operation id="2147" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:579  %and_ln786_30 = and i1 %tmp_148, %select_ln416_10

]]></Node>
<StgValue><ssdm name="and_ln786_30"/></StgValue>
</operation>

<operation id="2148" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:580  %or_ln786_10 = or i1 %and_ln781_10, %and_ln786_30

]]></Node>
<StgValue><ssdm name="or_ln786_10"/></StgValue>
</operation>

<operation id="2149" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:581  %xor_ln786_20 = xor i1 %or_ln786_10, true

]]></Node>
<StgValue><ssdm name="xor_ln786_20"/></StgValue>
</operation>

<operation id="2150" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:582  %and_ln786_31 = and i1 %tmp_144, %xor_ln786_20

]]></Node>
<StgValue><ssdm name="and_ln786_31"/></StgValue>
</operation>

<operation id="2151" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:583  %or_ln340_40 = or i1 %and_ln786_31, %and_ln785_10

]]></Node>
<StgValue><ssdm name="or_ln340_40"/></StgValue>
</operation>

<operation id="2152" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:584  %or_ln340_41 = or i1 %and_ln786_30, %xor_ln785_21

]]></Node>
<StgValue><ssdm name="or_ln340_41"/></StgValue>
</operation>

<operation id="2153" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:585  %or_ln340_42 = or i1 %or_ln340_41, %and_ln781_10

]]></Node>
<StgValue><ssdm name="or_ln340_42"/></StgValue>
</operation>

<operation id="2154" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:586  %select_ln340_20 = select i1 %or_ln340_40, i16 32767, i16 %add_ln415_10

]]></Node>
<StgValue><ssdm name="select_ln340_20"/></StgValue>
</operation>

<operation id="2155" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:587  %select_ln388_20 = select i1 %and_ln786_31, i16 -32768, i16 %add_ln415_10

]]></Node>
<StgValue><ssdm name="select_ln388_20"/></StgValue>
</operation>

<operation id="2156" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:588  %select_ln340_148 = select i1 %or_ln340_42, i16 %select_ln340_20, i16 %select_ln388_20

]]></Node>
<StgValue><ssdm name="select_ln340_148"/></StgValue>
</operation>

<operation id="2157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:589  %sext_ln703_20 = sext i16 %select_ln340_147 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_20"/></StgValue>
</operation>

<operation id="2158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:590  %sext_ln703_21 = sext i16 %select_ln340_148 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_21"/></StgValue>
</operation>

<operation id="2159" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:591  %add_ln1192_10 = add nsw i17 %sext_ln703_20, %sext_ln703_21

]]></Node>
<StgValue><ssdm name="add_ln1192_10"/></StgValue>
</operation>

<operation id="2160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:592  %tmp_150 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_10, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="2161" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:593  %add_ln703_10 = add i16 %select_ln340_148, %select_ln340_147

]]></Node>
<StgValue><ssdm name="add_ln703_10"/></StgValue>
</operation>

<operation id="2162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:594  %tmp_151 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="2163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:608  %tmp_153 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_11, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="2164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:610  %zext_ln415_11 = zext i1 %tmp_154 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_11"/></StgValue>
</operation>

<operation id="2165" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:611  %add_ln415_11 = add i16 %zext_ln415_11, %trunc_ln708_10

]]></Node>
<StgValue><ssdm name="add_ln415_11"/></StgValue>
</operation>

<operation id="2166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:612  %tmp_155 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="2167" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:613  %xor_ln416_11 = xor i1 %tmp_155, true

]]></Node>
<StgValue><ssdm name="xor_ln416_11"/></StgValue>
</operation>

<operation id="2168" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:614  %and_ln416_11 = and i1 %tmp_153, %xor_ln416_11

]]></Node>
<StgValue><ssdm name="and_ln416_11"/></StgValue>
</operation>

<operation id="2169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:615  %tmp_156 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="2170" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:621  %select_ln777_11 = select i1 %and_ln416_11, i1 %icmp_ln879_23, i1 %icmp_ln768_11

]]></Node>
<StgValue><ssdm name="select_ln777_11"/></StgValue>
</operation>

<operation id="2171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:622  %tmp_157 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_11, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="2172" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:623  %xor_ln779_11 = xor i1 %tmp_157, true

]]></Node>
<StgValue><ssdm name="xor_ln779_11"/></StgValue>
</operation>

<operation id="2173" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:624  %and_ln779_11 = and i1 %icmp_ln879_22, %xor_ln779_11

]]></Node>
<StgValue><ssdm name="and_ln779_11"/></StgValue>
</operation>

<operation id="2174" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:625  %select_ln416_11 = select i1 %and_ln416_11, i1 %and_ln779_11, i1 %icmp_ln879_23

]]></Node>
<StgValue><ssdm name="select_ln416_11"/></StgValue>
</operation>

<operation id="2175" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:626  %and_ln781_11 = and i1 %and_ln416_11, %icmp_ln879_23

]]></Node>
<StgValue><ssdm name="and_ln781_11"/></StgValue>
</operation>

<operation id="2176" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:627  %xor_ln785_22 = xor i1 %select_ln777_11, true

]]></Node>
<StgValue><ssdm name="xor_ln785_22"/></StgValue>
</operation>

<operation id="2177" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:628  %or_ln785_11 = or i1 %tmp_156, %xor_ln785_22

]]></Node>
<StgValue><ssdm name="or_ln785_11"/></StgValue>
</operation>

<operation id="2178" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:629  %xor_ln785_23 = xor i1 %tmp_152, true

]]></Node>
<StgValue><ssdm name="xor_ln785_23"/></StgValue>
</operation>

<operation id="2179" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:630  %and_ln785_11 = and i1 %or_ln785_11, %xor_ln785_23

]]></Node>
<StgValue><ssdm name="and_ln785_11"/></StgValue>
</operation>

<operation id="2180" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:631  %and_ln786_33 = and i1 %tmp_156, %select_ln416_11

]]></Node>
<StgValue><ssdm name="and_ln786_33"/></StgValue>
</operation>

<operation id="2181" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:632  %or_ln786_11 = or i1 %and_ln781_11, %and_ln786_33

]]></Node>
<StgValue><ssdm name="or_ln786_11"/></StgValue>
</operation>

<operation id="2182" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:633  %xor_ln786_22 = xor i1 %or_ln786_11, true

]]></Node>
<StgValue><ssdm name="xor_ln786_22"/></StgValue>
</operation>

<operation id="2183" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:634  %and_ln786_34 = and i1 %tmp_152, %xor_ln786_22

]]></Node>
<StgValue><ssdm name="and_ln786_34"/></StgValue>
</operation>

<operation id="2184" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:635  %or_ln340_44 = or i1 %and_ln786_34, %and_ln785_11

]]></Node>
<StgValue><ssdm name="or_ln340_44"/></StgValue>
</operation>

<operation id="2185" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:636  %or_ln340_45 = or i1 %and_ln786_33, %xor_ln785_23

]]></Node>
<StgValue><ssdm name="or_ln340_45"/></StgValue>
</operation>

<operation id="2186" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:637  %or_ln340_46 = or i1 %or_ln340_45, %and_ln781_11

]]></Node>
<StgValue><ssdm name="or_ln340_46"/></StgValue>
</operation>

<operation id="2187" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:638  %select_ln340_22 = select i1 %or_ln340_44, i16 32767, i16 %add_ln415_11

]]></Node>
<StgValue><ssdm name="select_ln340_22"/></StgValue>
</operation>

<operation id="2188" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:639  %select_ln388_22 = select i1 %and_ln786_34, i16 -32768, i16 %add_ln415_11

]]></Node>
<StgValue><ssdm name="select_ln388_22"/></StgValue>
</operation>

<operation id="2189" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:640  %select_ln340_150 = select i1 %or_ln340_46, i16 %select_ln340_22, i16 %select_ln388_22

]]></Node>
<StgValue><ssdm name="select_ln340_150"/></StgValue>
</operation>

<operation id="2190" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:702  %xor_ln786_25 = xor i1 %tmp_167, true

]]></Node>
<StgValue><ssdm name="xor_ln786_25"/></StgValue>
</operation>

<operation id="2191" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:703  %and_ln786_38 = and i1 %tmp_166, %xor_ln786_25

]]></Node>
<StgValue><ssdm name="and_ln786_38"/></StgValue>
</operation>

<operation id="2192" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:704  %xor_ln340_24 = xor i1 %tmp_166, %tmp_167

]]></Node>
<StgValue><ssdm name="xor_ln340_24"/></StgValue>
</operation>

<operation id="2193" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:705  %xor_ln340_25 = xor i1 %tmp_166, true

]]></Node>
<StgValue><ssdm name="xor_ln340_25"/></StgValue>
</operation>

<operation id="2194" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:706  %or_ln340_51 = or i1 %tmp_167, %xor_ln340_25

]]></Node>
<StgValue><ssdm name="or_ln340_51"/></StgValue>
</operation>

<operation id="2195" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:707  %select_ln340_25 = select i1 %xor_ln340_24, i16 32767, i16 %add_ln703_12

]]></Node>
<StgValue><ssdm name="select_ln340_25"/></StgValue>
</operation>

<operation id="2196" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:708  %select_ln388_25 = select i1 %and_ln786_38, i16 -32768, i16 %add_ln703_12

]]></Node>
<StgValue><ssdm name="select_ln388_25"/></StgValue>
</operation>

<operation id="2197" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:709  %select_ln340_153 = select i1 %or_ln340_51, i16 %select_ln340_25, i16 %select_ln388_25

]]></Node>
<StgValue><ssdm name="select_ln340_153"/></StgValue>
</operation>

<operation id="2198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:748  %sext_ln703_26 = sext i16 %select_ln340_153 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_26"/></StgValue>
</operation>

<operation id="2199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:749  %sext_ln703_27 = sext i16 %select_ln340_154 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_27"/></StgValue>
</operation>

<operation id="2200" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:750  %add_ln1192_13 = add nsw i17 %sext_ln703_26, %sext_ln703_27

]]></Node>
<StgValue><ssdm name="add_ln1192_13"/></StgValue>
</operation>

<operation id="2201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:751  %tmp_174 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_13, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="2202" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:752  %add_ln703_13 = add i16 %select_ln340_154, %select_ln340_153

]]></Node>
<StgValue><ssdm name="add_ln703_13"/></StgValue>
</operation>

<operation id="2203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:753  %tmp_175 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_13, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="2204" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:754  %xor_ln786_27 = xor i1 %tmp_175, true

]]></Node>
<StgValue><ssdm name="xor_ln786_27"/></StgValue>
</operation>

<operation id="2205" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:755  %and_ln786_41 = and i1 %tmp_174, %xor_ln786_27

]]></Node>
<StgValue><ssdm name="and_ln786_41"/></StgValue>
</operation>

<operation id="2206" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:756  %xor_ln340_26 = xor i1 %tmp_174, %tmp_175

]]></Node>
<StgValue><ssdm name="xor_ln340_26"/></StgValue>
</operation>

<operation id="2207" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:757  %xor_ln340_27 = xor i1 %tmp_174, true

]]></Node>
<StgValue><ssdm name="xor_ln340_27"/></StgValue>
</operation>

<operation id="2208" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:758  %or_ln340_55 = or i1 %tmp_175, %xor_ln340_27

]]></Node>
<StgValue><ssdm name="or_ln340_55"/></StgValue>
</operation>

<operation id="2209" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:759  %select_ln340_27 = select i1 %xor_ln340_26, i16 32767, i16 %add_ln703_13

]]></Node>
<StgValue><ssdm name="select_ln340_27"/></StgValue>
</operation>

<operation id="2210" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:760  %select_ln388_27 = select i1 %and_ln786_41, i16 -32768, i16 %add_ln703_13

]]></Node>
<StgValue><ssdm name="select_ln388_27"/></StgValue>
</operation>

<operation id="2211" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:761  %select_ln340_155 = select i1 %or_ln340_55, i16 %select_ln340_27, i16 %select_ln388_27

]]></Node>
<StgValue><ssdm name="select_ln340_155"/></StgValue>
</operation>

<operation id="2212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:767  %tmp_177 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_14, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="2213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:769  %zext_ln415_14 = zext i1 %tmp_178 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_14"/></StgValue>
</operation>

<operation id="2214" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:770  %add_ln415_14 = add i16 %zext_ln415_14, %trunc_ln708_13

]]></Node>
<StgValue><ssdm name="add_ln415_14"/></StgValue>
</operation>

<operation id="2215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:771  %tmp_179 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_14, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="2216" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:772  %xor_ln416_14 = xor i1 %tmp_179, true

]]></Node>
<StgValue><ssdm name="xor_ln416_14"/></StgValue>
</operation>

<operation id="2217" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:773  %and_ln416_14 = and i1 %tmp_177, %xor_ln416_14

]]></Node>
<StgValue><ssdm name="and_ln416_14"/></StgValue>
</operation>

<operation id="2218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:774  %tmp_180 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_14, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="2219" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:780  %select_ln777_14 = select i1 %and_ln416_14, i1 %icmp_ln879_29, i1 %icmp_ln768_14

]]></Node>
<StgValue><ssdm name="select_ln777_14"/></StgValue>
</operation>

<operation id="2220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:781  %tmp_181 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_14, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="2221" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:782  %xor_ln779_14 = xor i1 %tmp_181, true

]]></Node>
<StgValue><ssdm name="xor_ln779_14"/></StgValue>
</operation>

<operation id="2222" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:783  %and_ln779_14 = and i1 %icmp_ln879_28, %xor_ln779_14

]]></Node>
<StgValue><ssdm name="and_ln779_14"/></StgValue>
</operation>

<operation id="2223" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:784  %select_ln416_14 = select i1 %and_ln416_14, i1 %and_ln779_14, i1 %icmp_ln879_29

]]></Node>
<StgValue><ssdm name="select_ln416_14"/></StgValue>
</operation>

<operation id="2224" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:785  %and_ln781_14 = and i1 %and_ln416_14, %icmp_ln879_29

]]></Node>
<StgValue><ssdm name="and_ln781_14"/></StgValue>
</operation>

<operation id="2225" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:786  %xor_ln785_28 = xor i1 %select_ln777_14, true

]]></Node>
<StgValue><ssdm name="xor_ln785_28"/></StgValue>
</operation>

<operation id="2226" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:787  %or_ln785_14 = or i1 %tmp_180, %xor_ln785_28

]]></Node>
<StgValue><ssdm name="or_ln785_14"/></StgValue>
</operation>

<operation id="2227" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:788  %xor_ln785_29 = xor i1 %tmp_176, true

]]></Node>
<StgValue><ssdm name="xor_ln785_29"/></StgValue>
</operation>

<operation id="2228" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:789  %and_ln785_14 = and i1 %or_ln785_14, %xor_ln785_29

]]></Node>
<StgValue><ssdm name="and_ln785_14"/></StgValue>
</operation>

<operation id="2229" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:790  %and_ln786_42 = and i1 %tmp_180, %select_ln416_14

]]></Node>
<StgValue><ssdm name="and_ln786_42"/></StgValue>
</operation>

<operation id="2230" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:791  %or_ln786_14 = or i1 %and_ln781_14, %and_ln786_42

]]></Node>
<StgValue><ssdm name="or_ln786_14"/></StgValue>
</operation>

<operation id="2231" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:792  %xor_ln786_28 = xor i1 %or_ln786_14, true

]]></Node>
<StgValue><ssdm name="xor_ln786_28"/></StgValue>
</operation>

<operation id="2232" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:793  %and_ln786_43 = and i1 %tmp_176, %xor_ln786_28

]]></Node>
<StgValue><ssdm name="and_ln786_43"/></StgValue>
</operation>

<operation id="2233" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:794  %or_ln340_56 = or i1 %and_ln786_43, %and_ln785_14

]]></Node>
<StgValue><ssdm name="or_ln340_56"/></StgValue>
</operation>

<operation id="2234" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:795  %or_ln340_57 = or i1 %and_ln786_42, %xor_ln785_29

]]></Node>
<StgValue><ssdm name="or_ln340_57"/></StgValue>
</operation>

<operation id="2235" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:796  %or_ln340_58 = or i1 %or_ln340_57, %and_ln781_14

]]></Node>
<StgValue><ssdm name="or_ln340_58"/></StgValue>
</operation>

<operation id="2236" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:797  %select_ln340_28 = select i1 %or_ln340_56, i16 32767, i16 %add_ln415_14

]]></Node>
<StgValue><ssdm name="select_ln340_28"/></StgValue>
</operation>

<operation id="2237" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:798  %select_ln388_28 = select i1 %and_ln786_43, i16 -32768, i16 %add_ln415_14

]]></Node>
<StgValue><ssdm name="select_ln388_28"/></StgValue>
</operation>

<operation id="2238" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:799  %select_ln340_156 = select i1 %or_ln340_58, i16 %select_ln340_28, i16 %select_ln388_28

]]></Node>
<StgValue><ssdm name="select_ln340_156"/></StgValue>
</operation>

<operation id="2239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:800  %sext_ln703_28 = sext i16 %select_ln340_155 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_28"/></StgValue>
</operation>

<operation id="2240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:801  %sext_ln703_29 = sext i16 %select_ln340_156 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_29"/></StgValue>
</operation>

<operation id="2241" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:802  %add_ln1192_14 = add nsw i17 %sext_ln703_28, %sext_ln703_29

]]></Node>
<StgValue><ssdm name="add_ln1192_14"/></StgValue>
</operation>

<operation id="2242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:803  %tmp_182 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_14, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="2243" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:804  %add_ln703_14 = add i16 %select_ln340_156, %select_ln340_155

]]></Node>
<StgValue><ssdm name="add_ln703_14"/></StgValue>
</operation>

<operation id="2244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:805  %tmp_183 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_14, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="2245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:819  %tmp_185 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_15, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="2246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:821  %zext_ln415_15 = zext i1 %tmp_186 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_15"/></StgValue>
</operation>

<operation id="2247" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:822  %add_ln415_15 = add i16 %zext_ln415_15, %trunc_ln708_14

]]></Node>
<StgValue><ssdm name="add_ln415_15"/></StgValue>
</operation>

<operation id="2248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:823  %tmp_187 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_15, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="2249" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:824  %xor_ln416_15 = xor i1 %tmp_187, true

]]></Node>
<StgValue><ssdm name="xor_ln416_15"/></StgValue>
</operation>

<operation id="2250" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:825  %and_ln416_15 = and i1 %tmp_185, %xor_ln416_15

]]></Node>
<StgValue><ssdm name="and_ln416_15"/></StgValue>
</operation>

<operation id="2251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:826  %tmp_188 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_15, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="2252" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:832  %select_ln777_15 = select i1 %and_ln416_15, i1 %icmp_ln879_31, i1 %icmp_ln768_15

]]></Node>
<StgValue><ssdm name="select_ln777_15"/></StgValue>
</operation>

<operation id="2253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:833  %tmp_189 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_15, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="2254" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:834  %xor_ln779_15 = xor i1 %tmp_189, true

]]></Node>
<StgValue><ssdm name="xor_ln779_15"/></StgValue>
</operation>

<operation id="2255" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:835  %and_ln779_15 = and i1 %icmp_ln879_30, %xor_ln779_15

]]></Node>
<StgValue><ssdm name="and_ln779_15"/></StgValue>
</operation>

<operation id="2256" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:836  %select_ln416_15 = select i1 %and_ln416_15, i1 %and_ln779_15, i1 %icmp_ln879_31

]]></Node>
<StgValue><ssdm name="select_ln416_15"/></StgValue>
</operation>

<operation id="2257" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:837  %and_ln781_15 = and i1 %and_ln416_15, %icmp_ln879_31

]]></Node>
<StgValue><ssdm name="and_ln781_15"/></StgValue>
</operation>

<operation id="2258" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:838  %xor_ln785_30 = xor i1 %select_ln777_15, true

]]></Node>
<StgValue><ssdm name="xor_ln785_30"/></StgValue>
</operation>

<operation id="2259" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:839  %or_ln785_15 = or i1 %tmp_188, %xor_ln785_30

]]></Node>
<StgValue><ssdm name="or_ln785_15"/></StgValue>
</operation>

<operation id="2260" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:840  %xor_ln785_31 = xor i1 %tmp_184, true

]]></Node>
<StgValue><ssdm name="xor_ln785_31"/></StgValue>
</operation>

<operation id="2261" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:841  %and_ln785_15 = and i1 %or_ln785_15, %xor_ln785_31

]]></Node>
<StgValue><ssdm name="and_ln785_15"/></StgValue>
</operation>

<operation id="2262" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:842  %and_ln786_45 = and i1 %tmp_188, %select_ln416_15

]]></Node>
<StgValue><ssdm name="and_ln786_45"/></StgValue>
</operation>

<operation id="2263" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:843  %or_ln786_15 = or i1 %and_ln781_15, %and_ln786_45

]]></Node>
<StgValue><ssdm name="or_ln786_15"/></StgValue>
</operation>

<operation id="2264" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:844  %xor_ln786_30 = xor i1 %or_ln786_15, true

]]></Node>
<StgValue><ssdm name="xor_ln786_30"/></StgValue>
</operation>

<operation id="2265" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:845  %and_ln786_46 = and i1 %tmp_184, %xor_ln786_30

]]></Node>
<StgValue><ssdm name="and_ln786_46"/></StgValue>
</operation>

<operation id="2266" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:846  %or_ln340_60 = or i1 %and_ln786_46, %and_ln785_15

]]></Node>
<StgValue><ssdm name="or_ln340_60"/></StgValue>
</operation>

<operation id="2267" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:847  %or_ln340_61 = or i1 %and_ln786_45, %xor_ln785_31

]]></Node>
<StgValue><ssdm name="or_ln340_61"/></StgValue>
</operation>

<operation id="2268" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:848  %or_ln340_62 = or i1 %or_ln340_61, %and_ln781_15

]]></Node>
<StgValue><ssdm name="or_ln340_62"/></StgValue>
</operation>

<operation id="2269" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:849  %select_ln340_30 = select i1 %or_ln340_60, i16 32767, i16 %add_ln415_15

]]></Node>
<StgValue><ssdm name="select_ln340_30"/></StgValue>
</operation>

<operation id="2270" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:850  %select_ln388_30 = select i1 %and_ln786_46, i16 -32768, i16 %add_ln415_15

]]></Node>
<StgValue><ssdm name="select_ln388_30"/></StgValue>
</operation>

<operation id="2271" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:851  %select_ln340_158 = select i1 %or_ln340_62, i16 %select_ln340_30, i16 %select_ln388_30

]]></Node>
<StgValue><ssdm name="select_ln340_158"/></StgValue>
</operation>

<operation id="2272" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:913  %xor_ln786_33 = xor i1 %tmp_199, true

]]></Node>
<StgValue><ssdm name="xor_ln786_33"/></StgValue>
</operation>

<operation id="2273" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:914  %and_ln786_50 = and i1 %tmp_198, %xor_ln786_33

]]></Node>
<StgValue><ssdm name="and_ln786_50"/></StgValue>
</operation>

<operation id="2274" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:915  %xor_ln340_32 = xor i1 %tmp_198, %tmp_199

]]></Node>
<StgValue><ssdm name="xor_ln340_32"/></StgValue>
</operation>

<operation id="2275" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:916  %xor_ln340_33 = xor i1 %tmp_198, true

]]></Node>
<StgValue><ssdm name="xor_ln340_33"/></StgValue>
</operation>

<operation id="2276" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:917  %or_ln340_67 = or i1 %tmp_199, %xor_ln340_33

]]></Node>
<StgValue><ssdm name="or_ln340_67"/></StgValue>
</operation>

<operation id="2277" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:918  %select_ln340_33 = select i1 %xor_ln340_32, i16 32767, i16 %add_ln703_16

]]></Node>
<StgValue><ssdm name="select_ln340_33"/></StgValue>
</operation>

<operation id="2278" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:919  %select_ln388_33 = select i1 %and_ln786_50, i16 -32768, i16 %add_ln703_16

]]></Node>
<StgValue><ssdm name="select_ln388_33"/></StgValue>
</operation>

<operation id="2279" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:920  %select_ln340_161 = select i1 %or_ln340_67, i16 %select_ln340_33, i16 %select_ln388_33

]]></Node>
<StgValue><ssdm name="select_ln340_161"/></StgValue>
</operation>

<operation id="2280" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:959  %sext_ln703_34 = sext i16 %select_ln340_161 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_34"/></StgValue>
</operation>

<operation id="2281" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:960  %sext_ln703_35 = sext i16 %select_ln340_162 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_35"/></StgValue>
</operation>

<operation id="2282" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:961  %add_ln1192_17 = add nsw i17 %sext_ln703_34, %sext_ln703_35

]]></Node>
<StgValue><ssdm name="add_ln1192_17"/></StgValue>
</operation>

<operation id="2283" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:962  %tmp_206 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_17, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="2284" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:963  %add_ln703_17 = add i16 %select_ln340_162, %select_ln340_161

]]></Node>
<StgValue><ssdm name="add_ln703_17"/></StgValue>
</operation>

<operation id="2285" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:964  %tmp_207 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_17, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="2286" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:965  %xor_ln786_35 = xor i1 %tmp_207, true

]]></Node>
<StgValue><ssdm name="xor_ln786_35"/></StgValue>
</operation>

<operation id="2287" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:966  %and_ln786_53 = and i1 %tmp_206, %xor_ln786_35

]]></Node>
<StgValue><ssdm name="and_ln786_53"/></StgValue>
</operation>

<operation id="2288" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:967  %xor_ln340_34 = xor i1 %tmp_206, %tmp_207

]]></Node>
<StgValue><ssdm name="xor_ln340_34"/></StgValue>
</operation>

<operation id="2289" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:968  %xor_ln340_35 = xor i1 %tmp_206, true

]]></Node>
<StgValue><ssdm name="xor_ln340_35"/></StgValue>
</operation>

<operation id="2290" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:969  %or_ln340_71 = or i1 %tmp_207, %xor_ln340_35

]]></Node>
<StgValue><ssdm name="or_ln340_71"/></StgValue>
</operation>

<operation id="2291" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:970  %select_ln340_35 = select i1 %xor_ln340_34, i16 32767, i16 %add_ln703_17

]]></Node>
<StgValue><ssdm name="select_ln340_35"/></StgValue>
</operation>

<operation id="2292" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:971  %select_ln388_35 = select i1 %and_ln786_53, i16 -32768, i16 %add_ln703_17

]]></Node>
<StgValue><ssdm name="select_ln388_35"/></StgValue>
</operation>

<operation id="2293" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:972  %select_ln340_163 = select i1 %or_ln340_71, i16 %select_ln340_35, i16 %select_ln388_35

]]></Node>
<StgValue><ssdm name="select_ln340_163"/></StgValue>
</operation>

<operation id="2294" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:978  %tmp_209 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_18, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="2295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:980  %zext_ln415_18 = zext i1 %tmp_210 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_18"/></StgValue>
</operation>

<operation id="2296" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:981  %add_ln415_18 = add i16 %zext_ln415_18, %trunc_ln708_17

]]></Node>
<StgValue><ssdm name="add_ln415_18"/></StgValue>
</operation>

<operation id="2297" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:982  %tmp_211 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_18, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="2298" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:983  %xor_ln416_18 = xor i1 %tmp_211, true

]]></Node>
<StgValue><ssdm name="xor_ln416_18"/></StgValue>
</operation>

<operation id="2299" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:984  %and_ln416_18 = and i1 %tmp_209, %xor_ln416_18

]]></Node>
<StgValue><ssdm name="and_ln416_18"/></StgValue>
</operation>

<operation id="2300" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:985  %tmp_212 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_18, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="2301" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:991  %select_ln777_18 = select i1 %and_ln416_18, i1 %icmp_ln879_37, i1 %icmp_ln768_18

]]></Node>
<StgValue><ssdm name="select_ln777_18"/></StgValue>
</operation>

<operation id="2302" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:992  %tmp_213 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_18, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="2303" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:993  %xor_ln779_18 = xor i1 %tmp_213, true

]]></Node>
<StgValue><ssdm name="xor_ln779_18"/></StgValue>
</operation>

<operation id="2304" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:994  %and_ln779_18 = and i1 %icmp_ln879_36, %xor_ln779_18

]]></Node>
<StgValue><ssdm name="and_ln779_18"/></StgValue>
</operation>

<operation id="2305" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:995  %select_ln416_18 = select i1 %and_ln416_18, i1 %and_ln779_18, i1 %icmp_ln879_37

]]></Node>
<StgValue><ssdm name="select_ln416_18"/></StgValue>
</operation>

<operation id="2306" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:996  %and_ln781_18 = and i1 %and_ln416_18, %icmp_ln879_37

]]></Node>
<StgValue><ssdm name="and_ln781_18"/></StgValue>
</operation>

<operation id="2307" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:997  %xor_ln785_36 = xor i1 %select_ln777_18, true

]]></Node>
<StgValue><ssdm name="xor_ln785_36"/></StgValue>
</operation>

<operation id="2308" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:998  %or_ln785_18 = or i1 %tmp_212, %xor_ln785_36

]]></Node>
<StgValue><ssdm name="or_ln785_18"/></StgValue>
</operation>

<operation id="2309" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:999  %xor_ln785_37 = xor i1 %tmp_208, true

]]></Node>
<StgValue><ssdm name="xor_ln785_37"/></StgValue>
</operation>

<operation id="2310" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1000  %and_ln785_18 = and i1 %or_ln785_18, %xor_ln785_37

]]></Node>
<StgValue><ssdm name="and_ln785_18"/></StgValue>
</operation>

<operation id="2311" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1001  %and_ln786_54 = and i1 %tmp_212, %select_ln416_18

]]></Node>
<StgValue><ssdm name="and_ln786_54"/></StgValue>
</operation>

<operation id="2312" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1002  %or_ln786_18 = or i1 %and_ln781_18, %and_ln786_54

]]></Node>
<StgValue><ssdm name="or_ln786_18"/></StgValue>
</operation>

<operation id="2313" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1003  %xor_ln786_36 = xor i1 %or_ln786_18, true

]]></Node>
<StgValue><ssdm name="xor_ln786_36"/></StgValue>
</operation>

<operation id="2314" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1004  %and_ln786_55 = and i1 %tmp_208, %xor_ln786_36

]]></Node>
<StgValue><ssdm name="and_ln786_55"/></StgValue>
</operation>

<operation id="2315" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1005  %or_ln340_72 = or i1 %and_ln786_55, %and_ln785_18

]]></Node>
<StgValue><ssdm name="or_ln340_72"/></StgValue>
</operation>

<operation id="2316" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1006  %or_ln340_73 = or i1 %and_ln786_54, %xor_ln785_37

]]></Node>
<StgValue><ssdm name="or_ln340_73"/></StgValue>
</operation>

<operation id="2317" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1007  %or_ln340_74 = or i1 %or_ln340_73, %and_ln781_18

]]></Node>
<StgValue><ssdm name="or_ln340_74"/></StgValue>
</operation>

<operation id="2318" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1008  %select_ln340_36 = select i1 %or_ln340_72, i16 32767, i16 %add_ln415_18

]]></Node>
<StgValue><ssdm name="select_ln340_36"/></StgValue>
</operation>

<operation id="2319" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1009  %select_ln388_36 = select i1 %and_ln786_55, i16 -32768, i16 %add_ln415_18

]]></Node>
<StgValue><ssdm name="select_ln388_36"/></StgValue>
</operation>

<operation id="2320" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1010  %select_ln340_164 = select i1 %or_ln340_74, i16 %select_ln340_36, i16 %select_ln388_36

]]></Node>
<StgValue><ssdm name="select_ln340_164"/></StgValue>
</operation>

<operation id="2321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:1011  %sext_ln703_36 = sext i16 %select_ln340_163 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_36"/></StgValue>
</operation>

<operation id="2322" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:1012  %sext_ln703_37 = sext i16 %select_ln340_164 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_37"/></StgValue>
</operation>

<operation id="2323" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:1013  %add_ln1192_18 = add nsw i17 %sext_ln703_36, %sext_ln703_37

]]></Node>
<StgValue><ssdm name="add_ln1192_18"/></StgValue>
</operation>

<operation id="2324" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:1014  %tmp_214 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_18, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="2325" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1015  %add_ln703_18 = add i16 %select_ln340_164, %select_ln340_163

]]></Node>
<StgValue><ssdm name="add_ln703_18"/></StgValue>
</operation>

<operation id="2326" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1016  %tmp_215 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_18, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="2327" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1030  %tmp_217 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_19, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="2328" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:1032  %zext_ln415_19 = zext i1 %tmp_218 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_19"/></StgValue>
</operation>

<operation id="2329" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1033  %add_ln415_19 = add i16 %zext_ln415_19, %trunc_ln708_18

]]></Node>
<StgValue><ssdm name="add_ln415_19"/></StgValue>
</operation>

<operation id="2330" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1034  %tmp_219 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_19, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="2331" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1035  %xor_ln416_19 = xor i1 %tmp_219, true

]]></Node>
<StgValue><ssdm name="xor_ln416_19"/></StgValue>
</operation>

<operation id="2332" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1036  %and_ln416_19 = and i1 %tmp_217, %xor_ln416_19

]]></Node>
<StgValue><ssdm name="and_ln416_19"/></StgValue>
</operation>

<operation id="2333" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1037  %tmp_220 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_19, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="2334" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:1043  %select_ln777_19 = select i1 %and_ln416_19, i1 %icmp_ln879_39, i1 %icmp_ln768_19

]]></Node>
<StgValue><ssdm name="select_ln777_19"/></StgValue>
</operation>

<operation id="2335" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1044  %tmp_221 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_19, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="2336" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1045  %xor_ln779_19 = xor i1 %tmp_221, true

]]></Node>
<StgValue><ssdm name="xor_ln779_19"/></StgValue>
</operation>

<operation id="2337" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1046  %and_ln779_19 = and i1 %icmp_ln879_38, %xor_ln779_19

]]></Node>
<StgValue><ssdm name="and_ln779_19"/></StgValue>
</operation>

<operation id="2338" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:1047  %select_ln416_19 = select i1 %and_ln416_19, i1 %and_ln779_19, i1 %icmp_ln879_39

]]></Node>
<StgValue><ssdm name="select_ln416_19"/></StgValue>
</operation>

<operation id="2339" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1048  %and_ln781_19 = and i1 %and_ln416_19, %icmp_ln879_39

]]></Node>
<StgValue><ssdm name="and_ln781_19"/></StgValue>
</operation>

<operation id="2340" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1049  %xor_ln785_38 = xor i1 %select_ln777_19, true

]]></Node>
<StgValue><ssdm name="xor_ln785_38"/></StgValue>
</operation>

<operation id="2341" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1050  %or_ln785_19 = or i1 %tmp_220, %xor_ln785_38

]]></Node>
<StgValue><ssdm name="or_ln785_19"/></StgValue>
</operation>

<operation id="2342" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1051  %xor_ln785_39 = xor i1 %tmp_216, true

]]></Node>
<StgValue><ssdm name="xor_ln785_39"/></StgValue>
</operation>

<operation id="2343" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1052  %and_ln785_19 = and i1 %or_ln785_19, %xor_ln785_39

]]></Node>
<StgValue><ssdm name="and_ln785_19"/></StgValue>
</operation>

<operation id="2344" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1053  %and_ln786_57 = and i1 %tmp_220, %select_ln416_19

]]></Node>
<StgValue><ssdm name="and_ln786_57"/></StgValue>
</operation>

<operation id="2345" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1054  %or_ln786_19 = or i1 %and_ln781_19, %and_ln786_57

]]></Node>
<StgValue><ssdm name="or_ln786_19"/></StgValue>
</operation>

<operation id="2346" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1055  %xor_ln786_38 = xor i1 %or_ln786_19, true

]]></Node>
<StgValue><ssdm name="xor_ln786_38"/></StgValue>
</operation>

<operation id="2347" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1056  %and_ln786_58 = and i1 %tmp_216, %xor_ln786_38

]]></Node>
<StgValue><ssdm name="and_ln786_58"/></StgValue>
</operation>

<operation id="2348" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1057  %or_ln340_76 = or i1 %and_ln786_58, %and_ln785_19

]]></Node>
<StgValue><ssdm name="or_ln340_76"/></StgValue>
</operation>

<operation id="2349" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1058  %or_ln340_77 = or i1 %and_ln786_57, %xor_ln785_39

]]></Node>
<StgValue><ssdm name="or_ln340_77"/></StgValue>
</operation>

<operation id="2350" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1059  %or_ln340_78 = or i1 %or_ln340_77, %and_ln781_19

]]></Node>
<StgValue><ssdm name="or_ln340_78"/></StgValue>
</operation>

<operation id="2351" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1060  %select_ln340_38 = select i1 %or_ln340_76, i16 32767, i16 %add_ln415_19

]]></Node>
<StgValue><ssdm name="select_ln340_38"/></StgValue>
</operation>

<operation id="2352" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1061  %select_ln388_38 = select i1 %and_ln786_58, i16 -32768, i16 %add_ln415_19

]]></Node>
<StgValue><ssdm name="select_ln388_38"/></StgValue>
</operation>

<operation id="2353" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1062  %select_ln340_166 = select i1 %or_ln340_78, i16 %select_ln340_38, i16 %select_ln388_38

]]></Node>
<StgValue><ssdm name="select_ln340_166"/></StgValue>
</operation>

<operation id="2354" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1124  %xor_ln786_41 = xor i1 %tmp_231, true

]]></Node>
<StgValue><ssdm name="xor_ln786_41"/></StgValue>
</operation>

<operation id="2355" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1125  %and_ln786_62 = and i1 %tmp_230, %xor_ln786_41

]]></Node>
<StgValue><ssdm name="and_ln786_62"/></StgValue>
</operation>

<operation id="2356" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1126  %xor_ln340_40 = xor i1 %tmp_230, %tmp_231

]]></Node>
<StgValue><ssdm name="xor_ln340_40"/></StgValue>
</operation>

<operation id="2357" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1127  %xor_ln340_41 = xor i1 %tmp_230, true

]]></Node>
<StgValue><ssdm name="xor_ln340_41"/></StgValue>
</operation>

<operation id="2358" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1128  %or_ln340_83 = or i1 %tmp_231, %xor_ln340_41

]]></Node>
<StgValue><ssdm name="or_ln340_83"/></StgValue>
</operation>

<operation id="2359" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1129  %select_ln340_41 = select i1 %xor_ln340_40, i16 32767, i16 %add_ln703_20

]]></Node>
<StgValue><ssdm name="select_ln340_41"/></StgValue>
</operation>

<operation id="2360" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1130  %select_ln388_41 = select i1 %and_ln786_62, i16 -32768, i16 %add_ln703_20

]]></Node>
<StgValue><ssdm name="select_ln388_41"/></StgValue>
</operation>

<operation id="2361" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1131  %select_ln340_169 = select i1 %or_ln340_83, i16 %select_ln340_41, i16 %select_ln388_41

]]></Node>
<StgValue><ssdm name="select_ln340_169"/></StgValue>
</operation>

<operation id="2362" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:1170  %sext_ln703_42 = sext i16 %select_ln340_169 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_42"/></StgValue>
</operation>

<operation id="2363" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:1171  %sext_ln703_43 = sext i16 %select_ln340_170 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_43"/></StgValue>
</operation>

<operation id="2364" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:1172  %add_ln1192_21 = add nsw i17 %sext_ln703_42, %sext_ln703_43

]]></Node>
<StgValue><ssdm name="add_ln1192_21"/></StgValue>
</operation>

<operation id="2365" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:1173  %tmp_238 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_21, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="2366" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1174  %add_ln703_21 = add i16 %select_ln340_170, %select_ln340_169

]]></Node>
<StgValue><ssdm name="add_ln703_21"/></StgValue>
</operation>

<operation id="2367" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1175  %tmp_239 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_21, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="2368" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1176  %xor_ln786_43 = xor i1 %tmp_239, true

]]></Node>
<StgValue><ssdm name="xor_ln786_43"/></StgValue>
</operation>

<operation id="2369" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1177  %and_ln786_65 = and i1 %tmp_238, %xor_ln786_43

]]></Node>
<StgValue><ssdm name="and_ln786_65"/></StgValue>
</operation>

<operation id="2370" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1178  %xor_ln340_42 = xor i1 %tmp_238, %tmp_239

]]></Node>
<StgValue><ssdm name="xor_ln340_42"/></StgValue>
</operation>

<operation id="2371" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1179  %xor_ln340_43 = xor i1 %tmp_238, true

]]></Node>
<StgValue><ssdm name="xor_ln340_43"/></StgValue>
</operation>

<operation id="2372" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1180  %or_ln340_87 = or i1 %tmp_239, %xor_ln340_43

]]></Node>
<StgValue><ssdm name="or_ln340_87"/></StgValue>
</operation>

<operation id="2373" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1181  %select_ln340_43 = select i1 %xor_ln340_42, i16 32767, i16 %add_ln703_21

]]></Node>
<StgValue><ssdm name="select_ln340_43"/></StgValue>
</operation>

<operation id="2374" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1182  %select_ln388_43 = select i1 %and_ln786_65, i16 -32768, i16 %add_ln703_21

]]></Node>
<StgValue><ssdm name="select_ln388_43"/></StgValue>
</operation>

<operation id="2375" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1183  %select_ln340_171 = select i1 %or_ln340_87, i16 %select_ln340_43, i16 %select_ln388_43

]]></Node>
<StgValue><ssdm name="select_ln340_171"/></StgValue>
</operation>

<operation id="2376" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1189  %tmp_241 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_22, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="2377" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:1191  %zext_ln415_22 = zext i1 %tmp_242 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_22"/></StgValue>
</operation>

<operation id="2378" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1192  %add_ln415_22 = add i16 %zext_ln415_22, %trunc_ln708_21

]]></Node>
<StgValue><ssdm name="add_ln415_22"/></StgValue>
</operation>

<operation id="2379" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1193  %tmp_243 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_22, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="2380" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1194  %xor_ln416_22 = xor i1 %tmp_243, true

]]></Node>
<StgValue><ssdm name="xor_ln416_22"/></StgValue>
</operation>

<operation id="2381" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1195  %and_ln416_22 = and i1 %tmp_241, %xor_ln416_22

]]></Node>
<StgValue><ssdm name="and_ln416_22"/></StgValue>
</operation>

<operation id="2382" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1196  %tmp_244 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_22, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="2383" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:1202  %select_ln777_22 = select i1 %and_ln416_22, i1 %icmp_ln879_45, i1 %icmp_ln768_22

]]></Node>
<StgValue><ssdm name="select_ln777_22"/></StgValue>
</operation>

<operation id="2384" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1203  %tmp_245 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_22, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="2385" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1204  %xor_ln779_22 = xor i1 %tmp_245, true

]]></Node>
<StgValue><ssdm name="xor_ln779_22"/></StgValue>
</operation>

<operation id="2386" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1205  %and_ln779_22 = and i1 %icmp_ln879_44, %xor_ln779_22

]]></Node>
<StgValue><ssdm name="and_ln779_22"/></StgValue>
</operation>

<operation id="2387" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:1206  %select_ln416_22 = select i1 %and_ln416_22, i1 %and_ln779_22, i1 %icmp_ln879_45

]]></Node>
<StgValue><ssdm name="select_ln416_22"/></StgValue>
</operation>

<operation id="2388" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1207  %and_ln781_22 = and i1 %and_ln416_22, %icmp_ln879_45

]]></Node>
<StgValue><ssdm name="and_ln781_22"/></StgValue>
</operation>

<operation id="2389" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1208  %xor_ln785_44 = xor i1 %select_ln777_22, true

]]></Node>
<StgValue><ssdm name="xor_ln785_44"/></StgValue>
</operation>

<operation id="2390" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1209  %or_ln785_22 = or i1 %tmp_244, %xor_ln785_44

]]></Node>
<StgValue><ssdm name="or_ln785_22"/></StgValue>
</operation>

<operation id="2391" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1210  %xor_ln785_45 = xor i1 %tmp_240, true

]]></Node>
<StgValue><ssdm name="xor_ln785_45"/></StgValue>
</operation>

<operation id="2392" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1211  %and_ln785_22 = and i1 %or_ln785_22, %xor_ln785_45

]]></Node>
<StgValue><ssdm name="and_ln785_22"/></StgValue>
</operation>

<operation id="2393" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1212  %and_ln786_66 = and i1 %tmp_244, %select_ln416_22

]]></Node>
<StgValue><ssdm name="and_ln786_66"/></StgValue>
</operation>

<operation id="2394" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1213  %or_ln786_22 = or i1 %and_ln781_22, %and_ln786_66

]]></Node>
<StgValue><ssdm name="or_ln786_22"/></StgValue>
</operation>

<operation id="2395" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1214  %xor_ln786_44 = xor i1 %or_ln786_22, true

]]></Node>
<StgValue><ssdm name="xor_ln786_44"/></StgValue>
</operation>

<operation id="2396" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1215  %and_ln786_67 = and i1 %tmp_240, %xor_ln786_44

]]></Node>
<StgValue><ssdm name="and_ln786_67"/></StgValue>
</operation>

<operation id="2397" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1216  %or_ln340_88 = or i1 %and_ln786_67, %and_ln785_22

]]></Node>
<StgValue><ssdm name="or_ln340_88"/></StgValue>
</operation>

<operation id="2398" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1217  %or_ln340_89 = or i1 %and_ln786_66, %xor_ln785_45

]]></Node>
<StgValue><ssdm name="or_ln340_89"/></StgValue>
</operation>

<operation id="2399" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1218  %or_ln340_90 = or i1 %or_ln340_89, %and_ln781_22

]]></Node>
<StgValue><ssdm name="or_ln340_90"/></StgValue>
</operation>

<operation id="2400" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1219  %select_ln340_44 = select i1 %or_ln340_88, i16 32767, i16 %add_ln415_22

]]></Node>
<StgValue><ssdm name="select_ln340_44"/></StgValue>
</operation>

<operation id="2401" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1220  %select_ln388_44 = select i1 %and_ln786_67, i16 -32768, i16 %add_ln415_22

]]></Node>
<StgValue><ssdm name="select_ln388_44"/></StgValue>
</operation>

<operation id="2402" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1221  %select_ln340_172 = select i1 %or_ln340_90, i16 %select_ln340_44, i16 %select_ln388_44

]]></Node>
<StgValue><ssdm name="select_ln340_172"/></StgValue>
</operation>

<operation id="2403" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:1222  %sext_ln703_44 = sext i16 %select_ln340_171 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_44"/></StgValue>
</operation>

<operation id="2404" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:1223  %sext_ln703_45 = sext i16 %select_ln340_172 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_45"/></StgValue>
</operation>

<operation id="2405" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:1224  %add_ln1192_22 = add nsw i17 %sext_ln703_44, %sext_ln703_45

]]></Node>
<StgValue><ssdm name="add_ln1192_22"/></StgValue>
</operation>

<operation id="2406" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:1225  %tmp_246 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_22, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="2407" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1226  %add_ln703_22 = add i16 %select_ln340_172, %select_ln340_171

]]></Node>
<StgValue><ssdm name="add_ln703_22"/></StgValue>
</operation>

<operation id="2408" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1227  %tmp_247 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_22, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="2409" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1241  %tmp_249 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_23, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="2410" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:1243  %zext_ln415_23 = zext i1 %tmp_250 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_23"/></StgValue>
</operation>

<operation id="2411" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1244  %add_ln415_23 = add i16 %zext_ln415_23, %trunc_ln708_22

]]></Node>
<StgValue><ssdm name="add_ln415_23"/></StgValue>
</operation>

<operation id="2412" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1245  %tmp_251 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_23, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="2413" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1246  %xor_ln416_23 = xor i1 %tmp_251, true

]]></Node>
<StgValue><ssdm name="xor_ln416_23"/></StgValue>
</operation>

<operation id="2414" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1247  %and_ln416_23 = and i1 %tmp_249, %xor_ln416_23

]]></Node>
<StgValue><ssdm name="and_ln416_23"/></StgValue>
</operation>

<operation id="2415" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1248  %tmp_252 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_23, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="2416" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:1254  %select_ln777_23 = select i1 %and_ln416_23, i1 %icmp_ln879_47, i1 %icmp_ln768_23

]]></Node>
<StgValue><ssdm name="select_ln777_23"/></StgValue>
</operation>

<operation id="2417" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1255  %tmp_253 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_23, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="2418" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1256  %xor_ln779_23 = xor i1 %tmp_253, true

]]></Node>
<StgValue><ssdm name="xor_ln779_23"/></StgValue>
</operation>

<operation id="2419" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1257  %and_ln779_23 = and i1 %icmp_ln879_46, %xor_ln779_23

]]></Node>
<StgValue><ssdm name="and_ln779_23"/></StgValue>
</operation>

<operation id="2420" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:1258  %select_ln416_23 = select i1 %and_ln416_23, i1 %and_ln779_23, i1 %icmp_ln879_47

]]></Node>
<StgValue><ssdm name="select_ln416_23"/></StgValue>
</operation>

<operation id="2421" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1259  %and_ln781_23 = and i1 %and_ln416_23, %icmp_ln879_47

]]></Node>
<StgValue><ssdm name="and_ln781_23"/></StgValue>
</operation>

<operation id="2422" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1260  %xor_ln785_46 = xor i1 %select_ln777_23, true

]]></Node>
<StgValue><ssdm name="xor_ln785_46"/></StgValue>
</operation>

<operation id="2423" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1261  %or_ln785_23 = or i1 %tmp_252, %xor_ln785_46

]]></Node>
<StgValue><ssdm name="or_ln785_23"/></StgValue>
</operation>

<operation id="2424" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1262  %xor_ln785_47 = xor i1 %tmp_248, true

]]></Node>
<StgValue><ssdm name="xor_ln785_47"/></StgValue>
</operation>

<operation id="2425" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1263  %and_ln785_23 = and i1 %or_ln785_23, %xor_ln785_47

]]></Node>
<StgValue><ssdm name="and_ln785_23"/></StgValue>
</operation>

<operation id="2426" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1264  %and_ln786_69 = and i1 %tmp_252, %select_ln416_23

]]></Node>
<StgValue><ssdm name="and_ln786_69"/></StgValue>
</operation>

<operation id="2427" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1265  %or_ln786_23 = or i1 %and_ln781_23, %and_ln786_69

]]></Node>
<StgValue><ssdm name="or_ln786_23"/></StgValue>
</operation>

<operation id="2428" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1266  %xor_ln786_46 = xor i1 %or_ln786_23, true

]]></Node>
<StgValue><ssdm name="xor_ln786_46"/></StgValue>
</operation>

<operation id="2429" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1267  %and_ln786_70 = and i1 %tmp_248, %xor_ln786_46

]]></Node>
<StgValue><ssdm name="and_ln786_70"/></StgValue>
</operation>

<operation id="2430" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1268  %or_ln340_92 = or i1 %and_ln786_70, %and_ln785_23

]]></Node>
<StgValue><ssdm name="or_ln340_92"/></StgValue>
</operation>

<operation id="2431" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1269  %or_ln340_93 = or i1 %and_ln786_69, %xor_ln785_47

]]></Node>
<StgValue><ssdm name="or_ln340_93"/></StgValue>
</operation>

<operation id="2432" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1270  %or_ln340_94 = or i1 %or_ln340_93, %and_ln781_23

]]></Node>
<StgValue><ssdm name="or_ln340_94"/></StgValue>
</operation>

<operation id="2433" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1271  %select_ln340_46 = select i1 %or_ln340_92, i16 32767, i16 %add_ln415_23

]]></Node>
<StgValue><ssdm name="select_ln340_46"/></StgValue>
</operation>

<operation id="2434" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1272  %select_ln388_46 = select i1 %and_ln786_70, i16 -32768, i16 %add_ln415_23

]]></Node>
<StgValue><ssdm name="select_ln388_46"/></StgValue>
</operation>

<operation id="2435" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1273  %select_ln340_174 = select i1 %or_ln340_94, i16 %select_ln340_46, i16 %select_ln388_46

]]></Node>
<StgValue><ssdm name="select_ln340_174"/></StgValue>
</operation>

<operation id="2436" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1335  %xor_ln786_49 = xor i1 %tmp_263, true

]]></Node>
<StgValue><ssdm name="xor_ln786_49"/></StgValue>
</operation>

<operation id="2437" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1336  %and_ln786_74 = and i1 %tmp_262, %xor_ln786_49

]]></Node>
<StgValue><ssdm name="and_ln786_74"/></StgValue>
</operation>

<operation id="2438" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1337  %xor_ln340_48 = xor i1 %tmp_262, %tmp_263

]]></Node>
<StgValue><ssdm name="xor_ln340_48"/></StgValue>
</operation>

<operation id="2439" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1338  %xor_ln340_49 = xor i1 %tmp_262, true

]]></Node>
<StgValue><ssdm name="xor_ln340_49"/></StgValue>
</operation>

<operation id="2440" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1339  %or_ln340_99 = or i1 %tmp_263, %xor_ln340_49

]]></Node>
<StgValue><ssdm name="or_ln340_99"/></StgValue>
</operation>

<operation id="2441" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1340  %select_ln340_49 = select i1 %xor_ln340_48, i16 32767, i16 %add_ln703_24

]]></Node>
<StgValue><ssdm name="select_ln340_49"/></StgValue>
</operation>

<operation id="2442" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1341  %select_ln388_49 = select i1 %and_ln786_74, i16 -32768, i16 %add_ln703_24

]]></Node>
<StgValue><ssdm name="select_ln388_49"/></StgValue>
</operation>

<operation id="2443" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1342  %select_ln340_177 = select i1 %or_ln340_99, i16 %select_ln340_49, i16 %select_ln388_49

]]></Node>
<StgValue><ssdm name="select_ln340_177"/></StgValue>
</operation>

<operation id="2444" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:1381  %sext_ln703_50 = sext i16 %select_ln340_177 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_50"/></StgValue>
</operation>

<operation id="2445" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:1382  %sext_ln703_51 = sext i16 %select_ln340_178 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_51"/></StgValue>
</operation>

<operation id="2446" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:1383  %add_ln1192_25 = add nsw i17 %sext_ln703_50, %sext_ln703_51

]]></Node>
<StgValue><ssdm name="add_ln1192_25"/></StgValue>
</operation>

<operation id="2447" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:1384  %tmp_270 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_25, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="2448" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1385  %add_ln703_25 = add i16 %select_ln340_178, %select_ln340_177

]]></Node>
<StgValue><ssdm name="add_ln703_25"/></StgValue>
</operation>

<operation id="2449" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1386  %tmp_271 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_25, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="2450" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1387  %xor_ln786_51 = xor i1 %tmp_271, true

]]></Node>
<StgValue><ssdm name="xor_ln786_51"/></StgValue>
</operation>

<operation id="2451" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1388  %and_ln786_77 = and i1 %tmp_270, %xor_ln786_51

]]></Node>
<StgValue><ssdm name="and_ln786_77"/></StgValue>
</operation>

<operation id="2452" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1389  %xor_ln340_50 = xor i1 %tmp_270, %tmp_271

]]></Node>
<StgValue><ssdm name="xor_ln340_50"/></StgValue>
</operation>

<operation id="2453" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1390  %xor_ln340_51 = xor i1 %tmp_270, true

]]></Node>
<StgValue><ssdm name="xor_ln340_51"/></StgValue>
</operation>

<operation id="2454" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1391  %or_ln340_103 = or i1 %tmp_271, %xor_ln340_51

]]></Node>
<StgValue><ssdm name="or_ln340_103"/></StgValue>
</operation>

<operation id="2455" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1392  %select_ln340_51 = select i1 %xor_ln340_50, i16 32767, i16 %add_ln703_25

]]></Node>
<StgValue><ssdm name="select_ln340_51"/></StgValue>
</operation>

<operation id="2456" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1393  %select_ln388_51 = select i1 %and_ln786_77, i16 -32768, i16 %add_ln703_25

]]></Node>
<StgValue><ssdm name="select_ln388_51"/></StgValue>
</operation>

<operation id="2457" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1394  %select_ln340_179 = select i1 %or_ln340_103, i16 %select_ln340_51, i16 %select_ln388_51

]]></Node>
<StgValue><ssdm name="select_ln340_179"/></StgValue>
</operation>

<operation id="2458" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1400  %tmp_273 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_26, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="2459" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:1402  %zext_ln415_26 = zext i1 %tmp_274 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_26"/></StgValue>
</operation>

<operation id="2460" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1403  %add_ln415_26 = add i16 %zext_ln415_26, %trunc_ln708_25

]]></Node>
<StgValue><ssdm name="add_ln415_26"/></StgValue>
</operation>

<operation id="2461" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1404  %tmp_275 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_26, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="2462" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1405  %xor_ln416_26 = xor i1 %tmp_275, true

]]></Node>
<StgValue><ssdm name="xor_ln416_26"/></StgValue>
</operation>

<operation id="2463" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1406  %and_ln416_26 = and i1 %tmp_273, %xor_ln416_26

]]></Node>
<StgValue><ssdm name="and_ln416_26"/></StgValue>
</operation>

<operation id="2464" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1407  %tmp_276 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_26, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="2465" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:1413  %select_ln777_26 = select i1 %and_ln416_26, i1 %icmp_ln879_53, i1 %icmp_ln768_26

]]></Node>
<StgValue><ssdm name="select_ln777_26"/></StgValue>
</operation>

<operation id="2466" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1414  %tmp_277 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_26, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="2467" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1415  %xor_ln779_26 = xor i1 %tmp_277, true

]]></Node>
<StgValue><ssdm name="xor_ln779_26"/></StgValue>
</operation>

<operation id="2468" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1416  %and_ln779_26 = and i1 %icmp_ln879_52, %xor_ln779_26

]]></Node>
<StgValue><ssdm name="and_ln779_26"/></StgValue>
</operation>

<operation id="2469" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:1417  %select_ln416_26 = select i1 %and_ln416_26, i1 %and_ln779_26, i1 %icmp_ln879_53

]]></Node>
<StgValue><ssdm name="select_ln416_26"/></StgValue>
</operation>

<operation id="2470" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1418  %and_ln781_26 = and i1 %and_ln416_26, %icmp_ln879_53

]]></Node>
<StgValue><ssdm name="and_ln781_26"/></StgValue>
</operation>

<operation id="2471" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1419  %xor_ln785_52 = xor i1 %select_ln777_26, true

]]></Node>
<StgValue><ssdm name="xor_ln785_52"/></StgValue>
</operation>

<operation id="2472" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1420  %or_ln785_26 = or i1 %tmp_276, %xor_ln785_52

]]></Node>
<StgValue><ssdm name="or_ln785_26"/></StgValue>
</operation>

<operation id="2473" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1421  %xor_ln785_53 = xor i1 %tmp_272, true

]]></Node>
<StgValue><ssdm name="xor_ln785_53"/></StgValue>
</operation>

<operation id="2474" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1422  %and_ln785_26 = and i1 %or_ln785_26, %xor_ln785_53

]]></Node>
<StgValue><ssdm name="and_ln785_26"/></StgValue>
</operation>

<operation id="2475" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1423  %and_ln786_78 = and i1 %tmp_276, %select_ln416_26

]]></Node>
<StgValue><ssdm name="and_ln786_78"/></StgValue>
</operation>

<operation id="2476" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1424  %or_ln786_26 = or i1 %and_ln781_26, %and_ln786_78

]]></Node>
<StgValue><ssdm name="or_ln786_26"/></StgValue>
</operation>

<operation id="2477" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1425  %xor_ln786_52 = xor i1 %or_ln786_26, true

]]></Node>
<StgValue><ssdm name="xor_ln786_52"/></StgValue>
</operation>

<operation id="2478" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1426  %and_ln786_79 = and i1 %tmp_272, %xor_ln786_52

]]></Node>
<StgValue><ssdm name="and_ln786_79"/></StgValue>
</operation>

<operation id="2479" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1427  %or_ln340_104 = or i1 %and_ln786_79, %and_ln785_26

]]></Node>
<StgValue><ssdm name="or_ln340_104"/></StgValue>
</operation>

<operation id="2480" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1428  %or_ln340_105 = or i1 %and_ln786_78, %xor_ln785_53

]]></Node>
<StgValue><ssdm name="or_ln340_105"/></StgValue>
</operation>

<operation id="2481" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1429  %or_ln340_106 = or i1 %or_ln340_105, %and_ln781_26

]]></Node>
<StgValue><ssdm name="or_ln340_106"/></StgValue>
</operation>

<operation id="2482" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1430  %select_ln340_52 = select i1 %or_ln340_104, i16 32767, i16 %add_ln415_26

]]></Node>
<StgValue><ssdm name="select_ln340_52"/></StgValue>
</operation>

<operation id="2483" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1431  %select_ln388_52 = select i1 %and_ln786_79, i16 -32768, i16 %add_ln415_26

]]></Node>
<StgValue><ssdm name="select_ln388_52"/></StgValue>
</operation>

<operation id="2484" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1432  %select_ln340_180 = select i1 %or_ln340_106, i16 %select_ln340_52, i16 %select_ln388_52

]]></Node>
<StgValue><ssdm name="select_ln340_180"/></StgValue>
</operation>

<operation id="2485" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:1433  %sext_ln703_52 = sext i16 %select_ln340_179 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_52"/></StgValue>
</operation>

<operation id="2486" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:1434  %sext_ln703_53 = sext i16 %select_ln340_180 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_53"/></StgValue>
</operation>

<operation id="2487" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:1435  %add_ln1192_26 = add nsw i17 %sext_ln703_52, %sext_ln703_53

]]></Node>
<StgValue><ssdm name="add_ln1192_26"/></StgValue>
</operation>

<operation id="2488" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:1436  %tmp_278 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_26, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="2489" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1437  %add_ln703_26 = add i16 %select_ln340_180, %select_ln340_179

]]></Node>
<StgValue><ssdm name="add_ln703_26"/></StgValue>
</operation>

<operation id="2490" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1438  %tmp_279 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_26, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="2491" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1452  %tmp_281 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_27, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="2492" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:1454  %zext_ln415_27 = zext i1 %tmp_282 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_27"/></StgValue>
</operation>

<operation id="2493" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1455  %add_ln415_27 = add i16 %zext_ln415_27, %trunc_ln708_26

]]></Node>
<StgValue><ssdm name="add_ln415_27"/></StgValue>
</operation>

<operation id="2494" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1456  %tmp_283 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_27, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="2495" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1457  %xor_ln416_27 = xor i1 %tmp_283, true

]]></Node>
<StgValue><ssdm name="xor_ln416_27"/></StgValue>
</operation>

<operation id="2496" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1458  %and_ln416_27 = and i1 %tmp_281, %xor_ln416_27

]]></Node>
<StgValue><ssdm name="and_ln416_27"/></StgValue>
</operation>

<operation id="2497" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1459  %tmp_284 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_27, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="2498" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:1465  %select_ln777_27 = select i1 %and_ln416_27, i1 %icmp_ln879_55, i1 %icmp_ln768_27

]]></Node>
<StgValue><ssdm name="select_ln777_27"/></StgValue>
</operation>

<operation id="2499" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1466  %tmp_285 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_27, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="2500" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1467  %xor_ln779_27 = xor i1 %tmp_285, true

]]></Node>
<StgValue><ssdm name="xor_ln779_27"/></StgValue>
</operation>

<operation id="2501" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1468  %and_ln779_27 = and i1 %icmp_ln879_54, %xor_ln779_27

]]></Node>
<StgValue><ssdm name="and_ln779_27"/></StgValue>
</operation>

<operation id="2502" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:1469  %select_ln416_27 = select i1 %and_ln416_27, i1 %and_ln779_27, i1 %icmp_ln879_55

]]></Node>
<StgValue><ssdm name="select_ln416_27"/></StgValue>
</operation>

<operation id="2503" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1470  %and_ln781_27 = and i1 %and_ln416_27, %icmp_ln879_55

]]></Node>
<StgValue><ssdm name="and_ln781_27"/></StgValue>
</operation>

<operation id="2504" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1471  %xor_ln785_54 = xor i1 %select_ln777_27, true

]]></Node>
<StgValue><ssdm name="xor_ln785_54"/></StgValue>
</operation>

<operation id="2505" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1472  %or_ln785_27 = or i1 %tmp_284, %xor_ln785_54

]]></Node>
<StgValue><ssdm name="or_ln785_27"/></StgValue>
</operation>

<operation id="2506" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1473  %xor_ln785_55 = xor i1 %tmp_280, true

]]></Node>
<StgValue><ssdm name="xor_ln785_55"/></StgValue>
</operation>

<operation id="2507" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1474  %and_ln785_27 = and i1 %or_ln785_27, %xor_ln785_55

]]></Node>
<StgValue><ssdm name="and_ln785_27"/></StgValue>
</operation>

<operation id="2508" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1475  %and_ln786_81 = and i1 %tmp_284, %select_ln416_27

]]></Node>
<StgValue><ssdm name="and_ln786_81"/></StgValue>
</operation>

<operation id="2509" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1476  %or_ln786_27 = or i1 %and_ln781_27, %and_ln786_81

]]></Node>
<StgValue><ssdm name="or_ln786_27"/></StgValue>
</operation>

<operation id="2510" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1477  %xor_ln786_54 = xor i1 %or_ln786_27, true

]]></Node>
<StgValue><ssdm name="xor_ln786_54"/></StgValue>
</operation>

<operation id="2511" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1478  %and_ln786_82 = and i1 %tmp_280, %xor_ln786_54

]]></Node>
<StgValue><ssdm name="and_ln786_82"/></StgValue>
</operation>

<operation id="2512" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1479  %or_ln340_108 = or i1 %and_ln786_82, %and_ln785_27

]]></Node>
<StgValue><ssdm name="or_ln340_108"/></StgValue>
</operation>

<operation id="2513" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1480  %or_ln340_109 = or i1 %and_ln786_81, %xor_ln785_55

]]></Node>
<StgValue><ssdm name="or_ln340_109"/></StgValue>
</operation>

<operation id="2514" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1481  %or_ln340_110 = or i1 %or_ln340_109, %and_ln781_27

]]></Node>
<StgValue><ssdm name="or_ln340_110"/></StgValue>
</operation>

<operation id="2515" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1482  %select_ln340_54 = select i1 %or_ln340_108, i16 32767, i16 %add_ln415_27

]]></Node>
<StgValue><ssdm name="select_ln340_54"/></StgValue>
</operation>

<operation id="2516" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1483  %select_ln388_54 = select i1 %and_ln786_82, i16 -32768, i16 %add_ln415_27

]]></Node>
<StgValue><ssdm name="select_ln388_54"/></StgValue>
</operation>

<operation id="2517" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1484  %select_ln340_182 = select i1 %or_ln340_110, i16 %select_ln340_54, i16 %select_ln388_54

]]></Node>
<StgValue><ssdm name="select_ln340_182"/></StgValue>
</operation>

<operation id="2518" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1546  %xor_ln786_57 = xor i1 %tmp_295, true

]]></Node>
<StgValue><ssdm name="xor_ln786_57"/></StgValue>
</operation>

<operation id="2519" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1547  %and_ln786_86 = and i1 %tmp_294, %xor_ln786_57

]]></Node>
<StgValue><ssdm name="and_ln786_86"/></StgValue>
</operation>

<operation id="2520" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1548  %xor_ln340_56 = xor i1 %tmp_294, %tmp_295

]]></Node>
<StgValue><ssdm name="xor_ln340_56"/></StgValue>
</operation>

<operation id="2521" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1549  %xor_ln340_57 = xor i1 %tmp_294, true

]]></Node>
<StgValue><ssdm name="xor_ln340_57"/></StgValue>
</operation>

<operation id="2522" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1550  %or_ln340_115 = or i1 %tmp_295, %xor_ln340_57

]]></Node>
<StgValue><ssdm name="or_ln340_115"/></StgValue>
</operation>

<operation id="2523" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1551  %select_ln340_57 = select i1 %xor_ln340_56, i16 32767, i16 %add_ln703_28

]]></Node>
<StgValue><ssdm name="select_ln340_57"/></StgValue>
</operation>

<operation id="2524" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1552  %select_ln388_57 = select i1 %and_ln786_86, i16 -32768, i16 %add_ln703_28

]]></Node>
<StgValue><ssdm name="select_ln388_57"/></StgValue>
</operation>

<operation id="2525" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1553  %select_ln340_185 = select i1 %or_ln340_115, i16 %select_ln340_57, i16 %select_ln388_57

]]></Node>
<StgValue><ssdm name="select_ln340_185"/></StgValue>
</operation>

<operation id="2526" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:1592  %sext_ln703_58 = sext i16 %select_ln340_185 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_58"/></StgValue>
</operation>

<operation id="2527" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:1593  %sext_ln703_59 = sext i16 %select_ln340_186 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_59"/></StgValue>
</operation>

<operation id="2528" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:1594  %add_ln1192_29 = add nsw i17 %sext_ln703_58, %sext_ln703_59

]]></Node>
<StgValue><ssdm name="add_ln1192_29"/></StgValue>
</operation>

<operation id="2529" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:1595  %tmp_302 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_29, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="2530" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1596  %add_ln703_29 = add i16 %select_ln340_186, %select_ln340_185

]]></Node>
<StgValue><ssdm name="add_ln703_29"/></StgValue>
</operation>

<operation id="2531" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1597  %tmp_303 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_29, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="2532" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1598  %xor_ln786_59 = xor i1 %tmp_303, true

]]></Node>
<StgValue><ssdm name="xor_ln786_59"/></StgValue>
</operation>

<operation id="2533" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1599  %and_ln786_89 = and i1 %tmp_302, %xor_ln786_59

]]></Node>
<StgValue><ssdm name="and_ln786_89"/></StgValue>
</operation>

<operation id="2534" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1600  %xor_ln340_58 = xor i1 %tmp_302, %tmp_303

]]></Node>
<StgValue><ssdm name="xor_ln340_58"/></StgValue>
</operation>

<operation id="2535" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1601  %xor_ln340_59 = xor i1 %tmp_302, true

]]></Node>
<StgValue><ssdm name="xor_ln340_59"/></StgValue>
</operation>

<operation id="2536" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1602  %or_ln340_119 = or i1 %tmp_303, %xor_ln340_59

]]></Node>
<StgValue><ssdm name="or_ln340_119"/></StgValue>
</operation>

<operation id="2537" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1603  %select_ln340_59 = select i1 %xor_ln340_58, i16 32767, i16 %add_ln703_29

]]></Node>
<StgValue><ssdm name="select_ln340_59"/></StgValue>
</operation>

<operation id="2538" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1604  %select_ln388_59 = select i1 %and_ln786_89, i16 -32768, i16 %add_ln703_29

]]></Node>
<StgValue><ssdm name="select_ln388_59"/></StgValue>
</operation>

<operation id="2539" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1605  %select_ln340_187 = select i1 %or_ln340_119, i16 %select_ln340_59, i16 %select_ln388_59

]]></Node>
<StgValue><ssdm name="select_ln340_187"/></StgValue>
</operation>

<operation id="2540" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1611  %tmp_305 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_30, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="2541" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:1613  %zext_ln415_30 = zext i1 %tmp_306 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_30"/></StgValue>
</operation>

<operation id="2542" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1614  %add_ln415_30 = add i16 %zext_ln415_30, %trunc_ln708_29

]]></Node>
<StgValue><ssdm name="add_ln415_30"/></StgValue>
</operation>

<operation id="2543" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1615  %tmp_307 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_30, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="2544" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1616  %xor_ln416_30 = xor i1 %tmp_307, true

]]></Node>
<StgValue><ssdm name="xor_ln416_30"/></StgValue>
</operation>

<operation id="2545" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1617  %and_ln416_30 = and i1 %tmp_305, %xor_ln416_30

]]></Node>
<StgValue><ssdm name="and_ln416_30"/></StgValue>
</operation>

<operation id="2546" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1618  %tmp_308 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_30, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="2547" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:1624  %select_ln777_30 = select i1 %and_ln416_30, i1 %icmp_ln879_61, i1 %icmp_ln768_30

]]></Node>
<StgValue><ssdm name="select_ln777_30"/></StgValue>
</operation>

<operation id="2548" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2039" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1625  %tmp_309 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_30, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="2549" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1626  %xor_ln779_30 = xor i1 %tmp_309, true

]]></Node>
<StgValue><ssdm name="xor_ln779_30"/></StgValue>
</operation>

<operation id="2550" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1627  %and_ln779_30 = and i1 %icmp_ln879_60, %xor_ln779_30

]]></Node>
<StgValue><ssdm name="and_ln779_30"/></StgValue>
</operation>

<operation id="2551" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:1628  %select_ln416_30 = select i1 %and_ln416_30, i1 %and_ln779_30, i1 %icmp_ln879_61

]]></Node>
<StgValue><ssdm name="select_ln416_30"/></StgValue>
</operation>

<operation id="2552" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1629  %and_ln781_30 = and i1 %and_ln416_30, %icmp_ln879_61

]]></Node>
<StgValue><ssdm name="and_ln781_30"/></StgValue>
</operation>

<operation id="2553" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1630  %xor_ln785_60 = xor i1 %select_ln777_30, true

]]></Node>
<StgValue><ssdm name="xor_ln785_60"/></StgValue>
</operation>

<operation id="2554" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1631  %or_ln785_30 = or i1 %tmp_308, %xor_ln785_60

]]></Node>
<StgValue><ssdm name="or_ln785_30"/></StgValue>
</operation>

<operation id="2555" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1632  %xor_ln785_61 = xor i1 %tmp_304, true

]]></Node>
<StgValue><ssdm name="xor_ln785_61"/></StgValue>
</operation>

<operation id="2556" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1633  %and_ln785_30 = and i1 %or_ln785_30, %xor_ln785_61

]]></Node>
<StgValue><ssdm name="and_ln785_30"/></StgValue>
</operation>

<operation id="2557" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1634  %and_ln786_90 = and i1 %tmp_308, %select_ln416_30

]]></Node>
<StgValue><ssdm name="and_ln786_90"/></StgValue>
</operation>

<operation id="2558" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1635  %or_ln786_30 = or i1 %and_ln781_30, %and_ln786_90

]]></Node>
<StgValue><ssdm name="or_ln786_30"/></StgValue>
</operation>

<operation id="2559" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1636  %xor_ln786_60 = xor i1 %or_ln786_30, true

]]></Node>
<StgValue><ssdm name="xor_ln786_60"/></StgValue>
</operation>

<operation id="2560" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1637  %and_ln786_91 = and i1 %tmp_304, %xor_ln786_60

]]></Node>
<StgValue><ssdm name="and_ln786_91"/></StgValue>
</operation>

<operation id="2561" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1638  %or_ln340_120 = or i1 %and_ln786_91, %and_ln785_30

]]></Node>
<StgValue><ssdm name="or_ln340_120"/></StgValue>
</operation>

<operation id="2562" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1639  %or_ln340_121 = or i1 %and_ln786_90, %xor_ln785_61

]]></Node>
<StgValue><ssdm name="or_ln340_121"/></StgValue>
</operation>

<operation id="2563" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1640  %or_ln340_122 = or i1 %or_ln340_121, %and_ln781_30

]]></Node>
<StgValue><ssdm name="or_ln340_122"/></StgValue>
</operation>

<operation id="2564" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1641  %select_ln340_60 = select i1 %or_ln340_120, i16 32767, i16 %add_ln415_30

]]></Node>
<StgValue><ssdm name="select_ln340_60"/></StgValue>
</operation>

<operation id="2565" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1642  %select_ln388_60 = select i1 %and_ln786_91, i16 -32768, i16 %add_ln415_30

]]></Node>
<StgValue><ssdm name="select_ln388_60"/></StgValue>
</operation>

<operation id="2566" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1643  %select_ln340_188 = select i1 %or_ln340_122, i16 %select_ln340_60, i16 %select_ln388_60

]]></Node>
<StgValue><ssdm name="select_ln340_188"/></StgValue>
</operation>

<operation id="2567" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:1644  %sext_ln703_60 = sext i16 %select_ln340_187 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_60"/></StgValue>
</operation>

<operation id="2568" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:1645  %sext_ln703_61 = sext i16 %select_ln340_188 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_61"/></StgValue>
</operation>

<operation id="2569" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:1646  %add_ln1192_30 = add nsw i17 %sext_ln703_60, %sext_ln703_61

]]></Node>
<StgValue><ssdm name="add_ln1192_30"/></StgValue>
</operation>

<operation id="2570" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:1647  %tmp_310 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_30, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="2571" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1648  %add_ln703_30 = add i16 %select_ln340_188, %select_ln340_187

]]></Node>
<StgValue><ssdm name="add_ln703_30"/></StgValue>
</operation>

<operation id="2572" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1649  %tmp_311 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_30, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="2573" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1663  %tmp_313 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_31, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="2574" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:1665  %zext_ln415_31 = zext i1 %tmp_314 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_31"/></StgValue>
</operation>

<operation id="2575" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2080" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1666  %add_ln415_31 = add i16 %zext_ln415_31, %trunc_ln708_30

]]></Node>
<StgValue><ssdm name="add_ln415_31"/></StgValue>
</operation>

<operation id="2576" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1667  %tmp_315 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_31, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="2577" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1668  %xor_ln416_31 = xor i1 %tmp_315, true

]]></Node>
<StgValue><ssdm name="xor_ln416_31"/></StgValue>
</operation>

<operation id="2578" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1669  %and_ln416_31 = and i1 %tmp_313, %xor_ln416_31

]]></Node>
<StgValue><ssdm name="and_ln416_31"/></StgValue>
</operation>

<operation id="2579" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1670  %tmp_316 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_31, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="2580" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:1676  %select_ln777_31 = select i1 %and_ln416_31, i1 %icmp_ln879_63, i1 %icmp_ln768_31

]]></Node>
<StgValue><ssdm name="select_ln777_31"/></StgValue>
</operation>

<operation id="2581" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1677  %tmp_317 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_31, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="2582" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1678  %xor_ln779_31 = xor i1 %tmp_317, true

]]></Node>
<StgValue><ssdm name="xor_ln779_31"/></StgValue>
</operation>

<operation id="2583" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1679  %and_ln779_31 = and i1 %icmp_ln879_62, %xor_ln779_31

]]></Node>
<StgValue><ssdm name="and_ln779_31"/></StgValue>
</operation>

<operation id="2584" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:1680  %select_ln416_31 = select i1 %and_ln416_31, i1 %and_ln779_31, i1 %icmp_ln879_63

]]></Node>
<StgValue><ssdm name="select_ln416_31"/></StgValue>
</operation>

<operation id="2585" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1681  %and_ln781_31 = and i1 %and_ln416_31, %icmp_ln879_63

]]></Node>
<StgValue><ssdm name="and_ln781_31"/></StgValue>
</operation>

<operation id="2586" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1682  %xor_ln785_62 = xor i1 %select_ln777_31, true

]]></Node>
<StgValue><ssdm name="xor_ln785_62"/></StgValue>
</operation>

<operation id="2587" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1683  %or_ln785_31 = or i1 %tmp_316, %xor_ln785_62

]]></Node>
<StgValue><ssdm name="or_ln785_31"/></StgValue>
</operation>

<operation id="2588" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1684  %xor_ln785_63 = xor i1 %tmp_312, true

]]></Node>
<StgValue><ssdm name="xor_ln785_63"/></StgValue>
</operation>

<operation id="2589" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1685  %and_ln785_31 = and i1 %or_ln785_31, %xor_ln785_63

]]></Node>
<StgValue><ssdm name="and_ln785_31"/></StgValue>
</operation>

<operation id="2590" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1686  %and_ln786_93 = and i1 %tmp_316, %select_ln416_31

]]></Node>
<StgValue><ssdm name="and_ln786_93"/></StgValue>
</operation>

<operation id="2591" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1687  %or_ln786_31 = or i1 %and_ln781_31, %and_ln786_93

]]></Node>
<StgValue><ssdm name="or_ln786_31"/></StgValue>
</operation>

<operation id="2592" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1688  %xor_ln786_62 = xor i1 %or_ln786_31, true

]]></Node>
<StgValue><ssdm name="xor_ln786_62"/></StgValue>
</operation>

<operation id="2593" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1689  %and_ln786_94 = and i1 %tmp_312, %xor_ln786_62

]]></Node>
<StgValue><ssdm name="and_ln786_94"/></StgValue>
</operation>

<operation id="2594" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1690  %or_ln340_124 = or i1 %and_ln786_94, %and_ln785_31

]]></Node>
<StgValue><ssdm name="or_ln340_124"/></StgValue>
</operation>

<operation id="2595" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1691  %or_ln340_125 = or i1 %and_ln786_93, %xor_ln785_63

]]></Node>
<StgValue><ssdm name="or_ln340_125"/></StgValue>
</operation>

<operation id="2596" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1692  %or_ln340_126 = or i1 %or_ln340_125, %and_ln781_31

]]></Node>
<StgValue><ssdm name="or_ln340_126"/></StgValue>
</operation>

<operation id="2597" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1693  %select_ln340_62 = select i1 %or_ln340_124, i16 32767, i16 %add_ln415_31

]]></Node>
<StgValue><ssdm name="select_ln340_62"/></StgValue>
</operation>

<operation id="2598" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1694  %select_ln388_62 = select i1 %and_ln786_94, i16 -32768, i16 %add_ln415_31

]]></Node>
<StgValue><ssdm name="select_ln388_62"/></StgValue>
</operation>

<operation id="2599" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1695  %select_ln340_190 = select i1 %or_ln340_126, i16 %select_ln340_62, i16 %select_ln388_62

]]></Node>
<StgValue><ssdm name="select_ln340_190"/></StgValue>
</operation>

<operation id="2600" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1757  %xor_ln786_65 = xor i1 %tmp_327, true

]]></Node>
<StgValue><ssdm name="xor_ln786_65"/></StgValue>
</operation>

<operation id="2601" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1758  %and_ln786_98 = and i1 %tmp_326, %xor_ln786_65

]]></Node>
<StgValue><ssdm name="and_ln786_98"/></StgValue>
</operation>

<operation id="2602" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1759  %xor_ln340_64 = xor i1 %tmp_326, %tmp_327

]]></Node>
<StgValue><ssdm name="xor_ln340_64"/></StgValue>
</operation>

<operation id="2603" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1760  %xor_ln340_65 = xor i1 %tmp_326, true

]]></Node>
<StgValue><ssdm name="xor_ln340_65"/></StgValue>
</operation>

<operation id="2604" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1761  %or_ln340_131 = or i1 %tmp_327, %xor_ln340_65

]]></Node>
<StgValue><ssdm name="or_ln340_131"/></StgValue>
</operation>

<operation id="2605" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1762  %select_ln340_65 = select i1 %xor_ln340_64, i16 32767, i16 %add_ln703_32

]]></Node>
<StgValue><ssdm name="select_ln340_65"/></StgValue>
</operation>

<operation id="2606" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1763  %select_ln388_65 = select i1 %and_ln786_98, i16 -32768, i16 %add_ln703_32

]]></Node>
<StgValue><ssdm name="select_ln388_65"/></StgValue>
</operation>

<operation id="2607" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1764  %select_ln340_193 = select i1 %or_ln340_131, i16 %select_ln340_65, i16 %select_ln388_65

]]></Node>
<StgValue><ssdm name="select_ln340_193"/></StgValue>
</operation>

<operation id="2608" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:1803  %sext_ln703_66 = sext i16 %select_ln340_193 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_66"/></StgValue>
</operation>

<operation id="2609" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:1804  %sext_ln703_67 = sext i16 %select_ln340_194 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_67"/></StgValue>
</operation>

<operation id="2610" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:1805  %add_ln1192_33 = add nsw i17 %sext_ln703_66, %sext_ln703_67

]]></Node>
<StgValue><ssdm name="add_ln1192_33"/></StgValue>
</operation>

<operation id="2611" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:1806  %tmp_334 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_33, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="2612" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1807  %add_ln703_33 = add i16 %select_ln340_194, %select_ln340_193

]]></Node>
<StgValue><ssdm name="add_ln703_33"/></StgValue>
</operation>

<operation id="2613" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1808  %tmp_335 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_33, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="2614" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1809  %xor_ln786_67 = xor i1 %tmp_335, true

]]></Node>
<StgValue><ssdm name="xor_ln786_67"/></StgValue>
</operation>

<operation id="2615" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1810  %and_ln786_101 = and i1 %tmp_334, %xor_ln786_67

]]></Node>
<StgValue><ssdm name="and_ln786_101"/></StgValue>
</operation>

<operation id="2616" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1811  %xor_ln340_66 = xor i1 %tmp_334, %tmp_335

]]></Node>
<StgValue><ssdm name="xor_ln340_66"/></StgValue>
</operation>

<operation id="2617" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1812  %xor_ln340_67 = xor i1 %tmp_334, true

]]></Node>
<StgValue><ssdm name="xor_ln340_67"/></StgValue>
</operation>

<operation id="2618" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1813  %or_ln340_135 = or i1 %tmp_335, %xor_ln340_67

]]></Node>
<StgValue><ssdm name="or_ln340_135"/></StgValue>
</operation>

<operation id="2619" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1814  %select_ln340_67 = select i1 %xor_ln340_66, i16 32767, i16 %add_ln703_33

]]></Node>
<StgValue><ssdm name="select_ln340_67"/></StgValue>
</operation>

<operation id="2620" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1815  %select_ln388_67 = select i1 %and_ln786_101, i16 -32768, i16 %add_ln703_33

]]></Node>
<StgValue><ssdm name="select_ln388_67"/></StgValue>
</operation>

<operation id="2621" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1816  %select_ln340_195 = select i1 %or_ln340_135, i16 %select_ln340_67, i16 %select_ln388_67

]]></Node>
<StgValue><ssdm name="select_ln340_195"/></StgValue>
</operation>

<operation id="2622" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2236" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1822  %tmp_337 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_34, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="2623" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:1824  %zext_ln415_34 = zext i1 %tmp_338 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_34"/></StgValue>
</operation>

<operation id="2624" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2239" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1825  %add_ln415_34 = add i16 %zext_ln415_34, %trunc_ln708_33

]]></Node>
<StgValue><ssdm name="add_ln415_34"/></StgValue>
</operation>

<operation id="2625" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2240" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1826  %tmp_339 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_34, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="2626" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1827  %xor_ln416_34 = xor i1 %tmp_339, true

]]></Node>
<StgValue><ssdm name="xor_ln416_34"/></StgValue>
</operation>

<operation id="2627" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1828  %and_ln416_34 = and i1 %tmp_337, %xor_ln416_34

]]></Node>
<StgValue><ssdm name="and_ln416_34"/></StgValue>
</operation>

<operation id="2628" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2243" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1829  %tmp_340 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_34, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="2629" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2249" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:1835  %select_ln777_34 = select i1 %and_ln416_34, i1 %icmp_ln879_69, i1 %icmp_ln768_34

]]></Node>
<StgValue><ssdm name="select_ln777_34"/></StgValue>
</operation>

<operation id="2630" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2250" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1836  %tmp_341 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_34, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="2631" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1837  %xor_ln779_34 = xor i1 %tmp_341, true

]]></Node>
<StgValue><ssdm name="xor_ln779_34"/></StgValue>
</operation>

<operation id="2632" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1838  %and_ln779_34 = and i1 %icmp_ln879_68, %xor_ln779_34

]]></Node>
<StgValue><ssdm name="and_ln779_34"/></StgValue>
</operation>

<operation id="2633" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:1839  %select_ln416_34 = select i1 %and_ln416_34, i1 %and_ln779_34, i1 %icmp_ln879_69

]]></Node>
<StgValue><ssdm name="select_ln416_34"/></StgValue>
</operation>

<operation id="2634" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1840  %and_ln781_34 = and i1 %and_ln416_34, %icmp_ln879_69

]]></Node>
<StgValue><ssdm name="and_ln781_34"/></StgValue>
</operation>

<operation id="2635" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1841  %xor_ln785_68 = xor i1 %select_ln777_34, true

]]></Node>
<StgValue><ssdm name="xor_ln785_68"/></StgValue>
</operation>

<operation id="2636" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1842  %or_ln785_34 = or i1 %tmp_340, %xor_ln785_68

]]></Node>
<StgValue><ssdm name="or_ln785_34"/></StgValue>
</operation>

<operation id="2637" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1843  %xor_ln785_69 = xor i1 %tmp_336, true

]]></Node>
<StgValue><ssdm name="xor_ln785_69"/></StgValue>
</operation>

<operation id="2638" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1844  %and_ln785_34 = and i1 %or_ln785_34, %xor_ln785_69

]]></Node>
<StgValue><ssdm name="and_ln785_34"/></StgValue>
</operation>

<operation id="2639" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1845  %and_ln786_102 = and i1 %tmp_340, %select_ln416_34

]]></Node>
<StgValue><ssdm name="and_ln786_102"/></StgValue>
</operation>

<operation id="2640" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1846  %or_ln786_34 = or i1 %and_ln781_34, %and_ln786_102

]]></Node>
<StgValue><ssdm name="or_ln786_34"/></StgValue>
</operation>

<operation id="2641" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1847  %xor_ln786_68 = xor i1 %or_ln786_34, true

]]></Node>
<StgValue><ssdm name="xor_ln786_68"/></StgValue>
</operation>

<operation id="2642" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1848  %and_ln786_103 = and i1 %tmp_336, %xor_ln786_68

]]></Node>
<StgValue><ssdm name="and_ln786_103"/></StgValue>
</operation>

<operation id="2643" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1849  %or_ln340_136 = or i1 %and_ln786_103, %and_ln785_34

]]></Node>
<StgValue><ssdm name="or_ln340_136"/></StgValue>
</operation>

<operation id="2644" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1850  %or_ln340_137 = or i1 %and_ln786_102, %xor_ln785_69

]]></Node>
<StgValue><ssdm name="or_ln340_137"/></StgValue>
</operation>

<operation id="2645" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1851  %or_ln340_138 = or i1 %or_ln340_137, %and_ln781_34

]]></Node>
<StgValue><ssdm name="or_ln340_138"/></StgValue>
</operation>

<operation id="2646" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1852  %select_ln340_68 = select i1 %or_ln340_136, i16 32767, i16 %add_ln415_34

]]></Node>
<StgValue><ssdm name="select_ln340_68"/></StgValue>
</operation>

<operation id="2647" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1853  %select_ln388_68 = select i1 %and_ln786_103, i16 -32768, i16 %add_ln415_34

]]></Node>
<StgValue><ssdm name="select_ln388_68"/></StgValue>
</operation>

<operation id="2648" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2268" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1854  %select_ln340_196 = select i1 %or_ln340_138, i16 %select_ln340_68, i16 %select_ln388_68

]]></Node>
<StgValue><ssdm name="select_ln340_196"/></StgValue>
</operation>

<operation id="2649" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:1855  %sext_ln703_68 = sext i16 %select_ln340_195 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_68"/></StgValue>
</operation>

<operation id="2650" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2270" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:1856  %sext_ln703_69 = sext i16 %select_ln340_196 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_69"/></StgValue>
</operation>

<operation id="2651" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2271" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:1857  %add_ln1192_34 = add nsw i17 %sext_ln703_68, %sext_ln703_69

]]></Node>
<StgValue><ssdm name="add_ln1192_34"/></StgValue>
</operation>

<operation id="2652" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:1858  %tmp_342 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_34, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="2653" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1859  %add_ln703_34 = add i16 %select_ln340_196, %select_ln340_195

]]></Node>
<StgValue><ssdm name="add_ln703_34"/></StgValue>
</operation>

<operation id="2654" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1860  %tmp_343 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_34, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="2655" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1874  %tmp_345 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_35, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="2656" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:1876  %zext_ln415_35 = zext i1 %tmp_346 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_35"/></StgValue>
</operation>

<operation id="2657" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2291" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1877  %add_ln415_35 = add i16 %zext_ln415_35, %trunc_ln708_34

]]></Node>
<StgValue><ssdm name="add_ln415_35"/></StgValue>
</operation>

<operation id="2658" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1878  %tmp_347 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_35, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="2659" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1879  %xor_ln416_35 = xor i1 %tmp_347, true

]]></Node>
<StgValue><ssdm name="xor_ln416_35"/></StgValue>
</operation>

<operation id="2660" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1880  %and_ln416_35 = and i1 %tmp_345, %xor_ln416_35

]]></Node>
<StgValue><ssdm name="and_ln416_35"/></StgValue>
</operation>

<operation id="2661" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1881  %tmp_348 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_35, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="2662" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:1887  %select_ln777_35 = select i1 %and_ln416_35, i1 %icmp_ln879_71, i1 %icmp_ln768_35

]]></Node>
<StgValue><ssdm name="select_ln777_35"/></StgValue>
</operation>

<operation id="2663" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:1888  %tmp_349 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_35, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="2664" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1889  %xor_ln779_35 = xor i1 %tmp_349, true

]]></Node>
<StgValue><ssdm name="xor_ln779_35"/></StgValue>
</operation>

<operation id="2665" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1890  %and_ln779_35 = and i1 %icmp_ln879_70, %xor_ln779_35

]]></Node>
<StgValue><ssdm name="and_ln779_35"/></StgValue>
</operation>

<operation id="2666" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2305" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:1891  %select_ln416_35 = select i1 %and_ln416_35, i1 %and_ln779_35, i1 %icmp_ln879_71

]]></Node>
<StgValue><ssdm name="select_ln416_35"/></StgValue>
</operation>

<operation id="2667" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1892  %and_ln781_35 = and i1 %and_ln416_35, %icmp_ln879_71

]]></Node>
<StgValue><ssdm name="and_ln781_35"/></StgValue>
</operation>

<operation id="2668" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1893  %xor_ln785_70 = xor i1 %select_ln777_35, true

]]></Node>
<StgValue><ssdm name="xor_ln785_70"/></StgValue>
</operation>

<operation id="2669" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1894  %or_ln785_35 = or i1 %tmp_348, %xor_ln785_70

]]></Node>
<StgValue><ssdm name="or_ln785_35"/></StgValue>
</operation>

<operation id="2670" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1895  %xor_ln785_71 = xor i1 %tmp_344, true

]]></Node>
<StgValue><ssdm name="xor_ln785_71"/></StgValue>
</operation>

<operation id="2671" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1896  %and_ln785_35 = and i1 %or_ln785_35, %xor_ln785_71

]]></Node>
<StgValue><ssdm name="and_ln785_35"/></StgValue>
</operation>

<operation id="2672" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1897  %and_ln786_105 = and i1 %tmp_348, %select_ln416_35

]]></Node>
<StgValue><ssdm name="and_ln786_105"/></StgValue>
</operation>

<operation id="2673" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1898  %or_ln786_35 = or i1 %and_ln781_35, %and_ln786_105

]]></Node>
<StgValue><ssdm name="or_ln786_35"/></StgValue>
</operation>

<operation id="2674" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1899  %xor_ln786_70 = xor i1 %or_ln786_35, true

]]></Node>
<StgValue><ssdm name="xor_ln786_70"/></StgValue>
</operation>

<operation id="2675" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1900  %and_ln786_106 = and i1 %tmp_344, %xor_ln786_70

]]></Node>
<StgValue><ssdm name="and_ln786_106"/></StgValue>
</operation>

<operation id="2676" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1901  %or_ln340_140 = or i1 %and_ln786_106, %and_ln785_35

]]></Node>
<StgValue><ssdm name="or_ln340_140"/></StgValue>
</operation>

<operation id="2677" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1902  %or_ln340_141 = or i1 %and_ln786_105, %xor_ln785_71

]]></Node>
<StgValue><ssdm name="or_ln340_141"/></StgValue>
</operation>

<operation id="2678" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1903  %or_ln340_142 = or i1 %or_ln340_141, %and_ln781_35

]]></Node>
<StgValue><ssdm name="or_ln340_142"/></StgValue>
</operation>

<operation id="2679" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1904  %select_ln340_70 = select i1 %or_ln340_140, i16 32767, i16 %add_ln415_35

]]></Node>
<StgValue><ssdm name="select_ln340_70"/></StgValue>
</operation>

<operation id="2680" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1905  %select_ln388_70 = select i1 %and_ln786_106, i16 -32768, i16 %add_ln415_35

]]></Node>
<StgValue><ssdm name="select_ln388_70"/></StgValue>
</operation>

<operation id="2681" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2320" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1906  %select_ln340_198 = select i1 %or_ln340_142, i16 %select_ln340_70, i16 %select_ln388_70

]]></Node>
<StgValue><ssdm name="select_ln340_198"/></StgValue>
</operation>

<operation id="2682" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1968  %xor_ln786_73 = xor i1 %tmp_359, true

]]></Node>
<StgValue><ssdm name="xor_ln786_73"/></StgValue>
</operation>

<operation id="2683" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1969  %and_ln786_110 = and i1 %tmp_358, %xor_ln786_73

]]></Node>
<StgValue><ssdm name="and_ln786_110"/></StgValue>
</operation>

<operation id="2684" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1970  %xor_ln340_72 = xor i1 %tmp_358, %tmp_359

]]></Node>
<StgValue><ssdm name="xor_ln340_72"/></StgValue>
</operation>

<operation id="2685" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1971  %xor_ln340_73 = xor i1 %tmp_358, true

]]></Node>
<StgValue><ssdm name="xor_ln340_73"/></StgValue>
</operation>

<operation id="2686" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1972  %or_ln340_147 = or i1 %tmp_359, %xor_ln340_73

]]></Node>
<StgValue><ssdm name="or_ln340_147"/></StgValue>
</operation>

<operation id="2687" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2387" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1973  %select_ln340_73 = select i1 %xor_ln340_72, i16 32767, i16 %add_ln703_36

]]></Node>
<StgValue><ssdm name="select_ln340_73"/></StgValue>
</operation>

<operation id="2688" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1974  %select_ln388_73 = select i1 %and_ln786_110, i16 -32768, i16 %add_ln703_36

]]></Node>
<StgValue><ssdm name="select_ln388_73"/></StgValue>
</operation>

<operation id="2689" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1975  %select_ln340_201 = select i1 %or_ln340_147, i16 %select_ln340_73, i16 %select_ln388_73

]]></Node>
<StgValue><ssdm name="select_ln340_201"/></StgValue>
</operation>

<operation id="2690" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:2014  %sext_ln703_74 = sext i16 %select_ln340_201 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_74"/></StgValue>
</operation>

<operation id="2691" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:2015  %sext_ln703_75 = sext i16 %select_ln340_202 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_75"/></StgValue>
</operation>

<operation id="2692" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:2016  %add_ln1192_37 = add nsw i17 %sext_ln703_74, %sext_ln703_75

]]></Node>
<StgValue><ssdm name="add_ln1192_37"/></StgValue>
</operation>

<operation id="2693" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:2017  %tmp_366 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_37, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="2694" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:2018  %add_ln703_37 = add i16 %select_ln340_202, %select_ln340_201

]]></Node>
<StgValue><ssdm name="add_ln703_37"/></StgValue>
</operation>

<operation id="2695" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2019  %tmp_367 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_37, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="2696" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2020  %xor_ln786_75 = xor i1 %tmp_367, true

]]></Node>
<StgValue><ssdm name="xor_ln786_75"/></StgValue>
</operation>

<operation id="2697" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2021  %and_ln786_113 = and i1 %tmp_366, %xor_ln786_75

]]></Node>
<StgValue><ssdm name="and_ln786_113"/></StgValue>
</operation>

<operation id="2698" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2022  %xor_ln340_74 = xor i1 %tmp_366, %tmp_367

]]></Node>
<StgValue><ssdm name="xor_ln340_74"/></StgValue>
</operation>

<operation id="2699" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2023  %xor_ln340_75 = xor i1 %tmp_366, true

]]></Node>
<StgValue><ssdm name="xor_ln340_75"/></StgValue>
</operation>

<operation id="2700" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2024  %or_ln340_151 = or i1 %tmp_367, %xor_ln340_75

]]></Node>
<StgValue><ssdm name="or_ln340_151"/></StgValue>
</operation>

<operation id="2701" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2025  %select_ln340_75 = select i1 %xor_ln340_74, i16 32767, i16 %add_ln703_37

]]></Node>
<StgValue><ssdm name="select_ln340_75"/></StgValue>
</operation>

<operation id="2702" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2440" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2026  %select_ln388_75 = select i1 %and_ln786_113, i16 -32768, i16 %add_ln703_37

]]></Node>
<StgValue><ssdm name="select_ln388_75"/></StgValue>
</operation>

<operation id="2703" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2027  %select_ln340_203 = select i1 %or_ln340_151, i16 %select_ln340_75, i16 %select_ln388_75

]]></Node>
<StgValue><ssdm name="select_ln340_203"/></StgValue>
</operation>

<operation id="2704" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2447" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2033  %tmp_369 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_38, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="2705" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2449" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:2035  %zext_ln415_38 = zext i1 %tmp_370 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_38"/></StgValue>
</operation>

<operation id="2706" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2450" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:2036  %add_ln415_38 = add i16 %zext_ln415_38, %trunc_ln708_37

]]></Node>
<StgValue><ssdm name="add_ln415_38"/></StgValue>
</operation>

<operation id="2707" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2451" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2037  %tmp_371 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_38, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="2708" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2038  %xor_ln416_38 = xor i1 %tmp_371, true

]]></Node>
<StgValue><ssdm name="xor_ln416_38"/></StgValue>
</operation>

<operation id="2709" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2039  %and_ln416_38 = and i1 %tmp_369, %xor_ln416_38

]]></Node>
<StgValue><ssdm name="and_ln416_38"/></StgValue>
</operation>

<operation id="2710" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2454" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2040  %tmp_372 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_38, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="2711" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:2046  %select_ln777_38 = select i1 %and_ln416_38, i1 %icmp_ln879_77, i1 %icmp_ln768_38

]]></Node>
<StgValue><ssdm name="select_ln777_38"/></StgValue>
</operation>

<operation id="2712" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2461" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2047  %tmp_373 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_38, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="2713" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2048  %xor_ln779_38 = xor i1 %tmp_373, true

]]></Node>
<StgValue><ssdm name="xor_ln779_38"/></StgValue>
</operation>

<operation id="2714" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2049  %and_ln779_38 = and i1 %icmp_ln879_76, %xor_ln779_38

]]></Node>
<StgValue><ssdm name="and_ln779_38"/></StgValue>
</operation>

<operation id="2715" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2464" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:2050  %select_ln416_38 = select i1 %and_ln416_38, i1 %and_ln779_38, i1 %icmp_ln879_77

]]></Node>
<StgValue><ssdm name="select_ln416_38"/></StgValue>
</operation>

<operation id="2716" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2051  %and_ln781_38 = and i1 %and_ln416_38, %icmp_ln879_77

]]></Node>
<StgValue><ssdm name="and_ln781_38"/></StgValue>
</operation>

<operation id="2717" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2052  %xor_ln785_76 = xor i1 %select_ln777_38, true

]]></Node>
<StgValue><ssdm name="xor_ln785_76"/></StgValue>
</operation>

<operation id="2718" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2053  %or_ln785_38 = or i1 %tmp_372, %xor_ln785_76

]]></Node>
<StgValue><ssdm name="or_ln785_38"/></StgValue>
</operation>

<operation id="2719" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2054  %xor_ln785_77 = xor i1 %tmp_368, true

]]></Node>
<StgValue><ssdm name="xor_ln785_77"/></StgValue>
</operation>

<operation id="2720" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2055  %and_ln785_38 = and i1 %or_ln785_38, %xor_ln785_77

]]></Node>
<StgValue><ssdm name="and_ln785_38"/></StgValue>
</operation>

<operation id="2721" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2056  %and_ln786_114 = and i1 %tmp_372, %select_ln416_38

]]></Node>
<StgValue><ssdm name="and_ln786_114"/></StgValue>
</operation>

<operation id="2722" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2057  %or_ln786_38 = or i1 %and_ln781_38, %and_ln786_114

]]></Node>
<StgValue><ssdm name="or_ln786_38"/></StgValue>
</operation>

<operation id="2723" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2058  %xor_ln786_76 = xor i1 %or_ln786_38, true

]]></Node>
<StgValue><ssdm name="xor_ln786_76"/></StgValue>
</operation>

<operation id="2724" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2059  %and_ln786_115 = and i1 %tmp_368, %xor_ln786_76

]]></Node>
<StgValue><ssdm name="and_ln786_115"/></StgValue>
</operation>

<operation id="2725" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2060  %or_ln340_152 = or i1 %and_ln786_115, %and_ln785_38

]]></Node>
<StgValue><ssdm name="or_ln340_152"/></StgValue>
</operation>

<operation id="2726" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2061  %or_ln340_153 = or i1 %and_ln786_114, %xor_ln785_77

]]></Node>
<StgValue><ssdm name="or_ln340_153"/></StgValue>
</operation>

<operation id="2727" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2062  %or_ln340_154 = or i1 %or_ln340_153, %and_ln781_38

]]></Node>
<StgValue><ssdm name="or_ln340_154"/></StgValue>
</operation>

<operation id="2728" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2477" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2063  %select_ln340_76 = select i1 %or_ln340_152, i16 32767, i16 %add_ln415_38

]]></Node>
<StgValue><ssdm name="select_ln340_76"/></StgValue>
</operation>

<operation id="2729" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2478" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2064  %select_ln388_76 = select i1 %and_ln786_115, i16 -32768, i16 %add_ln415_38

]]></Node>
<StgValue><ssdm name="select_ln388_76"/></StgValue>
</operation>

<operation id="2730" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2479" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2065  %select_ln340_204 = select i1 %or_ln340_154, i16 %select_ln340_76, i16 %select_ln388_76

]]></Node>
<StgValue><ssdm name="select_ln340_204"/></StgValue>
</operation>

<operation id="2731" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2480" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:2066  %sext_ln703_76 = sext i16 %select_ln340_203 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_76"/></StgValue>
</operation>

<operation id="2732" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2481" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:2067  %sext_ln703_77 = sext i16 %select_ln340_204 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_77"/></StgValue>
</operation>

<operation id="2733" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:2068  %add_ln1192_38 = add nsw i17 %sext_ln703_76, %sext_ln703_77

]]></Node>
<StgValue><ssdm name="add_ln1192_38"/></StgValue>
</operation>

<operation id="2734" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2483" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:2069  %tmp_374 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_38, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="2735" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:2070  %add_ln703_38 = add i16 %select_ln340_204, %select_ln340_203

]]></Node>
<StgValue><ssdm name="add_ln703_38"/></StgValue>
</operation>

<operation id="2736" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2071  %tmp_375 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_38, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="2737" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2499" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2085  %tmp_377 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_39, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="2738" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:2087  %zext_ln415_39 = zext i1 %tmp_378 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_39"/></StgValue>
</operation>

<operation id="2739" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:2088  %add_ln415_39 = add i16 %zext_ln415_39, %trunc_ln708_38

]]></Node>
<StgValue><ssdm name="add_ln415_39"/></StgValue>
</operation>

<operation id="2740" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2503" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2089  %tmp_379 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_39, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="2741" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2090  %xor_ln416_39 = xor i1 %tmp_379, true

]]></Node>
<StgValue><ssdm name="xor_ln416_39"/></StgValue>
</operation>

<operation id="2742" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2091  %and_ln416_39 = and i1 %tmp_377, %xor_ln416_39

]]></Node>
<StgValue><ssdm name="and_ln416_39"/></StgValue>
</operation>

<operation id="2743" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2092  %tmp_380 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_39, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="2744" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2512" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:2098  %select_ln777_39 = select i1 %and_ln416_39, i1 %icmp_ln879_79, i1 %icmp_ln768_39

]]></Node>
<StgValue><ssdm name="select_ln777_39"/></StgValue>
</operation>

<operation id="2745" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2513" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2099  %tmp_381 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_39, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="2746" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2100  %xor_ln779_39 = xor i1 %tmp_381, true

]]></Node>
<StgValue><ssdm name="xor_ln779_39"/></StgValue>
</operation>

<operation id="2747" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2101  %and_ln779_39 = and i1 %icmp_ln879_78, %xor_ln779_39

]]></Node>
<StgValue><ssdm name="and_ln779_39"/></StgValue>
</operation>

<operation id="2748" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:2102  %select_ln416_39 = select i1 %and_ln416_39, i1 %and_ln779_39, i1 %icmp_ln879_79

]]></Node>
<StgValue><ssdm name="select_ln416_39"/></StgValue>
</operation>

<operation id="2749" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2103  %and_ln781_39 = and i1 %and_ln416_39, %icmp_ln879_79

]]></Node>
<StgValue><ssdm name="and_ln781_39"/></StgValue>
</operation>

<operation id="2750" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2104  %xor_ln785_78 = xor i1 %select_ln777_39, true

]]></Node>
<StgValue><ssdm name="xor_ln785_78"/></StgValue>
</operation>

<operation id="2751" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2105  %or_ln785_39 = or i1 %tmp_380, %xor_ln785_78

]]></Node>
<StgValue><ssdm name="or_ln785_39"/></StgValue>
</operation>

<operation id="2752" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2106  %xor_ln785_79 = xor i1 %tmp_376, true

]]></Node>
<StgValue><ssdm name="xor_ln785_79"/></StgValue>
</operation>

<operation id="2753" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2107  %and_ln785_39 = and i1 %or_ln785_39, %xor_ln785_79

]]></Node>
<StgValue><ssdm name="and_ln785_39"/></StgValue>
</operation>

<operation id="2754" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2108  %and_ln786_117 = and i1 %tmp_380, %select_ln416_39

]]></Node>
<StgValue><ssdm name="and_ln786_117"/></StgValue>
</operation>

<operation id="2755" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2109  %or_ln786_39 = or i1 %and_ln781_39, %and_ln786_117

]]></Node>
<StgValue><ssdm name="or_ln786_39"/></StgValue>
</operation>

<operation id="2756" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2110  %xor_ln786_78 = xor i1 %or_ln786_39, true

]]></Node>
<StgValue><ssdm name="xor_ln786_78"/></StgValue>
</operation>

<operation id="2757" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2111  %and_ln786_118 = and i1 %tmp_376, %xor_ln786_78

]]></Node>
<StgValue><ssdm name="and_ln786_118"/></StgValue>
</operation>

<operation id="2758" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2112  %or_ln340_156 = or i1 %and_ln786_118, %and_ln785_39

]]></Node>
<StgValue><ssdm name="or_ln340_156"/></StgValue>
</operation>

<operation id="2759" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2113  %or_ln340_157 = or i1 %and_ln786_117, %xor_ln785_79

]]></Node>
<StgValue><ssdm name="or_ln340_157"/></StgValue>
</operation>

<operation id="2760" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2114  %or_ln340_158 = or i1 %or_ln340_157, %and_ln781_39

]]></Node>
<StgValue><ssdm name="or_ln340_158"/></StgValue>
</operation>

<operation id="2761" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2529" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2115  %select_ln340_78 = select i1 %or_ln340_156, i16 32767, i16 %add_ln415_39

]]></Node>
<StgValue><ssdm name="select_ln340_78"/></StgValue>
</operation>

<operation id="2762" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2530" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2116  %select_ln388_78 = select i1 %and_ln786_118, i16 -32768, i16 %add_ln415_39

]]></Node>
<StgValue><ssdm name="select_ln388_78"/></StgValue>
</operation>

<operation id="2763" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2531" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2117  %select_ln340_206 = select i1 %or_ln340_158, i16 %select_ln340_78, i16 %select_ln388_78

]]></Node>
<StgValue><ssdm name="select_ln340_206"/></StgValue>
</operation>

<operation id="2764" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2179  %xor_ln786_81 = xor i1 %tmp_391, true

]]></Node>
<StgValue><ssdm name="xor_ln786_81"/></StgValue>
</operation>

<operation id="2765" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2180  %and_ln786_122 = and i1 %tmp_390, %xor_ln786_81

]]></Node>
<StgValue><ssdm name="and_ln786_122"/></StgValue>
</operation>

<operation id="2766" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2181  %xor_ln340_80 = xor i1 %tmp_390, %tmp_391

]]></Node>
<StgValue><ssdm name="xor_ln340_80"/></StgValue>
</operation>

<operation id="2767" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2182  %xor_ln340_81 = xor i1 %tmp_390, true

]]></Node>
<StgValue><ssdm name="xor_ln340_81"/></StgValue>
</operation>

<operation id="2768" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2183  %or_ln340_163 = or i1 %tmp_391, %xor_ln340_81

]]></Node>
<StgValue><ssdm name="or_ln340_163"/></StgValue>
</operation>

<operation id="2769" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2184  %select_ln340_81 = select i1 %xor_ln340_80, i16 32767, i16 %add_ln703_40

]]></Node>
<StgValue><ssdm name="select_ln340_81"/></StgValue>
</operation>

<operation id="2770" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2185  %select_ln388_81 = select i1 %and_ln786_122, i16 -32768, i16 %add_ln703_40

]]></Node>
<StgValue><ssdm name="select_ln388_81"/></StgValue>
</operation>

<operation id="2771" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2600" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2186  %select_ln340_209 = select i1 %or_ln340_163, i16 %select_ln340_81, i16 %select_ln388_81

]]></Node>
<StgValue><ssdm name="select_ln340_209"/></StgValue>
</operation>

<operation id="2772" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2639" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:2225  %sext_ln703_82 = sext i16 %select_ln340_209 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_82"/></StgValue>
</operation>

<operation id="2773" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2640" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:2226  %sext_ln703_83 = sext i16 %select_ln340_210 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_83"/></StgValue>
</operation>

<operation id="2774" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2641" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:2227  %add_ln1192_41 = add nsw i17 %sext_ln703_82, %sext_ln703_83

]]></Node>
<StgValue><ssdm name="add_ln1192_41"/></StgValue>
</operation>

<operation id="2775" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2642" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:2228  %tmp_398 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_41, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_398"/></StgValue>
</operation>

<operation id="2776" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2643" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:2229  %add_ln703_41 = add i16 %select_ln340_210, %select_ln340_209

]]></Node>
<StgValue><ssdm name="add_ln703_41"/></StgValue>
</operation>

<operation id="2777" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2644" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2230  %tmp_399 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_41, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="2778" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2231  %xor_ln786_83 = xor i1 %tmp_399, true

]]></Node>
<StgValue><ssdm name="xor_ln786_83"/></StgValue>
</operation>

<operation id="2779" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2232  %and_ln786_125 = and i1 %tmp_398, %xor_ln786_83

]]></Node>
<StgValue><ssdm name="and_ln786_125"/></StgValue>
</operation>

<operation id="2780" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2233  %xor_ln340_82 = xor i1 %tmp_398, %tmp_399

]]></Node>
<StgValue><ssdm name="xor_ln340_82"/></StgValue>
</operation>

<operation id="2781" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2234  %xor_ln340_83 = xor i1 %tmp_398, true

]]></Node>
<StgValue><ssdm name="xor_ln340_83"/></StgValue>
</operation>

<operation id="2782" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2235  %or_ln340_167 = or i1 %tmp_399, %xor_ln340_83

]]></Node>
<StgValue><ssdm name="or_ln340_167"/></StgValue>
</operation>

<operation id="2783" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2650" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2236  %select_ln340_83 = select i1 %xor_ln340_82, i16 32767, i16 %add_ln703_41

]]></Node>
<StgValue><ssdm name="select_ln340_83"/></StgValue>
</operation>

<operation id="2784" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2651" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2237  %select_ln388_83 = select i1 %and_ln786_125, i16 -32768, i16 %add_ln703_41

]]></Node>
<StgValue><ssdm name="select_ln388_83"/></StgValue>
</operation>

<operation id="2785" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2652" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2238  %select_ln340_211 = select i1 %or_ln340_167, i16 %select_ln340_83, i16 %select_ln388_83

]]></Node>
<StgValue><ssdm name="select_ln340_211"/></StgValue>
</operation>

<operation id="2786" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2658" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2244  %tmp_401 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_42, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_401"/></StgValue>
</operation>

<operation id="2787" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2660" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:2246  %zext_ln415_42 = zext i1 %tmp_402 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_42"/></StgValue>
</operation>

<operation id="2788" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:2247  %add_ln415_42 = add i16 %zext_ln415_42, %trunc_ln708_41

]]></Node>
<StgValue><ssdm name="add_ln415_42"/></StgValue>
</operation>

<operation id="2789" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2662" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2248  %tmp_403 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_42, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="2790" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2249  %xor_ln416_42 = xor i1 %tmp_403, true

]]></Node>
<StgValue><ssdm name="xor_ln416_42"/></StgValue>
</operation>

<operation id="2791" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2250  %and_ln416_42 = and i1 %tmp_401, %xor_ln416_42

]]></Node>
<StgValue><ssdm name="and_ln416_42"/></StgValue>
</operation>

<operation id="2792" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2665" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2251  %tmp_404 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_42, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_404"/></StgValue>
</operation>

<operation id="2793" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2671" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:2257  %select_ln777_42 = select i1 %and_ln416_42, i1 %icmp_ln879_85, i1 %icmp_ln768_42

]]></Node>
<StgValue><ssdm name="select_ln777_42"/></StgValue>
</operation>

<operation id="2794" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2672" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2258  %tmp_405 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_42, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_405"/></StgValue>
</operation>

<operation id="2795" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2259  %xor_ln779_42 = xor i1 %tmp_405, true

]]></Node>
<StgValue><ssdm name="xor_ln779_42"/></StgValue>
</operation>

<operation id="2796" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2260  %and_ln779_42 = and i1 %icmp_ln879_84, %xor_ln779_42

]]></Node>
<StgValue><ssdm name="and_ln779_42"/></StgValue>
</operation>

<operation id="2797" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:2261  %select_ln416_42 = select i1 %and_ln416_42, i1 %and_ln779_42, i1 %icmp_ln879_85

]]></Node>
<StgValue><ssdm name="select_ln416_42"/></StgValue>
</operation>

<operation id="2798" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2262  %and_ln781_42 = and i1 %and_ln416_42, %icmp_ln879_85

]]></Node>
<StgValue><ssdm name="and_ln781_42"/></StgValue>
</operation>

<operation id="2799" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2263  %xor_ln785_84 = xor i1 %select_ln777_42, true

]]></Node>
<StgValue><ssdm name="xor_ln785_84"/></StgValue>
</operation>

<operation id="2800" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2264  %or_ln785_42 = or i1 %tmp_404, %xor_ln785_84

]]></Node>
<StgValue><ssdm name="or_ln785_42"/></StgValue>
</operation>

<operation id="2801" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2265  %xor_ln785_85 = xor i1 %tmp_400, true

]]></Node>
<StgValue><ssdm name="xor_ln785_85"/></StgValue>
</operation>

<operation id="2802" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2266  %and_ln785_42 = and i1 %or_ln785_42, %xor_ln785_85

]]></Node>
<StgValue><ssdm name="and_ln785_42"/></StgValue>
</operation>

<operation id="2803" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2267  %and_ln786_126 = and i1 %tmp_404, %select_ln416_42

]]></Node>
<StgValue><ssdm name="and_ln786_126"/></StgValue>
</operation>

<operation id="2804" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2268  %or_ln786_42 = or i1 %and_ln781_42, %and_ln786_126

]]></Node>
<StgValue><ssdm name="or_ln786_42"/></StgValue>
</operation>

<operation id="2805" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2269  %xor_ln786_84 = xor i1 %or_ln786_42, true

]]></Node>
<StgValue><ssdm name="xor_ln786_84"/></StgValue>
</operation>

<operation id="2806" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2270  %and_ln786_127 = and i1 %tmp_400, %xor_ln786_84

]]></Node>
<StgValue><ssdm name="and_ln786_127"/></StgValue>
</operation>

<operation id="2807" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2271  %or_ln340_168 = or i1 %and_ln786_127, %and_ln785_42

]]></Node>
<StgValue><ssdm name="or_ln340_168"/></StgValue>
</operation>

<operation id="2808" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2272  %or_ln340_169 = or i1 %and_ln786_126, %xor_ln785_85

]]></Node>
<StgValue><ssdm name="or_ln340_169"/></StgValue>
</operation>

<operation id="2809" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2273  %or_ln340_170 = or i1 %or_ln340_169, %and_ln781_42

]]></Node>
<StgValue><ssdm name="or_ln340_170"/></StgValue>
</operation>

<operation id="2810" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2688" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2274  %select_ln340_84 = select i1 %or_ln340_168, i16 32767, i16 %add_ln415_42

]]></Node>
<StgValue><ssdm name="select_ln340_84"/></StgValue>
</operation>

<operation id="2811" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2689" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2275  %select_ln388_84 = select i1 %and_ln786_127, i16 -32768, i16 %add_ln415_42

]]></Node>
<StgValue><ssdm name="select_ln388_84"/></StgValue>
</operation>

<operation id="2812" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2276  %select_ln340_212 = select i1 %or_ln340_170, i16 %select_ln340_84, i16 %select_ln388_84

]]></Node>
<StgValue><ssdm name="select_ln340_212"/></StgValue>
</operation>

<operation id="2813" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2691" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:2277  %sext_ln703_84 = sext i16 %select_ln340_211 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_84"/></StgValue>
</operation>

<operation id="2814" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:2278  %sext_ln703_85 = sext i16 %select_ln340_212 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_85"/></StgValue>
</operation>

<operation id="2815" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2693" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:2279  %add_ln1192_42 = add nsw i17 %sext_ln703_84, %sext_ln703_85

]]></Node>
<StgValue><ssdm name="add_ln1192_42"/></StgValue>
</operation>

<operation id="2816" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2694" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:2280  %tmp_406 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_42, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>

<operation id="2817" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2695" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:2281  %add_ln703_42 = add i16 %select_ln340_212, %select_ln340_211

]]></Node>
<StgValue><ssdm name="add_ln703_42"/></StgValue>
</operation>

<operation id="2818" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2696" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2282  %tmp_407 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_42, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="2819" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2710" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2296  %tmp_409 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_43, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="2820" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2712" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:2298  %zext_ln415_43 = zext i1 %tmp_410 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_43"/></StgValue>
</operation>

<operation id="2821" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2713" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:2299  %add_ln415_43 = add i16 %zext_ln415_43, %trunc_ln708_42

]]></Node>
<StgValue><ssdm name="add_ln415_43"/></StgValue>
</operation>

<operation id="2822" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2714" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2300  %tmp_411 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_43, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="2823" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2301  %xor_ln416_43 = xor i1 %tmp_411, true

]]></Node>
<StgValue><ssdm name="xor_ln416_43"/></StgValue>
</operation>

<operation id="2824" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2716" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2302  %and_ln416_43 = and i1 %tmp_409, %xor_ln416_43

]]></Node>
<StgValue><ssdm name="and_ln416_43"/></StgValue>
</operation>

<operation id="2825" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2717" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2303  %tmp_412 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_43, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="2826" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:2309  %select_ln777_43 = select i1 %and_ln416_43, i1 %icmp_ln879_87, i1 %icmp_ln768_43

]]></Node>
<StgValue><ssdm name="select_ln777_43"/></StgValue>
</operation>

<operation id="2827" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2724" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2310  %tmp_413 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_43, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="2828" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2311  %xor_ln779_43 = xor i1 %tmp_413, true

]]></Node>
<StgValue><ssdm name="xor_ln779_43"/></StgValue>
</operation>

<operation id="2829" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2312  %and_ln779_43 = and i1 %icmp_ln879_86, %xor_ln779_43

]]></Node>
<StgValue><ssdm name="and_ln779_43"/></StgValue>
</operation>

<operation id="2830" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2727" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:2313  %select_ln416_43 = select i1 %and_ln416_43, i1 %and_ln779_43, i1 %icmp_ln879_87

]]></Node>
<StgValue><ssdm name="select_ln416_43"/></StgValue>
</operation>

<operation id="2831" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2314  %and_ln781_43 = and i1 %and_ln416_43, %icmp_ln879_87

]]></Node>
<StgValue><ssdm name="and_ln781_43"/></StgValue>
</operation>

<operation id="2832" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2315  %xor_ln785_86 = xor i1 %select_ln777_43, true

]]></Node>
<StgValue><ssdm name="xor_ln785_86"/></StgValue>
</operation>

<operation id="2833" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2316  %or_ln785_43 = or i1 %tmp_412, %xor_ln785_86

]]></Node>
<StgValue><ssdm name="or_ln785_43"/></StgValue>
</operation>

<operation id="2834" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2317  %xor_ln785_87 = xor i1 %tmp_408, true

]]></Node>
<StgValue><ssdm name="xor_ln785_87"/></StgValue>
</operation>

<operation id="2835" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2318  %and_ln785_43 = and i1 %or_ln785_43, %xor_ln785_87

]]></Node>
<StgValue><ssdm name="and_ln785_43"/></StgValue>
</operation>

<operation id="2836" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2319  %and_ln786_129 = and i1 %tmp_412, %select_ln416_43

]]></Node>
<StgValue><ssdm name="and_ln786_129"/></StgValue>
</operation>

<operation id="2837" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2320  %or_ln786_43 = or i1 %and_ln781_43, %and_ln786_129

]]></Node>
<StgValue><ssdm name="or_ln786_43"/></StgValue>
</operation>

<operation id="2838" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2321  %xor_ln786_86 = xor i1 %or_ln786_43, true

]]></Node>
<StgValue><ssdm name="xor_ln786_86"/></StgValue>
</operation>

<operation id="2839" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2322  %and_ln786_130 = and i1 %tmp_408, %xor_ln786_86

]]></Node>
<StgValue><ssdm name="and_ln786_130"/></StgValue>
</operation>

<operation id="2840" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2323  %or_ln340_172 = or i1 %and_ln786_130, %and_ln785_43

]]></Node>
<StgValue><ssdm name="or_ln340_172"/></StgValue>
</operation>

<operation id="2841" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2324  %or_ln340_173 = or i1 %and_ln786_129, %xor_ln785_87

]]></Node>
<StgValue><ssdm name="or_ln340_173"/></StgValue>
</operation>

<operation id="2842" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2325  %or_ln340_174 = or i1 %or_ln340_173, %and_ln781_43

]]></Node>
<StgValue><ssdm name="or_ln340_174"/></StgValue>
</operation>

<operation id="2843" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2740" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2326  %select_ln340_86 = select i1 %or_ln340_172, i16 32767, i16 %add_ln415_43

]]></Node>
<StgValue><ssdm name="select_ln340_86"/></StgValue>
</operation>

<operation id="2844" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2741" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2327  %select_ln388_86 = select i1 %and_ln786_130, i16 -32768, i16 %add_ln415_43

]]></Node>
<StgValue><ssdm name="select_ln388_86"/></StgValue>
</operation>

<operation id="2845" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2742" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2328  %select_ln340_214 = select i1 %or_ln340_174, i16 %select_ln340_86, i16 %select_ln388_86

]]></Node>
<StgValue><ssdm name="select_ln340_214"/></StgValue>
</operation>

<operation id="2846" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2390  %xor_ln786_89 = xor i1 %tmp_423, true

]]></Node>
<StgValue><ssdm name="xor_ln786_89"/></StgValue>
</operation>

<operation id="2847" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2805" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2391  %and_ln786_134 = and i1 %tmp_422, %xor_ln786_89

]]></Node>
<StgValue><ssdm name="and_ln786_134"/></StgValue>
</operation>

<operation id="2848" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2392  %xor_ln340_88 = xor i1 %tmp_422, %tmp_423

]]></Node>
<StgValue><ssdm name="xor_ln340_88"/></StgValue>
</operation>

<operation id="2849" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2393  %xor_ln340_89 = xor i1 %tmp_422, true

]]></Node>
<StgValue><ssdm name="xor_ln340_89"/></StgValue>
</operation>

<operation id="2850" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2394  %or_ln340_179 = or i1 %tmp_423, %xor_ln340_89

]]></Node>
<StgValue><ssdm name="or_ln340_179"/></StgValue>
</operation>

<operation id="2851" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2809" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2395  %select_ln340_89 = select i1 %xor_ln340_88, i16 32767, i16 %add_ln703_44

]]></Node>
<StgValue><ssdm name="select_ln340_89"/></StgValue>
</operation>

<operation id="2852" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2810" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2396  %select_ln388_89 = select i1 %and_ln786_134, i16 -32768, i16 %add_ln703_44

]]></Node>
<StgValue><ssdm name="select_ln388_89"/></StgValue>
</operation>

<operation id="2853" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2811" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2397  %select_ln340_217 = select i1 %or_ln340_179, i16 %select_ln340_89, i16 %select_ln388_89

]]></Node>
<StgValue><ssdm name="select_ln340_217"/></StgValue>
</operation>

<operation id="2854" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2850" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:2436  %sext_ln703_90 = sext i16 %select_ln340_217 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_90"/></StgValue>
</operation>

<operation id="2855" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2851" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:2437  %sext_ln703_91 = sext i16 %select_ln340_218 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_91"/></StgValue>
</operation>

<operation id="2856" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2852" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:2438  %add_ln1192_45 = add nsw i17 %sext_ln703_90, %sext_ln703_91

]]></Node>
<StgValue><ssdm name="add_ln1192_45"/></StgValue>
</operation>

<operation id="2857" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2853" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:2439  %tmp_430 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_45, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="2858" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2854" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:2440  %add_ln703_45 = add i16 %select_ln340_218, %select_ln340_217

]]></Node>
<StgValue><ssdm name="add_ln703_45"/></StgValue>
</operation>

<operation id="2859" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2855" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2441  %tmp_431 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_45, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_431"/></StgValue>
</operation>

<operation id="2860" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2856" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2442  %xor_ln786_91 = xor i1 %tmp_431, true

]]></Node>
<StgValue><ssdm name="xor_ln786_91"/></StgValue>
</operation>

<operation id="2861" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2857" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2443  %and_ln786_137 = and i1 %tmp_430, %xor_ln786_91

]]></Node>
<StgValue><ssdm name="and_ln786_137"/></StgValue>
</operation>

<operation id="2862" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2444  %xor_ln340_90 = xor i1 %tmp_430, %tmp_431

]]></Node>
<StgValue><ssdm name="xor_ln340_90"/></StgValue>
</operation>

<operation id="2863" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2859" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2445  %xor_ln340_91 = xor i1 %tmp_430, true

]]></Node>
<StgValue><ssdm name="xor_ln340_91"/></StgValue>
</operation>

<operation id="2864" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2860" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2446  %or_ln340_183 = or i1 %tmp_431, %xor_ln340_91

]]></Node>
<StgValue><ssdm name="or_ln340_183"/></StgValue>
</operation>

<operation id="2865" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2861" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2447  %select_ln340_91 = select i1 %xor_ln340_90, i16 32767, i16 %add_ln703_45

]]></Node>
<StgValue><ssdm name="select_ln340_91"/></StgValue>
</operation>

<operation id="2866" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2862" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2448  %select_ln388_91 = select i1 %and_ln786_137, i16 -32768, i16 %add_ln703_45

]]></Node>
<StgValue><ssdm name="select_ln388_91"/></StgValue>
</operation>

<operation id="2867" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2863" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2449  %select_ln340_219 = select i1 %or_ln340_183, i16 %select_ln340_91, i16 %select_ln388_91

]]></Node>
<StgValue><ssdm name="select_ln340_219"/></StgValue>
</operation>

<operation id="2868" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2869" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2455  %tmp_433 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_46, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="2869" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2871" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:2457  %zext_ln415_46 = zext i1 %tmp_434 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_46"/></StgValue>
</operation>

<operation id="2870" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2872" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:2458  %add_ln415_46 = add i16 %zext_ln415_46, %trunc_ln708_45

]]></Node>
<StgValue><ssdm name="add_ln415_46"/></StgValue>
</operation>

<operation id="2871" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2873" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2459  %tmp_435 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_46, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_435"/></StgValue>
</operation>

<operation id="2872" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2874" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2460  %xor_ln416_46 = xor i1 %tmp_435, true

]]></Node>
<StgValue><ssdm name="xor_ln416_46"/></StgValue>
</operation>

<operation id="2873" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2875" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2461  %and_ln416_46 = and i1 %tmp_433, %xor_ln416_46

]]></Node>
<StgValue><ssdm name="and_ln416_46"/></StgValue>
</operation>

<operation id="2874" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2876" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2462  %tmp_436 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_46, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="2875" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2882" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:2468  %select_ln777_46 = select i1 %and_ln416_46, i1 %icmp_ln879_93, i1 %icmp_ln768_46

]]></Node>
<StgValue><ssdm name="select_ln777_46"/></StgValue>
</operation>

<operation id="2876" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2883" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2469  %tmp_437 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_46, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_437"/></StgValue>
</operation>

<operation id="2877" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2884" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2470  %xor_ln779_46 = xor i1 %tmp_437, true

]]></Node>
<StgValue><ssdm name="xor_ln779_46"/></StgValue>
</operation>

<operation id="2878" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2471  %and_ln779_46 = and i1 %icmp_ln879_92, %xor_ln779_46

]]></Node>
<StgValue><ssdm name="and_ln779_46"/></StgValue>
</operation>

<operation id="2879" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2886" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:2472  %select_ln416_46 = select i1 %and_ln416_46, i1 %and_ln779_46, i1 %icmp_ln879_93

]]></Node>
<StgValue><ssdm name="select_ln416_46"/></StgValue>
</operation>

<operation id="2880" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2887" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2473  %and_ln781_46 = and i1 %and_ln416_46, %icmp_ln879_93

]]></Node>
<StgValue><ssdm name="and_ln781_46"/></StgValue>
</operation>

<operation id="2881" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2474  %xor_ln785_92 = xor i1 %select_ln777_46, true

]]></Node>
<StgValue><ssdm name="xor_ln785_92"/></StgValue>
</operation>

<operation id="2882" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2475  %or_ln785_46 = or i1 %tmp_436, %xor_ln785_92

]]></Node>
<StgValue><ssdm name="or_ln785_46"/></StgValue>
</operation>

<operation id="2883" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2890" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2476  %xor_ln785_93 = xor i1 %tmp_432, true

]]></Node>
<StgValue><ssdm name="xor_ln785_93"/></StgValue>
</operation>

<operation id="2884" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2891" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2477  %and_ln785_46 = and i1 %or_ln785_46, %xor_ln785_93

]]></Node>
<StgValue><ssdm name="and_ln785_46"/></StgValue>
</operation>

<operation id="2885" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2892" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2478  %and_ln786_138 = and i1 %tmp_436, %select_ln416_46

]]></Node>
<StgValue><ssdm name="and_ln786_138"/></StgValue>
</operation>

<operation id="2886" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2479  %or_ln786_46 = or i1 %and_ln781_46, %and_ln786_138

]]></Node>
<StgValue><ssdm name="or_ln786_46"/></StgValue>
</operation>

<operation id="2887" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2894" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2480  %xor_ln786_92 = xor i1 %or_ln786_46, true

]]></Node>
<StgValue><ssdm name="xor_ln786_92"/></StgValue>
</operation>

<operation id="2888" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2481  %and_ln786_139 = and i1 %tmp_432, %xor_ln786_92

]]></Node>
<StgValue><ssdm name="and_ln786_139"/></StgValue>
</operation>

<operation id="2889" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2896" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2482  %or_ln340_184 = or i1 %and_ln786_139, %and_ln785_46

]]></Node>
<StgValue><ssdm name="or_ln340_184"/></StgValue>
</operation>

<operation id="2890" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2897" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2483  %or_ln340_185 = or i1 %and_ln786_138, %xor_ln785_93

]]></Node>
<StgValue><ssdm name="or_ln340_185"/></StgValue>
</operation>

<operation id="2891" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2898" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2484  %or_ln340_186 = or i1 %or_ln340_185, %and_ln781_46

]]></Node>
<StgValue><ssdm name="or_ln340_186"/></StgValue>
</operation>

<operation id="2892" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2899" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2485  %select_ln340_92 = select i1 %or_ln340_184, i16 32767, i16 %add_ln415_46

]]></Node>
<StgValue><ssdm name="select_ln340_92"/></StgValue>
</operation>

<operation id="2893" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2900" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2486  %select_ln388_92 = select i1 %and_ln786_139, i16 -32768, i16 %add_ln415_46

]]></Node>
<StgValue><ssdm name="select_ln388_92"/></StgValue>
</operation>

<operation id="2894" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2901" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2487  %select_ln340_220 = select i1 %or_ln340_186, i16 %select_ln340_92, i16 %select_ln388_92

]]></Node>
<StgValue><ssdm name="select_ln340_220"/></StgValue>
</operation>

<operation id="2895" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2902" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:2488  %sext_ln703_92 = sext i16 %select_ln340_219 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_92"/></StgValue>
</operation>

<operation id="2896" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2903" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:2489  %sext_ln703_93 = sext i16 %select_ln340_220 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_93"/></StgValue>
</operation>

<operation id="2897" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2904" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:2490  %add_ln1192_46 = add nsw i17 %sext_ln703_92, %sext_ln703_93

]]></Node>
<StgValue><ssdm name="add_ln1192_46"/></StgValue>
</operation>

<operation id="2898" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2905" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:2491  %tmp_438 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_46, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_438"/></StgValue>
</operation>

<operation id="2899" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2906" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:2492  %add_ln703_46 = add i16 %select_ln340_220, %select_ln340_219

]]></Node>
<StgValue><ssdm name="add_ln703_46"/></StgValue>
</operation>

<operation id="2900" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2907" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2493  %tmp_439 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_46, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="2901" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2921" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2507  %tmp_441 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_47, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_441"/></StgValue>
</operation>

<operation id="2902" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2923" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:2509  %zext_ln415_47 = zext i1 %tmp_442 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_47"/></StgValue>
</operation>

<operation id="2903" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2924" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:2510  %add_ln415_47 = add i16 %zext_ln415_47, %trunc_ln708_46

]]></Node>
<StgValue><ssdm name="add_ln415_47"/></StgValue>
</operation>

<operation id="2904" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2925" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2511  %tmp_443 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_47, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_443"/></StgValue>
</operation>

<operation id="2905" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2512  %xor_ln416_47 = xor i1 %tmp_443, true

]]></Node>
<StgValue><ssdm name="xor_ln416_47"/></StgValue>
</operation>

<operation id="2906" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2927" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2513  %and_ln416_47 = and i1 %tmp_441, %xor_ln416_47

]]></Node>
<StgValue><ssdm name="and_ln416_47"/></StgValue>
</operation>

<operation id="2907" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2928" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2514  %tmp_444 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_47, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_444"/></StgValue>
</operation>

<operation id="2908" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2934" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:2520  %select_ln777_47 = select i1 %and_ln416_47, i1 %icmp_ln879_95, i1 %icmp_ln768_47

]]></Node>
<StgValue><ssdm name="select_ln777_47"/></StgValue>
</operation>

<operation id="2909" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2935" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2521  %tmp_445 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_47, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="2910" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2936" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2522  %xor_ln779_47 = xor i1 %tmp_445, true

]]></Node>
<StgValue><ssdm name="xor_ln779_47"/></StgValue>
</operation>

<operation id="2911" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2937" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2523  %and_ln779_47 = and i1 %icmp_ln879_94, %xor_ln779_47

]]></Node>
<StgValue><ssdm name="and_ln779_47"/></StgValue>
</operation>

<operation id="2912" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2938" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:2524  %select_ln416_47 = select i1 %and_ln416_47, i1 %and_ln779_47, i1 %icmp_ln879_95

]]></Node>
<StgValue><ssdm name="select_ln416_47"/></StgValue>
</operation>

<operation id="2913" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2939" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2525  %and_ln781_47 = and i1 %and_ln416_47, %icmp_ln879_95

]]></Node>
<StgValue><ssdm name="and_ln781_47"/></StgValue>
</operation>

<operation id="2914" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2526  %xor_ln785_94 = xor i1 %select_ln777_47, true

]]></Node>
<StgValue><ssdm name="xor_ln785_94"/></StgValue>
</operation>

<operation id="2915" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2941" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2527  %or_ln785_47 = or i1 %tmp_444, %xor_ln785_94

]]></Node>
<StgValue><ssdm name="or_ln785_47"/></StgValue>
</operation>

<operation id="2916" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2942" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2528  %xor_ln785_95 = xor i1 %tmp_440, true

]]></Node>
<StgValue><ssdm name="xor_ln785_95"/></StgValue>
</operation>

<operation id="2917" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2529  %and_ln785_47 = and i1 %or_ln785_47, %xor_ln785_95

]]></Node>
<StgValue><ssdm name="and_ln785_47"/></StgValue>
</operation>

<operation id="2918" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2530  %and_ln786_141 = and i1 %tmp_444, %select_ln416_47

]]></Node>
<StgValue><ssdm name="and_ln786_141"/></StgValue>
</operation>

<operation id="2919" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2945" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2531  %or_ln786_47 = or i1 %and_ln781_47, %and_ln786_141

]]></Node>
<StgValue><ssdm name="or_ln786_47"/></StgValue>
</operation>

<operation id="2920" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2946" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2532  %xor_ln786_94 = xor i1 %or_ln786_47, true

]]></Node>
<StgValue><ssdm name="xor_ln786_94"/></StgValue>
</operation>

<operation id="2921" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2947" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2533  %and_ln786_142 = and i1 %tmp_440, %xor_ln786_94

]]></Node>
<StgValue><ssdm name="and_ln786_142"/></StgValue>
</operation>

<operation id="2922" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2534  %or_ln340_188 = or i1 %and_ln786_142, %and_ln785_47

]]></Node>
<StgValue><ssdm name="or_ln340_188"/></StgValue>
</operation>

<operation id="2923" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2949" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2535  %or_ln340_189 = or i1 %and_ln786_141, %xor_ln785_95

]]></Node>
<StgValue><ssdm name="or_ln340_189"/></StgValue>
</operation>

<operation id="2924" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2950" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2536  %or_ln340_190 = or i1 %or_ln340_189, %and_ln781_47

]]></Node>
<StgValue><ssdm name="or_ln340_190"/></StgValue>
</operation>

<operation id="2925" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2951" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2537  %select_ln340_94 = select i1 %or_ln340_188, i16 32767, i16 %add_ln415_47

]]></Node>
<StgValue><ssdm name="select_ln340_94"/></StgValue>
</operation>

<operation id="2926" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2952" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2538  %select_ln388_94 = select i1 %and_ln786_142, i16 -32768, i16 %add_ln415_47

]]></Node>
<StgValue><ssdm name="select_ln388_94"/></StgValue>
</operation>

<operation id="2927" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2953" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2539  %select_ln340_222 = select i1 %or_ln340_190, i16 %select_ln340_94, i16 %select_ln388_94

]]></Node>
<StgValue><ssdm name="select_ln340_222"/></StgValue>
</operation>

<operation id="2928" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3015" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2601  %xor_ln786_97 = xor i1 %tmp_455, true

]]></Node>
<StgValue><ssdm name="xor_ln786_97"/></StgValue>
</operation>

<operation id="2929" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3016" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2602  %and_ln786_146 = and i1 %tmp_454, %xor_ln786_97

]]></Node>
<StgValue><ssdm name="and_ln786_146"/></StgValue>
</operation>

<operation id="2930" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3017" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2603  %xor_ln340_96 = xor i1 %tmp_454, %tmp_455

]]></Node>
<StgValue><ssdm name="xor_ln340_96"/></StgValue>
</operation>

<operation id="2931" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3018" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2604  %xor_ln340_97 = xor i1 %tmp_454, true

]]></Node>
<StgValue><ssdm name="xor_ln340_97"/></StgValue>
</operation>

<operation id="2932" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3019" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2605  %or_ln340_195 = or i1 %tmp_455, %xor_ln340_97

]]></Node>
<StgValue><ssdm name="or_ln340_195"/></StgValue>
</operation>

<operation id="2933" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3020" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2606  %select_ln340_97 = select i1 %xor_ln340_96, i16 32767, i16 %add_ln703_48

]]></Node>
<StgValue><ssdm name="select_ln340_97"/></StgValue>
</operation>

<operation id="2934" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3021" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2607  %select_ln388_97 = select i1 %and_ln786_146, i16 -32768, i16 %add_ln703_48

]]></Node>
<StgValue><ssdm name="select_ln388_97"/></StgValue>
</operation>

<operation id="2935" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3022" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2608  %select_ln340_225 = select i1 %or_ln340_195, i16 %select_ln340_97, i16 %select_ln388_97

]]></Node>
<StgValue><ssdm name="select_ln340_225"/></StgValue>
</operation>

<operation id="2936" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3061" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:2647  %sext_ln703_98 = sext i16 %select_ln340_225 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_98"/></StgValue>
</operation>

<operation id="2937" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3062" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:2648  %sext_ln703_99 = sext i16 %select_ln340_226 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_99"/></StgValue>
</operation>

<operation id="2938" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3063" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:2649  %add_ln1192_49 = add nsw i17 %sext_ln703_98, %sext_ln703_99

]]></Node>
<StgValue><ssdm name="add_ln1192_49"/></StgValue>
</operation>

<operation id="2939" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3064" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:2650  %tmp_462 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_49, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_462"/></StgValue>
</operation>

<operation id="2940" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3065" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:2651  %add_ln703_49 = add i16 %select_ln340_226, %select_ln340_225

]]></Node>
<StgValue><ssdm name="add_ln703_49"/></StgValue>
</operation>

<operation id="2941" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3066" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2652  %tmp_463 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_49, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_463"/></StgValue>
</operation>

<operation id="2942" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3067" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2653  %xor_ln786_99 = xor i1 %tmp_463, true

]]></Node>
<StgValue><ssdm name="xor_ln786_99"/></StgValue>
</operation>

<operation id="2943" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2654  %and_ln786_149 = and i1 %tmp_462, %xor_ln786_99

]]></Node>
<StgValue><ssdm name="and_ln786_149"/></StgValue>
</operation>

<operation id="2944" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3069" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2655  %xor_ln340_98 = xor i1 %tmp_462, %tmp_463

]]></Node>
<StgValue><ssdm name="xor_ln340_98"/></StgValue>
</operation>

<operation id="2945" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3070" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2656  %xor_ln340_99 = xor i1 %tmp_462, true

]]></Node>
<StgValue><ssdm name="xor_ln340_99"/></StgValue>
</operation>

<operation id="2946" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3071" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2657  %or_ln340_199 = or i1 %tmp_463, %xor_ln340_99

]]></Node>
<StgValue><ssdm name="or_ln340_199"/></StgValue>
</operation>

<operation id="2947" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3072" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2658  %select_ln340_99 = select i1 %xor_ln340_98, i16 32767, i16 %add_ln703_49

]]></Node>
<StgValue><ssdm name="select_ln340_99"/></StgValue>
</operation>

<operation id="2948" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3073" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2659  %select_ln388_99 = select i1 %and_ln786_149, i16 -32768, i16 %add_ln703_49

]]></Node>
<StgValue><ssdm name="select_ln388_99"/></StgValue>
</operation>

<operation id="2949" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3074" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2660  %select_ln340_227 = select i1 %or_ln340_199, i16 %select_ln340_99, i16 %select_ln388_99

]]></Node>
<StgValue><ssdm name="select_ln340_227"/></StgValue>
</operation>

<operation id="2950" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3080" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2666  %tmp_465 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_50, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_465"/></StgValue>
</operation>

<operation id="2951" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3082" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:2668  %zext_ln415_50 = zext i1 %tmp_466 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_50"/></StgValue>
</operation>

<operation id="2952" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3083" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:2669  %add_ln415_50 = add i16 %zext_ln415_50, %trunc_ln708_49

]]></Node>
<StgValue><ssdm name="add_ln415_50"/></StgValue>
</operation>

<operation id="2953" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3084" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2670  %tmp_467 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_50, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_467"/></StgValue>
</operation>

<operation id="2954" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3085" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2671  %xor_ln416_50 = xor i1 %tmp_467, true

]]></Node>
<StgValue><ssdm name="xor_ln416_50"/></StgValue>
</operation>

<operation id="2955" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3086" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2672  %and_ln416_50 = and i1 %tmp_465, %xor_ln416_50

]]></Node>
<StgValue><ssdm name="and_ln416_50"/></StgValue>
</operation>

<operation id="2956" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3087" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2673  %tmp_468 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_50, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_468"/></StgValue>
</operation>

<operation id="2957" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3093" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:2679  %select_ln777_50 = select i1 %and_ln416_50, i1 %icmp_ln879_101, i1 %icmp_ln768_50

]]></Node>
<StgValue><ssdm name="select_ln777_50"/></StgValue>
</operation>

<operation id="2958" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3094" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2680  %tmp_469 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_50, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_469"/></StgValue>
</operation>

<operation id="2959" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3095" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2681  %xor_ln779_50 = xor i1 %tmp_469, true

]]></Node>
<StgValue><ssdm name="xor_ln779_50"/></StgValue>
</operation>

<operation id="2960" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3096" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2682  %and_ln779_50 = and i1 %icmp_ln879_100, %xor_ln779_50

]]></Node>
<StgValue><ssdm name="and_ln779_50"/></StgValue>
</operation>

<operation id="2961" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3097" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:2683  %select_ln416_50 = select i1 %and_ln416_50, i1 %and_ln779_50, i1 %icmp_ln879_101

]]></Node>
<StgValue><ssdm name="select_ln416_50"/></StgValue>
</operation>

<operation id="2962" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3098" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2684  %and_ln781_50 = and i1 %and_ln416_50, %icmp_ln879_101

]]></Node>
<StgValue><ssdm name="and_ln781_50"/></StgValue>
</operation>

<operation id="2963" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2685  %xor_ln785_100 = xor i1 %select_ln777_50, true

]]></Node>
<StgValue><ssdm name="xor_ln785_100"/></StgValue>
</operation>

<operation id="2964" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2686  %or_ln785_50 = or i1 %tmp_468, %xor_ln785_100

]]></Node>
<StgValue><ssdm name="or_ln785_50"/></StgValue>
</operation>

<operation id="2965" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2687  %xor_ln785_101 = xor i1 %tmp_464, true

]]></Node>
<StgValue><ssdm name="xor_ln785_101"/></StgValue>
</operation>

<operation id="2966" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2688  %and_ln785_50 = and i1 %or_ln785_50, %xor_ln785_101

]]></Node>
<StgValue><ssdm name="and_ln785_50"/></StgValue>
</operation>

<operation id="2967" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2689  %and_ln786_150 = and i1 %tmp_468, %select_ln416_50

]]></Node>
<StgValue><ssdm name="and_ln786_150"/></StgValue>
</operation>

<operation id="2968" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2690  %or_ln786_50 = or i1 %and_ln781_50, %and_ln786_150

]]></Node>
<StgValue><ssdm name="or_ln786_50"/></StgValue>
</operation>

<operation id="2969" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2691  %xor_ln786_100 = xor i1 %or_ln786_50, true

]]></Node>
<StgValue><ssdm name="xor_ln786_100"/></StgValue>
</operation>

<operation id="2970" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2692  %and_ln786_151 = and i1 %tmp_464, %xor_ln786_100

]]></Node>
<StgValue><ssdm name="and_ln786_151"/></StgValue>
</operation>

<operation id="2971" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2693  %or_ln340_200 = or i1 %and_ln786_151, %and_ln785_50

]]></Node>
<StgValue><ssdm name="or_ln340_200"/></StgValue>
</operation>

<operation id="2972" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2694  %or_ln340_201 = or i1 %and_ln786_150, %xor_ln785_101

]]></Node>
<StgValue><ssdm name="or_ln340_201"/></StgValue>
</operation>

<operation id="2973" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2695  %or_ln340_202 = or i1 %or_ln340_201, %and_ln781_50

]]></Node>
<StgValue><ssdm name="or_ln340_202"/></StgValue>
</operation>

<operation id="2974" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3110" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2696  %select_ln340_100 = select i1 %or_ln340_200, i16 32767, i16 %add_ln415_50

]]></Node>
<StgValue><ssdm name="select_ln340_100"/></StgValue>
</operation>

<operation id="2975" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3111" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2697  %select_ln388_100 = select i1 %and_ln786_151, i16 -32768, i16 %add_ln415_50

]]></Node>
<StgValue><ssdm name="select_ln388_100"/></StgValue>
</operation>

<operation id="2976" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3112" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2698  %select_ln340_228 = select i1 %or_ln340_202, i16 %select_ln340_100, i16 %select_ln388_100

]]></Node>
<StgValue><ssdm name="select_ln340_228"/></StgValue>
</operation>

<operation id="2977" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3113" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:2699  %sext_ln703_100 = sext i16 %select_ln340_227 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_100"/></StgValue>
</operation>

<operation id="2978" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3114" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:2700  %sext_ln703_101 = sext i16 %select_ln340_228 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_101"/></StgValue>
</operation>

<operation id="2979" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3115" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:2701  %add_ln1192_50 = add nsw i17 %sext_ln703_100, %sext_ln703_101

]]></Node>
<StgValue><ssdm name="add_ln1192_50"/></StgValue>
</operation>

<operation id="2980" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3116" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:2702  %tmp_470 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_50, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_470"/></StgValue>
</operation>

<operation id="2981" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:2703  %add_ln703_50 = add i16 %select_ln340_228, %select_ln340_227

]]></Node>
<StgValue><ssdm name="add_ln703_50"/></StgValue>
</operation>

<operation id="2982" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3118" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2704  %tmp_471 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_50, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_471"/></StgValue>
</operation>

<operation id="2983" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2718  %tmp_473 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_51, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_473"/></StgValue>
</operation>

<operation id="2984" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3134" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:2720  %zext_ln415_51 = zext i1 %tmp_474 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_51"/></StgValue>
</operation>

<operation id="2985" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3135" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:2721  %add_ln415_51 = add i16 %zext_ln415_51, %trunc_ln708_50

]]></Node>
<StgValue><ssdm name="add_ln415_51"/></StgValue>
</operation>

<operation id="2986" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3136" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2722  %tmp_475 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_51, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_475"/></StgValue>
</operation>

<operation id="2987" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2723  %xor_ln416_51 = xor i1 %tmp_475, true

]]></Node>
<StgValue><ssdm name="xor_ln416_51"/></StgValue>
</operation>

<operation id="2988" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2724  %and_ln416_51 = and i1 %tmp_473, %xor_ln416_51

]]></Node>
<StgValue><ssdm name="and_ln416_51"/></StgValue>
</operation>

<operation id="2989" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3139" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2725  %tmp_476 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_51, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_476"/></StgValue>
</operation>

<operation id="2990" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3145" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:2731  %select_ln777_51 = select i1 %and_ln416_51, i1 %icmp_ln879_103, i1 %icmp_ln768_51

]]></Node>
<StgValue><ssdm name="select_ln777_51"/></StgValue>
</operation>

<operation id="2991" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2732  %tmp_477 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_51, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_477"/></StgValue>
</operation>

<operation id="2992" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2733  %xor_ln779_51 = xor i1 %tmp_477, true

]]></Node>
<StgValue><ssdm name="xor_ln779_51"/></StgValue>
</operation>

<operation id="2993" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2734  %and_ln779_51 = and i1 %icmp_ln879_102, %xor_ln779_51

]]></Node>
<StgValue><ssdm name="and_ln779_51"/></StgValue>
</operation>

<operation id="2994" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3149" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:2735  %select_ln416_51 = select i1 %and_ln416_51, i1 %and_ln779_51, i1 %icmp_ln879_103

]]></Node>
<StgValue><ssdm name="select_ln416_51"/></StgValue>
</operation>

<operation id="2995" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2736  %and_ln781_51 = and i1 %and_ln416_51, %icmp_ln879_103

]]></Node>
<StgValue><ssdm name="and_ln781_51"/></StgValue>
</operation>

<operation id="2996" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2737  %xor_ln785_102 = xor i1 %select_ln777_51, true

]]></Node>
<StgValue><ssdm name="xor_ln785_102"/></StgValue>
</operation>

<operation id="2997" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2738  %or_ln785_51 = or i1 %tmp_476, %xor_ln785_102

]]></Node>
<StgValue><ssdm name="or_ln785_51"/></StgValue>
</operation>

<operation id="2998" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2739  %xor_ln785_103 = xor i1 %tmp_472, true

]]></Node>
<StgValue><ssdm name="xor_ln785_103"/></StgValue>
</operation>

<operation id="2999" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2740  %and_ln785_51 = and i1 %or_ln785_51, %xor_ln785_103

]]></Node>
<StgValue><ssdm name="and_ln785_51"/></StgValue>
</operation>

<operation id="3000" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2741  %and_ln786_153 = and i1 %tmp_476, %select_ln416_51

]]></Node>
<StgValue><ssdm name="and_ln786_153"/></StgValue>
</operation>

<operation id="3001" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2742  %or_ln786_51 = or i1 %and_ln781_51, %and_ln786_153

]]></Node>
<StgValue><ssdm name="or_ln786_51"/></StgValue>
</operation>

<operation id="3002" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2743  %xor_ln786_102 = xor i1 %or_ln786_51, true

]]></Node>
<StgValue><ssdm name="xor_ln786_102"/></StgValue>
</operation>

<operation id="3003" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2744  %and_ln786_154 = and i1 %tmp_472, %xor_ln786_102

]]></Node>
<StgValue><ssdm name="and_ln786_154"/></StgValue>
</operation>

<operation id="3004" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2745  %or_ln340_204 = or i1 %and_ln786_154, %and_ln785_51

]]></Node>
<StgValue><ssdm name="or_ln340_204"/></StgValue>
</operation>

<operation id="3005" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2746  %or_ln340_205 = or i1 %and_ln786_153, %xor_ln785_103

]]></Node>
<StgValue><ssdm name="or_ln340_205"/></StgValue>
</operation>

<operation id="3006" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2747  %or_ln340_206 = or i1 %or_ln340_205, %and_ln781_51

]]></Node>
<StgValue><ssdm name="or_ln340_206"/></StgValue>
</operation>

<operation id="3007" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3162" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2748  %select_ln340_102 = select i1 %or_ln340_204, i16 32767, i16 %add_ln415_51

]]></Node>
<StgValue><ssdm name="select_ln340_102"/></StgValue>
</operation>

<operation id="3008" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3163" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2749  %select_ln388_102 = select i1 %and_ln786_154, i16 -32768, i16 %add_ln415_51

]]></Node>
<StgValue><ssdm name="select_ln388_102"/></StgValue>
</operation>

<operation id="3009" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3164" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2750  %select_ln340_230 = select i1 %or_ln340_206, i16 %select_ln340_102, i16 %select_ln388_102

]]></Node>
<StgValue><ssdm name="select_ln340_230"/></StgValue>
</operation>

<operation id="3010" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2812  %xor_ln786_105 = xor i1 %tmp_487, true

]]></Node>
<StgValue><ssdm name="xor_ln786_105"/></StgValue>
</operation>

<operation id="3011" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2813  %and_ln786_158 = and i1 %tmp_486, %xor_ln786_105

]]></Node>
<StgValue><ssdm name="and_ln786_158"/></StgValue>
</operation>

<operation id="3012" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2814  %xor_ln340_104 = xor i1 %tmp_486, %tmp_487

]]></Node>
<StgValue><ssdm name="xor_ln340_104"/></StgValue>
</operation>

<operation id="3013" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2815  %xor_ln340_105 = xor i1 %tmp_486, true

]]></Node>
<StgValue><ssdm name="xor_ln340_105"/></StgValue>
</operation>

<operation id="3014" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2816  %or_ln340_211 = or i1 %tmp_487, %xor_ln340_105

]]></Node>
<StgValue><ssdm name="or_ln340_211"/></StgValue>
</operation>

<operation id="3015" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3231" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2817  %select_ln340_105 = select i1 %xor_ln340_104, i16 32767, i16 %add_ln703_52

]]></Node>
<StgValue><ssdm name="select_ln340_105"/></StgValue>
</operation>

<operation id="3016" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3232" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2818  %select_ln388_105 = select i1 %and_ln786_158, i16 -32768, i16 %add_ln703_52

]]></Node>
<StgValue><ssdm name="select_ln388_105"/></StgValue>
</operation>

<operation id="3017" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3233" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2819  %select_ln340_233 = select i1 %or_ln340_211, i16 %select_ln340_105, i16 %select_ln388_105

]]></Node>
<StgValue><ssdm name="select_ln340_233"/></StgValue>
</operation>

<operation id="3018" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3272" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:2858  %sext_ln703_106 = sext i16 %select_ln340_233 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_106"/></StgValue>
</operation>

<operation id="3019" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3273" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:2859  %sext_ln703_107 = sext i16 %select_ln340_234 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_107"/></StgValue>
</operation>

<operation id="3020" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3274" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:2860  %add_ln1192_53 = add nsw i17 %sext_ln703_106, %sext_ln703_107

]]></Node>
<StgValue><ssdm name="add_ln1192_53"/></StgValue>
</operation>

<operation id="3021" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3275" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:2861  %tmp_494 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_53, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_494"/></StgValue>
</operation>

<operation id="3022" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3276" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:2862  %add_ln703_53 = add i16 %select_ln340_234, %select_ln340_233

]]></Node>
<StgValue><ssdm name="add_ln703_53"/></StgValue>
</operation>

<operation id="3023" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3277" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2863  %tmp_495 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_53, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_495"/></StgValue>
</operation>

<operation id="3024" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2864  %xor_ln786_107 = xor i1 %tmp_495, true

]]></Node>
<StgValue><ssdm name="xor_ln786_107"/></StgValue>
</operation>

<operation id="3025" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2865  %and_ln786_161 = and i1 %tmp_494, %xor_ln786_107

]]></Node>
<StgValue><ssdm name="and_ln786_161"/></StgValue>
</operation>

<operation id="3026" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2866  %xor_ln340_106 = xor i1 %tmp_494, %tmp_495

]]></Node>
<StgValue><ssdm name="xor_ln340_106"/></StgValue>
</operation>

<operation id="3027" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2867  %xor_ln340_107 = xor i1 %tmp_494, true

]]></Node>
<StgValue><ssdm name="xor_ln340_107"/></StgValue>
</operation>

<operation id="3028" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2868  %or_ln340_215 = or i1 %tmp_495, %xor_ln340_107

]]></Node>
<StgValue><ssdm name="or_ln340_215"/></StgValue>
</operation>

<operation id="3029" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3283" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2869  %select_ln340_107 = select i1 %xor_ln340_106, i16 32767, i16 %add_ln703_53

]]></Node>
<StgValue><ssdm name="select_ln340_107"/></StgValue>
</operation>

<operation id="3030" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3284" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2870  %select_ln388_107 = select i1 %and_ln786_161, i16 -32768, i16 %add_ln703_53

]]></Node>
<StgValue><ssdm name="select_ln388_107"/></StgValue>
</operation>

<operation id="3031" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3285" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2871  %select_ln340_235 = select i1 %or_ln340_215, i16 %select_ln340_107, i16 %select_ln388_107

]]></Node>
<StgValue><ssdm name="select_ln340_235"/></StgValue>
</operation>

<operation id="3032" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3291" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2877  %tmp_497 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_54, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_497"/></StgValue>
</operation>

<operation id="3033" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3293" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:2879  %zext_ln415_54 = zext i1 %tmp_498 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_54"/></StgValue>
</operation>

<operation id="3034" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3294" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:2880  %add_ln415_54 = add i16 %zext_ln415_54, %trunc_ln708_53

]]></Node>
<StgValue><ssdm name="add_ln415_54"/></StgValue>
</operation>

<operation id="3035" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3295" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2881  %tmp_499 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_54, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_499"/></StgValue>
</operation>

<operation id="3036" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2882  %xor_ln416_54 = xor i1 %tmp_499, true

]]></Node>
<StgValue><ssdm name="xor_ln416_54"/></StgValue>
</operation>

<operation id="3037" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2883  %and_ln416_54 = and i1 %tmp_497, %xor_ln416_54

]]></Node>
<StgValue><ssdm name="and_ln416_54"/></StgValue>
</operation>

<operation id="3038" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3298" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2884  %tmp_500 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_54, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_500"/></StgValue>
</operation>

<operation id="3039" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3304" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:2890  %select_ln777_54 = select i1 %and_ln416_54, i1 %icmp_ln879_109, i1 %icmp_ln768_54

]]></Node>
<StgValue><ssdm name="select_ln777_54"/></StgValue>
</operation>

<operation id="3040" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3305" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2891  %tmp_501 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_54, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_501"/></StgValue>
</operation>

<operation id="3041" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2892  %xor_ln779_54 = xor i1 %tmp_501, true

]]></Node>
<StgValue><ssdm name="xor_ln779_54"/></StgValue>
</operation>

<operation id="3042" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2893  %and_ln779_54 = and i1 %icmp_ln879_108, %xor_ln779_54

]]></Node>
<StgValue><ssdm name="and_ln779_54"/></StgValue>
</operation>

<operation id="3043" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3308" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:2894  %select_ln416_54 = select i1 %and_ln416_54, i1 %and_ln779_54, i1 %icmp_ln879_109

]]></Node>
<StgValue><ssdm name="select_ln416_54"/></StgValue>
</operation>

<operation id="3044" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2895  %and_ln781_54 = and i1 %and_ln416_54, %icmp_ln879_109

]]></Node>
<StgValue><ssdm name="and_ln781_54"/></StgValue>
</operation>

<operation id="3045" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2896  %xor_ln785_108 = xor i1 %select_ln777_54, true

]]></Node>
<StgValue><ssdm name="xor_ln785_108"/></StgValue>
</operation>

<operation id="3046" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2897  %or_ln785_54 = or i1 %tmp_500, %xor_ln785_108

]]></Node>
<StgValue><ssdm name="or_ln785_54"/></StgValue>
</operation>

<operation id="3047" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2898  %xor_ln785_109 = xor i1 %tmp_496, true

]]></Node>
<StgValue><ssdm name="xor_ln785_109"/></StgValue>
</operation>

<operation id="3048" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2899  %and_ln785_54 = and i1 %or_ln785_54, %xor_ln785_109

]]></Node>
<StgValue><ssdm name="and_ln785_54"/></StgValue>
</operation>

<operation id="3049" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2900  %and_ln786_162 = and i1 %tmp_500, %select_ln416_54

]]></Node>
<StgValue><ssdm name="and_ln786_162"/></StgValue>
</operation>

<operation id="3050" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2901  %or_ln786_54 = or i1 %and_ln781_54, %and_ln786_162

]]></Node>
<StgValue><ssdm name="or_ln786_54"/></StgValue>
</operation>

<operation id="3051" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2902  %xor_ln786_108 = xor i1 %or_ln786_54, true

]]></Node>
<StgValue><ssdm name="xor_ln786_108"/></StgValue>
</operation>

<operation id="3052" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2903  %and_ln786_163 = and i1 %tmp_496, %xor_ln786_108

]]></Node>
<StgValue><ssdm name="and_ln786_163"/></StgValue>
</operation>

<operation id="3053" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2904  %or_ln340_216 = or i1 %and_ln786_163, %and_ln785_54

]]></Node>
<StgValue><ssdm name="or_ln340_216"/></StgValue>
</operation>

<operation id="3054" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2905  %or_ln340_217 = or i1 %and_ln786_162, %xor_ln785_109

]]></Node>
<StgValue><ssdm name="or_ln340_217"/></StgValue>
</operation>

<operation id="3055" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2906  %or_ln340_218 = or i1 %or_ln340_217, %and_ln781_54

]]></Node>
<StgValue><ssdm name="or_ln340_218"/></StgValue>
</operation>

<operation id="3056" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3321" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2907  %select_ln340_108 = select i1 %or_ln340_216, i16 32767, i16 %add_ln415_54

]]></Node>
<StgValue><ssdm name="select_ln340_108"/></StgValue>
</operation>

<operation id="3057" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3322" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2908  %select_ln388_108 = select i1 %and_ln786_163, i16 -32768, i16 %add_ln415_54

]]></Node>
<StgValue><ssdm name="select_ln388_108"/></StgValue>
</operation>

<operation id="3058" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3323" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2909  %select_ln340_236 = select i1 %or_ln340_218, i16 %select_ln340_108, i16 %select_ln388_108

]]></Node>
<StgValue><ssdm name="select_ln340_236"/></StgValue>
</operation>

<operation id="3059" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3324" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:2910  %sext_ln703_108 = sext i16 %select_ln340_235 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_108"/></StgValue>
</operation>

<operation id="3060" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3325" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:2911  %sext_ln703_109 = sext i16 %select_ln340_236 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_109"/></StgValue>
</operation>

<operation id="3061" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3326" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:2912  %add_ln1192_54 = add nsw i17 %sext_ln703_108, %sext_ln703_109

]]></Node>
<StgValue><ssdm name="add_ln1192_54"/></StgValue>
</operation>

<operation id="3062" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3327" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:2913  %tmp_502 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_54, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_502"/></StgValue>
</operation>

<operation id="3063" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3328" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:2914  %add_ln703_54 = add i16 %select_ln340_236, %select_ln340_235

]]></Node>
<StgValue><ssdm name="add_ln703_54"/></StgValue>
</operation>

<operation id="3064" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3329" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2915  %tmp_503 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_54, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_503"/></StgValue>
</operation>

<operation id="3065" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3343" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2929  %tmp_505 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_55, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_505"/></StgValue>
</operation>

<operation id="3066" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3345" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:2931  %zext_ln415_55 = zext i1 %tmp_506 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_55"/></StgValue>
</operation>

<operation id="3067" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3346" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:2932  %add_ln415_55 = add i16 %zext_ln415_55, %trunc_ln708_54

]]></Node>
<StgValue><ssdm name="add_ln415_55"/></StgValue>
</operation>

<operation id="3068" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3347" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2933  %tmp_507 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_55, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_507"/></StgValue>
</operation>

<operation id="3069" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2934  %xor_ln416_55 = xor i1 %tmp_507, true

]]></Node>
<StgValue><ssdm name="xor_ln416_55"/></StgValue>
</operation>

<operation id="3070" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2935  %and_ln416_55 = and i1 %tmp_505, %xor_ln416_55

]]></Node>
<StgValue><ssdm name="and_ln416_55"/></StgValue>
</operation>

<operation id="3071" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3350" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2936  %tmp_508 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_55, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_508"/></StgValue>
</operation>

<operation id="3072" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3356" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:2942  %select_ln777_55 = select i1 %and_ln416_55, i1 %icmp_ln879_111, i1 %icmp_ln768_55

]]></Node>
<StgValue><ssdm name="select_ln777_55"/></StgValue>
</operation>

<operation id="3073" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3357" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:2943  %tmp_509 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_55, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_509"/></StgValue>
</operation>

<operation id="3074" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2944  %xor_ln779_55 = xor i1 %tmp_509, true

]]></Node>
<StgValue><ssdm name="xor_ln779_55"/></StgValue>
</operation>

<operation id="3075" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2945  %and_ln779_55 = and i1 %icmp_ln879_110, %xor_ln779_55

]]></Node>
<StgValue><ssdm name="and_ln779_55"/></StgValue>
</operation>

<operation id="3076" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3360" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:2946  %select_ln416_55 = select i1 %and_ln416_55, i1 %and_ln779_55, i1 %icmp_ln879_111

]]></Node>
<StgValue><ssdm name="select_ln416_55"/></StgValue>
</operation>

<operation id="3077" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2947  %and_ln781_55 = and i1 %and_ln416_55, %icmp_ln879_111

]]></Node>
<StgValue><ssdm name="and_ln781_55"/></StgValue>
</operation>

<operation id="3078" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2948  %xor_ln785_110 = xor i1 %select_ln777_55, true

]]></Node>
<StgValue><ssdm name="xor_ln785_110"/></StgValue>
</operation>

<operation id="3079" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2949  %or_ln785_55 = or i1 %tmp_508, %xor_ln785_110

]]></Node>
<StgValue><ssdm name="or_ln785_55"/></StgValue>
</operation>

<operation id="3080" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2950  %xor_ln785_111 = xor i1 %tmp_504, true

]]></Node>
<StgValue><ssdm name="xor_ln785_111"/></StgValue>
</operation>

<operation id="3081" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2951  %and_ln785_55 = and i1 %or_ln785_55, %xor_ln785_111

]]></Node>
<StgValue><ssdm name="and_ln785_55"/></StgValue>
</operation>

<operation id="3082" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2952  %and_ln786_165 = and i1 %tmp_508, %select_ln416_55

]]></Node>
<StgValue><ssdm name="and_ln786_165"/></StgValue>
</operation>

<operation id="3083" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2953  %or_ln786_55 = or i1 %and_ln781_55, %and_ln786_165

]]></Node>
<StgValue><ssdm name="or_ln786_55"/></StgValue>
</operation>

<operation id="3084" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2954  %xor_ln786_110 = xor i1 %or_ln786_55, true

]]></Node>
<StgValue><ssdm name="xor_ln786_110"/></StgValue>
</operation>

<operation id="3085" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2955  %and_ln786_166 = and i1 %tmp_504, %xor_ln786_110

]]></Node>
<StgValue><ssdm name="and_ln786_166"/></StgValue>
</operation>

<operation id="3086" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2956  %or_ln340_220 = or i1 %and_ln786_166, %and_ln785_55

]]></Node>
<StgValue><ssdm name="or_ln340_220"/></StgValue>
</operation>

<operation id="3087" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2957  %or_ln340_221 = or i1 %and_ln786_165, %xor_ln785_111

]]></Node>
<StgValue><ssdm name="or_ln340_221"/></StgValue>
</operation>

<operation id="3088" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2958  %or_ln340_222 = or i1 %or_ln340_221, %and_ln781_55

]]></Node>
<StgValue><ssdm name="or_ln340_222"/></StgValue>
</operation>

<operation id="3089" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3373" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2959  %select_ln340_110 = select i1 %or_ln340_220, i16 32767, i16 %add_ln415_55

]]></Node>
<StgValue><ssdm name="select_ln340_110"/></StgValue>
</operation>

<operation id="3090" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3374" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2960  %select_ln388_110 = select i1 %and_ln786_166, i16 -32768, i16 %add_ln415_55

]]></Node>
<StgValue><ssdm name="select_ln388_110"/></StgValue>
</operation>

<operation id="3091" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3375" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2961  %select_ln340_238 = select i1 %or_ln340_222, i16 %select_ln340_110, i16 %select_ln388_110

]]></Node>
<StgValue><ssdm name="select_ln340_238"/></StgValue>
</operation>

<operation id="3092" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3023  %xor_ln786_113 = xor i1 %tmp_519, true

]]></Node>
<StgValue><ssdm name="xor_ln786_113"/></StgValue>
</operation>

<operation id="3093" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3024  %and_ln786_170 = and i1 %tmp_518, %xor_ln786_113

]]></Node>
<StgValue><ssdm name="and_ln786_170"/></StgValue>
</operation>

<operation id="3094" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3025  %xor_ln340_112 = xor i1 %tmp_518, %tmp_519

]]></Node>
<StgValue><ssdm name="xor_ln340_112"/></StgValue>
</operation>

<operation id="3095" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3026  %xor_ln340_113 = xor i1 %tmp_518, true

]]></Node>
<StgValue><ssdm name="xor_ln340_113"/></StgValue>
</operation>

<operation id="3096" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3027  %or_ln340_227 = or i1 %tmp_519, %xor_ln340_113

]]></Node>
<StgValue><ssdm name="or_ln340_227"/></StgValue>
</operation>

<operation id="3097" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3442" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:3028  %select_ln340_113 = select i1 %xor_ln340_112, i16 32767, i16 %add_ln703_56

]]></Node>
<StgValue><ssdm name="select_ln340_113"/></StgValue>
</operation>

<operation id="3098" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3443" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:3029  %select_ln388_113 = select i1 %and_ln786_170, i16 -32768, i16 %add_ln703_56

]]></Node>
<StgValue><ssdm name="select_ln388_113"/></StgValue>
</operation>

<operation id="3099" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3444" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:3030  %select_ln340_241 = select i1 %or_ln340_227, i16 %select_ln340_113, i16 %select_ln388_113

]]></Node>
<StgValue><ssdm name="select_ln340_241"/></StgValue>
</operation>

<operation id="3100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3483" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:3069  %sext_ln703_114 = sext i16 %select_ln340_241 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_114"/></StgValue>
</operation>

<operation id="3101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3484" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:3070  %sext_ln703_115 = sext i16 %select_ln340_242 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_115"/></StgValue>
</operation>

<operation id="3102" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3485" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:3071  %add_ln1192_57 = add nsw i17 %sext_ln703_114, %sext_ln703_115

]]></Node>
<StgValue><ssdm name="add_ln1192_57"/></StgValue>
</operation>

<operation id="3103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3486" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:3072  %tmp_526 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_57, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_526"/></StgValue>
</operation>

<operation id="3104" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3487" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:3073  %add_ln703_57 = add i16 %select_ln340_242, %select_ln340_241

]]></Node>
<StgValue><ssdm name="add_ln703_57"/></StgValue>
</operation>

<operation id="3105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3488" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:3074  %tmp_527 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_57, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_527"/></StgValue>
</operation>

<operation id="3106" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3075  %xor_ln786_115 = xor i1 %tmp_527, true

]]></Node>
<StgValue><ssdm name="xor_ln786_115"/></StgValue>
</operation>

<operation id="3107" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3076  %and_ln786_173 = and i1 %tmp_526, %xor_ln786_115

]]></Node>
<StgValue><ssdm name="and_ln786_173"/></StgValue>
</operation>

<operation id="3108" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3077  %xor_ln340_114 = xor i1 %tmp_526, %tmp_527

]]></Node>
<StgValue><ssdm name="xor_ln340_114"/></StgValue>
</operation>

<operation id="3109" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3078  %xor_ln340_115 = xor i1 %tmp_526, true

]]></Node>
<StgValue><ssdm name="xor_ln340_115"/></StgValue>
</operation>

<operation id="3110" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3079  %or_ln340_231 = or i1 %tmp_527, %xor_ln340_115

]]></Node>
<StgValue><ssdm name="or_ln340_231"/></StgValue>
</operation>

<operation id="3111" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3494" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:3080  %select_ln340_115 = select i1 %xor_ln340_114, i16 32767, i16 %add_ln703_57

]]></Node>
<StgValue><ssdm name="select_ln340_115"/></StgValue>
</operation>

<operation id="3112" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3495" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:3081  %select_ln388_115 = select i1 %and_ln786_173, i16 -32768, i16 %add_ln703_57

]]></Node>
<StgValue><ssdm name="select_ln388_115"/></StgValue>
</operation>

<operation id="3113" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3496" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:3082  %select_ln340_243 = select i1 %or_ln340_231, i16 %select_ln340_115, i16 %select_ln388_115

]]></Node>
<StgValue><ssdm name="select_ln340_243"/></StgValue>
</operation>

<operation id="3114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3502" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:3088  %tmp_529 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_58, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_529"/></StgValue>
</operation>

<operation id="3115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3504" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:3090  %zext_ln415_58 = zext i1 %tmp_530 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_58"/></StgValue>
</operation>

<operation id="3116" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3505" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:3091  %add_ln415_58 = add i16 %zext_ln415_58, %trunc_ln708_57

]]></Node>
<StgValue><ssdm name="add_ln415_58"/></StgValue>
</operation>

<operation id="3117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3506" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:3092  %tmp_531 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_58, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_531"/></StgValue>
</operation>

<operation id="3118" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3093  %xor_ln416_58 = xor i1 %tmp_531, true

]]></Node>
<StgValue><ssdm name="xor_ln416_58"/></StgValue>
</operation>

<operation id="3119" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3094  %and_ln416_58 = and i1 %tmp_529, %xor_ln416_58

]]></Node>
<StgValue><ssdm name="and_ln416_58"/></StgValue>
</operation>

<operation id="3120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3509" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:3095  %tmp_532 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_58, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_532"/></StgValue>
</operation>

<operation id="3121" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3515" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:3101  %select_ln777_58 = select i1 %and_ln416_58, i1 %icmp_ln879_117, i1 %icmp_ln768_58

]]></Node>
<StgValue><ssdm name="select_ln777_58"/></StgValue>
</operation>

<operation id="3122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3516" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:3102  %tmp_533 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_58, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_533"/></StgValue>
</operation>

<operation id="3123" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3103  %xor_ln779_58 = xor i1 %tmp_533, true

]]></Node>
<StgValue><ssdm name="xor_ln779_58"/></StgValue>
</operation>

<operation id="3124" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3104  %and_ln779_58 = and i1 %icmp_ln879_116, %xor_ln779_58

]]></Node>
<StgValue><ssdm name="and_ln779_58"/></StgValue>
</operation>

<operation id="3125" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3519" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:3105  %select_ln416_58 = select i1 %and_ln416_58, i1 %and_ln779_58, i1 %icmp_ln879_117

]]></Node>
<StgValue><ssdm name="select_ln416_58"/></StgValue>
</operation>

<operation id="3126" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3106  %and_ln781_58 = and i1 %and_ln416_58, %icmp_ln879_117

]]></Node>
<StgValue><ssdm name="and_ln781_58"/></StgValue>
</operation>

<operation id="3127" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3107  %xor_ln785_116 = xor i1 %select_ln777_58, true

]]></Node>
<StgValue><ssdm name="xor_ln785_116"/></StgValue>
</operation>

<operation id="3128" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3108  %or_ln785_58 = or i1 %tmp_532, %xor_ln785_116

]]></Node>
<StgValue><ssdm name="or_ln785_58"/></StgValue>
</operation>

<operation id="3129" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3109  %xor_ln785_117 = xor i1 %tmp_528, true

]]></Node>
<StgValue><ssdm name="xor_ln785_117"/></StgValue>
</operation>

<operation id="3130" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3110  %and_ln785_58 = and i1 %or_ln785_58, %xor_ln785_117

]]></Node>
<StgValue><ssdm name="and_ln785_58"/></StgValue>
</operation>

<operation id="3131" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3111  %and_ln786_174 = and i1 %tmp_532, %select_ln416_58

]]></Node>
<StgValue><ssdm name="and_ln786_174"/></StgValue>
</operation>

<operation id="3132" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3112  %or_ln786_58 = or i1 %and_ln781_58, %and_ln786_174

]]></Node>
<StgValue><ssdm name="or_ln786_58"/></StgValue>
</operation>

<operation id="3133" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3113  %xor_ln786_116 = xor i1 %or_ln786_58, true

]]></Node>
<StgValue><ssdm name="xor_ln786_116"/></StgValue>
</operation>

<operation id="3134" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3114  %and_ln786_175 = and i1 %tmp_528, %xor_ln786_116

]]></Node>
<StgValue><ssdm name="and_ln786_175"/></StgValue>
</operation>

<operation id="3135" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3115  %or_ln340_232 = or i1 %and_ln786_175, %and_ln785_58

]]></Node>
<StgValue><ssdm name="or_ln340_232"/></StgValue>
</operation>

<operation id="3136" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3116  %or_ln340_233 = or i1 %and_ln786_174, %xor_ln785_117

]]></Node>
<StgValue><ssdm name="or_ln340_233"/></StgValue>
</operation>

<operation id="3137" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3117  %or_ln340_234 = or i1 %or_ln340_233, %and_ln781_58

]]></Node>
<StgValue><ssdm name="or_ln340_234"/></StgValue>
</operation>

<operation id="3138" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3532" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:3118  %select_ln340_116 = select i1 %or_ln340_232, i16 32767, i16 %add_ln415_58

]]></Node>
<StgValue><ssdm name="select_ln340_116"/></StgValue>
</operation>

<operation id="3139" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3533" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:3119  %select_ln388_116 = select i1 %and_ln786_175, i16 -32768, i16 %add_ln415_58

]]></Node>
<StgValue><ssdm name="select_ln388_116"/></StgValue>
</operation>

<operation id="3140" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3534" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:3120  %select_ln340_244 = select i1 %or_ln340_234, i16 %select_ln340_116, i16 %select_ln388_116

]]></Node>
<StgValue><ssdm name="select_ln340_244"/></StgValue>
</operation>

<operation id="3141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3535" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:3121  %sext_ln703_116 = sext i16 %select_ln340_243 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_116"/></StgValue>
</operation>

<operation id="3142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3536" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:3122  %sext_ln703_117 = sext i16 %select_ln340_244 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_117"/></StgValue>
</operation>

<operation id="3143" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3537" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:3123  %add_ln1192_58 = add nsw i17 %sext_ln703_116, %sext_ln703_117

]]></Node>
<StgValue><ssdm name="add_ln1192_58"/></StgValue>
</operation>

<operation id="3144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3538" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:3124  %tmp_534 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_58, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_534"/></StgValue>
</operation>

<operation id="3145" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3539" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:3125  %add_ln703_58 = add i16 %select_ln340_244, %select_ln340_243

]]></Node>
<StgValue><ssdm name="add_ln703_58"/></StgValue>
</operation>

<operation id="3146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3540" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:3126  %tmp_535 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_58, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_535"/></StgValue>
</operation>

<operation id="3147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3554" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:3140  %tmp_537 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_59, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_537"/></StgValue>
</operation>

<operation id="3148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3556" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:3142  %zext_ln415_59 = zext i1 %tmp_538 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_59"/></StgValue>
</operation>

<operation id="3149" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3557" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:3143  %add_ln415_59 = add i16 %zext_ln415_59, %trunc_ln708_58

]]></Node>
<StgValue><ssdm name="add_ln415_59"/></StgValue>
</operation>

<operation id="3150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3558" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:3144  %tmp_539 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_59, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_539"/></StgValue>
</operation>

<operation id="3151" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3145  %xor_ln416_59 = xor i1 %tmp_539, true

]]></Node>
<StgValue><ssdm name="xor_ln416_59"/></StgValue>
</operation>

<operation id="3152" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3146  %and_ln416_59 = and i1 %tmp_537, %xor_ln416_59

]]></Node>
<StgValue><ssdm name="and_ln416_59"/></StgValue>
</operation>

<operation id="3153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3561" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:3147  %tmp_540 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_59, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_540"/></StgValue>
</operation>

<operation id="3154" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3567" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:3153  %select_ln777_59 = select i1 %and_ln416_59, i1 %icmp_ln879_119, i1 %icmp_ln768_59

]]></Node>
<StgValue><ssdm name="select_ln777_59"/></StgValue>
</operation>

<operation id="3155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3568" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:3154  %tmp_541 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_59, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_541"/></StgValue>
</operation>

<operation id="3156" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3155  %xor_ln779_59 = xor i1 %tmp_541, true

]]></Node>
<StgValue><ssdm name="xor_ln779_59"/></StgValue>
</operation>

<operation id="3157" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3156  %and_ln779_59 = and i1 %icmp_ln879_118, %xor_ln779_59

]]></Node>
<StgValue><ssdm name="and_ln779_59"/></StgValue>
</operation>

<operation id="3158" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3571" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:3157  %select_ln416_59 = select i1 %and_ln416_59, i1 %and_ln779_59, i1 %icmp_ln879_119

]]></Node>
<StgValue><ssdm name="select_ln416_59"/></StgValue>
</operation>

<operation id="3159" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3158  %and_ln781_59 = and i1 %and_ln416_59, %icmp_ln879_119

]]></Node>
<StgValue><ssdm name="and_ln781_59"/></StgValue>
</operation>

<operation id="3160" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3159  %xor_ln785_118 = xor i1 %select_ln777_59, true

]]></Node>
<StgValue><ssdm name="xor_ln785_118"/></StgValue>
</operation>

<operation id="3161" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3160  %or_ln785_59 = or i1 %tmp_540, %xor_ln785_118

]]></Node>
<StgValue><ssdm name="or_ln785_59"/></StgValue>
</operation>

<operation id="3162" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3161  %xor_ln785_119 = xor i1 %tmp_536, true

]]></Node>
<StgValue><ssdm name="xor_ln785_119"/></StgValue>
</operation>

<operation id="3163" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3162  %and_ln785_59 = and i1 %or_ln785_59, %xor_ln785_119

]]></Node>
<StgValue><ssdm name="and_ln785_59"/></StgValue>
</operation>

<operation id="3164" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3163  %and_ln786_177 = and i1 %tmp_540, %select_ln416_59

]]></Node>
<StgValue><ssdm name="and_ln786_177"/></StgValue>
</operation>

<operation id="3165" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3164  %or_ln786_59 = or i1 %and_ln781_59, %and_ln786_177

]]></Node>
<StgValue><ssdm name="or_ln786_59"/></StgValue>
</operation>

<operation id="3166" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3165  %xor_ln786_118 = xor i1 %or_ln786_59, true

]]></Node>
<StgValue><ssdm name="xor_ln786_118"/></StgValue>
</operation>

<operation id="3167" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3166  %and_ln786_178 = and i1 %tmp_536, %xor_ln786_118

]]></Node>
<StgValue><ssdm name="and_ln786_178"/></StgValue>
</operation>

<operation id="3168" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3167  %or_ln340_236 = or i1 %and_ln786_178, %and_ln785_59

]]></Node>
<StgValue><ssdm name="or_ln340_236"/></StgValue>
</operation>

<operation id="3169" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3168  %or_ln340_237 = or i1 %and_ln786_177, %xor_ln785_119

]]></Node>
<StgValue><ssdm name="or_ln340_237"/></StgValue>
</operation>

<operation id="3170" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3169  %or_ln340_238 = or i1 %or_ln340_237, %and_ln781_59

]]></Node>
<StgValue><ssdm name="or_ln340_238"/></StgValue>
</operation>

<operation id="3171" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3584" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:3170  %select_ln340_118 = select i1 %or_ln340_236, i16 32767, i16 %add_ln415_59

]]></Node>
<StgValue><ssdm name="select_ln340_118"/></StgValue>
</operation>

<operation id="3172" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3585" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:3171  %select_ln388_118 = select i1 %and_ln786_178, i16 -32768, i16 %add_ln415_59

]]></Node>
<StgValue><ssdm name="select_ln388_118"/></StgValue>
</operation>

<operation id="3173" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3586" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:3172  %select_ln340_246 = select i1 %or_ln340_238, i16 %select_ln340_118, i16 %select_ln388_118

]]></Node>
<StgValue><ssdm name="select_ln340_246"/></StgValue>
</operation>

<operation id="3174" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3234  %xor_ln786_121 = xor i1 %tmp_551, true

]]></Node>
<StgValue><ssdm name="xor_ln786_121"/></StgValue>
</operation>

<operation id="3175" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3235  %and_ln786_182 = and i1 %tmp_550, %xor_ln786_121

]]></Node>
<StgValue><ssdm name="and_ln786_182"/></StgValue>
</operation>

<operation id="3176" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3236  %xor_ln340_120 = xor i1 %tmp_550, %tmp_551

]]></Node>
<StgValue><ssdm name="xor_ln340_120"/></StgValue>
</operation>

<operation id="3177" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3237  %xor_ln340_121 = xor i1 %tmp_550, true

]]></Node>
<StgValue><ssdm name="xor_ln340_121"/></StgValue>
</operation>

<operation id="3178" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3238  %or_ln340_243 = or i1 %tmp_551, %xor_ln340_121

]]></Node>
<StgValue><ssdm name="or_ln340_243"/></StgValue>
</operation>

<operation id="3179" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3653" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:3239  %select_ln340_121 = select i1 %xor_ln340_120, i16 32767, i16 %add_ln703_60

]]></Node>
<StgValue><ssdm name="select_ln340_121"/></StgValue>
</operation>

<operation id="3180" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3654" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:3240  %select_ln388_121 = select i1 %and_ln786_182, i16 -32768, i16 %add_ln703_60

]]></Node>
<StgValue><ssdm name="select_ln388_121"/></StgValue>
</operation>

<operation id="3181" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3655" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:3241  %select_ln340_249 = select i1 %or_ln340_243, i16 %select_ln340_121, i16 %select_ln388_121

]]></Node>
<StgValue><ssdm name="select_ln340_249"/></StgValue>
</operation>

<operation id="3182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3694" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:3280  %sext_ln703_122 = sext i16 %select_ln340_249 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_122"/></StgValue>
</operation>

<operation id="3183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3695" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:3281  %sext_ln703_123 = sext i16 %select_ln340_250 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_123"/></StgValue>
</operation>

<operation id="3184" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3696" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:3282  %add_ln1192_61 = add nsw i17 %sext_ln703_122, %sext_ln703_123

]]></Node>
<StgValue><ssdm name="add_ln1192_61"/></StgValue>
</operation>

<operation id="3185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3697" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:3283  %tmp_558 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_61, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_558"/></StgValue>
</operation>

<operation id="3186" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3698" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:3284  %add_ln703_61 = add i16 %select_ln340_250, %select_ln340_249

]]></Node>
<StgValue><ssdm name="add_ln703_61"/></StgValue>
</operation>

<operation id="3187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3699" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:3285  %tmp_559 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_61, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_559"/></StgValue>
</operation>

<operation id="3188" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3286  %xor_ln786_123 = xor i1 %tmp_559, true

]]></Node>
<StgValue><ssdm name="xor_ln786_123"/></StgValue>
</operation>

<operation id="3189" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3287  %and_ln786_185 = and i1 %tmp_558, %xor_ln786_123

]]></Node>
<StgValue><ssdm name="and_ln786_185"/></StgValue>
</operation>

<operation id="3190" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3702" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3288  %xor_ln340_122 = xor i1 %tmp_558, %tmp_559

]]></Node>
<StgValue><ssdm name="xor_ln340_122"/></StgValue>
</operation>

<operation id="3191" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3289  %xor_ln340_123 = xor i1 %tmp_558, true

]]></Node>
<StgValue><ssdm name="xor_ln340_123"/></StgValue>
</operation>

<operation id="3192" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3704" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3290  %or_ln340_247 = or i1 %tmp_559, %xor_ln340_123

]]></Node>
<StgValue><ssdm name="or_ln340_247"/></StgValue>
</operation>

<operation id="3193" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3705" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:3291  %select_ln340_123 = select i1 %xor_ln340_122, i16 32767, i16 %add_ln703_61

]]></Node>
<StgValue><ssdm name="select_ln340_123"/></StgValue>
</operation>

<operation id="3194" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3706" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:3292  %select_ln388_123 = select i1 %and_ln786_185, i16 -32768, i16 %add_ln703_61

]]></Node>
<StgValue><ssdm name="select_ln388_123"/></StgValue>
</operation>

<operation id="3195" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3707" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:3293  %select_ln340_251 = select i1 %or_ln340_247, i16 %select_ln340_123, i16 %select_ln388_123

]]></Node>
<StgValue><ssdm name="select_ln340_251"/></StgValue>
</operation>

<operation id="3196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3713" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:3299  %tmp_561 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_62, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_561"/></StgValue>
</operation>

<operation id="3197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3715" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:3301  %zext_ln415_62 = zext i1 %tmp_562 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_62"/></StgValue>
</operation>

<operation id="3198" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3716" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:3302  %add_ln415_62 = add i16 %zext_ln415_62, %trunc_ln708_61

]]></Node>
<StgValue><ssdm name="add_ln415_62"/></StgValue>
</operation>

<operation id="3199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3717" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:3303  %tmp_563 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_62, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_563"/></StgValue>
</operation>

<operation id="3200" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3304  %xor_ln416_62 = xor i1 %tmp_563, true

]]></Node>
<StgValue><ssdm name="xor_ln416_62"/></StgValue>
</operation>

<operation id="3201" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3305  %and_ln416_62 = and i1 %tmp_561, %xor_ln416_62

]]></Node>
<StgValue><ssdm name="and_ln416_62"/></StgValue>
</operation>

<operation id="3202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3720" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:3306  %tmp_564 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_62, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_564"/></StgValue>
</operation>

<operation id="3203" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3726" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:3312  %select_ln777_62 = select i1 %and_ln416_62, i1 %icmp_ln879_125, i1 %icmp_ln768_62

]]></Node>
<StgValue><ssdm name="select_ln777_62"/></StgValue>
</operation>

<operation id="3204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3727" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:3313  %tmp_565 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_62, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_565"/></StgValue>
</operation>

<operation id="3205" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3314  %xor_ln779_62 = xor i1 %tmp_565, true

]]></Node>
<StgValue><ssdm name="xor_ln779_62"/></StgValue>
</operation>

<operation id="3206" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3315  %and_ln779_62 = and i1 %icmp_ln879_124, %xor_ln779_62

]]></Node>
<StgValue><ssdm name="and_ln779_62"/></StgValue>
</operation>

<operation id="3207" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3730" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:3316  %select_ln416_62 = select i1 %and_ln416_62, i1 %and_ln779_62, i1 %icmp_ln879_125

]]></Node>
<StgValue><ssdm name="select_ln416_62"/></StgValue>
</operation>

<operation id="3208" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3317  %and_ln781_62 = and i1 %and_ln416_62, %icmp_ln879_125

]]></Node>
<StgValue><ssdm name="and_ln781_62"/></StgValue>
</operation>

<operation id="3209" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3318  %xor_ln785_124 = xor i1 %select_ln777_62, true

]]></Node>
<StgValue><ssdm name="xor_ln785_124"/></StgValue>
</operation>

<operation id="3210" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3319  %or_ln785_62 = or i1 %tmp_564, %xor_ln785_124

]]></Node>
<StgValue><ssdm name="or_ln785_62"/></StgValue>
</operation>

<operation id="3211" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3320  %xor_ln785_125 = xor i1 %tmp_560, true

]]></Node>
<StgValue><ssdm name="xor_ln785_125"/></StgValue>
</operation>

<operation id="3212" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3321  %and_ln785_62 = and i1 %or_ln785_62, %xor_ln785_125

]]></Node>
<StgValue><ssdm name="and_ln785_62"/></StgValue>
</operation>

<operation id="3213" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3322  %and_ln786_186 = and i1 %tmp_564, %select_ln416_62

]]></Node>
<StgValue><ssdm name="and_ln786_186"/></StgValue>
</operation>

<operation id="3214" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3323  %or_ln786_62 = or i1 %and_ln781_62, %and_ln786_186

]]></Node>
<StgValue><ssdm name="or_ln786_62"/></StgValue>
</operation>

<operation id="3215" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3324  %xor_ln786_124 = xor i1 %or_ln786_62, true

]]></Node>
<StgValue><ssdm name="xor_ln786_124"/></StgValue>
</operation>

<operation id="3216" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3325  %and_ln786_187 = and i1 %tmp_560, %xor_ln786_124

]]></Node>
<StgValue><ssdm name="and_ln786_187"/></StgValue>
</operation>

<operation id="3217" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3326  %or_ln340_248 = or i1 %and_ln786_187, %and_ln785_62

]]></Node>
<StgValue><ssdm name="or_ln340_248"/></StgValue>
</operation>

<operation id="3218" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3327  %or_ln340_249 = or i1 %and_ln786_186, %xor_ln785_125

]]></Node>
<StgValue><ssdm name="or_ln340_249"/></StgValue>
</operation>

<operation id="3219" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3328  %or_ln340_250 = or i1 %or_ln340_249, %and_ln781_62

]]></Node>
<StgValue><ssdm name="or_ln340_250"/></StgValue>
</operation>

<operation id="3220" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3743" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:3329  %select_ln340_124 = select i1 %or_ln340_248, i16 32767, i16 %add_ln415_62

]]></Node>
<StgValue><ssdm name="select_ln340_124"/></StgValue>
</operation>

<operation id="3221" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3744" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:3330  %select_ln388_124 = select i1 %and_ln786_187, i16 -32768, i16 %add_ln415_62

]]></Node>
<StgValue><ssdm name="select_ln388_124"/></StgValue>
</operation>

<operation id="3222" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3745" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:3331  %select_ln340_252 = select i1 %or_ln340_250, i16 %select_ln340_124, i16 %select_ln388_124

]]></Node>
<StgValue><ssdm name="select_ln340_252"/></StgValue>
</operation>

<operation id="3223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3746" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:3332  %sext_ln703_124 = sext i16 %select_ln340_251 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_124"/></StgValue>
</operation>

<operation id="3224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3747" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:3333  %sext_ln703_125 = sext i16 %select_ln340_252 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_125"/></StgValue>
</operation>

<operation id="3225" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3748" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:3334  %add_ln1192_62 = add nsw i17 %sext_ln703_124, %sext_ln703_125

]]></Node>
<StgValue><ssdm name="add_ln1192_62"/></StgValue>
</operation>

<operation id="3226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3749" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:3335  %tmp_566 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_62, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_566"/></StgValue>
</operation>

<operation id="3227" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3750" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:3336  %add_ln703_62 = add i16 %select_ln340_252, %select_ln340_251

]]></Node>
<StgValue><ssdm name="add_ln703_62"/></StgValue>
</operation>

<operation id="3228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3751" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:3337  %tmp_567 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_62, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_567"/></StgValue>
</operation>

<operation id="3229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3765" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:3351  %tmp_569 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_63, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_569"/></StgValue>
</operation>

<operation id="3230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3767" bw="16" op_0_bw="1">
<![CDATA[
hls_label_2:3353  %zext_ln415_63 = zext i1 %tmp_570 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_63"/></StgValue>
</operation>

<operation id="3231" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3768" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:3354  %add_ln415_63 = add i16 %zext_ln415_63, %trunc_ln708_62

]]></Node>
<StgValue><ssdm name="add_ln415_63"/></StgValue>
</operation>

<operation id="3232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3769" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:3355  %tmp_571 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_63, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_571"/></StgValue>
</operation>

<operation id="3233" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3356  %xor_ln416_63 = xor i1 %tmp_571, true

]]></Node>
<StgValue><ssdm name="xor_ln416_63"/></StgValue>
</operation>

<operation id="3234" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3771" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3357  %and_ln416_63 = and i1 %tmp_569, %xor_ln416_63

]]></Node>
<StgValue><ssdm name="and_ln416_63"/></StgValue>
</operation>

<operation id="3235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3772" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:3358  %tmp_572 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_63, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_572"/></StgValue>
</operation>

<operation id="3236" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3778" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:3364  %select_ln777_63 = select i1 %and_ln416_63, i1 %icmp_ln879_127, i1 %icmp_ln768_63

]]></Node>
<StgValue><ssdm name="select_ln777_63"/></StgValue>
</operation>

<operation id="3237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3779" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:3365  %tmp_573 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_63, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_573"/></StgValue>
</operation>

<operation id="3238" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3366  %xor_ln779_63 = xor i1 %tmp_573, true

]]></Node>
<StgValue><ssdm name="xor_ln779_63"/></StgValue>
</operation>

<operation id="3239" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3367  %and_ln779_63 = and i1 %icmp_ln879_126, %xor_ln779_63

]]></Node>
<StgValue><ssdm name="and_ln779_63"/></StgValue>
</operation>

<operation id="3240" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3782" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:3368  %select_ln416_63 = select i1 %and_ln416_63, i1 %and_ln779_63, i1 %icmp_ln879_127

]]></Node>
<StgValue><ssdm name="select_ln416_63"/></StgValue>
</operation>

<operation id="3241" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3369  %and_ln781_63 = and i1 %and_ln416_63, %icmp_ln879_127

]]></Node>
<StgValue><ssdm name="and_ln781_63"/></StgValue>
</operation>

<operation id="3242" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3370  %xor_ln785_126 = xor i1 %select_ln777_63, true

]]></Node>
<StgValue><ssdm name="xor_ln785_126"/></StgValue>
</operation>

<operation id="3243" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3371  %or_ln785_63 = or i1 %tmp_572, %xor_ln785_126

]]></Node>
<StgValue><ssdm name="or_ln785_63"/></StgValue>
</operation>

<operation id="3244" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3372  %xor_ln785_127 = xor i1 %tmp_568, true

]]></Node>
<StgValue><ssdm name="xor_ln785_127"/></StgValue>
</operation>

<operation id="3245" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3373  %and_ln785_63 = and i1 %or_ln785_63, %xor_ln785_127

]]></Node>
<StgValue><ssdm name="and_ln785_63"/></StgValue>
</operation>

<operation id="3246" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3374  %and_ln786_189 = and i1 %tmp_572, %select_ln416_63

]]></Node>
<StgValue><ssdm name="and_ln786_189"/></StgValue>
</operation>

<operation id="3247" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3375  %or_ln786_63 = or i1 %and_ln781_63, %and_ln786_189

]]></Node>
<StgValue><ssdm name="or_ln786_63"/></StgValue>
</operation>

<operation id="3248" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3376  %xor_ln786_126 = xor i1 %or_ln786_63, true

]]></Node>
<StgValue><ssdm name="xor_ln786_126"/></StgValue>
</operation>

<operation id="3249" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3377  %and_ln786_190 = and i1 %tmp_568, %xor_ln786_126

]]></Node>
<StgValue><ssdm name="and_ln786_190"/></StgValue>
</operation>

<operation id="3250" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3378  %or_ln340_252 = or i1 %and_ln786_190, %and_ln785_63

]]></Node>
<StgValue><ssdm name="or_ln340_252"/></StgValue>
</operation>

<operation id="3251" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3379  %or_ln340_253 = or i1 %and_ln786_189, %xor_ln785_127

]]></Node>
<StgValue><ssdm name="or_ln340_253"/></StgValue>
</operation>

<operation id="3252" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3380  %or_ln340_254 = or i1 %or_ln340_253, %and_ln781_63

]]></Node>
<StgValue><ssdm name="or_ln340_254"/></StgValue>
</operation>

<operation id="3253" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3795" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:3381  %select_ln340_126 = select i1 %or_ln340_252, i16 32767, i16 %add_ln415_63

]]></Node>
<StgValue><ssdm name="select_ln340_126"/></StgValue>
</operation>

<operation id="3254" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3796" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:3382  %select_ln388_126 = select i1 %and_ln786_190, i16 -32768, i16 %add_ln415_63

]]></Node>
<StgValue><ssdm name="select_ln388_126"/></StgValue>
</operation>

<operation id="3255" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3797" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:3383  %select_ln340_254 = select i1 %or_ln340_254, i16 %select_ln340_126, i16 %select_ln388_126

]]></Node>
<StgValue><ssdm name="select_ln340_254"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="3256" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_2:0  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 450, i64 450, i64 450)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="3257" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2:6  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="3258" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_2:7  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln39"/></StgValue>
</operation>

<operation id="3259" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:170  %xor_ln786_5 = xor i1 %tmp_87, true

]]></Node>
<StgValue><ssdm name="xor_ln786_5"/></StgValue>
</operation>

<operation id="3260" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:171  %and_ln786_8 = and i1 %tmp_86, %xor_ln786_5

]]></Node>
<StgValue><ssdm name="and_ln786_8"/></StgValue>
</operation>

<operation id="3261" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:172  %xor_ln340_4 = xor i1 %tmp_86, %tmp_87

]]></Node>
<StgValue><ssdm name="xor_ln340_4"/></StgValue>
</operation>

<operation id="3262" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:173  %xor_ln340_5 = xor i1 %tmp_86, true

]]></Node>
<StgValue><ssdm name="xor_ln340_5"/></StgValue>
</operation>

<operation id="3263" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:174  %or_ln340_11 = or i1 %tmp_87, %xor_ln340_5

]]></Node>
<StgValue><ssdm name="or_ln340_11"/></StgValue>
</operation>

<operation id="3264" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:175  %select_ln340_5 = select i1 %xor_ln340_4, i16 32767, i16 %add_ln703_2

]]></Node>
<StgValue><ssdm name="select_ln340_5"/></StgValue>
</operation>

<operation id="3265" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:176  %select_ln388_5 = select i1 %and_ln786_8, i16 -32768, i16 %add_ln703_2

]]></Node>
<StgValue><ssdm name="select_ln388_5"/></StgValue>
</operation>

<operation id="3266" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:177  %select_ln340_133 = select i1 %or_ln340_11, i16 %select_ln340_5, i16 %select_ln388_5

]]></Node>
<StgValue><ssdm name="select_ln340_133"/></StgValue>
</operation>

<operation id="3267" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:219  %sext_ln703_6 = sext i16 %select_ln340_133 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_6"/></StgValue>
</operation>

<operation id="3268" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:220  %sext_ln703_7 = sext i16 %select_ln340_134 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_7"/></StgValue>
</operation>

<operation id="3269" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:221  %add_ln1192_3 = add nsw i17 %sext_ln703_6, %sext_ln703_7

]]></Node>
<StgValue><ssdm name="add_ln1192_3"/></StgValue>
</operation>

<operation id="3270" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:222  %tmp_94 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_3, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="3271" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:223  %add_ln703_3 = add i16 %select_ln340_134, %select_ln340_133

]]></Node>
<StgValue><ssdm name="add_ln703_3"/></StgValue>
</operation>

<operation id="3272" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:224  %tmp_95 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="3273" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:225  %xor_ln786_7 = xor i1 %tmp_95, true

]]></Node>
<StgValue><ssdm name="xor_ln786_7"/></StgValue>
</operation>

<operation id="3274" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:226  %and_ln786_11 = and i1 %tmp_94, %xor_ln786_7

]]></Node>
<StgValue><ssdm name="and_ln786_11"/></StgValue>
</operation>

<operation id="3275" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:227  %xor_ln340_6 = xor i1 %tmp_94, %tmp_95

]]></Node>
<StgValue><ssdm name="xor_ln340_6"/></StgValue>
</operation>

<operation id="3276" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:228  %xor_ln340_7 = xor i1 %tmp_94, true

]]></Node>
<StgValue><ssdm name="xor_ln340_7"/></StgValue>
</operation>

<operation id="3277" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:229  %or_ln340_15 = or i1 %tmp_95, %xor_ln340_7

]]></Node>
<StgValue><ssdm name="or_ln340_15"/></StgValue>
</operation>

<operation id="3278" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:230  %select_ln340_7 = select i1 %xor_ln340_6, i16 32767, i16 %add_ln703_3

]]></Node>
<StgValue><ssdm name="select_ln340_7"/></StgValue>
</operation>

<operation id="3279" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:231  %select_ln388_7 = select i1 %and_ln786_11, i16 -32768, i16 %add_ln703_3

]]></Node>
<StgValue><ssdm name="select_ln388_7"/></StgValue>
</operation>

<operation id="3280" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:232  %select_ln340_135 = select i1 %or_ln340_15, i16 %select_ln340_7, i16 %select_ln388_7

]]></Node>
<StgValue><ssdm name="select_ln340_135"/></StgValue>
</operation>

<operation id="3281" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
hls_label_2:233  store i16 %select_ln340_135, i16* %buff_out_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="3282" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:384  %xor_ln786_13 = xor i1 %tmp_119, true

]]></Node>
<StgValue><ssdm name="xor_ln786_13"/></StgValue>
</operation>

<operation id="3283" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:385  %and_ln786_20 = and i1 %tmp_118, %xor_ln786_13

]]></Node>
<StgValue><ssdm name="and_ln786_20"/></StgValue>
</operation>

<operation id="3284" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:386  %xor_ln340_12 = xor i1 %tmp_118, %tmp_119

]]></Node>
<StgValue><ssdm name="xor_ln340_12"/></StgValue>
</operation>

<operation id="3285" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:387  %xor_ln340_13 = xor i1 %tmp_118, true

]]></Node>
<StgValue><ssdm name="xor_ln340_13"/></StgValue>
</operation>

<operation id="3286" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:388  %or_ln340_27 = or i1 %tmp_119, %xor_ln340_13

]]></Node>
<StgValue><ssdm name="or_ln340_27"/></StgValue>
</operation>

<operation id="3287" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:389  %select_ln340_13 = select i1 %xor_ln340_12, i16 32767, i16 %add_ln703_6

]]></Node>
<StgValue><ssdm name="select_ln340_13"/></StgValue>
</operation>

<operation id="3288" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:390  %select_ln388_13 = select i1 %and_ln786_20, i16 -32768, i16 %add_ln703_6

]]></Node>
<StgValue><ssdm name="select_ln388_13"/></StgValue>
</operation>

<operation id="3289" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:391  %select_ln340_141 = select i1 %or_ln340_27, i16 %select_ln340_13, i16 %select_ln388_13

]]></Node>
<StgValue><ssdm name="select_ln340_141"/></StgValue>
</operation>

<operation id="3290" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:430  %sext_ln703_14 = sext i16 %select_ln340_141 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_14"/></StgValue>
</operation>

<operation id="3291" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:431  %sext_ln703_15 = sext i16 %select_ln340_142 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_15"/></StgValue>
</operation>

<operation id="3292" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:432  %add_ln1192_7 = add nsw i17 %sext_ln703_14, %sext_ln703_15

]]></Node>
<StgValue><ssdm name="add_ln1192_7"/></StgValue>
</operation>

<operation id="3293" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:433  %tmp_126 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_7, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="3294" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:434  %add_ln703_7 = add i16 %select_ln340_142, %select_ln340_141

]]></Node>
<StgValue><ssdm name="add_ln703_7"/></StgValue>
</operation>

<operation id="3295" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:435  %tmp_127 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_7, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="3296" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:436  %xor_ln786_15 = xor i1 %tmp_127, true

]]></Node>
<StgValue><ssdm name="xor_ln786_15"/></StgValue>
</operation>

<operation id="3297" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:437  %and_ln786_23 = and i1 %tmp_126, %xor_ln786_15

]]></Node>
<StgValue><ssdm name="and_ln786_23"/></StgValue>
</operation>

<operation id="3298" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:438  %xor_ln340_14 = xor i1 %tmp_126, %tmp_127

]]></Node>
<StgValue><ssdm name="xor_ln340_14"/></StgValue>
</operation>

<operation id="3299" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:439  %xor_ln340_15 = xor i1 %tmp_126, true

]]></Node>
<StgValue><ssdm name="xor_ln340_15"/></StgValue>
</operation>

<operation id="3300" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:440  %or_ln340_31 = or i1 %tmp_127, %xor_ln340_15

]]></Node>
<StgValue><ssdm name="or_ln340_31"/></StgValue>
</operation>

<operation id="3301" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:441  %select_ln340_15 = select i1 %xor_ln340_14, i16 32767, i16 %add_ln703_7

]]></Node>
<StgValue><ssdm name="select_ln340_15"/></StgValue>
</operation>

<operation id="3302" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:442  %select_ln388_15 = select i1 %and_ln786_23, i16 -32768, i16 %add_ln703_7

]]></Node>
<StgValue><ssdm name="select_ln388_15"/></StgValue>
</operation>

<operation id="3303" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:443  %select_ln340_143 = select i1 %or_ln340_31, i16 %select_ln340_15, i16 %select_ln388_15

]]></Node>
<StgValue><ssdm name="select_ln340_143"/></StgValue>
</operation>

<operation id="3304" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
hls_label_2:444  store i16 %select_ln340_143, i16* %buff_out_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="3305" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:595  %xor_ln786_21 = xor i1 %tmp_151, true

]]></Node>
<StgValue><ssdm name="xor_ln786_21"/></StgValue>
</operation>

<operation id="3306" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:596  %and_ln786_32 = and i1 %tmp_150, %xor_ln786_21

]]></Node>
<StgValue><ssdm name="and_ln786_32"/></StgValue>
</operation>

<operation id="3307" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:597  %xor_ln340_20 = xor i1 %tmp_150, %tmp_151

]]></Node>
<StgValue><ssdm name="xor_ln340_20"/></StgValue>
</operation>

<operation id="3308" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:598  %xor_ln340_21 = xor i1 %tmp_150, true

]]></Node>
<StgValue><ssdm name="xor_ln340_21"/></StgValue>
</operation>

<operation id="3309" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:599  %or_ln340_43 = or i1 %tmp_151, %xor_ln340_21

]]></Node>
<StgValue><ssdm name="or_ln340_43"/></StgValue>
</operation>

<operation id="3310" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:600  %select_ln340_21 = select i1 %xor_ln340_20, i16 32767, i16 %add_ln703_10

]]></Node>
<StgValue><ssdm name="select_ln340_21"/></StgValue>
</operation>

<operation id="3311" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:601  %select_ln388_21 = select i1 %and_ln786_32, i16 -32768, i16 %add_ln703_10

]]></Node>
<StgValue><ssdm name="select_ln388_21"/></StgValue>
</operation>

<operation id="3312" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:602  %select_ln340_149 = select i1 %or_ln340_43, i16 %select_ln340_21, i16 %select_ln388_21

]]></Node>
<StgValue><ssdm name="select_ln340_149"/></StgValue>
</operation>

<operation id="3313" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:641  %sext_ln703_22 = sext i16 %select_ln340_149 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_22"/></StgValue>
</operation>

<operation id="3314" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:642  %sext_ln703_23 = sext i16 %select_ln340_150 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_23"/></StgValue>
</operation>

<operation id="3315" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:643  %add_ln1192_11 = add nsw i17 %sext_ln703_22, %sext_ln703_23

]]></Node>
<StgValue><ssdm name="add_ln1192_11"/></StgValue>
</operation>

<operation id="3316" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:644  %tmp_158 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_11, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="3317" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:645  %add_ln703_11 = add i16 %select_ln340_150, %select_ln340_149

]]></Node>
<StgValue><ssdm name="add_ln703_11"/></StgValue>
</operation>

<operation id="3318" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:646  %tmp_159 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="3319" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:647  %xor_ln786_23 = xor i1 %tmp_159, true

]]></Node>
<StgValue><ssdm name="xor_ln786_23"/></StgValue>
</operation>

<operation id="3320" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:648  %and_ln786_35 = and i1 %tmp_158, %xor_ln786_23

]]></Node>
<StgValue><ssdm name="and_ln786_35"/></StgValue>
</operation>

<operation id="3321" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:649  %xor_ln340_22 = xor i1 %tmp_158, %tmp_159

]]></Node>
<StgValue><ssdm name="xor_ln340_22"/></StgValue>
</operation>

<operation id="3322" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:650  %xor_ln340_23 = xor i1 %tmp_158, true

]]></Node>
<StgValue><ssdm name="xor_ln340_23"/></StgValue>
</operation>

<operation id="3323" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:651  %or_ln340_47 = or i1 %tmp_159, %xor_ln340_23

]]></Node>
<StgValue><ssdm name="or_ln340_47"/></StgValue>
</operation>

<operation id="3324" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:652  %select_ln340_23 = select i1 %xor_ln340_22, i16 32767, i16 %add_ln703_11

]]></Node>
<StgValue><ssdm name="select_ln340_23"/></StgValue>
</operation>

<operation id="3325" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:653  %select_ln388_23 = select i1 %and_ln786_35, i16 -32768, i16 %add_ln703_11

]]></Node>
<StgValue><ssdm name="select_ln388_23"/></StgValue>
</operation>

<operation id="3326" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:654  %select_ln340_151 = select i1 %or_ln340_47, i16 %select_ln340_23, i16 %select_ln388_23

]]></Node>
<StgValue><ssdm name="select_ln340_151"/></StgValue>
</operation>

<operation id="3327" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
hls_label_2:655  store i16 %select_ln340_151, i16* %buff_out_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="3328" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:806  %xor_ln786_29 = xor i1 %tmp_183, true

]]></Node>
<StgValue><ssdm name="xor_ln786_29"/></StgValue>
</operation>

<operation id="3329" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:807  %and_ln786_44 = and i1 %tmp_182, %xor_ln786_29

]]></Node>
<StgValue><ssdm name="and_ln786_44"/></StgValue>
</operation>

<operation id="3330" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:808  %xor_ln340_28 = xor i1 %tmp_182, %tmp_183

]]></Node>
<StgValue><ssdm name="xor_ln340_28"/></StgValue>
</operation>

<operation id="3331" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:809  %xor_ln340_29 = xor i1 %tmp_182, true

]]></Node>
<StgValue><ssdm name="xor_ln340_29"/></StgValue>
</operation>

<operation id="3332" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:810  %or_ln340_59 = or i1 %tmp_183, %xor_ln340_29

]]></Node>
<StgValue><ssdm name="or_ln340_59"/></StgValue>
</operation>

<operation id="3333" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:811  %select_ln340_29 = select i1 %xor_ln340_28, i16 32767, i16 %add_ln703_14

]]></Node>
<StgValue><ssdm name="select_ln340_29"/></StgValue>
</operation>

<operation id="3334" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:812  %select_ln388_29 = select i1 %and_ln786_44, i16 -32768, i16 %add_ln703_14

]]></Node>
<StgValue><ssdm name="select_ln388_29"/></StgValue>
</operation>

<operation id="3335" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:813  %select_ln340_157 = select i1 %or_ln340_59, i16 %select_ln340_29, i16 %select_ln388_29

]]></Node>
<StgValue><ssdm name="select_ln340_157"/></StgValue>
</operation>

<operation id="3336" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:852  %sext_ln703_30 = sext i16 %select_ln340_157 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_30"/></StgValue>
</operation>

<operation id="3337" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:853  %sext_ln703_31 = sext i16 %select_ln340_158 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_31"/></StgValue>
</operation>

<operation id="3338" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:854  %add_ln1192_15 = add nsw i17 %sext_ln703_30, %sext_ln703_31

]]></Node>
<StgValue><ssdm name="add_ln1192_15"/></StgValue>
</operation>

<operation id="3339" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:855  %tmp_190 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_15, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="3340" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:856  %add_ln703_15 = add i16 %select_ln340_158, %select_ln340_157

]]></Node>
<StgValue><ssdm name="add_ln703_15"/></StgValue>
</operation>

<operation id="3341" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:857  %tmp_191 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_15, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="3342" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:858  %xor_ln786_31 = xor i1 %tmp_191, true

]]></Node>
<StgValue><ssdm name="xor_ln786_31"/></StgValue>
</operation>

<operation id="3343" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:859  %and_ln786_47 = and i1 %tmp_190, %xor_ln786_31

]]></Node>
<StgValue><ssdm name="and_ln786_47"/></StgValue>
</operation>

<operation id="3344" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:860  %xor_ln340_30 = xor i1 %tmp_190, %tmp_191

]]></Node>
<StgValue><ssdm name="xor_ln340_30"/></StgValue>
</operation>

<operation id="3345" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:861  %xor_ln340_31 = xor i1 %tmp_190, true

]]></Node>
<StgValue><ssdm name="xor_ln340_31"/></StgValue>
</operation>

<operation id="3346" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:862  %or_ln340_63 = or i1 %tmp_191, %xor_ln340_31

]]></Node>
<StgValue><ssdm name="or_ln340_63"/></StgValue>
</operation>

<operation id="3347" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:863  %select_ln340_31 = select i1 %xor_ln340_30, i16 32767, i16 %add_ln703_15

]]></Node>
<StgValue><ssdm name="select_ln340_31"/></StgValue>
</operation>

<operation id="3348" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:864  %select_ln388_31 = select i1 %and_ln786_47, i16 -32768, i16 %add_ln703_15

]]></Node>
<StgValue><ssdm name="select_ln388_31"/></StgValue>
</operation>

<operation id="3349" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:865  %select_ln340_159 = select i1 %or_ln340_63, i16 %select_ln340_31, i16 %select_ln388_31

]]></Node>
<StgValue><ssdm name="select_ln340_159"/></StgValue>
</operation>

<operation id="3350" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
hls_label_2:866  store i16 %select_ln340_159, i16* %buff_out_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="3351" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1017  %xor_ln786_37 = xor i1 %tmp_215, true

]]></Node>
<StgValue><ssdm name="xor_ln786_37"/></StgValue>
</operation>

<operation id="3352" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1018  %and_ln786_56 = and i1 %tmp_214, %xor_ln786_37

]]></Node>
<StgValue><ssdm name="and_ln786_56"/></StgValue>
</operation>

<operation id="3353" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1019  %xor_ln340_36 = xor i1 %tmp_214, %tmp_215

]]></Node>
<StgValue><ssdm name="xor_ln340_36"/></StgValue>
</operation>

<operation id="3354" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1020  %xor_ln340_37 = xor i1 %tmp_214, true

]]></Node>
<StgValue><ssdm name="xor_ln340_37"/></StgValue>
</operation>

<operation id="3355" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1021  %or_ln340_75 = or i1 %tmp_215, %xor_ln340_37

]]></Node>
<StgValue><ssdm name="or_ln340_75"/></StgValue>
</operation>

<operation id="3356" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1022  %select_ln340_37 = select i1 %xor_ln340_36, i16 32767, i16 %add_ln703_18

]]></Node>
<StgValue><ssdm name="select_ln340_37"/></StgValue>
</operation>

<operation id="3357" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1023  %select_ln388_37 = select i1 %and_ln786_56, i16 -32768, i16 %add_ln703_18

]]></Node>
<StgValue><ssdm name="select_ln388_37"/></StgValue>
</operation>

<operation id="3358" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1024  %select_ln340_165 = select i1 %or_ln340_75, i16 %select_ln340_37, i16 %select_ln388_37

]]></Node>
<StgValue><ssdm name="select_ln340_165"/></StgValue>
</operation>

<operation id="3359" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:1063  %sext_ln703_38 = sext i16 %select_ln340_165 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_38"/></StgValue>
</operation>

<operation id="3360" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:1064  %sext_ln703_39 = sext i16 %select_ln340_166 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_39"/></StgValue>
</operation>

<operation id="3361" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:1065  %add_ln1192_19 = add nsw i17 %sext_ln703_38, %sext_ln703_39

]]></Node>
<StgValue><ssdm name="add_ln1192_19"/></StgValue>
</operation>

<operation id="3362" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:1066  %tmp_222 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_19, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="3363" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1067  %add_ln703_19 = add i16 %select_ln340_166, %select_ln340_165

]]></Node>
<StgValue><ssdm name="add_ln703_19"/></StgValue>
</operation>

<operation id="3364" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1068  %tmp_223 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_19, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="3365" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1069  %xor_ln786_39 = xor i1 %tmp_223, true

]]></Node>
<StgValue><ssdm name="xor_ln786_39"/></StgValue>
</operation>

<operation id="3366" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1070  %and_ln786_59 = and i1 %tmp_222, %xor_ln786_39

]]></Node>
<StgValue><ssdm name="and_ln786_59"/></StgValue>
</operation>

<operation id="3367" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1071  %xor_ln340_38 = xor i1 %tmp_222, %tmp_223

]]></Node>
<StgValue><ssdm name="xor_ln340_38"/></StgValue>
</operation>

<operation id="3368" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1072  %xor_ln340_39 = xor i1 %tmp_222, true

]]></Node>
<StgValue><ssdm name="xor_ln340_39"/></StgValue>
</operation>

<operation id="3369" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1073  %or_ln340_79 = or i1 %tmp_223, %xor_ln340_39

]]></Node>
<StgValue><ssdm name="or_ln340_79"/></StgValue>
</operation>

<operation id="3370" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1074  %select_ln340_39 = select i1 %xor_ln340_38, i16 32767, i16 %add_ln703_19

]]></Node>
<StgValue><ssdm name="select_ln340_39"/></StgValue>
</operation>

<operation id="3371" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1075  %select_ln388_39 = select i1 %and_ln786_59, i16 -32768, i16 %add_ln703_19

]]></Node>
<StgValue><ssdm name="select_ln388_39"/></StgValue>
</operation>

<operation id="3372" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1076  %select_ln340_167 = select i1 %or_ln340_79, i16 %select_ln340_39, i16 %select_ln388_39

]]></Node>
<StgValue><ssdm name="select_ln340_167"/></StgValue>
</operation>

<operation id="3373" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
hls_label_2:1077  store i16 %select_ln340_167, i16* %buff_out_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="3374" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1228  %xor_ln786_45 = xor i1 %tmp_247, true

]]></Node>
<StgValue><ssdm name="xor_ln786_45"/></StgValue>
</operation>

<operation id="3375" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1229  %and_ln786_68 = and i1 %tmp_246, %xor_ln786_45

]]></Node>
<StgValue><ssdm name="and_ln786_68"/></StgValue>
</operation>

<operation id="3376" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1230  %xor_ln340_44 = xor i1 %tmp_246, %tmp_247

]]></Node>
<StgValue><ssdm name="xor_ln340_44"/></StgValue>
</operation>

<operation id="3377" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1231  %xor_ln340_45 = xor i1 %tmp_246, true

]]></Node>
<StgValue><ssdm name="xor_ln340_45"/></StgValue>
</operation>

<operation id="3378" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1232  %or_ln340_91 = or i1 %tmp_247, %xor_ln340_45

]]></Node>
<StgValue><ssdm name="or_ln340_91"/></StgValue>
</operation>

<operation id="3379" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1233  %select_ln340_45 = select i1 %xor_ln340_44, i16 32767, i16 %add_ln703_22

]]></Node>
<StgValue><ssdm name="select_ln340_45"/></StgValue>
</operation>

<operation id="3380" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1234  %select_ln388_45 = select i1 %and_ln786_68, i16 -32768, i16 %add_ln703_22

]]></Node>
<StgValue><ssdm name="select_ln388_45"/></StgValue>
</operation>

<operation id="3381" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1235  %select_ln340_173 = select i1 %or_ln340_91, i16 %select_ln340_45, i16 %select_ln388_45

]]></Node>
<StgValue><ssdm name="select_ln340_173"/></StgValue>
</operation>

<operation id="3382" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:1274  %sext_ln703_46 = sext i16 %select_ln340_173 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_46"/></StgValue>
</operation>

<operation id="3383" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:1275  %sext_ln703_47 = sext i16 %select_ln340_174 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_47"/></StgValue>
</operation>

<operation id="3384" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:1276  %add_ln1192_23 = add nsw i17 %sext_ln703_46, %sext_ln703_47

]]></Node>
<StgValue><ssdm name="add_ln1192_23"/></StgValue>
</operation>

<operation id="3385" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:1277  %tmp_254 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_23, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="3386" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1278  %add_ln703_23 = add i16 %select_ln340_174, %select_ln340_173

]]></Node>
<StgValue><ssdm name="add_ln703_23"/></StgValue>
</operation>

<operation id="3387" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1279  %tmp_255 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_23, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="3388" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1280  %xor_ln786_47 = xor i1 %tmp_255, true

]]></Node>
<StgValue><ssdm name="xor_ln786_47"/></StgValue>
</operation>

<operation id="3389" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1281  %and_ln786_71 = and i1 %tmp_254, %xor_ln786_47

]]></Node>
<StgValue><ssdm name="and_ln786_71"/></StgValue>
</operation>

<operation id="3390" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1282  %xor_ln340_46 = xor i1 %tmp_254, %tmp_255

]]></Node>
<StgValue><ssdm name="xor_ln340_46"/></StgValue>
</operation>

<operation id="3391" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1283  %xor_ln340_47 = xor i1 %tmp_254, true

]]></Node>
<StgValue><ssdm name="xor_ln340_47"/></StgValue>
</operation>

<operation id="3392" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1284  %or_ln340_95 = or i1 %tmp_255, %xor_ln340_47

]]></Node>
<StgValue><ssdm name="or_ln340_95"/></StgValue>
</operation>

<operation id="3393" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1285  %select_ln340_47 = select i1 %xor_ln340_46, i16 32767, i16 %add_ln703_23

]]></Node>
<StgValue><ssdm name="select_ln340_47"/></StgValue>
</operation>

<operation id="3394" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1286  %select_ln388_47 = select i1 %and_ln786_71, i16 -32768, i16 %add_ln703_23

]]></Node>
<StgValue><ssdm name="select_ln388_47"/></StgValue>
</operation>

<operation id="3395" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1287  %select_ln340_175 = select i1 %or_ln340_95, i16 %select_ln340_47, i16 %select_ln388_47

]]></Node>
<StgValue><ssdm name="select_ln340_175"/></StgValue>
</operation>

<operation id="3396" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
hls_label_2:1288  store i16 %select_ln340_175, i16* %buff_out_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="3397" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1439  %xor_ln786_53 = xor i1 %tmp_279, true

]]></Node>
<StgValue><ssdm name="xor_ln786_53"/></StgValue>
</operation>

<operation id="3398" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1440  %and_ln786_80 = and i1 %tmp_278, %xor_ln786_53

]]></Node>
<StgValue><ssdm name="and_ln786_80"/></StgValue>
</operation>

<operation id="3399" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1441  %xor_ln340_52 = xor i1 %tmp_278, %tmp_279

]]></Node>
<StgValue><ssdm name="xor_ln340_52"/></StgValue>
</operation>

<operation id="3400" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1442  %xor_ln340_53 = xor i1 %tmp_278, true

]]></Node>
<StgValue><ssdm name="xor_ln340_53"/></StgValue>
</operation>

<operation id="3401" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1443  %or_ln340_107 = or i1 %tmp_279, %xor_ln340_53

]]></Node>
<StgValue><ssdm name="or_ln340_107"/></StgValue>
</operation>

<operation id="3402" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1444  %select_ln340_53 = select i1 %xor_ln340_52, i16 32767, i16 %add_ln703_26

]]></Node>
<StgValue><ssdm name="select_ln340_53"/></StgValue>
</operation>

<operation id="3403" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1445  %select_ln388_53 = select i1 %and_ln786_80, i16 -32768, i16 %add_ln703_26

]]></Node>
<StgValue><ssdm name="select_ln388_53"/></StgValue>
</operation>

<operation id="3404" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1446  %select_ln340_181 = select i1 %or_ln340_107, i16 %select_ln340_53, i16 %select_ln388_53

]]></Node>
<StgValue><ssdm name="select_ln340_181"/></StgValue>
</operation>

<operation id="3405" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:1485  %sext_ln703_54 = sext i16 %select_ln340_181 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_54"/></StgValue>
</operation>

<operation id="3406" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:1486  %sext_ln703_55 = sext i16 %select_ln340_182 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_55"/></StgValue>
</operation>

<operation id="3407" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:1487  %add_ln1192_27 = add nsw i17 %sext_ln703_54, %sext_ln703_55

]]></Node>
<StgValue><ssdm name="add_ln1192_27"/></StgValue>
</operation>

<operation id="3408" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:1488  %tmp_286 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_27, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="3409" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1489  %add_ln703_27 = add i16 %select_ln340_182, %select_ln340_181

]]></Node>
<StgValue><ssdm name="add_ln703_27"/></StgValue>
</operation>

<operation id="3410" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1490  %tmp_287 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_27, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="3411" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1491  %xor_ln786_55 = xor i1 %tmp_287, true

]]></Node>
<StgValue><ssdm name="xor_ln786_55"/></StgValue>
</operation>

<operation id="3412" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1492  %and_ln786_83 = and i1 %tmp_286, %xor_ln786_55

]]></Node>
<StgValue><ssdm name="and_ln786_83"/></StgValue>
</operation>

<operation id="3413" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1493  %xor_ln340_54 = xor i1 %tmp_286, %tmp_287

]]></Node>
<StgValue><ssdm name="xor_ln340_54"/></StgValue>
</operation>

<operation id="3414" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1494  %xor_ln340_55 = xor i1 %tmp_286, true

]]></Node>
<StgValue><ssdm name="xor_ln340_55"/></StgValue>
</operation>

<operation id="3415" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1495  %or_ln340_111 = or i1 %tmp_287, %xor_ln340_55

]]></Node>
<StgValue><ssdm name="or_ln340_111"/></StgValue>
</operation>

<operation id="3416" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1496  %select_ln340_55 = select i1 %xor_ln340_54, i16 32767, i16 %add_ln703_27

]]></Node>
<StgValue><ssdm name="select_ln340_55"/></StgValue>
</operation>

<operation id="3417" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1497  %select_ln388_55 = select i1 %and_ln786_83, i16 -32768, i16 %add_ln703_27

]]></Node>
<StgValue><ssdm name="select_ln388_55"/></StgValue>
</operation>

<operation id="3418" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1498  %select_ln340_183 = select i1 %or_ln340_111, i16 %select_ln340_55, i16 %select_ln388_55

]]></Node>
<StgValue><ssdm name="select_ln340_183"/></StgValue>
</operation>

<operation id="3419" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
hls_label_2:1499  store i16 %select_ln340_183, i16* %buff_out_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="3420" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1650  %xor_ln786_61 = xor i1 %tmp_311, true

]]></Node>
<StgValue><ssdm name="xor_ln786_61"/></StgValue>
</operation>

<operation id="3421" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1651  %and_ln786_92 = and i1 %tmp_310, %xor_ln786_61

]]></Node>
<StgValue><ssdm name="and_ln786_92"/></StgValue>
</operation>

<operation id="3422" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1652  %xor_ln340_60 = xor i1 %tmp_310, %tmp_311

]]></Node>
<StgValue><ssdm name="xor_ln340_60"/></StgValue>
</operation>

<operation id="3423" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1653  %xor_ln340_61 = xor i1 %tmp_310, true

]]></Node>
<StgValue><ssdm name="xor_ln340_61"/></StgValue>
</operation>

<operation id="3424" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1654  %or_ln340_123 = or i1 %tmp_311, %xor_ln340_61

]]></Node>
<StgValue><ssdm name="or_ln340_123"/></StgValue>
</operation>

<operation id="3425" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1655  %select_ln340_61 = select i1 %xor_ln340_60, i16 32767, i16 %add_ln703_30

]]></Node>
<StgValue><ssdm name="select_ln340_61"/></StgValue>
</operation>

<operation id="3426" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1656  %select_ln388_61 = select i1 %and_ln786_92, i16 -32768, i16 %add_ln703_30

]]></Node>
<StgValue><ssdm name="select_ln388_61"/></StgValue>
</operation>

<operation id="3427" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2071" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1657  %select_ln340_189 = select i1 %or_ln340_123, i16 %select_ln340_61, i16 %select_ln388_61

]]></Node>
<StgValue><ssdm name="select_ln340_189"/></StgValue>
</operation>

<operation id="3428" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:1696  %sext_ln703_62 = sext i16 %select_ln340_189 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_62"/></StgValue>
</operation>

<operation id="3429" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:1697  %sext_ln703_63 = sext i16 %select_ln340_190 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_63"/></StgValue>
</operation>

<operation id="3430" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:1698  %add_ln1192_31 = add nsw i17 %sext_ln703_62, %sext_ln703_63

]]></Node>
<StgValue><ssdm name="add_ln1192_31"/></StgValue>
</operation>

<operation id="3431" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:1699  %tmp_318 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_31, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="3432" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1700  %add_ln703_31 = add i16 %select_ln340_190, %select_ln340_189

]]></Node>
<StgValue><ssdm name="add_ln703_31"/></StgValue>
</operation>

<operation id="3433" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1701  %tmp_319 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_31, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="3434" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1702  %xor_ln786_63 = xor i1 %tmp_319, true

]]></Node>
<StgValue><ssdm name="xor_ln786_63"/></StgValue>
</operation>

<operation id="3435" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1703  %and_ln786_95 = and i1 %tmp_318, %xor_ln786_63

]]></Node>
<StgValue><ssdm name="and_ln786_95"/></StgValue>
</operation>

<operation id="3436" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1704  %xor_ln340_62 = xor i1 %tmp_318, %tmp_319

]]></Node>
<StgValue><ssdm name="xor_ln340_62"/></StgValue>
</operation>

<operation id="3437" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1705  %xor_ln340_63 = xor i1 %tmp_318, true

]]></Node>
<StgValue><ssdm name="xor_ln340_63"/></StgValue>
</operation>

<operation id="3438" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1706  %or_ln340_127 = or i1 %tmp_319, %xor_ln340_63

]]></Node>
<StgValue><ssdm name="or_ln340_127"/></StgValue>
</operation>

<operation id="3439" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1707  %select_ln340_63 = select i1 %xor_ln340_62, i16 32767, i16 %add_ln703_31

]]></Node>
<StgValue><ssdm name="select_ln340_63"/></StgValue>
</operation>

<operation id="3440" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1708  %select_ln388_63 = select i1 %and_ln786_95, i16 -32768, i16 %add_ln703_31

]]></Node>
<StgValue><ssdm name="select_ln388_63"/></StgValue>
</operation>

<operation id="3441" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1709  %select_ln340_191 = select i1 %or_ln340_127, i16 %select_ln340_63, i16 %select_ln388_63

]]></Node>
<StgValue><ssdm name="select_ln340_191"/></StgValue>
</operation>

<operation id="3442" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
hls_label_2:1710  store i16 %select_ln340_191, i16* %buff_out_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="3443" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1861  %xor_ln786_69 = xor i1 %tmp_343, true

]]></Node>
<StgValue><ssdm name="xor_ln786_69"/></StgValue>
</operation>

<operation id="3444" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1862  %and_ln786_104 = and i1 %tmp_342, %xor_ln786_69

]]></Node>
<StgValue><ssdm name="and_ln786_104"/></StgValue>
</operation>

<operation id="3445" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1863  %xor_ln340_68 = xor i1 %tmp_342, %tmp_343

]]></Node>
<StgValue><ssdm name="xor_ln340_68"/></StgValue>
</operation>

<operation id="3446" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1864  %xor_ln340_69 = xor i1 %tmp_342, true

]]></Node>
<StgValue><ssdm name="xor_ln340_69"/></StgValue>
</operation>

<operation id="3447" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1865  %or_ln340_139 = or i1 %tmp_343, %xor_ln340_69

]]></Node>
<StgValue><ssdm name="or_ln340_139"/></StgValue>
</operation>

<operation id="3448" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2280" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1866  %select_ln340_69 = select i1 %xor_ln340_68, i16 32767, i16 %add_ln703_34

]]></Node>
<StgValue><ssdm name="select_ln340_69"/></StgValue>
</operation>

<operation id="3449" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1867  %select_ln388_69 = select i1 %and_ln786_104, i16 -32768, i16 %add_ln703_34

]]></Node>
<StgValue><ssdm name="select_ln388_69"/></StgValue>
</operation>

<operation id="3450" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1868  %select_ln340_197 = select i1 %or_ln340_139, i16 %select_ln340_69, i16 %select_ln388_69

]]></Node>
<StgValue><ssdm name="select_ln340_197"/></StgValue>
</operation>

<operation id="3451" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:1907  %sext_ln703_70 = sext i16 %select_ln340_197 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_70"/></StgValue>
</operation>

<operation id="3452" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:1908  %sext_ln703_71 = sext i16 %select_ln340_198 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_71"/></StgValue>
</operation>

<operation id="3453" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2323" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:1909  %add_ln1192_35 = add nsw i17 %sext_ln703_70, %sext_ln703_71

]]></Node>
<StgValue><ssdm name="add_ln1192_35"/></StgValue>
</operation>

<operation id="3454" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:1910  %tmp_350 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_35, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="3455" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2325" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1911  %add_ln703_35 = add i16 %select_ln340_198, %select_ln340_197

]]></Node>
<StgValue><ssdm name="add_ln703_35"/></StgValue>
</operation>

<operation id="3456" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2326" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:1912  %tmp_351 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_35, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="3457" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1913  %xor_ln786_71 = xor i1 %tmp_351, true

]]></Node>
<StgValue><ssdm name="xor_ln786_71"/></StgValue>
</operation>

<operation id="3458" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1914  %and_ln786_107 = and i1 %tmp_350, %xor_ln786_71

]]></Node>
<StgValue><ssdm name="and_ln786_107"/></StgValue>
</operation>

<operation id="3459" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1915  %xor_ln340_70 = xor i1 %tmp_350, %tmp_351

]]></Node>
<StgValue><ssdm name="xor_ln340_70"/></StgValue>
</operation>

<operation id="3460" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1916  %xor_ln340_71 = xor i1 %tmp_350, true

]]></Node>
<StgValue><ssdm name="xor_ln340_71"/></StgValue>
</operation>

<operation id="3461" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:1917  %or_ln340_143 = or i1 %tmp_351, %xor_ln340_71

]]></Node>
<StgValue><ssdm name="or_ln340_143"/></StgValue>
</operation>

<operation id="3462" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2332" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1918  %select_ln340_71 = select i1 %xor_ln340_70, i16 32767, i16 %add_ln703_35

]]></Node>
<StgValue><ssdm name="select_ln340_71"/></StgValue>
</operation>

<operation id="3463" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2333" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1919  %select_ln388_71 = select i1 %and_ln786_107, i16 -32768, i16 %add_ln703_35

]]></Node>
<StgValue><ssdm name="select_ln388_71"/></StgValue>
</operation>

<operation id="3464" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:1920  %select_ln340_199 = select i1 %or_ln340_143, i16 %select_ln340_71, i16 %select_ln388_71

]]></Node>
<StgValue><ssdm name="select_ln340_199"/></StgValue>
</operation>

<operation id="3465" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
hls_label_2:1921  store i16 %select_ln340_199, i16* %buff_out_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="3466" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2072  %xor_ln786_77 = xor i1 %tmp_375, true

]]></Node>
<StgValue><ssdm name="xor_ln786_77"/></StgValue>
</operation>

<operation id="3467" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2073  %and_ln786_116 = and i1 %tmp_374, %xor_ln786_77

]]></Node>
<StgValue><ssdm name="and_ln786_116"/></StgValue>
</operation>

<operation id="3468" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2074  %xor_ln340_76 = xor i1 %tmp_374, %tmp_375

]]></Node>
<StgValue><ssdm name="xor_ln340_76"/></StgValue>
</operation>

<operation id="3469" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2075  %xor_ln340_77 = xor i1 %tmp_374, true

]]></Node>
<StgValue><ssdm name="xor_ln340_77"/></StgValue>
</operation>

<operation id="3470" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2076  %or_ln340_155 = or i1 %tmp_375, %xor_ln340_77

]]></Node>
<StgValue><ssdm name="or_ln340_155"/></StgValue>
</operation>

<operation id="3471" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2491" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2077  %select_ln340_77 = select i1 %xor_ln340_76, i16 32767, i16 %add_ln703_38

]]></Node>
<StgValue><ssdm name="select_ln340_77"/></StgValue>
</operation>

<operation id="3472" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2492" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2078  %select_ln388_77 = select i1 %and_ln786_116, i16 -32768, i16 %add_ln703_38

]]></Node>
<StgValue><ssdm name="select_ln388_77"/></StgValue>
</operation>

<operation id="3473" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2079  %select_ln340_205 = select i1 %or_ln340_155, i16 %select_ln340_77, i16 %select_ln388_77

]]></Node>
<StgValue><ssdm name="select_ln340_205"/></StgValue>
</operation>

<operation id="3474" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2532" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:2118  %sext_ln703_78 = sext i16 %select_ln340_205 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_78"/></StgValue>
</operation>

<operation id="3475" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2533" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:2119  %sext_ln703_79 = sext i16 %select_ln340_206 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_79"/></StgValue>
</operation>

<operation id="3476" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2534" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:2120  %add_ln1192_39 = add nsw i17 %sext_ln703_78, %sext_ln703_79

]]></Node>
<StgValue><ssdm name="add_ln1192_39"/></StgValue>
</operation>

<operation id="3477" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2535" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:2121  %tmp_382 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_39, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="3478" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2536" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:2122  %add_ln703_39 = add i16 %select_ln340_206, %select_ln340_205

]]></Node>
<StgValue><ssdm name="add_ln703_39"/></StgValue>
</operation>

<operation id="3479" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2537" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2123  %tmp_383 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_39, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="3480" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2124  %xor_ln786_79 = xor i1 %tmp_383, true

]]></Node>
<StgValue><ssdm name="xor_ln786_79"/></StgValue>
</operation>

<operation id="3481" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2125  %and_ln786_119 = and i1 %tmp_382, %xor_ln786_79

]]></Node>
<StgValue><ssdm name="and_ln786_119"/></StgValue>
</operation>

<operation id="3482" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2126  %xor_ln340_78 = xor i1 %tmp_382, %tmp_383

]]></Node>
<StgValue><ssdm name="xor_ln340_78"/></StgValue>
</operation>

<operation id="3483" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2127  %xor_ln340_79 = xor i1 %tmp_382, true

]]></Node>
<StgValue><ssdm name="xor_ln340_79"/></StgValue>
</operation>

<operation id="3484" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2128  %or_ln340_159 = or i1 %tmp_383, %xor_ln340_79

]]></Node>
<StgValue><ssdm name="or_ln340_159"/></StgValue>
</operation>

<operation id="3485" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2543" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2129  %select_ln340_79 = select i1 %xor_ln340_78, i16 32767, i16 %add_ln703_39

]]></Node>
<StgValue><ssdm name="select_ln340_79"/></StgValue>
</operation>

<operation id="3486" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2544" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2130  %select_ln388_79 = select i1 %and_ln786_119, i16 -32768, i16 %add_ln703_39

]]></Node>
<StgValue><ssdm name="select_ln388_79"/></StgValue>
</operation>

<operation id="3487" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2545" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2131  %select_ln340_207 = select i1 %or_ln340_159, i16 %select_ln340_79, i16 %select_ln388_79

]]></Node>
<StgValue><ssdm name="select_ln340_207"/></StgValue>
</operation>

<operation id="3488" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2546" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
hls_label_2:2132  store i16 %select_ln340_207, i16* %buff_out_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="3489" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2283  %xor_ln786_85 = xor i1 %tmp_407, true

]]></Node>
<StgValue><ssdm name="xor_ln786_85"/></StgValue>
</operation>

<operation id="3490" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2284  %and_ln786_128 = and i1 %tmp_406, %xor_ln786_85

]]></Node>
<StgValue><ssdm name="and_ln786_128"/></StgValue>
</operation>

<operation id="3491" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2285  %xor_ln340_84 = xor i1 %tmp_406, %tmp_407

]]></Node>
<StgValue><ssdm name="xor_ln340_84"/></StgValue>
</operation>

<operation id="3492" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2286  %xor_ln340_85 = xor i1 %tmp_406, true

]]></Node>
<StgValue><ssdm name="xor_ln340_85"/></StgValue>
</operation>

<operation id="3493" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2287  %or_ln340_171 = or i1 %tmp_407, %xor_ln340_85

]]></Node>
<StgValue><ssdm name="or_ln340_171"/></StgValue>
</operation>

<operation id="3494" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2702" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2288  %select_ln340_85 = select i1 %xor_ln340_84, i16 32767, i16 %add_ln703_42

]]></Node>
<StgValue><ssdm name="select_ln340_85"/></StgValue>
</operation>

<operation id="3495" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2703" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2289  %select_ln388_85 = select i1 %and_ln786_128, i16 -32768, i16 %add_ln703_42

]]></Node>
<StgValue><ssdm name="select_ln388_85"/></StgValue>
</operation>

<operation id="3496" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2704" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2290  %select_ln340_213 = select i1 %or_ln340_171, i16 %select_ln340_85, i16 %select_ln388_85

]]></Node>
<StgValue><ssdm name="select_ln340_213"/></StgValue>
</operation>

<operation id="3497" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2743" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:2329  %sext_ln703_86 = sext i16 %select_ln340_213 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_86"/></StgValue>
</operation>

<operation id="3498" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2744" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:2330  %sext_ln703_87 = sext i16 %select_ln340_214 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_87"/></StgValue>
</operation>

<operation id="3499" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2745" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:2331  %add_ln1192_43 = add nsw i17 %sext_ln703_86, %sext_ln703_87

]]></Node>
<StgValue><ssdm name="add_ln1192_43"/></StgValue>
</operation>

<operation id="3500" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2746" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:2332  %tmp_414 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_43, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>

<operation id="3501" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2747" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:2333  %add_ln703_43 = add i16 %select_ln340_214, %select_ln340_213

]]></Node>
<StgValue><ssdm name="add_ln703_43"/></StgValue>
</operation>

<operation id="3502" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2748" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2334  %tmp_415 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_43, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="3503" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2335  %xor_ln786_87 = xor i1 %tmp_415, true

]]></Node>
<StgValue><ssdm name="xor_ln786_87"/></StgValue>
</operation>

<operation id="3504" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2336  %and_ln786_131 = and i1 %tmp_414, %xor_ln786_87

]]></Node>
<StgValue><ssdm name="and_ln786_131"/></StgValue>
</operation>

<operation id="3505" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2337  %xor_ln340_86 = xor i1 %tmp_414, %tmp_415

]]></Node>
<StgValue><ssdm name="xor_ln340_86"/></StgValue>
</operation>

<operation id="3506" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2752" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2338  %xor_ln340_87 = xor i1 %tmp_414, true

]]></Node>
<StgValue><ssdm name="xor_ln340_87"/></StgValue>
</operation>

<operation id="3507" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2753" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2339  %or_ln340_175 = or i1 %tmp_415, %xor_ln340_87

]]></Node>
<StgValue><ssdm name="or_ln340_175"/></StgValue>
</operation>

<operation id="3508" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2340  %select_ln340_87 = select i1 %xor_ln340_86, i16 32767, i16 %add_ln703_43

]]></Node>
<StgValue><ssdm name="select_ln340_87"/></StgValue>
</operation>

<operation id="3509" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2755" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2341  %select_ln388_87 = select i1 %and_ln786_131, i16 -32768, i16 %add_ln703_43

]]></Node>
<StgValue><ssdm name="select_ln388_87"/></StgValue>
</operation>

<operation id="3510" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2756" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2342  %select_ln340_215 = select i1 %or_ln340_175, i16 %select_ln340_87, i16 %select_ln388_87

]]></Node>
<StgValue><ssdm name="select_ln340_215"/></StgValue>
</operation>

<operation id="3511" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2757" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
hls_label_2:2343  store i16 %select_ln340_215, i16* %buff_out_10_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="3512" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2494  %xor_ln786_93 = xor i1 %tmp_439, true

]]></Node>
<StgValue><ssdm name="xor_ln786_93"/></StgValue>
</operation>

<operation id="3513" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2495  %and_ln786_140 = and i1 %tmp_438, %xor_ln786_93

]]></Node>
<StgValue><ssdm name="and_ln786_140"/></StgValue>
</operation>

<operation id="3514" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2496  %xor_ln340_92 = xor i1 %tmp_438, %tmp_439

]]></Node>
<StgValue><ssdm name="xor_ln340_92"/></StgValue>
</operation>

<operation id="3515" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2911" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2497  %xor_ln340_93 = xor i1 %tmp_438, true

]]></Node>
<StgValue><ssdm name="xor_ln340_93"/></StgValue>
</operation>

<operation id="3516" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2498  %or_ln340_187 = or i1 %tmp_439, %xor_ln340_93

]]></Node>
<StgValue><ssdm name="or_ln340_187"/></StgValue>
</operation>

<operation id="3517" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2913" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2499  %select_ln340_93 = select i1 %xor_ln340_92, i16 32767, i16 %add_ln703_46

]]></Node>
<StgValue><ssdm name="select_ln340_93"/></StgValue>
</operation>

<operation id="3518" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2914" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2500  %select_ln388_93 = select i1 %and_ln786_140, i16 -32768, i16 %add_ln703_46

]]></Node>
<StgValue><ssdm name="select_ln388_93"/></StgValue>
</operation>

<operation id="3519" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2915" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2501  %select_ln340_221 = select i1 %or_ln340_187, i16 %select_ln340_93, i16 %select_ln388_93

]]></Node>
<StgValue><ssdm name="select_ln340_221"/></StgValue>
</operation>

<operation id="3520" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2954" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:2540  %sext_ln703_94 = sext i16 %select_ln340_221 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_94"/></StgValue>
</operation>

<operation id="3521" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2955" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:2541  %sext_ln703_95 = sext i16 %select_ln340_222 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_95"/></StgValue>
</operation>

<operation id="3522" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2956" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:2542  %add_ln1192_47 = add nsw i17 %sext_ln703_94, %sext_ln703_95

]]></Node>
<StgValue><ssdm name="add_ln1192_47"/></StgValue>
</operation>

<operation id="3523" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2957" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:2543  %tmp_446 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_47, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_446"/></StgValue>
</operation>

<operation id="3524" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2958" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:2544  %add_ln703_47 = add i16 %select_ln340_222, %select_ln340_221

]]></Node>
<StgValue><ssdm name="add_ln703_47"/></StgValue>
</operation>

<operation id="3525" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2959" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2545  %tmp_447 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_47, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_447"/></StgValue>
</operation>

<operation id="3526" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2546  %xor_ln786_95 = xor i1 %tmp_447, true

]]></Node>
<StgValue><ssdm name="xor_ln786_95"/></StgValue>
</operation>

<operation id="3527" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2547  %and_ln786_143 = and i1 %tmp_446, %xor_ln786_95

]]></Node>
<StgValue><ssdm name="and_ln786_143"/></StgValue>
</operation>

<operation id="3528" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2962" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2548  %xor_ln340_94 = xor i1 %tmp_446, %tmp_447

]]></Node>
<StgValue><ssdm name="xor_ln340_94"/></StgValue>
</operation>

<operation id="3529" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2549  %xor_ln340_95 = xor i1 %tmp_446, true

]]></Node>
<StgValue><ssdm name="xor_ln340_95"/></StgValue>
</operation>

<operation id="3530" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2964" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2550  %or_ln340_191 = or i1 %tmp_447, %xor_ln340_95

]]></Node>
<StgValue><ssdm name="or_ln340_191"/></StgValue>
</operation>

<operation id="3531" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2965" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2551  %select_ln340_95 = select i1 %xor_ln340_94, i16 32767, i16 %add_ln703_47

]]></Node>
<StgValue><ssdm name="select_ln340_95"/></StgValue>
</operation>

<operation id="3532" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2966" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2552  %select_ln388_95 = select i1 %and_ln786_143, i16 -32768, i16 %add_ln703_47

]]></Node>
<StgValue><ssdm name="select_ln388_95"/></StgValue>
</operation>

<operation id="3533" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2967" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2553  %select_ln340_223 = select i1 %or_ln340_191, i16 %select_ln340_95, i16 %select_ln388_95

]]></Node>
<StgValue><ssdm name="select_ln340_223"/></StgValue>
</operation>

<operation id="3534" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2968" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
hls_label_2:2554  store i16 %select_ln340_223, i16* %buff_out_11_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="3535" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2705  %xor_ln786_101 = xor i1 %tmp_471, true

]]></Node>
<StgValue><ssdm name="xor_ln786_101"/></StgValue>
</operation>

<operation id="3536" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2706  %and_ln786_152 = and i1 %tmp_470, %xor_ln786_101

]]></Node>
<StgValue><ssdm name="and_ln786_152"/></StgValue>
</operation>

<operation id="3537" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2707  %xor_ln340_100 = xor i1 %tmp_470, %tmp_471

]]></Node>
<StgValue><ssdm name="xor_ln340_100"/></StgValue>
</operation>

<operation id="3538" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2708  %xor_ln340_101 = xor i1 %tmp_470, true

]]></Node>
<StgValue><ssdm name="xor_ln340_101"/></StgValue>
</operation>

<operation id="3539" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2709  %or_ln340_203 = or i1 %tmp_471, %xor_ln340_101

]]></Node>
<StgValue><ssdm name="or_ln340_203"/></StgValue>
</operation>

<operation id="3540" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3124" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2710  %select_ln340_101 = select i1 %xor_ln340_100, i16 32767, i16 %add_ln703_50

]]></Node>
<StgValue><ssdm name="select_ln340_101"/></StgValue>
</operation>

<operation id="3541" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3125" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2711  %select_ln388_101 = select i1 %and_ln786_152, i16 -32768, i16 %add_ln703_50

]]></Node>
<StgValue><ssdm name="select_ln388_101"/></StgValue>
</operation>

<operation id="3542" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3126" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2712  %select_ln340_229 = select i1 %or_ln340_203, i16 %select_ln340_101, i16 %select_ln388_101

]]></Node>
<StgValue><ssdm name="select_ln340_229"/></StgValue>
</operation>

<operation id="3543" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3165" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:2751  %sext_ln703_102 = sext i16 %select_ln340_229 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_102"/></StgValue>
</operation>

<operation id="3544" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3166" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:2752  %sext_ln703_103 = sext i16 %select_ln340_230 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_103"/></StgValue>
</operation>

<operation id="3545" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3167" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:2753  %add_ln1192_51 = add nsw i17 %sext_ln703_102, %sext_ln703_103

]]></Node>
<StgValue><ssdm name="add_ln1192_51"/></StgValue>
</operation>

<operation id="3546" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3168" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:2754  %tmp_478 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_51, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_478"/></StgValue>
</operation>

<operation id="3547" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3169" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:2755  %add_ln703_51 = add i16 %select_ln340_230, %select_ln340_229

]]></Node>
<StgValue><ssdm name="add_ln703_51"/></StgValue>
</operation>

<operation id="3548" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3170" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2756  %tmp_479 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_51, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_479"/></StgValue>
</operation>

<operation id="3549" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2757  %xor_ln786_103 = xor i1 %tmp_479, true

]]></Node>
<StgValue><ssdm name="xor_ln786_103"/></StgValue>
</operation>

<operation id="3550" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2758  %and_ln786_155 = and i1 %tmp_478, %xor_ln786_103

]]></Node>
<StgValue><ssdm name="and_ln786_155"/></StgValue>
</operation>

<operation id="3551" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2759  %xor_ln340_102 = xor i1 %tmp_478, %tmp_479

]]></Node>
<StgValue><ssdm name="xor_ln340_102"/></StgValue>
</operation>

<operation id="3552" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2760  %xor_ln340_103 = xor i1 %tmp_478, true

]]></Node>
<StgValue><ssdm name="xor_ln340_103"/></StgValue>
</operation>

<operation id="3553" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2761  %or_ln340_207 = or i1 %tmp_479, %xor_ln340_103

]]></Node>
<StgValue><ssdm name="or_ln340_207"/></StgValue>
</operation>

<operation id="3554" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3176" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2762  %select_ln340_103 = select i1 %xor_ln340_102, i16 32767, i16 %add_ln703_51

]]></Node>
<StgValue><ssdm name="select_ln340_103"/></StgValue>
</operation>

<operation id="3555" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3177" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2763  %select_ln388_103 = select i1 %and_ln786_155, i16 -32768, i16 %add_ln703_51

]]></Node>
<StgValue><ssdm name="select_ln388_103"/></StgValue>
</operation>

<operation id="3556" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3178" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2764  %select_ln340_231 = select i1 %or_ln340_207, i16 %select_ln340_103, i16 %select_ln388_103

]]></Node>
<StgValue><ssdm name="select_ln340_231"/></StgValue>
</operation>

<operation id="3557" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3179" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
hls_label_2:2765  store i16 %select_ln340_231, i16* %buff_out_12_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="3558" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2916  %xor_ln786_109 = xor i1 %tmp_503, true

]]></Node>
<StgValue><ssdm name="xor_ln786_109"/></StgValue>
</operation>

<operation id="3559" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2917  %and_ln786_164 = and i1 %tmp_502, %xor_ln786_109

]]></Node>
<StgValue><ssdm name="and_ln786_164"/></StgValue>
</operation>

<operation id="3560" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2918  %xor_ln340_108 = xor i1 %tmp_502, %tmp_503

]]></Node>
<StgValue><ssdm name="xor_ln340_108"/></StgValue>
</operation>

<operation id="3561" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2919  %xor_ln340_109 = xor i1 %tmp_502, true

]]></Node>
<StgValue><ssdm name="xor_ln340_109"/></StgValue>
</operation>

<operation id="3562" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2920  %or_ln340_219 = or i1 %tmp_503, %xor_ln340_109

]]></Node>
<StgValue><ssdm name="or_ln340_219"/></StgValue>
</operation>

<operation id="3563" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3335" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2921  %select_ln340_109 = select i1 %xor_ln340_108, i16 32767, i16 %add_ln703_54

]]></Node>
<StgValue><ssdm name="select_ln340_109"/></StgValue>
</operation>

<operation id="3564" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3336" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2922  %select_ln388_109 = select i1 %and_ln786_164, i16 -32768, i16 %add_ln703_54

]]></Node>
<StgValue><ssdm name="select_ln388_109"/></StgValue>
</operation>

<operation id="3565" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3337" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2923  %select_ln340_237 = select i1 %or_ln340_219, i16 %select_ln340_109, i16 %select_ln388_109

]]></Node>
<StgValue><ssdm name="select_ln340_237"/></StgValue>
</operation>

<operation id="3566" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3376" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:2962  %sext_ln703_110 = sext i16 %select_ln340_237 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_110"/></StgValue>
</operation>

<operation id="3567" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3377" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:2963  %sext_ln703_111 = sext i16 %select_ln340_238 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_111"/></StgValue>
</operation>

<operation id="3568" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3378" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:2964  %add_ln1192_55 = add nsw i17 %sext_ln703_110, %sext_ln703_111

]]></Node>
<StgValue><ssdm name="add_ln1192_55"/></StgValue>
</operation>

<operation id="3569" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3379" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:2965  %tmp_510 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_55, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_510"/></StgValue>
</operation>

<operation id="3570" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3380" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:2966  %add_ln703_55 = add i16 %select_ln340_238, %select_ln340_237

]]></Node>
<StgValue><ssdm name="add_ln703_55"/></StgValue>
</operation>

<operation id="3571" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3381" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:2967  %tmp_511 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_55, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_511"/></StgValue>
</operation>

<operation id="3572" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2968  %xor_ln786_111 = xor i1 %tmp_511, true

]]></Node>
<StgValue><ssdm name="xor_ln786_111"/></StgValue>
</operation>

<operation id="3573" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2969  %and_ln786_167 = and i1 %tmp_510, %xor_ln786_111

]]></Node>
<StgValue><ssdm name="and_ln786_167"/></StgValue>
</operation>

<operation id="3574" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2970  %xor_ln340_110 = xor i1 %tmp_510, %tmp_511

]]></Node>
<StgValue><ssdm name="xor_ln340_110"/></StgValue>
</operation>

<operation id="3575" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2971  %xor_ln340_111 = xor i1 %tmp_510, true

]]></Node>
<StgValue><ssdm name="xor_ln340_111"/></StgValue>
</operation>

<operation id="3576" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:2972  %or_ln340_223 = or i1 %tmp_511, %xor_ln340_111

]]></Node>
<StgValue><ssdm name="or_ln340_223"/></StgValue>
</operation>

<operation id="3577" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3387" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2973  %select_ln340_111 = select i1 %xor_ln340_110, i16 32767, i16 %add_ln703_55

]]></Node>
<StgValue><ssdm name="select_ln340_111"/></StgValue>
</operation>

<operation id="3578" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3388" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2974  %select_ln388_111 = select i1 %and_ln786_167, i16 -32768, i16 %add_ln703_55

]]></Node>
<StgValue><ssdm name="select_ln388_111"/></StgValue>
</operation>

<operation id="3579" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3389" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:2975  %select_ln340_239 = select i1 %or_ln340_223, i16 %select_ln340_111, i16 %select_ln388_111

]]></Node>
<StgValue><ssdm name="select_ln340_239"/></StgValue>
</operation>

<operation id="3580" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3390" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
hls_label_2:2976  store i16 %select_ln340_239, i16* %buff_out_13_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="3581" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3127  %xor_ln786_117 = xor i1 %tmp_535, true

]]></Node>
<StgValue><ssdm name="xor_ln786_117"/></StgValue>
</operation>

<operation id="3582" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3128  %and_ln786_176 = and i1 %tmp_534, %xor_ln786_117

]]></Node>
<StgValue><ssdm name="and_ln786_176"/></StgValue>
</operation>

<operation id="3583" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3129  %xor_ln340_116 = xor i1 %tmp_534, %tmp_535

]]></Node>
<StgValue><ssdm name="xor_ln340_116"/></StgValue>
</operation>

<operation id="3584" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3130  %xor_ln340_117 = xor i1 %tmp_534, true

]]></Node>
<StgValue><ssdm name="xor_ln340_117"/></StgValue>
</operation>

<operation id="3585" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3131  %or_ln340_235 = or i1 %tmp_535, %xor_ln340_117

]]></Node>
<StgValue><ssdm name="or_ln340_235"/></StgValue>
</operation>

<operation id="3586" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3546" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:3132  %select_ln340_117 = select i1 %xor_ln340_116, i16 32767, i16 %add_ln703_58

]]></Node>
<StgValue><ssdm name="select_ln340_117"/></StgValue>
</operation>

<operation id="3587" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3547" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:3133  %select_ln388_117 = select i1 %and_ln786_176, i16 -32768, i16 %add_ln703_58

]]></Node>
<StgValue><ssdm name="select_ln388_117"/></StgValue>
</operation>

<operation id="3588" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3548" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:3134  %select_ln340_245 = select i1 %or_ln340_235, i16 %select_ln340_117, i16 %select_ln388_117

]]></Node>
<StgValue><ssdm name="select_ln340_245"/></StgValue>
</operation>

<operation id="3589" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3587" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:3173  %sext_ln703_118 = sext i16 %select_ln340_245 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_118"/></StgValue>
</operation>

<operation id="3590" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3588" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:3174  %sext_ln703_119 = sext i16 %select_ln340_246 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_119"/></StgValue>
</operation>

<operation id="3591" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3589" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:3175  %add_ln1192_59 = add nsw i17 %sext_ln703_118, %sext_ln703_119

]]></Node>
<StgValue><ssdm name="add_ln1192_59"/></StgValue>
</operation>

<operation id="3592" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3590" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:3176  %tmp_542 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_59, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_542"/></StgValue>
</operation>

<operation id="3593" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3591" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:3177  %add_ln703_59 = add i16 %select_ln340_246, %select_ln340_245

]]></Node>
<StgValue><ssdm name="add_ln703_59"/></StgValue>
</operation>

<operation id="3594" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3592" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:3178  %tmp_543 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_59, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_543"/></StgValue>
</operation>

<operation id="3595" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3179  %xor_ln786_119 = xor i1 %tmp_543, true

]]></Node>
<StgValue><ssdm name="xor_ln786_119"/></StgValue>
</operation>

<operation id="3596" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3180  %and_ln786_179 = and i1 %tmp_542, %xor_ln786_119

]]></Node>
<StgValue><ssdm name="and_ln786_179"/></StgValue>
</operation>

<operation id="3597" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3181  %xor_ln340_118 = xor i1 %tmp_542, %tmp_543

]]></Node>
<StgValue><ssdm name="xor_ln340_118"/></StgValue>
</operation>

<operation id="3598" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3182  %xor_ln340_119 = xor i1 %tmp_542, true

]]></Node>
<StgValue><ssdm name="xor_ln340_119"/></StgValue>
</operation>

<operation id="3599" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3183  %or_ln340_239 = or i1 %tmp_543, %xor_ln340_119

]]></Node>
<StgValue><ssdm name="or_ln340_239"/></StgValue>
</operation>

<operation id="3600" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3598" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:3184  %select_ln340_119 = select i1 %xor_ln340_118, i16 32767, i16 %add_ln703_59

]]></Node>
<StgValue><ssdm name="select_ln340_119"/></StgValue>
</operation>

<operation id="3601" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3599" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:3185  %select_ln388_119 = select i1 %and_ln786_179, i16 -32768, i16 %add_ln703_59

]]></Node>
<StgValue><ssdm name="select_ln388_119"/></StgValue>
</operation>

<operation id="3602" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3600" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:3186  %select_ln340_247 = select i1 %or_ln340_239, i16 %select_ln340_119, i16 %select_ln388_119

]]></Node>
<StgValue><ssdm name="select_ln340_247"/></StgValue>
</operation>

<operation id="3603" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3601" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
hls_label_2:3187  store i16 %select_ln340_247, i16* %buff_out_14_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="3604" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3752" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3338  %xor_ln786_125 = xor i1 %tmp_567, true

]]></Node>
<StgValue><ssdm name="xor_ln786_125"/></StgValue>
</operation>

<operation id="3605" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3753" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3339  %and_ln786_188 = and i1 %tmp_566, %xor_ln786_125

]]></Node>
<StgValue><ssdm name="and_ln786_188"/></StgValue>
</operation>

<operation id="3606" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3754" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3340  %xor_ln340_124 = xor i1 %tmp_566, %tmp_567

]]></Node>
<StgValue><ssdm name="xor_ln340_124"/></StgValue>
</operation>

<operation id="3607" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3341  %xor_ln340_125 = xor i1 %tmp_566, true

]]></Node>
<StgValue><ssdm name="xor_ln340_125"/></StgValue>
</operation>

<operation id="3608" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3342  %or_ln340_251 = or i1 %tmp_567, %xor_ln340_125

]]></Node>
<StgValue><ssdm name="or_ln340_251"/></StgValue>
</operation>

<operation id="3609" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3757" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:3343  %select_ln340_125 = select i1 %xor_ln340_124, i16 32767, i16 %add_ln703_62

]]></Node>
<StgValue><ssdm name="select_ln340_125"/></StgValue>
</operation>

<operation id="3610" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3758" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:3344  %select_ln388_125 = select i1 %and_ln786_188, i16 -32768, i16 %add_ln703_62

]]></Node>
<StgValue><ssdm name="select_ln388_125"/></StgValue>
</operation>

<operation id="3611" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3759" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:3345  %select_ln340_253 = select i1 %or_ln340_251, i16 %select_ln340_125, i16 %select_ln388_125

]]></Node>
<StgValue><ssdm name="select_ln340_253"/></StgValue>
</operation>

<operation id="3612" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3798" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:3384  %sext_ln703_126 = sext i16 %select_ln340_253 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_126"/></StgValue>
</operation>

<operation id="3613" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3799" bw="17" op_0_bw="16">
<![CDATA[
hls_label_2:3385  %sext_ln703_127 = sext i16 %select_ln340_254 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_127"/></StgValue>
</operation>

<operation id="3614" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3800" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_2:3386  %add_ln1192_63 = add nsw i17 %sext_ln703_126, %sext_ln703_127

]]></Node>
<StgValue><ssdm name="add_ln1192_63"/></StgValue>
</operation>

<operation id="3615" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3801" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_2:3387  %tmp_574 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_63, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_574"/></StgValue>
</operation>

<operation id="3616" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3802" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:3388  %add_ln703_63 = add i16 %select_ln340_254, %select_ln340_253

]]></Node>
<StgValue><ssdm name="add_ln703_63"/></StgValue>
</operation>

<operation id="3617" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3803" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_2:3389  %tmp_575 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_63, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_575"/></StgValue>
</operation>

<operation id="3618" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3390  %xor_ln786_127 = xor i1 %tmp_575, true

]]></Node>
<StgValue><ssdm name="xor_ln786_127"/></StgValue>
</operation>

<operation id="3619" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3805" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3391  %and_ln786_191 = and i1 %tmp_574, %xor_ln786_127

]]></Node>
<StgValue><ssdm name="and_ln786_191"/></StgValue>
</operation>

<operation id="3620" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3392  %xor_ln340_126 = xor i1 %tmp_574, %tmp_575

]]></Node>
<StgValue><ssdm name="xor_ln340_126"/></StgValue>
</operation>

<operation id="3621" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3393  %xor_ln340_127 = xor i1 %tmp_574, true

]]></Node>
<StgValue><ssdm name="xor_ln340_127"/></StgValue>
</operation>

<operation id="3622" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:3394  %or_ln340_255 = or i1 %tmp_575, %xor_ln340_127

]]></Node>
<StgValue><ssdm name="or_ln340_255"/></StgValue>
</operation>

<operation id="3623" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3809" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:3395  %select_ln340_127 = select i1 %xor_ln340_126, i16 32767, i16 %add_ln703_63

]]></Node>
<StgValue><ssdm name="select_ln340_127"/></StgValue>
</operation>

<operation id="3624" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3810" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:3396  %select_ln388_127 = select i1 %and_ln786_191, i16 -32768, i16 %add_ln703_63

]]></Node>
<StgValue><ssdm name="select_ln388_127"/></StgValue>
</operation>

<operation id="3625" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3811" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:3397  %select_ln340_255 = select i1 %or_ln340_255, i16 %select_ln340_127, i16 %select_ln388_127

]]></Node>
<StgValue><ssdm name="select_ln340_255"/></StgValue>
</operation>

<operation id="3626" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3812" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
hls_label_2:3398  store i16 %select_ln340_255, i16* %buff_out_15_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="3627" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3813" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_2:3399  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="3628" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3815" bw="0" op_0_bw="0">
<![CDATA[
hls_label_2:3401  br label %.preheader280

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="3629" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3817" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln49"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
