V 51
K 115263305400 buf13
Y 0
D 0 0 850 1100
Z 0
i 91
I 85 virtex:BUF 1 370 680 0 1 '
C 47 3 2 0
C 46 3 1 0
I 86 virtex:BUF 1 370 560 0 1 '
C 47 1 2 0
C 46 1 1 0
I 87 virtex:BUF 1 370 640 0 1 '
C 47 5 2 0
C 46 5 1 0
I 88 virtex:BUF 1 370 600 0 1 '
C 47 7 2 0
C 46 8 1 0
I 42 virtex:BUF 1 370 760 0 1 '
C 46 9 1 0
C 47 13 2 0
I 41 virtex:BUF 1 370 800 0 1 '
C 46 10 1 0
C 47 11 2 0
I 43 virtex:BUF 1 370 720 0 1 '
C 46 17 1 0
C 47 15 2 0
I 40 virtex:BUF 1 370 840 0 1 '
C 46 11 1 0
C 47 9 2 0
T 720 75 30 0 3 JRG
Q 14 0 0
T 30 40 10 0 3 drawn by KS
T 30 30 10 0 3 Copyright (c) 1993, Xilinx Inc.
T 700 30 10 0 3 A
T 710 50 10 0 9 1
T 640 50 10 0 9 24th April 2001
N 46
J 440 570 2
J 640 570 9
J 440 690 2
J 640 690 11
J 440 650 2
J 640 650 11
J 640 610 11
J 440 610 2
J 440 770 2
J 440 810 2
J 440 850 2
J 640 890 9
J 640 850 11
J 640 810 11
J 640 770 11
J 640 730 11
J 440 730 2
J 750 890 7
B 4 16
S 17 16
L 600 730 10 0 3 0 1 0 O3
B 16 15
B 15 14
B 14 13
B 13 12
S 11 13
L 600 850 10 0 3 0 1 0 O0
S 10 14
L 600 810 10 0 3 0 1 0 O1
S 9 15
L 600 770 10 0 3 0 1 0 O2
S 8 7
L 600 610 10 0 3 0 1 0 O6
B 7 6
S 5 6
L 600 650 10 0 3 0 1 0 O5
B 6 4
S 3 4
L 600 690 10 0 3 0 1 0 O4
B 2 7
S 1 2
L 600 570 10 0 3 0 1 0 O7
B 12 18
L 680 900 20 0 3 0 1 0 O[7:0]
N 47
J 370 570 2
J 170 570 11
J 370 690 2
J 170 690 11
J 370 650 2
J 170 650 11
J 370 610 2
J 170 610 11
J 370 850 2
J 170 850 9
J 370 810 2
J 170 810 11
J 370 770 2
J 170 770 11
J 370 730 2
J 170 730 11
J 170 390 9
J 80 390 7
S 2 1
L 180 570 10 0 3 0 1 0 I7
B 17 2
S 4 3
L 180 690 10 0 3 0 1 0 I4
B 6 4
S 6 5
L 180 650 10 0 3 0 1 0 I5
B 8 6
S 8 7
L 180 610 10 0 3 0 1 0 I6
B 2 8
S 10 9
L 180 850 10 0 3 0 1 0 I0
B 12 10
S 12 11
L 180 810 10 0 3 0 1 0 I1
B 14 12
S 14 13
L 180 770 10 0 3 0 1 0 I2
B 16 14
S 16 15
L 180 730 10 0 3 0 1 0 I3
B 4 16
B 18 17
L 80 400 20 0 3 0 1 0 I[7:0]
I 48 virtex:ASHEETP 1 410 0 0 1 '
T 600 100 10 0 9 VIRTEX Family BUF8 Macro
T 555 80 10 0 9 8-Bit Buffer
E
