<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="src_omp.cpp:203:13" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 128 has been inferred" BundleName="gmem2" VarName="x_out" LoopLoc="src_omp.cpp:203:13" LoopName="init_x" ParentFunc="omp_reconstruction(float*, float (*) [128], float*)" Length="128" Direction="write" AccessID="x_out892seq" OrigID="for.inc.store.4" OrigAccess-DebugLoc="src_omp.cpp:205:11" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="src_omp.cpp:208:17" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 6144 has been inferred" BundleName="gmem1" VarName="A" LoopLoc="src_omp.cpp:208:17" LoopName="load_A_row" ParentFunc="omp_reconstruction(float*, float (*) [128], float*)" Length="6144" Direction="read" AccessID="A893seq" OrigID="for.inc18.load.53" OrigAccess-DebugLoc="src_omp.cpp:211:18" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="src_omp.cpp:208:17" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 48 has been inferred" BundleName="gmem0" VarName="y" LoopLoc="src_omp.cpp:208:17" LoopName="load_A_row" ParentFunc="omp_reconstruction(float*, float (*) [128], float*)" Length="48" Direction="read" AccessID="y894seq" OrigID="for.inc25.load.2" OrigAccess-DebugLoc="src_omp.cpp:213:16" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 48 has been inferred" BundleName="gmem0" VarName="y" ParentFunc="omp_reconstruction(float*, float (*) [128], float*)" Length="48" Direction="read" AccessID="y894seq895" OrigID="islist for.end139.load.102 for.end139.load.104 for.end139.load.107 for.end139.load.110 for.end139.load.113 for.end139.load.116 for.end139.load.119 for.end139.load.122 for.end139.load.125 for.end139.load.128 for.end139.load.131 for.end139.load.134 for.end139.load.137 for.end139.load.140 for.end139.load.143 for.end139.load.146 for.end139.load.149 for.end139.load.152 for.end139.load.155 for.end139.load.158 for.end139.load.161 for.end139.load.164 for.end139.load.167 for.end139.load.170 for.end139.load.173 for.end139.load.176 for.end139.load.179 for.end139.load.182 for.end139.load.185 for.end139.load.188 for.end139.load.191 for.end139.load.194 for.end139.load.197 for.end139.load.200 for.end139.load.203 for.end139.load.206 for.end139.load.209 for.end139.load.212 for.end139.load.215 for.end139.load.218 for.end139.load.221 for.end139.load.224 for.end139.load.227 for.end139.load.230 for.end139.load.233 for.end139.load.236 for.end139.load.239 for.end139.load.242" OrigDirection="islist read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="src_omp.cpp:303:14" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem2" VarName="x_out" LoopLoc="src_omp.cpp:303:14" LoopName="map_out" ParentFunc="omp_reconstruction(float*, float (*) [128], float*)" OrigID="for.inc218.store.9" OrigAccess-DebugLoc="src_omp.cpp:306:20" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem0" VarName="y" ParentFunc="omp_reconstruction(float*, float (*) [128], float*)" OrigID="y894seq895" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="src_omp.cpp:208:17" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem0" VarName="y" LoopLoc="src_omp.cpp:208:17" LoopName="load_A_row" ParentFunc="omp_reconstruction(float*, float (*) [128], float*)" OrigID="y894seq" OrigAccess-DebugLoc="src_omp.cpp:208:17" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="src_omp.cpp:209:21" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem1" VarName="A" LoopLoc="src_omp.cpp:209:21" LoopName="load_A_col" ParentFunc="omp_reconstruction(float*, float (*) [128], float*)" OrigID="A893seq" OrigAccess-DebugLoc="src_omp.cpp:208:17" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="src_omp.cpp:203:13" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem2" VarName="x_out" LoopLoc="src_omp.cpp:203:13" LoopName="init_x" ParentFunc="omp_reconstruction(float*, float (*) [128], float*)" OrigID="x_out892seq" OrigAccess-DebugLoc="src_omp.cpp:203:13" OrigDirection="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="src_omp.cpp:203:13" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 128 and bit width 32 in loop 'init_x' has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem2" LoopLoc="src_omp.cpp:203:13" LoopName="init_x" Length="128" Width="32" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="src_omp.cpp:208:17" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 6144 and bit width 32 in loop 'load_A_row' has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem1" LoopLoc="src_omp.cpp:208:17" LoopName="load_A_row" Length="6144" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="src_omp.cpp:208:17" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 48 and bit width 32 in loop 'load_A_row' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="src_omp.cpp:208:17" LoopName="load_A_row" Length="48" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 48 and bit width 32 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" Length="48" Width="32" Direction="read"/>
</VitisHLS:BurstInfo>

