1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] UHDM-integration-tests/tests/2DFunctionArg/top.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] UHDM-integration-tests/tests/2DFunctionArg/top.sv:1:1: Compile module "work@top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] UHDM-integration-tests/tests/2DFunctionArg/top.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:3:5, endln:4:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@mailbox::new), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
      |vpiFullName:work@mailbox::new
    |vpiIODecl:
    \_io_decl: (bound), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: , line:3:31, endln:3:32
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:3:19, endln:3:22
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num), line:6:5, endln:7:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::num), line:6:14, endln:6:17
      |vpiParent:
      \_function: (work@mailbox::num), line:6:5, endln:7:16
      |vpiTypespec:
      \_int_typespec: , line:6:14, endln:6:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::num
      |vpiSigned:1
  |vpiMethod:
  \_task: (work@mailbox::put), line:9:5, endln:10:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:9:15, endln:9:22
      |vpiParent:
      \_task: (work@mailbox::put), line:9:5, endln:10:12
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:12:5, endln:13:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: (work@mailbox::try_put)
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiFullName:work@mailbox::try_put
    |vpiIODecl:
    \_io_decl: (message), line:12:23, endln:12:30
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get), line:15:5, endln:16:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:15:19, endln:15:26
      |vpiParent:
      \_task: (work@mailbox::get), line:15:5, endln:16:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:18:5, endln:19:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiTypespec:
      \_int_typespec: , line:18:14, endln:18:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:18:31, endln:18:38
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek), line:21:5, endln:22:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:21:20, endln:21:27
      |vpiParent:
      \_task: (work@mailbox::peek), line:21:5, endln:22:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiTypespec:
      \_int_typespec: , line:24:14, endln:24:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::try_peek
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:24:31, endln:24:38
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:32:20, endln:32:28
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:32:30, endln:32:37
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), line:32:39, endln:32:46
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:32:48, endln:32:57
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), line:32:59, endln:32:65
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self), line:34:5, endln:34:11
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: (work@process::self), line:34:21, endln:34:28
      |vpiParent:
      \_function: (work@process::self), line:34:5, endln:34:11
      |vpiTypespec:
      \_class_typespec: , line:34:21, endln:34:28
        |vpiClassDefn:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
      |vpiFullName:work@process::self
  |vpiMethod:
  \_function: (work@process::status), line:37:5, endln:38:16
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: (work@process::status), line:37:14, endln:37:19
      |vpiParent:
      \_function: (work@process::status), line:37:5, endln:38:16
      |vpiTypespec:
      \_enum_typespec: (state), line:32:5, endln:32:74
        |vpiParent:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
        |vpiName:state
        |vpiEnumConst:
        \_enum_const: (FINISHED), line:32:20, endln:32:28
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:FINISHED
          |INT:0
          |vpiDecompile:0
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (RUNNING), line:32:30, endln:32:37
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:RUNNING
          |INT:1
          |vpiDecompile:1
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (WAITING), line:32:39, endln:32:46
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:WAITING
          |INT:2
          |vpiDecompile:2
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (SUSPENDED), line:32:48, endln:32:57
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:SUSPENDED
          |INT:3
          |vpiDecompile:3
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (KILLED), line:32:59, endln:32:65
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:KILLED
          |INT:4
          |vpiDecompile:4
          |vpiSize:64
      |vpiFullName:work@process::status
  |vpiMethod:
  \_task: (work@process::kill), line:40:5, endln:41:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::await), line:43:5, endln:44:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::suspend), line:46:5, endln:47:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::resume), line:49:5, endln:50:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
|uhdmallClasses:
\_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:57:5, endln:58:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@semaphore::new), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
      |vpiFullName:work@semaphore::new
    |vpiIODecl:
    \_io_decl: (keyCount), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:57:33, endln:57:34
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:57:18, endln:57:21
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put), line:60:5, endln:61:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:60:18, endln:60:26
      |vpiParent:
      \_task: (work@semaphore::put), line:60:5, endln:61:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:60:29, endln:60:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:60:14, endln:60:17
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get), line:63:5, endln:64:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:63:18, endln:63:26
      |vpiParent:
      \_task: (work@semaphore::get), line:63:5, endln:64:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:63:29, endln:63:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:63:14, endln:63:17
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:66:5, endln:67:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiTypespec:
      \_int_typespec: , line:66:14, endln:66:17
        |vpiSigned:1
      |vpiFullName:work@semaphore::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:66:30, endln:66:38
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:66:41, endln:66:42
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:66:26, endln:66:29
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/2DFunctionArg/top.sv, line:1:1, endln:10:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiTaskFunc:
  \_function: (work@top.my_func), line:4:4, endln:6:15
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/2DFunctionArg/top.sv, line:1:1, endln:10:10
    |vpiName:my_func
    |vpiFullName:work@top.my_func
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_logic_var: (work@top.my_func), line:4:23, endln:4:28
      |vpiParent:
      \_function: (work@top.my_func), line:4:4, endln:6:15
      |vpiTypespec:
      \_logic_typespec: , line:4:23, endln:4:28
      |vpiFullName:work@top.my_func
    |vpiIODecl:
    \_io_decl: (arg), line:4:54, endln:4:57
      |vpiParent:
      \_function: (work@top.my_func), line:4:4, endln:6:15
      |vpiDirection:1
      |vpiName:arg
      |vpiTypedef:
      \_logic_typespec: , line:4:37, endln:4:42
        |vpiRange:
        \_range: , line:4:43, endln:4:48
          |vpiParent:
          \_logic_typespec: , line:4:37, endln:4:42
          |vpiLeftRange:
          \_constant: , line:4:44, endln:4:45
            |vpiParent:
            \_range: , line:4:43, endln:4:48
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:4:46, endln:4:47
            |vpiParent:
            \_range: , line:4:43, endln:4:48
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiRange:
        \_range: , line:4:48, endln:4:53
          |vpiParent:
          \_logic_typespec: , line:4:37, endln:4:42
          |vpiLeftRange:
          \_constant: , line:4:49, endln:4:50
            |vpiParent:
            \_range: , line:4:48, endln:4:53
            |vpiDecompile:3
            |vpiSize:64
            |UINT:3
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:4:51, endln:4:52
            |vpiParent:
            \_range: , line:4:48, endln:4:53
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
    |vpiStmt:
    \_return_stmt: , line:5:7, endln:5:13
      |vpiParent:
      \_function: (work@top.my_func), line:4:4, endln:6:15
      |vpiCondition:
      \_var_select: (work@top.my_func.arg), line:5:14, endln:5:23
        |vpiParent:
        \_return_stmt: , line:5:7, endln:5:13
        |vpiName:arg
        |vpiFullName:work@top.my_func.arg
        |vpiActual:
        \_io_decl: (arg), line:4:54, endln:4:57
        |vpiIndex:
        \_constant: , line:5:18, endln:5:19
          |vpiParent:
          \_var_select: (work@top.my_func.arg), line:5:14, endln:5:23
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiIndex:
        \_constant: , line:5:21, endln:5:22
          |vpiParent:
          \_var_select: (work@top.my_func.arg), line:5:14, endln:5:23
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/2DFunctionArg/top.sv, line:1:1, endln:10:10
  |vpiNet:
  \_logic_net: (work@top.a), line:1:25, endln:1:26
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/2DFunctionArg/top.sv, line:1:1, endln:10:10
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.x), line:2:22, endln:2:23
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/2DFunctionArg/top.sv, line:1:1, endln:10:10
    |vpiTypespec:
    \_logic_typespec: , line:2:5, endln:2:38
      |vpiRange:
      \_range: , line:2:11, endln:2:16
        |vpiParent:
        \_logic_typespec: , line:2:5, endln:2:38
        |vpiLeftRange:
        \_constant: , line:2:12, endln:2:13
          |vpiParent:
          \_range: , line:2:11, endln:2:16
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:14, endln:2:15
          |vpiParent:
          \_range: , line:2:11, endln:2:16
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiRange:
      \_range: , line:2:16, endln:2:21
        |vpiParent:
        \_logic_typespec: , line:2:5, endln:2:38
        |vpiLeftRange:
        \_constant: , line:2:17, endln:2:18
          |vpiParent:
          \_range: , line:2:16, endln:2:21
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:19, endln:2:20
          |vpiParent:
          \_range: , line:2:16, endln:2:21
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:x
    |vpiFullName:work@top.x
    |vpiNetType:36
  |vpiPort:
  \_port: (a), line:1:25, endln:1:26
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/2DFunctionArg/top.sv, line:1:1, endln:10:10
    |vpiName:a
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.a.a), line:1:25, endln:1:26
      |vpiParent:
      \_port: (a), line:1:25, endln:1:26
      |vpiName:a
      |vpiFullName:work@top.a.a
      |vpiActual:
      \_logic_net: (work@top.a), line:1:25, endln:1:26
    |vpiTypedef:
    \_logic_typespec: , line:1:19, endln:1:24
  |vpiContAssign:
  \_cont_assign: , line:8:11, endln:8:25
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/2DFunctionArg/top.sv, line:1:1, endln:10:10
    |vpiRhs:
    \_func_call: (my_func), line:8:15, endln:8:25
      |vpiParent:
      \_cont_assign: , line:8:11, endln:8:25
      |vpiArgument:
      \_ref_obj: (work@top.x), line:8:23, endln:8:24
        |vpiParent:
        \_func_call: (my_func), line:8:15, endln:8:25
        |vpiTypespec:
        \_logic_typespec: , line:4:37, endln:4:42
        |vpiName:x
        |vpiFullName:work@top.x
        |vpiActual:
        \_logic_net: (work@top.x), line:2:22, endln:2:23
      |vpiName:my_func
      |vpiFunction:
      \_function: (work@top.my_func), line:4:4, endln:6:15
    |vpiLhs:
    \_ref_obj: (work@top.a), line:8:11, endln:8:12
      |vpiParent:
      \_cont_assign: , line:8:11, endln:8:25
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_logic_net: (work@top.a), line:1:25, endln:1:26
|uhdmtopModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/2DFunctionArg/top.sv, line:1:1, endln:10:10
  |vpiName:work@top
  |vpiVariables:
  \_logic_var: (work@top.x), line:2:22, endln:2:38
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/2DFunctionArg/top.sv, line:1:1, endln:10:10
    |vpiTypespec:
    \_logic_typespec: , line:2:5, endln:2:21
      |vpiParent:
      \_logic_var: (work@top.x), line:2:22, endln:2:38
      |vpiRange:
      \_range: , line:2:11, endln:2:16
        |vpiParent:
        \_logic_typespec: , line:2:5, endln:2:21
        |vpiLeftRange:
        \_constant: , line:2:12, endln:2:13
          |vpiParent:
          \_range: , line:2:11, endln:2:16
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:14, endln:2:15
          |vpiParent:
          \_range: , line:2:11, endln:2:16
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiRange:
      \_range: , line:2:16, endln:2:21
        |vpiParent:
        \_logic_typespec: , line:2:5, endln:2:21
        |vpiLeftRange:
        \_constant: , line:2:17, endln:2:18
          |vpiParent:
          \_range: , line:2:16, endln:2:21
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:19, endln:2:20
          |vpiParent:
          \_range: , line:2:16, endln:2:21
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:x
    |vpiFullName:work@top.x
    |vpiVisibility:1
    |vpiExpr:
    \_operation: , line:2:26, endln:2:38
      |vpiParent:
      \_logic_var: (work@top.x), line:2:22, endln:2:38
      |vpiOpType:33
      |vpiOperand:
      \_constant: , line:2:27, endln:2:31
        |vpiDecompile:4'hF
        |vpiSize:4
        |HEX:F
        |vpiConstType:5
      |vpiOperand:
      \_constant: , line:2:33, endln:2:37
        |vpiDecompile:4'hF
        |vpiSize:4
        |HEX:F
        |vpiConstType:5
    |vpiRange:
    \_range: , line:2:11, endln:2:16
      |vpiParent:
      \_logic_var: (work@top.x), line:2:22, endln:2:38
      |vpiLeftRange:
      \_constant: , line:2:12, endln:2:13
        |vpiParent:
        \_range: , line:2:11, endln:2:16
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:2:14, endln:2:15
        |vpiParent:
        \_range: , line:2:11, endln:2:16
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiRange:
    \_range: , line:2:16, endln:2:21
      |vpiParent:
      \_logic_var: (work@top.x), line:2:22, endln:2:38
      |vpiLeftRange:
      \_constant: , line:2:17, endln:2:18
        |vpiParent:
        \_range: , line:2:16, endln:2:21
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:2:19, endln:2:20
        |vpiParent:
        \_range: , line:2:16, endln:2:21
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTaskFunc:
  \_function: (work@top.my_func), line:4:4, endln:6:15
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/2DFunctionArg/top.sv, line:1:1, endln:10:10
    |vpiName:my_func
    |vpiFullName:work@top.my_func
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_logic_var: (work@top.my_func), line:4:23, endln:4:28
    |vpiIODecl:
    \_io_decl: (arg), line:4:54, endln:4:57
      |vpiParent:
      \_function: (work@top.my_func), line:4:4, endln:6:15
      |vpiDirection:1
      |vpiName:arg
      |vpiTypedef:
      \_logic_typespec: , line:4:37, endln:4:42
    |vpiStmt:
    \_return_stmt: , line:5:7, endln:5:13
      |vpiParent:
      \_function: (work@top.my_func), line:4:4, endln:6:15
      |vpiCondition:
      \_var_select: (work@top.my_func.arg), line:5:14, endln:5:23
        |vpiParent:
        \_return_stmt: , line:5:7, endln:5:13
        |vpiName:arg
        |vpiFullName:work@top.my_func.arg
        |vpiActual:
        \_io_decl: (arg), line:4:54, endln:4:57
        |vpiIndex:
        \_constant: , line:5:18, endln:5:19
        |vpiIndex:
        \_constant: , line:5:21, endln:5:22
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/2DFunctionArg/top.sv, line:1:1, endln:10:10
  |vpiNet:
  \_logic_net: (work@top.a), line:1:25, endln:1:26
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/2DFunctionArg/top.sv, line:1:1, endln:10:10
    |vpiTypespec:
    \_logic_typespec: , line:1:19, endln:1:24
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiNetType:36
  |vpiTopModule:1
  |vpiPort:
  \_port: (a), line:1:25, endln:1:26
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/2DFunctionArg/top.sv, line:1:1, endln:10:10
    |vpiName:a
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.a), line:1:25, endln:1:26
      |vpiParent:
      \_port: (a), line:1:25, endln:1:26
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_logic_net: (work@top.a), line:1:25, endln:1:26
    |vpiTypedef:
    \_logic_typespec: , line:1:19, endln:1:24
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/2DFunctionArg/top.sv, line:1:1, endln:10:10
  |vpiContAssign:
  \_cont_assign: , line:8:11, endln:8:25
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/2DFunctionArg/top.sv, line:1:1, endln:10:10
    |vpiRhs:
    \_func_call: (my_func), line:8:15, endln:8:25
      |vpiParent:
      \_cont_assign: , line:8:11, endln:8:25
      |vpiArgument:
      \_ref_obj: (work@top.x), line:8:23, endln:8:24
        |vpiParent:
        \_func_call: (my_func), line:8:15, endln:8:25
        |vpiTypespec:
        \_logic_typespec: , line:4:37, endln:4:42
        |vpiName:x
        |vpiFullName:work@top.x
        |vpiActual:
        \_logic_var: (work@top.x), line:2:22, endln:2:38
      |vpiName:my_func
      |vpiFunction:
      \_function: (work@top.my_func), line:4:4, endln:6:15
    |vpiLhs:
    \_ref_obj: (work@top.a), line:8:11, endln:8:12
      |vpiParent:
      \_cont_assign: , line:8:11, endln:8:25
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_logic_net: (work@top.a), line:1:25, endln:1:26
Object 'work@top' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'a' of type 'logic_net'
    Object 'x' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
  Object 'work@top' of type 'module_inst'
    Object 'a' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'a' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'my_func' of type 'function'
      Object '' of type 'logic_var'
        Object '' of type 'logic_typespec'
      Object 'arg' of type 'io_decl'
        Object '' of type 'logic_typespec'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
      Object '' of type 'return_stmt'
        Object 'arg' of type 'var_select'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'a' of type 'ref_obj'
      Object 'my_func' of type 'func_call'
        Object 'x' of type 'ref_obj'
    Object 'x' of type 'logic_var'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
      Object '' of type 'operation'
        Object '' of type 'constant'
        Object '' of type 'constant'
Generating RTLIL representation for module `\top'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/2DFunctionArg/top.sv:1.1-10.10> str='\top'
      AST_WIRE <UHDM-integration-tests/tests/2DFunctionArg/top.sv:1.25-1.26> str='\a' output logic port=1 range=[0:0]
      AST_WIRE <UHDM-integration-tests/tests/2DFunctionArg/top.sv:2.22-2.38> str='\x' logic multirange=[ 0 4 0 2 ] multirange_swapped=[ 0 0 ]
        AST_RANGE <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> range=[7:0]
          AST_CONSTANT <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> bits='00000000000000000000000000000111'(32) signed range=[31:0] int=7
          AST_CONSTANT <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_FUNCTION <UHDM-integration-tests/tests/2DFunctionArg/top.sv:4.4-6.15> str='\my_func'
        AST_WIRE <UHDM-integration-tests/tests/2DFunctionArg/top.sv:4.23-4.28> str='\my_func' logic range=[0:0]
        AST_WIRE <UHDM-integration-tests/tests/2DFunctionArg/top.sv:4.54-4.57> str='\arg' input logic port=2 multirange=[ 0 4 0 2 ] multirange_swapped=[ 0 0 ]
          AST_RANGE <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> range=[7:0]
            AST_CONSTANT <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> bits='00000000000000000000000000000111'(32) signed range=[31:0] int=7
            AST_CONSTANT <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
        AST_ASSIGN_EQ <UHDM-integration-tests/tests/2DFunctionArg/top.sv:5.7-5.13>
          AST_IDENTIFIER <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> str='\my_func'
          AST_IDENTIFIER <UHDM-integration-tests/tests/2DFunctionArg/top.sv:5.14-5.23> str='\arg' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0>
              AST_SUB <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0>
                AST_ADD <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0>
                  AST_ADD <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0>
                    AST_MUL <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                      AST_CONSTANT <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                    AST_MUL <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                      AST_CONSTANT <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                  AST_SUB <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0>
                    AST_MUL <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0>
                      AST_ADD <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0>
                        AST_CONSTANT <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                        AST_CONSTANT <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                      AST_CONSTANT <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_CONSTANT <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                AST_MUL <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0>
                  AST_CONSTANT <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                  AST_CONSTANT <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
              AST_ADD <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0>
                AST_MUL <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0>
                  AST_CONSTANT <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                  AST_CONSTANT <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                AST_MUL <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0>
                  AST_CONSTANT <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                  AST_CONSTANT <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
      AST_ASSIGN <UHDM-integration-tests/tests/2DFunctionArg/top.sv:8.11-8.25>
        AST_IDENTIFIER <UHDM-integration-tests/tests/2DFunctionArg/top.sv:8.11-8.12> str='\a'
        AST_FCALL <UHDM-integration-tests/tests/2DFunctionArg/top.sv:8.15-8.25> str='\top.my_func'
          AST_IDENTIFIER <UHDM-integration-tests/tests/2DFunctionArg/top.sv:8.23-8.24> str='\x'
      AST_INITIAL <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0>
        AST_BLOCK <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0>
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0>
            AST_IDENTIFIER <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> str='\x'
            AST_CONCAT <UHDM-integration-tests/tests/2DFunctionArg/top.sv:2.26-2.38>
              AST_CONSTANT <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> bits='1111'(4) range=[3:0] int=15
              AST_CONSTANT <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> bits='1111'(4) range=[3:0] int=15
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module top(a);
      output a;
      wire [7:0] x;
      /** AST_FUNCTION **/
      assign a = /** AST_FCALL **/;
      initial
        x = {4'b 1111, 4'b 1111};
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/2DFunctionArg/top.sv:1.1-10.10> str='\top' basic_prep
      AST_WIRE <UHDM-integration-tests/tests/2DFunctionArg/top.sv:1.25-1.26> str='\a' output logic basic_prep port=1 range=[0:0]
      AST_WIRE <UHDM-integration-tests/tests/2DFunctionArg/top.sv:2.22-2.38> str='\x' logic reg basic_prep range=[7:0] multirange=[ 0 4 0 2 ] multirange_swapped=[ 0 0 ]
        AST_RANGE <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> basic_prep range=[7:0]
          AST_CONSTANT <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> bits='00000000000000000000000000000111'(32) signed basic_prep range=[31:0] int=7
          AST_CONSTANT <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_FUNCTION <UHDM-integration-tests/tests/2DFunctionArg/top.sv:4.4-6.15> str='\my_func'
        AST_WIRE <UHDM-integration-tests/tests/2DFunctionArg/top.sv:4.23-4.28> str='\my_func' logic range=[0:0]
        AST_WIRE <UHDM-integration-tests/tests/2DFunctionArg/top.sv:4.54-4.57> str='\arg' input logic port=2 multirange=[ 0 4 0 2 ] multirange_swapped=[ 0 0 ]
          AST_RANGE <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> range=[7:0]
            AST_CONSTANT <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> bits='00000000000000000000000000000111'(32) signed range=[31:0] int=7
            AST_CONSTANT <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
        AST_ASSIGN_EQ <UHDM-integration-tests/tests/2DFunctionArg/top.sv:5.7-5.13>
          AST_IDENTIFIER <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> str='\my_func'
          AST_IDENTIFIER <UHDM-integration-tests/tests/2DFunctionArg/top.sv:5.14-5.23> str='\arg' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0>
              AST_SUB <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0>
                AST_ADD <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0>
                  AST_ADD <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0>
                    AST_MUL <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                      AST_CONSTANT <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                    AST_MUL <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                      AST_CONSTANT <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                  AST_SUB <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0>
                    AST_MUL <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0>
                      AST_ADD <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0>
                        AST_CONSTANT <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                        AST_CONSTANT <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                      AST_CONSTANT <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_CONSTANT <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                AST_MUL <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0>
                  AST_CONSTANT <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                  AST_CONSTANT <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
              AST_ADD <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0>
                AST_MUL <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0>
                  AST_CONSTANT <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                  AST_CONSTANT <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                AST_MUL <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0>
                  AST_CONSTANT <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                  AST_CONSTANT <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
      AST_ASSIGN <UHDM-integration-tests/tests/2DFunctionArg/top.sv:8.11-8.25> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/2DFunctionArg/top.sv:8.11-8.12> str='\a' basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/2DFunctionArg/top.sv:8.15-8.25> str='\my_func$func$UHDM-integration-tests/tests/2DFunctionArg/top.sv:8$1.$result' basic_prep
      AST_INITIAL <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> basic_prep
        AST_BLOCK <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> basic_prep
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> basic_prep
            AST_IDENTIFIER <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> str='\x' basic_prep
            AST_CONSTANT <UHDM-integration-tests/tests/2DFunctionArg/top.sv:2.26-2.38> bits='11111111'(8) basic_prep range=[7:0] int=255
      AST_WIRE <UHDM-integration-tests/tests/2DFunctionArg/top.sv:4.23-4.28> str='\my_func$func$UHDM-integration-tests/tests/2DFunctionArg/top.sv:8$1.$result' logic reg basic_prep range=[0:0]
      AST_ALWAYS <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> basic_prep
        AST_BLOCK <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> basic_prep
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> basic_prep
            AST_IDENTIFIER <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> str='\my_func$func$UHDM-integration-tests/tests/2DFunctionArg/top.sv:8$2.arg' basic_prep
            AST_IDENTIFIER <UHDM-integration-tests/tests/2DFunctionArg/top.sv:8.23-8.24> str='\x' basic_prep
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/2DFunctionArg/top.sv:5.7-5.13> basic_prep
            AST_IDENTIFIER <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> str='\my_func$func$UHDM-integration-tests/tests/2DFunctionArg/top.sv:8$2.$result' basic_prep
            AST_IDENTIFIER <UHDM-integration-tests/tests/2DFunctionArg/top.sv:5.14-5.23> str='\my_func$func$UHDM-integration-tests/tests/2DFunctionArg/top.sv:8$2.arg' basic_prep
              AST_RANGE <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> basic_prep range=[0:0]
                AST_CONSTANT <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) basic_prep range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) basic_prep range=[31:0]
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> basic_prep
            AST_IDENTIFIER <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> str='\my_func$func$UHDM-integration-tests/tests/2DFunctionArg/top.sv:8$1.$result' basic_prep
            AST_IDENTIFIER <UHDM-integration-tests/tests/2DFunctionArg/top.sv:8.15-8.25> str='\my_func$func$UHDM-integration-tests/tests/2DFunctionArg/top.sv:8$2.$result' basic_prep
      AST_WIRE <UHDM-integration-tests/tests/2DFunctionArg/top.sv:4.23-4.28> str='\my_func$func$UHDM-integration-tests/tests/2DFunctionArg/top.sv:8$2.$result' logic reg basic_prep range=[0:0]
        ATTR \nosync:
          AST_CONSTANT <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) basic_prep range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/2DFunctionArg/top.sv:4.54-4.57> str='\my_func$func$UHDM-integration-tests/tests/2DFunctionArg/top.sv:8$2.arg' logic reg basic_prep range=[7:0] multirange=[ 0 4 0 2 ] multirange_swapped=[ 0 0 ]
        ATTR \nosync:
          AST_CONSTANT <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) basic_prep range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> basic_prep range=[7:0]
          AST_CONSTANT <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> bits='00000000000000000000000000000111'(32) signed basic_prep range=[31:0] int=7
          AST_CONSTANT <UHDM-integration-tests/tests/2DFunctionArg/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module top(a);
      output a;
      reg [7:0] x;
      reg \my_func$func$UHDM-integration-tests/tests/2DFunctionArg/top.sv:8$1.$result ;
      (* nosync = 1 *)
      reg \my_func$func$UHDM-integration-tests/tests/2DFunctionArg/top.sv:8$2.$result ;
      (* nosync = 1 *)
      reg [7:0] \my_func$func$UHDM-integration-tests/tests/2DFunctionArg/top.sv:8$2.arg ;
      /** AST_FUNCTION **/
      assign a = \my_func$func$UHDM-integration-tests/tests/2DFunctionArg/top.sv:8$1.$result ;
      initial
        x = 8'b 11111111;
      always @*
        begin
          \my_func$func$UHDM-integration-tests/tests/2DFunctionArg/top.sv:8$2.arg  = x;
          \my_func$func$UHDM-integration-tests/tests/2DFunctionArg/top.sv:8$2.$result  = \my_func$func$UHDM-integration-tests/tests/2DFunctionArg/top.sv:8$2.arg [0:0];
          \my_func$func$UHDM-integration-tests/tests/2DFunctionArg/top.sv:8$1.$result  = \my_func$func$UHDM-integration-tests/tests/2DFunctionArg/top.sv:8$2.$result ;
        end
    endmodule
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 4 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\top.$proc$UHDM-integration-tests/tests/2DFunctionArg/top.sv:0$7'.
Creating decoders for process `\top.$proc$UHDM-integration-tests/tests/2DFunctionArg/top.sv:0$3'.

3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\top.\x' from process `\top.$proc$UHDM-integration-tests/tests/2DFunctionArg/top.sv:0$7'.
No latch inferred for signal `\top.\my_func$func$UHDM-integration-tests/tests/2DFunctionArg/top.sv:8$1.$result' from process `\top.$proc$UHDM-integration-tests/tests/2DFunctionArg/top.sv:0$3'.
No latch inferred for signal `\top.\my_func$func$UHDM-integration-tests/tests/2DFunctionArg/top.sv:8$2.$result' from process `\top.$proc$UHDM-integration-tests/tests/2DFunctionArg/top.sv:0$3'.
No latch inferred for signal `\top.\my_func$func$UHDM-integration-tests/tests/2DFunctionArg/top.sv:8$2.arg' from process `\top.$proc$UHDM-integration-tests/tests/2DFunctionArg/top.sv:0$3'.

3.9. Executing PROC_DFF pass (convert process syncs to FFs).

3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `top.$proc$UHDM-integration-tests/tests/2DFunctionArg/top.sv:0$7'.
Removing empty process `top.$proc$UHDM-integration-tests/tests/2DFunctionArg/top.sv:0$3'.
Cleaned up 0 empty switches.

3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Executing SAT pass (solving SAT problems in the circuit).

Setting up time step 1:
Final constraint equation: { } = { }
Imported 0 cells to SAT database.
No constraints for initial state found.


Setting up time step 1:
Final constraint equation: { } = { }
Imported 0 cells to SAT database.

** Trying induction with length 1 **

Setting up time step 2:
Final constraint equation: { } = { }
Imported 0 cells to SAT database.
Import show expression: \a
Import show expression: \my_func$func$UHDM-integration-tests/tests/2DFunctionArg/top.sv:8$2.arg
Import show expression: \x

[base case 1] Solving problem with 2 variables and 4 clauses..
Base case for induction length 1 proven.

Setting up time step 2:
Final constraint equation: { } = { }
Imported 0 cells to SAT database.
Import show expression: \a
Import show expression: \my_func$func$UHDM-integration-tests/tests/2DFunctionArg/top.sv:8$2.arg
Import show expression: \x

[induction step 1] Solving problem with 2 variables and 5 clauses..
Induction step proven: SUCCESS!

                  /$$$$$$      /$$$$$$$$     /$$$$$$$    
                 /$$__  $$    | $$_____/    | $$__  $$   
                | $$  \ $$    | $$          | $$  \ $$   
                | $$  | $$    | $$$$$       | $$  | $$   
                | $$  | $$    | $$__/       | $$  | $$   
                | $$/$$ $$    | $$          | $$  | $$   
                |  $$$$$$/ /$$| $$$$$$$$ /$$| $$$$$$$//$$
                 \____ $$$|__/|________/|__/|_______/|__/
                       \__/                              

Yosys 0.30+16 (git sha1 8b2a00102, clang-15 15.0.7 -O0 -fsanitize-address-use-after-return=always -fsanitize-address-use-after-return=always -fPIC -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address)
