vendor_name = ModelSim
source_file = 1, C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/nRisc_core.v
source_file = 1, C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/program_counter.v
source_file = 1, C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/instructions_memory.v
source_file = 1, C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/mux_alpha.v
source_file = 1, C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v
source_file = 1, C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v
source_file = 1, C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v
source_file = 1, C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/memory.v
source_file = 1, C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/db/nRisc_core.cbx.xml
design_name = nRisc_core
instance = comp, \clock~input , clock~input, nRisc_core, 1
