                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ANSI-C Compiler
                              3 ; Version 3.0.0 #6037 (May 26 2011) (Linux)
                              4 ; This file was generated Thu Oct 18 21:21:22 2018
                              5 ;--------------------------------------------------------
                              6 	.module cal_top
                              7 	.optsdcc -mmcs51 --model-small
                              8 	
                              9 ;--------------------------------------------------------
                             10 ; Public variables in this module
                             11 ;--------------------------------------------------------
                             12 	.globl _TF2
                             13 	.globl _TI
                             14 	.globl _RI
                             15 	.globl _EX12
                             16 	.globl _EX11
                             17 	.globl _EX10
                             18 	.globl _EX9
                             19 	.globl _EX8
                             20 	.globl _ES1
                             21 	.globl _PS1
                             22 	.globl _EX6
                             23 	.globl _EX5
                             24 	.globl _EX4
                             25 	.globl _EX3
                             26 	.globl _EX2
                             27 	.globl _EX7
                             28 	.globl _EA
                             29 	.globl _WDT
                             30 	.globl _ET2
                             31 	.globl _ES
                             32 	.globl _ET1
                             33 	.globl _EX1
                             34 	.globl _ET0
                             35 	.globl _EX0
                             36 	.globl _TF1
                             37 	.globl _TR1
                             38 	.globl _TF0
                             39 	.globl _TR0
                             40 	.globl _IE1
                             41 	.globl _IT1
                             42 	.globl _IE0
                             43 	.globl _IT0
                             44 	.globl _P3_7
                             45 	.globl _P3_6
                             46 	.globl _P3_5
                             47 	.globl _P3_4
                             48 	.globl _P3_3
                             49 	.globl _P3_2
                             50 	.globl _P3_1
                             51 	.globl _P3_0
                             52 	.globl _P2_7
                             53 	.globl _P2_6
                             54 	.globl _P2_5
                             55 	.globl _P2_4
                             56 	.globl _P2_3
                             57 	.globl _P2_2
                             58 	.globl _P2_1
                             59 	.globl _P2_0
                             60 	.globl _P1_7
                             61 	.globl _P1_6
                             62 	.globl _P1_5
                             63 	.globl _P1_4
                             64 	.globl _P1_3
                             65 	.globl _P1_2
                             66 	.globl _P1_1
                             67 	.globl _P1_0
                             68 	.globl _P0_7
                             69 	.globl _P0_6
                             70 	.globl _P0_5
                             71 	.globl _P0_4
                             72 	.globl _P0_3
                             73 	.globl _P0_2
                             74 	.globl _P0_1
                             75 	.globl _P0_0
                             76 	.globl _DMAC
                             77 	.globl _DMATA
                             78 	.globl _DMASA
                             79 	.globl _TMR2
                             80 	.globl _TMR1
                             81 	.globl _TMR0
                             82 	.globl _SRST
                             83 	.globl _B
                             84 	.globl _EIE
                             85 	.globl _ACC
                             86 	.globl _ADCON
                             87 	.globl _PSW
                             88 	.globl _TH2
                             89 	.globl _TL2
                             90 	.globl _RCAP2H
                             91 	.globl _RCAP2L
                             92 	.globl _T2CON
                             93 	.globl _CCEN
                             94 	.globl _IRCON
                             95 	.globl _S0RELH
                             96 	.globl _IP1
                             97 	.globl _IEN1
                             98 	.globl _DMAM1
                             99 	.globl _DMAM0
                            100 	.globl _DMASEL
                            101 	.globl _DMAC2
                            102 	.globl _DMAC1
                            103 	.globl _DMAC0
                            104 	.globl _P3
                            105 	.globl _S0RELL
                            106 	.globl _IP0
                            107 	.globl _IEN0
                            108 	.globl _DMAT2
                            109 	.globl _DMAT1
                            110 	.globl _DMAT0
                            111 	.globl _DMAS2
                            112 	.globl _DMAS1
                            113 	.globl _DMAS0
                            114 	.globl _P2
                            115 	.globl _IEN2
                            116 	.globl _SBUF
                            117 	.globl _SCON
                            118 	.globl _PSBANK
                            119 	.globl _DPS
                            120 	.globl _P1
                            121 	.globl _CKCON
                            122 	.globl _TH1
                            123 	.globl _TH0
                            124 	.globl _TL1
                            125 	.globl _TL0
                            126 	.globl _TMOD
                            127 	.globl _TCON
                            128 	.globl _PCON
                            129 	.globl _WDTREL
                            130 	.globl _DPH
                            131 	.globl _DPL
                            132 	.globl _P0
                            133 	.globl _sq_thrs_ratio_tb
                            134 	.globl _train_save_tb
                            135 	.globl _tx_tb
                            136 	.globl _UPHY_ANAREG_REV_0
                            137 	.globl _dfe_sm_save
                            138 	.globl _dfe_sm_dc
                            139 	.globl _dfe_sm
                            140 	.globl _cds28
                            141 	.globl _lnx_calx_align90_gm
                            142 	.globl _lnx_calx_align90_dac
                            143 	.globl _lnx_calx_align90_dummy_clk
                            144 	.globl _lnx_calx_eom_dpher
                            145 	.globl _lnx_calx_vdda_dll_eom_sel
                            146 	.globl _lnx_calx_dll_eom_gmsel
                            147 	.globl _lnx_calx_vdda_dll_sel
                            148 	.globl _lnx_calx_dll_gmsel
                            149 	.globl _lnx_calx_rxdcc_dll_hg
                            150 	.globl _lnx_calx_rxdcc_dll
                            151 	.globl _lnx_calx_txdcc_hg
                            152 	.globl _lnx_calx_txdcc
                            153 	.globl _lnx_calx_txdcc_pdiv_hg
                            154 	.globl _lnx_calx_txdcc_pdiv
                            155 	.globl _lnx_spdoft_tx_preset_index_lane
                            156 	.globl _lnx_cal_sellv_rxeomclk
                            157 	.globl _lnx_cal_sellv_rxsampler
                            158 	.globl _lnx_cal_sellv_txpre
                            159 	.globl _lnx_cal_sellv_rxdataclk
                            160 	.globl _lnx_cal_sellv_txclk
                            161 	.globl _lnx_cal_sellv_txdata
                            162 	.globl _lnx_cal_align90_gm
                            163 	.globl _lnx_cal_align90_dac
                            164 	.globl _lnx_cal_align90_dummy_clk
                            165 	.globl _lnx_cal_eom_dpher
                            166 	.globl _lnx_cal_vdda_dll_eom_sel
                            167 	.globl _lnx_cal_dll_eom_gmsel
                            168 	.globl _lnx_cal_vdda_dll_sel
                            169 	.globl _lnx_cal_dll_gmsel
                            170 	.globl _lnx_cal_rxdcc_eom_hg
                            171 	.globl _lnx_cal_rxdcc_eom
                            172 	.globl _lnx_cal_rxdcc_data_hg
                            173 	.globl _lnx_cal_rxdcc_data
                            174 	.globl _lnx_cal_rxdcc_dll_hg
                            175 	.globl _lnx_cal_rxdcc_dll
                            176 	.globl _lnx_cal_txdcc_hg
                            177 	.globl _lnx_cal_txdcc
                            178 	.globl _lnx_cal_txdcc_pdiv_hg
                            179 	.globl _lnx_cal_txdcc_pdiv
                            180 	.globl _cmx_cal_sllp_dac_fine_ring
                            181 	.globl _cmx_cal_pll_sllp_dac_coarse_ring
                            182 	.globl _cmx_cal_pll_speed_ring
                            183 	.globl _cmx_cal_plldcc
                            184 	.globl _cmx_cal_lccap_lsb
                            185 	.globl _cmx_cal_lccap_msb
                            186 	.globl _cmx_cal_lcvco_dac_msb
                            187 	.globl _cmx_cal_lcvco_dac_lsb
                            188 	.globl _cmx_cal_lcvco_dac
                            189 	.globl _local_tx_preset_tb
                            190 	.globl _train_g0_index
                            191 	.globl _train_g1_index
                            192 	.globl _train_gn1_index
                            193 	.globl _phase_save
                            194 	.globl _txffe_save
                            195 	.globl _rc_save
                            196 	.globl _phy_mode_lane_table
                            197 	.globl _speedtable
                            198 	.globl _min_gen
                            199 	.globl _max_gen
                            200 	.globl _phy_mode_cmn_table
                            201 	.globl _ring_speedtable
                            202 	.globl _lc_speedtable
                            203 	.globl _TXTRAIN_IF_REG0
                            204 	.globl _CDS_READ_MISC1
                            205 	.globl _CDS_READ_MISC0
                            206 	.globl _DFE_READ_F0D_RIGHT_ODD
                            207 	.globl _DFE_READ_F0D_RIGHT_EVEN
                            208 	.globl _DFE_READ_F0D_LEFT_ODD
                            209 	.globl _DFE_READ_F0D_LEFT_EVEN
                            210 	.globl _DFE_READ_F0D_ODD
                            211 	.globl _DFE_READ_F0D_EVEN
                            212 	.globl _DFE_READ_F0B_ODD
                            213 	.globl _DFE_READ_F0B_EVEN
                            214 	.globl _DFE_READ_F0A_ODD
                            215 	.globl _DFE_READ_F0A_EVEN
                            216 	.globl _DFE_READ_ODD_REG8
                            217 	.globl _DFE_READ_EVEN_REG8
                            218 	.globl _DFE_READ_ODD_REG7
                            219 	.globl _DFE_READ_ODD_REG6
                            220 	.globl _DFE_READ_ODD_REG5
                            221 	.globl _DFE_READ_ODD_REG4
                            222 	.globl _DFE_READ_ODD_REG3
                            223 	.globl _DFE_READ_ODD_REG2
                            224 	.globl _DFE_READ_ODD_REG1
                            225 	.globl _DFE_READ_ODD_REG0
                            226 	.globl _DFE_READ_EVEN_REG7
                            227 	.globl _DFE_READ_EVEN_REG6
                            228 	.globl _DFE_READ_EVEN_REG5
                            229 	.globl _DFE_READ_EVEN_REG4
                            230 	.globl _DFE_READ_EVEN_REG3
                            231 	.globl _DFE_READ_EVEN_REG2
                            232 	.globl _DFE_READ_EVEN_REG1
                            233 	.globl _DFE_READ_EVEN_REG0
                            234 	.globl _TX_TRAIN_IF_REG8
                            235 	.globl _TX_TRAIN_CTRL_LANE
                            236 	.globl _TX_TRAIN_IF_REG7
                            237 	.globl _TX_TRAIN_IF_REG6
                            238 	.globl _TX_TRAIN_IF_REG5
                            239 	.globl _TX_TRAIN_IF_REG4
                            240 	.globl _TRX_TRAIN_IF_INTERRUPT_CLEAR_LANE
                            241 	.globl _TRX_TRAIN_IF_INTERRUPT_MASK0_LANE
                            242 	.globl _TRX_TRAIN_IF_INTERRUPT_LANE
                            243 	.globl _TX_AMP_CTRL_REG0
                            244 	.globl _TX_DRV_RD_OUT_REG0
                            245 	.globl _LINK_TRAIN_MODE0
                            246 	.globl _TX_EMPH_CTRL_REG0
                            247 	.globl _TX_TRAIN_DEFAULT_REG5
                            248 	.globl _TX_TRAIN_DEFAULT_REG4
                            249 	.globl _TX_TRAIN_DEFAULT_REG3
                            250 	.globl _TX_TRAIN_DEFAULT_REG2
                            251 	.globl _TX_TRAIN_DEFAULT_REG1
                            252 	.globl _TX_TRAIN_DEFAULT_REG0
                            253 	.globl _TX_TRAIN_DRIVER_REG2
                            254 	.globl _TX_TRAIN_DRIVER_REG1
                            255 	.globl _TX_TRAIN_DRIVER_REG0
                            256 	.globl _TX_TRAIN_PATTTERN_REG0
                            257 	.globl _TX_TRAIN_IF_REG3
                            258 	.globl _TX_TRAIN_IF_REG2
                            259 	.globl _TX_TRAIN_IF_REG1
                            260 	.globl _TX_TRAIN_IF_REG0
                            261 	.globl _DME_DEC_REG1
                            262 	.globl _DME_DEC_REG0
                            263 	.globl _DME_ENC_REG2
                            264 	.globl _DME_ENC_REG1
                            265 	.globl _DME_ENC_REG0
                            266 	.globl _END_XDAT_CMN
                            267 	.globl _MCU_INFO_13
                            268 	.globl _MCU_INFO_12
                            269 	.globl _MCU_INFO_5
                            270 	.globl _MCU_INFO_4
                            271 	.globl _SYNC_INFO
                            272 	.globl _CDS_EYE_CLK_THR
                            273 	.globl _TX_SAVE_4
                            274 	.globl _TX_SAVE_3
                            275 	.globl _TX_SAVE_2
                            276 	.globl _TX_SAVE_1
                            277 	.globl _TX_SAVE_0
                            278 	.globl _ETH_PRESET1_TB
                            279 	.globl _ETH_PRESET0_TB
                            280 	.globl _SAS_PRESET2_TB
                            281 	.globl _SAS_PRESET1_TB
                            282 	.globl _SAS_PRESET0_TB
                            283 	.globl _G_SELLV_RXSAMPLER
                            284 	.globl _G_SELLV_RXDATACLK
                            285 	.globl _G_SELLV_RXEOMCLK
                            286 	.globl _G_SELLV_TXPRE
                            287 	.globl _G_SELLV_TXDATA
                            288 	.globl _G_SELLV_TXCLK
                            289 	.globl _TIMER_SEL3
                            290 	.globl _TIMER_SEL2
                            291 	.globl _TIMER_SEL1
                            292 	.globl _MCU_CONFIG1
                            293 	.globl _LOOP_CNTS
                            294 	.globl _CAL_DATA1
                            295 	.globl _MCU_CONFIG
                            296 	.globl _CAL_STATUS_READ
                            297 	.globl _CAL_TIME_OUT_AND_DIS
                            298 	.globl _CON_CAL_STEP_SIZE5
                            299 	.globl _CON_CAL_STEP_SIZE4
                            300 	.globl _CON_CAL_STEP_SIZE3
                            301 	.globl _CON_CAL_STEP_SIZE2
                            302 	.globl _CON_CAL_STEP_SIZE1
                            303 	.globl _CONTROL_CONFIG9
                            304 	.globl _CONTROL_CONFIG8
                            305 	.globl _TRAIN_IF_CONFIG
                            306 	.globl _CAL_DATA0
                            307 	.globl _CONTROL_CONFIG7
                            308 	.globl _CONTROL_CONFIG6
                            309 	.globl _CONTROL_CONFIG5
                            310 	.globl _CONTROL_CONFIG4
                            311 	.globl _CONTROL_CONFIG3
                            312 	.globl _CONTROL_CONFIG2
                            313 	.globl _CONTROL_CONFIG1
                            314 	.globl _CONTROL_CONFIG0
                            315 	.globl _FW_REV
                            316 	.globl _CID_REG1
                            317 	.globl _CID_REG0
                            318 	.globl _CMN_MCU_REG
                            319 	.globl _SET_LANE_ISR
                            320 	.globl _CMN_ISR_MASK_1
                            321 	.globl _CMN_ISR_1
                            322 	.globl _CMN_MCU_TIMER3_CONTROL
                            323 	.globl _CMN_MCU_TIMER2_CONTROL
                            324 	.globl _CMN_MCU_TIMER1_CONTROL
                            325 	.globl _CMN_MCU_TIMER0_CONTROL
                            326 	.globl _CMN_MCU_TIMER_CTRL_5_LANE
                            327 	.globl _CMN_MCU_TIMER_CTRL_4_LANE
                            328 	.globl _CMN_MCU_TIMER_CTRL_3_LANE
                            329 	.globl _CMN_MCU_TIMER_CTRL_2_LANE
                            330 	.globl _CMN_MCU_TIMER_CONTROL
                            331 	.globl _CMN_CACHE_DEBUG1
                            332 	.globl _CMN_MCU_GPIO
                            333 	.globl _CMN_ISR_CLEAR_2
                            334 	.globl _CMN_ISR_MASK_2
                            335 	.globl _CMN_ISR_2
                            336 	.globl _MCU_INT_ADDR
                            337 	.globl _CMN_CACHE_DEBUG0
                            338 	.globl _MCU_SDT_CMN
                            339 	.globl _XDATA_MEM_CHECKSUM_CMN_2
                            340 	.globl _XDATA_MEM_CHECKSUM_CMN_1
                            341 	.globl _XDATA_MEM_CHECKSUM_CMN_0
                            342 	.globl _TEST5
                            343 	.globl _PM_CMN_REG2
                            344 	.globl _INPUT_CMN_PIN_REG3
                            345 	.globl __FIELDNAME_
                            346 	.globl _CMN_CALIBRATION
                            347 	.globl _OUTPUT_CMN_PIN_REG0
                            348 	.globl _SPD_CMN_REG1
                            349 	.globl _CLKGEN_CMN_REG1
                            350 	.globl _PLLCAL_REG1
                            351 	.globl _PLLCAL_REG0
                            352 	.globl _ANA_TSEN_CONTROL
                            353 	.globl _INPUT_CMN_PIN_REG2
                            354 	.globl _INPUT_CMN_PIN_REG1
                            355 	.globl _INPUT_CMN_PIN_REG0
                            356 	.globl _PM_CMN_REG1
                            357 	.globl _SYSTEM
                            358 	.globl _TEST4
                            359 	.globl _TEST3
                            360 	.globl _TEST2
                            361 	.globl _TEST1
                            362 	.globl _TEST0
                            363 	.globl _MCU_SYNC2
                            364 	.globl _MCU_SYNC1
                            365 	.globl _MEM_IRQ_CLEAR
                            366 	.globl _APB_CONTROL_REG
                            367 	.globl _ANA_IF_CMN_REG0
                            368 	.globl _MEM_IRQ_MASK
                            369 	.globl _MEM_IRQ
                            370 	.globl _ANA_IF_CMN_REG1
                            371 	.globl _MEM_CMN_ECC_ERR_ADDRESS0
                            372 	.globl _MCU_INFO_3
                            373 	.globl _MCU_INFO_2
                            374 	.globl _MCU_INFO_1
                            375 	.globl _MCU_INFO_0
                            376 	.globl _MEMORY_CONTROL_4
                            377 	.globl _MEMORY_CONTROL_3
                            378 	.globl _MEMORY_CONTROL_2
                            379 	.globl _MEMORY_CONTROL_1
                            380 	.globl _MEMORY_CONTROL_0
                            381 	.globl _MCU_DEBUG1
                            382 	.globl _MCU_DEBUG0
                            383 	.globl _MCU_CONTROL_4
                            384 	.globl _MCU_CONTROL_3
                            385 	.globl _MCU_CONTROL_2
                            386 	.globl _MCU_CONTROL_1
                            387 	.globl _MCU_CONTROL_0
                            388 	.globl _GLOB_L1_SUBSTATES_CFG
                            389 	.globl _GLOB_PIPE_REVISION
                            390 	.globl _GLOB_BIST_DATA_HI
                            391 	.globl _GLOB_BIST_SEQR_CFG
                            392 	.globl _GLOB_BIST_RESULT
                            393 	.globl _GLOB_BIST_MASK
                            394 	.globl _GLOB_BIST_START
                            395 	.globl _GLOB_BIST_LANE_TYPE
                            396 	.globl _GLOB_BIST_CTRL
                            397 	.globl _GLOB_DP_BAL_CFG4
                            398 	.globl _GLOB_DP_BAL_CFG2
                            399 	.globl _GLOB_DP_BAL_CFG0
                            400 	.globl _GLOB_PM_DP_CTRL
                            401 	.globl _GLOB_COUNTER_HI
                            402 	.globl _GLOB_COUNTER_CTRL
                            403 	.globl _GLOB_PM_CFG0
                            404 	.globl _GLOB_DP_SAL_CFG5
                            405 	.globl _GLOB_DP_SAL_CFG3
                            406 	.globl _GLOB_DP_SAL_CFG1
                            407 	.globl _GLOB_DP_SAL_CFG
                            408 	.globl _GLOB_MISC_CTRL
                            409 	.globl _GLOB_CLK_SRC_HI
                            410 	.globl _GLOB_CLK_SRC_LO
                            411 	.globl _GLOB_RST_CLK_CTRL
                            412 	.globl _DFE_STATIC_REG6
                            413 	.globl _DFE_STATIC_REG5
                            414 	.globl _DFE_STATIC_REG4
                            415 	.globl _DFE_STATIC_REG3
                            416 	.globl _DFE_STATIC_REG1
                            417 	.globl _DFE_STATIC_REG0
                            418 	.globl _RX_CMN_0
                            419 	.globl _SRIS_REG1
                            420 	.globl _SRIS_REG0
                            421 	.globl _DTX_PHY_ALIGN_REG2
                            422 	.globl _DTX_PHY_ALIGN_REG1
                            423 	.globl _DTX_PHY_ALIGN_REG0
                            424 	.globl _DTX_REG4
                            425 	.globl _DTX_REG3
                            426 	.globl _DTX_REG2
                            427 	.globl _DTX_REG1
                            428 	.globl _DTX_REG0
                            429 	.globl _TX_CMN_REG
                            430 	.globl _END_XDAT_LANE
                            431 	.globl _TRAIN_CONTROL_17
                            432 	.globl _TRAIN_CONTROL_16
                            433 	.globl _TRAIN_CONTROL_15
                            434 	.globl _TRAIN_CONTROL_14
                            435 	.globl _TRAIN_CONTROL_13
                            436 	.globl _ESM_ERR_N_CNT_LOW_LANE
                            437 	.globl _ESM_POP_N_CNT_LOW_LANE
                            438 	.globl _TRAIN_CONTROL_12
                            439 	.globl _TRAIN_CONTROL_11
                            440 	.globl _TRAIN_CONTROL_10
                            441 	.globl _TRAIN_CONTROL_9
                            442 	.globl _TRAIN_CONTROL_8
                            443 	.globl _TRAIN_CONTROL_7
                            444 	.globl _TRAIN_CONTROL_6
                            445 	.globl _TRAIN_CONTROL_5
                            446 	.globl _TRAIN_CONTROL_4
                            447 	.globl _TRAIN_CONTROL_3
                            448 	.globl _ESM_ERR_POP_CNT_HIGH_LANE
                            449 	.globl _ESM_ERR_P_CNT_LOW_LANE
                            450 	.globl _ESM_POP_P_CNT_LOW_LANE
                            451 	.globl _CDS_CTRL_REG1
                            452 	.globl _CDS_CTRL_REG0
                            453 	.globl _DFE_CONTROL_11
                            454 	.globl _DFE_CONTROL_10
                            455 	.globl _DFE_CONTROL_9
                            456 	.globl _DFE_CONTROL_8
                            457 	.globl _DFE_CONTROL_7
                            458 	.globl _DFE_TEST_5
                            459 	.globl _DFE_TEST_4
                            460 	.globl _DFE_TEST_1
                            461 	.globl _DFE_TEST_0
                            462 	.globl _DFE_CONTROL_6
                            463 	.globl _TRAIN_PARA_3
                            464 	.globl _TRAIN_PARA_2
                            465 	.globl _TRAIN_PARA_1
                            466 	.globl _TRAIN_PARA_0
                            467 	.globl _DLL_CAL
                            468 	.globl _RPTA_CONFIG_1
                            469 	.globl _RPTA_CONFIG_0
                            470 	.globl _TRAIN_CONTROL_2
                            471 	.globl _TRAIN_CONTROL_1
                            472 	.globl _TRAIN_CONTROL_0
                            473 	.globl _DFE_CONTROL_5
                            474 	.globl _DFE_CONTROL_4
                            475 	.globl _DFE_CONTROL_3
                            476 	.globl _DFE_CONTROL_2
                            477 	.globl _DFE_CONTROL_1
                            478 	.globl _DFE_CONTROL_0
                            479 	.globl _TRX_TRAIN_IF_TIMERS_ENABLE_LANE
                            480 	.globl _TRX_TRAIN_IF_TIMERS2_LANE
                            481 	.globl _TRX_TRAIN_IF_TIMERS1_LANE
                            482 	.globl _PHY_LOCAL_VALUE_LANE
                            483 	.globl _PHY_REMOTE_CTRL_VALUE_LANE
                            484 	.globl _PHY_REMOTE_CTRL_COMMAND_LANE
                            485 	.globl _CAL_SAVE_DATA3_LANE
                            486 	.globl _CAL_SAVE_DATA2_LANE
                            487 	.globl _CAL_SAVE_DATA1_LANE
                            488 	.globl _CAL_CTRL4_LANE
                            489 	.globl _CAL_CTRL3_LANE
                            490 	.globl _CAL_CTRL2_LANE
                            491 	.globl _CAL_CTRL1_LANE
                            492 	.globl _LANE_MARGIN_REG0
                            493 	.globl _EOM_VLD_REG4
                            494 	.globl _EOM_REG0
                            495 	.globl _EOM_ERR_REG3
                            496 	.globl _EOM_ERR_REG2
                            497 	.globl _EOM_ERR_REG1
                            498 	.globl _EOM_ERR_REG0
                            499 	.globl _EOM_VLD_REG3
                            500 	.globl _EOM_VLD_REG2
                            501 	.globl _EOM_VLD_REG1
                            502 	.globl _EOM_VLD_REG0
                            503 	.globl _DFE_STATIC_LANE_REG6
                            504 	.globl _DFE_STATIC_LANE_REG5
                            505 	.globl _DFE_STATIC_LANE_REG4
                            506 	.globl _DFE_STATIC_LANE_REG3
                            507 	.globl _DFE_STATIC_LANE_REG1
                            508 	.globl _DFE_STATIC_LANE_REG0
                            509 	.globl _DFE_DCE_REG0
                            510 	.globl _CAL_OFST_REG2
                            511 	.globl _CAL_OFST_REG1
                            512 	.globl _CAL_OFST_REG0
                            513 	.globl _DFE_READ_ODD_2C_REG8
                            514 	.globl _DFE_READ_EVEN_2C_REG8
                            515 	.globl _DFE_READ_ODD_2C_REG7
                            516 	.globl _DFE_READ_ODD_2C_REG6
                            517 	.globl _DFE_READ_ODD_2C_REG5
                            518 	.globl _DFE_READ_ODD_2C_REG4
                            519 	.globl _DFE_READ_ODD_2C_REG3
                            520 	.globl _DFE_READ_ODD_2C_REG2
                            521 	.globl _DFE_READ_ODD_2C_REG1
                            522 	.globl _DFE_READ_ODD_2C_REG0
                            523 	.globl _DFE_READ_EVEN_2C_REG7
                            524 	.globl _DFE_READ_EVEN_2C_REG6
                            525 	.globl _DFE_READ_EVEN_2C_REG5
                            526 	.globl _DFE_READ_EVEN_2C_REG4
                            527 	.globl _DFE_READ_EVEN_2C_REG3
                            528 	.globl _DFE_READ_EVEN_2C_REG2
                            529 	.globl _DFE_READ_EVEN_2C_REG1
                            530 	.globl _DFE_READ_EVEN_2C_REG0
                            531 	.globl _DFE_READ_ODD_SM_REG8
                            532 	.globl _DFE_READ_EVEN_SM_REG8
                            533 	.globl _DFE_READ_ODD_SM_REG7
                            534 	.globl _DFE_READ_ODD_SM_REG6
                            535 	.globl _DFE_READ_ODD_SM_REG5
                            536 	.globl _DFE_READ_ODD_SM_REG4
                            537 	.globl _DFE_READ_ODD_SM_REG3
                            538 	.globl _DFE_READ_ODD_SM_REG2
                            539 	.globl _DFE_READ_ODD_SM_REG1
                            540 	.globl _DFE_READ_ODD_SM_REG0
                            541 	.globl _DFE_READ_EVEN_SM_REG7
                            542 	.globl _DFE_READ_EVEN_SM_REG6
                            543 	.globl _DFE_READ_EVEN_SM_REG5
                            544 	.globl _DFE_READ_EVEN_SM_REG4
                            545 	.globl _DFE_READ_EVEN_SM_REG3
                            546 	.globl _DFE_READ_EVEN_SM_REG2
                            547 	.globl _DFE_READ_EVEN_SM_REG1
                            548 	.globl _DFE_READ_EVEN_SM_REG0
                            549 	.globl _DFE_FEXT_ODD_REG7
                            550 	.globl _DFE_FEXT_ODD_REG6
                            551 	.globl _DFE_FEXT_ODD_REG5
                            552 	.globl _DFE_FEXT_ODD_REG4
                            553 	.globl _DFE_FEXT_ODD_REG3
                            554 	.globl _DFE_FEXT_ODD_REG2
                            555 	.globl _DFE_FEXT_ODD_REG1
                            556 	.globl _DFE_FEXT_ODD_REG0
                            557 	.globl _DFE_FEXT_EVEN_REG7
                            558 	.globl _DFE_FEXT_EVEN_REG6
                            559 	.globl _DFE_FEXT_EVEN_REG5
                            560 	.globl _DFE_FEXT_EVEN_REG4
                            561 	.globl _DFE_FEXT_EVEN_REG3
                            562 	.globl _DFE_FEXT_EVEN_REG2
                            563 	.globl _DFE_FEXT_EVEN_REG1
                            564 	.globl _DFE_FEXT_EVEN_REG0
                            565 	.globl _DFE_DC_ODD_REG8
                            566 	.globl _DFE_DC_EVEN_REG8
                            567 	.globl _DFE_FEN_ODD_REG
                            568 	.globl _DFE_FEN_EVEN_REG
                            569 	.globl _DFE_STEP_REG1
                            570 	.globl _DFE_STEP_REG0
                            571 	.globl _DFE_ANA_REG1
                            572 	.globl _DFE_ANA_REG0
                            573 	.globl _DFE_CTRL_REG4
                            574 	.globl _RX_EQ_CLK_CTRL
                            575 	.globl _DFE_CTRL_REG3
                            576 	.globl _DFE_CTRL_REG2
                            577 	.globl _DFE_CTRL_REG1
                            578 	.globl _DFE_CTRL_REG0
                            579 	.globl _PT_COUNTER2
                            580 	.globl _PT_COUNTER1
                            581 	.globl _PT_COUNTER0
                            582 	.globl _PT_USER_PATTERN2
                            583 	.globl _PT_USER_PATTERN1
                            584 	.globl _PT_USER_PATTERN0
                            585 	.globl _PT_CONTROL1
                            586 	.globl _PT_CONTROL0
                            587 	.globl _XDATA_MEM_CHECKSUM_LANE1
                            588 	.globl _XDATA_MEM_CHECKSUM_LANE0
                            589 	.globl _MEM_ECC_ERR_ADDRESS0
                            590 	.globl _MCU_COMMAND0
                            591 	.globl _MCU_INT_CONTROL_13
                            592 	.globl _MCU_WDT_LANE
                            593 	.globl _MCU_IRQ_ISR_LANE
                            594 	.globl _ANA_IF_DFEO_REG0
                            595 	.globl _ANA_IF_DFEE_REG0
                            596 	.globl _ANA_IF_TRX_REG0
                            597 	.globl _EXT_INT_CONTROL
                            598 	.globl _MCU_DEBUG_LANE
                            599 	.globl _MCU_DEBUG3_LANE
                            600 	.globl _MCU_DEBUG2_LANE
                            601 	.globl _MCU_DEBUG1_LANE
                            602 	.globl _MCU_DEBUG0_LANE
                            603 	.globl _MCU_TIMER_CTRL_7_LANE
                            604 	.globl _MCU_TIMER_CTRL_6_LANE
                            605 	.globl _MCU_TIMER_CTRL_5_LANE
                            606 	.globl _MCU_TIMER_CTRL_4_LANE
                            607 	.globl _MCU_TIMER_CTRL_3_LANE
                            608 	.globl _MCU_TIMER_CTRL_2_LANE
                            609 	.globl _MCU_TIMER_CTRL_1_LANE
                            610 	.globl _MCU_MEM_REG2_LANE
                            611 	.globl _MCU_MEM_REG1_LANE
                            612 	.globl _MCU_IRQ_MASK_LANE
                            613 	.globl _MCU_IRQ_LANE
                            614 	.globl _MCU_TIMER3_CONTROL
                            615 	.globl _MCU_TIMER2_CONTROL
                            616 	.globl _MCU_TIMER1_CONTROL
                            617 	.globl _MCU_TIMER0_CONTROL
                            618 	.globl _MCU_TIMER_CONTROL
                            619 	.globl _MCU_INT12_CONTROL
                            620 	.globl _MCU_INT11_CONTROL
                            621 	.globl _MCU_INT10_CONTROL
                            622 	.globl _MCU_INT9_CONTROL
                            623 	.globl _MCU_INT8_CONTROL
                            624 	.globl _MCU_INT7_CONTROL
                            625 	.globl _MCU_INT6_CONTROL
                            626 	.globl _MCU_INT5_CONTROL
                            627 	.globl _MCU_INT4_CONTROL
                            628 	.globl _MCU_INT3_CONTROL
                            629 	.globl _MCU_INT2_CONTROL
                            630 	.globl _MCU_INT1_CONTROL
                            631 	.globl _MCU_INT0_CONTROL
                            632 	.globl _MCU_STATUS3_LANE
                            633 	.globl _MCU_STATUS2_LANE
                            634 	.globl _MCU_STATUS1_LANE
                            635 	.globl _MCU_STATUS0_LANE
                            636 	.globl _LANE_SYSTEM0
                            637 	.globl _CACHE_DEBUG1
                            638 	.globl _CACHE_DEBUG0
                            639 	.globl _MCU_GPIO
                            640 	.globl _MCU_CONTROL_LANE
                            641 	.globl _LANE_32G_PRESET_CFG16_LANE
                            642 	.globl _LANE_32G_PRESET_CFG14_LANE
                            643 	.globl _LANE_32G_PRESET_CFG12_LANE
                            644 	.globl _LANE_32G_PRESET_CFG10_LANE
                            645 	.globl _LANE_32G_PRESET_CFG8_LANE
                            646 	.globl _LANE_32G_PRESET_CFG6_LANE
                            647 	.globl _LANE_32G_PRESET_CFG4_LANE
                            648 	.globl _LANE_32G_PRESET_CFG2_LANE
                            649 	.globl _LANE_32G_PRESET_CFG0_LANE
                            650 	.globl _LANE_EQ_32G_CFG0_LANE
                            651 	.globl _LANE_16G_PRESET_CFG16_LANE
                            652 	.globl _LANE_16G_PRESET_CFG14_LANE
                            653 	.globl _LANE_16G_PRESET_CFG12_LANE
                            654 	.globl _LANE_16G_PRESET_CFG10_LANE
                            655 	.globl _LANE_16G_PRESET_CFG8_LANE
                            656 	.globl _LANE_16G_PRESET_CFG6_LANE
                            657 	.globl _LANE_16G_PRESET_CFG4_LANE
                            658 	.globl _LANE_16G_PRESET_CFG2_LANE
                            659 	.globl _LANE_16G_PRESET_CFG0_LANE
                            660 	.globl _LANE_EQ_16G_CFG0_LANE
                            661 	.globl _LANE_REMOTE_SET_LANE
                            662 	.globl _LANE_COEFF_MAX0_LANE
                            663 	.globl _LANE_PRESET_CFG16_LANE
                            664 	.globl _LANE_PRESET_CFG14_LANE
                            665 	.globl _LANE_PRESET_CFG12_LANE
                            666 	.globl _LANE_PRESET_CFG10_LANE
                            667 	.globl _LANE_PRESET_CFG8_LANE
                            668 	.globl _LANE_PRESET_CFG6_LANE
                            669 	.globl _LANE_PRESET_CFG4_LANE
                            670 	.globl _LANE_PRESET_CFG2_LANE
                            671 	.globl _LANE_PRESET_CFG0_LANE
                            672 	.globl _LANE_EQ_CFG1_LANE
                            673 	.globl _LANE_EQ_CFG0_LANE
                            674 	.globl _LANE_USB_DP_CFG2_LANE
                            675 	.globl _LANE_USB_DP_CFG1_LANE
                            676 	.globl _LANE_DP_PIE8_CFG0_LANE
                            677 	.globl _LANE_CFG_STATUS3_LANE
                            678 	.globl _LANE_CFG4
                            679 	.globl _LANE_CFG2_LANE
                            680 	.globl _LANE_CFG_STATUS2_LANE
                            681 	.globl _LANE_STATUS0
                            682 	.globl _LANE_CFG0
                            683 	.globl _SQ_REG0
                            684 	.globl _DTL_REG3
                            685 	.globl _DTL_REG2
                            686 	.globl _DTL_REG1
                            687 	.globl _DTL_REG0
                            688 	.globl _RX_LANE_INTERRUPT_REG1
                            689 	.globl _RX_CALIBRATION_REG
                            690 	.globl _INPUT_RX_PIN_REG3_LANE
                            691 	.globl _RX_DATA_PATH_REG
                            692 	.globl _RX_LANE_INTERRUPT_MASK
                            693 	.globl _RX_LANE_INTERRUPT
                            694 	.globl _CDR_LOCK_REG
                            695 	.globl _FRAME_SYNC_DET_REG6
                            696 	.globl _FRAME_SYNC_DET_REG5
                            697 	.globl _FRAME_SYNC_DET_REG4
                            698 	.globl _FRAME_SYNC_DET_REG3
                            699 	.globl _FRAME_SYNC_DET_REG2
                            700 	.globl _FRAME_SYNC_DET_REG1
                            701 	.globl _FRAME_SYNC_DET_REG0
                            702 	.globl _CLKGEN_RX_LANE_REG1_LANE
                            703 	.globl _DIG_RX_RSVD_REG0
                            704 	.globl _SPD_CTRL_RX_LANE_REG1_LANE
                            705 	.globl _INPUT_RX_PIN_REG2_LANE
                            706 	.globl _INPUT_RX_PIN_REG1_LANE
                            707 	.globl _INPUT_RX_PIN_REG0_LANE
                            708 	.globl _RX_SYSTEM_LANE
                            709 	.globl _PM_CTRL_RX_LANE_REG1_LANE
                            710 	.globl _MON_TOP
                            711 	.globl _ANALOG_TX_REALTIME_REG_1
                            712 	.globl _SPD_CTRL_INTERRUPT_CLEAR_REG1_LANE
                            713 	.globl _PM_CTRL_INTERRUPT_ISR_REG1_LANE
                            714 	.globl __FIELDNAME__LANE
                            715 	.globl _INPUT_TX_PIN_REG5_LANE
                            716 	.globl _DIG_TX_RSVD_REG0
                            717 	.globl _TX_CALIBRATION_LANE
                            718 	.globl _INPUT_TX_PIN_REG4_LANE
                            719 	.globl _TX_SYSTEM_LANE
                            720 	.globl _SPD_CTRL_TX_LANE_REG1_LANE
                            721 	.globl _SPD_CTRL_INTERRUPT_REG2
                            722 	.globl _SPD_CTRL_INTERRUPT_REG1_LANE
                            723 	.globl _TX_SPEED_CONVERT_LANE
                            724 	.globl _CLKGEN_TX_LANE_REG1_LANE
                            725 	.globl _PM_CTRL_INTERRUPT_REG2
                            726 	.globl _PM_CTRL_INTERRUPT_REG1_LANE
                            727 	.globl _INPUT_TX_PIN_REG3_LANE
                            728 	.globl _INPUT_TX_PIN_REG2_LANE
                            729 	.globl _INPUT_TX_PIN_REG1_LANE
                            730 	.globl _INPUT_TX_PIN_REG0_LANE
                            731 	.globl _PM_CTRL_TX_LANE_REG2_LANE
                            732 	.globl _PM_CTRL_TX_LANE_REG1_LANE
                            733 	.globl _UPHY14_CMN_ANAREG_TOP_214
                            734 	.globl _UPHY14_CMN_ANAREG_TOP_213
                            735 	.globl _UPHY14_CMN_ANAREG_TOP_212
                            736 	.globl _UPHY14_CMN_ANAREG_TOP_211
                            737 	.globl _UPHY14_CMN_ANAREG_TOP_210
                            738 	.globl _UPHY14_CMN_ANAREG_TOP_209
                            739 	.globl _UPHY14_CMN_ANAREG_TOP_208
                            740 	.globl _UPHY14_CMN_ANAREG_TOP_207
                            741 	.globl _UPHY14_CMN_ANAREG_TOP_206
                            742 	.globl _UPHY14_CMN_ANAREG_TOP_205
                            743 	.globl _UPHY14_CMN_ANAREG_TOP_204
                            744 	.globl _UPHY14_CMN_ANAREG_TOP_203
                            745 	.globl _UPHY14_CMN_ANAREG_TOP_202
                            746 	.globl _UPHY14_CMN_ANAREG_TOP_201
                            747 	.globl _UPHY14_CMN_ANAREG_TOP_200
                            748 	.globl _UPHY14_CMN_ANAREG_TOP_199
                            749 	.globl _UPHY14_CMN_ANAREG_TOP_198
                            750 	.globl _UPHY14_CMN_ANAREG_TOP_197
                            751 	.globl _UPHY14_CMN_ANAREG_TOP_196
                            752 	.globl _UPHY14_CMN_ANAREG_TOP_195
                            753 	.globl _UPHY14_CMN_ANAREG_TOP_194
                            754 	.globl _UPHY14_CMN_ANAREG_TOP_193
                            755 	.globl _UPHY14_CMN_ANAREG_TOP_192
                            756 	.globl _UPHY14_CMN_ANAREG_TOP_191
                            757 	.globl _UPHY14_CMN_ANAREG_TOP_190
                            758 	.globl _UPHY14_CMN_ANAREG_TOP_189
                            759 	.globl _UPHY14_CMN_ANAREG_TOP_188
                            760 	.globl _UPHY14_CMN_ANAREG_TOP_187
                            761 	.globl _UPHY14_CMN_ANAREG_TOP_186
                            762 	.globl _UPHY14_CMN_ANAREG_TOP_185
                            763 	.globl _UPHY14_CMN_ANAREG_TOP_184
                            764 	.globl _UPHY14_CMN_ANAREG_TOP_183
                            765 	.globl _UPHY14_CMN_ANAREG_TOP_182
                            766 	.globl _UPHY14_CMN_ANAREG_TOP_181
                            767 	.globl _UPHY14_CMN_ANAREG_TOP_180
                            768 	.globl _UPHY14_CMN_ANAREG_TOP_179
                            769 	.globl _UPHY14_CMN_ANAREG_TOP_178
                            770 	.globl _UPHY14_CMN_ANAREG_TOP_177
                            771 	.globl _UPHY14_CMN_ANAREG_TOP_176
                            772 	.globl _UPHY14_CMN_ANAREG_TOP_175
                            773 	.globl _UPHY14_CMN_ANAREG_TOP_174
                            774 	.globl _UPHY14_CMN_ANAREG_TOP_173
                            775 	.globl _UPHY14_CMN_ANAREG_TOP_172
                            776 	.globl _UPHY14_CMN_ANAREG_TOP_171
                            777 	.globl _UPHY14_CMN_ANAREG_TOP_170
                            778 	.globl _UPHY14_CMN_ANAREG_TOP_169
                            779 	.globl _UPHY14_CMN_ANAREG_TOP_168
                            780 	.globl _UPHY14_CMN_ANAREG_TOP_167
                            781 	.globl _UPHY14_CMN_ANAREG_TOP_166
                            782 	.globl _UPHY14_CMN_ANAREG_TOP_165
                            783 	.globl _UPHY14_CMN_ANAREG_TOP_164
                            784 	.globl _UPHY14_CMN_ANAREG_TOP_163
                            785 	.globl _UPHY14_CMN_ANAREG_TOP_162
                            786 	.globl _UPHY14_CMN_ANAREG_TOP_161
                            787 	.globl _UPHY14_CMN_ANAREG_TOP_160
                            788 	.globl _UPHY14_CMN_ANAREG_TOP_159
                            789 	.globl _UPHY14_CMN_ANAREG_TOP_158
                            790 	.globl _UPHY14_CMN_ANAREG_TOP_157
                            791 	.globl _UPHY14_CMN_ANAREG_TOP_156
                            792 	.globl _UPHY14_CMN_ANAREG_TOP_155
                            793 	.globl _UPHY14_CMN_ANAREG_TOP_154
                            794 	.globl _UPHY14_CMN_ANAREG_TOP_153
                            795 	.globl _UPHY14_CMN_ANAREG_TOP_152
                            796 	.globl _UPHY14_CMN_ANAREG_TOP_151
                            797 	.globl _UPHY14_CMN_ANAREG_TOP_150
                            798 	.globl _UPHY14_CMN_ANAREG_TOP_149
                            799 	.globl _UPHY14_CMN_ANAREG_TOP_148
                            800 	.globl _UPHY14_CMN_ANAREG_TOP_147
                            801 	.globl _UPHY14_CMN_ANAREG_TOP_146
                            802 	.globl _UPHY14_CMN_ANAREG_TOP_145
                            803 	.globl _UPHY14_CMN_ANAREG_TOP_144
                            804 	.globl _UPHY14_CMN_ANAREG_TOP_143
                            805 	.globl _UPHY14_CMN_ANAREG_TOP_142
                            806 	.globl _UPHY14_CMN_ANAREG_TOP_141
                            807 	.globl _UPHY14_CMN_ANAREG_TOP_140
                            808 	.globl _UPHY14_CMN_ANAREG_TOP_139
                            809 	.globl _UPHY14_CMN_ANAREG_TOP_138
                            810 	.globl _UPHY14_CMN_ANAREG_TOP_137
                            811 	.globl _UPHY14_CMN_ANAREG_TOP_136
                            812 	.globl _UPHY14_CMN_ANAREG_TOP_135
                            813 	.globl _UPHY14_CMN_ANAREG_TOP_134
                            814 	.globl _UPHY14_CMN_ANAREG_TOP_133
                            815 	.globl _UPHY14_CMN_ANAREG_TOP_132
                            816 	.globl _UPHY14_CMN_ANAREG_TOP_131
                            817 	.globl _UPHY14_CMN_ANAREG_TOP_130
                            818 	.globl _UPHY14_CMN_ANAREG_TOP_129
                            819 	.globl _UPHY14_CMN_ANAREG_TOP_128
                            820 	.globl _ANA_DFEO_REG_0B
                            821 	.globl _ANA_DFEO_REG_0A
                            822 	.globl _ANA_DFEO_REG_09
                            823 	.globl _ANA_DFEO_REG_08
                            824 	.globl _ANA_DFEO_REG_07
                            825 	.globl _ANA_DFEO_REG_06
                            826 	.globl _ANA_DFEO_REG_05
                            827 	.globl _ANA_DFEO_REG_04
                            828 	.globl _ANA_DFEO_REG_03
                            829 	.globl _ANA_DFEO_REG_02
                            830 	.globl _ANA_DFEO_REG_01
                            831 	.globl _ANA_DFEO_REG_00
                            832 	.globl _ANA_DFEO_REG_27
                            833 	.globl _ANA_DFEO_REG_26
                            834 	.globl _ANA_DFEO_REG_25
                            835 	.globl _ANA_DFEO_REG_24
                            836 	.globl _ANA_DFEO_REG_23
                            837 	.globl _ANA_DFEO_REG_22
                            838 	.globl _ANA_DFEO_REG_21
                            839 	.globl _ANA_DFEO_REG_20
                            840 	.globl _ANA_DFEO_REG_1F
                            841 	.globl _ANA_DFEO_REG_1E
                            842 	.globl _ANA_DFEO_REG_1D
                            843 	.globl _ANA_DFEO_REG_1C
                            844 	.globl _ANA_DFEO_REG_1B
                            845 	.globl _ANA_DFEO_REG_1A
                            846 	.globl _ANA_DFEO_REG_19
                            847 	.globl _ANA_DFEO_REG_18
                            848 	.globl _ANA_DFEO_REG_17
                            849 	.globl _ANA_DFEO_REG_16
                            850 	.globl _ANA_DFEO_REG_15
                            851 	.globl _ANA_DFEO_REG_14
                            852 	.globl _ANA_DFEO_REG_13
                            853 	.globl _ANA_DFEO_REG_12
                            854 	.globl _ANA_DFEO_REG_11
                            855 	.globl _ANA_DFEO_REG_10
                            856 	.globl _ANA_DFEO_REG_0F
                            857 	.globl _ANA_DFEO_REG_0E
                            858 	.globl _ANA_DFEO_REG_0D
                            859 	.globl _ANA_DFEO_REG_0C
                            860 	.globl _ANA_DFEE_REG_1D
                            861 	.globl _ANA_DFEE_REG_1C
                            862 	.globl _ANA_DFEE_REG_1B
                            863 	.globl _ANA_DFEE_REG_1A
                            864 	.globl _ANA_DFEE_REG_19
                            865 	.globl _ANA_DFEE_REG_18
                            866 	.globl _ANA_DFEE_REG_17
                            867 	.globl _ANA_DFEE_REG_16
                            868 	.globl _ANA_DFEE_REG_15
                            869 	.globl _ANA_DFEE_REG_14
                            870 	.globl _ANA_DFEE_REG_13
                            871 	.globl _ANA_DFEE_REG_12
                            872 	.globl _ANA_DFEE_REG_11
                            873 	.globl _ANA_DFEE_REG_10
                            874 	.globl _ANA_DFEE_REG_0F
                            875 	.globl _ANA_DFEE_REG_0E
                            876 	.globl _ANA_DFEE_REG_0D
                            877 	.globl _ANA_DFEE_REG_0C
                            878 	.globl _ANA_DFEE_REG_0B
                            879 	.globl _ANA_DFEE_REG_0A
                            880 	.globl _ANA_DFEE_REG_09
                            881 	.globl _ANA_DFEE_REG_08
                            882 	.globl _ANA_DFEE_REG_07
                            883 	.globl _ANA_DFEE_REG_06
                            884 	.globl _ANA_DFEE_REG_05
                            885 	.globl _ANA_DFEE_REG_04
                            886 	.globl _ANA_DFEE_REG_03
                            887 	.globl _ANA_DFEE_REG_02
                            888 	.globl _ANA_DFEE_REG_01
                            889 	.globl _ANA_DFEE_REG_00
                            890 	.globl _ANA_DFEE_REG_27
                            891 	.globl _ANA_DFEE_REG_26
                            892 	.globl _ANA_DFEE_REG_25
                            893 	.globl _ANA_DFEE_REG_24
                            894 	.globl _ANA_DFEE_REG_23
                            895 	.globl _ANA_DFEE_REG_22
                            896 	.globl _ANA_DFEE_REG_21
                            897 	.globl _ANA_DFEE_REG_20
                            898 	.globl _ANA_DFEE_REG_1F
                            899 	.globl _ANA_DFEE_REG_1E
                            900 	.globl _UPHY14_TRX_ANAREG_BOT_32
                            901 	.globl _UPHY14_TRX_ANAREG_BOT_31
                            902 	.globl _UPHY14_TRX_ANAREG_BOT_30
                            903 	.globl _UPHY14_TRX_ANAREG_BOT_29
                            904 	.globl _UPHY14_TRX_ANAREG_BOT_28
                            905 	.globl _UPHY14_TRX_ANAREG_BOT_27
                            906 	.globl _UPHY14_TRX_ANAREG_BOT_26
                            907 	.globl _UPHY14_TRX_ANAREG_BOT_25
                            908 	.globl _UPHY14_TRX_ANAREG_BOT_24
                            909 	.globl _UPHY14_TRX_ANAREG_BOT_23
                            910 	.globl _UPHY14_TRX_ANAREG_BOT_22
                            911 	.globl _UPHY14_TRX_ANAREG_BOT_21
                            912 	.globl _UPHY14_TRX_ANAREG_BOT_20
                            913 	.globl _UPHY14_TRX_ANAREG_BOT_19
                            914 	.globl _UPHY14_TRX_ANAREG_BOT_18
                            915 	.globl _UPHY14_TRX_ANAREG_BOT_17
                            916 	.globl _UPHY14_TRX_ANAREG_BOT_16
                            917 	.globl _UPHY14_TRX_ANAREG_BOT_15
                            918 	.globl _UPHY14_TRX_ANAREG_BOT_14
                            919 	.globl _UPHY14_TRX_ANAREG_BOT_13
                            920 	.globl _UPHY14_TRX_ANAREG_BOT_12
                            921 	.globl _UPHY14_TRX_ANAREG_BOT_11
                            922 	.globl _UPHY14_TRX_ANAREG_BOT_10
                            923 	.globl _UPHY14_TRX_ANAREG_BOT_9
                            924 	.globl _UPHY14_TRX_ANAREG_BOT_8
                            925 	.globl _UPHY14_TRX_ANAREG_BOT_7
                            926 	.globl _UPHY14_TRX_ANAREG_BOT_6
                            927 	.globl _UPHY14_TRX_ANAREG_BOT_5
                            928 	.globl _UPHY14_TRX_ANAREG_BOT_4
                            929 	.globl _UPHY14_TRX_ANAREG_BOT_3
                            930 	.globl _UPHY14_TRX_ANAREG_BOT_2
                            931 	.globl _UPHY14_TRX_ANAREG_BOT_1
                            932 	.globl _UPHY14_TRX_ANAREG_BOT_0
                            933 	.globl _UPHY14_TRX_ANAREG_TOP_157
                            934 	.globl _UPHY14_TRX_ANAREG_TOP_156
                            935 	.globl _UPHY14_TRX_ANAREG_TOP_155
                            936 	.globl _UPHY14_TRX_ANAREG_TOP_154
                            937 	.globl _UPHY14_TRX_ANAREG_TOP_153
                            938 	.globl _UPHY14_TRX_ANAREG_TOP_152
                            939 	.globl _UPHY14_TRX_ANAREG_TOP_151
                            940 	.globl _UPHY14_TRX_ANAREG_TOP_150
                            941 	.globl _UPHY14_TRX_ANAREG_TOP_149
                            942 	.globl _UPHY14_TRX_ANAREG_TOP_148
                            943 	.globl _UPHY14_TRX_ANAREG_TOP_147
                            944 	.globl _UPHY14_TRX_ANAREG_TOP_146
                            945 	.globl _UPHY14_TRX_ANAREG_TOP_145
                            946 	.globl _UPHY14_TRX_ANAREG_TOP_144
                            947 	.globl _UPHY14_TRX_ANAREG_TOP_143
                            948 	.globl _UPHY14_TRX_ANAREG_TOP_142
                            949 	.globl _UPHY14_TRX_ANAREG_TOP_141
                            950 	.globl _UPHY14_TRX_ANAREG_TOP_140
                            951 	.globl _UPHY14_TRX_ANAREG_TOP_139
                            952 	.globl _UPHY14_TRX_ANAREG_TOP_138
                            953 	.globl _UPHY14_TRX_ANAREG_TOP_137
                            954 	.globl _UPHY14_TRX_ANAREG_TOP_136
                            955 	.globl _UPHY14_TRX_ANAREG_TOP_135
                            956 	.globl _UPHY14_TRX_ANAREG_TOP_134
                            957 	.globl _UPHY14_TRX_ANAREG_TOP_133
                            958 	.globl _UPHY14_TRX_ANAREG_TOP_132
                            959 	.globl _UPHY14_TRX_ANAREG_TOP_131
                            960 	.globl _UPHY14_TRX_ANAREG_TOP_130
                            961 	.globl _UPHY14_TRX_ANAREG_TOP_129
                            962 	.globl _UPHY14_TRX_ANAREG_TOP_128
                            963 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_143
                            964 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_142
                            965 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_141
                            966 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_140
                            967 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_139
                            968 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_138
                            969 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_137
                            970 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_136
                            971 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_135
                            972 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_134
                            973 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_133
                            974 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_132
                            975 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_131
                            976 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_130
                            977 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_129
                            978 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_128
                            979 	.globl _Calibration
                            980 	.globl _Cal_Cont
                            981 	.globl _phy_check_lane
                            982 	.globl _mcu_align_0
                            983 	.globl _all_cal_ext
                            984 	.globl _clear_normal_mode_cal_en
                            985 ;--------------------------------------------------------
                            986 ; special function registers
                            987 ;--------------------------------------------------------
                            988 	.area RSEG    (ABS,DATA)
   0000                     989 	.org 0x0000
                    0080    990 _P0	=	0x0080
                    0082    991 _DPL	=	0x0082
                    0083    992 _DPH	=	0x0083
                    0086    993 _WDTREL	=	0x0086
                    0087    994 _PCON	=	0x0087
                    0088    995 _TCON	=	0x0088
                    0089    996 _TMOD	=	0x0089
                    008A    997 _TL0	=	0x008a
                    008B    998 _TL1	=	0x008b
                    008C    999 _TH0	=	0x008c
                    008D   1000 _TH1	=	0x008d
                    008E   1001 _CKCON	=	0x008e
                    0090   1002 _P1	=	0x0090
                    0092   1003 _DPS	=	0x0092
                    0094   1004 _PSBANK	=	0x0094
                    0098   1005 _SCON	=	0x0098
                    0099   1006 _SBUF	=	0x0099
                    009A   1007 _IEN2	=	0x009a
                    00A0   1008 _P2	=	0x00a0
                    00A1   1009 _DMAS0	=	0x00a1
                    00A2   1010 _DMAS1	=	0x00a2
                    00A3   1011 _DMAS2	=	0x00a3
                    00A4   1012 _DMAT0	=	0x00a4
                    00A5   1013 _DMAT1	=	0x00a5
                    00A6   1014 _DMAT2	=	0x00a6
                    00A8   1015 _IEN0	=	0x00a8
                    00A9   1016 _IP0	=	0x00a9
                    00AA   1017 _S0RELL	=	0x00aa
                    00B0   1018 _P3	=	0x00b0
                    00B1   1019 _DMAC0	=	0x00b1
                    00B2   1020 _DMAC1	=	0x00b2
                    00B3   1021 _DMAC2	=	0x00b3
                    00B4   1022 _DMASEL	=	0x00b4
                    00B5   1023 _DMAM0	=	0x00b5
                    00B6   1024 _DMAM1	=	0x00b6
                    00B8   1025 _IEN1	=	0x00b8
                    00B9   1026 _IP1	=	0x00b9
                    00BA   1027 _S0RELH	=	0x00ba
                    00C0   1028 _IRCON	=	0x00c0
                    00C1   1029 _CCEN	=	0x00c1
                    00C8   1030 _T2CON	=	0x00c8
                    00CA   1031 _RCAP2L	=	0x00ca
                    00CB   1032 _RCAP2H	=	0x00cb
                    00CC   1033 _TL2	=	0x00cc
                    00CD   1034 _TH2	=	0x00cd
                    00D0   1035 _PSW	=	0x00d0
                    00D8   1036 _ADCON	=	0x00d8
                    00E0   1037 _ACC	=	0x00e0
                    00E8   1038 _EIE	=	0x00e8
                    00F0   1039 _B	=	0x00f0
                    00F7   1040 _SRST	=	0x00f7
                    8C8A   1041 _TMR0	=	0x8c8a
                    8D8B   1042 _TMR1	=	0x8d8b
                    CDCC   1043 _TMR2	=	0xcdcc
                    A2A1   1044 _DMASA	=	0xa2a1
                    A5A4   1045 _DMATA	=	0xa5a4
                    B2B1   1046 _DMAC	=	0xb2b1
                           1047 ;--------------------------------------------------------
                           1048 ; special function bits
                           1049 ;--------------------------------------------------------
                           1050 	.area RSEG    (ABS,DATA)
   0000                    1051 	.org 0x0000
                    0080   1052 _P0_0	=	0x0080
                    0081   1053 _P0_1	=	0x0081
                    0082   1054 _P0_2	=	0x0082
                    0083   1055 _P0_3	=	0x0083
                    0084   1056 _P0_4	=	0x0084
                    0085   1057 _P0_5	=	0x0085
                    0086   1058 _P0_6	=	0x0086
                    0087   1059 _P0_7	=	0x0087
                    0090   1060 _P1_0	=	0x0090
                    0091   1061 _P1_1	=	0x0091
                    0092   1062 _P1_2	=	0x0092
                    0093   1063 _P1_3	=	0x0093
                    0094   1064 _P1_4	=	0x0094
                    0095   1065 _P1_5	=	0x0095
                    0096   1066 _P1_6	=	0x0096
                    0097   1067 _P1_7	=	0x0097
                    00A0   1068 _P2_0	=	0x00a0
                    00A1   1069 _P2_1	=	0x00a1
                    00A2   1070 _P2_2	=	0x00a2
                    00A3   1071 _P2_3	=	0x00a3
                    00A4   1072 _P2_4	=	0x00a4
                    00A5   1073 _P2_5	=	0x00a5
                    00A6   1074 _P2_6	=	0x00a6
                    00A7   1075 _P2_7	=	0x00a7
                    00B0   1076 _P3_0	=	0x00b0
                    00B1   1077 _P3_1	=	0x00b1
                    00B2   1078 _P3_2	=	0x00b2
                    00B3   1079 _P3_3	=	0x00b3
                    00B4   1080 _P3_4	=	0x00b4
                    00B5   1081 _P3_5	=	0x00b5
                    00B6   1082 _P3_6	=	0x00b6
                    00B7   1083 _P3_7	=	0x00b7
                    0088   1084 _IT0	=	0x0088
                    0089   1085 _IE0	=	0x0089
                    008A   1086 _IT1	=	0x008a
                    008B   1087 _IE1	=	0x008b
                    008C   1088 _TR0	=	0x008c
                    008D   1089 _TF0	=	0x008d
                    008E   1090 _TR1	=	0x008e
                    008F   1091 _TF1	=	0x008f
                    00A8   1092 _EX0	=	0x00a8
                    00A9   1093 _ET0	=	0x00a9
                    00AA   1094 _EX1	=	0x00aa
                    00AB   1095 _ET1	=	0x00ab
                    00AC   1096 _ES	=	0x00ac
                    00AD   1097 _ET2	=	0x00ad
                    00AE   1098 _WDT	=	0x00ae
                    00AF   1099 _EA	=	0x00af
                    00B8   1100 _EX7	=	0x00b8
                    00B9   1101 _EX2	=	0x00b9
                    00BA   1102 _EX3	=	0x00ba
                    00BB   1103 _EX4	=	0x00bb
                    00BC   1104 _EX5	=	0x00bc
                    00BD   1105 _EX6	=	0x00bd
                    00BE   1106 _PS1	=	0x00be
                    009A   1107 _ES1	=	0x009a
                    009B   1108 _EX8	=	0x009b
                    009C   1109 _EX9	=	0x009c
                    009D   1110 _EX10	=	0x009d
                    009E   1111 _EX11	=	0x009e
                    009F   1112 _EX12	=	0x009f
                    0098   1113 _RI	=	0x0098
                    0099   1114 _TI	=	0x0099
                    00C6   1115 _TF2	=	0x00c6
                           1116 ;--------------------------------------------------------
                           1117 ; overlayable register banks
                           1118 ;--------------------------------------------------------
                           1119 	.area REG_BANK_0	(REL,OVR,DATA)
   0000                    1120 	.ds 8
                           1121 ;--------------------------------------------------------
                           1122 ; overlayable bit register bank
                           1123 ;--------------------------------------------------------
                           1124 	.area BIT_BANK	(REL,OVR,DATA)
   0000                    1125 bits:
   0000                    1126 	.ds 1
                    8000   1127 	b0 = bits[0]
                    8100   1128 	b1 = bits[1]
                    8200   1129 	b2 = bits[2]
                    8300   1130 	b3 = bits[3]
                    8400   1131 	b4 = bits[4]
                    8500   1132 	b5 = bits[5]
                    8600   1133 	b6 = bits[6]
                    8700   1134 	b7 = bits[7]
                           1135 ;--------------------------------------------------------
                           1136 ; internal ram data
                           1137 ;--------------------------------------------------------
                           1138 	.area DSEG    (DATA)
                           1139 ;--------------------------------------------------------
                           1140 ; overlayable items in internal ram 
                           1141 ;--------------------------------------------------------
                           1142 	.area OSEG    (OVR,DATA)
                           1143 ;--------------------------------------------------------
                           1144 ; indirectly addressable internal ram data
                           1145 ;--------------------------------------------------------
                           1146 	.area ISEG    (DATA)
                           1147 ;--------------------------------------------------------
                           1148 ; absolute internal ram data
                           1149 ;--------------------------------------------------------
                           1150 	.area IABS    (ABS,DATA)
                           1151 	.area IABS    (ABS,DATA)
                           1152 ;--------------------------------------------------------
                           1153 ; bit data
                           1154 ;--------------------------------------------------------
                           1155 	.area BSEG    (BIT)
                           1156 ;--------------------------------------------------------
                           1157 ; paged external ram data
                           1158 ;--------------------------------------------------------
                           1159 	.area PSEG    (PAG,XDATA)
                           1160 ;--------------------------------------------------------
                           1161 ; external ram data
                           1162 ;--------------------------------------------------------
                           1163 	.area XSEG    (XDATA)
                    1000   1164 _UPHY14_TRX_LANEPLL_ANAREG_TOP_128	=	0x1000
                    1004   1165 _UPHY14_TRX_LANEPLL_ANAREG_TOP_129	=	0x1004
                    1008   1166 _UPHY14_TRX_LANEPLL_ANAREG_TOP_130	=	0x1008
                    100C   1167 _UPHY14_TRX_LANEPLL_ANAREG_TOP_131	=	0x100c
                    1010   1168 _UPHY14_TRX_LANEPLL_ANAREG_TOP_132	=	0x1010
                    1014   1169 _UPHY14_TRX_LANEPLL_ANAREG_TOP_133	=	0x1014
                    1018   1170 _UPHY14_TRX_LANEPLL_ANAREG_TOP_134	=	0x1018
                    101C   1171 _UPHY14_TRX_LANEPLL_ANAREG_TOP_135	=	0x101c
                    1020   1172 _UPHY14_TRX_LANEPLL_ANAREG_TOP_136	=	0x1020
                    1024   1173 _UPHY14_TRX_LANEPLL_ANAREG_TOP_137	=	0x1024
                    1028   1174 _UPHY14_TRX_LANEPLL_ANAREG_TOP_138	=	0x1028
                    102C   1175 _UPHY14_TRX_LANEPLL_ANAREG_TOP_139	=	0x102c
                    1030   1176 _UPHY14_TRX_LANEPLL_ANAREG_TOP_140	=	0x1030
                    1034   1177 _UPHY14_TRX_LANEPLL_ANAREG_TOP_141	=	0x1034
                    1038   1178 _UPHY14_TRX_LANEPLL_ANAREG_TOP_142	=	0x1038
                    103C   1179 _UPHY14_TRX_LANEPLL_ANAREG_TOP_143	=	0x103c
                    0200   1180 _UPHY14_TRX_ANAREG_TOP_128	=	0x0200
                    0204   1181 _UPHY14_TRX_ANAREG_TOP_129	=	0x0204
                    0208   1182 _UPHY14_TRX_ANAREG_TOP_130	=	0x0208
                    020C   1183 _UPHY14_TRX_ANAREG_TOP_131	=	0x020c
                    0210   1184 _UPHY14_TRX_ANAREG_TOP_132	=	0x0210
                    0214   1185 _UPHY14_TRX_ANAREG_TOP_133	=	0x0214
                    0218   1186 _UPHY14_TRX_ANAREG_TOP_134	=	0x0218
                    021C   1187 _UPHY14_TRX_ANAREG_TOP_135	=	0x021c
                    0220   1188 _UPHY14_TRX_ANAREG_TOP_136	=	0x0220
                    0224   1189 _UPHY14_TRX_ANAREG_TOP_137	=	0x0224
                    0228   1190 _UPHY14_TRX_ANAREG_TOP_138	=	0x0228
                    022C   1191 _UPHY14_TRX_ANAREG_TOP_139	=	0x022c
                    0230   1192 _UPHY14_TRX_ANAREG_TOP_140	=	0x0230
                    0234   1193 _UPHY14_TRX_ANAREG_TOP_141	=	0x0234
                    0238   1194 _UPHY14_TRX_ANAREG_TOP_142	=	0x0238
                    023C   1195 _UPHY14_TRX_ANAREG_TOP_143	=	0x023c
                    0240   1196 _UPHY14_TRX_ANAREG_TOP_144	=	0x0240
                    0244   1197 _UPHY14_TRX_ANAREG_TOP_145	=	0x0244
                    0248   1198 _UPHY14_TRX_ANAREG_TOP_146	=	0x0248
                    024C   1199 _UPHY14_TRX_ANAREG_TOP_147	=	0x024c
                    0250   1200 _UPHY14_TRX_ANAREG_TOP_148	=	0x0250
                    0254   1201 _UPHY14_TRX_ANAREG_TOP_149	=	0x0254
                    0258   1202 _UPHY14_TRX_ANAREG_TOP_150	=	0x0258
                    025C   1203 _UPHY14_TRX_ANAREG_TOP_151	=	0x025c
                    0260   1204 _UPHY14_TRX_ANAREG_TOP_152	=	0x0260
                    0264   1205 _UPHY14_TRX_ANAREG_TOP_153	=	0x0264
                    0268   1206 _UPHY14_TRX_ANAREG_TOP_154	=	0x0268
                    026C   1207 _UPHY14_TRX_ANAREG_TOP_155	=	0x026c
                    0270   1208 _UPHY14_TRX_ANAREG_TOP_156	=	0x0270
                    0274   1209 _UPHY14_TRX_ANAREG_TOP_157	=	0x0274
                    0000   1210 _UPHY14_TRX_ANAREG_BOT_0	=	0x0000
                    0004   1211 _UPHY14_TRX_ANAREG_BOT_1	=	0x0004
                    0008   1212 _UPHY14_TRX_ANAREG_BOT_2	=	0x0008
                    000C   1213 _UPHY14_TRX_ANAREG_BOT_3	=	0x000c
                    0010   1214 _UPHY14_TRX_ANAREG_BOT_4	=	0x0010
                    0014   1215 _UPHY14_TRX_ANAREG_BOT_5	=	0x0014
                    0018   1216 _UPHY14_TRX_ANAREG_BOT_6	=	0x0018
                    001C   1217 _UPHY14_TRX_ANAREG_BOT_7	=	0x001c
                    0020   1218 _UPHY14_TRX_ANAREG_BOT_8	=	0x0020
                    0024   1219 _UPHY14_TRX_ANAREG_BOT_9	=	0x0024
                    0028   1220 _UPHY14_TRX_ANAREG_BOT_10	=	0x0028
                    002C   1221 _UPHY14_TRX_ANAREG_BOT_11	=	0x002c
                    0030   1222 _UPHY14_TRX_ANAREG_BOT_12	=	0x0030
                    0034   1223 _UPHY14_TRX_ANAREG_BOT_13	=	0x0034
                    0038   1224 _UPHY14_TRX_ANAREG_BOT_14	=	0x0038
                    003C   1225 _UPHY14_TRX_ANAREG_BOT_15	=	0x003c
                    0040   1226 _UPHY14_TRX_ANAREG_BOT_16	=	0x0040
                    0044   1227 _UPHY14_TRX_ANAREG_BOT_17	=	0x0044
                    0048   1228 _UPHY14_TRX_ANAREG_BOT_18	=	0x0048
                    004C   1229 _UPHY14_TRX_ANAREG_BOT_19	=	0x004c
                    0050   1230 _UPHY14_TRX_ANAREG_BOT_20	=	0x0050
                    0054   1231 _UPHY14_TRX_ANAREG_BOT_21	=	0x0054
                    0058   1232 _UPHY14_TRX_ANAREG_BOT_22	=	0x0058
                    005C   1233 _UPHY14_TRX_ANAREG_BOT_23	=	0x005c
                    0060   1234 _UPHY14_TRX_ANAREG_BOT_24	=	0x0060
                    0064   1235 _UPHY14_TRX_ANAREG_BOT_25	=	0x0064
                    0068   1236 _UPHY14_TRX_ANAREG_BOT_26	=	0x0068
                    006C   1237 _UPHY14_TRX_ANAREG_BOT_27	=	0x006c
                    0070   1238 _UPHY14_TRX_ANAREG_BOT_28	=	0x0070
                    0074   1239 _UPHY14_TRX_ANAREG_BOT_29	=	0x0074
                    0078   1240 _UPHY14_TRX_ANAREG_BOT_30	=	0x0078
                    007C   1241 _UPHY14_TRX_ANAREG_BOT_31	=	0x007c
                    0080   1242 _UPHY14_TRX_ANAREG_BOT_32	=	0x0080
                    0478   1243 _ANA_DFEE_REG_1E	=	0x0478
                    047C   1244 _ANA_DFEE_REG_1F	=	0x047c
                    0480   1245 _ANA_DFEE_REG_20	=	0x0480
                    0484   1246 _ANA_DFEE_REG_21	=	0x0484
                    0488   1247 _ANA_DFEE_REG_22	=	0x0488
                    048C   1248 _ANA_DFEE_REG_23	=	0x048c
                    0490   1249 _ANA_DFEE_REG_24	=	0x0490
                    0494   1250 _ANA_DFEE_REG_25	=	0x0494
                    0498   1251 _ANA_DFEE_REG_26	=	0x0498
                    049C   1252 _ANA_DFEE_REG_27	=	0x049c
                    0400   1253 _ANA_DFEE_REG_00	=	0x0400
                    0404   1254 _ANA_DFEE_REG_01	=	0x0404
                    0408   1255 _ANA_DFEE_REG_02	=	0x0408
                    040C   1256 _ANA_DFEE_REG_03	=	0x040c
                    0410   1257 _ANA_DFEE_REG_04	=	0x0410
                    0414   1258 _ANA_DFEE_REG_05	=	0x0414
                    0418   1259 _ANA_DFEE_REG_06	=	0x0418
                    041C   1260 _ANA_DFEE_REG_07	=	0x041c
                    0420   1261 _ANA_DFEE_REG_08	=	0x0420
                    0424   1262 _ANA_DFEE_REG_09	=	0x0424
                    0428   1263 _ANA_DFEE_REG_0A	=	0x0428
                    042C   1264 _ANA_DFEE_REG_0B	=	0x042c
                    0430   1265 _ANA_DFEE_REG_0C	=	0x0430
                    0434   1266 _ANA_DFEE_REG_0D	=	0x0434
                    0438   1267 _ANA_DFEE_REG_0E	=	0x0438
                    043C   1268 _ANA_DFEE_REG_0F	=	0x043c
                    0440   1269 _ANA_DFEE_REG_10	=	0x0440
                    0444   1270 _ANA_DFEE_REG_11	=	0x0444
                    0448   1271 _ANA_DFEE_REG_12	=	0x0448
                    044C   1272 _ANA_DFEE_REG_13	=	0x044c
                    0450   1273 _ANA_DFEE_REG_14	=	0x0450
                    0454   1274 _ANA_DFEE_REG_15	=	0x0454
                    0458   1275 _ANA_DFEE_REG_16	=	0x0458
                    045C   1276 _ANA_DFEE_REG_17	=	0x045c
                    0460   1277 _ANA_DFEE_REG_18	=	0x0460
                    0464   1278 _ANA_DFEE_REG_19	=	0x0464
                    0468   1279 _ANA_DFEE_REG_1A	=	0x0468
                    046C   1280 _ANA_DFEE_REG_1B	=	0x046c
                    0470   1281 _ANA_DFEE_REG_1C	=	0x0470
                    0474   1282 _ANA_DFEE_REG_1D	=	0x0474
                    0830   1283 _ANA_DFEO_REG_0C	=	0x0830
                    0834   1284 _ANA_DFEO_REG_0D	=	0x0834
                    0838   1285 _ANA_DFEO_REG_0E	=	0x0838
                    083C   1286 _ANA_DFEO_REG_0F	=	0x083c
                    0840   1287 _ANA_DFEO_REG_10	=	0x0840
                    0844   1288 _ANA_DFEO_REG_11	=	0x0844
                    0848   1289 _ANA_DFEO_REG_12	=	0x0848
                    084C   1290 _ANA_DFEO_REG_13	=	0x084c
                    0850   1291 _ANA_DFEO_REG_14	=	0x0850
                    0854   1292 _ANA_DFEO_REG_15	=	0x0854
                    0858   1293 _ANA_DFEO_REG_16	=	0x0858
                    085C   1294 _ANA_DFEO_REG_17	=	0x085c
                    0860   1295 _ANA_DFEO_REG_18	=	0x0860
                    0864   1296 _ANA_DFEO_REG_19	=	0x0864
                    0868   1297 _ANA_DFEO_REG_1A	=	0x0868
                    086C   1298 _ANA_DFEO_REG_1B	=	0x086c
                    0870   1299 _ANA_DFEO_REG_1C	=	0x0870
                    0874   1300 _ANA_DFEO_REG_1D	=	0x0874
                    0878   1301 _ANA_DFEO_REG_1E	=	0x0878
                    087C   1302 _ANA_DFEO_REG_1F	=	0x087c
                    0880   1303 _ANA_DFEO_REG_20	=	0x0880
                    0884   1304 _ANA_DFEO_REG_21	=	0x0884
                    0888   1305 _ANA_DFEO_REG_22	=	0x0888
                    088C   1306 _ANA_DFEO_REG_23	=	0x088c
                    0890   1307 _ANA_DFEO_REG_24	=	0x0890
                    0894   1308 _ANA_DFEO_REG_25	=	0x0894
                    0898   1309 _ANA_DFEO_REG_26	=	0x0898
                    089C   1310 _ANA_DFEO_REG_27	=	0x089c
                    0800   1311 _ANA_DFEO_REG_00	=	0x0800
                    0804   1312 _ANA_DFEO_REG_01	=	0x0804
                    0808   1313 _ANA_DFEO_REG_02	=	0x0808
                    080C   1314 _ANA_DFEO_REG_03	=	0x080c
                    0810   1315 _ANA_DFEO_REG_04	=	0x0810
                    0814   1316 _ANA_DFEO_REG_05	=	0x0814
                    0818   1317 _ANA_DFEO_REG_06	=	0x0818
                    081C   1318 _ANA_DFEO_REG_07	=	0x081c
                    0820   1319 _ANA_DFEO_REG_08	=	0x0820
                    0824   1320 _ANA_DFEO_REG_09	=	0x0824
                    0828   1321 _ANA_DFEO_REG_0A	=	0x0828
                    082C   1322 _ANA_DFEO_REG_0B	=	0x082c
                    8200   1323 _UPHY14_CMN_ANAREG_TOP_128	=	0x8200
                    8204   1324 _UPHY14_CMN_ANAREG_TOP_129	=	0x8204
                    8208   1325 _UPHY14_CMN_ANAREG_TOP_130	=	0x8208
                    820C   1326 _UPHY14_CMN_ANAREG_TOP_131	=	0x820c
                    8210   1327 _UPHY14_CMN_ANAREG_TOP_132	=	0x8210
                    8214   1328 _UPHY14_CMN_ANAREG_TOP_133	=	0x8214
                    8218   1329 _UPHY14_CMN_ANAREG_TOP_134	=	0x8218
                    821C   1330 _UPHY14_CMN_ANAREG_TOP_135	=	0x821c
                    8220   1331 _UPHY14_CMN_ANAREG_TOP_136	=	0x8220
                    8224   1332 _UPHY14_CMN_ANAREG_TOP_137	=	0x8224
                    8228   1333 _UPHY14_CMN_ANAREG_TOP_138	=	0x8228
                    822C   1334 _UPHY14_CMN_ANAREG_TOP_139	=	0x822c
                    8230   1335 _UPHY14_CMN_ANAREG_TOP_140	=	0x8230
                    8234   1336 _UPHY14_CMN_ANAREG_TOP_141	=	0x8234
                    8238   1337 _UPHY14_CMN_ANAREG_TOP_142	=	0x8238
                    823C   1338 _UPHY14_CMN_ANAREG_TOP_143	=	0x823c
                    8240   1339 _UPHY14_CMN_ANAREG_TOP_144	=	0x8240
                    8244   1340 _UPHY14_CMN_ANAREG_TOP_145	=	0x8244
                    8248   1341 _UPHY14_CMN_ANAREG_TOP_146	=	0x8248
                    824C   1342 _UPHY14_CMN_ANAREG_TOP_147	=	0x824c
                    8250   1343 _UPHY14_CMN_ANAREG_TOP_148	=	0x8250
                    8254   1344 _UPHY14_CMN_ANAREG_TOP_149	=	0x8254
                    8258   1345 _UPHY14_CMN_ANAREG_TOP_150	=	0x8258
                    825C   1346 _UPHY14_CMN_ANAREG_TOP_151	=	0x825c
                    8260   1347 _UPHY14_CMN_ANAREG_TOP_152	=	0x8260
                    8264   1348 _UPHY14_CMN_ANAREG_TOP_153	=	0x8264
                    8268   1349 _UPHY14_CMN_ANAREG_TOP_154	=	0x8268
                    826C   1350 _UPHY14_CMN_ANAREG_TOP_155	=	0x826c
                    8270   1351 _UPHY14_CMN_ANAREG_TOP_156	=	0x8270
                    8274   1352 _UPHY14_CMN_ANAREG_TOP_157	=	0x8274
                    8278   1353 _UPHY14_CMN_ANAREG_TOP_158	=	0x8278
                    827C   1354 _UPHY14_CMN_ANAREG_TOP_159	=	0x827c
                    8280   1355 _UPHY14_CMN_ANAREG_TOP_160	=	0x8280
                    8284   1356 _UPHY14_CMN_ANAREG_TOP_161	=	0x8284
                    8288   1357 _UPHY14_CMN_ANAREG_TOP_162	=	0x8288
                    828C   1358 _UPHY14_CMN_ANAREG_TOP_163	=	0x828c
                    8290   1359 _UPHY14_CMN_ANAREG_TOP_164	=	0x8290
                    8294   1360 _UPHY14_CMN_ANAREG_TOP_165	=	0x8294
                    8298   1361 _UPHY14_CMN_ANAREG_TOP_166	=	0x8298
                    829C   1362 _UPHY14_CMN_ANAREG_TOP_167	=	0x829c
                    82A0   1363 _UPHY14_CMN_ANAREG_TOP_168	=	0x82a0
                    82A4   1364 _UPHY14_CMN_ANAREG_TOP_169	=	0x82a4
                    82A8   1365 _UPHY14_CMN_ANAREG_TOP_170	=	0x82a8
                    82AC   1366 _UPHY14_CMN_ANAREG_TOP_171	=	0x82ac
                    82B0   1367 _UPHY14_CMN_ANAREG_TOP_172	=	0x82b0
                    82B4   1368 _UPHY14_CMN_ANAREG_TOP_173	=	0x82b4
                    82B8   1369 _UPHY14_CMN_ANAREG_TOP_174	=	0x82b8
                    82BC   1370 _UPHY14_CMN_ANAREG_TOP_175	=	0x82bc
                    82C0   1371 _UPHY14_CMN_ANAREG_TOP_176	=	0x82c0
                    82C4   1372 _UPHY14_CMN_ANAREG_TOP_177	=	0x82c4
                    82C8   1373 _UPHY14_CMN_ANAREG_TOP_178	=	0x82c8
                    82CC   1374 _UPHY14_CMN_ANAREG_TOP_179	=	0x82cc
                    82D0   1375 _UPHY14_CMN_ANAREG_TOP_180	=	0x82d0
                    82D4   1376 _UPHY14_CMN_ANAREG_TOP_181	=	0x82d4
                    82D8   1377 _UPHY14_CMN_ANAREG_TOP_182	=	0x82d8
                    82DC   1378 _UPHY14_CMN_ANAREG_TOP_183	=	0x82dc
                    82E0   1379 _UPHY14_CMN_ANAREG_TOP_184	=	0x82e0
                    82E4   1380 _UPHY14_CMN_ANAREG_TOP_185	=	0x82e4
                    82E8   1381 _UPHY14_CMN_ANAREG_TOP_186	=	0x82e8
                    82EC   1382 _UPHY14_CMN_ANAREG_TOP_187	=	0x82ec
                    82F0   1383 _UPHY14_CMN_ANAREG_TOP_188	=	0x82f0
                    82F4   1384 _UPHY14_CMN_ANAREG_TOP_189	=	0x82f4
                    82F8   1385 _UPHY14_CMN_ANAREG_TOP_190	=	0x82f8
                    82FC   1386 _UPHY14_CMN_ANAREG_TOP_191	=	0x82fc
                    8300   1387 _UPHY14_CMN_ANAREG_TOP_192	=	0x8300
                    8304   1388 _UPHY14_CMN_ANAREG_TOP_193	=	0x8304
                    8308   1389 _UPHY14_CMN_ANAREG_TOP_194	=	0x8308
                    830C   1390 _UPHY14_CMN_ANAREG_TOP_195	=	0x830c
                    8310   1391 _UPHY14_CMN_ANAREG_TOP_196	=	0x8310
                    8314   1392 _UPHY14_CMN_ANAREG_TOP_197	=	0x8314
                    8318   1393 _UPHY14_CMN_ANAREG_TOP_198	=	0x8318
                    831C   1394 _UPHY14_CMN_ANAREG_TOP_199	=	0x831c
                    8320   1395 _UPHY14_CMN_ANAREG_TOP_200	=	0x8320
                    8324   1396 _UPHY14_CMN_ANAREG_TOP_201	=	0x8324
                    8328   1397 _UPHY14_CMN_ANAREG_TOP_202	=	0x8328
                    832C   1398 _UPHY14_CMN_ANAREG_TOP_203	=	0x832c
                    8330   1399 _UPHY14_CMN_ANAREG_TOP_204	=	0x8330
                    8334   1400 _UPHY14_CMN_ANAREG_TOP_205	=	0x8334
                    8338   1401 _UPHY14_CMN_ANAREG_TOP_206	=	0x8338
                    833C   1402 _UPHY14_CMN_ANAREG_TOP_207	=	0x833c
                    8340   1403 _UPHY14_CMN_ANAREG_TOP_208	=	0x8340
                    8344   1404 _UPHY14_CMN_ANAREG_TOP_209	=	0x8344
                    8348   1405 _UPHY14_CMN_ANAREG_TOP_210	=	0x8348
                    834C   1406 _UPHY14_CMN_ANAREG_TOP_211	=	0x834c
                    8350   1407 _UPHY14_CMN_ANAREG_TOP_212	=	0x8350
                    8354   1408 _UPHY14_CMN_ANAREG_TOP_213	=	0x8354
                    8358   1409 _UPHY14_CMN_ANAREG_TOP_214	=	0x8358
                    2000   1410 _PM_CTRL_TX_LANE_REG1_LANE	=	0x2000
                    2004   1411 _PM_CTRL_TX_LANE_REG2_LANE	=	0x2004
                    2008   1412 _INPUT_TX_PIN_REG0_LANE	=	0x2008
                    200C   1413 _INPUT_TX_PIN_REG1_LANE	=	0x200c
                    2010   1414 _INPUT_TX_PIN_REG2_LANE	=	0x2010
                    2014   1415 _INPUT_TX_PIN_REG3_LANE	=	0x2014
                    2018   1416 _PM_CTRL_INTERRUPT_REG1_LANE	=	0x2018
                    201C   1417 _PM_CTRL_INTERRUPT_REG2	=	0x201c
                    2020   1418 _CLKGEN_TX_LANE_REG1_LANE	=	0x2020
                    2024   1419 _TX_SPEED_CONVERT_LANE	=	0x2024
                    2028   1420 _SPD_CTRL_INTERRUPT_REG1_LANE	=	0x2028
                    202C   1421 _SPD_CTRL_INTERRUPT_REG2	=	0x202c
                    2030   1422 _SPD_CTRL_TX_LANE_REG1_LANE	=	0x2030
                    2034   1423 _TX_SYSTEM_LANE	=	0x2034
                    203C   1424 _INPUT_TX_PIN_REG4_LANE	=	0x203c
                    2040   1425 _TX_CALIBRATION_LANE	=	0x2040
                    2044   1426 _DIG_TX_RSVD_REG0	=	0x2044
                    2048   1427 _INPUT_TX_PIN_REG5_LANE	=	0x2048
                    204C   1428 __FIELDNAME__LANE	=	0x204c
                    2050   1429 _PM_CTRL_INTERRUPT_ISR_REG1_LANE	=	0x2050
                    2054   1430 _SPD_CTRL_INTERRUPT_CLEAR_REG1_LANE	=	0x2054
                    2058   1431 _ANALOG_TX_REALTIME_REG_1	=	0x2058
                    205C   1432 _MON_TOP	=	0x205c
                    2100   1433 _PM_CTRL_RX_LANE_REG1_LANE	=	0x2100
                    2104   1434 _RX_SYSTEM_LANE	=	0x2104
                    2108   1435 _INPUT_RX_PIN_REG0_LANE	=	0x2108
                    210C   1436 _INPUT_RX_PIN_REG1_LANE	=	0x210c
                    2110   1437 _INPUT_RX_PIN_REG2_LANE	=	0x2110
                    2114   1438 _SPD_CTRL_RX_LANE_REG1_LANE	=	0x2114
                    2118   1439 _DIG_RX_RSVD_REG0	=	0x2118
                    211C   1440 _CLKGEN_RX_LANE_REG1_LANE	=	0x211c
                    2120   1441 _FRAME_SYNC_DET_REG0	=	0x2120
                    2124   1442 _FRAME_SYNC_DET_REG1	=	0x2124
                    2128   1443 _FRAME_SYNC_DET_REG2	=	0x2128
                    212C   1444 _FRAME_SYNC_DET_REG3	=	0x212c
                    2130   1445 _FRAME_SYNC_DET_REG4	=	0x2130
                    2134   1446 _FRAME_SYNC_DET_REG5	=	0x2134
                    2138   1447 _FRAME_SYNC_DET_REG6	=	0x2138
                    213C   1448 _CDR_LOCK_REG	=	0x213c
                    2140   1449 _RX_LANE_INTERRUPT	=	0x2140
                    2144   1450 _RX_LANE_INTERRUPT_MASK	=	0x2144
                    2148   1451 _RX_DATA_PATH_REG	=	0x2148
                    214C   1452 _INPUT_RX_PIN_REG3_LANE	=	0x214c
                    2150   1453 _RX_CALIBRATION_REG	=	0x2150
                    2158   1454 _RX_LANE_INTERRUPT_REG1	=	0x2158
                    2160   1455 _DTL_REG0	=	0x2160
                    2164   1456 _DTL_REG1	=	0x2164
                    2168   1457 _DTL_REG2	=	0x2168
                    216C   1458 _DTL_REG3	=	0x216c
                    2170   1459 _SQ_REG0	=	0x2170
                    4000   1460 _LANE_CFG0	=	0x4000
                    4004   1461 _LANE_STATUS0	=	0x4004
                    4008   1462 _LANE_CFG_STATUS2_LANE	=	0x4008
                    400C   1463 _LANE_CFG2_LANE	=	0x400c
                    4010   1464 _LANE_CFG4	=	0x4010
                    4014   1465 _LANE_CFG_STATUS3_LANE	=	0x4014
                    4018   1466 _LANE_DP_PIE8_CFG0_LANE	=	0x4018
                    401C   1467 _LANE_USB_DP_CFG1_LANE	=	0x401c
                    4020   1468 _LANE_USB_DP_CFG2_LANE	=	0x4020
                    4024   1469 _LANE_EQ_CFG0_LANE	=	0x4024
                    4028   1470 _LANE_EQ_CFG1_LANE	=	0x4028
                    402C   1471 _LANE_PRESET_CFG0_LANE	=	0x402c
                    4030   1472 _LANE_PRESET_CFG2_LANE	=	0x4030
                    4034   1473 _LANE_PRESET_CFG4_LANE	=	0x4034
                    4038   1474 _LANE_PRESET_CFG6_LANE	=	0x4038
                    403C   1475 _LANE_PRESET_CFG8_LANE	=	0x403c
                    4040   1476 _LANE_PRESET_CFG10_LANE	=	0x4040
                    4044   1477 _LANE_PRESET_CFG12_LANE	=	0x4044
                    4048   1478 _LANE_PRESET_CFG14_LANE	=	0x4048
                    404C   1479 _LANE_PRESET_CFG16_LANE	=	0x404c
                    4050   1480 _LANE_COEFF_MAX0_LANE	=	0x4050
                    4054   1481 _LANE_REMOTE_SET_LANE	=	0x4054
                    4058   1482 _LANE_EQ_16G_CFG0_LANE	=	0x4058
                    405C   1483 _LANE_16G_PRESET_CFG0_LANE	=	0x405c
                    4060   1484 _LANE_16G_PRESET_CFG2_LANE	=	0x4060
                    4064   1485 _LANE_16G_PRESET_CFG4_LANE	=	0x4064
                    4068   1486 _LANE_16G_PRESET_CFG6_LANE	=	0x4068
                    406C   1487 _LANE_16G_PRESET_CFG8_LANE	=	0x406c
                    4070   1488 _LANE_16G_PRESET_CFG10_LANE	=	0x4070
                    4074   1489 _LANE_16G_PRESET_CFG12_LANE	=	0x4074
                    4078   1490 _LANE_16G_PRESET_CFG14_LANE	=	0x4078
                    407C   1491 _LANE_16G_PRESET_CFG16_LANE	=	0x407c
                    4080   1492 _LANE_EQ_32G_CFG0_LANE	=	0x4080
                    4084   1493 _LANE_32G_PRESET_CFG0_LANE	=	0x4084
                    4088   1494 _LANE_32G_PRESET_CFG2_LANE	=	0x4088
                    408C   1495 _LANE_32G_PRESET_CFG4_LANE	=	0x408c
                    4090   1496 _LANE_32G_PRESET_CFG6_LANE	=	0x4090
                    4094   1497 _LANE_32G_PRESET_CFG8_LANE	=	0x4094
                    4098   1498 _LANE_32G_PRESET_CFG10_LANE	=	0x4098
                    409C   1499 _LANE_32G_PRESET_CFG12_LANE	=	0x409c
                    40A0   1500 _LANE_32G_PRESET_CFG14_LANE	=	0x40a0
                    40A4   1501 _LANE_32G_PRESET_CFG16_LANE	=	0x40a4
                    2200   1502 _MCU_CONTROL_LANE	=	0x2200
                    2204   1503 _MCU_GPIO	=	0x2204
                    2208   1504 _CACHE_DEBUG0	=	0x2208
                    220C   1505 _CACHE_DEBUG1	=	0x220c
                    2210   1506 _LANE_SYSTEM0	=	0x2210
                    2230   1507 _MCU_STATUS0_LANE	=	0x2230
                    2234   1508 _MCU_STATUS1_LANE	=	0x2234
                    2238   1509 _MCU_STATUS2_LANE	=	0x2238
                    223C   1510 _MCU_STATUS3_LANE	=	0x223c
                    2240   1511 _MCU_INT0_CONTROL	=	0x2240
                    2244   1512 _MCU_INT1_CONTROL	=	0x2244
                    2248   1513 _MCU_INT2_CONTROL	=	0x2248
                    224C   1514 _MCU_INT3_CONTROL	=	0x224c
                    2250   1515 _MCU_INT4_CONTROL	=	0x2250
                    2254   1516 _MCU_INT5_CONTROL	=	0x2254
                    2258   1517 _MCU_INT6_CONTROL	=	0x2258
                    225C   1518 _MCU_INT7_CONTROL	=	0x225c
                    2260   1519 _MCU_INT8_CONTROL	=	0x2260
                    2264   1520 _MCU_INT9_CONTROL	=	0x2264
                    2268   1521 _MCU_INT10_CONTROL	=	0x2268
                    226C   1522 _MCU_INT11_CONTROL	=	0x226c
                    2270   1523 _MCU_INT12_CONTROL	=	0x2270
                    2274   1524 _MCU_TIMER_CONTROL	=	0x2274
                    2278   1525 _MCU_TIMER0_CONTROL	=	0x2278
                    227C   1526 _MCU_TIMER1_CONTROL	=	0x227c
                    2280   1527 _MCU_TIMER2_CONTROL	=	0x2280
                    2284   1528 _MCU_TIMER3_CONTROL	=	0x2284
                    2288   1529 _MCU_IRQ_LANE	=	0x2288
                    228C   1530 _MCU_IRQ_MASK_LANE	=	0x228c
                    2290   1531 _MCU_MEM_REG1_LANE	=	0x2290
                    2294   1532 _MCU_MEM_REG2_LANE	=	0x2294
                    2298   1533 _MCU_TIMER_CTRL_1_LANE	=	0x2298
                    229C   1534 _MCU_TIMER_CTRL_2_LANE	=	0x229c
                    22A0   1535 _MCU_TIMER_CTRL_3_LANE	=	0x22a0
                    22A4   1536 _MCU_TIMER_CTRL_4_LANE	=	0x22a4
                    22A8   1537 _MCU_TIMER_CTRL_5_LANE	=	0x22a8
                    22AC   1538 _MCU_TIMER_CTRL_6_LANE	=	0x22ac
                    22B0   1539 _MCU_TIMER_CTRL_7_LANE	=	0x22b0
                    22B4   1540 _MCU_DEBUG0_LANE	=	0x22b4
                    22B8   1541 _MCU_DEBUG1_LANE	=	0x22b8
                    22BC   1542 _MCU_DEBUG2_LANE	=	0x22bc
                    22C0   1543 _MCU_DEBUG3_LANE	=	0x22c0
                    22C4   1544 _MCU_DEBUG_LANE	=	0x22c4
                    22C8   1545 _EXT_INT_CONTROL	=	0x22c8
                    22CC   1546 _ANA_IF_TRX_REG0	=	0x22cc
                    22D0   1547 _ANA_IF_DFEE_REG0	=	0x22d0
                    22D4   1548 _ANA_IF_DFEO_REG0	=	0x22d4
                    22D8   1549 _MCU_IRQ_ISR_LANE	=	0x22d8
                    22DC   1550 _MCU_WDT_LANE	=	0x22dc
                    22E0   1551 _MCU_INT_CONTROL_13	=	0x22e0
                    22E4   1552 _MCU_COMMAND0	=	0x22e4
                    22F4   1553 _MEM_ECC_ERR_ADDRESS0	=	0x22f4
                    22F8   1554 _XDATA_MEM_CHECKSUM_LANE0	=	0x22f8
                    22FC   1555 _XDATA_MEM_CHECKSUM_LANE1	=	0x22fc
                    2300   1556 _PT_CONTROL0	=	0x2300
                    2304   1557 _PT_CONTROL1	=	0x2304
                    2308   1558 _PT_USER_PATTERN0	=	0x2308
                    230C   1559 _PT_USER_PATTERN1	=	0x230c
                    2310   1560 _PT_USER_PATTERN2	=	0x2310
                    2314   1561 _PT_COUNTER0	=	0x2314
                    2318   1562 _PT_COUNTER1	=	0x2318
                    231C   1563 _PT_COUNTER2	=	0x231c
                    2400   1564 _DFE_CTRL_REG0	=	0x2400
                    2404   1565 _DFE_CTRL_REG1	=	0x2404
                    2408   1566 _DFE_CTRL_REG2	=	0x2408
                    240C   1567 _DFE_CTRL_REG3	=	0x240c
                    2410   1568 _RX_EQ_CLK_CTRL	=	0x2410
                    2414   1569 _DFE_CTRL_REG4	=	0x2414
                    2418   1570 _DFE_ANA_REG0	=	0x2418
                    241C   1571 _DFE_ANA_REG1	=	0x241c
                    2420   1572 _DFE_STEP_REG0	=	0x2420
                    2424   1573 _DFE_STEP_REG1	=	0x2424
                    2430   1574 _DFE_FEN_EVEN_REG	=	0x2430
                    2434   1575 _DFE_FEN_ODD_REG	=	0x2434
                    2438   1576 _DFE_DC_EVEN_REG8	=	0x2438
                    243C   1577 _DFE_DC_ODD_REG8	=	0x243c
                    2440   1578 _DFE_FEXT_EVEN_REG0	=	0x2440
                    2444   1579 _DFE_FEXT_EVEN_REG1	=	0x2444
                    2448   1580 _DFE_FEXT_EVEN_REG2	=	0x2448
                    244C   1581 _DFE_FEXT_EVEN_REG3	=	0x244c
                    2450   1582 _DFE_FEXT_EVEN_REG4	=	0x2450
                    2454   1583 _DFE_FEXT_EVEN_REG5	=	0x2454
                    2458   1584 _DFE_FEXT_EVEN_REG6	=	0x2458
                    245C   1585 _DFE_FEXT_EVEN_REG7	=	0x245c
                    2460   1586 _DFE_FEXT_ODD_REG0	=	0x2460
                    2464   1587 _DFE_FEXT_ODD_REG1	=	0x2464
                    2468   1588 _DFE_FEXT_ODD_REG2	=	0x2468
                    246C   1589 _DFE_FEXT_ODD_REG3	=	0x246c
                    2470   1590 _DFE_FEXT_ODD_REG4	=	0x2470
                    2474   1591 _DFE_FEXT_ODD_REG5	=	0x2474
                    2478   1592 _DFE_FEXT_ODD_REG6	=	0x2478
                    247C   1593 _DFE_FEXT_ODD_REG7	=	0x247c
                    2480   1594 _DFE_READ_EVEN_SM_REG0	=	0x2480
                    2484   1595 _DFE_READ_EVEN_SM_REG1	=	0x2484
                    2488   1596 _DFE_READ_EVEN_SM_REG2	=	0x2488
                    248C   1597 _DFE_READ_EVEN_SM_REG3	=	0x248c
                    2490   1598 _DFE_READ_EVEN_SM_REG4	=	0x2490
                    2494   1599 _DFE_READ_EVEN_SM_REG5	=	0x2494
                    2498   1600 _DFE_READ_EVEN_SM_REG6	=	0x2498
                    249C   1601 _DFE_READ_EVEN_SM_REG7	=	0x249c
                    24A0   1602 _DFE_READ_ODD_SM_REG0	=	0x24a0
                    24A4   1603 _DFE_READ_ODD_SM_REG1	=	0x24a4
                    24A8   1604 _DFE_READ_ODD_SM_REG2	=	0x24a8
                    24AC   1605 _DFE_READ_ODD_SM_REG3	=	0x24ac
                    24B0   1606 _DFE_READ_ODD_SM_REG4	=	0x24b0
                    24B4   1607 _DFE_READ_ODD_SM_REG5	=	0x24b4
                    24B8   1608 _DFE_READ_ODD_SM_REG6	=	0x24b8
                    24BC   1609 _DFE_READ_ODD_SM_REG7	=	0x24bc
                    24C0   1610 _DFE_READ_EVEN_SM_REG8	=	0x24c0
                    24C4   1611 _DFE_READ_ODD_SM_REG8	=	0x24c4
                    24D0   1612 _DFE_READ_EVEN_2C_REG0	=	0x24d0
                    24D4   1613 _DFE_READ_EVEN_2C_REG1	=	0x24d4
                    24D8   1614 _DFE_READ_EVEN_2C_REG2	=	0x24d8
                    24DC   1615 _DFE_READ_EVEN_2C_REG3	=	0x24dc
                    24E0   1616 _DFE_READ_EVEN_2C_REG4	=	0x24e0
                    24E4   1617 _DFE_READ_EVEN_2C_REG5	=	0x24e4
                    24E8   1618 _DFE_READ_EVEN_2C_REG6	=	0x24e8
                    24EC   1619 _DFE_READ_EVEN_2C_REG7	=	0x24ec
                    24F0   1620 _DFE_READ_ODD_2C_REG0	=	0x24f0
                    24F4   1621 _DFE_READ_ODD_2C_REG1	=	0x24f4
                    24F8   1622 _DFE_READ_ODD_2C_REG2	=	0x24f8
                    24FC   1623 _DFE_READ_ODD_2C_REG3	=	0x24fc
                    2500   1624 _DFE_READ_ODD_2C_REG4	=	0x2500
                    2504   1625 _DFE_READ_ODD_2C_REG5	=	0x2504
                    2508   1626 _DFE_READ_ODD_2C_REG6	=	0x2508
                    250C   1627 _DFE_READ_ODD_2C_REG7	=	0x250c
                    2510   1628 _DFE_READ_EVEN_2C_REG8	=	0x2510
                    2514   1629 _DFE_READ_ODD_2C_REG8	=	0x2514
                    2518   1630 _CAL_OFST_REG0	=	0x2518
                    251C   1631 _CAL_OFST_REG1	=	0x251c
                    2520   1632 _CAL_OFST_REG2	=	0x2520
                    2530   1633 _DFE_DCE_REG0	=	0x2530
                    2540   1634 _DFE_STATIC_LANE_REG0	=	0x2540
                    2544   1635 _DFE_STATIC_LANE_REG1	=	0x2544
                    2548   1636 _DFE_STATIC_LANE_REG3	=	0x2548
                    254C   1637 _DFE_STATIC_LANE_REG4	=	0x254c
                    2550   1638 _DFE_STATIC_LANE_REG5	=	0x2550
                    2554   1639 _DFE_STATIC_LANE_REG6	=	0x2554
                    2560   1640 _EOM_VLD_REG0	=	0x2560
                    2564   1641 _EOM_VLD_REG1	=	0x2564
                    2568   1642 _EOM_VLD_REG2	=	0x2568
                    256C   1643 _EOM_VLD_REG3	=	0x256c
                    2570   1644 _EOM_ERR_REG0	=	0x2570
                    2574   1645 _EOM_ERR_REG1	=	0x2574
                    2578   1646 _EOM_ERR_REG2	=	0x2578
                    257C   1647 _EOM_ERR_REG3	=	0x257c
                    2580   1648 _EOM_REG0	=	0x2580
                    25F0   1649 _EOM_VLD_REG4	=	0x25f0
                    25F4   1650 _LANE_MARGIN_REG0	=	0x25f4
                    6000   1651 _CAL_CTRL1_LANE	=	0x6000
                    6004   1652 _CAL_CTRL2_LANE	=	0x6004
                    6008   1653 _CAL_CTRL3_LANE	=	0x6008
                    600C   1654 _CAL_CTRL4_LANE	=	0x600c
                    6010   1655 _CAL_SAVE_DATA1_LANE	=	0x6010
                    6014   1656 _CAL_SAVE_DATA2_LANE	=	0x6014
                    6018   1657 _CAL_SAVE_DATA3_LANE	=	0x6018
                    601C   1658 _PHY_REMOTE_CTRL_COMMAND_LANE	=	0x601c
                    6020   1659 _PHY_REMOTE_CTRL_VALUE_LANE	=	0x6020
                    6024   1660 _PHY_LOCAL_VALUE_LANE	=	0x6024
                    6028   1661 _TRX_TRAIN_IF_TIMERS1_LANE	=	0x6028
                    602C   1662 _TRX_TRAIN_IF_TIMERS2_LANE	=	0x602c
                    6030   1663 _TRX_TRAIN_IF_TIMERS_ENABLE_LANE	=	0x6030
                    6034   1664 _DFE_CONTROL_0	=	0x6034
                    6038   1665 _DFE_CONTROL_1	=	0x6038
                    6040   1666 _DFE_CONTROL_2	=	0x6040
                    6044   1667 _DFE_CONTROL_3	=	0x6044
                    6048   1668 _DFE_CONTROL_4	=	0x6048
                    604C   1669 _DFE_CONTROL_5	=	0x604c
                    6050   1670 _TRAIN_CONTROL_0	=	0x6050
                    6054   1671 _TRAIN_CONTROL_1	=	0x6054
                    6058   1672 _TRAIN_CONTROL_2	=	0x6058
                    605C   1673 _RPTA_CONFIG_0	=	0x605c
                    6060   1674 _RPTA_CONFIG_1	=	0x6060
                    6064   1675 _DLL_CAL	=	0x6064
                    6068   1676 _TRAIN_PARA_0	=	0x6068
                    606C   1677 _TRAIN_PARA_1	=	0x606c
                    6070   1678 _TRAIN_PARA_2	=	0x6070
                    6074   1679 _TRAIN_PARA_3	=	0x6074
                    6078   1680 _DFE_CONTROL_6	=	0x6078
                    607C   1681 _DFE_TEST_0	=	0x607c
                    6080   1682 _DFE_TEST_1	=	0x6080
                    6084   1683 _DFE_TEST_4	=	0x6084
                    6088   1684 _DFE_TEST_5	=	0x6088
                    608C   1685 _DFE_CONTROL_7	=	0x608c
                    6090   1686 _DFE_CONTROL_8	=	0x6090
                    6094   1687 _DFE_CONTROL_9	=	0x6094
                    6098   1688 _DFE_CONTROL_10	=	0x6098
                    609C   1689 _DFE_CONTROL_11	=	0x609c
                    60A0   1690 _CDS_CTRL_REG0	=	0x60a0
                    60A4   1691 _CDS_CTRL_REG1	=	0x60a4
                    60A8   1692 _ESM_POP_P_CNT_LOW_LANE	=	0x60a8
                    60AC   1693 _ESM_ERR_P_CNT_LOW_LANE	=	0x60ac
                    60B0   1694 _ESM_ERR_POP_CNT_HIGH_LANE	=	0x60b0
                    60B4   1695 _TRAIN_CONTROL_3	=	0x60b4
                    60B8   1696 _TRAIN_CONTROL_4	=	0x60b8
                    60BC   1697 _TRAIN_CONTROL_5	=	0x60bc
                    60C0   1698 _TRAIN_CONTROL_6	=	0x60c0
                    60C4   1699 _TRAIN_CONTROL_7	=	0x60c4
                    60C8   1700 _TRAIN_CONTROL_8	=	0x60c8
                    60CC   1701 _TRAIN_CONTROL_9	=	0x60cc
                    60D0   1702 _TRAIN_CONTROL_10	=	0x60d0
                    60D4   1703 _TRAIN_CONTROL_11	=	0x60d4
                    60D8   1704 _TRAIN_CONTROL_12	=	0x60d8
                    60DC   1705 _ESM_POP_N_CNT_LOW_LANE	=	0x60dc
                    60E0   1706 _ESM_ERR_N_CNT_LOW_LANE	=	0x60e0
                    60E4   1707 _TRAIN_CONTROL_13	=	0x60e4
                    60E8   1708 _TRAIN_CONTROL_14	=	0x60e8
                    60EC   1709 _TRAIN_CONTROL_15	=	0x60ec
                    60F0   1710 _TRAIN_CONTROL_16	=	0x60f0
                    60F4   1711 _TRAIN_CONTROL_17	=	0x60f4
                    60F8   1712 _END_XDAT_LANE	=	0x60f8
                    A000   1713 _TX_CMN_REG	=	0xa000
                    A008   1714 _DTX_REG0	=	0xa008
                    A00C   1715 _DTX_REG1	=	0xa00c
                    A010   1716 _DTX_REG2	=	0xa010
                    A014   1717 _DTX_REG3	=	0xa014
                    A018   1718 _DTX_REG4	=	0xa018
                    A01C   1719 _DTX_PHY_ALIGN_REG0	=	0xa01c
                    A024   1720 _DTX_PHY_ALIGN_REG1	=	0xa024
                    A028   1721 _DTX_PHY_ALIGN_REG2	=	0xa028
                    A02C   1722 _SRIS_REG0	=	0xa02c
                    A030   1723 _SRIS_REG1	=	0xa030
                    A100   1724 _RX_CMN_0	=	0xa100
                    A110   1725 _DFE_STATIC_REG0	=	0xa110
                    A114   1726 _DFE_STATIC_REG1	=	0xa114
                    A118   1727 _DFE_STATIC_REG3	=	0xa118
                    A11C   1728 _DFE_STATIC_REG4	=	0xa11c
                    A120   1729 _DFE_STATIC_REG5	=	0xa120
                    A124   1730 _DFE_STATIC_REG6	=	0xa124
                    4200   1731 _GLOB_RST_CLK_CTRL	=	0x4200
                    4204   1732 _GLOB_CLK_SRC_LO	=	0x4204
                    4208   1733 _GLOB_CLK_SRC_HI	=	0x4208
                    420C   1734 _GLOB_MISC_CTRL	=	0x420c
                    4210   1735 _GLOB_DP_SAL_CFG	=	0x4210
                    4214   1736 _GLOB_DP_SAL_CFG1	=	0x4214
                    4218   1737 _GLOB_DP_SAL_CFG3	=	0x4218
                    421C   1738 _GLOB_DP_SAL_CFG5	=	0x421c
                    4220   1739 _GLOB_PM_CFG0	=	0x4220
                    4224   1740 _GLOB_COUNTER_CTRL	=	0x4224
                    4228   1741 _GLOB_COUNTER_HI	=	0x4228
                    422C   1742 _GLOB_PM_DP_CTRL	=	0x422c
                    4230   1743 _GLOB_DP_BAL_CFG0	=	0x4230
                    4234   1744 _GLOB_DP_BAL_CFG2	=	0x4234
                    4238   1745 _GLOB_DP_BAL_CFG4	=	0x4238
                    423C   1746 _GLOB_BIST_CTRL	=	0x423c
                    4240   1747 _GLOB_BIST_LANE_TYPE	=	0x4240
                    4244   1748 _GLOB_BIST_START	=	0x4244
                    4248   1749 _GLOB_BIST_MASK	=	0x4248
                    424C   1750 _GLOB_BIST_RESULT	=	0x424c
                    4250   1751 _GLOB_BIST_SEQR_CFG	=	0x4250
                    4254   1752 _GLOB_BIST_DATA_HI	=	0x4254
                    4258   1753 _GLOB_PIPE_REVISION	=	0x4258
                    425C   1754 _GLOB_L1_SUBSTATES_CFG	=	0x425c
                    A200   1755 _MCU_CONTROL_0	=	0xa200
                    A204   1756 _MCU_CONTROL_1	=	0xa204
                    A208   1757 _MCU_CONTROL_2	=	0xa208
                    A20C   1758 _MCU_CONTROL_3	=	0xa20c
                    A210   1759 _MCU_CONTROL_4	=	0xa210
                    A214   1760 _MCU_DEBUG0	=	0xa214
                    A218   1761 _MCU_DEBUG1	=	0xa218
                    A21C   1762 _MEMORY_CONTROL_0	=	0xa21c
                    A220   1763 _MEMORY_CONTROL_1	=	0xa220
                    A224   1764 _MEMORY_CONTROL_2	=	0xa224
                    A228   1765 _MEMORY_CONTROL_3	=	0xa228
                    A22C   1766 _MEMORY_CONTROL_4	=	0xa22c
                    A234   1767 _MCU_INFO_0	=	0xa234
                    A238   1768 _MCU_INFO_1	=	0xa238
                    A23C   1769 _MCU_INFO_2	=	0xa23c
                    A240   1770 _MCU_INFO_3	=	0xa240
                    A244   1771 _MEM_CMN_ECC_ERR_ADDRESS0	=	0xa244
                    A2E0   1772 _ANA_IF_CMN_REG1	=	0xa2e0
                    A2E4   1773 _MEM_IRQ	=	0xa2e4
                    A2E8   1774 _MEM_IRQ_MASK	=	0xa2e8
                    A2EC   1775 _ANA_IF_CMN_REG0	=	0xa2ec
                    A2F0   1776 _APB_CONTROL_REG	=	0xa2f0
                    A2F4   1777 _MEM_IRQ_CLEAR	=	0xa2f4
                    A2F8   1778 _MCU_SYNC1	=	0xa2f8
                    A2FC   1779 _MCU_SYNC2	=	0xa2fc
                    A300   1780 _TEST0	=	0xa300
                    A304   1781 _TEST1	=	0xa304
                    A308   1782 _TEST2	=	0xa308
                    A30C   1783 _TEST3	=	0xa30c
                    A310   1784 _TEST4	=	0xa310
                    A314   1785 _SYSTEM	=	0xa314
                    A318   1786 _PM_CMN_REG1	=	0xa318
                    A31C   1787 _INPUT_CMN_PIN_REG0	=	0xa31c
                    A320   1788 _INPUT_CMN_PIN_REG1	=	0xa320
                    A324   1789 _INPUT_CMN_PIN_REG2	=	0xa324
                    A328   1790 _ANA_TSEN_CONTROL	=	0xa328
                    A32C   1791 _PLLCAL_REG0	=	0xa32c
                    A330   1792 _PLLCAL_REG1	=	0xa330
                    A334   1793 _CLKGEN_CMN_REG1	=	0xa334
                    A338   1794 _SPD_CMN_REG1	=	0xa338
                    A33C   1795 _OUTPUT_CMN_PIN_REG0	=	0xa33c
                    A340   1796 _CMN_CALIBRATION	=	0xa340
                    A344   1797 __FIELDNAME_	=	0xa344
                    A348   1798 _INPUT_CMN_PIN_REG3	=	0xa348
                    A34C   1799 _PM_CMN_REG2	=	0xa34c
                    A354   1800 _TEST5	=	0xa354
                    A358   1801 _XDATA_MEM_CHECKSUM_CMN_0	=	0xa358
                    A35C   1802 _XDATA_MEM_CHECKSUM_CMN_1	=	0xa35c
                    A360   1803 _XDATA_MEM_CHECKSUM_CMN_2	=	0xa360
                    A364   1804 _MCU_SDT_CMN	=	0xa364
                    A368   1805 _CMN_CACHE_DEBUG0	=	0xa368
                    A36C   1806 _MCU_INT_ADDR	=	0xa36c
                    A370   1807 _CMN_ISR_2	=	0xa370
                    A374   1808 _CMN_ISR_MASK_2	=	0xa374
                    A378   1809 _CMN_ISR_CLEAR_2	=	0xa378
                    A37C   1810 _CMN_MCU_GPIO	=	0xa37c
                    A380   1811 _CMN_CACHE_DEBUG1	=	0xa380
                    A384   1812 _CMN_MCU_TIMER_CONTROL	=	0xa384
                    A388   1813 _CMN_MCU_TIMER_CTRL_2_LANE	=	0xa388
                    A38C   1814 _CMN_MCU_TIMER_CTRL_3_LANE	=	0xa38c
                    A390   1815 _CMN_MCU_TIMER_CTRL_4_LANE	=	0xa390
                    A394   1816 _CMN_MCU_TIMER_CTRL_5_LANE	=	0xa394
                    A398   1817 _CMN_MCU_TIMER0_CONTROL	=	0xa398
                    A39C   1818 _CMN_MCU_TIMER1_CONTROL	=	0xa39c
                    A3A0   1819 _CMN_MCU_TIMER2_CONTROL	=	0xa3a0
                    A3A4   1820 _CMN_MCU_TIMER3_CONTROL	=	0xa3a4
                    A3A8   1821 _CMN_ISR_1	=	0xa3a8
                    A3AC   1822 _CMN_ISR_MASK_1	=	0xa3ac
                    A3B0   1823 _SET_LANE_ISR	=	0xa3b0
                    A3F4   1824 _CMN_MCU_REG	=	0xa3f4
                    A3F8   1825 _CID_REG0	=	0xa3f8
                    A3FC   1826 _CID_REG1	=	0xa3fc
                    E600   1827 _FW_REV	=	0xe600
                    E604   1828 _CONTROL_CONFIG0	=	0xe604
                    E608   1829 _CONTROL_CONFIG1	=	0xe608
                    E60C   1830 _CONTROL_CONFIG2	=	0xe60c
                    E610   1831 _CONTROL_CONFIG3	=	0xe610
                    E614   1832 _CONTROL_CONFIG4	=	0xe614
                    E618   1833 _CONTROL_CONFIG5	=	0xe618
                    E61C   1834 _CONTROL_CONFIG6	=	0xe61c
                    E620   1835 _CONTROL_CONFIG7	=	0xe620
                    E624   1836 _CAL_DATA0	=	0xe624
                    E628   1837 _TRAIN_IF_CONFIG	=	0xe628
                    E62C   1838 _CONTROL_CONFIG8	=	0xe62c
                    E630   1839 _CONTROL_CONFIG9	=	0xe630
                    E634   1840 _CON_CAL_STEP_SIZE1	=	0xe634
                    E638   1841 _CON_CAL_STEP_SIZE2	=	0xe638
                    E63C   1842 _CON_CAL_STEP_SIZE3	=	0xe63c
                    E640   1843 _CON_CAL_STEP_SIZE4	=	0xe640
                    E644   1844 _CON_CAL_STEP_SIZE5	=	0xe644
                    E648   1845 _CAL_TIME_OUT_AND_DIS	=	0xe648
                    E64C   1846 _CAL_STATUS_READ	=	0xe64c
                    E650   1847 _MCU_CONFIG	=	0xe650
                    E654   1848 _CAL_DATA1	=	0xe654
                    E658   1849 _LOOP_CNTS	=	0xe658
                    E65C   1850 _MCU_CONFIG1	=	0xe65c
                    E660   1851 _TIMER_SEL1	=	0xe660
                    E664   1852 _TIMER_SEL2	=	0xe664
                    E668   1853 _TIMER_SEL3	=	0xe668
                    E66C   1854 _G_SELLV_TXCLK	=	0xe66c
                    E670   1855 _G_SELLV_TXDATA	=	0xe670
                    E674   1856 _G_SELLV_TXPRE	=	0xe674
                    E678   1857 _G_SELLV_RXEOMCLK	=	0xe678
                    E67C   1858 _G_SELLV_RXDATACLK	=	0xe67c
                    E680   1859 _G_SELLV_RXSAMPLER	=	0xe680
                    E684   1860 _SAS_PRESET0_TB	=	0xe684
                    E688   1861 _SAS_PRESET1_TB	=	0xe688
                    E68C   1862 _SAS_PRESET2_TB	=	0xe68c
                    E690   1863 _ETH_PRESET0_TB	=	0xe690
                    E694   1864 _ETH_PRESET1_TB	=	0xe694
                    E698   1865 _TX_SAVE_0	=	0xe698
                    E69C   1866 _TX_SAVE_1	=	0xe69c
                    E6A0   1867 _TX_SAVE_2	=	0xe6a0
                    E6A4   1868 _TX_SAVE_3	=	0xe6a4
                    E6A8   1869 _TX_SAVE_4	=	0xe6a8
                    E6AC   1870 _CDS_EYE_CLK_THR	=	0xe6ac
                    E6B0   1871 _SYNC_INFO	=	0xe6b0
                    E6B4   1872 _MCU_INFO_4	=	0xe6b4
                    E6B8   1873 _MCU_INFO_5	=	0xe6b8
                    E6BC   1874 _MCU_INFO_12	=	0xe6bc
                    E6C0   1875 _MCU_INFO_13	=	0xe6c0
                    E6C4   1876 _END_XDAT_CMN	=	0xe6c4
                    2600   1877 _DME_ENC_REG0	=	0x2600
                    2604   1878 _DME_ENC_REG1	=	0x2604
                    2608   1879 _DME_ENC_REG2	=	0x2608
                    260C   1880 _DME_DEC_REG0	=	0x260c
                    2610   1881 _DME_DEC_REG1	=	0x2610
                    2614   1882 _TX_TRAIN_IF_REG0	=	0x2614
                    2618   1883 _TX_TRAIN_IF_REG1	=	0x2618
                    261C   1884 _TX_TRAIN_IF_REG2	=	0x261c
                    2620   1885 _TX_TRAIN_IF_REG3	=	0x2620
                    2624   1886 _TX_TRAIN_PATTTERN_REG0	=	0x2624
                    2628   1887 _TX_TRAIN_DRIVER_REG0	=	0x2628
                    262C   1888 _TX_TRAIN_DRIVER_REG1	=	0x262c
                    2630   1889 _TX_TRAIN_DRIVER_REG2	=	0x2630
                    2634   1890 _TX_TRAIN_DEFAULT_REG0	=	0x2634
                    2638   1891 _TX_TRAIN_DEFAULT_REG1	=	0x2638
                    263C   1892 _TX_TRAIN_DEFAULT_REG2	=	0x263c
                    2640   1893 _TX_TRAIN_DEFAULT_REG3	=	0x2640
                    2644   1894 _TX_TRAIN_DEFAULT_REG4	=	0x2644
                    2648   1895 _TX_TRAIN_DEFAULT_REG5	=	0x2648
                    264C   1896 _TX_EMPH_CTRL_REG0	=	0x264c
                    2650   1897 _LINK_TRAIN_MODE0	=	0x2650
                    2654   1898 _TX_DRV_RD_OUT_REG0	=	0x2654
                    2658   1899 _TX_AMP_CTRL_REG0	=	0x2658
                    265C   1900 _TRX_TRAIN_IF_INTERRUPT_LANE	=	0x265c
                    2660   1901 _TRX_TRAIN_IF_INTERRUPT_MASK0_LANE	=	0x2660
                    2664   1902 _TRX_TRAIN_IF_INTERRUPT_CLEAR_LANE	=	0x2664
                    2668   1903 _TX_TRAIN_IF_REG4	=	0x2668
                    266C   1904 _TX_TRAIN_IF_REG5	=	0x266c
                    2670   1905 _TX_TRAIN_IF_REG6	=	0x2670
                    2674   1906 _TX_TRAIN_IF_REG7	=	0x2674
                    2678   1907 _TX_TRAIN_CTRL_LANE	=	0x2678
                    267C   1908 _TX_TRAIN_IF_REG8	=	0x267c
                    6100   1909 _DFE_READ_EVEN_REG0	=	0x6100
                    6104   1910 _DFE_READ_EVEN_REG1	=	0x6104
                    6108   1911 _DFE_READ_EVEN_REG2	=	0x6108
                    610C   1912 _DFE_READ_EVEN_REG3	=	0x610c
                    6110   1913 _DFE_READ_EVEN_REG4	=	0x6110
                    6114   1914 _DFE_READ_EVEN_REG5	=	0x6114
                    6118   1915 _DFE_READ_EVEN_REG6	=	0x6118
                    611C   1916 _DFE_READ_EVEN_REG7	=	0x611c
                    6120   1917 _DFE_READ_ODD_REG0	=	0x6120
                    6124   1918 _DFE_READ_ODD_REG1	=	0x6124
                    6128   1919 _DFE_READ_ODD_REG2	=	0x6128
                    612C   1920 _DFE_READ_ODD_REG3	=	0x612c
                    6130   1921 _DFE_READ_ODD_REG4	=	0x6130
                    6134   1922 _DFE_READ_ODD_REG5	=	0x6134
                    6138   1923 _DFE_READ_ODD_REG6	=	0x6138
                    613C   1924 _DFE_READ_ODD_REG7	=	0x613c
                    6140   1925 _DFE_READ_EVEN_REG8	=	0x6140
                    6144   1926 _DFE_READ_ODD_REG8	=	0x6144
                    6148   1927 _DFE_READ_F0A_EVEN	=	0x6148
                    614C   1928 _DFE_READ_F0A_ODD	=	0x614c
                    6150   1929 _DFE_READ_F0B_EVEN	=	0x6150
                    6154   1930 _DFE_READ_F0B_ODD	=	0x6154
                    6158   1931 _DFE_READ_F0D_EVEN	=	0x6158
                    615C   1932 _DFE_READ_F0D_ODD	=	0x615c
                    6160   1933 _DFE_READ_F0D_LEFT_EVEN	=	0x6160
                    6164   1934 _DFE_READ_F0D_LEFT_ODD	=	0x6164
                    6168   1935 _DFE_READ_F0D_RIGHT_EVEN	=	0x6168
                    616C   1936 _DFE_READ_F0D_RIGHT_ODD	=	0x616c
                    6170   1937 _CDS_READ_MISC0	=	0x6170
                    6174   1938 _CDS_READ_MISC1	=	0x6174
                    6214   1939 _TXTRAIN_IF_REG0	=	0x6214
                    E000   1940 _lc_speedtable	=	0xe000
                    E1C0   1941 _ring_speedtable	=	0xe1c0
                    E5C0   1942 _phy_mode_cmn_table	=	0xe5c0
                    6300   1943 _max_gen	=	0x6300
                    6301   1944 _min_gen	=	0x6301
                    6304   1945 _speedtable	=	0x6304
                    65D4   1946 _phy_mode_lane_table	=	0x65d4
                    60B4   1947 _rc_save	=	0x60b4
                    60D0   1948 _txffe_save	=	0x60d0
                    60E4   1949 _phase_save	=	0x60e4
                    6030   1950 _train_gn1_index	=	0x6030
                    6031   1951 _train_g1_index	=	0x6031
                    6032   1952 _train_g0_index	=	0x6032
                    E6B0   1953 _local_tx_preset_tb	=	0xe6b0
                    E5C1   1954 _cmx_cal_lcvco_dac	=	0xe5c1
                    E5C1   1955 _cmx_cal_lcvco_dac_lsb	=	0xe5c1
                    E5C4   1956 _cmx_cal_lcvco_dac_msb	=	0xe5c4
                    E5CA   1957 _cmx_cal_lccap_msb	=	0xe5ca
                    E5C8   1958 _cmx_cal_lccap_lsb	=	0xe5c8
                    E5CC   1959 _cmx_cal_plldcc	=	0xe5cc
                    E5D0   1960 _cmx_cal_pll_speed_ring	=	0xe5d0
                    E5D4   1961 _cmx_cal_pll_sllp_dac_coarse_ring	=	0xe5d4
                    E5D8   1962 _cmx_cal_sllp_dac_fine_ring	=	0xe5d8
                    65D4   1963 _lnx_cal_txdcc_pdiv	=	0x65d4
                    65D8   1964 _lnx_cal_txdcc_pdiv_hg	=	0x65d8
                    65DA   1965 _lnx_cal_txdcc	=	0x65da
                    65DE   1966 _lnx_cal_txdcc_hg	=	0x65de
                    65E0   1967 _lnx_cal_rxdcc_dll	=	0x65e0
                    65E4   1968 _lnx_cal_rxdcc_dll_hg	=	0x65e4
                    65E6   1969 _lnx_cal_rxdcc_data	=	0x65e6
                    65F0   1970 _lnx_cal_rxdcc_data_hg	=	0x65f0
                    65F5   1971 _lnx_cal_rxdcc_eom	=	0x65f5
                    65FF   1972 _lnx_cal_rxdcc_eom_hg	=	0x65ff
                    6604   1973 _lnx_cal_dll_gmsel	=	0x6604
                    6606   1974 _lnx_cal_vdda_dll_sel	=	0x6606
                    660A   1975 _lnx_cal_dll_eom_gmsel	=	0x660a
                    660C   1976 _lnx_cal_vdda_dll_eom_sel	=	0x660c
                    6610   1977 _lnx_cal_eom_dpher	=	0x6610
                    6612   1978 _lnx_cal_align90_dummy_clk	=	0x6612
                    661A   1979 _lnx_cal_align90_dac	=	0x661a
                    6622   1980 _lnx_cal_align90_gm	=	0x6622
                    662A   1981 _lnx_cal_sellv_txdata	=	0x662a
                    6634   1982 _lnx_cal_sellv_txclk	=	0x6634
                    663E   1983 _lnx_cal_sellv_rxdataclk	=	0x663e
                    6648   1984 _lnx_cal_sellv_txpre	=	0x6648
                    6652   1985 _lnx_cal_sellv_rxsampler	=	0x6652
                    665C   1986 _lnx_cal_sellv_rxeomclk	=	0x665c
                    6666   1987 _lnx_spdoft_tx_preset_index_lane	=	0x6666
                    6490   1988 _lnx_calx_txdcc_pdiv	=	0x6490
                    6496   1989 _lnx_calx_txdcc_pdiv_hg	=	0x6496
                    6499   1990 _lnx_calx_txdcc	=	0x6499
                    649F   1991 _lnx_calx_txdcc_hg	=	0x649f
                    64A2   1992 _lnx_calx_rxdcc_dll	=	0x64a2
                    64A8   1993 _lnx_calx_rxdcc_dll_hg	=	0x64a8
                    64AB   1994 _lnx_calx_dll_gmsel	=	0x64ab
                    64AE   1995 _lnx_calx_vdda_dll_sel	=	0x64ae
                    64B4   1996 _lnx_calx_dll_eom_gmsel	=	0x64b4
                    64B7   1997 _lnx_calx_vdda_dll_eom_sel	=	0x64b7
                    64BD   1998 _lnx_calx_eom_dpher	=	0x64bd
                    64C0   1999 _lnx_calx_align90_dummy_clk	=	0x64c0
                    64CC   2000 _lnx_calx_align90_dac	=	0x64cc
                    64D8   2001 _lnx_calx_align90_gm	=	0x64d8
                    6100   2002 _cds28	=	0x6100
                    6178   2003 _dfe_sm	=	0x6178
                    61B8   2004 _dfe_sm_dc	=	0x61b8
                    61C0   2005 _dfe_sm_save	=	0x61c0
                    03FC   2006 _UPHY_ANAREG_REV_0	=	0x03fc
                    E684   2007 _tx_tb	=	0xe684
                    E698   2008 _train_save_tb	=	0xe698
                    607C   2009 _sq_thrs_ratio_tb	=	0x607c
                           2010 ;--------------------------------------------------------
                           2011 ; absolute external ram data
                           2012 ;--------------------------------------------------------
                           2013 	.area XABS    (ABS,XDATA)
                           2014 ;--------------------------------------------------------
                           2015 ; external initialized ram data
                           2016 ;--------------------------------------------------------
                           2017 	.area HOME    (CODE)
                           2018 	.area GSINIT0 (CODE)
                           2019 	.area GSINIT1 (CODE)
                           2020 	.area GSINIT2 (CODE)
                           2021 	.area GSINIT3 (CODE)
                           2022 	.area GSINIT4 (CODE)
                           2023 	.area GSINIT5 (CODE)
                           2024 	.area GSINIT  (CODE)
                           2025 	.area GSFINAL (CODE)
                           2026 	.area CSEG    (CODE)
                           2027 ;--------------------------------------------------------
                           2028 ; global & static initialisations
                           2029 ;--------------------------------------------------------
                           2030 	.area HOME    (CODE)
                           2031 	.area GSINIT  (CODE)
                           2032 	.area GSFINAL (CODE)
                           2033 	.area GSINIT  (CODE)
                           2034 ;--------------------------------------------------------
                           2035 ; Home
                           2036 ;--------------------------------------------------------
                           2037 	.area HOME    (CODE)
                           2038 	.area HOME    (CODE)
                           2039 ;--------------------------------------------------------
                           2040 ; code
                           2041 ;--------------------------------------------------------
                           2042 	.area BANK1   (CODE)
                           2043 ;------------------------------------------------------------
                           2044 ;Allocation info for local variables in function 'Calibration'
                           2045 ;------------------------------------------------------------
                           2046 ;rate                      Allocated to registers r3 
                           2047 ;inx                       Allocated to registers r4 
                           2048 ;genno                     Allocated to registers r2 
                           2049 ;dtx_off                   Allocated to stack - offset 4
                           2050 ;------------------------------------------------------------
                           2051 ;	../../shared/src/cal_top.c:25: void Calibration(void) BANKING_CTRL {
                           2052 ;	-----------------------------------------
                           2053 ;	 function Calibration
                           2054 ;	-----------------------------------------
   0000                    2055 _Calibration:
                    0002   2056 	ar2 = 0x02
                    0003   2057 	ar3 = 0x03
                    0004   2058 	ar4 = 0x04
                    0005   2059 	ar5 = 0x05
                    0006   2060 	ar6 = 0x06
                    0007   2061 	ar7 = 0x07
                    0000   2062 	ar0 = 0x00
                    0001   2063 	ar1 = 0x01
                           2064 ;	../../shared/src/cal_top.c:30: lnx_CAL_DONE_LANE = 0;
   0000 90 60 03           2065 	mov	dptr,#(_CAL_CTRL1_LANE + 0x0003)
   0003 E0                 2066 	movx	a,@dptr
   0004 54 FE              2067 	anl	a,#0xfe
   0006 F0                 2068 	movx	@dptr,a
                           2069 ;	../../shared/src/cal_top.c:32: phy_check_lane(0);
   0007 75 82 00           2070 	mov	dpl,#0x00
   000A 78rBA              2071 	mov	r0,#_phy_check_lane
   000C 79s0A              2072 	mov	r1,#(_phy_check_lane >> 8)
   000E 7As00              2073 	mov	r2,#(_phy_check_lane >> 16)
   0010 12s00r00           2074 	lcall	__sdcc_banked_call
                           2075 ;	../../shared/src/cal_top.c:33: reg_DFE_ADAPT_CONT_LANE = 0;
   0013 90 24 01           2076 	mov	dptr,#(_DFE_CTRL_REG0 + 0x0001)
   0016 E0                 2077 	movx	a,@dptr
   0017 54 DF              2078 	anl	a,#0xdf
   0019 F0                 2079 	movx	@dptr,a
                           2080 ;	../../shared/src/cal_top.c:34: reg_DFE_START_LANE = 0;
   001A 90 24 02           2081 	mov	dptr,#(_DFE_CTRL_REG0 + 0x0002)
   001D E0                 2082 	movx	a,@dptr
   001E 54 FE              2083 	anl	a,#0xfe
   0020 F0                 2084 	movx	@dptr,a
                           2085 ;	../../shared/src/cal_top.c:36: gen_tx = reg_PIN_PHY_GEN_TX_RD_LANE_3_0; gen_tx = min(gen_tx, cmx_PHY_GEN_MAX_3_0);
   0021 90 20 33           2086 	mov	dptr,#(_SPD_CTRL_TX_LANE_REG1_LANE + 0x0003)
   0024 E0                 2087 	movx	a,@dptr
   0025 C4                 2088 	swap	a
   0026 54 0F              2089 	anl	a,#0x0f
   0028 FA                 2090 	mov	r2,a
   0029 90s00r00           2091 	mov	dptr,#_gen_tx
   002C F0                 2092 	movx	@dptr,a
   002D 90 E6 2C           2093 	mov	dptr,#_CONTROL_CONFIG8
   0030 E0                 2094 	movx	a,@dptr
   0031 54 0F              2095 	anl	a,#0x0f
   0033 FB                 2096 	mov	r3,a
   0034 C0 03              2097 	push	ar3
   0036 8A 82              2098 	mov	dpl,r2
   0038 78r00              2099 	mov	r0,#_min
   003A 79s00              2100 	mov	r1,#(_min >> 8)
   003C 7As00              2101 	mov	r2,#(_min >> 16)
   003E 12s00r00           2102 	lcall	__sdcc_banked_call
   0041 AA 82              2103 	mov	r2,dpl
   0043 15 81              2104 	dec	sp
   0045 90s00r00           2105 	mov	dptr,#_gen_tx
   0048 EA                 2106 	mov	a,r2
   0049 F0                 2107 	movx	@dptr,a
                           2108 ;	../../shared/src/cal_top.c:37: gen_rx = reg_PIN_PHY_GEN_RX_RD_LANE_3_0; gen_rx = min(gen_rx, cmx_PHY_GEN_MAX_3_0);
   004A 90 21 17           2109 	mov	dptr,#(_SPD_CTRL_RX_LANE_REG1_LANE + 0x0003)
   004D E0                 2110 	movx	a,@dptr
   004E C4                 2111 	swap	a
   004F 54 0F              2112 	anl	a,#0x0f
   0051 FA                 2113 	mov	r2,a
   0052 90s00r00           2114 	mov	dptr,#_gen_rx
   0055 F0                 2115 	movx	@dptr,a
   0056 90 E6 2C           2116 	mov	dptr,#_CONTROL_CONFIG8
   0059 E0                 2117 	movx	a,@dptr
   005A 54 0F              2118 	anl	a,#0x0f
   005C FB                 2119 	mov	r3,a
   005D C0 03              2120 	push	ar3
   005F 8A 82              2121 	mov	dpl,r2
   0061 78r00              2122 	mov	r0,#_min
   0063 79s00              2123 	mov	r1,#(_min >> 8)
   0065 7As00              2124 	mov	r2,#(_min >> 16)
   0067 12s00r00           2125 	lcall	__sdcc_banked_call
   006A AA 82              2126 	mov	r2,dpl
   006C 15 81              2127 	dec	sp
   006E 90s00r00           2128 	mov	dptr,#_gen_rx
   0071 EA                 2129 	mov	a,r2
   0072 F0                 2130 	movx	@dptr,a
                           2131 ;	../../shared/src/cal_top.c:39: for(genno=min_gen; genno<= max_gen; genno++) {  
   0073 90 63 01           2132 	mov	dptr,#_min_gen
   0076 E0                 2133 	movx	a,@dptr
   0077 FA                 2134 	mov	r2,a
   0078 FB                 2135 	mov	r3,a
   0079                    2136 00281$:
   0079 90 63 00           2137 	mov	dptr,#_max_gen
   007C E0                 2138 	movx	a,@dptr
   007D FC                 2139 	mov	r4,a
   007E B5 03 00           2140 	cjne	a,ar3,00363$
   0081                    2141 00363$:
   0081 40 3A              2142 	jc	00284$
                           2143 ;	../../shared/src/cal_top.c:40: if(speedtable[genno][spdoft_tx_ck_sel_lane] == 1 || speedtable[genno][spdoft_rx_ck_sel_lane] == 1) ring_pll_enabled = 1;
   0083 EB                 2144 	mov	a,r3
   0084 75 F0 50           2145 	mov	b,#0x50
   0087 A4                 2146 	mul	ab
   0088 FC                 2147 	mov	r4,a
   0089 AD F0              2148 	mov	r5,b
   008B 24 04              2149 	add	a,#_speedtable
   008D FE                 2150 	mov	r6,a
   008E ED                 2151 	mov	a,r5
   008F 34 63              2152 	addc	a,#(_speedtable >> 8)
   0091 FF                 2153 	mov	r7,a
   0092 8E 82              2154 	mov	dpl,r6
   0094 8F 83              2155 	mov	dph,r7
   0096 A3                 2156 	inc	dptr
   0097 E0                 2157 	movx	a,@dptr
   0098 FE                 2158 	mov	r6,a
   0099 BE 01 02           2159 	cjne	r6,#0x01,00365$
   009C 80 16              2160 	sjmp	00101$
   009E                    2161 00365$:
   009E EC                 2162 	mov	a,r4
   009F 24 04              2163 	add	a,#_speedtable
   00A1 FC                 2164 	mov	r4,a
   00A2 ED                 2165 	mov	a,r5
   00A3 34 63              2166 	addc	a,#(_speedtable >> 8)
   00A5 FD                 2167 	mov	r5,a
   00A6 74 16              2168 	mov	a,#0x16
   00A8 2C                 2169 	add	a,r4
   00A9 F5 82              2170 	mov	dpl,a
   00AB E4                 2171 	clr	a
   00AC 3D                 2172 	addc	a,r5
   00AD F5 83              2173 	mov	dph,a
   00AF E0                 2174 	movx	a,@dptr
   00B0 FC                 2175 	mov	r4,a
   00B1 BC 01 04           2176 	cjne	r4,#0x01,00102$
   00B4                    2177 00101$:
   00B4 D2*00              2178 	setb	_ring_pll_enabled
   00B6 80 02              2179 	sjmp	00283$
   00B8                    2180 00102$:
                           2181 ;	../../shared/src/cal_top.c:41: else 	lc_pll_used = 1;
   00B8 D2*00              2182 	setb	_lc_pll_used
   00BA                    2183 00283$:
                           2184 ;	../../shared/src/cal_top.c:39: for(genno=min_gen; genno<= max_gen; genno++) {  
   00BA 0B                 2185 	inc	r3
   00BB 80 BC              2186 	sjmp	00281$
   00BD                    2187 00284$:
                           2188 ;	../../shared/src/cal_top.c:47: genno = gen_tx;
   00BD 90s00r00           2189 	mov	dptr,#_gen_tx
   00C0 E0                 2190 	movx	a,@dptr
                           2191 ;	../../shared/src/cal_top.c:55: gen_pll_rate = speedtable[genno][spdoft_pll_rate_sel_tx];
   00C1 FA                 2192 	mov	r2,a
   00C2 75 F0 50           2193 	mov	b,#0x50
   00C5 A4                 2194 	mul	ab
   00C6 FB                 2195 	mov	r3,a
   00C7 AC F0              2196 	mov	r4,b
   00C9 24 04              2197 	add	a,#_speedtable
   00CB F5 82              2198 	mov	dpl,a
   00CD EC                 2199 	mov	a,r4
   00CE 34 63              2200 	addc	a,#(_speedtable >> 8)
   00D0 F5 83              2201 	mov	dph,a
   00D2 E0                 2202 	movx	a,@dptr
   00D3 FD                 2203 	mov	r5,a
   00D4 90s00r00           2204 	mov	dptr,#_gen_pll_rate
   00D7 F0                 2205 	movx	@dptr,a
                           2206 ;	../../shared/src/cal_top.c:56: if(gen_pll_rate>1 || phy_mode==SERDES) { tx_pll_rate = 0; tx_pll_rate_x = 0; }
   00D8 74 01              2207 	mov	a,#0x01
   00DA B5 05 00           2208 	cjne	a,ar5,00368$
   00DD                    2209 00368$:
   00DD 40 0A              2210 	jc	00105$
   00DF 90 A3 16           2211 	mov	dptr,#(_SYSTEM + 0x0002)
   00E2 E0                 2212 	movx	a,@dptr
   00E3 54 07              2213 	anl	a,#0x07
   00E5 FE                 2214 	mov	r6,a
   00E6 BE 04 09           2215 	cjne	r6,#0x04,00106$
   00E9                    2216 00105$:
   00E9 C2*00              2217 	clr	_tx_pll_rate
   00EB 90s00r00           2218 	mov	dptr,#_tx_pll_rate_x
   00EE E4                 2219 	clr	a
   00EF F0                 2220 	movx	@dptr,a
   00F0 80 0A              2221 	sjmp	00107$
   00F2                    2222 00106$:
                           2223 ;	../../shared/src/cal_top.c:57: else { tx_pll_rate = gen_pll_rate; tx_pll_rate_x = gen_pll_rate; }
   00F2 ED                 2224 	mov	a,r5
   00F3 24 FF              2225 	add	a,#0xff
   00F5 92*00              2226 	mov	_tx_pll_rate,c
   00F7 90s00r00           2227 	mov	dptr,#_tx_pll_rate_x
   00FA ED                 2228 	mov	a,r5
   00FB F0                 2229 	movx	@dptr,a
   00FC                    2230 00107$:
                           2231 ;	../../shared/src/cal_top.c:58: use_ring_pll = speedtable[genno][spdoft_tx_ck_sel_lane];
   00FC EB                 2232 	mov	a,r3
   00FD 24 04              2233 	add	a,#_speedtable
   00FF FB                 2234 	mov	r3,a
   0100 EC                 2235 	mov	a,r4
   0101 34 63              2236 	addc	a,#(_speedtable >> 8)
   0103 FC                 2237 	mov	r4,a
   0104 8B 82              2238 	mov	dpl,r3
   0106 8C 83              2239 	mov	dph,r4
   0108 A3                 2240 	inc	dptr
   0109 E0                 2241 	movx	a,@dptr
   010A 24 FF              2242 	add	a,#0xff
   010C 92*00              2243 	mov	_use_ring_pll,c
                           2244 ;	../../shared/src/cal_top.c:106: if( mcuid== master_mcu || (cmx_TX_LANE_ALIGN_OFF && reg_TSEN_ADC_RD_REQ==0)) {
   010E 90 22 00           2245 	mov	dptr,#_MCU_CONTROL_LANE
   0111 E0                 2246 	movx	a,@dptr
   0112 FB                 2247 	mov	r3,a
   0113 90 E6 50           2248 	mov	dptr,#_MCU_CONFIG
   0116 E0                 2249 	movx	a,@dptr
   0117 FC                 2250 	mov	r4,a
   0118 EB                 2251 	mov	a,r3
   0119 B5 04 02           2252 	cjne	a,ar4,00372$
   011C 80 0E              2253 	sjmp	00111$
   011E                    2254 00372$:
   011E 90 E6 04           2255 	mov	dptr,#_CONTROL_CONFIG0
   0121 E0                 2256 	movx	a,@dptr
   0122 30 E4 38           2257 	jnb	acc.4,00112$
   0125 90 A3 29           2258 	mov	dptr,#(_ANA_TSEN_CONTROL + 0x0001)
   0128 E0                 2259 	movx	a,@dptr
   0129 20 E3 31           2260 	jb	acc.3,00112$
   012C                    2261 00111$:
                           2262 ;	../../shared/src/cal_top.c:107: reg_TSEN_ADC_CAL_1_0 = 0x2; //Automatic self-offset-cal enforced, TSENE_ADC in normal mode.
   012C 90 83 1C           2263 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_199
   012F E0                 2264 	movx	a,@dptr
   0130 54 F9              2265 	anl	a,#0xf9
   0132 44 04              2266 	orl	a,#0x04
   0134 F0                 2267 	movx	@dptr,a
                           2268 ;	../../shared/src/cal_top.c:108: CMN_CALIBRATION.BT.B1 = 0x08; //reg_ANA_TSEN_ADC_RESET = 0;
                           2269 ;	../../shared/src/cal_top.c:109: CMN_CALIBRATION.BT.B1 = 0x09; //reg_ANA_TSEN_ADC_EN = 1;
                           2270 ;	../../shared/src/cal_top.c:110: CMN_CALIBRATION.BT.B1 = 0x0d; //reg_ANA_TSEN_ADC_START = 1;
   0135 90 A3 41           2271 	mov	dptr,#(_CMN_CALIBRATION + 0x0001)
   0138 74 08              2272 	mov	a,#0x08
   013A F0                 2273 	movx	@dptr,a
   013B 74 09              2274 	mov	a,#0x09
   013D F0                 2275 	movx	@dptr,a
   013E 74 0D              2276 	mov	a,#0x0D
   0140 F0                 2277 	movx	@dptr,a
                           2278 ;	../../shared/src/cal_top.c:111: reg_TSEN_ADC_RD_REQ = 1;
   0141 90 A3 29           2279 	mov	dptr,#(_ANA_TSEN_CONTROL + 0x0001)
   0144 E0                 2280 	movx	a,@dptr
   0145 44 08              2281 	orl	a,#0x08
   0147 F0                 2282 	movx	@dptr,a
                           2283 ;	../../shared/src/cal_top.c:114: if (FAST_POWER_ON_EN) {
   0148 90 E6 07           2284 	mov	dptr,#(_CONTROL_CONFIG0 + 0x0003)
   014B E0                 2285 	movx	a,@dptr
   014C 30 E4 0E           2286 	jnb	acc.4,00112$
                           2287 ;	../../shared/src/cal_top.c:115: reg_ANA_TSEN_ADC_RDY_FM_REG = 1;
   014F 90 A3 2B           2288 	mov	dptr,#(_ANA_TSEN_CONTROL + 0x0003)
   0152 E0                 2289 	movx	a,@dptr
   0153 44 02              2290 	orl	a,#0x02
   0155 F0                 2291 	movx	@dptr,a
                           2292 ;	../../shared/src/cal_top.c:116: reg_ANA_TSEN_ADC_RDY = 1;
   0156 90 A3 2B           2293 	mov	dptr,#(_ANA_TSEN_CONTROL + 0x0003)
   0159 E0                 2294 	movx	a,@dptr
   015A 44 04              2295 	orl	a,#0x04
   015C F0                 2296 	movx	@dptr,a
   015D                    2297 00112$:
                           2298 ;	../../shared/src/cal_top.c:120: read_tsen();
   015D 78r00              2299 	mov	r0,#_read_tsen
   015F 79s00              2300 	mov	r1,#(_read_tsen >> 8)
   0161 7As00              2301 	mov	r2,#(_read_tsen >> 16)
   0163 12s00r00           2302 	lcall	__sdcc_banked_call
                           2303 ;	../../shared/src/cal_top.c:122: if( force_exit_cal ) {
   0166 30*00 1C           2304 	jnb	_force_exit_cal,00116$
                           2305 ;	../../shared/src/cal_top.c:124: CONTROL_CONFIG1.VAL = 0x0ffffffc;
   0169 90 E6 08           2306 	mov	dptr,#_CONTROL_CONFIG1
   016C 74 FC              2307 	mov	a,#0xFC
   016E F0                 2308 	movx	@dptr,a
   016F A3                 2309 	inc	dptr
   0170 74 FF              2310 	mov	a,#0xFF
   0172 F0                 2311 	movx	@dptr,a
   0173 A3                 2312 	inc	dptr
   0174 F0                 2313 	movx	@dptr,a
   0175 A3                 2314 	inc	dptr
   0176 74 0F              2315 	mov	a,#0x0F
   0178 F0                 2316 	movx	@dptr,a
                           2317 ;	../../shared/src/cal_top.c:125: all_cal_ext();
   0179 78r15              2318 	mov	r0,#_all_cal_ext
   017B 79s0B              2319 	mov	r1,#(_all_cal_ext >> 8)
   017D 7As00              2320 	mov	r2,#(_all_cal_ext >> 16)
   017F 12s00r00           2321 	lcall	__sdcc_banked_call
                           2322 ;	../../shared/src/cal_top.c:129: goto skip_out; //test
   0182 02s06rDC           2323 	ljmp	00261$
   0185                    2324 00116$:
                           2325 ;	../../shared/src/cal_top.c:132: reg_RX_INIT_DONE_LANE = 0; //??	
   0185 90 21 02           2326 	mov	dptr,#(_PM_CTRL_RX_LANE_REG1_LANE + 0x0002)
   0188 E0                 2327 	movx	a,@dptr
   0189 54 F7              2328 	anl	a,#0xf7
   018B F0                 2329 	movx	@dptr,a
                           2330 ;	../../shared/src/cal_top.c:134: reg_ANA_TX_IDLE_FORCE_LANE = 1;
   018C 90 20 03           2331 	mov	dptr,#(_PM_CTRL_TX_LANE_REG1_LANE + 0x0003)
   018F E0                 2332 	movx	a,@dptr
   0190 44 04              2333 	orl	a,#0x04
   0192 F0                 2334 	movx	@dptr,a
                           2335 ;	../../shared/src/cal_top.c:135: reg_ANA_TX_IDLE_LANE = 1;
   0193 90 20 03           2336 	mov	dptr,#(_PM_CTRL_TX_LANE_REG1_LANE + 0x0003)
   0196 E0                 2337 	movx	a,@dptr
   0197 44 01              2338 	orl	a,#0x01
   0199 F0                 2339 	movx	@dptr,a
                           2340 ;	../../shared/src/cal_top.c:136: reg_EOM_CLK_EN_LANE = 1;
   019A 90 02 18           2341 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_134
   019D E0                 2342 	movx	a,@dptr
   019E 44 04              2343 	orl	a,#0x04
   01A0 F0                 2344 	movx	@dptr,a
                           2345 ;	../../shared/src/cal_top.c:137: reg_TX_TDTAP_SEL_LANE = 0;
   01A1 90 02 44           2346 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_145
   01A4 E0                 2347 	movx	a,@dptr
   01A5 54 7F              2348 	anl	a,#0x7f
   01A7 F0                 2349 	movx	@dptr,a
                           2350 ;	../../shared/src/cal_top.c:138: lnx_DLL_VDDA_TRACKING_ON_LANE = 0;
   01A8 90 60 0A           2351 	mov	dptr,#(_CAL_CTRL3_LANE + 0x0002)
   01AB E0                 2352 	movx	a,@dptr
   01AC 54 DF              2353 	anl	a,#0xdf
   01AE F0                 2354 	movx	@dptr,a
                           2355 ;	../../shared/src/cal_top.c:141: reg_MCU_DEBUG0_LANE_7_0 = 0x31;
   01AF 90 22 B4           2356 	mov	dptr,#_MCU_DEBUG0_LANE
   01B2 74 31              2357 	mov	a,#0x31
   01B4 F0                 2358 	movx	@dptr,a
                           2359 ;	../../shared/src/cal_top.c:142: reg_MCU_DEBUG3_LANE_7_0 = gen_pll_rate;
   01B5 90s00r00           2360 	mov	dptr,#_gen_pll_rate
   01B8 E0                 2361 	movx	a,@dptr
   01B9 FB                 2362 	mov	r3,a
   01BA 90 22 B7           2363 	mov	dptr,#(_MCU_DEBUG0_LANE + 0x0003)
   01BD F0                 2364 	movx	@dptr,a
                           2365 ;	../../shared/src/cal_top.c:143: reg_MCU_DEBUG5_LANE_7_0 = ring_pll_enabled;
   01BE A2*00              2366 	mov	c,_ring_pll_enabled
   01C0 E4                 2367 	clr	a
   01C1 33                 2368 	rlc	a
   01C2 90 22 B9           2369 	mov	dptr,#(_MCU_DEBUG1_LANE + 0x0001)
   01C5 F0                 2370 	movx	@dptr,a
                           2371 ;	../../shared/src/cal_top.c:144: reg_MCU_DEBUG6_LANE_7_0 = use_ring_pll;
   01C6 A2*00              2372 	mov	c,_use_ring_pll
   01C8 E4                 2373 	clr	a
   01C9 33                 2374 	rlc	a
   01CA 90 22 BA           2375 	mov	dptr,#(_MCU_DEBUG1_LANE + 0x0002)
   01CD F0                 2376 	movx	@dptr,a
                           2377 ;	../../shared/src/cal_top.c:145: reg_MCU_DEBUG8_LANE_7_0 = ring_lane_sel;
   01CE 90s00r00           2378 	mov	dptr,#_ring_lane_sel
   01D1 E0                 2379 	movx	a,@dptr
   01D2 90 22 BC           2380 	mov	dptr,#_MCU_DEBUG2_LANE
   01D5 F0                 2381 	movx	@dptr,a
                           2382 ;	../../shared/src/cal_top.c:146: reg_MCU_DEBUG9_LANE_7_0 = slave_phy_on;
   01D6 90s00r00           2383 	mov	dptr,#_slave_phy_on
   01D9 E0                 2384 	movx	a,@dptr
   01DA 90 22 BD           2385 	mov	dptr,#(_MCU_DEBUG2_LANE + 0x0001)
   01DD F0                 2386 	movx	@dptr,a
                           2387 ;	../../shared/src/cal_top.c:152: if ((gen_pll_rate!=pre_gen_pll_rate && SPDCHG_ON_READ) || 
   01DE 90s00r00           2388 	mov	dptr,#_pre_gen_pll_rate
   01E1 E0                 2389 	movx	a,@dptr
   01E2 FC                 2390 	mov	r4,a
   01E3 EB                 2391 	mov	a,r3
   01E4 B5 04 02           2392 	cjne	a,ar4,00377$
   01E7 80 0D              2393 	sjmp	00162$
   01E9                    2394 00377$:
   01E9 90 22 38           2395 	mov	dptr,#_MCU_STATUS2_LANE
   01EC E0                 2396 	movx	a,@dptr
   01ED FB                 2397 	mov	r3,a
   01EE 53 03 01           2398 	anl	ar3,#0x01
   01F1 BB 01 02           2399 	cjne	r3,#0x01,00378$
   01F4 80 18              2400 	sjmp	00159$
   01F6                    2401 00378$:
   01F6                    2402 00162$:
                           2403 ;	../../shared/src/cal_top.c:154: (!SPDCHG_ON_READ) || phy_mode!=SERDES) {
   01F6 90 22 38           2404 	mov	dptr,#_MCU_STATUS2_LANE
   01F9 E0                 2405 	movx	a,@dptr
   01FA FB                 2406 	mov	r3,a
   01FB 53 03 01           2407 	anl	ar3,#0x01
   01FE BB 01 0D           2408 	cjne	r3,#0x01,00159$
   0201 90 A3 16           2409 	mov	dptr,#(_SYSTEM + 0x0002)
   0204 E0                 2410 	movx	a,@dptr
   0205 54 07              2411 	anl	a,#0x07
   0207 FB                 2412 	mov	r3,a
   0208 BB 04 03           2413 	cjne	r3,#0x04,00381$
   020B 02s03rEE           2414 	ljmp	00160$
   020E                    2415 00381$:
   020E                    2416 00159$:
                           2417 ;	../../shared/src/cal_top.c:156: if( mcuid== master_mcu ) {
   020E 90 22 00           2418 	mov	dptr,#_MCU_CONTROL_LANE
   0211 E0                 2419 	movx	a,@dptr
   0212 FB                 2420 	mov	r3,a
   0213 90 E6 50           2421 	mov	dptr,#_MCU_CONFIG
   0216 E0                 2422 	movx	a,@dptr
   0217 FC                 2423 	mov	r4,a
   0218 EB                 2424 	mov	a,r3
   0219 B5 04 2D           2425 	cjne	a,ar4,00120$
                           2426 ;	../../shared/src/cal_top.c:157: cmx_CAL_START=0;
   021C 90 E6 08           2427 	mov	dptr,#_CONTROL_CONFIG1
   021F E0                 2428 	movx	a,@dptr
   0220 54 FE              2429 	anl	a,#0xfe
   0222 F0                 2430 	movx	@dptr,a
                           2431 ;	../../shared/src/cal_top.c:159: if(!SPDCHG_ON_READ)	proc_cal();
   0223 90 22 38           2432 	mov	dptr,#_MCU_STATUS2_LANE
   0226 E0                 2433 	movx	a,@dptr
   0227 FB                 2434 	mov	r3,a
   0228 53 03 01           2435 	anl	ar3,#0x01
   022B BB 01 02           2436 	cjne	r3,#0x01,00384$
   022E 80 09              2437 	sjmp	00118$
   0230                    2438 00384$:
   0230 78r00              2439 	mov	r0,#_proc_cal
   0232 79s00              2440 	mov	r1,#(_proc_cal >> 8)
   0234 7As00              2441 	mov	r2,#(_proc_cal >> 16)
   0236 12s00r00           2442 	lcall	__sdcc_banked_call
   0239                    2443 00118$:
                           2444 ;	../../shared/src/cal_top.c:161: reg_RING_PLL_DISABLE = !ring_pll_enabled;
   0239 A2*00              2445 	mov	c,_ring_pll_enabled
   023B B3                 2446 	cpl	c
   023C 92*00              2447 	mov  b0,c
   023E E4                 2448 	clr	a
   023F 33                 2449 	rlc	a
   0240 FB                 2450 	mov	r3,a
   0241 90 A3 24           2451 	mov	dptr,#_INPUT_CMN_PIN_REG2
   0244 13                 2452 	rrc	a
   0245 E0                 2453 	movx	a,@dptr
   0246 92 E0              2454 	mov	acc.0,c
   0248 F0                 2455 	movx	@dptr,a
   0249                    2456 00120$:
                           2457 ;	../../shared/src/cal_top.c:164: mcu_align_0(10);
   0249 75 82 0A           2458 	mov	dpl,#0x0A
   024C 78rD6              2459 	mov	r0,#_mcu_align_0
   024E 79s0A              2460 	mov	r1,#(_mcu_align_0 >> 8)
   0250 7As00              2461 	mov	r2,#(_mcu_align_0 >> 16)
   0252 12s00r00           2462 	lcall	__sdcc_banked_call
                           2463 ;	../../shared/src/cal_top.c:170: if (mcuid == master_mcu) {
   0255 90 22 00           2464 	mov	dptr,#_MCU_CONTROL_LANE
   0258 E0                 2465 	movx	a,@dptr
   0259 FB                 2466 	mov	r3,a
   025A 90 E6 50           2467 	mov	dptr,#_MCU_CONFIG
   025D E0                 2468 	movx	a,@dptr
   025E FC                 2469 	mov	r4,a
   025F EB                 2470 	mov	a,r3
   0260 B5 04 02           2471 	cjne	a,ar4,00385$
   0263 80 03              2472 	sjmp	00386$
   0265                    2473 00385$:
   0265 02s03r65           2474 	ljmp	00145$
   0268                    2475 00386$:
                           2476 ;	../../shared/src/cal_top.c:176: pll_clk_ready_0();
   0268 78r00              2477 	mov	r0,#_pll_clk_ready_0
   026A 79s00              2478 	mov	r1,#(_pll_clk_ready_0 >> 8)
   026C 7As00              2479 	mov	r2,#(_pll_clk_ready_0 >> 16)
   026E 12s00r00           2480 	lcall	__sdcc_banked_call
                           2481 ;	../../shared/src/cal_top.c:178: if(phy_mode==PCIE || phy_mode<=SAS) rate = 1;
   0271 90 A3 16           2482 	mov	dptr,#(_SYSTEM + 0x0002)
   0274 E0                 2483 	movx	a,@dptr
   0275 54 07              2484 	anl	a,#0x07
   0277 FB                 2485 	mov	r3,a
   0278 BB 03 02           2486 	cjne	r3,#0x03,00387$
   027B 80 13              2487 	sjmp	00121$
   027D                    2488 00387$:
   027D 90 A3 16           2489 	mov	dptr,#(_SYSTEM + 0x0002)
   0280 E0                 2490 	movx	a,@dptr
   0281 54 07              2491 	anl	a,#0x07
   0283 FB                 2492 	mov	r3,a
   0284 C3                 2493 	clr	c
   0285 74 81              2494 	mov	a,#(0x01 ^ 0x80)
   0287 8B F0              2495 	mov	b,r3
   0289 63 F0 80           2496 	xrl	b,#0x80
   028C 95 F0              2497 	subb	a,b
   028E 40 04              2498 	jc	00122$
   0290                    2499 00121$:
   0290 7B 01              2500 	mov	r3,#0x01
   0292 80 02              2501 	sjmp	00307$
   0294                    2502 00122$:
                           2503 ;	../../shared/src/cal_top.c:179: else rate = 0;
   0294 7B 00              2504 	mov	r3,#0x00
                           2505 ;	../../shared/src/cal_top.c:180: for(inx=0; inx<2; inx++) {
   0296                    2506 00307$:
   0296 7C 00              2507 	mov	r4,#0x00
   0298                    2508 00138$:
   0298 BC 02 00           2509 	cjne	r4,#0x02,00389$
   029B                    2510 00389$:
   029B 40 03              2511 	jc	00390$
   029D 02s03r51           2512 	ljmp	00141$
   02A0                    2513 00390$:
                           2514 ;	../../shared/src/cal_top.c:182: reg_MCU_DEBUG0_LANE_7_0 = 0x10;
   02A0 90 22 B4           2515 	mov	dptr,#_MCU_DEBUG0_LANE
   02A3 74 10              2516 	mov	a,#0x10
   02A5 F0                 2517 	movx	@dptr,a
                           2518 ;	../../shared/src/cal_top.c:183: reg_MCU_DEBUG6_LANE_7_0 = rate + 0x70;
   02A6 74 70              2519 	mov	a,#0x70
   02A8 2B                 2520 	add	a,r3
   02A9 90 22 BA           2521 	mov	dptr,#(_MCU_DEBUG1_LANE + 0x0002)
   02AC F0                 2522 	movx	@dptr,a
                           2523 ;	../../shared/src/cal_top.c:185: loadspeedtbl_pll(rate);
   02AD 8B 82              2524 	mov	dpl,r3
   02AF C0 04              2525 	push	ar4
   02B1 12s00r00           2526 	lcall	_loadspeedtbl_pll
                           2527 ;	../../shared/src/cal_top.c:186: load_init_temp_table();
   02B4 78r00              2528 	mov	r0,#_load_init_temp_table
   02B6 79s00              2529 	mov	r1,#(_load_init_temp_table >> 8)
   02B8 7As00              2530 	mov	r2,#(_load_init_temp_table >> 16)
   02BA 12s00r00           2531 	lcall	__sdcc_banked_call
   02BD D0 04              2532 	pop	ar4
                           2533 ;	../../shared/src/cal_top.c:188: if(slave_phy_on==0) {
   02BF 90s00r00           2534 	mov	dptr,#_slave_phy_on
   02C2 E0                 2535 	movx	a,@dptr
   02C3 FD                 2536 	mov	r5,a
   02C4 70 53              2537 	jnz	00129$
                           2538 ;	../../shared/src/cal_top.c:189: pll_clk_ready_0();
   02C6 C0 04              2539 	push	ar4
   02C8 78r00              2540 	mov	r0,#_pll_clk_ready_0
   02CA 79s00              2541 	mov	r1,#(_pll_clk_ready_0 >> 8)
   02CC 7As00              2542 	mov	r2,#(_pll_clk_ready_0 >> 16)
   02CE 12s00r00           2543 	lcall	__sdcc_banked_call
                           2544 ;	../../shared/src/cal_top.c:190: reg_RESET_ANA = 0;
   02D1 90 A3 19           2545 	mov	dptr,#(_PM_CMN_REG1 + 0x0001)
   02D4 E0                 2546 	movx	a,@dptr
   02D5 54 EF              2547 	anl	a,#0xef
   02D7 F0                 2548 	movx	@dptr,a
                           2549 ;	../../shared/src/cal_top.c:191: pll_cal();
   02D8 78r00              2550 	mov	r0,#_pll_cal
   02DA 79s00              2551 	mov	r1,#(_pll_cal >> 8)
   02DC 7As00              2552 	mov	r2,#(_pll_cal >> 16)
   02DE 12s00r00           2553 	lcall	__sdcc_banked_call
                           2554 ;	../../shared/src/cal_top.c:192: pll_clk_ready_1();
   02E1 78r00              2555 	mov	r0,#_pll_clk_ready_1
   02E3 79s00              2556 	mov	r1,#(_pll_clk_ready_1 >> 8)
   02E5 7As00              2557 	mov	r2,#(_pll_clk_ready_1 >> 16)
   02E7 12s00r00           2558 	lcall	__sdcc_banked_call
   02EA D0 04              2559 	pop	ar4
                           2560 ;	../../shared/src/cal_top.c:196: if (reg_LCPLLCLK_DIV2_SEL == 0) {
   02EC 90 83 3C           2561 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_207
   02EF E0                 2562 	movx	a,@dptr
   02F0 20 E1 19           2563 	jb	acc.1,00126$
                           2564 ;	../../shared/src/cal_top.c:197: reg_LCPLL_DCC_5_0 = 0x20; //if LCPLLCLK_DIV2_SEL=0, need to set default
   02F3 90 82 D8           2565 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_182
   02F6 E0                 2566 	movx	a,@dptr
   02F7 54 03              2567 	anl	a,#0x03
   02F9 44 80              2568 	orl	a,#0x80
   02FB F0                 2569 	movx	@dptr,a
                           2570 ;	../../shared/src/cal_top.c:198: cmx_PLLDCC_CAL_DONE = 1; cmx_PLLDCC_CAL_PASS = 1;
   02FC 90 E6 4C           2571 	mov	dptr,#_CAL_STATUS_READ
   02FF E0                 2572 	movx	a,@dptr
   0300 44 02              2573 	orl	a,#0x02
   0302 F0                 2574 	movx	@dptr,a
   0303 90 E6 4D           2575 	mov	dptr,#(_CAL_STATUS_READ + 0x0001)
   0306 E0                 2576 	movx	a,@dptr
   0307 44 04              2577 	orl	a,#0x04
   0309 F0                 2578 	movx	@dptr,a
   030A 80 0D              2579 	sjmp	00129$
   030C                    2580 00126$:
                           2581 ;	../../shared/src/cal_top.c:202: plldcc_cal();
   030C C0 04              2582 	push	ar4
   030E 78r00              2583 	mov	r0,#_plldcc_cal
   0310 79s00              2584 	mov	r1,#(_plldcc_cal >> 8)
   0312 7As00              2585 	mov	r2,#(_plldcc_cal >> 16)
   0314 12s00r00           2586 	lcall	__sdcc_banked_call
   0317 D0 04              2587 	pop	ar4
   0319                    2588 00129$:
                           2589 ;	../../shared/src/cal_top.c:205: if( no_pllspdchg ) break; //SERDES always use LC PLL rate0
   0319 20*00 35           2590 	jb	_no_pllspdchg,00141$
                           2591 ;	../../shared/src/cal_top.c:206: if( phy_mode == SERDES ) break;
   031C 90 A3 16           2592 	mov	dptr,#(_SYSTEM + 0x0002)
   031F E0                 2593 	movx	a,@dptr
   0320 54 07              2594 	anl	a,#0x07
   0322 FD                 2595 	mov	r5,a
   0323 BD 04 02           2596 	cjne	r5,#0x04,00394$
   0326 80 29              2597 	sjmp	00141$
   0328                    2598 00394$:
                           2599 ;	../../shared/src/cal_top.c:209: if(phy_mode==PCIE  || phy_mode<=SAS) rate = 0;
   0328 90 A3 16           2600 	mov	dptr,#(_SYSTEM + 0x0002)
   032B E0                 2601 	movx	a,@dptr
   032C 54 07              2602 	anl	a,#0x07
   032E FD                 2603 	mov	r5,a
   032F BD 03 02           2604 	cjne	r5,#0x03,00395$
   0332 80 13              2605 	sjmp	00134$
   0334                    2606 00395$:
   0334 90 A3 16           2607 	mov	dptr,#(_SYSTEM + 0x0002)
   0337 E0                 2608 	movx	a,@dptr
   0338 54 07              2609 	anl	a,#0x07
   033A FD                 2610 	mov	r5,a
   033B C3                 2611 	clr	c
   033C 74 81              2612 	mov	a,#(0x01 ^ 0x80)
   033E 8D F0              2613 	mov	b,r5
   0340 63 F0 80           2614 	xrl	b,#0x80
   0343 95 F0              2615 	subb	a,b
   0345 40 04              2616 	jc	00135$
   0347                    2617 00134$:
   0347 7B 00              2618 	mov	r3,#0x00
   0349 80 02              2619 	sjmp	00140$
   034B                    2620 00135$:
                           2621 ;	../../shared/src/cal_top.c:210: else rate = 1;
   034B 7B 01              2622 	mov	r3,#0x01
   034D                    2623 00140$:
                           2624 ;	../../shared/src/cal_top.c:180: for(inx=0; inx<2; inx++) {
   034D 0C                 2625 	inc	r4
   034E 02s02r98           2626 	ljmp	00138$
   0351                    2627 00141$:
                           2628 ;	../../shared/src/cal_top.c:216: if(slave_phy_on==0) PHY_STATUS_INT |= LCPLL_CAL_LOOP_DONE;
   0351 90s00r00           2629 	mov	dptr,#_slave_phy_on
   0354 E0                 2630 	movx	a,@dptr
   0355 FB                 2631 	mov	r3,a
   0356 70 0D              2632 	jnz	00145$
   0358 90 22 38           2633 	mov	dptr,#_MCU_STATUS2_LANE
   035B E0                 2634 	movx	a,@dptr
   035C FB                 2635 	mov	r3,a
   035D 43 03 02           2636 	orl	ar3,#0x02
   0360 90 22 38           2637 	mov	dptr,#_MCU_STATUS2_LANE
   0363 EB                 2638 	mov	a,r3
   0364 F0                 2639 	movx	@dptr,a
   0365                    2640 00145$:
                           2641 ;	../../shared/src/cal_top.c:221: mcu_align_0(11);
   0365 75 82 0B           2642 	mov	dpl,#0x0B
   0368 78rD6              2643 	mov	r0,#_mcu_align_0
   036A 79s0A              2644 	mov	r1,#(_mcu_align_0 >> 8)
   036C 7As00              2645 	mov	r2,#(_mcu_align_0 >> 16)
   036E 12s00r00           2646 	lcall	__sdcc_banked_call
                           2647 ;	../../shared/src/cal_top.c:224: if( ring_lane_sel ) {
   0371 90s00r00           2648 	mov	dptr,#_ring_lane_sel
   0374 E0                 2649 	movx	a,@dptr
   0375 FB                 2650 	mov	r3,a
   0376 60 76              2651 	jz	00160$
                           2652 ;	../../shared/src/cal_top.c:227: if( ring_pll_enabled ) {
   0378 30*00 6C           2653 	jnb	_ring_pll_enabled,00155$
                           2654 ;	../../shared/src/cal_top.c:229: pll_clk_ready_ring_0();
   037B 78r00              2655 	mov	r0,#_pll_clk_ready_ring_0
   037D 79s00              2656 	mov	r1,#(_pll_clk_ready_ring_0 >> 8)
   037F 7As00              2657 	mov	r2,#(_pll_clk_ready_ring_0 >> 16)
   0381 12s00r00           2658 	lcall	__sdcc_banked_call
                           2659 ;	../../shared/src/cal_top.c:231: for(rate=0; rate<2; rate++) {
   0384 7B 00              2660 	mov	r3,#0x00
   0386                    2661 00150$:
   0386 BB 02 00           2662 	cjne	r3,#0x02,00400$
   0389                    2663 00400$:
   0389 50 51              2664 	jnc	00153$
                           2665 ;	../../shared/src/cal_top.c:236: loadspeedtbl_ringpll(rate);
   038B 8B 82              2666 	mov	dpl,r3
   038D C0 03              2667 	push	ar3
   038F 12s00r00           2668 	lcall	_loadspeedtbl_ringpll
                           2669 ;	../../shared/src/cal_top.c:245: reg_ANA_PU_PLL_RING = 1;
   0392 90 A3 24           2670 	mov	dptr,#_INPUT_CMN_PIN_REG2
   0395 E0                 2671 	movx	a,@dptr
   0396 44 20              2672 	orl	a,#0x20
   0398 F0                 2673 	movx	@dptr,a
                           2674 ;	../../shared/src/cal_top.c:246: delay01(5);
   0399 90 00 05           2675 	mov	dptr,#0x0005
   039C 78r00              2676 	mov	r0,#_delay01
   039E 79s00              2677 	mov	r1,#(_delay01 >> 8)
   03A0 7As00              2678 	mov	r2,#(_delay01 >> 16)
   03A2 12s00r00           2679 	lcall	__sdcc_banked_call
                           2680 ;	../../shared/src/cal_top.c:247: reg_ANA_PU_PLL_DLY_RING = 1;
   03A5 90 A3 4D           2681 	mov	dptr,#(_PM_CMN_REG2 + 0x0001)
   03A8 E0                 2682 	movx	a,@dptr
   03A9 44 04              2683 	orl	a,#0x04
   03AB F0                 2684 	movx	@dptr,a
                           2685 ;	../../shared/src/cal_top.c:248: delay01(5);
   03AC 90 00 05           2686 	mov	dptr,#0x0005
   03AF 78r00              2687 	mov	r0,#_delay01
   03B1 79s00              2688 	mov	r1,#(_delay01 >> 8)
   03B3 7As00              2689 	mov	r2,#(_delay01 >> 16)
   03B5 12s00r00           2690 	lcall	__sdcc_banked_call
                           2691 ;	../../shared/src/cal_top.c:249: reg_RESET_ANA_RING = 0;
   03B8 90 A3 33           2692 	mov	dptr,#(_PLLCAL_REG1 + 0x0003)
   03BB E0                 2693 	movx	a,@dptr
   03BC 54 F7              2694 	anl	a,#0xf7
   03BE F0                 2695 	movx	@dptr,a
                           2696 ;	../../shared/src/cal_top.c:253: ring_pll_cal();
   03BF 78r00              2697 	mov	r0,#_ring_pll_cal
   03C1 79s00              2698 	mov	r1,#(_ring_pll_cal >> 8)
   03C3 7As00              2699 	mov	r2,#(_ring_pll_cal >> 16)
   03C5 12s00r00           2700 	lcall	__sdcc_banked_call
   03C8 D0 03              2701 	pop	ar3
                           2702 ;	../../shared/src/cal_top.c:255: if( no_pllspdchg ) break;  
   03CA 20*00 0F           2703 	jb	_no_pllspdchg,00153$
                           2704 ;	../../shared/src/cal_top.c:256: if( phy_mode == SERDES ) break; //SERDAS always use rate0
   03CD 90 A3 16           2705 	mov	dptr,#(_SYSTEM + 0x0002)
   03D0 E0                 2706 	movx	a,@dptr
   03D1 54 07              2707 	anl	a,#0x07
   03D3 FC                 2708 	mov	r4,a
   03D4 BC 04 02           2709 	cjne	r4,#0x04,00403$
   03D7 80 03              2710 	sjmp	00153$
   03D9                    2711 00403$:
                           2712 ;	../../shared/src/cal_top.c:231: for(rate=0; rate<2; rate++) {
   03D9 0B                 2713 	inc	r3
   03DA 80 AA              2714 	sjmp	00150$
   03DC                    2715 00153$:
                           2716 ;	../../shared/src/cal_top.c:262: pll_clk_ready_ring_1();
   03DC 78r00              2717 	mov	r0,#_pll_clk_ready_ring_1
   03DE 79s00              2718 	mov	r1,#(_pll_clk_ready_ring_1 >> 8)
   03E0 7As00              2719 	mov	r2,#(_pll_clk_ready_ring_1 >> 16)
   03E2 12s00r00           2720 	lcall	__sdcc_banked_call
   03E5 80 07              2721 	sjmp	00160$
   03E7                    2722 00155$:
                           2723 ;	../../shared/src/cal_top.c:265: else reg_RING_PLL_DISABLE = 1;
   03E7 90 A3 24           2724 	mov	dptr,#_INPUT_CMN_PIN_REG2
   03EA E0                 2725 	movx	a,@dptr
   03EB 44 01              2726 	orl	a,#0x01
   03ED F0                 2727 	movx	@dptr,a
   03EE                    2728 00160$:
                           2729 ;	../../shared/src/cal_top.c:271: mcu_align_0(12);
   03EE 75 82 0C           2730 	mov	dpl,#0x0C
   03F1 78rD6              2731 	mov	r0,#_mcu_align_0
   03F3 79s0A              2732 	mov	r1,#(_mcu_align_0 >> 8)
   03F5 7As00              2733 	mov	r2,#(_mcu_align_0 >> 16)
   03F7 12s00r00           2734 	lcall	__sdcc_banked_call
                           2735 ;	../../shared/src/cal_top.c:274: for(genno = min_gen; genno<=max_gen; genno++)  
   03FA 90 63 01           2736 	mov	dptr,#_min_gen
   03FD E0                 2737 	movx	a,@dptr
   03FE FB                 2738 	mov	r3,a
   03FF FA                 2739 	mov	r2,a
   0400                    2740 00205$:
   0400 90 63 00           2741 	mov	dptr,#_max_gen
   0403 E0                 2742 	movx	a,@dptr
   0404 FB                 2743 	mov	r3,a
   0405 B5 02 00           2744 	cjne	a,ar2,00404$
   0408                    2745 00404$:
   0408 50 03              2746 	jnc	00405$
   040A 02s05r87           2747 	ljmp	00208$
   040D                    2748 00405$:
                           2749 ;	../../shared/src/cal_top.c:276: gen_rx = genno;	gen_tx = genno;
   040D 90s00r00           2750 	mov	dptr,#_gen_rx
   0410 EA                 2751 	mov	a,r2
   0411 F0                 2752 	movx	@dptr,a
   0412 90s00r00           2753 	mov	dptr,#_gen_tx
   0415 EA                 2754 	mov	a,r2
   0416 F0                 2755 	movx	@dptr,a
                           2756 ;	../../shared/src/cal_top.c:278: if(phy_mode==SERDES) { //serdes need to calibrate on own speed
   0417 90 A3 16           2757 	mov	dptr,#(_SYSTEM + 0x0002)
   041A E0                 2758 	movx	a,@dptr
   041B 54 07              2759 	anl	a,#0x07
   041D FB                 2760 	mov	r3,a
   041E BB 04 09           2761 	cjne	r3,#0x04,00165$
                           2762 ;	../../shared/src/cal_top.c:279: loadspeedtbl_gen();
   0421 C0 02              2763 	push	ar2
   0423 12s00r00           2764 	lcall	_loadspeedtbl_gen
   0426 D0 02              2765 	pop	ar2
   0428 80 07              2766 	sjmp	00166$
   042A                    2767 00165$:
                           2768 ;	../../shared/src/cal_top.c:282: loadSpeedtbl();
   042A C0 02              2769 	push	ar2
   042C 12s00r00           2770 	lcall	_loadSpeedtbl
   042F D0 02              2771 	pop	ar2
   0431                    2772 00166$:
                           2773 ;	../../shared/src/cal_top.c:292: if(!SPDCHG_ON_READ)
   0431 90 22 38           2774 	mov	dptr,#_MCU_STATUS2_LANE
   0434 E0                 2775 	movx	a,@dptr
   0435 FB                 2776 	mov	r3,a
   0436 53 03 01           2777 	anl	ar3,#0x01
   0439 BB 01 02           2778 	cjne	r3,#0x01,00408$
   043C 80 70              2779 	sjmp	00184$
   043E                    2780 00408$:
                           2781 ;	../../shared/src/cal_top.c:294: mcu_align_0(20);
   043E 75 82 14           2782 	mov	dpl,#0x14
   0441 C0 02              2783 	push	ar2
   0443 78rD6              2784 	mov	r0,#_mcu_align_0
   0445 79s0A              2785 	mov	r1,#(_mcu_align_0 >> 8)
   0447 7As00              2786 	mov	r2,#(_mcu_align_0 >> 16)
   0449 12s00r00           2787 	lcall	__sdcc_banked_call
   044C D0 02              2788 	pop	ar2
                           2789 ;	../../shared/src/cal_top.c:296: if( mcu_en0) {
   044E 90 E6 BE           2790 	mov	dptr,#(_MCU_INFO_12 + 0x0002)
   0451 E0                 2791 	movx	a,@dptr
   0452 60 29              2792 	jz	00174$
                           2793 ;	../../shared/src/cal_top.c:297: if( mcuid==MCU_LANE0)	{
   0454 90 22 00           2794 	mov	dptr,#_MCU_CONTROL_LANE
   0457 E0                 2795 	movx	a,@dptr
   0458 70 1B              2796 	jnz	00167$
                           2797 ;	../../shared/src/cal_top.c:298: vdd_cal();
   045A C0 02              2798 	push	ar2
   045C 78r00              2799 	mov	r0,#_vdd_cal
   045E 79s00              2800 	mov	r1,#(_vdd_cal >> 8)
   0460 7As00              2801 	mov	r2,#(_vdd_cal >> 16)
   0462 12s00r00           2802 	lcall	__sdcc_banked_call
                           2803 ;	../../shared/src/cal_top.c:300: phy_check_lane(1);
   0465 75 82 01           2804 	mov	dpl,#0x01
   0468 78rBA              2805 	mov	r0,#_phy_check_lane
   046A 79s0A              2806 	mov	r1,#(_phy_check_lane >> 8)
   046C 7As00              2807 	mov	r2,#(_phy_check_lane >> 16)
   046E 12s00r00           2808 	lcall	__sdcc_banked_call
   0471 D0 02              2809 	pop	ar2
                           2810 ;	../../shared/src/cal_top.c:302: else while(PHY_CHECK_LANE0_READ!=1);
   0473 80 08              2811 	sjmp	00174$
   0475                    2812 00167$:
   0475 90 E6 B6           2813 	mov	dptr,#(_MCU_INFO_4 + 0x0002)
   0478 E0                 2814 	movx	a,@dptr
   0479 FB                 2815 	mov	r3,a
   047A BB 01 F8           2816 	cjne	r3,#0x01,00167$
   047D                    2817 00174$:
                           2818 ;	../../shared/src/cal_top.c:305: if( mcu_en1) {
   047D 90 E6 C2           2819 	mov	dptr,#(_MCU_INFO_13 + 0x0002)
   0480 E0                 2820 	movx	a,@dptr
   0481 60 2B              2821 	jz	00184$
                           2822 ;	../../shared/src/cal_top.c:306: if( mcuid==MCU_LANE1)	{
   0483 90 22 00           2823 	mov	dptr,#_MCU_CONTROL_LANE
   0486 E0                 2824 	movx	a,@dptr
   0487 FB                 2825 	mov	r3,a
   0488 BB 01 1B           2826 	cjne	r3,#0x01,00175$
                           2827 ;	../../shared/src/cal_top.c:307: vdd_cal();
   048B C0 02              2828 	push	ar2
   048D 78r00              2829 	mov	r0,#_vdd_cal
   048F 79s00              2830 	mov	r1,#(_vdd_cal >> 8)
   0491 7As00              2831 	mov	r2,#(_vdd_cal >> 16)
   0493 12s00r00           2832 	lcall	__sdcc_banked_call
                           2833 ;	../../shared/src/cal_top.c:309: phy_check_lane(1);
   0496 75 82 01           2834 	mov	dpl,#0x01
   0499 78rBA              2835 	mov	r0,#_phy_check_lane
   049B 79s0A              2836 	mov	r1,#(_phy_check_lane >> 8)
   049D 7As00              2837 	mov	r2,#(_phy_check_lane >> 16)
   049F 12s00r00           2838 	lcall	__sdcc_banked_call
   04A2 D0 02              2839 	pop	ar2
                           2840 ;	../../shared/src/cal_top.c:311: else while(PHY_CHECK_LANE1_READ!=1);
   04A4 80 08              2841 	sjmp	00184$
   04A6                    2842 00175$:
   04A6 90 E6 BA           2843 	mov	dptr,#(_MCU_INFO_5 + 0x0002)
   04A9 E0                 2844 	movx	a,@dptr
   04AA FB                 2845 	mov	r3,a
   04AB BB 01 F8           2846 	cjne	r3,#0x01,00175$
   04AE                    2847 00184$:
                           2848 ;	../../shared/src/cal_top.c:335: if(!SPDCHG_ON_READ)
   04AE 90 22 38           2849 	mov	dptr,#_MCU_STATUS2_LANE
   04B1 E0                 2850 	movx	a,@dptr
   04B2 FB                 2851 	mov	r3,a
   04B3 53 03 01           2852 	anl	ar3,#0x01
   04B6 BB 01 02           2853 	cjne	r3,#0x01,00418$
   04B9 80 70              2854 	sjmp	00202$
   04BB                    2855 00418$:
                           2856 ;	../../shared/src/cal_top.c:337: mcu_align_0(21);
   04BB 75 82 15           2857 	mov	dpl,#0x15
   04BE C0 02              2858 	push	ar2
   04C0 78rD6              2859 	mov	r0,#_mcu_align_0
   04C2 79s0A              2860 	mov	r1,#(_mcu_align_0 >> 8)
   04C4 7As00              2861 	mov	r2,#(_mcu_align_0 >> 16)
   04C6 12s00r00           2862 	lcall	__sdcc_banked_call
   04C9 D0 02              2863 	pop	ar2
                           2864 ;	../../shared/src/cal_top.c:339: if( mcu_en0) {
   04CB 90 E6 BE           2865 	mov	dptr,#(_MCU_INFO_12 + 0x0002)
   04CE E0                 2866 	movx	a,@dptr
   04CF 60 29              2867 	jz	00192$
                           2868 ;	../../shared/src/cal_top.c:340: if( mcuid==MCU_LANE0)	{
   04D1 90 22 00           2869 	mov	dptr,#_MCU_CONTROL_LANE
   04D4 E0                 2870 	movx	a,@dptr
   04D5 70 1B              2871 	jnz	00185$
                           2872 ;	../../shared/src/cal_top.c:341: txdetect_cal();
   04D7 C0 02              2873 	push	ar2
   04D9 78r00              2874 	mov	r0,#_txdetect_cal
   04DB 79s00              2875 	mov	r1,#(_txdetect_cal >> 8)
   04DD 7As00              2876 	mov	r2,#(_txdetect_cal >> 16)
   04DF 12s00r00           2877 	lcall	__sdcc_banked_call
                           2878 ;	../../shared/src/cal_top.c:343: phy_check_lane(2);
   04E2 75 82 02           2879 	mov	dpl,#0x02
   04E5 78rBA              2880 	mov	r0,#_phy_check_lane
   04E7 79s0A              2881 	mov	r1,#(_phy_check_lane >> 8)
   04E9 7As00              2882 	mov	r2,#(_phy_check_lane >> 16)
   04EB 12s00r00           2883 	lcall	__sdcc_banked_call
   04EE D0 02              2884 	pop	ar2
                           2885 ;	../../shared/src/cal_top.c:345: else while(PHY_CHECK_LANE0_READ!=2);
   04F0 80 08              2886 	sjmp	00192$
   04F2                    2887 00185$:
   04F2 90 E6 B6           2888 	mov	dptr,#(_MCU_INFO_4 + 0x0002)
   04F5 E0                 2889 	movx	a,@dptr
   04F6 FB                 2890 	mov	r3,a
   04F7 BB 02 F8           2891 	cjne	r3,#0x02,00185$
   04FA                    2892 00192$:
                           2893 ;	../../shared/src/cal_top.c:348: if( mcu_en1) {
   04FA 90 E6 C2           2894 	mov	dptr,#(_MCU_INFO_13 + 0x0002)
   04FD E0                 2895 	movx	a,@dptr
   04FE 60 2B              2896 	jz	00202$
                           2897 ;	../../shared/src/cal_top.c:349: if( mcuid==MCU_LANE1)	{
   0500 90 22 00           2898 	mov	dptr,#_MCU_CONTROL_LANE
   0503 E0                 2899 	movx	a,@dptr
   0504 FB                 2900 	mov	r3,a
   0505 BB 01 1B           2901 	cjne	r3,#0x01,00193$
                           2902 ;	../../shared/src/cal_top.c:350: txdetect_cal();
   0508 C0 02              2903 	push	ar2
   050A 78r00              2904 	mov	r0,#_txdetect_cal
   050C 79s00              2905 	mov	r1,#(_txdetect_cal >> 8)
   050E 7As00              2906 	mov	r2,#(_txdetect_cal >> 16)
   0510 12s00r00           2907 	lcall	__sdcc_banked_call
                           2908 ;	../../shared/src/cal_top.c:352: phy_check_lane(2);
   0513 75 82 02           2909 	mov	dpl,#0x02
   0516 78rBA              2910 	mov	r0,#_phy_check_lane
   0518 79s0A              2911 	mov	r1,#(_phy_check_lane >> 8)
   051A 7As00              2912 	mov	r2,#(_phy_check_lane >> 16)
   051C 12s00r00           2913 	lcall	__sdcc_banked_call
   051F D0 02              2914 	pop	ar2
                           2915 ;	../../shared/src/cal_top.c:354: else while(PHY_CHECK_LANE1_READ!=2);
   0521 80 08              2916 	sjmp	00202$
   0523                    2917 00193$:
   0523 90 E6 BA           2918 	mov	dptr,#(_MCU_INFO_5 + 0x0002)
   0526 E0                 2919 	movx	a,@dptr
   0527 FB                 2920 	mov	r3,a
   0528 BB 02 F8           2921 	cjne	r3,#0x02,00193$
   052B                    2922 00202$:
                           2923 ;	../../shared/src/cal_top.c:379: rxdcc_dll_cal();
   052B C0 02              2924 	push	ar2
   052D 78r00              2925 	mov	r0,#_rxdcc_dll_cal
   052F 79s00              2926 	mov	r1,#(_rxdcc_dll_cal >> 8)
   0531 7As00              2927 	mov	r2,#(_rxdcc_dll_cal >> 16)
   0533 12s00r00           2928 	lcall	__sdcc_banked_call
                           2929 ;	../../shared/src/cal_top.c:380: dll_cal();
   0536 78r00              2930 	mov	r0,#_dll_cal
   0538 79s00              2931 	mov	r1,#(_dll_cal >> 8)
   053A 7As00              2932 	mov	r2,#(_dll_cal >> 16)
   053C 12s00r00           2933 	lcall	__sdcc_banked_call
                           2934 ;	../../shared/src/cal_top.c:381: rxdcc_data_cal();
   053F 78r00              2935 	mov	r0,#_rxdcc_data_cal
   0541 79s00              2936 	mov	r1,#(_rxdcc_data_cal >> 8)
   0543 7As00              2937 	mov	r2,#(_rxdcc_data_cal >> 16)
   0545 12s00r00           2938 	lcall	__sdcc_banked_call
                           2939 ;	../../shared/src/cal_top.c:382: rxdcc_eom_cal();
   0548 78r00              2940 	mov	r0,#_rxdcc_eom_cal
   054A 79s00              2941 	mov	r1,#(_rxdcc_eom_cal >> 8)
   054C 7As00              2942 	mov	r2,#(_rxdcc_eom_cal >> 16)
   054E 12s00r00           2943 	lcall	__sdcc_banked_call
                           2944 ;	../../shared/src/cal_top.c:384: align90_comp_cal();
   0551 78r00              2945 	mov	r0,#_align90_comp_cal
   0553 79s00              2946 	mov	r1,#(_align90_comp_cal >> 8)
   0555 7As00              2947 	mov	r2,#(_align90_comp_cal >> 16)
   0557 12s00r00           2948 	lcall	__sdcc_banked_call
                           2949 ;	../../shared/src/cal_top.c:388: rxalign90_cal();
   055A 78r00              2950 	mov	r0,#_rxalign90_cal
   055C 79s00              2951 	mov	r1,#(_rxalign90_cal >> 8)
   055E 7As00              2952 	mov	r2,#(_rxalign90_cal >> 16)
   0560 12s00r00           2953 	lcall	__sdcc_banked_call
                           2954 ;	../../shared/src/cal_top.c:389: txdcc_cal();
   0563 78r00              2955 	mov	r0,#_txdcc_cal
   0565 79s00              2956 	mov	r1,#(_txdcc_cal >> 8)
   0567 7As00              2957 	mov	r2,#(_txdcc_cal >> 16)
   0569 12s00r00           2958 	lcall	__sdcc_banked_call
                           2959 ;	../../shared/src/cal_top.c:390: txdcc_pdiv_cal();
   056C 78r00              2960 	mov	r0,#_txdcc_pdiv_cal
   056E 79s00              2961 	mov	r1,#(_txdcc_pdiv_cal >> 8)
   0570 7As00              2962 	mov	r2,#(_txdcc_pdiv_cal >> 16)
   0572 12s00r00           2963 	lcall	__sdcc_banked_call
   0575 D0 02              2964 	pop	ar2
                           2965 ;	../../shared/src/cal_top.c:392: if( phy_mode==SERDES ) break; //SERDAS always use one gen
   0577 90 A3 16           2966 	mov	dptr,#(_SYSTEM + 0x0002)
   057A E0                 2967 	movx	a,@dptr
   057B 54 07              2968 	anl	a,#0x07
   057D FB                 2969 	mov	r3,a
   057E BB 04 02           2970 	cjne	r3,#0x04,00428$
   0581 80 04              2971 	sjmp	00208$
   0583                    2972 00428$:
                           2973 ;	../../shared/src/cal_top.c:274: for(genno = min_gen; genno<=max_gen; genno++)  
   0583 0A                 2974 	inc	r2
   0584 02s04r00           2975 	ljmp	00205$
   0587                    2976 00208$:
                           2977 ;	../../shared/src/cal_top.c:395: if(SPDCHG_ON_READ) goto skip_out;
   0587 90 22 38           2978 	mov	dptr,#_MCU_STATUS2_LANE
   058A E0                 2979 	movx	a,@dptr
   058B FA                 2980 	mov	r2,a
   058C 53 02 01           2981 	anl	ar2,#0x01
   058F BA 01 03           2982 	cjne	r2,#0x01,00429$
   0592 02s06rDC           2983 	ljmp	00261$
   0595                    2984 00429$:
                           2985 ;	../../shared/src/cal_top.c:397: sampler_cal();
   0595 78r00              2986 	mov	r0,#_sampler_cal
   0597 79s00              2987 	mov	r1,#(_sampler_cal >> 8)
   0599 7As00              2988 	mov	r2,#(_sampler_cal >> 16)
   059B 12s00r00           2989 	lcall	__sdcc_banked_call
                           2990 ;	../../shared/src/cal_top.c:398: squelch_cal();
   059E 78r00              2991 	mov	r0,#_squelch_cal
   05A0 79s00              2992 	mov	r1,#(_squelch_cal >> 8)
   05A2 7As00              2993 	mov	r2,#(_squelch_cal >> 16)
   05A4 12s00r00           2994 	lcall	__sdcc_banked_call
                           2995 ;	../../shared/src/cal_top.c:403: mcu_align_0(22);
   05A7 75 82 16           2996 	mov	dpl,#0x16
   05AA 78rD6              2997 	mov	r0,#_mcu_align_0
   05AC 79s0A              2998 	mov	r1,#(_mcu_align_0 >> 8)
   05AE 7As00              2999 	mov	r2,#(_mcu_align_0 >> 16)
   05B0 12s00r00           3000 	lcall	__sdcc_banked_call
                           3001 ;	../../shared/src/cal_top.c:405: if(mcuid == master_mcu) reg_RXIMPCAL_EN = 1;
   05B3 90 22 00           3002 	mov	dptr,#_MCU_CONTROL_LANE
   05B6 E0                 3003 	movx	a,@dptr
   05B7 FA                 3004 	mov	r2,a
   05B8 90 E6 50           3005 	mov	dptr,#_MCU_CONFIG
   05BB E0                 3006 	movx	a,@dptr
   05BC FB                 3007 	mov	r3,a
   05BD EA                 3008 	mov	a,r2
   05BE B5 03 09           3009 	cjne	a,ar3,00211$
   05C1 90 82 00           3010 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_128
   05C4 E0                 3011 	movx	a,@dptr
   05C5 44 04              3012 	orl	a,#0x04
   05C7 F0                 3013 	movx	@dptr,a
                           3014 ;	../../shared/src/cal_top.c:406: else while(reg_RXIMPCAL_EN==0);
   05C8 80 07              3015 	sjmp	00216$
   05CA                    3016 00211$:
   05CA 90 82 00           3017 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_128
   05CD E0                 3018 	movx	a,@dptr
   05CE 30 E2 F9           3019 	jnb	acc.2,00211$
   05D1                    3020 00216$:
                           3021 ;	../../shared/src/cal_top.c:409: if( mcu_en0) {
   05D1 90 E6 BE           3022 	mov	dptr,#(_MCU_INFO_12 + 0x0002)
   05D4 E0                 3023 	movx	a,@dptr
   05D5 60 25              3024 	jz	00224$
                           3025 ;	../../shared/src/cal_top.c:410: if(mcuid==MCU_LANE0) {
   05D7 90 22 00           3026 	mov	dptr,#_MCU_CONTROL_LANE
   05DA E0                 3027 	movx	a,@dptr
   05DB 70 17              3028 	jnz	00217$
                           3029 ;	../../shared/src/cal_top.c:411: rximp_cal();
   05DD 78r00              3030 	mov	r0,#_rximp_cal
   05DF 79s00              3031 	mov	r1,#(_rximp_cal >> 8)
   05E1 7As00              3032 	mov	r2,#(_rximp_cal >> 16)
   05E3 12s00r00           3033 	lcall	__sdcc_banked_call
                           3034 ;	../../shared/src/cal_top.c:413: phy_check_lane(3);
   05E6 75 82 03           3035 	mov	dpl,#0x03
   05E9 78rBA              3036 	mov	r0,#_phy_check_lane
   05EB 79s0A              3037 	mov	r1,#(_phy_check_lane >> 8)
   05ED 7As00              3038 	mov	r2,#(_phy_check_lane >> 16)
   05EF 12s00r00           3039 	lcall	__sdcc_banked_call
                           3040 ;	../../shared/src/cal_top.c:415: else while(PHY_CHECK_LANE0_READ!=3);
   05F2 80 08              3041 	sjmp	00224$
   05F4                    3042 00217$:
   05F4 90 E6 B6           3043 	mov	dptr,#(_MCU_INFO_4 + 0x0002)
   05F7 E0                 3044 	movx	a,@dptr
   05F8 FA                 3045 	mov	r2,a
   05F9 BA 03 F8           3046 	cjne	r2,#0x03,00217$
   05FC                    3047 00224$:
                           3048 ;	../../shared/src/cal_top.c:419: if(mcu_en1) {
   05FC 90 E6 C2           3049 	mov	dptr,#(_MCU_INFO_13 + 0x0002)
   05FF E0                 3050 	movx	a,@dptr
   0600 60 27              3051 	jz	00232$
                           3052 ;	../../shared/src/cal_top.c:420: if(mcuid==MCU_LANE1)	{
   0602 90 22 00           3053 	mov	dptr,#_MCU_CONTROL_LANE
   0605 E0                 3054 	movx	a,@dptr
   0606 FA                 3055 	mov	r2,a
   0607 BA 01 17           3056 	cjne	r2,#0x01,00225$
                           3057 ;	../../shared/src/cal_top.c:421: rximp_cal();
   060A 78r00              3058 	mov	r0,#_rximp_cal
   060C 79s00              3059 	mov	r1,#(_rximp_cal >> 8)
   060E 7As00              3060 	mov	r2,#(_rximp_cal >> 16)
   0610 12s00r00           3061 	lcall	__sdcc_banked_call
                           3062 ;	../../shared/src/cal_top.c:423: phy_check_lane(3);
   0613 75 82 03           3063 	mov	dpl,#0x03
   0616 78rBA              3064 	mov	r0,#_phy_check_lane
   0618 79s0A              3065 	mov	r1,#(_phy_check_lane >> 8)
   061A 7As00              3066 	mov	r2,#(_phy_check_lane >> 16)
   061C 12s00r00           3067 	lcall	__sdcc_banked_call
                           3068 ;	../../shared/src/cal_top.c:425: else while(PHY_CHECK_LANE1_READ!=3);
   061F 80 08              3069 	sjmp	00232$
   0621                    3070 00225$:
   0621 90 E6 BA           3071 	mov	dptr,#(_MCU_INFO_5 + 0x0002)
   0624 E0                 3072 	movx	a,@dptr
   0625 FA                 3073 	mov	r2,a
   0626 BA 03 F8           3074 	cjne	r2,#0x03,00225$
   0629                    3075 00232$:
                           3076 ;	../../shared/src/cal_top.c:449: if(mcuid == master_mcu)
   0629 90 22 00           3077 	mov	dptr,#_MCU_CONTROL_LANE
   062C E0                 3078 	movx	a,@dptr
   062D FA                 3079 	mov	r2,a
   062E 90 E6 50           3080 	mov	dptr,#_MCU_CONFIG
   0631 E0                 3081 	movx	a,@dptr
   0632 FB                 3082 	mov	r3,a
   0633 EA                 3083 	mov	a,r2
   0634 B5 03 09           3084 	cjne	a,ar3,00233$
                           3085 ;	../../shared/src/cal_top.c:450: reg_RXIMPCAL_EN = 0;
   0637 90 82 00           3086 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_128
   063A E0                 3087 	movx	a,@dptr
   063B 54 FB              3088 	anl	a,#0xfb
   063D F0                 3089 	movx	@dptr,a
                           3090 ;	../../shared/src/cal_top.c:451: else while(reg_RXIMPCAL_EN);
   063E 80 07              3091 	sjmp	00238$
   0640                    3092 00233$:
   0640 90 82 00           3093 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_128
   0643 E0                 3094 	movx	a,@dptr
   0644 20 E2 F9           3095 	jb	acc.2,00233$
   0647                    3096 00238$:
                           3097 ;	../../shared/src/cal_top.c:456: mcu_align_0(24);
   0647 75 82 18           3098 	mov	dpl,#0x18
   064A 78rD6              3099 	mov	r0,#_mcu_align_0
   064C 79s0A              3100 	mov	r1,#(_mcu_align_0 >> 8)
   064E 7As00              3101 	mov	r2,#(_mcu_align_0 >> 16)
   0650 12s00r00           3102 	lcall	__sdcc_banked_call
                           3103 ;	../../shared/src/cal_top.c:458: if(mcuid == master_mcu) reg_TXIMPCAL_EN = 1;
   0653 90 22 00           3104 	mov	dptr,#_MCU_CONTROL_LANE
   0656 E0                 3105 	movx	a,@dptr
   0657 FA                 3106 	mov	r2,a
   0658 90 E6 50           3107 	mov	dptr,#_MCU_CONFIG
   065B E0                 3108 	movx	a,@dptr
   065C FB                 3109 	mov	r3,a
   065D EA                 3110 	mov	a,r2
   065E B5 03 09           3111 	cjne	a,ar3,00239$
   0661 90 82 00           3112 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_128
   0664 E0                 3113 	movx	a,@dptr
   0665 44 08              3114 	orl	a,#0x08
   0667 F0                 3115 	movx	@dptr,a
                           3116 ;	../../shared/src/cal_top.c:459: else while(reg_TXIMPCAL_EN==0);
   0668 80 07              3117 	sjmp	00244$
   066A                    3118 00239$:
   066A 90 82 00           3119 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_128
   066D E0                 3120 	movx	a,@dptr
   066E 30 E3 F9           3121 	jnb	acc.3,00239$
   0671                    3122 00244$:
                           3123 ;	../../shared/src/cal_top.c:462: if( mcu_en0) {
   0671 90 E6 BE           3124 	mov	dptr,#(_MCU_INFO_12 + 0x0002)
   0674 E0                 3125 	movx	a,@dptr
   0675 60 25              3126 	jz	00252$
                           3127 ;	../../shared/src/cal_top.c:463: if( mcuid==MCU_LANE0 )	{
   0677 90 22 00           3128 	mov	dptr,#_MCU_CONTROL_LANE
   067A E0                 3129 	movx	a,@dptr
   067B 70 17              3130 	jnz	00245$
                           3131 ;	../../shared/src/cal_top.c:464: tximp_cal();  phy_check_lane(5);  //PHY_CHECK_LANE = 5;
   067D 78r00              3132 	mov	r0,#_tximp_cal
   067F 79s00              3133 	mov	r1,#(_tximp_cal >> 8)
   0681 7As00              3134 	mov	r2,#(_tximp_cal >> 16)
   0683 12s00r00           3135 	lcall	__sdcc_banked_call
   0686 75 82 05           3136 	mov	dpl,#0x05
   0689 78rBA              3137 	mov	r0,#_phy_check_lane
   068B 79s0A              3138 	mov	r1,#(_phy_check_lane >> 8)
   068D 7As00              3139 	mov	r2,#(_phy_check_lane >> 16)
   068F 12s00r00           3140 	lcall	__sdcc_banked_call
                           3141 ;	../../shared/src/cal_top.c:466: else while(PHY_CHECK_LANE0_READ!=5);
   0692 80 08              3142 	sjmp	00252$
   0694                    3143 00245$:
   0694 90 E6 B6           3144 	mov	dptr,#(_MCU_INFO_4 + 0x0002)
   0697 E0                 3145 	movx	a,@dptr
   0698 FA                 3146 	mov	r2,a
   0699 BA 05 F8           3147 	cjne	r2,#0x05,00245$
   069C                    3148 00252$:
                           3149 ;	../../shared/src/cal_top.c:470: if(mcu_en1) {
   069C 90 E6 C2           3150 	mov	dptr,#(_MCU_INFO_13 + 0x0002)
   069F E0                 3151 	movx	a,@dptr
   06A0 60 27              3152 	jz	00260$
                           3153 ;	../../shared/src/cal_top.c:471: if( mcuid==MCU_LANE1 )	{
   06A2 90 22 00           3154 	mov	dptr,#_MCU_CONTROL_LANE
   06A5 E0                 3155 	movx	a,@dptr
   06A6 FA                 3156 	mov	r2,a
   06A7 BA 01 17           3157 	cjne	r2,#0x01,00253$
                           3158 ;	../../shared/src/cal_top.c:472: tximp_cal();  phy_check_lane(5);  //PHY_CHECK_LANE = 5;
   06AA 78r00              3159 	mov	r0,#_tximp_cal
   06AC 79s00              3160 	mov	r1,#(_tximp_cal >> 8)
   06AE 7As00              3161 	mov	r2,#(_tximp_cal >> 16)
   06B0 12s00r00           3162 	lcall	__sdcc_banked_call
   06B3 75 82 05           3163 	mov	dpl,#0x05
   06B6 78rBA              3164 	mov	r0,#_phy_check_lane
   06B8 79s0A              3165 	mov	r1,#(_phy_check_lane >> 8)
   06BA 7As00              3166 	mov	r2,#(_phy_check_lane >> 16)
   06BC 12s00r00           3167 	lcall	__sdcc_banked_call
                           3168 ;	../../shared/src/cal_top.c:474: else while(PHY_CHECK_LANE1_READ!=5);
   06BF 80 08              3169 	sjmp	00260$
   06C1                    3170 00253$:
   06C1 90 E6 BA           3171 	mov	dptr,#(_MCU_INFO_5 + 0x0002)
   06C4 E0                 3172 	movx	a,@dptr
   06C5 FA                 3173 	mov	r2,a
   06C6 BA 05 F8           3174 	cjne	r2,#0x05,00253$
   06C9                    3175 00260$:
                           3176 ;	../../shared/src/cal_top.c:494: reg_TXIMPCAL_EN = 0;
   06C9 90 82 00           3177 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_128
   06CC E0                 3178 	movx	a,@dptr
   06CD 54 F7              3179 	anl	a,#0xf7
   06CF F0                 3180 	movx	@dptr,a
                           3181 ;	../../shared/src/cal_top.c:498: mcu_align_0(0);
   06D0 75 82 00           3182 	mov	dpl,#0x00
   06D3 78rD6              3183 	mov	r0,#_mcu_align_0
   06D5 79s0A              3184 	mov	r1,#(_mcu_align_0 >> 8)
   06D7 7As00              3185 	mov	r2,#(_mcu_align_0 >> 16)
   06D9 12s00r00           3186 	lcall	__sdcc_banked_call
                           3187 ;	../../shared/src/cal_top.c:500: skip_out:
   06DC                    3188 00261$:
                           3189 ;	../../shared/src/cal_top.c:502: reg_ANA_TX_IDLE_FORCE_LANE = 0;
   06DC 90 20 03           3190 	mov	dptr,#(_PM_CTRL_TX_LANE_REG1_LANE + 0x0003)
   06DF E0                 3191 	movx	a,@dptr
   06E0 54 FB              3192 	anl	a,#0xfb
   06E2 F0                 3193 	movx	@dptr,a
                           3194 ;	../../shared/src/cal_top.c:503: reg_ANA_TX_IDLE_LANE = 0;
   06E3 90 20 03           3195 	mov	dptr,#(_PM_CTRL_TX_LANE_REG1_LANE + 0x0003)
   06E6 E0                 3196 	movx	a,@dptr
   06E7 54 FE              3197 	anl	a,#0xfe
   06E9 F0                 3198 	movx	@dptr,a
                           3199 ;	../../shared/src/cal_top.c:506: reg_DTL_LOOP_FREEZE_LANE = 0;  //analog deleted
   06EA 90 21 6A           3200 	mov	dptr,#(_DTL_REG2 + 0x0002)
   06ED E0                 3201 	movx	a,@dptr
   06EE 54 FB              3202 	anl	a,#0xfb
   06F0 F0                 3203 	movx	@dptr,a
                           3204 ;	../../shared/src/cal_top.c:510: reg_DTL_FLOOP_FREEZE_LANE = 0;
   06F1 90 21 63           3205 	mov	dptr,#(_DTL_REG0 + 0x0003)
   06F4 E0                 3206 	movx	a,@dptr
   06F5 54 BF              3207 	anl	a,#0xbf
   06F7 F0                 3208 	movx	@dptr,a
                           3209 ;	../../shared/src/cal_top.c:517: reg_TX_TDTAP_SEL_LANE = 1;
   06F8 90 02 44           3210 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_145
   06FB E0                 3211 	movx	a,@dptr
   06FC 44 80              3212 	orl	a,#0x80
   06FE F0                 3213 	movx	@dptr,a
                           3214 ;	../../shared/src/cal_top.c:518: reg_TXDCCCAL_EN_LANE = 0;
   06FF 90 02 4C           3215 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_147
   0702 E0                 3216 	movx	a,@dptr
   0703 54 7F              3217 	anl	a,#0x7f
   0705 F0                 3218 	movx	@dptr,a
                           3219 ;	../../shared/src/cal_top.c:519: lnx_DLL_VDDA_TRACKING_ON_LANE = 1;
   0706 90 60 0A           3220 	mov	dptr,#(_CAL_CTRL3_LANE + 0x0002)
   0709 E0                 3221 	movx	a,@dptr
   070A 44 20              3222 	orl	a,#0x20
   070C F0                 3223 	movx	@dptr,a
                           3224 ;	../../shared/src/cal_top.c:520: vdd_cnt = 0;
   070D 90s00r00           3225 	mov	dptr,#_vdd_cnt
                           3226 ;	../../shared/src/cal_top.c:521: dcc_cont = 0;
   0710 E4                 3227 	clr	a
   0711 F0                 3228 	movx	@dptr,a
   0712 90s00r00           3229 	mov	dptr,#_dcc_cont
   0715 F0                 3230 	movx	@dptr,a
                           3231 ;	../../shared/src/cal_top.c:522: reg_SHRTR = 0; //recover
   0716 90 82 2C           3232 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_139
   0719 E0                 3233 	movx	a,@dptr
   071A 54 EF              3234 	anl	a,#0xef
   071C F0                 3235 	movx	@dptr,a
                           3236 ;	../../shared/src/cal_top.c:524: SYNC_SATUS_PLL_OR_PLL_OFF = 0;
   071D 90 E6 B1           3237 	mov	dptr,#(_SYNC_INFO + 0x0001)
   0720 E4                 3238 	clr	a
   0721 F0                 3239 	movx	@dptr,a
                           3240 ;	../../shared/src/cal_top.c:526: lnx_CAL_DONE_LANE = 1;
   0722 90 60 03           3241 	mov	dptr,#(_CAL_CTRL1_LANE + 0x0003)
   0725 E0                 3242 	movx	a,@dptr
   0726 44 01              3243 	orl	a,#0x01
   0728 F0                 3244 	movx	@dptr,a
                           3245 ;	../../shared/src/cal_top.c:529: if(reg_PWRON_SEQ) {
   0729 90 A3 18           3246 	mov	dptr,#_PM_CMN_REG1
   072C E0                 3247 	movx	a,@dptr
   072D 30 E5 2C           3248 	jnb	acc.5,00272$
                           3249 ;	../../shared/src/cal_top.c:530: if((master_mcu==MCU_LANE0 && mcuid==MCU_LANE0) || (master_mcu==MCU_LANE1 && mcuid==MCU_LANE1)
   0730 90 E6 50           3250 	mov	dptr,#_MCU_CONFIG
   0733 E0                 3251 	movx	a,@dptr
   0734 70 06              3252 	jnz	00270$
   0736 90 22 00           3253 	mov	dptr,#_MCU_CONTROL_LANE
   0739 E0                 3254 	movx	a,@dptr
   073A 60 10              3255 	jz	00265$
   073C                    3256 00270$:
   073C 90 E6 50           3257 	mov	dptr,#_MCU_CONFIG
   073F E0                 3258 	movx	a,@dptr
   0740 FA                 3259 	mov	r2,a
   0741 BA 01 11           3260 	cjne	r2,#0x01,00262$
   0744 90 22 00           3261 	mov	dptr,#_MCU_CONTROL_LANE
   0747 E0                 3262 	movx	a,@dptr
   0748 FA                 3263 	mov	r2,a
   0749 BA 01 09           3264 	cjne	r2,#0x01,00262$
   074C                    3265 00265$:
                           3266 ;	../../shared/src/cal_top.c:535: reg_PWRON_SEQ = 0;
   074C 90 A3 18           3267 	mov	dptr,#_PM_CMN_REG1
   074F E0                 3268 	movx	a,@dptr
   0750 54 DF              3269 	anl	a,#0xdf
   0752 F0                 3270 	movx	@dptr,a
                           3271 ;	../../shared/src/cal_top.c:537: else while(reg_PWRON_SEQ);
   0753 80 07              3272 	sjmp	00272$
   0755                    3273 00262$:
   0755 90 A3 18           3274 	mov	dptr,#_PM_CMN_REG1
   0758 E0                 3275 	movx	a,@dptr
   0759 20 E5 F9           3276 	jb	acc.5,00262$
   075C                    3277 00272$:
                           3278 ;	../../shared/src/cal_top.c:539: if( phy_mode == PCIE ) {
   075C 90 A3 16           3279 	mov	dptr,#(_SYSTEM + 0x0002)
   075F E0                 3280 	movx	a,@dptr
   0760 54 07              3281 	anl	a,#0x07
   0762 FA                 3282 	mov	r2,a
   0763 BA 03 11           3283 	cjne	r2,#0x03,00274$
                           3284 ;	../../shared/src/cal_top.c:540: pre_ringpll_rate = PLL_RATE_SEL_RING;
   0766 90 E6 1F           3285 	mov	dptr,#(_CONTROL_CONFIG6 + 0x0003)
   0769 E0                 3286 	movx	a,@dptr
   076A 90s00r00           3287 	mov	dptr,#_pre_ringpll_rate
   076D F0                 3288 	movx	@dptr,a
                           3289 ;	../../shared/src/cal_top.c:541: pre_lcpll_rate = PLL_RATE_SEL;
   076E 90 E6 1E           3290 	mov	dptr,#(_CONTROL_CONFIG6 + 0x0002)
   0771 E0                 3291 	movx	a,@dptr
   0772 FA                 3292 	mov	r2,a
   0773 90s00r00           3293 	mov	dptr,#_pre_lcpll_rate
   0776 F0                 3294 	movx	@dptr,a
   0777                    3295 00274$:
                           3296 ;	../../shared/src/cal_top.c:544: pwrsq_on = 0;
   0777 90s00r00           3297 	mov	dptr,#_pwrsq_on
   077A E4                 3298 	clr	a
   077B F0                 3299 	movx	@dptr,a
                           3300 ;	../../shared/src/cal_top.c:546: if(serdes_ring_lane_en==0)
   077C 90s00r00           3301 	mov	dptr,#_serdes_ring_lane_en
   077F E0                 3302 	movx	a,@dptr
   0780 FA                 3303 	mov	r2,a
   0781 70 08              3304 	jnz	00279$
                           3305 ;	../../shared/src/cal_top.c:547: PHY_STATUS = ST_SPDCHG;
   0783 90 22 30           3306 	mov	dptr,#_MCU_STATUS0_LANE
   0786 74 19              3307 	mov	a,#0x19
   0788 F0                 3308 	movx	@dptr,a
   0789 80 15              3309 	sjmp	00285$
   078B                    3310 00279$:
                           3311 ;	../../shared/src/cal_top.c:549: if(reg_PIN_PU_PLL_RD_LANE) PHY_STATUS = ST_SPDCHG;
   078B 90 20 07           3312 	mov	dptr,#(_PM_CTRL_TX_LANE_REG2_LANE + 0x0003)
   078E E0                 3313 	movx	a,@dptr
   078F 30 E5 08           3314 	jnb	acc.5,00276$
   0792 90 22 30           3315 	mov	dptr,#_MCU_STATUS0_LANE
   0795 74 19              3316 	mov	a,#0x19
   0797 F0                 3317 	movx	@dptr,a
   0798 80 06              3318 	sjmp	00285$
   079A                    3319 00276$:
                           3320 ;	../../shared/src/cal_top.c:550: else PHY_STATUS = ST_SLUMBER;
   079A 90 22 30           3321 	mov	dptr,#_MCU_STATUS0_LANE
   079D 74 1A              3322 	mov	a,#0x1A
   079F F0                 3323 	movx	@dptr,a
   07A0                    3324 00285$:
   07A0 02s00r00           3325 	ljmp	__sdcc_banked_ret
                           3326 ;------------------------------------------------------------
                           3327 ;Allocation info for local variables in function 'Cal_Cont'
                           3328 ;------------------------------------------------------------
                           3329 ;cont_cal_inx              Allocated to registers r2 
                           3330 ;------------------------------------------------------------
                           3331 ;	../../shared/src/cal_top.c:563: void Cal_Cont(void) BANKING_CTRL {
                           3332 ;	-----------------------------------------
                           3333 ;	 function Cal_Cont
                           3334 ;	-----------------------------------------
   07A3                    3335 _Cal_Cont:
                           3336 ;	../../shared/src/cal_top.c:566: if(cmx_FORCE_CONT_CAL_SKIP) return;
   07A3 90 E6 07           3337 	mov	dptr,#(_CONTROL_CONFIG0 + 0x0003)
   07A6 E0                 3338 	movx	a,@dptr
   07A7 30 E0 03           3339 	jnb	acc.0,00102$
   07AA 02s0ArB7           3340 	ljmp	00185$
   07AD                    3341 00102$:
                           3342 ;	../../shared/src/cal_top.c:568: cont_cal_on = 1;
   07AD D2*00              3343 	setb	_cont_cal_on
                           3344 ;	../../shared/src/cal_top.c:569: do {
   07AF 7A 00              3345 	mov	r2,#0x00
   07B1                    3346 00182$:
                           3347 ;	../../shared/src/cal_top.c:570: switch(cont_cal_inx) {
   07B1 74 07              3348 	mov	a,#0x07
   07B3 B5 02 00           3349 	cjne	a,ar2,00228$
   07B6                    3350 00228$:
   07B6 50 03              3351 	jnc	00229$
   07B8 02s0ArA4           3352 	ljmp	00183$
   07BB                    3353 00229$:
   07BB EA                 3354 	mov	a,r2
   07BC 2A                 3355 	add	a,r2
   07BD 2A                 3356 	add	a,r2
   07BE 90s07rC2           3357 	mov	dptr,#00230$
   07C1 73                 3358 	jmp	@a+dptr
   07C2                    3359 00230$:
   07C2 02s07rDA           3360 	ljmp	00103$
   07C5 02s08r22           3361 	ljmp	00108$
   07C8 02s08rA6           3362 	ljmp	00123$
   07CB 02s08rC0           3363 	ljmp	00126$
   07CE 02s08rDD           3364 	ljmp	00129$
   07D1 02s08rFA           3365 	ljmp	00132$
   07D4 02s09rD4           3366 	ljmp	00152$
   07D7 02s0Ar6F           3367 	ljmp	00173$
                           3368 ;	../../shared/src/cal_top.c:571: case 0:
   07DA                    3369 00103$:
                           3370 ;	../../shared/src/cal_top.c:572: tsen_dat = read_tsen();
   07DA C0 02              3371 	push	ar2
   07DC 78r00              3372 	mov	r0,#_read_tsen
   07DE 79s00              3373 	mov	r1,#(_read_tsen >> 8)
   07E0 7As00              3374 	mov	r2,#(_read_tsen >> 16)
   07E2 12s00r00           3375 	lcall	__sdcc_banked_call
   07E5 E5 82              3376 	mov	a,dpl
   07E7 85 83 F0           3377 	mov	b,dph
   07EA D0 02              3378 	pop	ar2
   07EC 90s00r00           3379 	mov	dptr,#_tsen_dat
   07EF F0                 3380 	movx	@dptr,a
   07F0 A3                 3381 	inc	dptr
   07F1 E5 F0              3382 	mov	a,b
   07F3 F0                 3383 	movx	@dptr,a
                           3384 ;	../../shared/src/cal_top.c:577: if(ring_lane_sel && /*slave_phy_on==0 &&*/ reg_ANA_PLL_CLK_READY_RING && cmx_RINGPLL_CAL_CONT_EN)
   07F4 90s00r00           3385 	mov	dptr,#_ring_lane_sel
   07F7 E0                 3386 	movx	a,@dptr
   07F8 FB                 3387 	mov	r3,a
   07F9 70 03              3388 	jnz	00231$
   07FB 02s0ArA4           3389 	ljmp	00183$
   07FE                    3390 00231$:
   07FE 90 A3 4E           3391 	mov	dptr,#(_PM_CMN_REG2 + 0x0002)
   0801 E0                 3392 	movx	a,@dptr
   0802 20 E5 03           3393 	jb	acc.5,00232$
   0805 02s0ArA4           3394 	ljmp	00183$
   0808                    3395 00232$:
   0808 90 E6 0D           3396 	mov	dptr,#(_CONTROL_CONFIG2 + 0x0001)
   080B E0                 3397 	movx	a,@dptr
   080C 20 E5 03           3398 	jb	acc.5,00233$
   080F 02s0ArA4           3399 	ljmp	00183$
   0812                    3400 00233$:
                           3401 ;	../../shared/src/cal_top.c:578: ring_pll_cont();
   0812 C0 02              3402 	push	ar2
   0814 78r00              3403 	mov	r0,#_ring_pll_cont
   0816 79s00              3404 	mov	r1,#(_ring_pll_cont >> 8)
   0818 7As00              3405 	mov	r2,#(_ring_pll_cont >> 16)
   081A 12s00r00           3406 	lcall	__sdcc_banked_call
   081D D0 02              3407 	pop	ar2
                           3408 ;	../../shared/src/cal_top.c:580: break;
   081F 02s0ArA4           3409 	ljmp	00183$
                           3410 ;	../../shared/src/cal_top.c:581: case 1:
   0822                    3411 00108$:
                           3412 ;	../../shared/src/cal_top.c:582: if( lnx_CAL_VDD_CONTINUOUS_MODE_EN_LANE ) {
   0822 90 60 0A           3413 	mov	dptr,#(_CAL_CTRL3_LANE + 0x0002)
   0825 E0                 3414 	movx	a,@dptr
   0826 20 E3 03           3415 	jb	acc.3,00234$
   0829 02s0ArA4           3416 	ljmp	00183$
   082C                    3417 00234$:
                           3418 ;	../../shared/src/cal_top.c:587: if(vdd_cnt==SELLV_TXDATA && cmx_TXDETECT_CAL_CONT_EN && reg_PIN_PLL_READY_TX_LANE)
   082C 90s00r00           3419 	mov	dptr,#_vdd_cnt
   082F E0                 3420 	movx	a,@dptr
   0830 FB                 3421 	mov	r3,a
   0831 BB 01 1D           3422 	cjne	r3,#0x01,00115$
   0834 90 E6 0E           3423 	mov	dptr,#(_CONTROL_CONFIG2 + 0x0002)
   0837 E0                 3424 	movx	a,@dptr
   0838 30 E0 16           3425 	jnb	acc.0,00115$
   083B 90 20 02           3426 	mov	dptr,#(_PM_CTRL_TX_LANE_REG1_LANE + 0x0002)
   083E E0                 3427 	movx	a,@dptr
   083F 30 E2 0F           3428 	jnb	acc.2,00115$
                           3429 ;	../../shared/src/cal_top.c:588: txdetect_cal();
   0842 C0 02              3430 	push	ar2
   0844 78r00              3431 	mov	r0,#_txdetect_cal
   0846 79s00              3432 	mov	r1,#(_txdetect_cal >> 8)
   0848 7As00              3433 	mov	r2,#(_txdetect_cal >> 16)
   084A 12s00r00           3434 	lcall	__sdcc_banked_call
   084D D0 02              3435 	pop	ar2
   084F 80 37              3436 	sjmp	00116$
   0851                    3437 00115$:
                           3438 ;	../../shared/src/cal_top.c:590: if((vdd_cnt<SELLV_RXEOMCLK && reg_PIN_PU_TX_RD_LANE) || (vdd_cnt>SELLV_TXPRE && reg_PIN_PLL_READY_RX_LANE))	//Skip t/rx cal when pu_px=0
   0851 90s00r00           3439 	mov	dptr,#_vdd_cnt
   0854 E0                 3440 	movx	a,@dptr
   0855 FB                 3441 	mov	r3,a
   0856 BB 03 00           3442 	cjne	r3,#0x03,00239$
   0859                    3443 00239$:
   0859 50 07              3444 	jnc	00113$
   085B 90 20 07           3445 	mov	dptr,#(_PM_CTRL_TX_LANE_REG2_LANE + 0x0003)
   085E E0                 3446 	movx	a,@dptr
   085F 20 E4 13           3447 	jb	acc.4,00109$
   0862                    3448 00113$:
   0862 90s00r00           3449 	mov	dptr,#_vdd_cnt
   0865 E0                 3450 	movx	a,@dptr
   0866 FB                 3451 	mov	r3,a
   0867 74 02              3452 	mov	a,#0x02
   0869 B5 03 00           3453 	cjne	a,ar3,00242$
   086C                    3454 00242$:
   086C 50 1A              3455 	jnc	00116$
   086E 90 21 02           3456 	mov	dptr,#(_PM_CTRL_RX_LANE_REG1_LANE + 0x0002)
   0871 E0                 3457 	movx	a,@dptr
   0872 30 E6 13           3458 	jnb	acc.6,00116$
   0875                    3459 00109$:
                           3460 ;	../../shared/src/cal_top.c:591: vdd_cal_sel(vdd_cnt);
   0875 90s00r00           3461 	mov	dptr,#_vdd_cnt
   0878 E0                 3462 	movx	a,@dptr
   0879 F5 82              3463 	mov	dpl,a
   087B C0 02              3464 	push	ar2
   087D 78r00              3465 	mov	r0,#_vdd_cal_sel
   087F 79s00              3466 	mov	r1,#(_vdd_cal_sel >> 8)
   0881 7As00              3467 	mov	r2,#(_vdd_cal_sel >> 16)
   0883 12s00r00           3468 	lcall	__sdcc_banked_call
   0886 D0 02              3469 	pop	ar2
   0888                    3470 00116$:
                           3471 ;	../../shared/src/cal_top.c:593: vdd_cnt++;
   0888 90s00r00           3472 	mov	dptr,#_vdd_cnt
   088B E0                 3473 	movx	a,@dptr
   088C 24 01              3474 	add	a,#0x01
   088E F0                 3475 	movx	@dptr,a
                           3476 ;	../../shared/src/cal_top.c:594: if(vdd_cnt>5) vdd_cnt = 0;
   088F 90s00r00           3477 	mov	dptr,#_vdd_cnt
   0892 E0                 3478 	movx	a,@dptr
   0893 FB                 3479 	mov	r3,a
   0894 74 05              3480 	mov	a,#0x05
   0896 B5 03 00           3481 	cjne	a,ar3,00245$
   0899                    3482 00245$:
   0899 40 03              3483 	jc	00246$
   089B 02s0ArA4           3484 	ljmp	00183$
   089E                    3485 00246$:
   089E 90s00r00           3486 	mov	dptr,#_vdd_cnt
   08A1 E4                 3487 	clr	a
   08A2 F0                 3488 	movx	@dptr,a
                           3489 ;	../../shared/src/cal_top.c:599: break;
   08A3 02s0ArA4           3490 	ljmp	00183$
                           3491 ;	../../shared/src/cal_top.c:600: case 2: if(cmx_ALIGN90_CAL_CONT_EN)  find_align90_lock(); break; //phase_lookup_tracking(1); break;
   08A6                    3492 00123$:
   08A6 90 E6 0E           3493 	mov	dptr,#(_CONTROL_CONFIG2 + 0x0002)
   08A9 E0                 3494 	movx	a,@dptr
   08AA 20 E3 03           3495 	jb	acc.3,00247$
   08AD 02s0ArA4           3496 	ljmp	00183$
   08B0                    3497 00247$:
   08B0 C0 02              3498 	push	ar2
   08B2 78r00              3499 	mov	r0,#_find_align90_lock
   08B4 79s00              3500 	mov	r1,#(_find_align90_lock >> 8)
   08B6 7As00              3501 	mov	r2,#(_find_align90_lock >> 16)
   08B8 12s00r00           3502 	lcall	__sdcc_banked_call
   08BB D0 02              3503 	pop	ar2
   08BD 02s0ArA4           3504 	ljmp	00183$
                           3505 ;	../../shared/src/cal_top.c:601: case 3: if( cmx_RXDLL_CAL_CONT_EN ) dll_vdda_cal(DLL_PHASE_STEP);	break;
   08C0                    3506 00126$:
   08C0 90 E6 0E           3507 	mov	dptr,#(_CONTROL_CONFIG2 + 0x0002)
   08C3 E0                 3508 	movx	a,@dptr
   08C4 20 E1 03           3509 	jb	acc.1,00248$
   08C7 02s0ArA4           3510 	ljmp	00183$
   08CA                    3511 00248$:
   08CA 75 82 00           3512 	mov	dpl,#0x00
   08CD C0 02              3513 	push	ar2
   08CF 78r00              3514 	mov	r0,#_dll_vdda_cal
   08D1 79s00              3515 	mov	r1,#(_dll_vdda_cal >> 8)
   08D3 7As00              3516 	mov	r2,#(_dll_vdda_cal >> 16)
   08D5 12s00r00           3517 	lcall	__sdcc_banked_call
   08D8 D0 02              3518 	pop	ar2
   08DA 02s0ArA4           3519 	ljmp	00183$
                           3520 ;	../../shared/src/cal_top.c:602: case 4:	if( cmx_EOM_DLL_CAL_CONT_EN ) dll_eom_vdda_cal(DLL_PHASE_STEP); break;
   08DD                    3521 00129$:
   08DD 90 E6 0E           3522 	mov	dptr,#(_CONTROL_CONFIG2 + 0x0002)
   08E0 E0                 3523 	movx	a,@dptr
   08E1 20 E2 03           3524 	jb	acc.2,00249$
   08E4 02s0ArA4           3525 	ljmp	00183$
   08E7                    3526 00249$:
   08E7 75 82 00           3527 	mov	dpl,#0x00
   08EA C0 02              3528 	push	ar2
   08EC 78r00              3529 	mov	r0,#_dll_eom_vdda_cal
   08EE 79s00              3530 	mov	r1,#(_dll_eom_vdda_cal >> 8)
   08F0 7As00              3531 	mov	r2,#(_dll_eom_vdda_cal >> 16)
   08F2 12s00r00           3532 	lcall	__sdcc_banked_call
   08F5 D0 02              3533 	pop	ar2
   08F7 02s0ArA4           3534 	ljmp	00183$
                           3535 ;	../../shared/src/cal_top.c:603: case 5:	
   08FA                    3536 00132$:
                           3537 ;	../../shared/src/cal_top.c:604: switch(dcc_cont) {
   08FA 90s00r00           3538 	mov	dptr,#_dcc_cont
   08FD E0                 3539 	movx	a,@dptr
   08FE FB                 3540 	mov	r3,a
   08FF 74 04              3541 	mov	a,#0x04
   0901 B5 03 00           3542 	cjne	a,ar3,00250$
   0904                    3543 00250$:
   0904 50 03              3544 	jnc	00251$
   0906 02s09rB6           3545 	ljmp	00149$
   0909                    3546 00251$:
   0909 EB                 3547 	mov	a,r3
   090A 2B                 3548 	add	a,r3
   090B 2B                 3549 	add	a,r3
   090C 90s09r10           3550 	mov	dptr,#00252$
   090F 73                 3551 	jmp	@a+dptr
   0910                    3552 00252$:
   0910 02s09r1F           3553 	ljmp	00133$
   0913 02s09r2F           3554 	ljmp	00134$
   0916 02s09r3F           3555 	ljmp	00135$
   0919 02s09r4E           3556 	ljmp	00136$
   091C 02s09r7B           3557 	ljmp	00142$
                           3558 ;	../../shared/src/cal_top.c:605: case 0: rxdcc_dll_cal(); break;
   091F                    3559 00133$:
   091F C0 02              3560 	push	ar2
   0921 78r00              3561 	mov	r0,#_rxdcc_dll_cal
   0923 79s00              3562 	mov	r1,#(_rxdcc_dll_cal >> 8)
   0925 7As00              3563 	mov	r2,#(_rxdcc_dll_cal >> 16)
   0927 12s00r00           3564 	lcall	__sdcc_banked_call
   092A D0 02              3565 	pop	ar2
   092C 02s09rB6           3566 	ljmp	00149$
                           3567 ;	../../shared/src/cal_top.c:606: case 1: rxdcc_data_cal(); break;
   092F                    3568 00134$:
   092F C0 02              3569 	push	ar2
   0931 78r00              3570 	mov	r0,#_rxdcc_data_cal
   0933 79s00              3571 	mov	r1,#(_rxdcc_data_cal >> 8)
   0935 7As00              3572 	mov	r2,#(_rxdcc_data_cal >> 16)
   0937 12s00r00           3573 	lcall	__sdcc_banked_call
   093A D0 02              3574 	pop	ar2
   093C 02s09rB6           3575 	ljmp	00149$
                           3576 ;	../../shared/src/cal_top.c:607: case 2: rxdcc_eom_cal(); break;
   093F                    3577 00135$:
   093F C0 02              3578 	push	ar2
   0941 78r00              3579 	mov	r0,#_rxdcc_eom_cal
   0943 79s00              3580 	mov	r1,#(_rxdcc_eom_cal >> 8)
   0945 7As00              3581 	mov	r2,#(_rxdcc_eom_cal >> 16)
   0947 12s00r00           3582 	lcall	__sdcc_banked_call
   094A D0 02              3583 	pop	ar2
                           3584 ;	../../shared/src/cal_top.c:608: case 3: if(reg_PIN_PU_TX_RD_LANE) {
   094C 80 68              3585 	sjmp	00149$
   094E                    3586 00136$:
   094E 90 20 07           3587 	mov	dptr,#(_PM_CTRL_TX_LANE_REG2_LANE + 0x0003)
   0951 E0                 3588 	movx	a,@dptr
   0952 30 E4 61           3589 	jnb	acc.4,00149$
                           3590 ;	../../shared/src/cal_top.c:609: if(reg_TX_SPEED_DIV_LANE_2_0==0) txdcc_cal();
   0955 90 02 58           3591 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_150
   0958 E0                 3592 	movx	a,@dptr
   0959 54 07              3593 	anl	a,#0x07
   095B 70 0F              3594 	jnz	00138$
   095D C0 02              3595 	push	ar2
   095F 78r00              3596 	mov	r0,#_txdcc_cal
   0961 79s00              3597 	mov	r1,#(_txdcc_cal >> 8)
   0963 7As00              3598 	mov	r2,#(_txdcc_cal >> 16)
   0965 12s00r00           3599 	lcall	__sdcc_banked_call
   0968 D0 02              3600 	pop	ar2
   096A 80 4A              3601 	sjmp	00149$
   096C                    3602 00138$:
                           3603 ;	../../shared/src/cal_top.c:610: else txdcc_pdiv_cal();
   096C C0 02              3604 	push	ar2
   096E 78r00              3605 	mov	r0,#_txdcc_pdiv_cal
   0970 79s00              3606 	mov	r1,#(_txdcc_pdiv_cal >> 8)
   0972 7As00              3607 	mov	r2,#(_txdcc_pdiv_cal >> 16)
   0974 12s00r00           3608 	lcall	__sdcc_banked_call
   0977 D0 02              3609 	pop	ar2
                           3610 ;	../../shared/src/cal_top.c:612: break;
                           3611 ;	../../shared/src/cal_top.c:613: case 4: if(mcuid==master_mcu && slave_phy_on==0 && cmx_PLLDCC_CAL_CONT_EN && reg_ANA_PLL_CLK_READY
   0979 80 3B              3612 	sjmp	00149$
   097B                    3613 00142$:
   097B 90 22 00           3614 	mov	dptr,#_MCU_CONTROL_LANE
   097E E0                 3615 	movx	a,@dptr
   097F FB                 3616 	mov	r3,a
   0980 90 E6 50           3617 	mov	dptr,#_MCU_CONFIG
   0983 E0                 3618 	movx	a,@dptr
   0984 FC                 3619 	mov	r4,a
   0985 EB                 3620 	mov	a,r3
   0986 B5 04 2D           3621 	cjne	a,ar4,00149$
   0989 90s00r00           3622 	mov	dptr,#_slave_phy_on
   098C E0                 3623 	movx	a,@dptr
   098D FB                 3624 	mov	r3,a
   098E 70 26              3625 	jnz	00149$
   0990 90 E6 0E           3626 	mov	dptr,#(_CONTROL_CONFIG2 + 0x0002)
   0993 E0                 3627 	movx	a,@dptr
   0994 30 E4 1F           3628 	jnb	acc.4,00149$
   0997 90 A3 4F           3629 	mov	dptr,#(_PM_CMN_REG2 + 0x0003)
   099A E0                 3630 	movx	a,@dptr
   099B 30 E0 18           3631 	jnb	acc.0,00149$
                           3632 ;	../../shared/src/cal_top.c:615: && reg_LCPLLCLK_DIV2_SEL==1
   099E 90 83 3C           3633 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_207
   09A1 E0                 3634 	movx	a,@dptr
   09A2 03                 3635 	rr	a
   09A3 54 01              3636 	anl	a,#0x01
   09A5 FB                 3637 	mov	r3,a
   09A6 BB 01 0D           3638 	cjne	r3,#0x01,00149$
                           3639 ;	../../shared/src/cal_top.c:619: plldcc_cal();
   09A9 C0 02              3640 	push	ar2
   09AB 78r00              3641 	mov	r0,#_plldcc_cal
   09AD 79s00              3642 	mov	r1,#(_plldcc_cal >> 8)
   09AF 7As00              3643 	mov	r2,#(_plldcc_cal >> 16)
   09B1 12s00r00           3644 	lcall	__sdcc_banked_call
   09B4 D0 02              3645 	pop	ar2
                           3646 ;	../../shared/src/cal_top.c:622: }
   09B6                    3647 00149$:
                           3648 ;	../../shared/src/cal_top.c:623: dcc_cont++;
   09B6 90s00r00           3649 	mov	dptr,#_dcc_cont
   09B9 E0                 3650 	movx	a,@dptr
   09BA 24 01              3651 	add	a,#0x01
   09BC F0                 3652 	movx	@dptr,a
                           3653 ;	../../shared/src/cal_top.c:624: if(dcc_cont>4) dcc_cont = 0;	
   09BD 90s00r00           3654 	mov	dptr,#_dcc_cont
   09C0 E0                 3655 	movx	a,@dptr
   09C1 FB                 3656 	mov	r3,a
   09C2 74 04              3657 	mov	a,#0x04
   09C4 B5 03 00           3658 	cjne	a,ar3,00262$
   09C7                    3659 00262$:
   09C7 40 03              3660 	jc	00263$
   09C9 02s0ArA4           3661 	ljmp	00183$
   09CC                    3662 00263$:
   09CC 90s00r00           3663 	mov	dptr,#_dcc_cont
   09CF E4                 3664 	clr	a
   09D0 F0                 3665 	movx	@dptr,a
                           3666 ;	../../shared/src/cal_top.c:625: break;
   09D1 02s0ArA4           3667 	ljmp	00183$
                           3668 ;	../../shared/src/cal_top.c:626: case 6:	
   09D4                    3669 00152$:
                           3670 ;	../../shared/src/cal_top.c:627: reg_MCU_DEBUG0_LANE_7_0 = timeout;
   09D4 A2*00              3671 	mov	c,_timeout
   09D6 E4                 3672 	clr	a
   09D7 33                 3673 	rlc	a
   09D8 FB                 3674 	mov	r3,a
   09D9 90 22 B4           3675 	mov	dptr,#_MCU_DEBUG0_LANE
   09DC EB                 3676 	mov	a,r3
   09DD F0                 3677 	movx	@dptr,a
                           3678 ;	../../shared/src/cal_top.c:628: if( mcuid==master_mcu && slave_phy_on==0 && reg_ANA_PLL_CLK_READY) {
   09DE 90 22 00           3679 	mov	dptr,#_MCU_CONTROL_LANE
   09E1 E0                 3680 	movx	a,@dptr
   09E2 FB                 3681 	mov	r3,a
   09E3 90 E6 50           3682 	mov	dptr,#_MCU_CONFIG
   09E6 E0                 3683 	movx	a,@dptr
   09E7 FC                 3684 	mov	r4,a
   09E8 EB                 3685 	mov	a,r3
   09E9 B5 04 02           3686 	cjne	a,ar4,00264$
   09EC 80 03              3687 	sjmp	00265$
   09EE                    3688 00264$:
   09EE 02s0ArA4           3689 	ljmp	00183$
   09F1                    3690 00265$:
   09F1 90s00r00           3691 	mov	dptr,#_slave_phy_on
   09F4 E0                 3692 	movx	a,@dptr
   09F5 FB                 3693 	mov	r3,a
   09F6 60 03              3694 	jz	00266$
   09F8 02s0ArA4           3695 	ljmp	00183$
   09FB                    3696 00266$:
   09FB 90 A3 4F           3697 	mov	dptr,#(_PM_CMN_REG2 + 0x0003)
   09FE E0                 3698 	movx	a,@dptr
   09FF 20 E0 03           3699 	jb	acc.0,00267$
   0A02 02s0ArA4           3700 	ljmp	00183$
   0A05                    3701 00267$:
                           3702 ;	../../shared/src/cal_top.c:629: if( timeout == 0 ) break;
   0A05 20*00 03           3703 	jb	_timeout,00268$
   0A08 02s0ArA4           3704 	ljmp	00183$
   0A0B                    3705 00268$:
                           3706 ;	../../shared/src/cal_top.c:630: if( cmx_PLL_TEMP_CAL_CONT_EN) {
   0A0B 90 E6 0D           3707 	mov	dptr,#(_CONTROL_CONFIG2 + 0x0001)
   0A0E E0                 3708 	movx	a,@dptr
   0A0F 20 E6 03           3709 	jb	acc.6,00269$
   0A12 02s0ArA4           3710 	ljmp	00183$
   0A15                    3711 00269$:
                           3712 ;	../../shared/src/cal_top.c:631: pll_temp_cal();
   0A15 C0 02              3713 	push	ar2
   0A17 78r00              3714 	mov	r0,#_pll_temp_cal
   0A19 79s00              3715 	mov	r1,#(_pll_temp_cal >> 8)
   0A1B 7As00              3716 	mov	r2,#(_pll_temp_cal >> 16)
   0A1D 12s00r00           3717 	lcall	__sdcc_banked_call
   0A20 D0 02              3718 	pop	ar2
                           3719 ;	../../shared/src/cal_top.c:632: if(BYPASS_DELAY==0) {
   0A22 90 E6 06           3720 	mov	dptr,#(_CONTROL_CONFIG0 + 0x0002)
   0A25 E0                 3721 	movx	a,@dptr
   0A26 54 1C              3722 	anl	a,#0x1c
   0A28 70 41              3723 	jnz	00165$
                           3724 ;	../../shared/src/cal_top.c:633: if((tempc_step_state&0xf0) == 0x10) { timeout_start((uint16_t)5); }
   0A2A 90s00r00           3725 	mov	dptr,#_tempc_step_state
   0A2D E0                 3726 	movx	a,@dptr
   0A2E FB                 3727 	mov	r3,a
   0A2F 74 F0              3728 	mov	a,#0xF0
   0A31 5B                 3729 	anl	a,r3
   0A32 FC                 3730 	mov	r4,a
   0A33 BC 10 0C           3731 	cjne	r4,#0x10,00162$
   0A36 75 8B FB           3732 	mov	_TMR1,#0xFB
   0A39 75 8D FF           3733 	mov	(_TMR1 >> 8),#0xFF
   0A3C D2 8E              3734 	setb	_TR1
   0A3E C2*00              3735 	clr	_timeout
   0A40 80 62              3736 	sjmp	00183$
   0A42                    3737 00162$:
                           3738 ;	../../shared/src/cal_top.c:634: else if((tempc_step_state&0xf0) == 0x20) {timeout_start((uint16_t)40); }
   0A42 74 F0              3739 	mov	a,#0xF0
   0A44 5B                 3740 	anl	a,r3
   0A45 FC                 3741 	mov	r4,a
   0A46 BC 20 0C           3742 	cjne	r4,#0x20,00159$
   0A49 75 8B D8           3743 	mov	_TMR1,#0xD8
   0A4C 75 8D FF           3744 	mov	(_TMR1 >> 8),#0xFF
   0A4F D2 8E              3745 	setb	_TR1
   0A51 C2*00              3746 	clr	_timeout
   0A53 80 4F              3747 	sjmp	00183$
   0A55                    3748 00159$:
                           3749 ;	../../shared/src/cal_top.c:635: else if((tempc_step_state&0xf0) == 0x30) { timeout_start((uint16_t)100); }
   0A55 53 03 F0           3750 	anl	ar3,#0xF0
   0A58 BB 30 0C           3751 	cjne	r3,#0x30,00156$
   0A5B 75 8B 9C           3752 	mov	_TMR1,#0x9C
   0A5E 75 8D FF           3753 	mov	(_TMR1 >> 8),#0xFF
   0A61 D2 8E              3754 	setb	_TR1
   0A63 C2*00              3755 	clr	_timeout
   0A65 80 3D              3756 	sjmp	00183$
   0A67                    3757 00156$:
                           3758 ;	../../shared/src/cal_top.c:636: else timeout = 1;
   0A67 D2*00              3759 	setb	_timeout
   0A69 80 39              3760 	sjmp	00183$
   0A6B                    3761 00165$:
                           3762 ;	../../shared/src/cal_top.c:639: timeout = 1;
   0A6B D2*00              3763 	setb	_timeout
                           3764 ;	../../shared/src/cal_top.c:643: break;
                           3765 ;	../../shared/src/cal_top.c:644: case 7:	
   0A6D 80 35              3766 	sjmp	00183$
   0A6F                    3767 00173$:
                           3768 ;	../../shared/src/cal_top.c:645: if(mcuid==master_mcu && slave_phy_on==0  && reg_ANA_PLL_LOCK_RD) {
   0A6F 90 22 00           3769 	mov	dptr,#_MCU_CONTROL_LANE
   0A72 E0                 3770 	movx	a,@dptr
   0A73 FB                 3771 	mov	r3,a
   0A74 90 E6 50           3772 	mov	dptr,#_MCU_CONFIG
   0A77 E0                 3773 	movx	a,@dptr
   0A78 FC                 3774 	mov	r4,a
   0A79 EB                 3775 	mov	a,r3
   0A7A B5 04 27           3776 	cjne	a,ar4,00183$
   0A7D 90s00r00           3777 	mov	dptr,#_slave_phy_on
   0A80 E0                 3778 	movx	a,@dptr
   0A81 FB                 3779 	mov	r3,a
   0A82 70 20              3780 	jnz	00183$
   0A84 90 A3 19           3781 	mov	dptr,#(_PM_CMN_REG1 + 0x0001)
   0A87 E0                 3782 	movx	a,@dptr
   0A88 30 E6 19           3783 	jnb	acc.6,00183$
                           3784 ;	../../shared/src/cal_top.c:648: if(cmx_PLLAMP_CAL_CONT_EN==1) pll_amp_cal_cont();
   0A8B 90 E6 0E           3785 	mov	dptr,#(_CONTROL_CONFIG2 + 0x0002)
   0A8E E0                 3786 	movx	a,@dptr
   0A8F C4                 3787 	swap	a
   0A90 03                 3788 	rr	a
   0A91 54 01              3789 	anl	a,#0x01
   0A93 FB                 3790 	mov	r3,a
   0A94 BB 01 0D           3791 	cjne	r3,#0x01,00183$
   0A97 C0 02              3792 	push	ar2
   0A99 78r00              3793 	mov	r0,#_pll_amp_cal_cont
   0A9B 79s00              3794 	mov	r1,#(_pll_amp_cal_cont >> 8)
   0A9D 7As00              3795 	mov	r2,#(_pll_amp_cal_cont >> 16)
   0A9F 12s00r00           3796 	lcall	__sdcc_banked_call
   0AA2 D0 02              3797 	pop	ar2
                           3798 ;	../../shared/src/cal_top.c:651: }
   0AA4                    3799 00183$:
                           3800 ;	../../shared/src/cal_top.c:652: } while( PHY_NS==ST_INIT &&  cont_cal_inx++<8);
   0AA4 90 22 31           3801 	mov	dptr,#(_MCU_STATUS0_LANE + 0x0001)
   0AA7 E0                 3802 	movx	a,@dptr
   0AA8 70 0B              3803 	jnz	00184$
   0AAA 8A 03              3804 	mov	ar3,r2
   0AAC 0A                 3805 	inc	r2
   0AAD BB 08 00           3806 	cjne	r3,#0x08,00284$
   0AB0                    3807 00284$:
   0AB0 50 03              3808 	jnc	00285$
   0AB2 02s07rB1           3809 	ljmp	00182$
   0AB5                    3810 00285$:
   0AB5                    3811 00184$:
                           3812 ;	../../shared/src/cal_top.c:660: cont_cal_on = 0;
   0AB5 C2*00              3813 	clr	_cont_cal_on
   0AB7                    3814 00185$:
   0AB7 02s00r00           3815 	ljmp	__sdcc_banked_ret
                           3816 ;------------------------------------------------------------
                           3817 ;Allocation info for local variables in function 'phy_check_lane'
                           3818 ;------------------------------------------------------------
                           3819 ;val                       Allocated to registers r2 
                           3820 ;------------------------------------------------------------
                           3821 ;	../../shared/src/cal_top.c:708: void phy_check_lane(uint8_t val) BANKING_CTRL {
                           3822 ;	-----------------------------------------
                           3823 ;	 function phy_check_lane
                           3824 ;	-----------------------------------------
   0ABA                    3825 _phy_check_lane:
   0ABA AA 82              3826 	mov	r2,dpl
                           3827 ;	../../shared/src/cal_top.c:709: PHY_CHECK_LANE = val;
   0ABC 90 22 32           3828 	mov	dptr,#(_MCU_STATUS0_LANE + 0x0002)
   0ABF EA                 3829 	mov	a,r2
   0AC0 F0                 3830 	movx	@dptr,a
                           3831 ;	../../shared/src/cal_top.c:710: if (mcuid == MCU_LANE0)
   0AC1 90 22 00           3832 	mov	dptr,#_MCU_CONTROL_LANE
   0AC4 E0                 3833 	movx	a,@dptr
   0AC5 70 07              3834 	jnz	00102$
                           3835 ;	../../shared/src/cal_top.c:711: PHY_CHECK_LANE0 = val;
   0AC7 90 E6 B6           3836 	mov	dptr,#(_MCU_INFO_4 + 0x0002)
   0ACA EA                 3837 	mov	a,r2
   0ACB F0                 3838 	movx	@dptr,a
   0ACC 80 05              3839 	sjmp	00104$
   0ACE                    3840 00102$:
                           3841 ;	../../shared/src/cal_top.c:713: PHY_CHECK_LANE1 = val;
   0ACE 90 E6 BA           3842 	mov	dptr,#(_MCU_INFO_5 + 0x0002)
   0AD1 EA                 3843 	mov	a,r2
   0AD2 F0                 3844 	movx	@dptr,a
   0AD3                    3845 00104$:
   0AD3 02s00r00           3846 	ljmp	__sdcc_banked_ret
                           3847 ;------------------------------------------------------------
                           3848 ;Allocation info for local variables in function 'mcu_align_0'
                           3849 ;------------------------------------------------------------
                           3850 ;val                       Allocated to registers r2 
                           3851 ;------------------------------------------------------------
                           3852 ;	../../shared/src/cal_top.c:716: void mcu_align_0(uint8_t val) BANKING_CTRL {
                           3853 ;	-----------------------------------------
                           3854 ;	 function mcu_align_0
                           3855 ;	-----------------------------------------
   0AD6                    3856 _mcu_align_0:
                           3857 ;	../../shared/src/cal_top.c:722: phy_check_lane(val);
   0AD6 AA 82              3858 	mov  r2,dpl
   0AD8 C0 02              3859 	push	ar2
   0ADA 78rBA              3860 	mov	r0,#_phy_check_lane
   0ADC 79s0A              3861 	mov	r1,#(_phy_check_lane >> 8)
   0ADE 7As00              3862 	mov	r2,#(_phy_check_lane >> 16)
   0AE0 12s00r00           3863 	lcall	__sdcc_banked_call
   0AE3 D0 02              3864 	pop	ar2
                           3865 ;	../../shared/src/cal_top.c:723: while ((PHY_CHECK_LANE0_READ != val) || (PHY_CHECK_LANE1_READ != val)) {
   0AE5                    3866 00105$:
   0AE5 90 E6 B6           3867 	mov	dptr,#(_MCU_INFO_4 + 0x0002)
   0AE8 E0                 3868 	movx	a,@dptr
   0AE9 FB                 3869 	mov	r3,a
   0AEA B5 02 0A           3870 	cjne	a,ar2,00106$
   0AED 90 E6 BA           3871 	mov	dptr,#(_MCU_INFO_5 + 0x0002)
   0AF0 E0                 3872 	movx	a,@dptr
   0AF1 FB                 3873 	mov	r3,a
   0AF2 B5 02 02           3874 	cjne	a,ar2,00116$
   0AF5 80 1B              3875 	sjmp	00108$
   0AF7                    3876 00116$:
   0AF7                    3877 00106$:
                           3878 ;	../../shared/src/cal_top.c:724: if(SYNC_STATUS_LANE0_EN_READ==0 || SYNC_STATUS_LANE1_EN_READ==0) break;
   0AF7 90 E6 BE           3879 	mov	dptr,#(_MCU_INFO_12 + 0x0002)
   0AFA E0                 3880 	movx	a,@dptr
   0AFB 60 15              3881 	jz	00108$
   0AFD 90 E6 C2           3882 	mov	dptr,#(_MCU_INFO_13 + 0x0002)
   0B00 E0                 3883 	movx	a,@dptr
   0B01 60 0F              3884 	jz	00108$
                           3885 ;	../../shared/src/cal_top.c:725: short_delay();
   0B03 C0 02              3886 	push	ar2
   0B05 78r00              3887 	mov	r0,#_short_delay
   0B07 79s00              3888 	mov	r1,#(_short_delay >> 8)
   0B09 7As00              3889 	mov	r2,#(_short_delay >> 16)
   0B0B 12s00r00           3890 	lcall	__sdcc_banked_call
   0B0E D0 02              3891 	pop	ar2
   0B10 80 D3              3892 	sjmp	00105$
   0B12                    3893 00108$:
   0B12 02s00r00           3894 	ljmp	__sdcc_banked_ret
                           3895 ;------------------------------------------------------------
                           3896 ;Allocation info for local variables in function 'all_cal_ext'
                           3897 ;------------------------------------------------------------
                           3898 ;lc_pll_rate               Allocated to registers b0 
                           3899 ;ring_pll_rate             Allocated to stack - offset 1
                           3900 ;------------------------------------------------------------
                           3901 ;	../../shared/src/cal_top.c:744: void all_cal_ext(void) BANKING_CTRL {
                           3902 ;	-----------------------------------------
                           3903 ;	 function all_cal_ext
                           3904 ;	-----------------------------------------
   0B15                    3905 _all_cal_ext:
   0B15 C0*00              3906 	push	_bp
   0B17 85 81*00           3907 	mov	_bp,sp
   0B1A 05 81              3908 	inc	sp
                           3909 ;	../../shared/src/cal_top.c:747: loadspeedtbl_gen();
   0B1C 12s00r00           3910 	lcall	_loadspeedtbl_gen
                           3911 ;	../../shared/src/cal_top.c:748: if(phy_mode==SERDES) {
   0B1F 90 A3 16           3912 	mov	dptr,#(_SYSTEM + 0x0002)
   0B22 E0                 3913 	movx	a,@dptr
   0B23 54 07              3914 	anl	a,#0x07
   0B25 FA                 3915 	mov	r2,a
   0B26 BA 04 11           3916 	cjne	r2,#0x04,00104$
                           3917 ;	../../shared/src/cal_top.c:749: if(gen_pll_rate==pre_gen_pll_rate) return;
   0B29 90s00r00           3918 	mov	dptr,#_gen_pll_rate
   0B2C E0                 3919 	movx	a,@dptr
   0B2D FA                 3920 	mov	r2,a
   0B2E 90s00r00           3921 	mov	dptr,#_pre_gen_pll_rate
   0B31 E0                 3922 	movx	a,@dptr
   0B32 FB                 3923 	mov	r3,a
   0B33 EA                 3924 	mov	a,r2
   0B34 B5 03 03           3925 	cjne	a,ar3,00104$
   0B37 02s0CrC3           3926 	ljmp	00124$
   0B3A                    3927 00104$:
                           3928 ;	../../shared/src/cal_top.c:752: if( mcuid==master_mcu ) {
   0B3A 90 22 00           3929 	mov	dptr,#_MCU_CONTROL_LANE
   0B3D E0                 3930 	movx	a,@dptr
   0B3E FA                 3931 	mov	r2,a
   0B3F 90 E6 50           3932 	mov	dptr,#_MCU_CONFIG
   0B42 E0                 3933 	movx	a,@dptr
   0B43 FB                 3934 	mov	r3,a
   0B44 EA                 3935 	mov	a,r2
   0B45 B5 03 02           3936 	cjne	a,ar3,00140$
   0B48 80 03              3937 	sjmp	00141$
   0B4A                    3938 00140$:
   0B4A 02s0BrD3           3939 	ljmp	00115$
   0B4D                    3940 00141$:
                           3941 ;	../../shared/src/cal_top.c:754: pll_clk_ready_0();
   0B4D 78r00              3942 	mov	r0,#_pll_clk_ready_0
   0B4F 79s00              3943 	mov	r1,#(_pll_clk_ready_0 >> 8)
   0B51 7As00              3944 	mov	r2,#(_pll_clk_ready_0 >> 16)
   0B53 12s00r00           3945 	lcall	__sdcc_banked_call
                           3946 ;	../../shared/src/cal_top.c:757: reg_LCVCO_DAC_LSB_4_0 = 0x10;
   0B56 90 82 B4           3947 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_173
   0B59 E0                 3948 	movx	a,@dptr
   0B5A 54 07              3949 	anl	a,#0x07
   0B5C 44 80              3950 	orl	a,#0x80
   0B5E F0                 3951 	movx	@dptr,a
                           3952 ;	../../shared/src/cal_top.c:758: reg_LCVCO_DAC_MSB_2_0 = 0x02;
   0B5F 90 82 B4           3953 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_173
   0B62 E0                 3954 	movx	a,@dptr
   0B63 54 F8              3955 	anl	a,#0xf8
   0B65 44 02              3956 	orl	a,#0x02
   0B67 F0                 3957 	movx	@dptr,a
                           3958 ;	../../shared/src/cal_top.c:760: reg_LCCAP_MSB_3_0 = 0;
   0B68 90 82 C8           3959 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_178
   0B6B E0                 3960 	movx	a,@dptr
   0B6C 54 0F              3961 	anl	a,#0x0f
   0B6E F0                 3962 	movx	@dptr,a
                           3963 ;	../../shared/src/cal_top.c:770: if( phy_mode==SERDES ) {
   0B6F 90 A3 16           3964 	mov	dptr,#(_SYSTEM + 0x0002)
   0B72 E0                 3965 	movx	a,@dptr
   0B73 54 07              3966 	anl	a,#0x07
   0B75 FA                 3967 	mov	r2,a
   0B76 BA 04 06           3968 	cjne	r2,#0x04,00112$
                           3969 ;	../../shared/src/cal_top.c:771: lc_pll_rate = 0; ring_pll_rate = 0;
   0B79 C2*00              3970 	clr	b0
   0B7B C2*00              3971 	clr	b1
   0B7D 80 2B              3972 	sjmp	00113$
   0B7F                    3973 00112$:
                           3974 ;	../../shared/src/cal_top.c:774: if( lc_pll_used ) {
   0B7F 30*00 1D           3975 	jnb	_lc_pll_used,00109$
                           3976 ;	../../shared/src/cal_top.c:775: if(use_ring_pll) { lc_pll_rate = !tx_pll_rate; ring_pll_rate = tx_pll_rate; }
   0B82 30*00 0D           3977 	jnb	_use_ring_pll,00106$
   0B85 A2*00              3978 	mov	c,_tx_pll_rate
   0B87 B3                 3979 	cpl	c
   0B88 92*00              3980 	mov  b2,c
   0B8A 92*00              3981 	mov	b0,c
   0B8C A2*00              3982 	mov	c,_tx_pll_rate
   0B8E 92*00              3983 	mov	b1,c
   0B90 80 18              3984 	sjmp	00113$
   0B92                    3985 00106$:
                           3986 ;	../../shared/src/cal_top.c:776: else {	lc_pll_rate = tx_pll_rate; ring_pll_rate = !tx_pll_rate; }
   0B92 A2*00              3987 	mov	c,_tx_pll_rate
   0B94 92*00              3988 	mov	b0,c
   0B96 A2*00              3989 	mov	c,_tx_pll_rate
   0B98 B3                 3990 	cpl	c
   0B99 92*00              3991 	mov  b2,c
   0B9B 92*00              3992 	mov	b1,c
   0B9D 80 0B              3993 	sjmp	00113$
   0B9F                    3994 00109$:
                           3995 ;	../../shared/src/cal_top.c:778: else {	lc_pll_rate = !tx_pll_rate; ring_pll_rate = tx_pll_rate; }
   0B9F A2*00              3996 	mov	c,_tx_pll_rate
   0BA1 B3                 3997 	cpl	c
   0BA2 92*00              3998 	mov  b2,c
   0BA4 92*00              3999 	mov	b0,c
   0BA6 A2*00              4000 	mov	c,_tx_pll_rate
   0BA8 92*00              4001 	mov	b1,c
   0BAA                    4002 00113$:
                           4003 ;	../../shared/src/cal_top.c:781: PLL_RATE_SEL = tx_pll_rate;
   0BAA A2*00              4004 	mov	c,_tx_pll_rate
   0BAC E4                 4005 	clr	a
   0BAD 33                 4006 	rlc	a
   0BAE 90 E6 1E           4007 	mov	dptr,#(_CONTROL_CONFIG6 + 0x0002)
   0BB1 F0                 4008 	movx	@dptr,a
                           4009 ;	../../shared/src/cal_top.c:782: loadspeedtbl_pll(lc_pll_rate);
   0BB2 A2*00              4010 	mov	c,b0
   0BB4 E4                 4011 	clr	a
   0BB5 33                 4012 	rlc	a
   0BB6 F5 82              4013 	mov	dpl,a
   0BB8 C0*00              4014 	push	bits
   0BBA 12s00r00           4015 	lcall	_loadspeedtbl_pll
   0BBD D0*00              4016 	pop	bits
                           4017 ;	../../shared/src/cal_top.c:784: reg_RESET_ANA = 0;
   0BBF 90 A3 19           4018 	mov	dptr,#(_PM_CMN_REG1 + 0x0001)
   0BC2 E0                 4019 	movx	a,@dptr
   0BC3 54 EF              4020 	anl	a,#0xef
   0BC5 F0                 4021 	movx	@dptr,a
                           4022 ;	../../shared/src/cal_top.c:788: pll_clk_ready_1();
   0BC6 C0*00              4023 	push	bits
   0BC8 78r00              4024 	mov	r0,#_pll_clk_ready_1
   0BCA 79s00              4025 	mov	r1,#(_pll_clk_ready_1 >> 8)
   0BCC 7As00              4026 	mov	r2,#(_pll_clk_ready_1 >> 16)
   0BCE 12s00r00           4027 	lcall	__sdcc_banked_call
   0BD1 D0*00              4028 	pop	bits
   0BD3                    4029 00115$:
                           4030 ;	../../shared/src/cal_top.c:806: reg_MCU_DEBUG0_LANE_7_0 = 0x32;
   0BD3 90 22 B4           4031 	mov	dptr,#_MCU_DEBUG0_LANE
   0BD6 74 32              4032 	mov	a,#0x32
   0BD8 F0                 4033 	movx	@dptr,a
                           4034 ;	../../shared/src/cal_top.c:807: reg_MCU_DEBUG1_LANE_7_0 = gen_tx;
   0BD9 90s00r00           4035 	mov	dptr,#_gen_tx
   0BDC E0                 4036 	movx	a,@dptr
   0BDD 90 22 B5           4037 	mov	dptr,#(_MCU_DEBUG0_LANE + 0x0001)
   0BE0 F0                 4038 	movx	@dptr,a
                           4039 ;	../../shared/src/cal_top.c:808: reg_MCU_DEBUG2_LANE_7_0 = gen_rx;
   0BE1 90s00r00           4040 	mov	dptr,#_gen_rx
   0BE4 E0                 4041 	movx	a,@dptr
   0BE5 90 22 B6           4042 	mov	dptr,#(_MCU_DEBUG0_LANE + 0x0002)
   0BE8 F0                 4043 	movx	@dptr,a
                           4044 ;	../../shared/src/cal_top.c:809: reg_MCU_DEBUG3_LANE_7_0 = gen_pll_rate;
   0BE9 90s00r00           4045 	mov	dptr,#_gen_pll_rate
   0BEC E0                 4046 	movx	a,@dptr
   0BED 90 22 B7           4047 	mov	dptr,#(_MCU_DEBUG0_LANE + 0x0003)
   0BF0 F0                 4048 	movx	@dptr,a
                           4049 ;	../../shared/src/cal_top.c:810: reg_MCU_DEBUG4_LANE_7_0 = max_gen;
   0BF1 90 63 00           4050 	mov	dptr,#_max_gen
   0BF4 E0                 4051 	movx	a,@dptr
   0BF5 90 22 B8           4052 	mov	dptr,#_MCU_DEBUG1_LANE
   0BF8 F0                 4053 	movx	@dptr,a
                           4054 ;	../../shared/src/cal_top.c:811: reg_MCU_DEBUG5_LANE_7_0 = ring_pll_enabled;
   0BF9 A2*00              4055 	mov	c,_ring_pll_enabled
   0BFB E4                 4056 	clr	a
   0BFC 33                 4057 	rlc	a
   0BFD 90 22 B9           4058 	mov	dptr,#(_MCU_DEBUG1_LANE + 0x0001)
   0C00 F0                 4059 	movx	@dptr,a
                           4060 ;	../../shared/src/cal_top.c:812: reg_MCU_DEBUG6_LANE_7_0 = use_ring_pll;
   0C01 A2*00              4061 	mov	c,_use_ring_pll
   0C03 E4                 4062 	clr	a
   0C04 33                 4063 	rlc	a
   0C05 90 22 BA           4064 	mov	dptr,#(_MCU_DEBUG1_LANE + 0x0002)
   0C08 F0                 4065 	movx	@dptr,a
                           4066 ;	../../shared/src/cal_top.c:813: reg_MCU_DEBUG7_LANE_7_0 = tx_pll_rate;
   0C09 A2*00              4067 	mov	c,_tx_pll_rate
   0C0B E4                 4068 	clr	a
   0C0C 33                 4069 	rlc	a
   0C0D 90 22 BB           4070 	mov	dptr,#(_MCU_DEBUG1_LANE + 0x0003)
   0C10 F0                 4071 	movx	@dptr,a
                           4072 ;	../../shared/src/cal_top.c:814: reg_MCU_DEBUG8_LANE_7_0 = ring_lane_sel;
   0C11 90s00r00           4073 	mov	dptr,#_ring_lane_sel
   0C14 E0                 4074 	movx	a,@dptr
   0C15 FA                 4075 	mov	r2,a
   0C16 90 22 BC           4076 	mov	dptr,#_MCU_DEBUG2_LANE
   0C19 F0                 4077 	movx	@dptr,a
                           4078 ;	../../shared/src/cal_top.c:816: reg_RING_PLL_DISABLE = !ring_pll_enabled;
   0C1A A2*00              4079 	mov	c,_ring_pll_enabled
   0C1C B3                 4080 	cpl	c
   0C1D 92*00              4081 	mov  b0,c
   0C1F E4                 4082 	clr	a
   0C20 33                 4083 	rlc	a
   0C21 FB                 4084 	mov	r3,a
   0C22 90 A3 24           4085 	mov	dptr,#_INPUT_CMN_PIN_REG2
   0C25 13                 4086 	rrc	a
   0C26 E0                 4087 	movx	a,@dptr
   0C27 92 E0              4088 	mov	acc.0,c
   0C29 F0                 4089 	movx	@dptr,a
                           4090 ;	../../shared/src/cal_top.c:817: if( ring_lane_sel )
   0C2A EA                 4091 	mov	a,r2
   0C2B 70 03              4092 	jnz	00146$
   0C2D 02s0CrB3           4093 	ljmp	00121$
   0C30                    4094 00146$:
                           4095 ;	../../shared/src/cal_top.c:819: if( phy_mode==SERDES ) { ring_pll_rate = 0; }
   0C30 90 A3 16           4096 	mov	dptr,#(_SYSTEM + 0x0002)
   0C33 E0                 4097 	movx	a,@dptr
   0C34 54 07              4098 	anl	a,#0x07
   0C36 FA                 4099 	mov	r2,a
   0C37 BA 04 02           4100 	cjne	r2,#0x04,00117$
   0C3A C2*00              4101 	clr	b1
   0C3C                    4102 00117$:
                           4103 ;	../../shared/src/cal_top.c:821: if(ring_pll_enabled) {
   0C3C 30*00 74           4104 	jnb	_ring_pll_enabled,00121$
                           4105 ;	../../shared/src/cal_top.c:822: pll_clk_ready_ring_0();
   0C3F C0*00              4106 	push	bits
   0C41 78r00              4107 	mov	r0,#_pll_clk_ready_ring_0
   0C43 79s00              4108 	mov	r1,#(_pll_clk_ready_ring_0 >> 8)
   0C45 7As00              4109 	mov	r2,#(_pll_clk_ready_ring_0 >> 16)
   0C47 12s00r00           4110 	lcall	__sdcc_banked_call
   0C4A D0*00              4111 	pop	bits
                           4112 ;	../../shared/src/cal_top.c:823: loadspeedtbl_ringpll(ring_pll_rate);
   0C4C A2*00              4113 	mov	c,b1
   0C4E E4                 4114 	clr	a
   0C4F 33                 4115 	rlc	a
   0C50 F5 82              4116 	mov	dpl,a
   0C52 12s00r00           4117 	lcall	_loadspeedtbl_ringpll
                           4118 ;	../../shared/src/cal_top.c:838: reg_PLL_SPEED_RING_4_0 = 0x10;
   0C55 90 83 00           4119 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_192
   0C58 E0                 4120 	movx	a,@dptr
   0C59 54 07              4121 	anl	a,#0x07
   0C5B 44 80              4122 	orl	a,#0x80
   0C5D F0                 4123 	movx	@dptr,a
                           4124 ;	../../shared/src/cal_top.c:839: reg_PLL_SLLP_DAC_COARSE_RING_3_0 = 0x8;
   0C5E 90 83 04           4125 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_193
   0C61 E0                 4126 	movx	a,@dptr
   0C62 54 F0              4127 	anl	a,#0xf0
   0C64 44 08              4128 	orl	a,#0x08
   0C66 F0                 4129 	movx	@dptr,a
                           4130 ;	../../shared/src/cal_top.c:840: reg_PLL_SLLP_DAC_FINE_RING_10_8 = 0x3;
   0C67 90 83 08           4131 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_194
   0C6A E0                 4132 	movx	a,@dptr
   0C6B 54 1F              4133 	anl	a,#0x1f
   0C6D 44 60              4134 	orl	a,#0x60
   0C6F F0                 4135 	movx	@dptr,a
                           4136 ;	../../shared/src/cal_top.c:841: reg_PLL_SLLP_DAC_FINE_RING_7_0 = 0x84;
   0C70 90 83 0C           4137 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_195
   0C73 74 84              4138 	mov	a,#0x84
   0C75 F0                 4139 	movx	@dptr,a
                           4140 ;	../../shared/src/cal_top.c:842: reg_PLL_SLLP_DAC_RANGE_SHIFT_RING_1_0 = 0;
   0C76 90 83 04           4141 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_193
   0C79 E0                 4142 	movx	a,@dptr
   0C7A 54 CF              4143 	anl	a,#0xcf
   0C7C F0                 4144 	movx	@dptr,a
                           4145 ;	../../shared/src/cal_top.c:844: reg_ANA_PU_PLL_RING = 1;
   0C7D 90 A3 24           4146 	mov	dptr,#_INPUT_CMN_PIN_REG2
   0C80 E0                 4147 	movx	a,@dptr
   0C81 44 20              4148 	orl	a,#0x20
   0C83 F0                 4149 	movx	@dptr,a
                           4150 ;	../../shared/src/cal_top.c:845: delay01(5);
   0C84 90 00 05           4151 	mov	dptr,#0x0005
   0C87 78r00              4152 	mov	r0,#_delay01
   0C89 79s00              4153 	mov	r1,#(_delay01 >> 8)
   0C8B 7As00              4154 	mov	r2,#(_delay01 >> 16)
   0C8D 12s00r00           4155 	lcall	__sdcc_banked_call
                           4156 ;	../../shared/src/cal_top.c:846: reg_ANA_PU_PLL_DLY_RING = 1;
   0C90 90 A3 4D           4157 	mov	dptr,#(_PM_CMN_REG2 + 0x0001)
   0C93 E0                 4158 	movx	a,@dptr
   0C94 44 04              4159 	orl	a,#0x04
   0C96 F0                 4160 	movx	@dptr,a
                           4161 ;	../../shared/src/cal_top.c:847: delay01(5);
   0C97 90 00 05           4162 	mov	dptr,#0x0005
   0C9A 78r00              4163 	mov	r0,#_delay01
   0C9C 79s00              4164 	mov	r1,#(_delay01 >> 8)
   0C9E 7As00              4165 	mov	r2,#(_delay01 >> 16)
   0CA0 12s00r00           4166 	lcall	__sdcc_banked_call
                           4167 ;	../../shared/src/cal_top.c:848: reg_RESET_ANA_RING = 0;
   0CA3 90 A3 33           4168 	mov	dptr,#(_PLLCAL_REG1 + 0x0003)
   0CA6 E0                 4169 	movx	a,@dptr
   0CA7 54 F7              4170 	anl	a,#0xf7
   0CA9 F0                 4171 	movx	@dptr,a
                           4172 ;	../../shared/src/cal_top.c:853: pll_clk_ready_ring_1();
   0CAA 78r00              4173 	mov	r0,#_pll_clk_ready_ring_1
   0CAC 79s00              4174 	mov	r1,#(_pll_clk_ready_ring_1 >> 8)
   0CAE 7As00              4175 	mov	r2,#(_pll_clk_ready_ring_1 >> 16)
   0CB0 12s00r00           4176 	lcall	__sdcc_banked_call
   0CB3                    4177 00121$:
                           4178 ;	../../shared/src/cal_top.c:858: if(serdes_ring_lane_en==0)
   0CB3 90s00r00           4179 	mov	dptr,#_serdes_ring_lane_en
   0CB6 E0                 4180 	movx	a,@dptr
   0CB7 FA                 4181 	mov	r2,a
   0CB8 70 09              4182 	jnz	00124$
                           4183 ;	../../shared/src/cal_top.c:859: check_pll_clk_ready();
   0CBA 78r00              4184 	mov	r0,#_check_pll_clk_ready
   0CBC 79s00              4185 	mov	r1,#(_check_pll_clk_ready >> 8)
   0CBE 7As00              4186 	mov	r2,#(_check_pll_clk_ready >> 16)
   0CC0 12s00r00           4187 	lcall	__sdcc_banked_call
   0CC3                    4188 00124$:
   0CC3 85*00 81           4189 	mov	sp,_bp
   0CC6 D0*00              4190 	pop	_bp
   0CC8 02s00r00           4191 	ljmp	__sdcc_banked_ret
                           4192 ;------------------------------------------------------------
                           4193 ;Allocation info for local variables in function 'clear_normal_mode_cal_en'
                           4194 ;------------------------------------------------------------
                           4195 ;------------------------------------------------------------
                           4196 ;	../../shared/src/cal_top.c:883: void clear_normal_mode_cal_en(void) BANKING_CTRL {
                           4197 ;	-----------------------------------------
                           4198 ;	 function clear_normal_mode_cal_en
                           4199 ;	-----------------------------------------
   0CCB                    4200 _clear_normal_mode_cal_en:
                           4201 ;	../../shared/src/cal_top.c:894: TRX_TRAIN_IF_INTERRUPT_CLEAR_LANE.VAL = 0x00040303;
   0CCB 90 26 64           4202 	mov	dptr,#_TRX_TRAIN_IF_INTERRUPT_CLEAR_LANE
   0CCE 74 03              4203 	mov	a,#0x03
   0CD0 F0                 4204 	movx	@dptr,a
   0CD1 A3                 4205 	inc	dptr
   0CD2 F0                 4206 	movx	@dptr,a
   0CD3 A3                 4207 	inc	dptr
   0CD4 74 04              4208 	mov	a,#0x04
   0CD6 F0                 4209 	movx	@dptr,a
   0CD7 A3                 4210 	inc	dptr
                           4211 ;	../../shared/src/cal_top.c:895: TRX_TRAIN_IF_INTERRUPT_CLEAR_LANE.VAL = 0;
   0CD8 E4                 4212 	clr	a
   0CD9 F0                 4213 	movx	@dptr,a
   0CDA 90 26 64           4214 	mov	dptr,#_TRX_TRAIN_IF_INTERRUPT_CLEAR_LANE
   0CDD F0                 4215 	movx	@dptr,a
   0CDE A3                 4216 	inc	dptr
   0CDF F0                 4217 	movx	@dptr,a
   0CE0 A3                 4218 	inc	dptr
   0CE1 F0                 4219 	movx	@dptr,a
   0CE2 A3                 4220 	inc	dptr
   0CE3 F0                 4221 	movx	@dptr,a
                           4222 ;	../../shared/src/cal_top.c:896: RX_LANE_INTERRUPT_REG1.BT.B3 = 0x60;
                           4223 ;	../../shared/src/cal_top.c:897: RX_LANE_INTERRUPT_REG1.BT.B3 = 0;
   0CE4 90 21 5B           4224 	mov	dptr,#(_RX_LANE_INTERRUPT_REG1 + 0x0003)
   0CE7 74 60              4225 	mov	a,#0x60
   0CE9 F0                 4226 	movx	@dptr,a
   0CEA E4                 4227 	clr	a
   0CEB F0                 4228 	movx	@dptr,a
                           4229 ;	../../shared/src/cal_top.c:899: if(reg_PIN_PLL_READY_RX_LANE==0 || reg_PIN_PLL_READY_TX_LANE==0) {
   0CEC 90 21 02           4230 	mov	dptr,#(_PM_CTRL_RX_LANE_REG1_LANE + 0x0002)
   0CEF E0                 4231 	movx	a,@dptr
   0CF0 30 E6 07           4232 	jnb	acc.6,00101$
   0CF3 90 20 02           4233 	mov	dptr,#(_PM_CTRL_TX_LANE_REG1_LANE + 0x0002)
   0CF6 E0                 4234 	movx	a,@dptr
   0CF7 20 E2 26           4235 	jb	acc.2,00102$
   0CFA                    4236 00101$:
                           4237 ;	../../shared/src/cal_top.c:908: TX_TRAIN_CTRL_LANE.VAL &= 0xa01f0002;
   0CFA 90 26 78           4238 	mov	dptr,#_TX_TRAIN_CTRL_LANE
   0CFD E0                 4239 	movx	a,@dptr
   0CFE FA                 4240 	mov	r2,a
   0CFF A3                 4241 	inc	dptr
   0D00 E0                 4242 	movx	a,@dptr
   0D01 A3                 4243 	inc	dptr
   0D02 E0                 4244 	movx	a,@dptr
   0D03 FC                 4245 	mov	r4,a
   0D04 A3                 4246 	inc	dptr
   0D05 E0                 4247 	movx	a,@dptr
   0D06 FD                 4248 	mov	r5,a
   0D07 53 02 02           4249 	anl	ar2,#0x02
   0D0A 7B 00              4250 	mov	r3,#0x00
   0D0C 53 04 1F           4251 	anl	ar4,#0x1F
   0D0F 53 05 A0           4252 	anl	ar5,#0xA0
   0D12 90 26 78           4253 	mov	dptr,#_TX_TRAIN_CTRL_LANE
   0D15 EA                 4254 	mov	a,r2
   0D16 F0                 4255 	movx	@dptr,a
   0D17 A3                 4256 	inc	dptr
   0D18 EB                 4257 	mov	a,r3
   0D19 F0                 4258 	movx	@dptr,a
   0D1A A3                 4259 	inc	dptr
   0D1B EC                 4260 	mov	a,r4
   0D1C F0                 4261 	movx	@dptr,a
   0D1D A3                 4262 	inc	dptr
   0D1E ED                 4263 	mov	a,r5
   0D1F F0                 4264 	movx	@dptr,a
   0D20                    4265 00102$:
                           4266 ;	../../shared/src/cal_top.c:927: if( reg_INT_POWER_STATE_VALID_RISE_ISR_LANE ) { //Need P0 to P2 time reduce for Lane Disable
   0D20 90 20 1B           4267 	mov	dptr,#(_PM_CTRL_INTERRUPT_REG1_LANE + 0x0003)
   0D23 E0                 4268 	movx	a,@dptr
   0D24 30 E4 40           4269 	jnb	acc.4,00111$
                           4270 ;	../../shared/src/cal_top.c:928: if( reg_PIN_PU_PLL_RD_LANE==0 || reg_PIN_PU_TX_RD_LANE==0 ) {
   0D27 90 20 07           4271 	mov	dptr,#(_PM_CTRL_TX_LANE_REG2_LANE + 0x0003)
   0D2A E0                 4272 	movx	a,@dptr
   0D2B 30 E5 07           4273 	jnb	acc.5,00106$
   0D2E 90 20 07           4274 	mov	dptr,#(_PM_CTRL_TX_LANE_REG2_LANE + 0x0003)
   0D31 E0                 4275 	movx	a,@dptr
   0D32 20 E4 16           4276 	jb	acc.4,00107$
   0D35                    4277 00106$:
                           4278 ;	../../shared/src/cal_top.c:929: reg_PIN_PLL_READY_TX_LANE = 0;
   0D35 90 20 02           4279 	mov	dptr,#(_PM_CTRL_TX_LANE_REG1_LANE + 0x0002)
   0D38 E0                 4280 	movx	a,@dptr
   0D39 54 FB              4281 	anl	a,#0xfb
   0D3B F0                 4282 	movx	@dptr,a
                           4283 ;	../../shared/src/cal_top.c:930: reg_PIN_PLL_READY_RX_LANE = 0;
   0D3C 90 21 02           4284 	mov	dptr,#(_PM_CTRL_RX_LANE_REG1_LANE + 0x0002)
   0D3F E0                 4285 	movx	a,@dptr
   0D40 54 BF              4286 	anl	a,#0xbf
   0D42 F0                 4287 	movx	@dptr,a
                           4288 ;	../../shared/src/cal_top.c:931: PHY_STATUS = ST_P2;
   0D43 90 22 30           4289 	mov	dptr,#_MCU_STATUS0_LANE
   0D46 74 21              4290 	mov	a,#0x21
   0D48 F0                 4291 	movx	@dptr,a
   0D49 80 14              4292 	sjmp	00108$
   0D4B                    4293 00107$:
                           4294 ;	../../shared/src/cal_top.c:933: else if( reg_PIN_PU_RX_RD_LANE==0 ) {
   0D4B 90 21 02           4295 	mov	dptr,#(_PM_CTRL_RX_LANE_REG1_LANE + 0x0002)
   0D4E E0                 4296 	movx	a,@dptr
   0D4F 20 E2 0D           4297 	jb	acc.2,00108$
                           4298 ;	../../shared/src/cal_top.c:934: reg_PIN_PLL_READY_RX_LANE = 0;
   0D52 90 21 02           4299 	mov	dptr,#(_PM_CTRL_RX_LANE_REG1_LANE + 0x0002)
   0D55 E0                 4300 	movx	a,@dptr
   0D56 54 BF              4301 	anl	a,#0xbf
   0D58 F0                 4302 	movx	@dptr,a
                           4303 ;	../../shared/src/cal_top.c:935: PHY_STATUS = ST_P1;
   0D59 90 22 30           4304 	mov	dptr,#_MCU_STATUS0_LANE
   0D5C 74 22              4305 	mov	a,#0x22
   0D5E F0                 4306 	movx	@dptr,a
   0D5F                    4307 00108$:
                           4308 ;	../../shared/src/cal_top.c:937: PM_CTRL_INTERRUPT_ISR_REG1_LANE.BT.B3 = 0x13; // reg_INT_REFCLK_DIS_CHG_ISR_LANE, reg_INT_POWER_STATE_VALID_RISE_ISR_LANE, reg_INT_PU_PLL_OR_CHG_ISR_LANE
                           4309 ;	../../shared/src/cal_top.c:938: PM_CTRL_INTERRUPT_ISR_REG1_LANE.BT.B3 = 0;
   0D5F 90 20 53           4310 	mov	dptr,#(_PM_CTRL_INTERRUPT_ISR_REG1_LANE + 0x0003)
   0D62 74 13              4311 	mov	a,#0x13
   0D64 F0                 4312 	movx	@dptr,a
   0D65 E4                 4313 	clr	a
   0D66 F0                 4314 	movx	@dptr,a
   0D67                    4315 00111$:
                           4316 ;	../../shared/src/cal_top.c:941: if(reg_DPHY_ANA_LANE_DISABLE_ISR_LANE) {
   0D67 90 20 1A           4317 	mov	dptr,#(_PM_CTRL_INTERRUPT_REG1_LANE + 0x0002)
   0D6A E0                 4318 	movx	a,@dptr
   0D6B 30 E1 4F           4319 	jnb	acc.1,00119$
                           4320 ;	../../shared/src/cal_top.c:942: switch(mcuid) {
   0D6E 90 22 00           4321 	mov	dptr,#_MCU_CONTROL_LANE
   0D71 E0                 4322 	movx	a,@dptr
   0D72 FA                 4323 	mov	r2,a
   0D73 60 05              4324 	jz	00112$
                           4325 ;	../../shared/src/cal_top.c:943: case MCU_LANE0:
   0D75 BA 01 1C           4326 	cjne	r2,#0x01,00114$
   0D78 80 0E              4327 	sjmp	00113$
   0D7A                    4328 00112$:
                           4329 ;	../../shared/src/cal_top.c:944: cmx_LANE_DIS_LANE0_7_0 = reg_LANE_DISABLE_RD_LANE;
   0D7A 90 20 34           4330 	mov	dptr,#_TX_SYSTEM_LANE
   0D7D E0                 4331 	movx	a,@dptr
   0D7E 54 01              4332 	anl	a,#0x01
   0D80 FA                 4333 	mov	r2,a
   0D81 90 E6 51           4334 	mov	dptr,#(_MCU_CONFIG + 0x0001)
   0D84 EA                 4335 	mov	a,r2
   0D85 F0                 4336 	movx	@dptr,a
                           4337 ;	../../shared/src/cal_top.c:945: break;
                           4338 ;	../../shared/src/cal_top.c:946: case MCU_LANE1:
   0D86 80 0C              4339 	sjmp	00114$
   0D88                    4340 00113$:
                           4341 ;	../../shared/src/cal_top.c:947: cmx_LANE_DIS_LANE1_7_0 = reg_LANE_DISABLE_RD_LANE;
   0D88 90 20 34           4342 	mov	dptr,#_TX_SYSTEM_LANE
   0D8B E0                 4343 	movx	a,@dptr
   0D8C 54 01              4344 	anl	a,#0x01
   0D8E FA                 4345 	mov	r2,a
   0D8F 90 E6 52           4346 	mov	dptr,#(_MCU_CONFIG + 0x0002)
   0D92 EA                 4347 	mov	a,r2
   0D93 F0                 4348 	movx	@dptr,a
                           4349 ;	../../shared/src/cal_top.c:957: }
   0D94                    4350 00114$:
                           4351 ;	../../shared/src/cal_top.c:959: PM_CTRL_INTERRUPT_ISR_REG1_LANE.BT.B2 = 0x02; //reg_DPHY_ANA_LANE_DISABLE_ISR_CLEAR_LANE
                           4352 ;	../../shared/src/cal_top.c:960: PM_CTRL_INTERRUPT_ISR_REG1_LANE.BT.B2 = 0;
   0D94 90 20 52           4353 	mov	dptr,#(_PM_CTRL_INTERRUPT_ISR_REG1_LANE + 0x0002)
   0D97 74 02              4354 	mov	a,#0x02
   0D99 F0                 4355 	movx	@dptr,a
   0D9A E4                 4356 	clr	a
   0D9B F0                 4357 	movx	@dptr,a
                           4358 ;	../../shared/src/cal_top.c:962: if ( cmx_LANE_DIS_LANE0_7_0 && cmx_LANE_DIS_LANE1_7_0
   0D9C 90 E6 51           4359 	mov	dptr,#(_MCU_CONFIG + 0x0001)
   0D9F E0                 4360 	movx	a,@dptr
   0DA0 60 1B              4361 	jz	00119$
   0DA2 90 E6 52           4362 	mov	dptr,#(_MCU_CONFIG + 0x0002)
   0DA5 E0                 4363 	movx	a,@dptr
   0DA6 60 15              4364 	jz	00119$
                           4365 ;	../../shared/src/cal_top.c:967: reg_LANE_ALIGN_READY_OUT = 1; //control sequence to de-glitch
   0DA8 90 A0 2F           4366 	mov	dptr,#(_SRIS_REG0 + 0x0003)
   0DAB E0                 4367 	movx	a,@dptr
   0DAC 44 10              4368 	orl	a,#0x10
   0DAE F0                 4369 	movx	@dptr,a
                           4370 ;	../../shared/src/cal_top.c:968: reg_LANE_ALIGN_READY_OUT_FORCE = 1;
   0DAF 90 A0 2F           4371 	mov	dptr,#(_SRIS_REG0 + 0x0003)
   0DB2 E0                 4372 	movx	a,@dptr
   0DB3 44 20              4373 	orl	a,#0x20
   0DB5 F0                 4374 	movx	@dptr,a
                           4375 ;	../../shared/src/cal_top.c:969: reg_TXCLK_SYNC_START_OUT = 1;
   0DB6 90 A3 27           4376 	mov	dptr,#(_INPUT_CMN_PIN_REG2 + 0x0003)
   0DB9 E0                 4377 	movx	a,@dptr
   0DBA 44 08              4378 	orl	a,#0x08
   0DBC F0                 4379 	movx	@dptr,a
   0DBD                    4380 00119$:
                           4381 ;	../../shared/src/cal_top.c:1016: if(PHY_MCU_REMOTE_REQ_LANE) {
   0DBD 90 22 E4           4382 	mov	dptr,#_MCU_COMMAND0
   0DC0 E0                 4383 	movx	a,@dptr
   0DC1 30 E0 0D           4384 	jnb	acc.0,00121$
                           4385 ;	../../shared/src/cal_top.c:1017: lnx_PHY_LOCAL_STATUS_LANE_7_0 = 0x2; //NOT_VAILD
   0DC4 90 60 2E           4386 	mov	dptr,#(_TRX_TRAIN_IF_TIMERS2_LANE + 0x0002)
   0DC7 74 02              4387 	mov	a,#0x02
   0DC9 F0                 4388 	movx	@dptr,a
                           4389 ;	../../shared/src/cal_top.c:1018: lnx_PHY_MCU_LOCAL_ACK_LANE = 1;
   0DCA 90 60 33           4390 	mov	dptr,#(_TRX_TRAIN_IF_TIMERS_ENABLE_LANE + 0x0003)
   0DCD E0                 4391 	movx	a,@dptr
   0DCE 44 01              4392 	orl	a,#0x01
   0DD0 F0                 4393 	movx	@dptr,a
   0DD1                    4394 00121$:
                           4395 ;	../../shared/src/cal_top.c:1032: if( cont_cal_on==0) return;
   0DD1 20*00 03           4396 	jb	_cont_cal_on,00123$
   0DD4 02s0Er6E           4397 	ljmp	00126$
   0DD7                    4398 00123$:
                           4399 ;	../../shared/src/cal_top.c:1033: cont_cal_on = 0;
   0DD7 C2*00              4400 	clr	_cont_cal_on
                           4401 ;	../../shared/src/cal_top.c:1036: if(mcuid== master_mcu) 
   0DD9 90 22 00           4402 	mov	dptr,#_MCU_CONTROL_LANE
   0DDC E0                 4403 	movx	a,@dptr
   0DDD FA                 4404 	mov	r2,a
   0DDE 90 E6 50           4405 	mov	dptr,#_MCU_CONFIG
   0DE1 E0                 4406 	movx	a,@dptr
   0DE2 FB                 4407 	mov	r3,a
   0DE3 EA                 4408 	mov	a,r2
   0DE4 B5 03 09           4409 	cjne	a,ar3,00125$
                           4410 ;	../../shared/src/cal_top.c:1037: pll_temp_jump_idle();
   0DE7 78r00              4411 	mov	r0,#_pll_temp_jump_idle
   0DE9 79s00              4412 	mov	r1,#(_pll_temp_jump_idle >> 8)
   0DEB 7As00              4413 	mov	r2,#(_pll_temp_jump_idle >> 16)
   0DED 12s00r00           4414 	lcall	__sdcc_banked_call
   0DF0                    4415 00125$:
                           4416 ;	../../shared/src/cal_top.c:1038: reg_ALIGN90_SYN_CLK_LANE = 0;
   0DF0 90 00 34           4417 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_13
   0DF3 E0                 4418 	movx	a,@dptr
   0DF4 54 FE              4419 	anl	a,#0xfe
   0DF6 F0                 4420 	movx	@dptr,a
                           4421 ;	../../shared/src/cal_top.c:1039: reg_RXDCC_DAC_SYNC_CLK_LANE = 0;
   0DF7 90 00 44           4422 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_17
   0DFA E0                 4423 	movx	a,@dptr
   0DFB 54 EF              4424 	anl	a,#0xef
   0DFD F0                 4425 	movx	@dptr,a
                           4426 ;	../../shared/src/cal_top.c:1040: reg_TRXDCC_CAL_CLK100KHZ_LANE = 0;
   0DFE 90 02 20           4427 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_136
   0E01 E0                 4428 	movx	a,@dptr
   0E02 54 FE              4429 	anl	a,#0xfe
   0E04 F0                 4430 	movx	@dptr,a
                           4431 ;	../../shared/src/cal_top.c:1041: reg_RXDCC_EN_DLLCLK_LANE = 0;
   0E05 90 02 18           4432 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_134
   0E08 E0                 4433 	movx	a,@dptr
   0E09 54 FE              4434 	anl	a,#0xfe
   0E0B F0                 4435 	movx	@dptr,a
                           4436 ;	../../shared/src/cal_top.c:1042: reg_RXDCC_EN_DATACLK_LANE = 0;
   0E0C 90 02 1C           4437 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_135
   0E0F E0                 4438 	movx	a,@dptr
   0E10 54 FE              4439 	anl	a,#0xfe
   0E12 F0                 4440 	movx	@dptr,a
                           4441 ;	../../shared/src/cal_top.c:1043: reg_RXDCC_EN_EOMCLK_LANE = 0;
   0E13 90 00 3C           4442 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_15
   0E16 E0                 4443 	movx	a,@dptr
   0E17 54 FD              4444 	anl	a,#0xfd
   0E19 F0                 4445 	movx	@dptr,a
                           4446 ;	../../shared/src/cal_top.c:1044: reg_RXDCC_HG_DLLCLK_LANE = 0;
   0E1A 90 02 1C           4447 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_135
   0E1D E0                 4448 	movx	a,@dptr
   0E1E 54 FD              4449 	anl	a,#0xfd
   0E20 F0                 4450 	movx	@dptr,a
                           4451 ;	../../shared/src/cal_top.c:1045: reg_RXDCC_HG_DATACLK_LANE = 0;
   0E21 90 02 20           4452 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_136
   0E24 E0                 4453 	movx	a,@dptr
   0E25 54 FD              4454 	anl	a,#0xfd
   0E27 F0                 4455 	movx	@dptr,a
                           4456 ;	../../shared/src/cal_top.c:1046: reg_RXDCC_HG_EOMCLK_LANE = 0;
   0E28 90 00 40           4457 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_16
   0E2B E0                 4458 	movx	a,@dptr
   0E2C 54 FD              4459 	anl	a,#0xfd
   0E2E F0                 4460 	movx	@dptr,a
                           4461 ;	../../shared/src/cal_top.c:1047: reg_TRX_IMPCAL_CLK = 0;
   0E2F 90 82 2C           4462 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_139
   0E32 E0                 4463 	movx	a,@dptr
   0E33 54 7F              4464 	anl	a,#0x7f
   0E35 F0                 4465 	movx	@dptr,a
                           4466 ;	../../shared/src/cal_top.c:1048: reg_LCPLL_DCC_CLK = 0;
   0E36 90 82 D8           4467 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_182
   0E39 E0                 4468 	movx	a,@dptr
   0E3A 54 FE              4469 	anl	a,#0xfe
   0E3C F0                 4470 	movx	@dptr,a
                           4471 ;	../../shared/src/cal_top.c:1049: reg_RXDCC_CAL_EN_LANE = 0;
   0E3D 90 00 40           4472 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_16
   0E40 E0                 4473 	movx	a,@dptr
   0E41 54 FE              4474 	anl	a,#0xfe
   0E43 F0                 4475 	movx	@dptr,a
                           4476 ;	../../shared/src/cal_top.c:1050: reg_TXDCCCAL_EN_LANE = 0;
   0E44 90 02 4C           4477 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_147
   0E47 E0                 4478 	movx	a,@dptr
   0E48 54 7F              4479 	anl	a,#0x7f
   0E4A F0                 4480 	movx	@dptr,a
                           4481 ;	../../shared/src/cal_top.c:1051: reg_TXDCCCAL_PDIV_EN_LANE = 0;
   0E4B 90 02 5C           4482 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_151
   0E4E E0                 4483 	movx	a,@dptr
   0E4F 54 FD              4484 	anl	a,#0xfd
   0E51 F0                 4485 	movx	@dptr,a
                           4486 ;	../../shared/src/cal_top.c:1052: reg_TX_TDCAL_EN_LANE = 0;
   0E52 90 00 60           4487 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_24
   0E55 E0                 4488 	movx	a,@dptr
   0E56 54 FD              4489 	anl	a,#0xfd
   0E58 F0                 4490 	movx	@dptr,a
                           4491 ;	../../shared/src/cal_top.c:1053: reg_LCPLL_DCC_CAL_EN = 0;
   0E59 90 82 DC           4492 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_183
   0E5C E0                 4493 	movx	a,@dptr
   0E5D 54 7F              4494 	anl	a,#0x7f
   0E5F F0                 4495 	movx	@dptr,a
                           4496 ;	../../shared/src/cal_top.c:1058: reg_PLL_SLLP_DAC_VALID_RING = 0;
   0E60 90 83 04           4497 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_193
   0E63 E0                 4498 	movx	a,@dptr
   0E64 54 BF              4499 	anl	a,#0xbf
   0E66 F0                 4500 	movx	@dptr,a
                           4501 ;	../../shared/src/cal_top.c:1059: reg_PLL_CAL_EN_RING = 0;
   0E67 90 83 10           4502 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_196
   0E6A E0                 4503 	movx	a,@dptr
   0E6B 54 7F              4504 	anl	a,#0x7f
   0E6D F0                 4505 	movx	@dptr,a
   0E6E                    4506 00126$:
   0E6E 02s00r00           4507 	ljmp	__sdcc_banked_ret
                           4508 	.area CSEG    (CODE)
                           4509 	.area CSEG    (CODE)
                           4510 	.area CABS    (ABS,CODE)
