//
// Generated (version 2020.3<build 62942>) at Tue Dec 22 10:58:49 2020
//

module ipsl_hmic_h_ddrc_apb_reset_v1_1
(
    input [31:0] prdata,
    input ddrc_init_start,
    input pclk,
    input pready,
    input presetn,
    output [8:0] N391,
    output [31:0] N394,
    output [6:0] cnt,
    output N287,
    output _N1420,
    output _N1863,
    output ddrc_init_done,
    output penable,
    output psel
);
    wire N0;
    wire N380;
    wire N383;
    wire [6:0] N384;
    wire _N0;
    wire _N150;
    wire _N151;
    wire _N152;
    wire _N153;
    wire _N154;
    wire _N155;
    wire _N725;
    wire _N1680;
    wire _N1688;

    GTP_INV N0_vname (
            .Z (N0),
            .I (presetn));
    // defparam N0_vname.orig_name = N0;

    GTP_ROM128X1 /* N258_1_0 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000010100101010010101001010110111101010110101011001001010100101010100101100100010100))
        N258_1_0 (
            .Z (N391[0]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_1_1 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000011001001100100110010010100101000011011001100010010000110110011000001000000100000))
        N258_1_1 (
            .Z (N391[1]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_1_2 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000011110010000110111100000000001110000011110000100011100110111100001001110001111110))
        N258_1_2 (
            .Z (N391[2]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_1_3 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000011111100000111000000011000110000011100000000111100000111000000001110000110111000))
        N258_1_3 (
            .Z (N391[3]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_1_4 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000011111111111000000000010000111111100000000001000000000000000000001111111111000000))
        N258_1_4 (
            .Z (N391[4]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_1_5 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000011110000000111111100000000000000000000000001111111111000000000001111111000000000))
        N258_1_5 (
            .Z (N391[5]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_1_6 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000011111111111000000000011111000000000000000001111111111111111111110000000000000000))
        N258_1_6 (
            .Z (N391[6]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_1_7 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000100000000000000000000011111111111111111111110000000000000000000000000000000000000))
        N258_1_7 (
            .Z (N391[7]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_1_8 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000111111111111111111111100000000000000000000000000000000000000000000000000000000000))
        N258_1_8 (
            .Z (N391[8]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_0 */ #(
            .INIT(128'b11111111111111111111111111111111111111111111111001110111011110101110101001111011011111110000101101100001010100000000000000000101))
        N258_2_0 (
            .Z (N394[0]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_1 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000011101110010000110011000000101000011111110000001000000001011111100000110000100000))
        N258_2_1 (
            .Z (N394[1]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_2 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000101000010110010001010000000110010011111110000001101000000110011000001100000001100))
        N258_2_2 (
            .Z (N394[2]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_3 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000100000010100011010010000000100000000010010010000000100000000000110000000000000100))
        N258_2_3 (
            .Z (N394[3]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_4 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000001000100100001010000000000101100000000010000001000010000000000000001000001000010))
        N258_2_4 (
            .Z (N394[4]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_5 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000100001100100011010011000000111100000000000000001010011000000000000000000101000100))
        N258_2_5 (
            .Z (N394[5]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_6 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000100001000000001000001000000010000000000000000000000010000000000000000000000000100))
        N258_2_6 (
            .Z (N394[6]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_7 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000000000110000110000000000000000000000000000000000000000000000000000000000000000100))
        N258_2_7 (
            .Z (N394[7]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_8 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000001001010000010010010000000101010101111110000000001000001001000010000000000000000))
        N258_2_8 (
            .Z (N394[8]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_9 */ #(
            .INIT(128'b11111111111111111111111111111111111111111111111000000000000101000010000000000010001111110000000000000001101100010000000000000101))
        N258_2_9 (
            .Z (N394[9]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_10 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000100000000000001010000000000010000101111110000000001000001100001110000000000000000))
        N258_2_10 (
            .Z (N394[10]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_11 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000000000000000000000000000000100010000010010010000000000000000000010000000000000100))
        N258_2_11 (
            .Z (N394[11]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_12 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000000000000000010000010000000100000000000010000000010000000000000010000000000000100))
        N258_2_12 (
            .Z (N394[12]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_13 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000000000100000000000010000000010000000000000000000010000000000010010000000001000100))
        N258_2_13 (
            .Z (N394[13]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_14 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000000000100000010000001000000011000000000000000000000000001000000010000000001000000))
        N258_2_14 (
            .Z (N394[14]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_15 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000001000000))
        N258_2_15 (
            .Z (N394[15]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_16 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000001100000110000110000000000000010001101100000000101000000010001010100010000010000))
        N258_2_16 (
            .Z (N394[16]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_17 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001101100000001100000000011100100000010000000000))
        N258_2_17 (
            .Z (N394[17]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_18 */ #(
            .INIT(128'b11111111111111111111111111111111111111111111111000000000100000000000000000000000001101100000000101100000001001000000110000010001))
        N258_2_18 (
            .Z (N394[18]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_19 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000001100010001100000000010000010100000000000000))
        N258_2_19 (
            .Z (N394[19]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_20 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000010000001000000100000000000000000000001000000001110000000000000000000000101000000))
        N258_2_20 (
            .Z (N394[20]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_21 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000001000000010000010000000000000010000000000000000100000000000000000001000101000000))
        N258_2_21 (
            .Z (N394[21]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_22 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000001000000))
        N258_2_22 (
            .Z (N394[22]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_23 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000110001000000000000000000001000000))
        N258_2_23 (
            .Z (N394[23]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_24 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000000000000100000000000000000010010001101100000000110000000010101000001000000000000))
        N258_2_24 (
            .Z (N394[24]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_25 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000000000000100000000000000000001000101101100000000110000000010000010000000000000000))
        N258_2_25 (
            .Z (N394[25]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_26 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000000000000000000000000000000001000101101100000000010000000001001000001000000000000))
        N258_2_26 (
            .Z (N394[26]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_27 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000000000000000000000000000000011010000001000000000000000000010000010000000000000000))
        N258_2_27 (
            .Z (N394[27]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_28 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000000000000000000000000000000001010000001000000000000000000000000000001000000000000))
        N258_2_28 (
            .Z (N394[28]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_29 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000000000000000000000000000000101010000000000000000000000000000000000000000000000000))
        N258_2_29 (
            .Z (N394[29]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_30 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000100100000000000000000010000000000))
        N258_2_30 (
            .Z (N394[30]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_31 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000010100000000000000000000000000000000))
        N258_2_31 (
            .Z (N394[31]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_LUT5 /* N262_mux4 */ #(
            .INIT(32'b11111111111111100000000000000000))
        N262_mux4 (
            .Z (_N725),
            .I0 (cnt[3]),
            .I1 (cnt[2]),
            .I2 (cnt[0]),
            .I3 (cnt[1]),
            .I4 (cnt[4]));
	// LUT = (I0&I4)|(I1&I4)|(I2&I4)|(I3&I4) ;

    GTP_LUT5CARRY /* N266_1 */ #(
            .INIT(32'b01000100010001000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N266_1 (
            .COUT (_N150),
            .Z (N384[0]),
            .CIN (),
            .I0 (cnt[0]),
            .I1 (N380),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0 & I1) ;
	// CARRY = I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:414

    GTP_LUT5CARRY /* N266_2 */ #(
            .INIT(32'b01001000010010001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N266_2 (
            .COUT (_N151),
            .Z (N384[1]),
            .CIN (_N150),
            .I0 (cnt[0]),
            .I1 (N380),
            .I2 (cnt[1]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & I1 & ~I2) | (~I0 & I1 & I2) ;
	// CARRY = (I0 & I1 & I2) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:414

    GTP_LUT5CARRY /* N266_3 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N266_3 (
            .COUT (_N152),
            .Z (N384[2]),
            .CIN (_N151),
            .I0 (),
            .I1 (cnt[2]),
            .I2 (),
            .I3 (N380),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:414

    GTP_LUT5CARRY /* N266_4 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N266_4 (
            .COUT (_N153),
            .Z (N384[3]),
            .CIN (_N152),
            .I0 (),
            .I1 (cnt[3]),
            .I2 (),
            .I3 (N380),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:414

    GTP_LUT5CARRY /* N266_5 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N266_5 (
            .COUT (_N154),
            .Z (N384[4]),
            .CIN (_N153),
            .I0 (),
            .I1 (cnt[4]),
            .I2 (),
            .I3 (N380),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:414

    GTP_LUT5CARRY /* N266_6 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N266_6 (
            .COUT (_N155),
            .Z (N384[5]),
            .CIN (_N154),
            .I0 (),
            .I1 (cnt[5]),
            .I2 (),
            .I3 (N380),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:414

    GTP_LUT5CARRY /* N266_7 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N266_7 (
            .COUT (),
            .Z (N384[6]),
            .CIN (_N155),
            .I0 (),
            .I1 (cnt[6]),
            .I2 (),
            .I3 (N380),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:414

    GTP_LUT4 /* N287_6 */ #(
            .INIT(16'b0000000000100000))
        N287_6 (
            .Z (_N1863),
            .I0 (cnt[4]),
            .I1 (cnt[3]),
            .I2 (cnt[0]),
            .I3 (cnt[5]));
	// LUT = I0&~I1&I2&~I3 ;

    GTP_LUT4 /* N287_7 */ #(
            .INIT(16'b0000001000000000))
        N287_7 (
            .Z (N287),
            .I0 (cnt[6]),
            .I1 (cnt[2]),
            .I2 (cnt[1]),
            .I3 (_N1863));
	// LUT = I0&~I1&~I2&I3 ;

    GTP_LUT2 /* N375 */ #(
            .INIT(4'b0100))
        N375 (
            .Z (_N0),
            .I0 (ddrc_init_done),
            .I1 (ddrc_init_start));
	// LUT = ~I0&I1 ;

    GTP_LUT4 /* N380_4 */ #(
            .INIT(16'b0000000010000000))
        N380_4 (
            .Z (_N1420),
            .I0 (ddrc_init_start),
            .I1 (presetn),
            .I2 (psel),
            .I3 (N287));
	// LUT = I0&I1&I2&~I3 ;

    GTP_LUT5 /* N380_6 */ #(
            .INIT(32'b00100000001000000010000010100000))
        N380_6 (
            .Z (N380),
            .I0 (pready),
            .I1 (cnt[6]),
            .I2 (ddrc_init_start),
            .I3 (cnt[5]),
            .I4 (_N725));
	// LUT = (I0&~I1&I2)|(I0&I2&~I3&~I4) ;

    GTP_LUT5 /* N383 */ #(
            .INIT(32'b00101111001011110010111110101111))
        N383_vname (
            .Z (N383),
            .I0 (pready),
            .I1 (cnt[6]),
            .I2 (ddrc_init_start),
            .I3 (cnt[5]),
            .I4 (_N725));
    // defparam N383_vname.orig_name = N383;
	// LUT = (~I2)|(I0&~I1)|(I0&~I3&~I4) ;
	// ../../../rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:407

    GTP_DFF_CE /* \cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[0]  (
            .Q (cnt[0]),
            .C (N0),
            .CE (N383),
            .CLK (pclk),
            .D (N384[0]));
	// ../../../rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:407

    GTP_DFF_CE /* \cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[1]  (
            .Q (cnt[1]),
            .C (N0),
            .CE (N383),
            .CLK (pclk),
            .D (N384[1]));
	// ../../../rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:407

    GTP_DFF_CE /* \cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[2]  (
            .Q (cnt[2]),
            .C (N0),
            .CE (N383),
            .CLK (pclk),
            .D (N384[2]));
	// ../../../rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:407

    GTP_DFF_CE /* \cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[3]  (
            .Q (cnt[3]),
            .C (N0),
            .CE (N383),
            .CLK (pclk),
            .D (N384[3]));
	// ../../../rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:407

    GTP_DFF_CE /* \cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[4]  (
            .Q (cnt[4]),
            .C (N0),
            .CE (N383),
            .CLK (pclk),
            .D (N384[4]));
	// ../../../rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:407

    GTP_DFF_CE /* \cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[5]  (
            .Q (cnt[5]),
            .C (N0),
            .CE (N383),
            .CLK (pclk),
            .D (N384[5]));
	// ../../../rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:407

    GTP_DFF_CE /* \cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[6]  (
            .Q (cnt[6]),
            .C (N0),
            .CE (N383),
            .CLK (pclk),
            .D (N384[6]));
	// ../../../rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:407

    GTP_DFF_C /* ddrc_init_done */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        ddrc_init_done_vname (
            .Q (ddrc_init_done),
            .C (N0),
            .CLK (pclk),
            .D (_N1688));
    // defparam ddrc_init_done_vname.orig_name = ddrc_init_done;
	// ../../../rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:423

    GTP_LUT3 /* \ddrc_init_done_ce_mux[0]  */ #(
            .INIT(8'b11001110))
        \ddrc_init_done_ce_mux[0]  (
            .Z (_N1688),
            .I0 (prdata[0]),
            .I1 (ddrc_init_done),
            .I2 (prdata[1]));
	// LUT = (I1)|(I0&~I2) ;

    GTP_DFF_C /* penable */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        penable_vname (
            .Q (penable),
            .C (N0),
            .CLK (pclk),
            .D (_N1680));
    // defparam penable_vname.orig_name = penable;
	// ../../../rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:116

    GTP_LUT4 /* \penable_ce_mux[0]  */ #(
            .INIT(16'b0000000001010100))
        \penable_ce_mux[0]  (
            .Z (_N1680),
            .I0 (ddrc_init_done),
            .I1 (psel),
            .I2 (penable),
            .I3 (pready));
	// LUT = (~I0&I1&~I3)|(~I0&I2&~I3) ;

    GTP_DFF_C /* psel */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        psel_vname (
            .Q (psel),
            .C (N0),
            .CLK (pclk),
            .D (_N0));
    // defparam psel_vname.orig_name = psel;
	// ../../../rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:102


endmodule


module ipsl_hmic_h_ddrc_reset_ctrl_v1_1
(
    input [31:0] ddrc_prdata,
    input ddrc_pready,
    input pclk,
    input resetn,
    output [11:0] ddrc_paddr,
    output [31:0] ddrc_pwdata,
    output N0,
    output ddr_init_done,
    output ddrc_axi_reset0,
    output ddrc_axi_reset2,
    output ddrc_penable,
    output ddrc_preset,
    output ddrc_psel,
    output ddrc_pwrite
);
    wire N3;
    wire N97_inv;
    wire N104;
    wire N110;
    wire [7:0] N111;
    wire [4:0] N122;
    wire [5:0] N131;
    wire _N1420;
    wire _N1690;
    wire _N1863;
    wire ddrc_init_done;
    wire ddrc_init_start;
    wire [7:0] ddrc_rst_cnt;
    wire init_axi_reset0;
    wire init_penable;
    wire init_preset;
    wire init_psel;
    wire presetn;
    wire [7:0] rst_cnt;
    wire \u_ddrc_apb_reset/N287 ;
    wire [8:0] \u_ddrc_apb_reset/N391 ;
    wire [31:0] \u_ddrc_apb_reset/N394 ;
    wire [6:0] \u_ddrc_apb_reset/cnt ;
    wire \u_ddrc_apb_reset_cnt[0]_floating ;
    wire \u_ddrc_apb_reset_cnt[3]_floating ;
    wire \u_ddrc_apb_reset_cnt[4]_floating ;
    wire \u_ddrc_apb_reset_cnt[5]_floating ;

    GTP_INV N0_vname (
            .Z (N0),
            .I (resetn));
    // defparam N0_vname.orig_name = N0;

    GTP_LUT4 /* N3_mux3_4 */ #(
            .INIT(16'b0111111111111111))
        N3_mux3_4 (
            .Z (N3),
            .I0 (rst_cnt[2]),
            .I1 (rst_cnt[3]),
            .I2 (rst_cnt[4]),
            .I3 (rst_cnt[1]));
	// LUT = (~I3)|(~I2)|(~I1)|(~I0) ;

    GTP_LUT2 /* N5_sum1 */ #(
            .INIT(4'b0110))
        N5_sum1 (
            .Z (N122[1]),
            .I0 (rst_cnt[0]),
            .I1 (rst_cnt[1]));
	// LUT = (I0&~I1)|(~I0&I1) ;

    GTP_LUT3 /* N5_sum2 */ #(
            .INIT(8'b01111000))
        N5_sum2 (
            .Z (N122[2]),
            .I0 (rst_cnt[1]),
            .I1 (rst_cnt[0]),
            .I2 (rst_cnt[2]));
	// LUT = (~I1&I2)|(~I0&I2)|(I0&I1&~I2) ;

    GTP_LUT4 /* N5_sum3 */ #(
            .INIT(16'b0111111110000000))
        N5_sum3 (
            .Z (N122[3]),
            .I0 (rst_cnt[2]),
            .I1 (rst_cnt[1]),
            .I2 (rst_cnt[0]),
            .I3 (rst_cnt[3]));
	// LUT = (~I2&I3)|(~I1&I3)|(~I0&I3)|(I0&I1&I2&~I3) ;

    GTP_LUT5 /* N5_sum4 */ #(
            .INIT(32'b01111000111100001111000011110000))
        N5_sum4 (
            .Z (N122[4]),
            .I0 (rst_cnt[2]),
            .I1 (rst_cnt[1]),
            .I2 (rst_cnt[4]),
            .I3 (rst_cnt[0]),
            .I4 (rst_cnt[3]));
	// LUT = (I2&~I4)|(I2&~I3)|(~I1&I2)|(~I0&I2)|(I0&I1&~I2&I3&I4) ;

    GTP_LUT5 /* N24_sum4 */ #(
            .INIT(32'b01111111100000001111111100000000))
        N24_sum4 (
            .Z (N131[4]),
            .I0 (ddrc_rst_cnt[2]),
            .I1 (ddrc_rst_cnt[1]),
            .I2 (ddrc_rst_cnt[0]),
            .I3 (ddrc_rst_cnt[4]),
            .I4 (ddrc_rst_cnt[3]));
	// LUT = (I3&~I4)|(~I2&I3)|(~I1&I3)|(~I0&I3)|(I0&I1&I2&~I3&I4) ;

    GTP_LUT2 /* N45 */ #(
            .INIT(4'b1000))
        N45 (
            .Z (ddrc_axi_reset0),
            .I0 (init_axi_reset0),
            .I1 (ddrc_init_start));
	// LUT = I0&I1 ;

    GTP_LUT2 /* N53 */ #(
            .INIT(4'b1011))
        N53 (
            .Z (ddrc_axi_reset2),
            .I0 (init_axi_reset0),
            .I1 (ddrc_init_start));
	// LUT = (~I1)|(I0) ;

    GTP_LUT2 /* N61 */ #(
            .INIT(4'b1000))
        N61 (
            .Z (ddrc_preset),
            .I0 (init_preset),
            .I1 (ddrc_init_start));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[0]  */ #(
            .INIT(4'b1000))
        \N65[0]  (
            .Z (ddrc_pwdata[0]),
            .I0 (\u_ddrc_apb_reset/N394 [0] ),
            .I1 (_N1420));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[1]  */ #(
            .INIT(4'b1000))
        \N65[1]  (
            .Z (ddrc_pwdata[1]),
            .I0 (\u_ddrc_apb_reset/N394 [1] ),
            .I1 (_N1420));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[2]  */ #(
            .INIT(4'b1000))
        \N65[2]  (
            .Z (ddrc_pwdata[2]),
            .I0 (\u_ddrc_apb_reset/N394 [2] ),
            .I1 (_N1420));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[3]  */ #(
            .INIT(4'b1000))
        \N65[3]  (
            .Z (ddrc_pwdata[3]),
            .I0 (\u_ddrc_apb_reset/N394 [3] ),
            .I1 (_N1420));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[4]  */ #(
            .INIT(4'b1000))
        \N65[4]  (
            .Z (ddrc_pwdata[4]),
            .I0 (\u_ddrc_apb_reset/N394 [4] ),
            .I1 (_N1420));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[5]  */ #(
            .INIT(4'b1000))
        \N65[5]  (
            .Z (ddrc_pwdata[5]),
            .I0 (\u_ddrc_apb_reset/N394 [5] ),
            .I1 (_N1420));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[6]  */ #(
            .INIT(4'b1000))
        \N65[6]  (
            .Z (ddrc_pwdata[6]),
            .I0 (\u_ddrc_apb_reset/N394 [6] ),
            .I1 (_N1420));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[7]  */ #(
            .INIT(4'b1000))
        \N65[7]  (
            .Z (ddrc_pwdata[7]),
            .I0 (\u_ddrc_apb_reset/N394 [7] ),
            .I1 (_N1420));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[8]  */ #(
            .INIT(4'b1000))
        \N65[8]  (
            .Z (ddrc_pwdata[8]),
            .I0 (\u_ddrc_apb_reset/N394 [8] ),
            .I1 (_N1420));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[9]  */ #(
            .INIT(4'b1000))
        \N65[9]  (
            .Z (ddrc_pwdata[9]),
            .I0 (\u_ddrc_apb_reset/N394 [9] ),
            .I1 (_N1420));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[10]  */ #(
            .INIT(4'b1000))
        \N65[10]  (
            .Z (ddrc_pwdata[10]),
            .I0 (\u_ddrc_apb_reset/N394 [10] ),
            .I1 (_N1420));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[11]  */ #(
            .INIT(4'b1000))
        \N65[11]  (
            .Z (ddrc_pwdata[11]),
            .I0 (\u_ddrc_apb_reset/N394 [11] ),
            .I1 (_N1420));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[12]  */ #(
            .INIT(4'b1000))
        \N65[12]  (
            .Z (ddrc_pwdata[12]),
            .I0 (\u_ddrc_apb_reset/N394 [12] ),
            .I1 (_N1420));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[13]  */ #(
            .INIT(4'b1000))
        \N65[13]  (
            .Z (ddrc_pwdata[13]),
            .I0 (\u_ddrc_apb_reset/N394 [13] ),
            .I1 (_N1420));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[14]  */ #(
            .INIT(4'b1000))
        \N65[14]  (
            .Z (ddrc_pwdata[14]),
            .I0 (\u_ddrc_apb_reset/N394 [14] ),
            .I1 (_N1420));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[15]  */ #(
            .INIT(4'b1000))
        \N65[15]  (
            .Z (ddrc_pwdata[15]),
            .I0 (\u_ddrc_apb_reset/N394 [15] ),
            .I1 (_N1420));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[16]  */ #(
            .INIT(4'b1000))
        \N65[16]  (
            .Z (ddrc_pwdata[16]),
            .I0 (\u_ddrc_apb_reset/N394 [16] ),
            .I1 (_N1420));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[17]  */ #(
            .INIT(4'b1000))
        \N65[17]  (
            .Z (ddrc_pwdata[17]),
            .I0 (\u_ddrc_apb_reset/N394 [17] ),
            .I1 (_N1420));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[18]  */ #(
            .INIT(4'b1000))
        \N65[18]  (
            .Z (ddrc_pwdata[18]),
            .I0 (\u_ddrc_apb_reset/N394 [18] ),
            .I1 (_N1420));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[19]  */ #(
            .INIT(4'b1000))
        \N65[19]  (
            .Z (ddrc_pwdata[19]),
            .I0 (\u_ddrc_apb_reset/N394 [19] ),
            .I1 (_N1420));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[20]  */ #(
            .INIT(4'b1000))
        \N65[20]  (
            .Z (ddrc_pwdata[20]),
            .I0 (\u_ddrc_apb_reset/N394 [20] ),
            .I1 (_N1420));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[21]  */ #(
            .INIT(4'b1000))
        \N65[21]  (
            .Z (ddrc_pwdata[21]),
            .I0 (\u_ddrc_apb_reset/N394 [21] ),
            .I1 (_N1420));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[22]  */ #(
            .INIT(4'b1000))
        \N65[22]  (
            .Z (ddrc_pwdata[22]),
            .I0 (\u_ddrc_apb_reset/N394 [22] ),
            .I1 (_N1420));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[23]  */ #(
            .INIT(4'b1000))
        \N65[23]  (
            .Z (ddrc_pwdata[23]),
            .I0 (\u_ddrc_apb_reset/N394 [23] ),
            .I1 (_N1420));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[24]  */ #(
            .INIT(4'b1000))
        \N65[24]  (
            .Z (ddrc_pwdata[24]),
            .I0 (\u_ddrc_apb_reset/N394 [24] ),
            .I1 (_N1420));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[25]  */ #(
            .INIT(4'b1000))
        \N65[25]  (
            .Z (ddrc_pwdata[25]),
            .I0 (\u_ddrc_apb_reset/N394 [25] ),
            .I1 (_N1420));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[26]  */ #(
            .INIT(4'b1000))
        \N65[26]  (
            .Z (ddrc_pwdata[26]),
            .I0 (\u_ddrc_apb_reset/N394 [26] ),
            .I1 (_N1420));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[27]  */ #(
            .INIT(4'b1000))
        \N65[27]  (
            .Z (ddrc_pwdata[27]),
            .I0 (\u_ddrc_apb_reset/N394 [27] ),
            .I1 (_N1420));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[28]  */ #(
            .INIT(4'b1000))
        \N65[28]  (
            .Z (ddrc_pwdata[28]),
            .I0 (\u_ddrc_apb_reset/N394 [28] ),
            .I1 (_N1420));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[29]  */ #(
            .INIT(4'b1000))
        \N65[29]  (
            .Z (ddrc_pwdata[29]),
            .I0 (\u_ddrc_apb_reset/N394 [29] ),
            .I1 (_N1420));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[30]  */ #(
            .INIT(4'b1000))
        \N65[30]  (
            .Z (ddrc_pwdata[30]),
            .I0 (\u_ddrc_apb_reset/N394 [30] ),
            .I1 (_N1420));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[31]  */ #(
            .INIT(4'b1000))
        \N65[31]  (
            .Z (ddrc_pwdata[31]),
            .I0 (\u_ddrc_apb_reset/N394 [31] ),
            .I1 (_N1420));
	// LUT = I0&I1 ;

    GTP_LUT5 /* N69 */ #(
            .INIT(32'b11110000110100001111000011110000))
        N69 (
            .Z (ddrc_pwrite),
            .I0 (\u_ddrc_apb_reset/cnt [6] ),
            .I1 (\u_ddrc_apb_reset/cnt [2] ),
            .I2 (ddrc_init_start),
            .I3 (\u_ddrc_apb_reset/cnt [1] ),
            .I4 (_N1863));
	// LUT = (I2&~I4)|(~I0&I2)|(I1&I2)|(I2&I3) ;

    GTP_LUT2 /* N73 */ #(
            .INIT(4'b1000))
        N73 (
            .Z (ddrc_penable),
            .I0 (init_penable),
            .I1 (ddrc_init_start));
	// LUT = I0&I1 ;

    GTP_LUT2 /* N77 */ #(
            .INIT(4'b1000))
        N77 (
            .Z (ddrc_psel),
            .I0 (init_psel),
            .I1 (ddrc_init_start));
	// LUT = I0&I1 ;

    GTP_LUT5 /* \N81_7[2]  */ #(
            .INIT(32'b11000000110000001000000000000000))
        \N81_7[2]  (
            .Z (ddrc_paddr[2]),
            .I0 (\u_ddrc_apb_reset/N391 [0] ),
            .I1 (ddrc_init_start),
            .I2 (init_psel),
            .I3 (presetn),
            .I4 (\u_ddrc_apb_reset/N287 ));
	// LUT = (I1&I2&I4)|(I0&I1&I2&I3) ;

    GTP_LUT2 /* \N81_7[3]  */ #(
            .INIT(4'b1000))
        \N81_7[3]  (
            .Z (ddrc_paddr[3]),
            .I0 (\u_ddrc_apb_reset/N391 [1] ),
            .I1 (_N1420));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N81_7[4]  */ #(
            .INIT(4'b1000))
        \N81_7[4]  (
            .Z (ddrc_paddr[4]),
            .I0 (\u_ddrc_apb_reset/N391 [2] ),
            .I1 (_N1420));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N81_7[5]  */ #(
            .INIT(4'b1000))
        \N81_7[5]  (
            .Z (ddrc_paddr[5]),
            .I0 (\u_ddrc_apb_reset/N391 [3] ),
            .I1 (_N1420));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N81_7[6]  */ #(
            .INIT(4'b1000))
        \N81_7[6]  (
            .Z (ddrc_paddr[6]),
            .I0 (\u_ddrc_apb_reset/N391 [4] ),
            .I1 (_N1420));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N81_7[7]  */ #(
            .INIT(4'b1000))
        \N81_7[7]  (
            .Z (ddrc_paddr[7]),
            .I0 (\u_ddrc_apb_reset/N391 [5] ),
            .I1 (_N1420));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N81_7[8]  */ #(
            .INIT(4'b1000))
        \N81_7[8]  (
            .Z (ddrc_paddr[8]),
            .I0 (\u_ddrc_apb_reset/N391 [6] ),
            .I1 (_N1420));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N81_7[9]  */ #(
            .INIT(4'b1000))
        \N81_7[9]  (
            .Z (ddrc_paddr[9]),
            .I0 (\u_ddrc_apb_reset/N391 [7] ),
            .I1 (_N1420));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N81_7[10]  */ #(
            .INIT(4'b1000))
        \N81_7[10]  (
            .Z (ddrc_paddr[10]),
            .I0 (\u_ddrc_apb_reset/N391 [8] ),
            .I1 (_N1420));
	// LUT = I0&I1 ;

    GTP_LUT1 /* N88 */ #(
            .INIT(2'b01))
        N88 (
            .Z (N122[0]),
            .I0 (rst_cnt[0]));
	// LUT = ~I0 ;

    GTP_LUT5 /* N97_0_1inv */ #(
            .INIT(32'b11110111111111111111111111111111))
        N97_0_1inv (
            .Z (N97_inv),
            .I0 (ddrc_rst_cnt[2]),
            .I1 (ddrc_rst_cnt[1]),
            .I2 (ddrc_rst_cnt[0]),
            .I3 (ddrc_rst_cnt[4]),
            .I4 (ddrc_rst_cnt[3]));
	// LUT = (~I4)|(~I3)|(~I1)|(~I0)|(I2) ;

    GTP_LUT5 /* N104_5 */ #(
            .INIT(32'b00001000100000000000000000000000))
        N104_5 (
            .Z (N104),
            .I0 (rst_cnt[2]),
            .I1 (rst_cnt[1]),
            .I2 (rst_cnt[4]),
            .I3 (rst_cnt[0]),
            .I4 (rst_cnt[3]));
	// LUT = (I0&I1&I2&~I3&I4)|(I0&I1&~I2&I3&I4) ;

    GTP_LUT5 /* N110_5 */ #(
            .INIT(32'b01111111111111111111111111111111))
        N110_5 (
            .Z (N110),
            .I0 (ddrc_rst_cnt[3]),
            .I1 (ddrc_rst_cnt[2]),
            .I2 (ddrc_rst_cnt[4]),
            .I3 (ddrc_rst_cnt[1]),
            .I4 (\u_ddrc_apb_reset/N287 ));
	// LUT = (~I4)|(~I3)|(~I2)|(~I1)|(~I0) ;

    GTP_LUT5 /* \N111[0]  */ #(
            .INIT(32'b00000000000000100000000000000000))
        \N111[0]  (
            .Z (N111[0]),
            .I0 (\u_ddrc_apb_reset/cnt [6] ),
            .I1 (\u_ddrc_apb_reset/cnt [2] ),
            .I2 (ddrc_rst_cnt[0]),
            .I3 (\u_ddrc_apb_reset/cnt [1] ),
            .I4 (_N1863));
	// LUT = I0&~I1&~I2&~I3&I4 ;

    GTP_LUT3 /* \N111[1]  */ #(
            .INIT(8'b01100000))
        \N111[1]  (
            .Z (N111[1]),
            .I0 (ddrc_rst_cnt[1]),
            .I1 (ddrc_rst_cnt[0]),
            .I2 (\u_ddrc_apb_reset/N287 ));
	// LUT = (I0&~I1&I2)|(~I0&I1&I2) ;

    GTP_LUT4 /* \N111[2]  */ #(
            .INIT(16'b0110101000000000))
        \N111[2]  (
            .Z (N111[2]),
            .I0 (ddrc_rst_cnt[2]),
            .I1 (ddrc_rst_cnt[1]),
            .I2 (ddrc_rst_cnt[0]),
            .I3 (\u_ddrc_apb_reset/N287 ));
	// LUT = (I0&~I2&I3)|(I0&~I1&I3)|(~I0&I1&I2&I3) ;

    GTP_LUT5 /* \N111[3]  */ #(
            .INIT(32'b01101010101010100000000000000000))
        \N111[3]  (
            .Z (N111[3]),
            .I0 (ddrc_rst_cnt[3]),
            .I1 (ddrc_rst_cnt[2]),
            .I2 (ddrc_rst_cnt[0]),
            .I3 (ddrc_rst_cnt[1]),
            .I4 (\u_ddrc_apb_reset/N287 ));
	// LUT = (I0&~I3&I4)|(I0&~I2&I4)|(I0&~I1&I4)|(~I0&I1&I2&I3&I4) ;

    GTP_LUT5 /* \N111[4]  */ #(
            .INIT(32'b00000000000010000000000000000000))
        \N111[4]  (
            .Z (N111[4]),
            .I0 (N131[4]),
            .I1 (\u_ddrc_apb_reset/cnt [6] ),
            .I2 (\u_ddrc_apb_reset/cnt [1] ),
            .I3 (\u_ddrc_apb_reset/cnt [2] ),
            .I4 (_N1863));
	// LUT = I0&I1&~I2&~I3&I4 ;

    GTP_DFF_CE /* ddr_init_done */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        ddr_init_done_vname (
            .Q (ddr_init_done),
            .C (N0),
            .CE (ddrc_init_done),
            .CLK (pclk),
            .D (1'b1));
    // defparam ddr_init_done_vname.orig_name = ddr_init_done;
	// ../../../rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:155

    GTP_DFF_PE /* ddrc_init_start */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        ddrc_init_start_vname (
            .Q (ddrc_init_start),
            .CE (ddrc_init_done),
            .CLK (pclk),
            .D (1'b0),
            .P (N0));
    // defparam ddrc_init_start_vname.orig_name = ddrc_init_start;
	// ../../../rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:155

    GTP_DFF_CE /* \ddrc_rst_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ddrc_rst_cnt[0]  (
            .Q (ddrc_rst_cnt[0]),
            .C (N0),
            .CE (N110),
            .CLK (pclk),
            .D (N111[0]));
	// ../../../rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:127

    GTP_DFF_CE /* \ddrc_rst_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ddrc_rst_cnt[1]  (
            .Q (ddrc_rst_cnt[1]),
            .C (N0),
            .CE (N110),
            .CLK (pclk),
            .D (N111[1]));
	// ../../../rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:127

    GTP_DFF_CE /* \ddrc_rst_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ddrc_rst_cnt[2]  (
            .Q (ddrc_rst_cnt[2]),
            .C (N0),
            .CE (N110),
            .CLK (pclk),
            .D (N111[2]));
	// ../../../rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:127

    GTP_DFF_CE /* \ddrc_rst_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ddrc_rst_cnt[3]  (
            .Q (ddrc_rst_cnt[3]),
            .C (N0),
            .CE (N110),
            .CLK (pclk),
            .D (N111[3]));
	// ../../../rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:127

    GTP_DFF_CE /* \ddrc_rst_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ddrc_rst_cnt[4]  (
            .Q (ddrc_rst_cnt[4]),
            .C (N0),
            .CE (N110),
            .CLK (pclk),
            .D (N111[4]));
	// ../../../rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:127

    GTP_DFF_P /* init_axi_reset0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        init_axi_reset0_vname (
            .Q (init_axi_reset0),
            .CLK (pclk),
            .D (_N1690),
            .P (N0));
    // defparam init_axi_reset0_vname.orig_name = init_axi_reset0;
	// ../../../rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:139

    GTP_LUT2 /* \init_axi_reset0_ce_mux[0]  */ #(
            .INIT(4'b1000))
        \init_axi_reset0_ce_mux[0]  (
            .Z (_N1690),
            .I0 (init_axi_reset0),
            .I1 (N97_inv));
	// LUT = I0&I1 ;

    GTP_DFF_PE /* init_preset */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        init_preset_vname (
            .Q (init_preset),
            .CE (N104),
            .CLK (pclk),
            .D (1'b0),
            .P (N0));
    // defparam init_preset_vname.orig_name = init_preset;
	// ../../../rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:110

    GTP_DFF_CE /* presetn */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        presetn_vname (
            .Q (presetn),
            .C (N0),
            .CE (N104),
            .CLK (pclk),
            .D (N122[0]));
    // defparam presetn_vname.orig_name = presetn;
	// ../../../rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:110

    GTP_DFF_CE /* \rst_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rst_cnt[0]  (
            .Q (rst_cnt[0]),
            .C (N0),
            .CE (N3),
            .CLK (pclk),
            .D (N122[0]));
	// ../../../rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:100

    GTP_DFF_CE /* \rst_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rst_cnt[1]  (
            .Q (rst_cnt[1]),
            .C (N0),
            .CE (N3),
            .CLK (pclk),
            .D (N122[1]));
	// ../../../rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:100

    GTP_DFF_CE /* \rst_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rst_cnt[2]  (
            .Q (rst_cnt[2]),
            .C (N0),
            .CE (N3),
            .CLK (pclk),
            .D (N122[2]));
	// ../../../rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:100

    GTP_DFF_CE /* \rst_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rst_cnt[3]  (
            .Q (rst_cnt[3]),
            .C (N0),
            .CE (N3),
            .CLK (pclk),
            .D (N122[3]));
	// ../../../rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:100

    GTP_DFF_CE /* \rst_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rst_cnt[4]  (
            .Q (rst_cnt[4]),
            .C (N0),
            .CE (N3),
            .CLK (pclk),
            .D (N122[4]));
	// ../../../rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:100

    ipsl_hmic_h_ddrc_apb_reset_v1_1 u_ddrc_apb_reset (
            .N391 ({\u_ddrc_apb_reset/N391 [8] , \u_ddrc_apb_reset/N391 [7] , \u_ddrc_apb_reset/N391 [6] , \u_ddrc_apb_reset/N391 [5] , \u_ddrc_apb_reset/N391 [4] , \u_ddrc_apb_reset/N391 [3] , \u_ddrc_apb_reset/N391 [2] , \u_ddrc_apb_reset/N391 [1] , \u_ddrc_apb_reset/N391 [0] }),
            .N394 ({\u_ddrc_apb_reset/N394 [31] , \u_ddrc_apb_reset/N394 [30] , \u_ddrc_apb_reset/N394 [29] , \u_ddrc_apb_reset/N394 [28] , \u_ddrc_apb_reset/N394 [27] , \u_ddrc_apb_reset/N394 [26] , \u_ddrc_apb_reset/N394 [25] , \u_ddrc_apb_reset/N394 [24] , \u_ddrc_apb_reset/N394 [23] , \u_ddrc_apb_reset/N394 [22] , \u_ddrc_apb_reset/N394 [21] , \u_ddrc_apb_reset/N394 [20] , \u_ddrc_apb_reset/N394 [19] , \u_ddrc_apb_reset/N394 [18] , \u_ddrc_apb_reset/N394 [17] , \u_ddrc_apb_reset/N394 [16] , \u_ddrc_apb_reset/N394 [15] , \u_ddrc_apb_reset/N394 [14] , \u_ddrc_apb_reset/N394 [13] , \u_ddrc_apb_reset/N394 [12] , \u_ddrc_apb_reset/N394 [11] , \u_ddrc_apb_reset/N394 [10] , \u_ddrc_apb_reset/N394 [9] , \u_ddrc_apb_reset/N394 [8] , \u_ddrc_apb_reset/N394 [7] , \u_ddrc_apb_reset/N394 [6] , \u_ddrc_apb_reset/N394 [5] , \u_ddrc_apb_reset/N394 [4] , \u_ddrc_apb_reset/N394 [3] , \u_ddrc_apb_reset/N394 [2] , \u_ddrc_apb_reset/N394 [1] , \u_ddrc_apb_reset/N394 [0] }),
            .cnt ({\u_ddrc_apb_reset/cnt [6] , \u_ddrc_apb_reset_cnt[5]_floating , \u_ddrc_apb_reset_cnt[4]_floating , \u_ddrc_apb_reset_cnt[3]_floating , \u_ddrc_apb_reset/cnt [2] , \u_ddrc_apb_reset/cnt [1] , \u_ddrc_apb_reset_cnt[0]_floating }),
            .prdata ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, ddrc_prdata[1], ddrc_prdata[0]}),
            .N287 (\u_ddrc_apb_reset/N287 ),
            ._N1420 (_N1420),
            ._N1863 (_N1863),
            .ddrc_init_done (ddrc_init_done),
            .penable (init_penable),
            .psel (init_psel),
            .ddrc_init_start (ddrc_init_start),
            .pclk (pclk),
            .pready (ddrc_pready),
            .presetn (presetn));
	// ../../../rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:214


endmodule


module ipsl_hmic_h_ddrc_top_v1_1
(
    input [31:0] araddr_0,
    input [7:0] arid_0,
    input [7:0] arlen_0,
    input [31:0] awaddr_0,
    input [7:0] awid_0,
    input [7:0] awlen_0,
    input [1:0] dfi_phyupd_type,
    input [63:0] dfi_rddata,
    input [3:0] dfi_rddata_valid,
    input [127:0] wdata_0,
    input aclk_0,
    input arvalid_0,
    input awvalid_0,
    input core_clk,
    input dfi_ctrlupd_ack,
    input dfi_init_complete,
    input dfi_lp_ack,
    input dfi_phyupd_req,
    input pclk,
    input resetn,
    input wlast_0,
    input wvalid_0,
    output [11:0] ddrc_paddr,
    output [31:0] ddrc_pwdata,
    output [31:0] dfi_address,
    output [5:0] dfi_bank,
    output [1:0] dfi_cas_n,
    output [1:0] dfi_cke,
    output [1:0] dfi_cs,
    output [4:0] dfi_frequency,
    output [3:0] dfi_lp_wakeup,
    output [1:0] dfi_odt,
    output [1:0] dfi_ras_n,
    output [3:0] dfi_rddata_en,
    output [1:0] dfi_reset_n,
    output [1:0] dfi_we_n,
    output [63:0] dfi_wrdata,
    output [3:0] dfi_wrdata_en,
    output [7:0] dfi_wrdata_mask,
    output [127:0] rdata_0,
    output arready_0,
    output awready_0,
    output ddrc_init_done,
    output ddrc_penable,
    output ddrc_preset,
    output ddrc_pwrite,
    output dfi_ctrlupd_req,
    output dfi_dram_clk_disable,
    output dfi_init_start,
    output dfi_lp_req,
    output dfi_phyupd_ack,
    output rvalid_0,
    output \u_ddrc_reset_ctrl/N0 ,
    output wready_0
);
    wire arready_1;
    wire arready_2;
    wire awready_1;
    wire awready_2;
    wire [7:0] bid_0;
    wire [7:0] bid_1;
    wire [7:0] bid_2;
    wire [1:0] bresp_0;
    wire [1:0] bresp_1;
    wire [1:0] bresp_2;
    wire bvalid_0;
    wire bvalid_1;
    wire bvalid_2;
    wire cactive_0;
    wire cactive_1;
    wire cactive_2;
    wire cactive_ddrc;
    wire csysack_0;
    wire csysack_1;
    wire csysack_2;
    wire csysack_ddrc;
    wire ddrc_axi_reset0;
    wire ddrc_axi_reset2;
    wire ddrc_psel;
    wire [31:0] prdata;
    wire pready;
    wire pslverr;
    wire raq_push_0;
    wire raq_push_1;
    wire raq_push_2;
    wire raq_split_0;
    wire raq_split_1;
    wire raq_split_2;
    wire [63:0] rdata_1;
    wire [63:0] rdata_2;
    wire [7:0] rid_0;
    wire [7:0] rid_1;
    wire [7:0] rid_2;
    wire rlast_0;
    wire rlast_1;
    wire rlast_2;
    wire [1:0] rresp_0;
    wire [1:0] rresp_1;
    wire [1:0] rresp_2;
    wire rvalid_1;
    wire rvalid_2;
    wire waq_push_0;
    wire waq_push_1;
    wire waq_push_2;
    wire waq_split_0;
    wire waq_split_1;
    wire waq_split_2;
    wire wready_1;
    wire wready_2;
    wire \u_ddrc_reset_ctrl_ddrc_paddr[0]_floating ;
    wire \u_ddrc_reset_ctrl_ddrc_paddr[1]_floating ;
    wire \u_ddrc_reset_ctrl_ddrc_paddr[11]_floating ;

    ipsl_hmic_h_ddrc_reset_ctrl_v1_1 u_ddrc_reset_ctrl (
            .ddrc_paddr ({\u_ddrc_reset_ctrl_ddrc_paddr[11]_floating , ddrc_paddr[10], ddrc_paddr[9], ddrc_paddr[8], ddrc_paddr[7], ddrc_paddr[6], ddrc_paddr[5], ddrc_paddr[4], ddrc_paddr[3], ddrc_paddr[2], \u_ddrc_reset_ctrl_ddrc_paddr[1]_floating , \u_ddrc_reset_ctrl_ddrc_paddr[0]_floating }),
            .ddrc_pwdata (ddrc_pwdata),
            .ddrc_prdata ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, prdata[1], prdata[0]}),
            .N0 (\u_ddrc_reset_ctrl/N0 ),
            .ddr_init_done (ddrc_init_done),
            .ddrc_axi_reset0 (ddrc_axi_reset0),
            .ddrc_axi_reset2 (ddrc_axi_reset2),
            .ddrc_penable (ddrc_penable),
            .ddrc_preset (ddrc_preset),
            .ddrc_psel (ddrc_psel),
            .ddrc_pwrite (ddrc_pwrite),
            .ddrc_pready (pready),
            .pclk (pclk),
            .resetn (resetn));
	// ../../../rtl/ipsl_hmic_h_ddrc_top_v1_1.v:323

    GTP_DDRC u_gdp_ddrc (
            .BID_0 (bid_0),
            .BID_1 (bid_1),
            .BID_2 (bid_2),
            .BRESP_0 (bresp_0),
            .BRESP_1 (bresp_1),
            .BRESP_2 (bresp_2),
            .DFI_ADDRESS (dfi_address),
            .DFI_BANK (dfi_bank),
            .DFI_CAS_N (dfi_cas_n),
            .DFI_CKE (dfi_cke),
            .DFI_CS (dfi_cs),
            .DFI_FREQUENCY (dfi_frequency),
            .DFI_LP_WAKEUP (dfi_lp_wakeup),
            .DFI_ODT (dfi_odt),
            .DFI_RAS_N (dfi_ras_n),
            .DFI_RDDATA_EN (dfi_rddata_en),
            .DFI_RESET_N (dfi_reset_n),
            .DFI_WE_N (dfi_we_n),
            .DFI_WRDATA (dfi_wrdata),
            .DFI_WRDATA_EN (dfi_wrdata_en),
            .DFI_WRDATA_MASK (dfi_wrdata_mask),
            .PRDATA (prdata),
            .RDATA_0 (rdata_0),
            .RDATA_1 (rdata_1),
            .RDATA_2 (rdata_2),
            .RID_0 (rid_0),
            .RID_1 (rid_1),
            .RID_2 (rid_2),
            .RRESP_0 (rresp_0),
            .RRESP_1 (rresp_1),
            .RRESP_2 (rresp_2),
            .ARADDR_0 ({1'b0, 1'b0, 1'b0, 1'b0, araddr_0[27], araddr_0[26], araddr_0[25], araddr_0[24], araddr_0[23], araddr_0[22], araddr_0[21], araddr_0[20], araddr_0[19], araddr_0[18], araddr_0[17], araddr_0[16], araddr_0[15], araddr_0[14], araddr_0[13], araddr_0[12], araddr_0[11], araddr_0[10], araddr_0[9], araddr_0[8], 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .ARADDR_1 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .ARADDR_2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .ARBURST_0 ({1'b0, 1'b1}),
            .ARBURST_1 ({1'b0, 1'b0}),
            .ARBURST_2 ({1'b0, 1'b0}),
            .ARID_0 ({1'b0, 1'b0, 1'b0, 1'b0, arid_0[3], arid_0[2], arid_0[1], arid_0[0]}),
            .ARID_1 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .ARID_2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .ARLEN_0 ({1'b0, 1'b0, 1'b0, 1'b0, arlen_0[3], arlen_0[2], arlen_0[1], arlen_0[0]}),
            .ARLEN_1 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .ARLEN_2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .ARQOS_0 ({1'b0, 1'b0, 1'b0, 1'b0}),
            .ARQOS_1 ({1'b0, 1'b0, 1'b0, 1'b0}),
            .ARQOS_2 ({1'b0, 1'b0, 1'b0, 1'b0}),
            .ARSIZE_0 ({1'b1, 1'b0, 1'b0}),
            .ARSIZE_1 ({1'b0, 1'b0, 1'b0}),
            .ARSIZE_2 ({1'b0, 1'b0, 1'b0}),
            .AWADDR_0 ({awaddr_0[31], awaddr_0[30], awaddr_0[29], awaddr_0[28], awaddr_0[27], awaddr_0[26], awaddr_0[25], awaddr_0[24], awaddr_0[23], awaddr_0[22], awaddr_0[21], awaddr_0[20], awaddr_0[19], awaddr_0[18], awaddr_0[17], awaddr_0[16], awaddr_0[15], awaddr_0[14], awaddr_0[13], awaddr_0[12], awaddr_0[11], awaddr_0[10], awaddr_0[9], awaddr_0[8], 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .AWADDR_1 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .AWADDR_2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .AWBURST_0 ({1'b0, 1'b1}),
            .AWBURST_1 ({1'b0, 1'b0}),
            .AWBURST_2 ({1'b0, 1'b0}),
            .AWID_0 (awid_0),
            .AWID_1 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .AWID_2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .AWLEN_0 ({1'b0, 1'b0, 1'b0, 1'b0, awlen_0[3], awlen_0[2], awlen_0[1], awlen_0[0]}),
            .AWLEN_1 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .AWLEN_2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .AWQOS_0 ({1'b0, 1'b0, 1'b0, 1'b0}),
            .AWQOS_1 ({1'b0, 1'b0, 1'b0, 1'b0}),
            .AWQOS_2 ({1'b0, 1'b0, 1'b0, 1'b0}),
            .AWSIZE_0 ({1'b1, 1'b0, 1'b0}),
            .AWSIZE_1 ({1'b0, 1'b0, 1'b0}),
            .AWSIZE_2 ({1'b0, 1'b0, 1'b0}),
            .DFI_PHYUPD_TYPE (dfi_phyupd_type),
            .DFI_RDDATA (dfi_rddata),
            .DFI_RDDATA_VALID (dfi_rddata_valid),
            .PADDR ({1'b0, ddrc_paddr[10], ddrc_paddr[9], ddrc_paddr[8], ddrc_paddr[7], ddrc_paddr[6], ddrc_paddr[5], ddrc_paddr[4], ddrc_paddr[3], ddrc_paddr[2], 1'b0, 1'b0}),
            .PA_RMASK ({1'b0, 1'b0, 1'b0}),
            .PA_WMASK ({1'b0, 1'b0, 1'b0}),
            .PWDATA (ddrc_pwdata),
            .WDATA_0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, wdata_0[119], wdata_0[118], wdata_0[117], wdata_0[116], wdata_0[115], wdata_0[114], wdata_0[113], wdata_0[112], 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, wdata_0[103], wdata_0[102], wdata_0[101], wdata_0[100], wdata_0[99], wdata_0[98], wdata_0[97], wdata_0[96], 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, wdata_0[87], wdata_0[86], wdata_0[85], wdata_0[84], wdata_0[83], wdata_0[82], wdata_0[81], wdata_0[80], 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, wdata_0[71], wdata_0[70], wdata_0[69], wdata_0[68], wdata_0[67], wdata_0[66], wdata_0[65], wdata_0[96], 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, wdata_0[55], wdata_0[54], wdata_0[53], wdata_0[52], wdata_0[51], wdata_0[50], wdata_0[49], wdata_0[48], 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, wdata_0[39], wdata_0[38], wdata_0[37], wdata_0[36], wdata_0[35], wdata_0[34], wdata_0[33], wdata_0[96], 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, wdata_0[23], wdata_0[22], wdata_0[21], wdata_0[20], wdata_0[19], wdata_0[18], wdata_0[17], wdata_0[16], 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, wdata_0[7], wdata_0[6], wdata_0[5], wdata_0[4], wdata_0[3], wdata_0[2], wdata_0[65], wdata_0[96]}),
            .WDATA_1 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .WDATA_2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .WSTRB_0 ({1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1}),
            .WSTRB_1 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .WSTRB_2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .ARREADY_0 (arready_0),
            .ARREADY_1 (arready_1),
            .ARREADY_2 (arready_2),
            .AWREADY_0 (awready_0),
            .AWREADY_1 (awready_1),
            .AWREADY_2 (awready_2),
            .BVALID_0 (bvalid_0),
            .BVALID_1 (bvalid_1),
            .BVALID_2 (bvalid_2),
            .CACTIVE_0 (cactive_0),
            .CACTIVE_1 (cactive_1),
            .CACTIVE_2 (cactive_2),
            .CACTIVE_DDRC (cactive_ddrc),
            .CSYSACK_0 (csysack_0),
            .CSYSACK_1 (csysack_1),
            .CSYSACK_2 (csysack_2),
            .CSYSACK_DDRC (csysack_ddrc),
            .DFI_CTRLUPD_REQ (dfi_ctrlupd_req),
            .DFI_DRAM_CLK_DISABLE (dfi_dram_clk_disable),
            .DFI_INIT_START (dfi_init_start),
            .DFI_LP_REQ (dfi_lp_req),
            .DFI_PHYUPD_ACK (dfi_phyupd_ack),
            .PREADY (pready),
            .PSLVERR (pslverr),
            .RAQ_PUSH_0 (raq_push_0),
            .RAQ_PUSH_1 (raq_push_1),
            .RAQ_PUSH_2 (raq_push_2),
            .RAQ_SPLIT_0 (raq_split_0),
            .RAQ_SPLIT_1 (raq_split_1),
            .RAQ_SPLIT_2 (raq_split_2),
            .RLAST_0 (rlast_0),
            .RLAST_1 (rlast_1),
            .RLAST_2 (rlast_2),
            .RVALID_0 (rvalid_0),
            .RVALID_1 (rvalid_1),
            .RVALID_2 (rvalid_2),
            .WAQ_PUSH_0 (waq_push_0),
            .WAQ_PUSH_1 (waq_push_1),
            .WAQ_PUSH_2 (waq_push_2),
            .WAQ_SPLIT_0 (waq_split_0),
            .WAQ_SPLIT_1 (waq_split_1),
            .WAQ_SPLIT_2 (waq_split_2),
            .WREADY_0 (wready_0),
            .WREADY_1 (wready_1),
            .WREADY_2 (wready_2),
            .ACLK_0 (aclk_0),
            .ACLK_1 (1'b0),
            .ACLK_2 (1'b0),
            .ARESET_0 (ddrc_axi_reset0),
            .ARESET_1 (ddrc_axi_reset2),
            .ARESET_2 (ddrc_axi_reset2),
            .ARLOCK_0 (1'b0),
            .ARLOCK_1 (1'b0),
            .ARLOCK_2 (1'b0),
            .ARPOISON_0 (1'b0),
            .ARPOISON_1 (1'b0),
            .ARPOISON_2 (1'b0),
            .ARURGENT_0 (1'b0),
            .ARURGENT_1 (1'b0),
            .ARURGENT_2 (1'b0),
            .ARVALID_0 (arvalid_0),
            .ARVALID_1 (1'b0),
            .ARVALID_2 (1'b0),
            .AWLOCK_0 (1'b0),
            .AWLOCK_1 (1'b0),
            .AWLOCK_2 (1'b0),
            .AWPOISON_0 (1'b0),
            .AWPOISON_1 (1'b0),
            .AWPOISON_2 (1'b0),
            .AWURGENT_0 (1'b0),
            .AWURGENT_1 (1'b0),
            .AWURGENT_2 (1'b0),
            .AWVALID_0 (awvalid_0),
            .AWVALID_1 (1'b0),
            .AWVALID_2 (1'b0),
            .BREADY_0 (1'b1),
            .BREADY_1 (1'b0),
            .BREADY_2 (1'b0),
            .CORE_DDRC_CORE_CLK (core_clk),
            .CORE_DDRC_RST (ddrc_axi_reset0),
            .CSYSREQ_0 (1'b1),
            .CSYSREQ_1 (1'b0),
            .CSYSREQ_2 (1'b0),
            .CSYSREQ_DDRC (1'b1),
            .DFI_CTRLUPD_ACK (dfi_ctrlupd_ack),
            .DFI_INIT_COMPLETE (dfi_init_complete),
            .DFI_LP_ACK (dfi_lp_ack),
            .DFI_PHYUPD_REQ (dfi_phyupd_req),
            .PCLK (pclk),
            .PENABLE (ddrc_penable),
            .PRESET (ddrc_preset),
            .PSEL (ddrc_psel),
            .PWRITE (ddrc_pwrite),
            .RREADY_0 (1'b1),
            .RREADY_1 (1'b0),
            .RREADY_2 (1'b0),
            .WLAST_0 (wlast_0),
            .WLAST_1 (1'b0),
            .WLAST_2 (1'b0),
            .WVALID_0 (wvalid_0),
            .WVALID_1 (1'b0),
            .WVALID_2 (1'b0));
	// ../../../rtl/ipsl_hmic_h_ddrc_top_v1_1.v:351


endmodule


module ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1
(
    input N0,
    input dll_update_iorst_ack,
    input dll_update_req_rst_ctrl,
    input dll_update_req_training,
    input rclk,
    output dll_update_ack_rst_ctrl,
    output dll_update_ack_training,
    output dll_update_iorst_req,
    output dll_update_n
);
    wire N49;
    wire N60;
    wire N70;
    wire N71;
    wire N75;
    wire N77;
    wire N107;
    wire _N8;
    wire _N1681;
    wire _N1682;
    wire _N1683;
    wire _N1684;
    wire _N1851;
    wire [0:0] cnt;
    wire [1:0] dll_update_req_rst_ctrl_d;
    wire state_0;
    wire state_1;
    wire state_2;
    wire state_3;
    wire update_from_training;

    GTP_LUT1 /* N60_1 */ #(
            .INIT(2'b01))
        N60_1 (
            .Z (N60),
            .I0 (state_1));
	// LUT = ~I0 ;

    GTP_LUT3 /* N70_1 */ #(
            .INIT(8'b10101000))
        N70_1 (
            .Z (N70),
            .I0 (state_0),
            .I1 (dll_update_req_rst_ctrl_d[1]),
            .I2 (dll_update_req_training));
	// LUT = (I0&I1)|(I0&I2) ;

    GTP_LUT2 /* N71 */ #(
            .INIT(4'b1000))
        N71_vname (
            .Z (N71),
            .I0 (state_1),
            .I1 (cnt[0]));
    // defparam N71_vname.orig_name = N71;
	// LUT = I0&I1 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:63

    GTP_LUT2 /* N72_2 */ #(
            .INIT(4'b1000))
        N72_2 (
            .Z (N49),
            .I0 (state_2),
            .I1 (update_from_training));
	// LUT = I0&I1 ;

    GTP_LUT3 /* N75 */ #(
            .INIT(8'b00000010))
        N75_vname (
            .Z (N75),
            .I0 (state_3),
            .I1 (dll_update_req_rst_ctrl_d[1]),
            .I2 (dll_update_req_training));
    // defparam N75_vname.orig_name = N75;
	// LUT = I0&~I1&~I2 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:63

    GTP_LUT4 /* N77_3 */ #(
            .INIT(16'b1100000010001000))
        N77_3 (
            .Z (_N8),
            .I0 (cnt[0]),
            .I1 (state_2),
            .I2 (dll_update_iorst_ack),
            .I3 (update_from_training));
	// LUT = (I0&I1&~I3)|(I1&I2&I3) ;

    GTP_LUT5 /* N77_4 */ #(
            .INIT(32'b11111111111010101111111110101010))
        N77_4 (
            .Z (N107),
            .I0 (state_3),
            .I1 (state_2),
            .I2 (dll_update_iorst_ack),
            .I3 (state_0),
            .I4 (update_from_training));
	// LUT = (I0)|(I3)|(I1&I2&I4) ;

    GTP_LUT5 /* N77_6 */ #(
            .INIT(32'b11101010110000001010101010001000))
        N77_6 (
            .Z (_N1851),
            .I0 (cnt[0]),
            .I1 (state_2),
            .I2 (dll_update_iorst_ack),
            .I3 (state_1),
            .I4 (update_from_training));
	// LUT = (I0&I3)|(I0&I1&~I4)|(I1&I2&I4) ;

    GTP_LUT5 /* N77_8 */ #(
            .INIT(32'b11111111101010101111111010101110))
        N77_8 (
            .Z (N77),
            .I0 (_N1851),
            .I1 (state_3),
            .I2 (dll_update_req_rst_ctrl_d[1]),
            .I3 (state_0),
            .I4 (dll_update_req_training));
	// LUT = (I0)|(I2&I3)|(I3&I4)|(I1&~I2&~I4) ;

    GTP_DFF_C /* \cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[0]  (
            .Q (cnt[0]),
            .C (N0),
            .CLK (rclk),
            .D (_N1682));
	// ../../../rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:55

    GTP_LUT5 /* \cnt[0]_ce_mux[0]  */ #(
            .INIT(32'b00000000000000000011100100111100))
        \cnt[0]_ce_mux[0]  (
            .Z (_N1682),
            .I0 (update_from_training),
            .I1 (cnt[0]),
            .I2 (state_1),
            .I3 (state_2),
            .I4 (N107));
	// LUT = (~I1&I2&~I4)|(I1&~I2&~I3&~I4)|(I0&I1&~I2&~I4)|(~I0&~I1&I3&~I4) ;

    GTP_DFF_C /* dll_update_ack_rst_ctrl */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dll_update_ack_rst_ctrl_vname (
            .Q (dll_update_ack_rst_ctrl),
            .C (N0),
            .CLK (rclk),
            .D (_N1683));
    // defparam dll_update_ack_rst_ctrl_vname.orig_name = dll_update_ack_rst_ctrl;
	// ../../../rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:117

    GTP_LUT3 /* \dll_update_ack_rst_ctrl_ce_mux[0]  */ #(
            .INIT(8'b11010000))
        \dll_update_ack_rst_ctrl_ce_mux[0]  (
            .Z (_N1683),
            .I0 (update_from_training),
            .I1 (dll_update_ack_rst_ctrl),
            .I2 (state_3));
	// LUT = (~I0&I2)|(I1&I2) ;

    GTP_DFF_C /* dll_update_ack_training */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dll_update_ack_training_vname (
            .Q (dll_update_ack_training),
            .C (N0),
            .CLK (rclk),
            .D (_N1684));
    // defparam dll_update_ack_training_vname.orig_name = dll_update_ack_training;
	// ../../../rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:117

    GTP_LUT3 /* \dll_update_ack_training_ce_mux[0]  */ #(
            .INIT(8'b11100000))
        \dll_update_ack_training_ce_mux[0]  (
            .Z (_N1684),
            .I0 (update_from_training),
            .I1 (dll_update_ack_training),
            .I2 (state_3));
	// LUT = (I0&I2)|(I1&I2) ;

    GTP_DFF_C /* dll_update_iorst_req */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dll_update_iorst_req_vname (
            .Q (dll_update_iorst_req),
            .C (N0),
            .CLK (rclk),
            .D (N49));
    // defparam dll_update_iorst_req_vname.orig_name = dll_update_iorst_req;
	// ../../../rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:107

    GTP_DFF_C /* dll_update_n */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dll_update_n_vname (
            .Q (dll_update_n),
            .C (N0),
            .CLK (rclk),
            .D (N60));
    // defparam dll_update_n_vname.orig_name = dll_update_n;
	// ../../../rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:117

    GTP_DFF_C /* \dll_update_req_rst_ctrl_d[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_update_req_rst_ctrl_d[0]  (
            .Q (dll_update_req_rst_ctrl_d[0]),
            .C (N0),
            .CLK (rclk),
            .D (dll_update_req_rst_ctrl));
	// ../../../rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:43

    GTP_DFF_C /* \dll_update_req_rst_ctrl_d[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_update_req_rst_ctrl_d[1]  (
            .Q (dll_update_req_rst_ctrl_d[1]),
            .C (N0),
            .CLK (rclk),
            .D (dll_update_req_rst_ctrl_d[0]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:43

    GTP_DFF_PE /* state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        state_0_vname (
            .Q (state_0),
            .CE (N77),
            .CLK (rclk),
            .D (N75),
            .P (N0));
    // defparam state_0_vname.orig_name = state_0;
	// ../../../rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:55

    GTP_DFF_CE /* state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_1_vname (
            .Q (state_1),
            .C (N0),
            .CE (N77),
            .CLK (rclk),
            .D (N70));
    // defparam state_1_vname.orig_name = state_1;
	// ../../../rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:55

    GTP_DFF_CE /* state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_2_vname (
            .Q (state_2),
            .C (N0),
            .CE (N77),
            .CLK (rclk),
            .D (N71));
    // defparam state_2_vname.orig_name = state_2;
	// ../../../rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:55

    GTP_DFF_CE /* state_3 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_3_vname (
            .Q (state_3),
            .C (N0),
            .CE (N77),
            .CLK (rclk),
            .D (_N8));
    // defparam state_3_vname.orig_name = state_3;
	// ../../../rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:55

    GTP_DFF_C /* update_from_training */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        update_from_training_vname (
            .Q (update_from_training),
            .C (N0),
            .CLK (rclk),
            .D (_N1681));
    // defparam update_from_training_vname.orig_name = update_from_training;
	// ../../../rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:55

    GTP_LUT4 /* \update_from_training_ce_mux[0]  */ #(
            .INIT(16'b1110111000101010))
        \update_from_training_ce_mux[0]  (
            .Z (_N1681),
            .I0 (update_from_training),
            .I1 (state_0),
            .I2 (dll_update_req_rst_ctrl_d[1]),
            .I3 (dll_update_req_training));
	// LUT = (I0&~I2)|(I0&~I1)|(I1&I3) ;


endmodule


module ipsl_hmic_h_ddrphy_reset_ctrl_v1_1
(
    input N0_0,
    input N134,
    input clk,
    input dll_lock,
    input dll_update_ack_rst_ctrl,
    input dll_update_iorst_req,
    input pll_lock,
    output ddrphy_rst,
    output dll_update_iorst_ack,
    output dll_update_req_rst_ctrl,
    output global_reset_n,
    output led0_ddrphy_rst,
    output srb_ioclkdiv_rstn,
    output srb_iol_rst,
    output srb_rst_dll
);
    wire N116;
    wire N148;
    wire N164;
    wire N165;
    wire N190;
    wire N214;
    wire N215;
    wire N217;
    wire N218;
    wire N220;
    wire N221;
    wire N222;
    wire N223;
    wire N226;
    wire N228;
    wire [7:0] N235;
    wire N236;
    wire N244;
    wire N245;
    wire N275_inv;
    wire [7:0] N277;
    wire _N4;
    wire _N13;
    wire _N273;
    wire _N274;
    wire _N275;
    wire _N276;
    wire _N277;
    wire _N278;
    wire _N279;
    wire _N1443;
    wire _N1466;
    wire _N1685;
    wire _N1710;
    wire _N1788;
    wire _N1831;
    wire _N1832;
    wire _N1844;
    wire _N1845;
    wire _N1846;
    wire [7:0] cnt;
    wire [1:0] dll_lock_d;
    wire [1:0] dll_update_ack_rst_ctrl_d;
    wire [1:0] dll_update_iorst_req_d;
    wire [1:0] pll_lock_d;
    wire rst_flag;
    wire state_0;
    wire state_1;
    wire state_2;
    wire state_3;
    wire state_4;
    wire state_5;
    wire state_6;
    wire state_7;
    wire state_8;
    wire state_9;
    wire state_10;

    GTP_LUT5CARRY /* N23_1 */ #(
            .INIT(32'b01010101010101010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N23_1 (
            .COUT (_N273),
            .Z (N277[0]),
            .CIN (),
            .I0 (cnt[0]),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0) ;
	// CARRY = I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:93

    GTP_LUT5CARRY /* N23_2 */ #(
            .INIT(32'b01100110011001101000100010001000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N23_2 (
            .COUT (_N274),
            .Z (N277[1]),
            .CIN (_N273),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I0 & I1) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:93

    GTP_LUT5CARRY /* N23_3 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N23_3 (
            .COUT (_N275),
            .Z (N277[2]),
            .CIN (_N274),
            .I0 (),
            .I1 (cnt[2]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:93

    GTP_LUT5CARRY /* N23_4 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N23_4 (
            .COUT (_N276),
            .Z (N277[3]),
            .CIN (_N275),
            .I0 (),
            .I1 (cnt[3]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:93

    GTP_LUT5CARRY /* N23_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N23_5 (
            .COUT (_N277),
            .Z (N277[4]),
            .CIN (_N276),
            .I0 (),
            .I1 (cnt[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:93

    GTP_LUT5CARRY /* N23_6 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N23_6 (
            .COUT (_N278),
            .Z (N277[5]),
            .CIN (_N277),
            .I0 (),
            .I1 (cnt[5]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:93

    GTP_LUT5CARRY /* N23_7 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N23_7 (
            .COUT (_N279),
            .Z (N277[6]),
            .CIN (_N278),
            .I0 (),
            .I1 (cnt[6]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:93

    GTP_LUT5CARRY /* N23_8 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N23_8 (
            .COUT (),
            .Z (N277[7]),
            .CIN (_N279),
            .I0 (),
            .I1 (cnt[7]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:93

    GTP_LUT4 /* N101_1_3 */ #(
            .INIT(16'b1111111111111110))
        N101_1_3 (
            .Z (_N1788),
            .I0 (state_4),
            .I1 (state_2),
            .I2 (state_5),
            .I3 (state_1));
	// LUT = (I0)|(I1)|(I2)|(I3) ;

    GTP_LUT3 /* N101_2 */ #(
            .INIT(8'b11010000))
        N101_2 (
            .Z (_N1443),
            .I0 (pll_lock_d[1]),
            .I1 (dll_update_iorst_req_d[1]),
            .I2 (state_10));
	// LUT = (~I0&I2)|(I1&I2) ;

    GTP_LUT4 /* N101_5 */ #(
            .INIT(16'b1110110010100000))
        N101_5 (
            .Z (_N1831),
            .I0 (state_8),
            .I1 (state_6),
            .I2 (cnt[1]),
            .I3 (cnt[2]));
	// LUT = (I0&I2)|(I1&I3) ;

    GTP_LUT4 /* N101_6 */ #(
            .INIT(16'b1111100010001000))
        N101_6 (
            .Z (_N1832),
            .I0 (state_7),
            .I1 (cnt[3]),
            .I2 (cnt[2]),
            .I3 (state_9));
	// LUT = (I0&I1)|(I2&I3) ;

    GTP_LUT4 /* N101_9 */ #(
            .INIT(16'b1111111111111110))
        N101_9 (
            .Z (_N1466),
            .I0 (state_7),
            .I1 (state_8),
            .I2 (state_6),
            .I3 (state_9));
	// LUT = (I0)|(I1)|(I2)|(I3) ;

    GTP_LUT2 /* N116 */ #(
            .INIT(4'b0001))
        N116_vname (
            .Z (N116),
            .I0 (state_1),
            .I1 (state_0));
    // defparam N116_vname.orig_name = N116;
	// LUT = ~I0&~I1 ;

    GTP_LUT3 /* N148 */ #(
            .INIT(8'b11111110))
        N148_vname (
            .Z (N148),
            .I0 (state_1),
            .I1 (state_2),
            .I2 (state_0));
    // defparam N148_vname.orig_name = N148;
	// LUT = (I0)|(I1)|(I2) ;

    GTP_LUT2 /* N148_1 */ #(
            .INIT(4'b1110))
        N148_1 (
            .Z (N244),
            .I0 (state_8),
            .I1 (state_7));
	// LUT = (I0)|(I1) ;

    GTP_LUT2 /* N164 */ #(
            .INIT(4'b1110))
        N164_vname (
            .Z (N164),
            .I0 (state_9),
            .I1 (state_10));
    // defparam N164_vname.orig_name = N164;
	// LUT = (I0)|(I1) ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:215

    GTP_LUT2 /* N165_1 */ #(
            .INIT(4'b0001))
        N165_1 (
            .Z (N165),
            .I0 (state_9),
            .I1 (state_10));
	// LUT = ~I0&~I1 ;

    GTP_INV N190_vname (
            .Z (N190),
            .I (rst_flag));
    // defparam N190_vname.orig_name = N190;

    GTP_LUT2 /* N214 */ #(
            .INIT(4'b1000))
        N214_vname (
            .Z (N214),
            .I0 (cnt[3]),
            .I1 (state_1));
    // defparam N214_vname.orig_name = N214;
	// LUT = I0&I1 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:84

    GTP_LUT2 /* N215 */ #(
            .INIT(4'b1000))
        N215_vname (
            .Z (N215),
            .I0 (pll_lock_d[1]),
            .I1 (state_2));
    // defparam N215_vname.orig_name = N215;
	// LUT = I0&I1 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:84

    GTP_LUT3 /* N216_3 */ #(
            .INIT(8'b10000000))
        N216_3 (
            .Z (_N4),
            .I0 (cnt[7]),
            .I1 (dll_lock_d[1]),
            .I2 (state_3));
	// LUT = I0&I1&I2 ;

    GTP_LUT2 /* N217 */ #(
            .INIT(4'b1000))
        N217_vname (
            .Z (N217),
            .I0 (dll_update_ack_rst_ctrl_d[1]),
            .I1 (state_4));
    // defparam N217_vname.orig_name = N217;
	// LUT = I0&I1 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:84

    GTP_LUT2 /* N218 */ #(
            .INIT(4'b0100))
        N218_vname (
            .Z (N218),
            .I0 (dll_update_ack_rst_ctrl_d[1]),
            .I1 (state_5));
    // defparam N218_vname.orig_name = N218;
	// LUT = ~I0&I1 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:84

    GTP_LUT2 /* N220 */ #(
            .INIT(4'b1000))
        N220_vname (
            .Z (N220),
            .I0 (cnt[3]),
            .I1 (state_7));
    // defparam N220_vname.orig_name = N220;
	// LUT = I0&I1 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:84

    GTP_LUT2 /* N221 */ #(
            .INIT(4'b1000))
        N221_vname (
            .Z (N221),
            .I0 (cnt[1]),
            .I1 (state_8));
    // defparam N221_vname.orig_name = N221;
	// LUT = I0&I1 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:84

    GTP_LUT2 /* N222 */ #(
            .INIT(4'b1000))
        N222_vname (
            .Z (N222),
            .I0 (cnt[2]),
            .I1 (state_9));
    // defparam N222_vname.orig_name = N222;
	// LUT = I0&I1 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:84

    GTP_LUT2 /* N223 */ #(
            .INIT(4'b0100))
        N223_vname (
            .Z (N223),
            .I0 (pll_lock_d[1]),
            .I1 (state_10));
    // defparam N223_vname.orig_name = N223;
	// LUT = ~I0&I1 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:84

    GTP_LUT5 /* N226_11 */ #(
            .INIT(32'b11101010101010101100000000000000))
        N226_11 (
            .Z (_N1844),
            .I0 (cnt[3]),
            .I1 (state_3),
            .I2 (dll_lock_d[1]),
            .I3 (cnt[7]),
            .I4 (state_1));
	// LUT = (I0&I4)|(I1&I2&I3) ;

    GTP_LUT5M /* N226_12 */ #(
            .INIT(32'b11111110111011101111111011101110))
        N226_12 (
            .Z (_N1845),
            .I0 (state_4),
            .I1 (state_0),
            .I2 (state_2),
            .I3 (pll_lock_d[1]),
            .I4 (dll_update_ack_rst_ctrl_d[1]),
            .ID (state_5));

    GTP_LUT5 /* N226_13 */ #(
            .INIT(32'b11111111111111110000000000000001))
        N226_13 (
            .Z (_N1846),
            .I0 (_N1788),
            .I1 (_N1466),
            .I2 (state_3),
            .I3 (state_10),
            .I4 (_N1844));
	// LUT = (I4)|(~I0&~I1&~I2&~I3) ;

    GTP_LUT5 /* N226_15 */ #(
            .INIT(32'b11111111111111111111111111111110))
        N226_15 (
            .Z (N226),
            .I0 (_N1832),
            .I1 (_N1831),
            .I2 (_N1443),
            .I3 (_N1845),
            .I4 (_N1846));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT4 /* N228_8 */ #(
            .INIT(16'b1111111111111110))
        N228_8 (
            .Z (N228),
            .I0 (state_4),
            .I1 (state_2),
            .I2 (state_5),
            .I3 (state_0));
	// LUT = (I0)|(I1)|(I2)|(I3) ;

    GTP_LUT2 /* \N235_2[0]  */ #(
            .INIT(4'b1000))
        \N235_2[0]  (
            .Z (N235[0]),
            .I0 (N277[0]),
            .I1 (N275_inv));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N235_2[1]  */ #(
            .INIT(4'b1000))
        \N235_2[1]  (
            .Z (N235[1]),
            .I0 (N277[1]),
            .I1 (N275_inv));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N235_2[2]  */ #(
            .INIT(4'b1000))
        \N235_2[2]  (
            .Z (N235[2]),
            .I0 (N277[2]),
            .I1 (N275_inv));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N235_2[3]  */ #(
            .INIT(4'b1000))
        \N235_2[3]  (
            .Z (N235[3]),
            .I0 (N277[3]),
            .I1 (N275_inv));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N235_2[4]  */ #(
            .INIT(4'b1000))
        \N235_2[4]  (
            .Z (N235[4]),
            .I0 (N277[4]),
            .I1 (N275_inv));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N235_2[5]  */ #(
            .INIT(4'b1000))
        \N235_2[5]  (
            .Z (N235[5]),
            .I0 (N277[5]),
            .I1 (N275_inv));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N235_2[6]  */ #(
            .INIT(4'b1000))
        \N235_2[6]  (
            .Z (N235[6]),
            .I0 (N277[6]),
            .I1 (N275_inv));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N235_2[7]  */ #(
            .INIT(4'b1000))
        \N235_2[7]  (
            .Z (N235[7]),
            .I0 (N277[7]),
            .I1 (N275_inv));
	// LUT = I0&I1 ;

    GTP_LUT5 /* N236_1_3 */ #(
            .INIT(32'b11111111111111110010111100100010))
        N236_1_3 (
            .Z (_N1710),
            .I0 (state_1),
            .I1 (cnt[3]),
            .I2 (cnt[7]),
            .I3 (state_3),
            .I4 (N228));
	// LUT = (I4)|(~I2&I3)|(I0&~I1) ;

    GTP_LUT5 /* N236_1_5 */ #(
            .INIT(32'b11111111111111111110101011101110))
        N236_1_5 (
            .Z (N236),
            .I0 (_N1466),
            .I1 (state_10),
            .I2 (dll_update_iorst_req_d[1]),
            .I3 (pll_lock_d[1]),
            .I4 (_N1710));
	// LUT = (I0)|(I4)|(I1&~I3)|(I1&I2) ;

    GTP_LUT1 /* N245_1 */ #(
            .INIT(2'b01))
        N245_1 (
            .Z (N245),
            .I0 (state_7));
	// LUT = ~I0 ;

    GTP_LUT4 /* N275inv */ #(
            .INIT(16'b0000000000000001))
        N275inv (
            .Z (N275_inv),
            .I0 (N228),
            .I1 (_N1831),
            .I2 (_N1443),
            .I3 (_N1832));
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_DFF_CE /* \cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[0]  (
            .Q (cnt[0]),
            .C (N0_0),
            .CE (N236),
            .CLK (clk),
            .D (N235[0]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    GTP_DFF_CE /* \cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[1]  (
            .Q (cnt[1]),
            .C (N0_0),
            .CE (N236),
            .CLK (clk),
            .D (N235[1]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    GTP_DFF_CE /* \cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[2]  (
            .Q (cnt[2]),
            .C (N0_0),
            .CE (N236),
            .CLK (clk),
            .D (N235[2]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    GTP_DFF_CE /* \cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[3]  (
            .Q (cnt[3]),
            .C (N0_0),
            .CE (N236),
            .CLK (clk),
            .D (N235[3]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    GTP_DFF_CE /* \cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[4]  (
            .Q (cnt[4]),
            .C (N0_0),
            .CE (N236),
            .CLK (clk),
            .D (N235[4]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    GTP_DFF_CE /* \cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[5]  (
            .Q (cnt[5]),
            .C (N0_0),
            .CE (N236),
            .CLK (clk),
            .D (N235[5]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    GTP_DFF_CE /* \cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[6]  (
            .Q (cnt[6]),
            .C (N0_0),
            .CE (N236),
            .CLK (clk),
            .D (N235[6]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    GTP_DFF_CE /* \cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[7]  (
            .Q (cnt[7]),
            .C (N0_0),
            .CE (N236),
            .CLK (clk),
            .D (N235[7]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    GTP_DFF_PE /* ddrphy_rst */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        ddrphy_rst_vname (
            .Q (ddrphy_rst),
            .CE (N190),
            .CLK (clk),
            .D (N165),
            .P (N134));
    // defparam ddrphy_rst_vname.orig_name = ddrphy_rst;
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:200

    GTP_DFF_C /* \dll_lock_d[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_lock_d[0]  (
            .Q (dll_lock_d[0]),
            .C (N0_0),
            .CLK (clk),
            .D (dll_lock));
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:61

    GTP_DFF_C /* \dll_lock_d[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_lock_d[1]  (
            .Q (dll_lock_d[1]),
            .C (N0_0),
            .CLK (clk),
            .D (dll_lock_d[0]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:61

    GTP_DFF_C /* \dll_update_ack_rst_ctrl_d[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_update_ack_rst_ctrl_d[0]  (
            .Q (dll_update_ack_rst_ctrl_d[0]),
            .C (N0_0),
            .CLK (clk),
            .D (dll_update_ack_rst_ctrl));
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:61

    GTP_DFF_C /* \dll_update_ack_rst_ctrl_d[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_update_ack_rst_ctrl_d[1]  (
            .Q (dll_update_ack_rst_ctrl_d[1]),
            .C (N0_0),
            .CLK (clk),
            .D (dll_update_ack_rst_ctrl_d[0]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:61

    GTP_DFF_C /* dll_update_iorst_ack */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dll_update_iorst_ack_vname (
            .Q (dll_update_iorst_ack),
            .C (N0_0),
            .CLK (clk),
            .D (state_9));
    // defparam dll_update_iorst_ack_vname.orig_name = dll_update_iorst_ack;
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:192

    GTP_DFF_C /* \dll_update_iorst_req_d[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_update_iorst_req_d[0]  (
            .Q (dll_update_iorst_req_d[0]),
            .C (N0_0),
            .CLK (clk),
            .D (dll_update_iorst_req));
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:61

    GTP_DFF_C /* \dll_update_iorst_req_d[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_update_iorst_req_d[1]  (
            .Q (dll_update_iorst_req_d[1]),
            .C (N0_0),
            .CLK (clk),
            .D (dll_update_iorst_req_d[0]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:61

    GTP_DFF_C /* dll_update_req_rst_ctrl */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dll_update_req_rst_ctrl_vname (
            .Q (dll_update_req_rst_ctrl),
            .C (N134),
            .CLK (clk),
            .D (state_4));
    // defparam dll_update_req_rst_ctrl_vname.orig_name = dll_update_req_rst_ctrl;
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:200

    GTP_DFF_C /* global_reset_n */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        global_reset_n_vname (
            .Q (global_reset_n),
            .C (N0_0),
            .CLK (clk),
            .D (N116));
    // defparam global_reset_n_vname.orig_name = global_reset_n;
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:170

    GTP_DFF_CE /* led0_ddrphy_rst */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        led0_ddrphy_rst_vname (
            .Q (led0_ddrphy_rst),
            .C (N134),
            .CE (N190),
            .CLK (clk),
            .D (N164));
    // defparam led0_ddrphy_rst_vname.orig_name = led0_ddrphy_rst;
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:200

    GTP_DFF_C /* \pll_lock_d[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pll_lock_d[0]  (
            .Q (pll_lock_d[0]),
            .C (N0_0),
            .CLK (clk),
            .D (pll_lock));
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:61

    GTP_DFF_C /* \pll_lock_d[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pll_lock_d[1]  (
            .Q (pll_lock_d[1]),
            .C (N0_0),
            .CLK (clk),
            .D (pll_lock_d[0]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:61

    GTP_DFF_C /* rst_flag */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rst_flag_vname (
            .Q (rst_flag),
            .C (N0_0),
            .CLK (clk),
            .D (_N1685));
    // defparam rst_flag_vname.orig_name = rst_flag;
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:180

    GTP_LUT3 /* \rst_flag_ce_mux[0]  */ #(
            .INIT(8'b00001110))
        \rst_flag_ce_mux[0]  (
            .Z (_N1685),
            .I0 (state_10),
            .I1 (rst_flag),
            .I2 (state_0));
	// LUT = (I0&~I2)|(I1&~I2) ;

    GTP_DFF_PE /* srb_dqs_rstn */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        srb_dqs_rstn (
            .Q (srb_ioclkdiv_rstn),
            .CE (N244),
            .CLK (clk),
            .D (N245),
            .P (N134));
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:200

    GTP_DFF_CE /* srb_iol_rst */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        srb_iol_rst_vname (
            .Q (srb_iol_rst),
            .C (N134),
            .CE (N244),
            .CLK (clk),
            .D (state_7));
    // defparam srb_iol_rst_vname.orig_name = srb_iol_rst;
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:200

    GTP_DFF_P /* srb_rst_dll */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        srb_rst_dll_vname (
            .Q (srb_rst_dll),
            .CLK (clk),
            .D (N148),
            .P (N134));
    // defparam srb_rst_dll_vname.orig_name = srb_rst_dll;
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:200

    GTP_DFF_PE /* state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        state_0_vname (
            .Q (state_0),
            .CE (N226),
            .CLK (clk),
            .D (N223),
            .P (N0_0));
    // defparam state_0_vname.orig_name = state_0;
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    GTP_DFF_CE /* state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_1_vname (
            .Q (state_1),
            .C (N0_0),
            .CE (N226),
            .CLK (clk),
            .D (state_0));
    // defparam state_1_vname.orig_name = state_1;
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    GTP_DFF_CE /* state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_2_vname (
            .Q (state_2),
            .C (N0_0),
            .CE (N226),
            .CLK (clk),
            .D (N214));
    // defparam state_2_vname.orig_name = state_2;
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    GTP_DFF_CE /* state_3 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_3_vname (
            .Q (state_3),
            .C (N0_0),
            .CE (N226),
            .CLK (clk),
            .D (N215));
    // defparam state_3_vname.orig_name = state_3;
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    GTP_LUT5 /* \state[3:0]_fsm[3:0]_14  */ #(
            .INIT(32'b11101100101000001100110000000000))
        \state[3:0]_fsm[3:0]_14  (
            .Z (_N13),
            .I0 (pll_lock_d[1]),
            .I1 (cnt[2]),
            .I2 (dll_update_iorst_req_d[1]),
            .I3 (state_6),
            .I4 (state_10));
	// LUT = (I1&I3)|(I0&I2&I4) ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    GTP_DFF_CE /* state_4 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_4_vname (
            .Q (state_4),
            .C (N0_0),
            .CE (N226),
            .CLK (clk),
            .D (_N4));
    // defparam state_4_vname.orig_name = state_4;
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    GTP_DFF_CE /* state_5 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_5_vname (
            .Q (state_5),
            .C (N0_0),
            .CE (N226),
            .CLK (clk),
            .D (N217));
    // defparam state_5_vname.orig_name = state_5;
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    GTP_DFF_CE /* state_6 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_6_vname (
            .Q (state_6),
            .C (N0_0),
            .CE (N226),
            .CLK (clk),
            .D (N218));
    // defparam state_6_vname.orig_name = state_6;
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    GTP_DFF_CE /* state_7 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_7_vname (
            .Q (state_7),
            .C (N0_0),
            .CE (N226),
            .CLK (clk),
            .D (_N13));
    // defparam state_7_vname.orig_name = state_7;
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    GTP_DFF_CE /* state_8 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_8_vname (
            .Q (state_8),
            .C (N0_0),
            .CE (N226),
            .CLK (clk),
            .D (N220));
    // defparam state_8_vname.orig_name = state_8;
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    GTP_DFF_CE /* state_9 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_9_vname (
            .Q (state_9),
            .C (N0_0),
            .CE (N226),
            .CLK (clk),
            .D (N221));
    // defparam state_9_vname.orig_name = state_9;
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    GTP_DFF_CE /* state_10 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_10_vname (
            .Q (state_10),
            .C (N0_0),
            .CE (N226),
            .CLK (clk),
            .D (N222));
    // defparam state_10_vname.orig_name = state_10;
	// ../../../rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77


endmodule


module ipsl_hmic_h_ddrphy_training_ctrl_v1_1
(
    input N0,
    input clk,
    input ddrphy_in_rst,
    input ddrphy_rst_req,
    output ddrphy_rst_ack,
    output srb_dqs_rst_training
);
    wire N23;
    wire [2:0] N24;
    wire _N0;
    wire ddrphy_rst_req_d1;
    wire ddrphy_rst_req_d2;
    wire ddrphy_rst_req_d3;
    wire [2:0] dqs_rst_training_high_cnt;
    wire srb_dqs_rst_training_d;

    GTP_LUT2 /* N20 */ #(
            .INIT(4'b0010))
        N20 (
            .Z (ddrphy_rst_ack),
            .I0 (srb_dqs_rst_training_d),
            .I1 (srb_dqs_rst_training));
	// LUT = I0&~I1 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v:85

    GTP_LUT5 /* N23 */ #(
            .INIT(32'b11111111111111111110111111101110))
        N23_vname (
            .Z (N23),
            .I0 (dqs_rst_training_high_cnt[2]),
            .I1 (dqs_rst_training_high_cnt[1]),
            .I2 (ddrphy_rst_req_d3),
            .I3 (ddrphy_rst_req_d2),
            .I4 (dqs_rst_training_high_cnt[0]));
    // defparam N23_vname.orig_name = N23;
	// LUT = (I0)|(I1)|(I4)|(~I2&I3) ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v:52

    GTP_LUT3 /* \N24[0]  */ #(
            .INIT(8'b00001101))
        \N24[0]  (
            .Z (N24[0]),
            .I0 (ddrphy_rst_req_d2),
            .I1 (ddrphy_rst_req_d3),
            .I2 (dqs_rst_training_high_cnt[0]));
	// LUT = (~I0&~I2)|(I1&~I2) ;

    GTP_LUT4 /* \N24[1]  */ #(
            .INIT(16'b1010001001010001))
        \N24[1]  (
            .Z (N24[1]),
            .I0 (dqs_rst_training_high_cnt[1]),
            .I1 (ddrphy_rst_req_d2),
            .I2 (ddrphy_rst_req_d3),
            .I3 (dqs_rst_training_high_cnt[0]));
	// LUT = (~I0&~I1&~I3)|(~I0&I2&~I3)|(I0&~I1&I3)|(I0&I2&I3) ;

    GTP_LUT5 /* \N24[2]  */ #(
            .INIT(32'b10101111101010101001111110011001))
        \N24[2]  (
            .Z (N24[2]),
            .I0 (dqs_rst_training_high_cnt[2]),
            .I1 (dqs_rst_training_high_cnt[1]),
            .I2 (ddrphy_rst_req_d3),
            .I3 (ddrphy_rst_req_d2),
            .I4 (dqs_rst_training_high_cnt[0]));
	// LUT = (~I2&I3)|(I0&I1)|(I0&I4)|(~I0&~I1&~I4) ;

    GTP_LUT4 /* N26 */ #(
            .INIT(16'b1111111111111110))
        N26 (
            .Z (_N0),
            .I0 (dqs_rst_training_high_cnt[2]),
            .I1 (dqs_rst_training_high_cnt[1]),
            .I2 (ddrphy_in_rst),
            .I3 (dqs_rst_training_high_cnt[0]));
	// LUT = (I0)|(I1)|(I2)|(I3) ;

    GTP_DFF_C /* ddrphy_rst_req_d1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        ddrphy_rst_req_d1_vname (
            .Q (ddrphy_rst_req_d1),
            .C (N0),
            .CLK (clk),
            .D (ddrphy_rst_req));
    // defparam ddrphy_rst_req_d1_vname.orig_name = ddrphy_rst_req_d1;
	// ../../../rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v:36

    GTP_DFF_C /* ddrphy_rst_req_d2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        ddrphy_rst_req_d2_vname (
            .Q (ddrphy_rst_req_d2),
            .C (N0),
            .CLK (clk),
            .D (ddrphy_rst_req_d1));
    // defparam ddrphy_rst_req_d2_vname.orig_name = ddrphy_rst_req_d2;
	// ../../../rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v:36

    GTP_DFF_C /* ddrphy_rst_req_d3 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        ddrphy_rst_req_d3_vname (
            .Q (ddrphy_rst_req_d3),
            .C (N0),
            .CLK (clk),
            .D (ddrphy_rst_req_d2));
    // defparam ddrphy_rst_req_d3_vname.orig_name = ddrphy_rst_req_d3;
	// ../../../rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v:36

    GTP_DFF_CE /* \dqs_rst_training_high_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_rst_training_high_cnt[0]  (
            .Q (dqs_rst_training_high_cnt[0]),
            .C (N0),
            .CE (N23),
            .CLK (clk),
            .D (N24[0]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v:52

    GTP_DFF_CE /* \dqs_rst_training_high_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_rst_training_high_cnt[1]  (
            .Q (dqs_rst_training_high_cnt[1]),
            .C (N0),
            .CE (N23),
            .CLK (clk),
            .D (N24[1]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v:52

    GTP_DFF_CE /* \dqs_rst_training_high_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_rst_training_high_cnt[2]  (
            .Q (dqs_rst_training_high_cnt[2]),
            .C (N0),
            .CE (N23),
            .CLK (clk),
            .D (N24[2]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v:52

    GTP_DFF_P /* srb_dqs_rst_training */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        srb_dqs_rst_training_vname (
            .Q (srb_dqs_rst_training),
            .CLK (clk),
            .D (_N0),
            .P (N0));
    // defparam srb_dqs_rst_training_vname.orig_name = srb_dqs_rst_training;
	// ../../../rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v:65

    GTP_DFF_P /* srb_dqs_rst_training_d */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        srb_dqs_rst_training_d_vname (
            .Q (srb_dqs_rst_training_d),
            .CLK (clk),
            .D (srb_dqs_rst_training),
            .P (N0));
    // defparam srb_dqs_rst_training_d_vname.orig_name = srb_dqs_rst_training_d;
	// ../../../rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v:77


endmodule


module ipsl_hmic_h_ddrphy_update_ctrl_v1_1
(
    input [7:0] dll_step_copy,
    input [1:0] dqs_drift_h,
    input [1:0] dqs_drift_l,
    input N0,
    input ddr_init_done,
    input ddrphy_update_done,
    input dll_update_n,
    input rclk,
    output [1:0] ddrphy_update_comp_val_h,
    output [1:0] ddrphy_update_comp_val_l,
    output [1:0] ddrphy_update_type,
    output ddrphy_update_comp_dir_h,
    output ddrphy_update_comp_dir_l,
    output update_start
);
    wire N17;
    wire N41;
    wire N43;
    wire N59;
    wire N76;
    wire N85;
    wire N88;
    wire N269;
    wire N310;
    wire N316;
    wire N352;
    wire N355;
    wire [15:0] N356;
    wire N358;
    wire N365;
    wire N368;
    wire [7:0] N369;
    wire N371;
    wire N374;
    wire [7:0] N375;
    wire N394;
    wire [1:0] N395;
    wire N403;
    wire N437;
    wire [7:0] N458;
    wire [6:0] N467;
    wire _N0;
    wire _N1;
    wire _N583;
    wire _N584;
    wire _N585;
    wire _N586;
    wire _N587;
    wire _N588;
    wire _N589;
    wire _N590;
    wire _N591;
    wire _N592;
    wire _N593;
    wire _N594;
    wire _N595;
    wire _N596;
    wire _N597;
    wire _N600;
    wire _N601;
    wire _N602;
    wire _N603;
    wire _N604;
    wire _N605;
    wire _N628;
    wire _N629;
    wire _N630;
    wire _N631;
    wire _N632;
    wire _N633;
    wire _N634;
    wire _N657;
    wire _N658;
    wire _N659;
    wire _N660;
    wire _N661;
    wire _N662;
    wire _N663;
    wire _N1366;
    wire _N1574;
    wire _N1686;
    wire _N1706;
    wire _N1756;
    wire _N1758;
    wire _N1759;
    wire _N1801;
    wire _N1817;
    wire _N1818;
    wire _N1821;
    wire _N1830;
    wire _N1838;
    wire ddrphy_update_comp_dir_h_d;
    wire ddrphy_update_comp_dir_l_d;
    wire [1:0] ddrphy_update_comp_val_h_d;
    wire [1:0] ddrphy_update_comp_val_l_d;
    wire [15:0] dll_cnt;
    wire dll_req;
    wire [7:0] dll_step_copy_d1;
    wire [7:0] dll_step_copy_d2;
    wire [7:0] dll_step_copy_d3;
    wire [7:0] dll_step_copy_synced;
    wire [2:0] dll_update_d;
    wire dll_update_pos;
    wire [7:0] dqs_drift_h_cnt;
    wire [1:0] dqs_drift_h_d1;
    wire [1:0] dqs_drift_h_last;
    wire [1:0] dqs_drift_h_now;
    wire [7:0] dqs_drift_l_cnt;
    wire [1:0] dqs_drift_l_d1;
    wire [1:0] dqs_drift_l_last;
    wire [1:0] dqs_drift_l_now;
    wire dqs_drift_req;
    wire [7:0] last_dll_step;
    wire state_0;
    wire [8:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N17.co ;
    wire [7:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N35.co ;
    wire [8:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N40.co ;
    wire [8:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N42.co ;

    GTP_LUT5CARRY /* \N17.eq_0  */ #(
            .INIT(32'b10010000000010010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N17.eq_0  (
            .COUT (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N17.co [0] ),
            .Z (),
            .CIN (),
            .I0 (dll_step_copy_d3[0]),
            .I1 (dll_step_copy_d2[0]),
            .I2 (dll_step_copy_d3[1]),
            .I3 (dll_step_copy_d2[1]),
            .I4 (),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:126

    GTP_LUT5CARRY /* \N17.eq_1  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N17.eq_1  (
            .COUT (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N17.co [2] ),
            .Z (),
            .CIN (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N17.co [0] ),
            .I0 (dll_step_copy_d3[2]),
            .I1 (dll_step_copy_d2[2]),
            .I2 (dll_step_copy_d3[3]),
            .I3 (dll_step_copy_d2[3]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:126

    GTP_LUT5CARRY /* \N17.eq_2  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N17.eq_2  (
            .COUT (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N17.co [4] ),
            .Z (),
            .CIN (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N17.co [2] ),
            .I0 (dll_step_copy_d3[4]),
            .I1 (dll_step_copy_d2[4]),
            .I2 (dll_step_copy_d3[5]),
            .I3 (dll_step_copy_d2[5]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:126

    GTP_LUT5CARRY /* \N17.eq_3  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N17.eq_3  (
            .COUT (N17),
            .Z (),
            .CIN (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N17.co [4] ),
            .I0 (dll_step_copy_d3[6]),
            .I1 (dll_step_copy_d2[6]),
            .I2 (dll_step_copy_d3[7]),
            .I3 (dll_step_copy_d2[7]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:126

    GTP_LUT4 /* N19_mux15_8 */ #(
            .INIT(16'b0111111111111111))
        N19_mux15_8 (
            .Z (_N1817),
            .I0 (dll_cnt[2]),
            .I1 (dll_cnt[1]),
            .I2 (dll_cnt[0]),
            .I3 (dll_cnt[3]));
	// LUT = (~I3)|(~I2)|(~I1)|(~I0) ;

    GTP_LUT4 /* N19_mux15_9 */ #(
            .INIT(16'b0111111111111111))
        N19_mux15_9 (
            .Z (_N1818),
            .I0 (dll_cnt[7]),
            .I1 (dll_cnt[6]),
            .I2 (dll_cnt[4]),
            .I3 (dll_cnt[8]));
	// LUT = (~I3)|(~I2)|(~I1)|(~I0) ;

    GTP_LUT5 /* N19_mux15_12 */ #(
            .INIT(32'b11111111111111110111111111111111))
        N19_mux15_12 (
            .Z (_N1821),
            .I0 (dll_cnt[5]),
            .I1 (dll_cnt[15]),
            .I2 (dll_cnt[12]),
            .I3 (dll_cnt[13]),
            .I4 (_N1818));
	// LUT = (~I3)|(~I2)|(~I1)|(~I0)|(I4) ;

    GTP_LUT5CARRY /* N21_1 */ #(
            .INIT(32'b00010001000100010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N21_1 (
            .COUT (_N583),
            .Z (N356[0]),
            .CIN (),
            .I0 (dll_cnt[0]),
            .I1 (N437),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0 & ~I1) ;
	// CARRY = I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:129

    GTP_LUT5CARRY /* N21_2 */ #(
            .INIT(32'b00010010000100100010000000100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N21_2 (
            .COUT (_N584),
            .Z (N356[1]),
            .CIN (_N583),
            .I0 (dll_cnt[0]),
            .I1 (N437),
            .I2 (dll_cnt[1]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2) | (~I0 & ~I1 & I2) ;
	// CARRY = (I0 & ~I1 & I2) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:129

    GTP_LUT5CARRY /* N21_3 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N21_3 (
            .COUT (_N585),
            .Z (N356[2]),
            .CIN (_N584),
            .I0 (),
            .I1 (dll_cnt[2]),
            .I2 (),
            .I3 (N437),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:129

    GTP_LUT5CARRY /* N21_4 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N21_4 (
            .COUT (_N586),
            .Z (N356[3]),
            .CIN (_N585),
            .I0 (),
            .I1 (dll_cnt[3]),
            .I2 (),
            .I3 (N437),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:129

    GTP_LUT5CARRY /* N21_5 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N21_5 (
            .COUT (_N587),
            .Z (N356[4]),
            .CIN (_N586),
            .I0 (),
            .I1 (dll_cnt[4]),
            .I2 (),
            .I3 (N437),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:129

    GTP_LUT5CARRY /* N21_6 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N21_6 (
            .COUT (_N588),
            .Z (N356[5]),
            .CIN (_N587),
            .I0 (),
            .I1 (dll_cnt[5]),
            .I2 (),
            .I3 (N437),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:129

    GTP_LUT5CARRY /* N21_7 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N21_7 (
            .COUT (_N589),
            .Z (N356[6]),
            .CIN (_N588),
            .I0 (),
            .I1 (dll_cnt[6]),
            .I2 (),
            .I3 (N437),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:129

    GTP_LUT5CARRY /* N21_8 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N21_8 (
            .COUT (_N590),
            .Z (N356[7]),
            .CIN (_N589),
            .I0 (),
            .I1 (dll_cnt[7]),
            .I2 (),
            .I3 (N437),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:129

    GTP_LUT5CARRY /* N21_9 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N21_9 (
            .COUT (_N591),
            .Z (N356[8]),
            .CIN (_N590),
            .I0 (),
            .I1 (dll_cnt[8]),
            .I2 (),
            .I3 (N437),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:129

    GTP_LUT5CARRY /* N21_10 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N21_10 (
            .COUT (_N592),
            .Z (N356[9]),
            .CIN (_N591),
            .I0 (),
            .I1 (dll_cnt[9]),
            .I2 (),
            .I3 (N437),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:129

    GTP_LUT5CARRY /* N21_11 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N21_11 (
            .COUT (_N593),
            .Z (N356[10]),
            .CIN (_N592),
            .I0 (),
            .I1 (dll_cnt[10]),
            .I2 (),
            .I3 (N437),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:129

    GTP_LUT5CARRY /* N21_12 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N21_12 (
            .COUT (_N594),
            .Z (N356[11]),
            .CIN (_N593),
            .I0 (),
            .I1 (dll_cnt[11]),
            .I2 (),
            .I3 (N437),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:129

    GTP_LUT5CARRY /* N21_13 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N21_13 (
            .COUT (_N595),
            .Z (N356[12]),
            .CIN (_N594),
            .I0 (),
            .I1 (dll_cnt[12]),
            .I2 (),
            .I3 (N437),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:129

    GTP_LUT5CARRY /* N21_14 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N21_14 (
            .COUT (_N596),
            .Z (N356[13]),
            .CIN (_N595),
            .I0 (),
            .I1 (dll_cnt[13]),
            .I2 (),
            .I3 (N437),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:129

    GTP_LUT5CARRY /* N21_15 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N21_15 (
            .COUT (_N597),
            .Z (N356[14]),
            .CIN (_N596),
            .I0 (),
            .I1 (dll_cnt[14]),
            .I2 (),
            .I3 (N437),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:129

    GTP_LUT5CARRY /* N21_16 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N21_16 (
            .COUT (),
            .Z (N356[15]),
            .CIN (_N597),
            .I0 (),
            .I1 (dll_cnt[15]),
            .I2 (),
            .I3 (N437),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:129

    GTP_LUT5CARRY /* \N35.fsub_1  */ #(
            .INIT(32'b01010101010101010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N35.fsub_1  (
            .COUT (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N35.co [1] ),
            .Z (N467[0]),
            .CIN (),
            .I0 (last_dll_step[1]),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0) ;
	// CARRY = I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:145

    GTP_LUT5CARRY /* \N35.fsub_2  */ #(
            .INIT(32'b10011001100110011110111011101110), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N35.fsub_2  (
            .COUT (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N35.co [2] ),
            .Z (N467[1]),
            .CIN (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N35.co [1] ),
            .I0 (last_dll_step[1]),
            .I1 (last_dll_step[2]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I0 & ~I1) | (I0 & I1) ;
	// CARRY = (I1) | (I0) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:145

    GTP_LUT5CARRY /* \N35.fsub_3  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N35.fsub_3  (
            .COUT (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N35.co [3] ),
            .Z (N467[2]),
            .CIN (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N35.co [2] ),
            .I0 (),
            .I1 (),
            .I2 (last_dll_step[3]),
            .I3 (),
            .I4 (last_dll_step[3]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:145

    GTP_LUT5CARRY /* \N35.fsub_4  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N35.fsub_4  (
            .COUT (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N35.co [4] ),
            .Z (N467[3]),
            .CIN (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N35.co [3] ),
            .I0 (),
            .I1 (),
            .I2 (last_dll_step[4]),
            .I3 (),
            .I4 (last_dll_step[4]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:145

    GTP_LUT5CARRY /* \N35.fsub_5  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N35.fsub_5  (
            .COUT (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N35.co [5] ),
            .Z (N467[4]),
            .CIN (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N35.co [4] ),
            .I0 (),
            .I1 (),
            .I2 (last_dll_step[5]),
            .I3 (),
            .I4 (last_dll_step[5]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:145

    GTP_LUT5CARRY /* \N35.fsub_6  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N35.fsub_6  (
            .COUT (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N35.co [6] ),
            .Z (N467[5]),
            .CIN (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N35.co [5] ),
            .I0 (),
            .I1 (),
            .I2 (last_dll_step[6]),
            .I3 (),
            .I4 (last_dll_step[6]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:145

    GTP_LUT5CARRY /* \N35.fsub_7  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N35.fsub_7  (
            .COUT (),
            .Z (N467[6]),
            .CIN (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N35.co [6] ),
            .I0 (),
            .I1 (),
            .I2 (last_dll_step[7]),
            .I3 (),
            .I4 (last_dll_step[7]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:145

    GTP_LUT5CARRY /* N38_2 */ #(
            .INIT(32'b01010101010101010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N38_2 (
            .COUT (_N600),
            .Z (N458[1]),
            .CIN (),
            .I0 (last_dll_step[1]),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0) ;
	// CARRY = I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:146

    GTP_LUT5CARRY /* N38_3 */ #(
            .INIT(32'b01100110011001101000100010001000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N38_3 (
            .COUT (_N601),
            .Z (N458[2]),
            .CIN (_N600),
            .I0 (last_dll_step[1]),
            .I1 (last_dll_step[2]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I0 & I1) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:146

    GTP_LUT5CARRY /* N38_4 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N38_4 (
            .COUT (_N602),
            .Z (N458[3]),
            .CIN (_N601),
            .I0 (),
            .I1 (last_dll_step[3]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:146

    GTP_LUT5CARRY /* N38_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N38_5 (
            .COUT (_N603),
            .Z (N458[4]),
            .CIN (_N602),
            .I0 (),
            .I1 (last_dll_step[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:146

    GTP_LUT5CARRY /* N38_6 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N38_6 (
            .COUT (_N604),
            .Z (N458[5]),
            .CIN (_N603),
            .I0 (),
            .I1 (last_dll_step[5]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:146

    GTP_LUT5CARRY /* N38_7 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N38_7 (
            .COUT (_N605),
            .Z (N458[6]),
            .CIN (_N604),
            .I0 (),
            .I1 (last_dll_step[6]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:146

    GTP_LUT5CARRY /* N38_8 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N38_8 (
            .COUT (),
            .Z (N458[7]),
            .CIN (_N605),
            .I0 (),
            .I1 (last_dll_step[7]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:146

    GTP_LUT5CARRY /* \N40.lt_0  */ #(
            .INIT(32'b11011111000011010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N40.lt_0  (
            .COUT (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N40.co [0] ),
            .Z (),
            .CIN (),
            .I0 (N458[0]),
            .I1 (dll_step_copy_synced[0]),
            .I2 (N458[1]),
            .I3 (dll_step_copy_synced[1]),
            .I4 (),
            .ID ());
	// LUT = (~I2 & I3) | (I1 & I3) | (~I0 & I3) | (I1 & ~I2) | (~I0 & ~I2) ;
	// CARRY = I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:155

    GTP_LUT5CARRY /* \N40.lt_1  */ #(
            .INIT(32'b11011111000011011001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N40.lt_1  (
            .COUT (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N40.co [2] ),
            .Z (),
            .CIN (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N40.co [0] ),
            .I0 (N458[2]),
            .I1 (dll_step_copy_synced[2]),
            .I2 (N458[3]),
            .I3 (dll_step_copy_synced[3]),
            .I4 (),
            .ID ());
	// LUT = (~I2 & I3) | (I1 & I3) | (~I0 & I3) | (I1 & ~I2) | (~I0 & ~I2) ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:155

    GTP_LUT5CARRY /* \N40.lt_2  */ #(
            .INIT(32'b11011111000011011001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N40.lt_2  (
            .COUT (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N40.co [4] ),
            .Z (),
            .CIN (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N40.co [2] ),
            .I0 (N458[4]),
            .I1 (dll_step_copy_synced[4]),
            .I2 (N458[5]),
            .I3 (dll_step_copy_synced[5]),
            .I4 (),
            .ID ());
	// LUT = (~I2 & I3) | (I1 & I3) | (~I0 & I3) | (I1 & ~I2) | (~I0 & ~I2) ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:155

    GTP_LUT5CARRY /* \N40.lt_3  */ #(
            .INIT(32'b11011111000011011001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N40.lt_3  (
            .COUT (N41),
            .Z (),
            .CIN (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N40.co [4] ),
            .I0 (N458[6]),
            .I1 (dll_step_copy_synced[6]),
            .I2 (N458[7]),
            .I3 (dll_step_copy_synced[7]),
            .I4 (),
            .ID ());
	// LUT = (~I2 & I3) | (I1 & I3) | (~I0 & I3) | (I1 & ~I2) | (~I0 & ~I2) ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:155

    GTP_LUT5CARRY /* \N42.lt_0  */ #(
            .INIT(32'b11011111000011010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N42.lt_0  (
            .COUT (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N42.co [0] ),
            .Z (),
            .CIN (),
            .I0 (dll_step_copy_synced[0]),
            .I1 (N458[0]),
            .I2 (dll_step_copy_synced[1]),
            .I3 (N467[0]),
            .I4 (),
            .ID ());
	// LUT = (~I2 & I3) | (I1 & I3) | (~I0 & I3) | (I1 & ~I2) | (~I0 & ~I2) ;
	// CARRY = I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:155

    GTP_LUT5CARRY /* \N42.lt_1  */ #(
            .INIT(32'b11011111000011011001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N42.lt_1  (
            .COUT (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N42.co [2] ),
            .Z (),
            .CIN (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N42.co [0] ),
            .I0 (dll_step_copy_synced[2]),
            .I1 (N467[1]),
            .I2 (dll_step_copy_synced[3]),
            .I3 (N467[2]),
            .I4 (),
            .ID ());
	// LUT = (~I2 & I3) | (I1 & I3) | (~I0 & I3) | (I1 & ~I2) | (~I0 & ~I2) ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:155

    GTP_LUT5CARRY /* \N42.lt_2  */ #(
            .INIT(32'b11011111000011011001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N42.lt_2  (
            .COUT (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N42.co [4] ),
            .Z (),
            .CIN (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N42.co [2] ),
            .I0 (dll_step_copy_synced[4]),
            .I1 (N467[3]),
            .I2 (dll_step_copy_synced[5]),
            .I3 (N467[4]),
            .I4 (),
            .ID ());
	// LUT = (~I2 & I3) | (I1 & I3) | (~I0 & I3) | (I1 & ~I2) | (~I0 & ~I2) ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:155

    GTP_LUT5CARRY /* \N42.lt_3  */ #(
            .INIT(32'b11011111000011011001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N42.lt_3  (
            .COUT (N43),
            .Z (),
            .CIN (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N42.co [4] ),
            .I0 (dll_step_copy_synced[6]),
            .I1 (N467[5]),
            .I2 (dll_step_copy_synced[7]),
            .I3 (N467[6]),
            .I4 (),
            .ID ());
	// LUT = (~I2 & I3) | (I1 & I3) | (~I0 & I3) | (I1 & ~I2) | (~I0 & ~I2) ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:155

    GTP_LUT4 /* N59_mux7_6 */ #(
            .INIT(16'b0111111111111111))
        N59_mux7_6 (
            .Z (_N1706),
            .I0 (dqs_drift_l_cnt[5]),
            .I1 (dqs_drift_l_cnt[4]),
            .I2 (dqs_drift_l_cnt[2]),
            .I3 (dqs_drift_l_cnt[3]));
	// LUT = (~I3)|(~I2)|(~I1)|(~I0) ;

    GTP_LUT5 /* N59_mux7_7 */ #(
            .INIT(32'b11111111111111110111111111111111))
        N59_mux7_7 (
            .Z (N59),
            .I0 (dqs_drift_l_cnt[7]),
            .I1 (dqs_drift_l_cnt[6]),
            .I2 (dqs_drift_l_cnt[0]),
            .I3 (dqs_drift_l_cnt[1]),
            .I4 (_N1706));
	// LUT = (~I3)|(~I2)|(~I1)|(~I0)|(I4) ;

    GTP_LUT5CARRY /* N61_1 */ #(
            .INIT(32'b01000100010001000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N61_1 (
            .COUT (_N628),
            .Z (N369[0]),
            .CIN (),
            .I0 (dqs_drift_l_cnt[0]),
            .I1 (N365),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0 & I1) ;
	// CARRY = I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:187

    GTP_LUT5CARRY /* N61_2 */ #(
            .INIT(32'b01001000010010001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N61_2 (
            .COUT (_N629),
            .Z (N369[1]),
            .CIN (_N628),
            .I0 (dqs_drift_l_cnt[0]),
            .I1 (N365),
            .I2 (dqs_drift_l_cnt[1]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & I1 & ~I2) | (~I0 & I1 & I2) ;
	// CARRY = (I0 & I1 & I2) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:187

    GTP_LUT5CARRY /* N61_3 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N61_3 (
            .COUT (_N630),
            .Z (N369[2]),
            .CIN (_N629),
            .I0 (),
            .I1 (dqs_drift_l_cnt[2]),
            .I2 (),
            .I3 (N365),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:187

    GTP_LUT5CARRY /* N61_4 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N61_4 (
            .COUT (_N631),
            .Z (N369[3]),
            .CIN (_N630),
            .I0 (),
            .I1 (dqs_drift_l_cnt[3]),
            .I2 (),
            .I3 (N365),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:187

    GTP_LUT5CARRY /* N61_5 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N61_5 (
            .COUT (_N632),
            .Z (N369[4]),
            .CIN (_N631),
            .I0 (),
            .I1 (dqs_drift_l_cnt[4]),
            .I2 (),
            .I3 (N365),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:187

    GTP_LUT5CARRY /* N61_6 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N61_6 (
            .COUT (_N633),
            .Z (N369[5]),
            .CIN (_N632),
            .I0 (),
            .I1 (dqs_drift_l_cnt[5]),
            .I2 (),
            .I3 (N365),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:187

    GTP_LUT5CARRY /* N61_7 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N61_7 (
            .COUT (_N634),
            .Z (N369[6]),
            .CIN (_N633),
            .I0 (),
            .I1 (dqs_drift_l_cnt[6]),
            .I2 (),
            .I3 (N365),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:187

    GTP_LUT5CARRY /* N61_8 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N61_8 (
            .COUT (),
            .Z (N369[7]),
            .CIN (_N634),
            .I0 (),
            .I1 (dqs_drift_l_cnt[7]),
            .I2 (),
            .I3 (N365),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:187

    GTP_LUT4 /* N76_mux7_6 */ #(
            .INIT(16'b0111111111111111))
        N76_mux7_6 (
            .Z (_N1830),
            .I0 (dqs_drift_h_cnt[5]),
            .I1 (dqs_drift_h_cnt[4]),
            .I2 (dqs_drift_h_cnt[2]),
            .I3 (dqs_drift_h_cnt[3]));
	// LUT = (~I3)|(~I2)|(~I1)|(~I0) ;

    GTP_LUT5 /* N76_mux7_7 */ #(
            .INIT(32'b11111111111111110111111111111111))
        N76_mux7_7 (
            .Z (N76),
            .I0 (dqs_drift_h_cnt[7]),
            .I1 (dqs_drift_h_cnt[6]),
            .I2 (dqs_drift_h_cnt[0]),
            .I3 (dqs_drift_h_cnt[1]),
            .I4 (_N1830));
	// LUT = (~I3)|(~I2)|(~I1)|(~I0)|(I4) ;

    GTP_LUT5CARRY /* N78_1 */ #(
            .INIT(32'b01000100010001000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N78_1 (
            .COUT (_N657),
            .Z (N375[0]),
            .CIN (),
            .I0 (dqs_drift_h_cnt[0]),
            .I1 (N371),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0 & I1) ;
	// CARRY = I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:214

    GTP_LUT5CARRY /* N78_2 */ #(
            .INIT(32'b01001000010010001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N78_2 (
            .COUT (_N658),
            .Z (N375[1]),
            .CIN (_N657),
            .I0 (dqs_drift_h_cnt[0]),
            .I1 (N371),
            .I2 (dqs_drift_h_cnt[1]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & I1 & ~I2) | (~I0 & I1 & I2) ;
	// CARRY = (I0 & I1 & I2) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:214

    GTP_LUT5CARRY /* N78_3 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N78_3 (
            .COUT (_N659),
            .Z (N375[2]),
            .CIN (_N658),
            .I0 (),
            .I1 (dqs_drift_h_cnt[2]),
            .I2 (),
            .I3 (N371),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:214

    GTP_LUT5CARRY /* N78_4 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N78_4 (
            .COUT (_N660),
            .Z (N375[3]),
            .CIN (_N659),
            .I0 (),
            .I1 (dqs_drift_h_cnt[3]),
            .I2 (),
            .I3 (N371),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:214

    GTP_LUT5CARRY /* N78_5 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N78_5 (
            .COUT (_N661),
            .Z (N375[4]),
            .CIN (_N660),
            .I0 (),
            .I1 (dqs_drift_h_cnt[4]),
            .I2 (),
            .I3 (N371),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:214

    GTP_LUT5CARRY /* N78_6 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N78_6 (
            .COUT (_N662),
            .Z (N375[5]),
            .CIN (_N661),
            .I0 (),
            .I1 (dqs_drift_h_cnt[5]),
            .I2 (),
            .I3 (N371),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:214

    GTP_LUT5CARRY /* N78_7 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N78_7 (
            .COUT (_N663),
            .Z (N375[6]),
            .CIN (_N662),
            .I0 (),
            .I1 (dqs_drift_h_cnt[6]),
            .I2 (),
            .I3 (N371),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:214

    GTP_LUT5CARRY /* N78_8 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N78_8 (
            .COUT (),
            .Z (N375[7]),
            .CIN (_N663),
            .I0 (),
            .I1 (dqs_drift_h_cnt[7]),
            .I2 (),
            .I3 (N371),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:214

    GTP_LUT4 /* N85_mux1 */ #(
            .INIT(16'b1000010000100001))
        N85_mux1 (
            .Z (N85),
            .I0 (dqs_drift_h_now[0]),
            .I1 (dqs_drift_h_last[1]),
            .I2 (dqs_drift_h_last[0]),
            .I3 (dqs_drift_h_now[1]));
	// LUT = (~I0&~I1&~I2&~I3)|(I0&~I1&I2&~I3)|(~I0&I1&~I2&I3)|(I0&I1&I2&I3) ;

    GTP_LUT5 /* N88 */ #(
            .INIT(32'b01111101101111101111111111111111))
        N88_vname (
            .Z (N88),
            .I0 (dqs_drift_l_now[1]),
            .I1 (dqs_drift_l_now[0]),
            .I2 (dqs_drift_l_last[0]),
            .I3 (dqs_drift_l_last[1]),
            .I4 (N85));
    // defparam N88_vname.orig_name = N88;
	// LUT = (~I4)|(I0&~I3)|(I1&~I2)|(~I1&I2)|(~I0&I3) ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:227

    GTP_LUT4 /* \N146_3[0]  */ #(
            .INIT(16'b0110100110010110))
        \N146_3[0]  (
            .Z (ddrphy_update_comp_val_l_d[0]),
            .I0 (dqs_drift_l_now[0]),
            .I1 (dqs_drift_l_last[1]),
            .I2 (dqs_drift_l_last[0]),
            .I3 (dqs_drift_l_now[1]));
	// LUT = (I0&~I1&~I2&~I3)|(~I0&I1&~I2&~I3)|(~I0&~I1&I2&~I3)|(I0&I1&I2&~I3)|(~I0&~I1&~I2&I3)|(I0&I1&~I2&I3)|(I0&~I1&I2&I3)|(~I0&I1&I2&I3) ;

    GTP_LUT4 /* N147_3 */ #(
            .INIT(16'b0110000000000110))
        N147_3 (
            .Z (ddrphy_update_comp_dir_l_d),
            .I0 (dqs_drift_l_now[0]),
            .I1 (dqs_drift_l_last[1]),
            .I2 (dqs_drift_l_last[0]),
            .I3 (dqs_drift_l_now[1]));
	// LUT = (I0&~I1&~I2&~I3)|(~I0&I1&~I2&~I3)|(I0&~I1&I2&I3)|(~I0&I1&I2&I3) ;

    GTP_LUT4 /* \N201_3[0]  */ #(
            .INIT(16'b0110100110010110))
        \N201_3[0]  (
            .Z (ddrphy_update_comp_val_h_d[0]),
            .I0 (dqs_drift_h_now[0]),
            .I1 (dqs_drift_h_last[1]),
            .I2 (dqs_drift_h_last[0]),
            .I3 (dqs_drift_h_now[1]));
	// LUT = (I0&~I1&~I2&~I3)|(~I0&I1&~I2&~I3)|(~I0&~I1&I2&~I3)|(I0&I1&I2&~I3)|(~I0&~I1&~I2&I3)|(I0&I1&~I2&I3)|(I0&~I1&I2&I3)|(~I0&I1&I2&I3) ;

    GTP_LUT4 /* N202_3 */ #(
            .INIT(16'b0110000000000110))
        N202_3 (
            .Z (ddrphy_update_comp_dir_h_d),
            .I0 (dqs_drift_h_now[0]),
            .I1 (dqs_drift_h_last[1]),
            .I2 (dqs_drift_h_last[0]),
            .I3 (dqs_drift_h_now[1]));
	// LUT = (I0&~I1&~I2&~I3)|(~I0&I1&~I2&~I3)|(I0&~I1&I2&I3)|(~I0&I1&I2&I3) ;

    GTP_LUT2 /* N269 */ #(
            .INIT(4'b0001))
        N269_vname (
            .Z (N269),
            .I0 (state_0),
            .I1 (ddrphy_update_done));
    // defparam N269_vname.orig_name = N269;
	// LUT = ~I0&~I1 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:442

    GTP_LUT2 /* N272 */ #(
            .INIT(4'b0100))
        N272 (
            .Z (dll_update_pos),
            .I0 (dll_update_d[2]),
            .I1 (dll_update_d[1]));
	// LUT = ~I0&I1 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:90

    GTP_LUT4 /* N292_10 */ #(
            .INIT(16'b0000000000000001))
        N292_10 (
            .Z (_N1756),
            .I0 (dll_cnt[7]),
            .I1 (dll_cnt[6]),
            .I2 (dll_cnt[4]),
            .I3 (dll_cnt[8]));
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_LUT5 /* N292_12 */ #(
            .INIT(32'b00000000000000010000000000000000))
        N292_12 (
            .Z (_N1758),
            .I0 (dll_cnt[3]),
            .I1 (dll_cnt[2]),
            .I2 (dll_cnt[0]),
            .I3 (dll_cnt[1]),
            .I4 (_N1574));
	// LUT = ~I0&~I1&~I2&~I3&I4 ;

    GTP_LUT5 /* N292_13 */ #(
            .INIT(32'b00000000000000100000000000000000))
        N292_13 (
            .Z (_N1759),
            .I0 (dll_cnt[5]),
            .I1 (dll_cnt[15]),
            .I2 (dll_cnt[12]),
            .I3 (dll_cnt[13]),
            .I4 (_N1756));
	// LUT = I0&~I1&~I2&~I3&I4 ;

    GTP_LUT4 /* N292_17 */ #(
            .INIT(16'b1000000000000000))
        N292_17 (
            .Z (_N1574),
            .I0 (dll_cnt[14]),
            .I1 (dll_cnt[11]),
            .I2 (dll_cnt[10]),
            .I3 (dll_cnt[9]));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT4 /* N310_6 */ #(
            .INIT(16'b0000001000000000))
        N310_6 (
            .Z (_N1838),
            .I0 (dqs_drift_l_cnt[6]),
            .I1 (dqs_drift_l_cnt[1]),
            .I2 (dqs_drift_l_cnt[0]),
            .I3 (dqs_drift_l_cnt[7]));
	// LUT = I0&~I1&~I2&I3 ;

    GTP_LUT5 /* N310_8 */ #(
            .INIT(32'b00000000000000100000000000000000))
        N310_8 (
            .Z (N310),
            .I0 (dqs_drift_l_cnt[3]),
            .I1 (dqs_drift_l_cnt[5]),
            .I2 (dqs_drift_l_cnt[2]),
            .I3 (dqs_drift_l_cnt[4]),
            .I4 (_N1838));
	// LUT = I0&~I1&~I2&~I3&I4 ;

    GTP_LUT4 /* N316_6 */ #(
            .INIT(16'b0000001000000000))
        N316_6 (
            .Z (_N1801),
            .I0 (dqs_drift_h_cnt[6]),
            .I1 (dqs_drift_h_cnt[1]),
            .I2 (dqs_drift_h_cnt[0]),
            .I3 (dqs_drift_h_cnt[7]));
	// LUT = I0&~I1&~I2&I3 ;

    GTP_LUT5 /* N316_8 */ #(
            .INIT(32'b00000000000000100000000000000000))
        N316_8 (
            .Z (N316),
            .I0 (dqs_drift_h_cnt[3]),
            .I1 (dqs_drift_h_cnt[5]),
            .I2 (dqs_drift_h_cnt[2]),
            .I3 (dqs_drift_h_cnt[4]),
            .I4 (_N1801));
	// LUT = I0&~I1&~I2&~I3&I4 ;

    GTP_LUT4 /* N352 */ #(
            .INIT(16'b1010101010100010))
        N352_vname (
            .Z (N352),
            .I0 (N17),
            .I1 (_N1574),
            .I2 (_N1817),
            .I3 (_N1821));
    // defparam N352_vname.orig_name = N352;
	// LUT = (I0&~I1)|(I0&I2)|(I0&I3) ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:129

    GTP_LUT4 /* N355_3 */ #(
            .INIT(16'b1111111101011101))
        N355_3 (
            .Z (N355),
            .I0 (N17),
            .I1 (dll_update_d[1]),
            .I2 (dll_update_d[2]),
            .I3 (N352));
	// LUT = (~I0)|(I3)|(I1&~I2) ;

    GTP_LUT4 /* N358_1 */ #(
            .INIT(16'b1010111000001100))
        N358_1 (
            .Z (N358),
            .I0 (_N1759),
            .I1 (dll_update_d[1]),
            .I2 (dll_update_d[2]),
            .I3 (_N1758));
	// LUT = (I1&~I2)|(I0&I3) ;

    GTP_LUT3 /* N360 */ #(
            .INIT(8'b00110010))
        N360 (
            .Z (_N0),
            .I0 (N41),
            .I1 (update_start),
            .I2 (N43));
	// LUT = (I0&~I1)|(~I1&I2) ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:156

    GTP_LUT5 /* N365 */ #(
            .INIT(32'b10000010010000010000000000000000))
        N365_vname (
            .Z (N365),
            .I0 (dqs_drift_l_d1[1]),
            .I1 (dqs_drift_l_d1[0]),
            .I2 (dqs_drift_l[0]),
            .I3 (dqs_drift_l[1]),
            .I4 (N59));
    // defparam N365_vname.orig_name = N365;
	// LUT = (~I0&~I1&~I2&~I3&I4)|(~I0&I1&I2&~I3&I4)|(I0&~I1&~I2&I3&I4)|(I0&I1&I2&I3&I4) ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:187

    GTP_LUT5 /* N368 */ #(
            .INIT(32'b11111111111111110111110110111110))
        N368_vname (
            .Z (N368),
            .I0 (dqs_drift_l_d1[1]),
            .I1 (dqs_drift_l_d1[0]),
            .I2 (dqs_drift_l[0]),
            .I3 (dqs_drift_l[1]),
            .I4 (N59));
    // defparam N368_vname.orig_name = N368;
	// LUT = (I4)|(I0&~I3)|(I1&~I2)|(~I1&I2)|(~I0&I3) ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:179

    GTP_LUT5 /* N371 */ #(
            .INIT(32'b10000010010000010000000000000000))
        N371_vname (
            .Z (N371),
            .I0 (dqs_drift_h_d1[1]),
            .I1 (dqs_drift_h_d1[0]),
            .I2 (dqs_drift_h[0]),
            .I3 (dqs_drift_h[1]),
            .I4 (N76));
    // defparam N371_vname.orig_name = N371;
	// LUT = (~I0&~I1&~I2&~I3&I4)|(~I0&I1&I2&~I3&I4)|(I0&~I1&~I2&I3&I4)|(I0&I1&I2&I3&I4) ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:214

    GTP_LUT5 /* N374 */ #(
            .INIT(32'b11111111111111110111110110111110))
        N374_vname (
            .Z (N374),
            .I0 (dqs_drift_h_d1[1]),
            .I1 (dqs_drift_h_d1[0]),
            .I2 (dqs_drift_h[0]),
            .I3 (dqs_drift_h[1]),
            .I4 (N76));
    // defparam N374_vname.orig_name = N374;
	// LUT = (I4)|(I0&~I3)|(I1&~I2)|(~I1&I2)|(~I0&I3) ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:206

    GTP_LUT2 /* N376 */ #(
            .INIT(4'b0100))
        N376 (
            .Z (_N1),
            .I0 (update_start),
            .I1 (N88));
	// LUT = ~I0&I1 ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:229

    GTP_LUT2 /* N380_1 */ #(
            .INIT(4'b1000))
        N380_1 (
            .Z (N394),
            .I0 (ddr_init_done),
            .I1 (state_0));
	// LUT = I0&I1 ;

    GTP_LUT3 /* N385 */ #(
            .INIT(8'b10000000))
        N385 (
            .Z (N395[0]),
            .I0 (dqs_drift_req),
            .I1 (ddr_init_done),
            .I2 (state_0));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* N403 */ #(
            .INIT(8'b10110000))
        N403_vname (
            .Z (N403),
            .I0 (dqs_drift_req),
            .I1 (ddr_init_done),
            .I2 (state_0));
    // defparam N403_vname.orig_name = N403;
	// LUT = (~I1&I2)|(I0&I2) ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    GTP_LUT3 /* N437 */ #(
            .INIT(8'b00101111))
        N437_vname (
            .Z (N437),
            .I0 (dll_update_d[1]),
            .I1 (dll_update_d[2]),
            .I2 (N352));
    // defparam N437_vname.orig_name = N437;
	// LUT = (~I2)|(I0&~I1) ;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    GTP_DFF_CE /* ddrphy_update_comp_dir_h */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        ddrphy_update_comp_dir_h_vname (
            .Q (ddrphy_update_comp_dir_h),
            .C (N0),
            .CE (N395[0]),
            .CLK (rclk),
            .D (ddrphy_update_comp_dir_h_d));
    // defparam ddrphy_update_comp_dir_h_vname.orig_name = ddrphy_update_comp_dir_h;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    GTP_DFF_CE /* ddrphy_update_comp_dir_l */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        ddrphy_update_comp_dir_l_vname (
            .Q (ddrphy_update_comp_dir_l),
            .C (N0),
            .CE (N395[0]),
            .CLK (rclk),
            .D (ddrphy_update_comp_dir_l_d));
    // defparam ddrphy_update_comp_dir_l_vname.orig_name = ddrphy_update_comp_dir_l;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    GTP_DFF_CE /* \ddrphy_update_comp_val_h[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ddrphy_update_comp_val_h[0]  (
            .Q (ddrphy_update_comp_val_h[0]),
            .C (N0),
            .CE (N395[0]),
            .CLK (rclk),
            .D (ddrphy_update_comp_val_h_d[0]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    GTP_DFF_CE /* \ddrphy_update_comp_val_l[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ddrphy_update_comp_val_l[0]  (
            .Q (ddrphy_update_comp_val_l[0]),
            .C (N0),
            .CE (N395[0]),
            .CLK (rclk),
            .D (ddrphy_update_comp_val_l_d[0]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    GTP_DFF_CE /* \ddrphy_update_type[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ddrphy_update_type[0]  (
            .Q (ddrphy_update_type[0]),
            .C (N0),
            .CE (N394),
            .CLK (rclk),
            .D (dqs_drift_req));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    GTP_LUT2 /* \ddrphy_update_type[1:0]107  */ #(
            .INIT(4'b0001))
        \ddrphy_update_type[1:0]107  (
            .Z (_N1366),
            .I0 (dll_req),
            .I1 (dqs_drift_req));
	// LUT = ~I0&~I1 ;

    GTP_DFF_PE /* \ddrphy_update_type[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \ddrphy_update_type[1]  (
            .Q (ddrphy_update_type[1]),
            .CE (N394),
            .CLK (rclk),
            .D (_N1366),
            .P (N0));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    GTP_DFF_CE /* \dll_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_cnt[0]  (
            .Q (dll_cnt[0]),
            .C (N0),
            .CE (N355),
            .CLK (rclk),
            .D (N356[0]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    GTP_DFF_CE /* \dll_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_cnt[1]  (
            .Q (dll_cnt[1]),
            .C (N0),
            .CE (N355),
            .CLK (rclk),
            .D (N356[1]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    GTP_DFF_CE /* \dll_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_cnt[2]  (
            .Q (dll_cnt[2]),
            .C (N0),
            .CE (N355),
            .CLK (rclk),
            .D (N356[2]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    GTP_DFF_CE /* \dll_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_cnt[3]  (
            .Q (dll_cnt[3]),
            .C (N0),
            .CE (N355),
            .CLK (rclk),
            .D (N356[3]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    GTP_DFF_CE /* \dll_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_cnt[4]  (
            .Q (dll_cnt[4]),
            .C (N0),
            .CE (N355),
            .CLK (rclk),
            .D (N356[4]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    GTP_DFF_CE /* \dll_cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_cnt[5]  (
            .Q (dll_cnt[5]),
            .C (N0),
            .CE (N355),
            .CLK (rclk),
            .D (N356[5]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    GTP_DFF_CE /* \dll_cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_cnt[6]  (
            .Q (dll_cnt[6]),
            .C (N0),
            .CE (N355),
            .CLK (rclk),
            .D (N356[6]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    GTP_DFF_CE /* \dll_cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_cnt[7]  (
            .Q (dll_cnt[7]),
            .C (N0),
            .CE (N355),
            .CLK (rclk),
            .D (N356[7]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    GTP_DFF_CE /* \dll_cnt[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_cnt[8]  (
            .Q (dll_cnt[8]),
            .C (N0),
            .CE (N355),
            .CLK (rclk),
            .D (N356[8]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    GTP_DFF_CE /* \dll_cnt[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_cnt[9]  (
            .Q (dll_cnt[9]),
            .C (N0),
            .CE (N355),
            .CLK (rclk),
            .D (N356[9]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    GTP_DFF_CE /* \dll_cnt[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_cnt[10]  (
            .Q (dll_cnt[10]),
            .C (N0),
            .CE (N355),
            .CLK (rclk),
            .D (N356[10]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    GTP_DFF_CE /* \dll_cnt[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_cnt[11]  (
            .Q (dll_cnt[11]),
            .C (N0),
            .CE (N355),
            .CLK (rclk),
            .D (N356[11]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    GTP_DFF_CE /* \dll_cnt[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_cnt[12]  (
            .Q (dll_cnt[12]),
            .C (N0),
            .CE (N355),
            .CLK (rclk),
            .D (N356[12]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    GTP_DFF_CE /* \dll_cnt[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_cnt[13]  (
            .Q (dll_cnt[13]),
            .C (N0),
            .CE (N355),
            .CLK (rclk),
            .D (N356[13]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    GTP_DFF_CE /* \dll_cnt[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_cnt[14]  (
            .Q (dll_cnt[14]),
            .C (N0),
            .CE (N355),
            .CLK (rclk),
            .D (N356[14]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    GTP_DFF_CE /* \dll_cnt[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_cnt[15]  (
            .Q (dll_cnt[15]),
            .C (N0),
            .CE (N355),
            .CLK (rclk),
            .D (N356[15]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    GTP_DFF_C /* dll_req */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dll_req_vname (
            .Q (dll_req),
            .C (N0),
            .CLK (rclk),
            .D (_N0));
    // defparam dll_req_vname.orig_name = dll_req;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:148

    GTP_DFF_C /* \dll_step_copy_d1[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_d1[0]  (
            .Q (dll_step_copy_d1[0]),
            .C (N0),
            .CLK (rclk),
            .D (dll_step_copy[0]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    GTP_DFF_C /* \dll_step_copy_d1[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_d1[1]  (
            .Q (dll_step_copy_d1[1]),
            .C (N0),
            .CLK (rclk),
            .D (dll_step_copy[1]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    GTP_DFF_C /* \dll_step_copy_d1[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_d1[2]  (
            .Q (dll_step_copy_d1[2]),
            .C (N0),
            .CLK (rclk),
            .D (dll_step_copy[2]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    GTP_DFF_C /* \dll_step_copy_d1[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_d1[3]  (
            .Q (dll_step_copy_d1[3]),
            .C (N0),
            .CLK (rclk),
            .D (dll_step_copy[3]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    GTP_DFF_C /* \dll_step_copy_d1[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_d1[4]  (
            .Q (dll_step_copy_d1[4]),
            .C (N0),
            .CLK (rclk),
            .D (dll_step_copy[4]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    GTP_DFF_C /* \dll_step_copy_d1[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_d1[5]  (
            .Q (dll_step_copy_d1[5]),
            .C (N0),
            .CLK (rclk),
            .D (dll_step_copy[5]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    GTP_DFF_C /* \dll_step_copy_d1[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_d1[6]  (
            .Q (dll_step_copy_d1[6]),
            .C (N0),
            .CLK (rclk),
            .D (dll_step_copy[6]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    GTP_DFF_C /* \dll_step_copy_d1[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_d1[7]  (
            .Q (dll_step_copy_d1[7]),
            .C (N0),
            .CLK (rclk),
            .D (dll_step_copy[7]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    GTP_DFF_C /* \dll_step_copy_d2[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_d2[0]  (
            .Q (dll_step_copy_d2[0]),
            .C (N0),
            .CLK (rclk),
            .D (dll_step_copy_d1[0]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    GTP_DFF_C /* \dll_step_copy_d2[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_d2[1]  (
            .Q (dll_step_copy_d2[1]),
            .C (N0),
            .CLK (rclk),
            .D (dll_step_copy_d1[1]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    GTP_DFF_C /* \dll_step_copy_d2[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_d2[2]  (
            .Q (dll_step_copy_d2[2]),
            .C (N0),
            .CLK (rclk),
            .D (dll_step_copy_d1[2]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    GTP_DFF_C /* \dll_step_copy_d2[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_d2[3]  (
            .Q (dll_step_copy_d2[3]),
            .C (N0),
            .CLK (rclk),
            .D (dll_step_copy_d1[3]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    GTP_DFF_C /* \dll_step_copy_d2[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_d2[4]  (
            .Q (dll_step_copy_d2[4]),
            .C (N0),
            .CLK (rclk),
            .D (dll_step_copy_d1[4]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    GTP_DFF_C /* \dll_step_copy_d2[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_d2[5]  (
            .Q (dll_step_copy_d2[5]),
            .C (N0),
            .CLK (rclk),
            .D (dll_step_copy_d1[5]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    GTP_DFF_C /* \dll_step_copy_d2[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_d2[6]  (
            .Q (dll_step_copy_d2[6]),
            .C (N0),
            .CLK (rclk),
            .D (dll_step_copy_d1[6]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    GTP_DFF_C /* \dll_step_copy_d2[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_d2[7]  (
            .Q (dll_step_copy_d2[7]),
            .C (N0),
            .CLK (rclk),
            .D (dll_step_copy_d1[7]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    GTP_DFF_C /* \dll_step_copy_d3[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_d3[0]  (
            .Q (dll_step_copy_d3[0]),
            .C (N0),
            .CLK (rclk),
            .D (dll_step_copy_d2[0]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    GTP_DFF_C /* \dll_step_copy_d3[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_d3[1]  (
            .Q (dll_step_copy_d3[1]),
            .C (N0),
            .CLK (rclk),
            .D (dll_step_copy_d2[1]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    GTP_DFF_C /* \dll_step_copy_d3[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_d3[2]  (
            .Q (dll_step_copy_d3[2]),
            .C (N0),
            .CLK (rclk),
            .D (dll_step_copy_d2[2]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    GTP_DFF_C /* \dll_step_copy_d3[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_d3[3]  (
            .Q (dll_step_copy_d3[3]),
            .C (N0),
            .CLK (rclk),
            .D (dll_step_copy_d2[3]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    GTP_DFF_C /* \dll_step_copy_d3[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_d3[4]  (
            .Q (dll_step_copy_d3[4]),
            .C (N0),
            .CLK (rclk),
            .D (dll_step_copy_d2[4]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    GTP_DFF_C /* \dll_step_copy_d3[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_d3[5]  (
            .Q (dll_step_copy_d3[5]),
            .C (N0),
            .CLK (rclk),
            .D (dll_step_copy_d2[5]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    GTP_DFF_C /* \dll_step_copy_d3[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_d3[6]  (
            .Q (dll_step_copy_d3[6]),
            .C (N0),
            .CLK (rclk),
            .D (dll_step_copy_d2[6]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    GTP_DFF_C /* \dll_step_copy_d3[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_d3[7]  (
            .Q (dll_step_copy_d3[7]),
            .C (N0),
            .CLK (rclk),
            .D (dll_step_copy_d2[7]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    GTP_DFF_CE /* \dll_step_copy_synced[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_synced[0]  (
            .Q (dll_step_copy_synced[0]),
            .C (N0),
            .CE (N358),
            .CLK (rclk),
            .D (dll_step_copy_d2[0]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:135

    GTP_DFF_CE /* \dll_step_copy_synced[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_synced[1]  (
            .Q (dll_step_copy_synced[1]),
            .C (N0),
            .CE (N358),
            .CLK (rclk),
            .D (dll_step_copy_d2[1]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:135

    GTP_DFF_CE /* \dll_step_copy_synced[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_synced[2]  (
            .Q (dll_step_copy_synced[2]),
            .C (N0),
            .CE (N358),
            .CLK (rclk),
            .D (dll_step_copy_d2[2]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:135

    GTP_DFF_CE /* \dll_step_copy_synced[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_synced[3]  (
            .Q (dll_step_copy_synced[3]),
            .C (N0),
            .CE (N358),
            .CLK (rclk),
            .D (dll_step_copy_d2[3]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:135

    GTP_DFF_CE /* \dll_step_copy_synced[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_synced[4]  (
            .Q (dll_step_copy_synced[4]),
            .C (N0),
            .CE (N358),
            .CLK (rclk),
            .D (dll_step_copy_d2[4]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:135

    GTP_DFF_CE /* \dll_step_copy_synced[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_synced[5]  (
            .Q (dll_step_copy_synced[5]),
            .C (N0),
            .CE (N358),
            .CLK (rclk),
            .D (dll_step_copy_d2[5]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:135

    GTP_DFF_CE /* \dll_step_copy_synced[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_synced[6]  (
            .Q (dll_step_copy_synced[6]),
            .C (N0),
            .CE (N358),
            .CLK (rclk),
            .D (dll_step_copy_d2[6]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:135

    GTP_DFF_CE /* \dll_step_copy_synced[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_synced[7]  (
            .Q (dll_step_copy_synced[7]),
            .C (N0),
            .CE (N358),
            .CLK (rclk),
            .D (dll_step_copy_d2[7]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:135

    GTP_DFF_C /* \dll_update_d[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_update_d[0]  (
            .Q (dll_update_d[0]),
            .C (N0),
            .CLK (rclk),
            .D (dll_update_n));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:82

    GTP_DFF_C /* \dll_update_d[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_update_d[1]  (
            .Q (dll_update_d[1]),
            .C (N0),
            .CLK (rclk),
            .D (dll_update_d[0]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:82

    GTP_DFF_C /* \dll_update_d[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_update_d[2]  (
            .Q (dll_update_d[2]),
            .C (N0),
            .CLK (rclk),
            .D (dll_update_d[1]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:82

    GTP_DFF_CE /* \dqs_drift_h_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_h_cnt[0]  (
            .Q (dqs_drift_h_cnt[0]),
            .C (N0),
            .CE (N374),
            .CLK (rclk),
            .D (N375[0]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:206

    GTP_DFF_CE /* \dqs_drift_h_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_h_cnt[1]  (
            .Q (dqs_drift_h_cnt[1]),
            .C (N0),
            .CE (N374),
            .CLK (rclk),
            .D (N375[1]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:206

    GTP_DFF_CE /* \dqs_drift_h_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_h_cnt[2]  (
            .Q (dqs_drift_h_cnt[2]),
            .C (N0),
            .CE (N374),
            .CLK (rclk),
            .D (N375[2]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:206

    GTP_DFF_CE /* \dqs_drift_h_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_h_cnt[3]  (
            .Q (dqs_drift_h_cnt[3]),
            .C (N0),
            .CE (N374),
            .CLK (rclk),
            .D (N375[3]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:206

    GTP_DFF_CE /* \dqs_drift_h_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_h_cnt[4]  (
            .Q (dqs_drift_h_cnt[4]),
            .C (N0),
            .CE (N374),
            .CLK (rclk),
            .D (N375[4]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:206

    GTP_DFF_CE /* \dqs_drift_h_cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_h_cnt[5]  (
            .Q (dqs_drift_h_cnt[5]),
            .C (N0),
            .CE (N374),
            .CLK (rclk),
            .D (N375[5]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:206

    GTP_DFF_CE /* \dqs_drift_h_cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_h_cnt[6]  (
            .Q (dqs_drift_h_cnt[6]),
            .C (N0),
            .CE (N374),
            .CLK (rclk),
            .D (N375[6]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:206

    GTP_DFF_CE /* \dqs_drift_h_cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_h_cnt[7]  (
            .Q (dqs_drift_h_cnt[7]),
            .C (N0),
            .CE (N374),
            .CLK (rclk),
            .D (N375[7]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:206

    GTP_DFF_C /* \dqs_drift_h_d1[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_h_d1[0]  (
            .Q (dqs_drift_h_d1[0]),
            .C (N0),
            .CLK (rclk),
            .D (dqs_drift_h[0]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:193

    GTP_DFF_C /* \dqs_drift_h_d1[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_h_d1[1]  (
            .Q (dqs_drift_h_d1[1]),
            .C (N0),
            .CLK (rclk),
            .D (dqs_drift_h[1]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:193

    GTP_DFF_CE /* \dqs_drift_h_last[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_h_last[0]  (
            .Q (dqs_drift_h_last[0]),
            .C (N0),
            .CE (N403),
            .CLK (rclk),
            .D (dqs_drift_h_now[0]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    GTP_DFF_CE /* \dqs_drift_h_last[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_h_last[1]  (
            .Q (dqs_drift_h_last[1]),
            .C (N0),
            .CE (N403),
            .CLK (rclk),
            .D (dqs_drift_h_now[1]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    GTP_DFF_CE /* \dqs_drift_h_now[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_h_now[0]  (
            .Q (dqs_drift_h_now[0]),
            .C (N0),
            .CE (N316),
            .CLK (rclk),
            .D (dqs_drift_h_d1[0]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:193

    GTP_DFF_CE /* \dqs_drift_h_now[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_h_now[1]  (
            .Q (dqs_drift_h_now[1]),
            .C (N0),
            .CE (N316),
            .CLK (rclk),
            .D (dqs_drift_h_d1[1]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:193

    GTP_DFF_CE /* \dqs_drift_l_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_l_cnt[0]  (
            .Q (dqs_drift_l_cnt[0]),
            .C (N0),
            .CE (N368),
            .CLK (rclk),
            .D (N369[0]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:179

    GTP_DFF_CE /* \dqs_drift_l_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_l_cnt[1]  (
            .Q (dqs_drift_l_cnt[1]),
            .C (N0),
            .CE (N368),
            .CLK (rclk),
            .D (N369[1]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:179

    GTP_DFF_CE /* \dqs_drift_l_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_l_cnt[2]  (
            .Q (dqs_drift_l_cnt[2]),
            .C (N0),
            .CE (N368),
            .CLK (rclk),
            .D (N369[2]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:179

    GTP_DFF_CE /* \dqs_drift_l_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_l_cnt[3]  (
            .Q (dqs_drift_l_cnt[3]),
            .C (N0),
            .CE (N368),
            .CLK (rclk),
            .D (N369[3]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:179

    GTP_DFF_CE /* \dqs_drift_l_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_l_cnt[4]  (
            .Q (dqs_drift_l_cnt[4]),
            .C (N0),
            .CE (N368),
            .CLK (rclk),
            .D (N369[4]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:179

    GTP_DFF_CE /* \dqs_drift_l_cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_l_cnt[5]  (
            .Q (dqs_drift_l_cnt[5]),
            .C (N0),
            .CE (N368),
            .CLK (rclk),
            .D (N369[5]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:179

    GTP_DFF_CE /* \dqs_drift_l_cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_l_cnt[6]  (
            .Q (dqs_drift_l_cnt[6]),
            .C (N0),
            .CE (N368),
            .CLK (rclk),
            .D (N369[6]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:179

    GTP_DFF_CE /* \dqs_drift_l_cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_l_cnt[7]  (
            .Q (dqs_drift_l_cnt[7]),
            .C (N0),
            .CE (N368),
            .CLK (rclk),
            .D (N369[7]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:179

    GTP_DFF_C /* \dqs_drift_l_d1[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_l_d1[0]  (
            .Q (dqs_drift_l_d1[0]),
            .C (N0),
            .CLK (rclk),
            .D (dqs_drift_l[0]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:166

    GTP_DFF_C /* \dqs_drift_l_d1[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_l_d1[1]  (
            .Q (dqs_drift_l_d1[1]),
            .C (N0),
            .CLK (rclk),
            .D (dqs_drift_l[1]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:166

    GTP_DFF_CE /* \dqs_drift_l_last[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_l_last[0]  (
            .Q (dqs_drift_l_last[0]),
            .C (N0),
            .CE (N403),
            .CLK (rclk),
            .D (dqs_drift_l_now[0]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    GTP_DFF_CE /* \dqs_drift_l_last[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_l_last[1]  (
            .Q (dqs_drift_l_last[1]),
            .C (N0),
            .CE (N403),
            .CLK (rclk),
            .D (dqs_drift_l_now[1]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    GTP_DFF_CE /* \dqs_drift_l_now[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_l_now[0]  (
            .Q (dqs_drift_l_now[0]),
            .C (N0),
            .CE (N310),
            .CLK (rclk),
            .D (dqs_drift_l_d1[0]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:166

    GTP_DFF_CE /* \dqs_drift_l_now[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_l_now[1]  (
            .Q (dqs_drift_l_now[1]),
            .C (N0),
            .CE (N310),
            .CLK (rclk),
            .D (dqs_drift_l_d1[1]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:166

    GTP_DFF_C /* dqs_drift_req */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dqs_drift_req_vname (
            .Q (dqs_drift_req),
            .C (N0),
            .CLK (rclk),
            .D (_N1));
    // defparam dqs_drift_req_vname.orig_name = dqs_drift_req;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:220

    GTP_DFF_CE /* \last_dll_step[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \last_dll_step[0]  (
            .Q (N458[0]),
            .C (N0),
            .CE (dll_update_pos),
            .CLK (rclk),
            .D (dll_step_copy[0]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:92

    GTP_DFF_CE /* \last_dll_step[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \last_dll_step[1]  (
            .Q (last_dll_step[1]),
            .C (N0),
            .CE (dll_update_pos),
            .CLK (rclk),
            .D (dll_step_copy[1]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:92

    GTP_DFF_CE /* \last_dll_step[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \last_dll_step[2]  (
            .Q (last_dll_step[2]),
            .C (N0),
            .CE (dll_update_pos),
            .CLK (rclk),
            .D (dll_step_copy[2]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:92

    GTP_DFF_CE /* \last_dll_step[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \last_dll_step[3]  (
            .Q (last_dll_step[3]),
            .C (N0),
            .CE (dll_update_pos),
            .CLK (rclk),
            .D (dll_step_copy[3]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:92

    GTP_DFF_CE /* \last_dll_step[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \last_dll_step[4]  (
            .Q (last_dll_step[4]),
            .C (N0),
            .CE (dll_update_pos),
            .CLK (rclk),
            .D (dll_step_copy[4]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:92

    GTP_DFF_CE /* \last_dll_step[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \last_dll_step[5]  (
            .Q (last_dll_step[5]),
            .C (N0),
            .CE (dll_update_pos),
            .CLK (rclk),
            .D (dll_step_copy[5]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:92

    GTP_DFF_CE /* \last_dll_step[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \last_dll_step[6]  (
            .Q (last_dll_step[6]),
            .C (N0),
            .CE (dll_update_pos),
            .CLK (rclk),
            .D (dll_step_copy[6]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:92

    GTP_DFF_CE /* \last_dll_step[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \last_dll_step[7]  (
            .Q (last_dll_step[7]),
            .C (N0),
            .CE (dll_update_pos),
            .CLK (rclk),
            .D (dll_step_copy[7]));
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:92

    GTP_DFF_P /* state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_0_vname (
            .Q (state_0),
            .CLK (rclk),
            .D (_N1686),
            .P (N0));
    // defparam state_0_vname.orig_name = state_0;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:374

    GTP_LUT5 /* \state_0_ce_mux[0]_1  */ #(
            .INIT(32'b01010111111111110000001010101010))
        \state_0_ce_mux[0]_1  (
            .Z (_N1686),
            .I0 (state_0),
            .I1 (dqs_drift_req),
            .I2 (dll_req),
            .I3 (ddr_init_done),
            .I4 (ddrphy_update_done));
	// LUT = (I0&~I3)|(~I0&I4)|(I0&~I1&~I2) ;

    GTP_DFF_C /* update_start */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        update_start_vname (
            .Q (update_start),
            .C (N0),
            .CLK (rclk),
            .D (N269));
    // defparam update_start_vname.orig_name = update_start;
	// ../../../rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:435


endmodule


module ipsl_hmic_h_phy_io_v1_1
(
    input [1:0] ddrphy_update_comp_val_h,
    input [1:0] ddrphy_update_comp_val_l,
    input [1:0] ddrphy_update_type,
    input [31:0] dfi_address,
    input [5:0] dfi_bank,
    input [1:0] dfi_cas_n,
    input [1:0] dfi_cke,
    input [1:0] dfi_cs,
    input [4:0] dfi_frequency,
    input [3:0] dfi_lp_wakeup,
    input [1:0] dfi_odt,
    input [1:0] dfi_ras_n,
    input [3:0] dfi_rddata_en,
    input [1:0] dfi_reset_n,
    input [1:0] dfi_we_n,
    input [63:0] dfi_wrdata,
    input [3:0] dfi_wrdata_en,
    input [7:0] dfi_wrdata_mask,
    input [11:0] paddr,
    input [31:0] pwdata,
    input ddrphy_rst,
    input ddrphy_rst_ack,
    input ddrphy_update,
    input ddrphy_update_comp_dir_h,
    input ddrphy_update_comp_dir_l,
    input dfi_ctrlupd_req,
    input dfi_dram_clk_disable,
    input dfi_init_start,
    input dfi_lp_req,
    input dfi_phyupd_ack,
    input dll_update_ack,
    input dll_update_n,
    input pad_loop_in,
    input pad_loop_in_h,
    input pclk,
    input penable,
    input pll_clk,
    input preset,
    input pwrite,
    input srb_dqs_rst,
    input srb_dqs_rst_training,
    input srb_iol_rst,
    input srb_rst_dll,
    output [1:0] dfi_phyupd_type,
    output [63:0] dfi_rddata,
    output [3:0] dfi_rddata_valid,
    output [7:0] dll_step_copy,
    output [1:0] dqs_drift_h,
    output [1:0] dqs_drift_l,
    output [15:0] pad_addr_ch0,
    output [2:0] pad_ba_ch0,
    output [1:0] pad_dm_rdqs_ch0,
    output ddrphy_rst_req,
    output ddrphy_update_done,
    output dfi_ctrlupd_ack,
    output dfi_init_complete,
    output dfi_lp_ack,
    output dfi_phyupd_req,
    output dll_lock,
    output dll_update_req,
    output ioclk_div,
    output pad_casn_ch0,
    output pad_cke_ch0,
    output pad_csn_ch0,
    output pad_ddr_clk_w,
    output pad_ddr_clkn_w,
    output pad_loop_out,
    output pad_loop_out_h,
    output pad_odt_ch0,
    output pad_rasn_ch0,
    output pad_rstn_ch0,
    output pad_wen_ch0,
    inout [15:0] pad_dq_ch0,
    inout [1:0] pad_dqs_ch0,
    inout [1:0] pad_dqsn_ch0
);
    wire [7:0] N239;
    wire [7:0] N251;
    wire [7:0] N263;
    wire [7:0] N275;
    wire [7:0] N287;
    wire [7:0] N303;
    wire [7:0] N315;
    wire [7:0] N327;
    wire [7:0] N381;
    wire [7:0] N393;
    wire [7:0] N405;
    wire [7:0] N421;
    wire [7:0] N433;
    wire [7:0] N445;
    wire [7:0] N457;
    wire [7:0] N469;
    wire [15:0] addr_do;
    wire [15:0] addr_to;
    wire [2:0] ba_do;
    wire [2:0] ba_to;
    wire [59:0] buffer_clk_sys;
    wire buffer_dll_clk_input;
    wire buffer_dll_freeze;
    wire [4:0] buffer_dqs_clk_regional;
    wire [11:0] buffer_dqs_dqs_gate_ctrl;
    wire [3:0] buffer_dqs_dqs_gate_ctrl_tf2;
    wire [2:0] buffer_dqs_gatei;
    wire [8:0] buffer_dqs_rdel_ctrl;
    wire [8:0] buffer_dqs_read_clk_ctrl;
    wire [4:0] buffer_dqs_rst;
    wire [4:0] buffer_dqs_rst_training_n;
    wire [8:0] buffer_dqs_wl_ctrl;
    wire [23:0] buffer_dqs_wl_step;
    wire [59:0] buffer_iol_ce;
    wire [179:0] buffer_iol_iodly_ctrl;
    wire [59:0] buffer_iol_lrs;
    wire [59:0] buffer_iol_lrs_regional;
    wire [59:0] buffer_iol_mipi_sw_dyn_i;
    wire [91:0] buffer_iol_ts_ctrl_tf2;
    wire [2:0] buffer_iol_ts_ctrl_tf3;
    wire [51:0] buffer_iol_ts_ctrl_tf4;
    wire [183:0] buffer_iol_tx_data_tf4;
    wire [6:0] buffer_iol_tx_data_tf7;
    wire [103:0] buffer_iol_tx_data_tf8;
    wire buffer_mem_rst_en;
    wire buffer_rst_dll;
    wire buffer_update_n;
    wire casn_do;
    wire casn_to;
    wire ck_do;
    wire ck_to;
    wire cke_do;
    wire cke_to;
    wire csn_do;
    wire csn_to;
    wire ddrphy_dgts_h;
    wire ddrphy_dgts_l;
    wire [7:0] ddrphy_dll_step;
    wire [1:0] ddrphy_dqs_gate_ctrl_h;
    wire [1:0] ddrphy_dqs_gate_ctrl_l;
    wire ddrphy_gatei_h;
    wire ddrphy_gatei_l;
    wire ddrphy_rdel_ov_h;
    wire ddrphy_rdel_ov_l;
    wire [2:0] ddrphy_rdqs_step_h;
    wire [2:0] ddrphy_rdqs_step_l;
    wire [2:0] ddrphy_read_clk_ctrl_h;
    wire [2:0] ddrphy_read_clk_ctrl_l;
    wire ddrphy_read_valid_h;
    wire ddrphy_read_valid_l;
    wire [2:0] ddrphy_wl_ctrl_h;
    wire [2:0] ddrphy_wl_ctrl_l;
    wire ddrphy_wl_ov_h;
    wire ddrphy_wl_ov_l;
    wire [7:0] ddrphy_wl_step_h;
    wire [7:0] ddrphy_wl_step_l;
    wire dfi_error;
    wire [2:0] dfi_error_info;
    wire dm_do_0;
    wire dm_do_1;
    wire dm_to_0;
    wire dm_to_1;
    wire [15:0] dq_di;
    wire [15:0] dq_do;
    wire [15:0] dq_to;
    wire dqs0_clk_r;
    wire dqs1_clk_r;
    wire dqs_90_0;
    wire dqs_90_1;
    wire dqs_ca_clk_r_01;
    wire dqs_ca_clk_r_03;
    wire dqs_ca_clk_r_04;
    wire dqs_clkw290_0;
    wire dqs_clkw290_1;
    wire dqs_clkw290_ca_01;
    wire dqs_clkw290_ca_03;
    wire dqs_clkw290_ca_04;
    wire dqs_clkw_0;
    wire dqs_clkw_1;
    wire dqs_clkw_ca_01;
    wire dqs_clkw_ca_03;
    wire dqs_clkw_ca_04;
    wire dqs_di_0;
    wire dqs_di_1;
    wire dqs_do_0;
    wire dqs_do_1;
    wire [31:0] dqs_dq_w_0;
    wire [31:0] dqs_dq_w_1;
    wire [15:0] dqs_dq_w_en_0;
    wire [15:0] dqs_dq_w_en_1;
    wire [3:0] dqs_dqs_w_0;
    wire [3:0] dqs_dqs_w_1;
    wire [1:0] dqs_dqs_w_en_0;
    wire [1:0] dqs_dqs_w_en_1;
    wire dqs_gate_to_loop_0;
    wire dqs_gate_to_loop_0_in;
    wire dqs_gate_to_loop_1;
    wire dqs_gate_to_loop_1_in;
    wire [2:0] dqs_ififo_rpoint_0;
    wire [2:0] dqs_ififo_rpoint_1;
    wire [2:0] dqs_ififo_wpoint_0;
    wire [2:0] dqs_ififo_wpoint_1;
    wire dqs_to_0;
    wire dqs_to_1;
    wire ioclk_01;
    wire ioclk_02;
    wire iol_iddr3_di;
    wire iol_iddr4_di;
    wire iol_iddr5_di;
    wire iol_iddr6_di;
    wire iol_iddr7_di;
    wire iol_iddr10_di;
    wire iol_iddr11_di;
    wire iol_iddr12_di;
    wire iol_iddr27_di;
    wire iol_iddr28_di;
    wire iol_iddr29_di;
    wire iol_iddr32_di;
    wire iol_iddr33_di;
    wire iol_iddr34_di;
    wire iol_iddr35_di;
    wire iol_iddr36_di;
    wire odt_do;
    wire odt_to;
    wire [63:0] phy_addr;
    wire [11:0] phy_ba;
    wire [55:0] phy_ca_en;
    wire [3:0] phy_cas_n;
    wire [3:0] phy_ck;
    wire [3:0] phy_cke;
    wire [3:0] phy_cs_n;
    wire [3:0] phy_dm_0;
    wire [3:0] phy_dm_1;
    wire [3:0] phy_odt;
    wire [3:0] phy_ras_n;
    wire phy_reset_n;
    wire [3:0] phy_we_n;
    wire [31:0] prdata;
    wire pready;
    wire rasn_do;
    wire rasn_to;
    wire wen_do;
    wire wen_to;
    wire \dqs1_dut_DQS_DRIFT[0]_floating ;
    wire \dqs1_dut_DQS_DRIFT[1]_floating ;
    wire \dqs1_dut_IFIFO_RADDR[0]_floating ;
    wire \dqs1_dut_IFIFO_RADDR[1]_floating ;
    wire \dqs1_dut_IFIFO_RADDR[2]_floating ;
    wire \dqs1_dut_IFIFO_WADDR[0]_floating ;
    wire \dqs1_dut_IFIFO_WADDR[1]_floating ;
    wire \dqs1_dut_IFIFO_WADDR[2]_floating ;
    wire \dqs3_dut_DQS_DRIFT[0]_floating ;
    wire \dqs3_dut_DQS_DRIFT[1]_floating ;
    wire \dqs3_dut_IFIFO_RADDR[0]_floating ;
    wire \dqs3_dut_IFIFO_RADDR[1]_floating ;
    wire \dqs3_dut_IFIFO_RADDR[2]_floating ;
    wire \dqs3_dut_IFIFO_WADDR[0]_floating ;
    wire \dqs3_dut_IFIFO_WADDR[1]_floating ;
    wire \dqs3_dut_IFIFO_WADDR[2]_floating ;
    wire \dqs4_dut_DQS_DRIFT[0]_floating ;
    wire \dqs4_dut_DQS_DRIFT[1]_floating ;
    wire \dqs4_dut_IFIFO_RADDR[0]_floating ;
    wire \dqs4_dut_IFIFO_RADDR[1]_floating ;
    wire \dqs4_dut_IFIFO_RADDR[2]_floating ;
    wire \dqs4_dut_IFIFO_WADDR[0]_floating ;
    wire \dqs4_dut_IFIFO_WADDR[1]_floating ;
    wire \dqs4_dut_IFIFO_WADDR[2]_floating ;

    GTP_DLL /* I_GTP_DLL_copy */ #(
            .GRS_EN("FALSE"), 
            .FAST_LOCK("TRUE"), 
            .DELAY_STEP_OFFSET(0))
        I_GTP_DLL_copy (
            .DELAY_STEP (dll_step_copy),
            .LOCK (),
            .CLKIN (ioclk_02),
            .PWD (1'b0),
            .RST (srb_rst_dll),
            .UPDATE_N (1'b0));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1123

    GTP_DLL /* dll_hmemc_dut */ #(
            .GRS_EN("TRUE"), 
            .FAST_LOCK("TRUE"), 
            .DELAY_STEP_OFFSET(0))
        dll_hmemc_dut (
            .DELAY_STEP (ddrphy_dll_step),
            .LOCK (dll_lock),
            .CLKIN (ioclk_01),
            .PWD (buffer_dll_freeze),
            .RST (buffer_rst_dll),
            .UPDATE_N (buffer_update_n));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1108

    GTP_DDC_E1 /* dqs0_dut */ #(
            .GRS_EN("TRUE"), 
            .DDC_MODE("HALF_RATE"), 
            .IFIFO_GENERIC("FALSE"), 
            .WCLK_DELAY_OFFSET(9'b000000000), 
            .DQSI_DELAY_OFFSET(9'b000000000), 
            .CLKA_GATE_EN("TRUE"), 
            .R_DELAY_STEP_EN("TRUE"), 
            .R_MOVE_EN("TRUE"), 
            .W_MOVE_EN("TRUE"), 
            .R_EXTEND("FALSE"), 
            .GATE_SEL("TRUE"), 
            .WCLK_DELAY_SEL("FALSE"), 
            .RCLK_SEL("FALSE"), 
            .RADDR_INIT(3'b000))
        dqs0_dut (
            .DQS_DRIFT (dqs_drift_l),
            .IFIFO_RADDR (dqs_ififo_rpoint_0),
            .IFIFO_WADDR (dqs_ififo_wpoint_0),
            .DELAY_STEP0 (ddrphy_wl_step_l),
            .DELAY_STEP1 (ddrphy_dll_step),
            .DQS_GATE_CTRL ({buffer_dqs_dqs_gate_ctrl_tf2[1], buffer_dqs_dqs_gate_ctrl_tf2[0], ddrphy_dqs_gate_ctrl_l[1], ddrphy_dqs_gate_ctrl_l[0]}),
            .READ_CLK_CTRL (ddrphy_read_clk_ctrl_l),
            .DGTS (ddrphy_dgts_l),
            .DQSI_DELAY (dqs_90_0),
            .DQS_DRIFT_STATUS (),
            .DRIFT_DETECT_ERR (),
            .GATE_OUT (dqs_gate_to_loop_0),
            .RCLK (dqs0_clk_r),
            .RDELAY_OB (ddrphy_rdel_ov_l),
            .READ_VALID (ddrphy_read_valid_l),
            .WCLK (dqs_clkw_0),
            .WCLK_DELAY (dqs_clkw290_0),
            .WDELAY_OB (ddrphy_wl_ov_l),
            .CLKA (ioclk_01),
            .CLKA_GATE (ddrphy_gatei_l),
            .CLKB (buffer_dqs_clk_regional[0]),
            .DQSI (dqs_di_0),
            .GATE_IN (dqs_gate_to_loop_0_in),
            .RST (buffer_dqs_rst[0]),
            .RST_TRAINING_N (buffer_dqs_rst_training_n[0]),
            .R_DIRECTION (ddrphy_rdqs_step_l[2]),
            .R_LOAD_N (ddrphy_rdqs_step_l[0]),
            .R_MOVE (ddrphy_rdqs_step_l[1]),
            .W_DIRECTION (ddrphy_wl_ctrl_l[2]),
            .W_LOAD_N (ddrphy_wl_ctrl_l[0]),
            .W_MOVE (ddrphy_wl_ctrl_l[1]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1136

    GTP_DDC_E1 /* dqs1_dut */ #(
            .GRS_EN("TRUE"), 
            .DDC_MODE("HALF_RATE"), 
            .IFIFO_GENERIC("FALSE"), 
            .WCLK_DELAY_OFFSET(9'b000000000), 
            .DQSI_DELAY_OFFSET(9'b000000000), 
            .CLKA_GATE_EN("FALSE"), 
            .R_DELAY_STEP_EN("TRUE"), 
            .R_MOVE_EN("FALSE"), 
            .W_MOVE_EN("FALSE"), 
            .R_EXTEND("FALSE"), 
            .GATE_SEL("FALSE"), 
            .WCLK_DELAY_SEL("FALSE"), 
            .RCLK_SEL("FALSE"), 
            .RADDR_INIT(3'b000))
        dqs1_dut (
            .DQS_DRIFT (),
            .IFIFO_RADDR (),
            .IFIFO_WADDR (),
            .DELAY_STEP0 ({buffer_dqs_wl_step[7], buffer_dqs_wl_step[6], buffer_dqs_wl_step[5], buffer_dqs_wl_step[4], buffer_dqs_wl_step[3], buffer_dqs_wl_step[2], buffer_dqs_wl_step[1], buffer_dqs_wl_step[0]}),
            .DELAY_STEP1 (ddrphy_dll_step),
            .DQS_GATE_CTRL ({buffer_dqs_dqs_gate_ctrl[3], buffer_dqs_dqs_gate_ctrl[2], buffer_dqs_dqs_gate_ctrl[1], buffer_dqs_dqs_gate_ctrl[0]}),
            .READ_CLK_CTRL ({buffer_dqs_read_clk_ctrl[2], buffer_dqs_read_clk_ctrl[1], buffer_dqs_read_clk_ctrl[0]}),
            .DGTS (),
            .DQSI_DELAY (),
            .DQS_DRIFT_STATUS (),
            .DRIFT_DETECT_ERR (),
            .GATE_OUT (),
            .RCLK (dqs_ca_clk_r_01),
            .RDELAY_OB (),
            .READ_VALID (),
            .WCLK (dqs_clkw_ca_01),
            .WCLK_DELAY (dqs_clkw290_ca_01),
            .WDELAY_OB (),
            .CLKA (ioclk_01),
            .CLKA_GATE (buffer_dqs_gatei[0]),
            .CLKB (buffer_dqs_clk_regional[1]),
            .DQSI (),
            .GATE_IN (),
            .RST (buffer_dqs_rst[1]),
            .RST_TRAINING_N (buffer_dqs_rst_training_n[1]),
            .R_DIRECTION (buffer_dqs_rdel_ctrl[2]),
            .R_LOAD_N (buffer_dqs_rdel_ctrl[0]),
            .R_MOVE (buffer_dqs_rdel_ctrl[1]),
            .W_DIRECTION (buffer_dqs_wl_ctrl[2]),
            .W_LOAD_N (buffer_dqs_wl_ctrl[0]),
            .W_MOVE (buffer_dqs_wl_ctrl[1]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1173

    GTP_DDC_E1 /* dqs2_dut */ #(
            .GRS_EN("TRUE"), 
            .DDC_MODE("HALF_RATE"), 
            .IFIFO_GENERIC("FALSE"), 
            .WCLK_DELAY_OFFSET(9'b000000000), 
            .DQSI_DELAY_OFFSET(9'b000000000), 
            .CLKA_GATE_EN("TRUE"), 
            .R_DELAY_STEP_EN("TRUE"), 
            .R_MOVE_EN("TRUE"), 
            .W_MOVE_EN("TRUE"), 
            .R_EXTEND("FALSE"), 
            .GATE_SEL("TRUE"), 
            .WCLK_DELAY_SEL("FALSE"), 
            .RCLK_SEL("FALSE"), 
            .RADDR_INIT(3'b000))
        dqs2_dut (
            .DQS_DRIFT (dqs_drift_h),
            .IFIFO_RADDR (dqs_ififo_rpoint_1),
            .IFIFO_WADDR (dqs_ififo_wpoint_1),
            .DELAY_STEP0 (ddrphy_wl_step_h),
            .DELAY_STEP1 (ddrphy_dll_step),
            .DQS_GATE_CTRL ({buffer_dqs_dqs_gate_ctrl_tf2[3], buffer_dqs_dqs_gate_ctrl_tf2[2], ddrphy_dqs_gate_ctrl_h[1], ddrphy_dqs_gate_ctrl_h[0]}),
            .READ_CLK_CTRL (ddrphy_read_clk_ctrl_h),
            .DGTS (ddrphy_dgts_h),
            .DQSI_DELAY (dqs_90_1),
            .DQS_DRIFT_STATUS (),
            .DRIFT_DETECT_ERR (),
            .GATE_OUT (dqs_gate_to_loop_1),
            .RCLK (dqs1_clk_r),
            .RDELAY_OB (ddrphy_rdel_ov_h),
            .READ_VALID (ddrphy_read_valid_h),
            .WCLK (dqs_clkw_1),
            .WCLK_DELAY (dqs_clkw290_1),
            .WDELAY_OB (ddrphy_wl_ov_h),
            .CLKA (ioclk_01),
            .CLKA_GATE (ddrphy_gatei_h),
            .CLKB (buffer_dqs_clk_regional[2]),
            .DQSI (dqs_di_1),
            .GATE_IN (dqs_gate_to_loop_1_in),
            .RST (buffer_dqs_rst[2]),
            .RST_TRAINING_N (buffer_dqs_rst_training_n[2]),
            .R_DIRECTION (ddrphy_rdqs_step_h[2]),
            .R_LOAD_N (ddrphy_rdqs_step_h[0]),
            .R_MOVE (ddrphy_rdqs_step_h[1]),
            .W_DIRECTION (ddrphy_wl_ctrl_h[2]),
            .W_LOAD_N (ddrphy_wl_ctrl_h[0]),
            .W_MOVE (ddrphy_wl_ctrl_h[1]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1213

    GTP_DDC_E1 /* dqs3_dut */ #(
            .GRS_EN("TRUE"), 
            .DDC_MODE("HALF_RATE"), 
            .IFIFO_GENERIC("FALSE"), 
            .WCLK_DELAY_OFFSET(9'b000000000), 
            .DQSI_DELAY_OFFSET(9'b000000000), 
            .CLKA_GATE_EN("FALSE"), 
            .R_DELAY_STEP_EN("TRUE"), 
            .R_MOVE_EN("FALSE"), 
            .W_MOVE_EN("FALSE"), 
            .R_EXTEND("FALSE"), 
            .GATE_SEL("FALSE"), 
            .WCLK_DELAY_SEL("FALSE"), 
            .RCLK_SEL("FALSE"), 
            .RADDR_INIT(3'b000))
        dqs3_dut (
            .DQS_DRIFT (),
            .IFIFO_RADDR (),
            .IFIFO_WADDR (),
            .DELAY_STEP0 ({buffer_dqs_wl_step[15], buffer_dqs_wl_step[14], buffer_dqs_wl_step[13], buffer_dqs_wl_step[12], buffer_dqs_wl_step[11], buffer_dqs_wl_step[10], buffer_dqs_wl_step[9], buffer_dqs_wl_step[8]}),
            .DELAY_STEP1 (ddrphy_dll_step),
            .DQS_GATE_CTRL ({buffer_dqs_dqs_gate_ctrl[7], buffer_dqs_dqs_gate_ctrl[6], buffer_dqs_dqs_gate_ctrl[5], buffer_dqs_dqs_gate_ctrl[4]}),
            .READ_CLK_CTRL ({buffer_dqs_read_clk_ctrl[5], buffer_dqs_read_clk_ctrl[4], buffer_dqs_read_clk_ctrl[3]}),
            .DGTS (),
            .DQSI_DELAY (),
            .DQS_DRIFT_STATUS (),
            .DRIFT_DETECT_ERR (),
            .GATE_OUT (),
            .RCLK (dqs_ca_clk_r_03),
            .RDELAY_OB (),
            .READ_VALID (),
            .WCLK (dqs_clkw_ca_03),
            .WCLK_DELAY (dqs_clkw290_ca_03),
            .WDELAY_OB (),
            .CLKA (ioclk_02),
            .CLKA_GATE (buffer_dqs_gatei[1]),
            .CLKB (buffer_dqs_clk_regional[3]),
            .DQSI (),
            .GATE_IN (),
            .RST (buffer_dqs_rst[3]),
            .RST_TRAINING_N (buffer_dqs_rst_training_n[3]),
            .R_DIRECTION (buffer_dqs_rdel_ctrl[5]),
            .R_LOAD_N (buffer_dqs_rdel_ctrl[3]),
            .R_MOVE (buffer_dqs_rdel_ctrl[4]),
            .W_DIRECTION (buffer_dqs_wl_ctrl[5]),
            .W_LOAD_N (buffer_dqs_wl_ctrl[3]),
            .W_MOVE (buffer_dqs_wl_ctrl[4]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1250

    GTP_DDC_E1 /* dqs4_dut */ #(
            .GRS_EN("TRUE"), 
            .DDC_MODE("HALF_RATE"), 
            .IFIFO_GENERIC("FALSE"), 
            .WCLK_DELAY_OFFSET(9'b000000000), 
            .DQSI_DELAY_OFFSET(9'b000000000), 
            .CLKA_GATE_EN("FALSE"), 
            .R_DELAY_STEP_EN("TRUE"), 
            .R_MOVE_EN("FALSE"), 
            .W_MOVE_EN("FALSE"), 
            .R_EXTEND("FALSE"), 
            .GATE_SEL("FALSE"), 
            .WCLK_DELAY_SEL("FALSE"), 
            .RCLK_SEL("FALSE"), 
            .RADDR_INIT(3'b000))
        dqs4_dut (
            .DQS_DRIFT (),
            .IFIFO_RADDR (),
            .IFIFO_WADDR (),
            .DELAY_STEP0 ({buffer_dqs_wl_step[23], buffer_dqs_wl_step[22], buffer_dqs_wl_step[21], buffer_dqs_wl_step[20], buffer_dqs_wl_step[19], buffer_dqs_wl_step[18], buffer_dqs_wl_step[17], buffer_dqs_wl_step[16]}),
            .DELAY_STEP1 (ddrphy_dll_step),
            .DQS_GATE_CTRL ({buffer_dqs_dqs_gate_ctrl[11], buffer_dqs_dqs_gate_ctrl[10], buffer_dqs_dqs_gate_ctrl[9], buffer_dqs_dqs_gate_ctrl[8]}),
            .READ_CLK_CTRL ({buffer_dqs_read_clk_ctrl[8], buffer_dqs_read_clk_ctrl[7], buffer_dqs_read_clk_ctrl[6]}),
            .DGTS (),
            .DQSI_DELAY (),
            .DQS_DRIFT_STATUS (),
            .DRIFT_DETECT_ERR (),
            .GATE_OUT (),
            .RCLK (dqs_ca_clk_r_04),
            .RDELAY_OB (),
            .READ_VALID (),
            .WCLK (dqs_clkw_ca_04),
            .WCLK_DELAY (dqs_clkw290_ca_04),
            .WDELAY_OB (),
            .CLKA (ioclk_02),
            .CLKA_GATE (buffer_dqs_gatei[2]),
            .CLKB (buffer_dqs_clk_regional[4]),
            .DQSI (),
            .GATE_IN (),
            .RST (buffer_dqs_rst[4]),
            .RST_TRAINING_N (buffer_dqs_rst_training_n[4]),
            .R_DIRECTION (buffer_dqs_rdel_ctrl[8]),
            .R_LOAD_N (buffer_dqs_rdel_ctrl[6]),
            .R_MOVE (buffer_dqs_rdel_ctrl[7]),
            .W_DIRECTION (buffer_dqs_wl_ctrl[8]),
            .W_LOAD_N (buffer_dqs_wl_ctrl[6]),
            .W_MOVE (buffer_dqs_wl_ctrl[7]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1287

    GTP_IOBUFCO /* \genblk2.iob_08_09_dut  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \genblk2.iob_08_09_dut  (
            .IO (pad_dqs_ch0[0]),
            .IOB (pad_dqsn_ch0[0]),
            .O (dqs_di_0),
            .I (dqs_do_0),
            .T (dqs_to_0));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2261

    GTP_IOBUFCO /* \genblk3.iob_30_31_dut  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \genblk3.iob_30_31_dut  (
            .IO (pad_dqs_ch0[1]),
            .IOB (pad_dqsn_ch0[1]),
            .O (dqs_di_1),
            .I (dqs_do_1),
            .T (dqs_to_1));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2392

    GTP_INV \gtp_int_dut[2].inv_dut  (
            .Z (buffer_iol_lrs[2]),
            .I (buffer_iol_lrs_regional[2]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[3].inv_dut  (
            .Z (buffer_iol_lrs[3]),
            .I (buffer_iol_lrs_regional[3]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[4].inv_dut  (
            .Z (buffer_iol_lrs[4]),
            .I (buffer_iol_lrs_regional[4]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[5].inv_dut  (
            .Z (buffer_iol_lrs[5]),
            .I (buffer_iol_lrs_regional[5]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[6].inv_dut  (
            .Z (buffer_iol_lrs[6]),
            .I (buffer_iol_lrs_regional[6]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[7].inv_dut  (
            .Z (buffer_iol_lrs[7]),
            .I (buffer_iol_lrs_regional[7]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[9].inv_dut  (
            .Z (buffer_iol_lrs[9]),
            .I (buffer_iol_lrs_regional[9]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[10].inv_dut  (
            .Z (buffer_iol_lrs[10]),
            .I (buffer_iol_lrs_regional[10]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[11].inv_dut  (
            .Z (buffer_iol_lrs[11]),
            .I (buffer_iol_lrs_regional[11]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[12].inv_dut  (
            .Z (buffer_iol_lrs[12]),
            .I (buffer_iol_lrs_regional[12]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[17].inv_dut  (
            .Z (buffer_iol_lrs[17]),
            .I (buffer_iol_lrs_regional[17]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[18].inv_dut  (
            .Z (buffer_iol_lrs[18]),
            .I (buffer_iol_lrs_regional[18]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[19].inv_dut  (
            .Z (buffer_iol_lrs[19]),
            .I (buffer_iol_lrs_regional[19]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[20].inv_dut  (
            .Z (buffer_iol_lrs[20]),
            .I (buffer_iol_lrs_regional[20]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[21].inv_dut  (
            .Z (buffer_iol_lrs[21]),
            .I (buffer_iol_lrs_regional[21]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[22].inv_dut  (
            .Z (buffer_iol_lrs[22]),
            .I (buffer_iol_lrs_regional[22]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[23].inv_dut  (
            .Z (buffer_iol_lrs[23]),
            .I (buffer_iol_lrs_regional[23]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[24].inv_dut  (
            .Z (buffer_iol_lrs[24]),
            .I (buffer_iol_lrs_regional[24]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[25].inv_dut  (
            .Z (buffer_iol_lrs[25]),
            .I (buffer_iol_lrs_regional[25]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[27].inv_dut  (
            .Z (buffer_iol_lrs[27]),
            .I (buffer_iol_lrs_regional[27]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[28].inv_dut  (
            .Z (buffer_iol_lrs[28]),
            .I (buffer_iol_lrs_regional[28]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[29].inv_dut  (
            .Z (buffer_iol_lrs[29]),
            .I (buffer_iol_lrs_regional[29]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[31].inv_dut  (
            .Z (buffer_iol_lrs[31]),
            .I (buffer_iol_lrs_regional[31]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[32].inv_dut  (
            .Z (buffer_iol_lrs[32]),
            .I (buffer_iol_lrs_regional[32]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[33].inv_dut  (
            .Z (buffer_iol_lrs[33]),
            .I (buffer_iol_lrs_regional[33]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[34].inv_dut  (
            .Z (buffer_iol_lrs[34]),
            .I (buffer_iol_lrs_regional[34]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[35].inv_dut  (
            .Z (buffer_iol_lrs[35]),
            .I (buffer_iol_lrs_regional[35]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[36].inv_dut  (
            .Z (buffer_iol_lrs[36]),
            .I (buffer_iol_lrs_regional[36]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[37].inv_dut  (
            .Z (buffer_iol_lrs[37]),
            .I (buffer_iol_lrs_regional[37]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[40].inv_dut  (
            .Z (buffer_iol_lrs[40]),
            .I (buffer_iol_lrs_regional[40]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[41].inv_dut  (
            .Z (buffer_iol_lrs[41]),
            .I (buffer_iol_lrs_regional[41]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[42].inv_dut  (
            .Z (buffer_iol_lrs[42]),
            .I (buffer_iol_lrs_regional[42]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[43].inv_dut  (
            .Z (buffer_iol_lrs[43]),
            .I (buffer_iol_lrs_regional[43]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[44].inv_dut  (
            .Z (buffer_iol_lrs[44]),
            .I (buffer_iol_lrs_regional[44]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[45].inv_dut  (
            .Z (buffer_iol_lrs[45]),
            .I (buffer_iol_lrs_regional[45]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[46].inv_dut  (
            .Z (buffer_iol_lrs[46]),
            .I (buffer_iol_lrs_regional[46]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[47].inv_dut  (
            .Z (buffer_iol_lrs[47]),
            .I (buffer_iol_lrs_regional[47]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[48].inv_dut  (
            .Z (buffer_iol_lrs[48]),
            .I (buffer_iol_lrs_regional[48]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[49].inv_dut  (
            .Z (buffer_iol_lrs[49]),
            .I (buffer_iol_lrs_regional[49]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[51].inv_dut  (
            .Z (buffer_iol_lrs[51]),
            .I (buffer_iol_lrs_regional[51]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[52].inv_dut  (
            .Z (buffer_iol_lrs[52]),
            .I (buffer_iol_lrs_regional[52]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[55].inv_dut  (
            .Z (buffer_iol_lrs[55]),
            .I (buffer_iol_lrs_regional[55]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[56].inv_dut  (
            .Z (buffer_iol_lrs[56]),
            .I (buffer_iol_lrs_regional[56]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[57].inv_dut  (
            .Z (buffer_iol_lrs[57]),
            .I (buffer_iol_lrs_regional[57]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[58].inv_dut  (
            .Z (buffer_iol_lrs[58]),
            .I (buffer_iol_lrs_regional[58]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[59].inv_dut  (
            .Z (buffer_iol_lrs[59]),
            .I (buffer_iol_lrs_regional[59]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INBUFG /* iob_00_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        iob_00_dut (
            .O (dqs_gate_to_loop_0_in),
            .I (pad_loop_in));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2200

    GTP_OUTBUF /* iob_01_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_01_dut (
            .O (pad_loop_out),
            .I (dqs_gate_to_loop_0));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2205

    GTP_OUTBUFT /* iob_02_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_02_dut (
            .O (pad_dm_rdqs_ch0[0]),
            .I (dm_do_0),
            .T (dm_to_0));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2210

    GTP_IOBUF /* iob_03_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        iob_03_dut (
            .IO (pad_dq_ch0[0]),
            .O (dq_di[0]),
            .I (dq_do[0]),
            .T (dq_to[0]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2216

    GTP_IOBUF /* iob_04_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        iob_04_dut (
            .IO (pad_dq_ch0[1]),
            .O (dq_di[1]),
            .I (dq_do[1]),
            .T (dq_to[1]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2223

    GTP_IOBUF /* iob_05_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        iob_05_dut (
            .IO (pad_dq_ch0[2]),
            .O (dq_di[2]),
            .I (dq_do[2]),
            .T (dq_to[2]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2230

    GTP_IOBUF /* iob_06_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        iob_06_dut (
            .IO (pad_dq_ch0[3]),
            .O (dq_di[3]),
            .I (dq_do[3]),
            .T (dq_to[3]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2237

    GTP_IOBUF /* iob_07_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        iob_07_dut (
            .IO (pad_dq_ch0[4]),
            .O (dq_di[4]),
            .I (dq_do[4]),
            .T (dq_to[4]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2244

    GTP_IOBUF /* iob_10_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        iob_10_dut (
            .IO (pad_dq_ch0[5]),
            .O (dq_di[5]),
            .I (dq_do[5]),
            .T (dq_to[5]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2271

    GTP_IOBUF /* iob_11_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        iob_11_dut (
            .IO (pad_dq_ch0[6]),
            .O (dq_di[6]),
            .I (dq_do[6]),
            .T (dq_to[6]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2279

    GTP_IOBUF /* iob_12_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        iob_12_dut (
            .IO (pad_dq_ch0[7]),
            .O (dq_di[7]),
            .I (dq_do[7]),
            .T (dq_to[7]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2287

    GTP_OUTBUFTCO /* iob_16_17_dut */ #(
            .IOSTANDARD("DEFAULT"))
        iob_16_17_dut (
            .O (pad_ddr_clk_w),
            .OB (pad_ddr_clkn_w),
            .I (ck_do),
            .T (ck_to));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2295

    GTP_OUTBUFT /* iob_18_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_18_dut (
            .O (pad_odt_ch0),
            .I (odt_do),
            .T (odt_to));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2303

    GTP_OUTBUFT /* iob_19_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_19_dut (
            .O (pad_wen_ch0),
            .I (wen_do),
            .T (wen_to));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2310

    GTP_OUTBUFT /* iob_20_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_20_dut (
            .O (pad_ba_ch0[0]),
            .I (ba_do[0]),
            .T (ba_to[0]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2317

    GTP_OUTBUFT /* iob_21_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_21_dut (
            .O (pad_ba_ch0[1]),
            .I (ba_do[1]),
            .T (ba_to[1]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2324

    GTP_OUTBUFT /* iob_22_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_22_dut (
            .O (pad_ba_ch0[2]),
            .I (ba_do[2]),
            .T (ba_to[2]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2331

    GTP_OUTBUFT /* iob_23_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_23_dut (
            .O (pad_casn_ch0),
            .I (casn_do),
            .T (casn_to));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2338

    GTP_OUTBUFT /* iob_24_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_24_dut (
            .O (pad_rasn_ch0),
            .I (rasn_do),
            .T (rasn_to));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2345

    GTP_OUTBUFT /* iob_25_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_25_dut (
            .O (pad_csn_ch0),
            .I (csn_do),
            .T (csn_to));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2352

    GTP_IOBUF /* iob_27_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        iob_27_dut (
            .IO (pad_dq_ch0[8]),
            .O (dq_di[8]),
            .I (dq_do[8]),
            .T (dq_to[8]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2359

    GTP_IOBUF /* iob_28_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        iob_28_dut (
            .IO (pad_dq_ch0[9]),
            .O (dq_di[9]),
            .I (dq_do[9]),
            .T (dq_to[9]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2367

    GTP_IOBUF /* iob_29_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        iob_29_dut (
            .IO (pad_dq_ch0[10]),
            .O (dq_di[10]),
            .I (dq_do[10]),
            .T (dq_to[10]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2375

    GTP_IOBUF /* iob_32_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        iob_32_dut (
            .IO (pad_dq_ch0[11]),
            .O (dq_di[11]),
            .I (dq_do[11]),
            .T (dq_to[11]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2403

    GTP_IOBUF /* iob_33_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        iob_33_dut (
            .IO (pad_dq_ch0[12]),
            .O (dq_di[12]),
            .I (dq_do[12]),
            .T (dq_to[12]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2411

    GTP_IOBUF /* iob_34_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        iob_34_dut (
            .IO (pad_dq_ch0[13]),
            .O (dq_di[13]),
            .I (dq_do[13]),
            .T (dq_to[13]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2419

    GTP_IOBUF /* iob_35_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        iob_35_dut (
            .IO (pad_dq_ch0[14]),
            .O (dq_di[14]),
            .I (dq_do[14]),
            .T (dq_to[14]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2427

    GTP_IOBUF /* iob_36_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        iob_36_dut (
            .IO (pad_dq_ch0[15]),
            .O (dq_di[15]),
            .I (dq_do[15]),
            .T (dq_to[15]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2435

    GTP_OUTBUFT /* iob_37_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_37_dut (
            .O (pad_dm_rdqs_ch0[1]),
            .I (dm_do_1),
            .T (dm_to_1));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2443

    GTP_INBUFG /* iob_38_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        iob_38_dut (
            .O (dqs_gate_to_loop_1_in),
            .I (pad_loop_in_h));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2450

    GTP_OUTBUF /* iob_39_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_39_dut (
            .O (pad_loop_out_h),
            .I (dqs_gate_to_loop_1));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2456

    GTP_OUTBUFT /* iob_40_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_40_dut (
            .O (pad_addr_ch0[0]),
            .I (addr_do[0]),
            .T (addr_to[0]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2462

    GTP_OUTBUFT /* iob_41_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_41_dut (
            .O (pad_addr_ch0[1]),
            .I (addr_do[1]),
            .T (addr_to[1]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2469

    GTP_OUTBUFT /* iob_42_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_42_dut (
            .O (pad_addr_ch0[2]),
            .I (addr_do[2]),
            .T (addr_to[2]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2476

    GTP_OUTBUFT /* iob_43_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_43_dut (
            .O (pad_addr_ch0[3]),
            .I (addr_do[3]),
            .T (addr_to[3]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2483

    GTP_OUTBUFT /* iob_44_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_44_dut (
            .O (pad_addr_ch0[4]),
            .I (addr_do[4]),
            .T (addr_to[4]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2490

    GTP_OUTBUFT /* iob_45_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_45_dut (
            .O (pad_addr_ch0[5]),
            .I (addr_do[5]),
            .T (addr_to[5]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2497

    GTP_OUTBUFT /* iob_46_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_46_dut (
            .O (pad_addr_ch0[6]),
            .I (addr_do[6]),
            .T (addr_to[6]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2504

    GTP_OUTBUFT /* iob_47_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_47_dut (
            .O (pad_addr_ch0[7]),
            .I (addr_do[7]),
            .T (addr_to[7]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2511

    GTP_OUTBUFT /* iob_48_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_48_dut (
            .O (pad_cke_ch0),
            .I (cke_do),
            .T (cke_to));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2518

    GTP_OUTBUFT /* iob_49_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_49_dut (
            .O (pad_addr_ch0[8]),
            .I (addr_do[8]),
            .T (addr_to[8]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2525

    GTP_OUTBUFT /* iob_50_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_50_dut (
            .O (pad_rstn_ch0),
            .I (phy_reset_n),
            .T (buffer_mem_rst_en));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2532

    GTP_OUTBUFT /* iob_51_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_51_dut (
            .O (pad_addr_ch0[9]),
            .I (addr_do[9]),
            .T (addr_to[9]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2539

    GTP_OUTBUFT /* iob_52_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_52_dut (
            .O (pad_addr_ch0[10]),
            .I (addr_do[10]),
            .T (addr_to[10]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2546

    GTP_OUTBUFT /* iob_55_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_55_dut (
            .O (pad_addr_ch0[11]),
            .I (addr_do[11]),
            .T (addr_to[11]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2553

    GTP_OUTBUFT /* iob_56_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_56_dut (
            .O (pad_addr_ch0[12]),
            .I (addr_do[12]),
            .T (addr_to[12]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2560

    GTP_OUTBUFT /* iob_57_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_57_dut (
            .O (pad_addr_ch0[13]),
            .I (addr_do[13]),
            .T (addr_to[13]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2567

    GTP_OUTBUFT /* iob_58_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_58_dut (
            .O (pad_addr_ch0[14]),
            .I (addr_do[14]),
            .T (addr_to[14]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2574

    GTP_OUTBUFT /* iob_59_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_59_dut (
            .O (pad_addr_ch0[15]),
            .I (addr_do[15]),
            .T (addr_to[15]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2581

    GTP_IOCLKBUF /* ioclkbuf01_dut */ #(
            .GATE_EN("FALSE"))
        ioclkbuf01_dut (
            .CLKOUT (ioclk_01),
            .CLKIN (pll_clk),
            .DI (1'b0));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1084

    GTP_IOCLKBUF /* ioclkbuf02_dut */ #(
            .GATE_EN("FALSE"))
        ioclkbuf02_dut (
            .CLKOUT (ioclk_02),
            .CLKIN (pll_clk),
            .DI (1'b0));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1092

    GTP_IOCLKDIV /* ioclkdiv_dut */ #(
            .GRS_EN("TRUE"), 
            .DIV_FACTOR("2"))
        ioclkdiv_dut (
            .CLKDIVOUT (ioclk_div),
            .CLKIN (ioclk_01),
            .RST_N (srb_dqs_rst));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1100

    GTP_ISERDES /* iol_iddr3_dut */ #(
            .ISERDES_MODE("IMDES4"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        iol_iddr3_dut (
            .DO (N239),
            .RADDR (dqs_ififo_rpoint_0),
            .WADDR (dqs_ififo_wpoint_0),
            .DESCLK (ioclk_01),
            .DI (iol_iddr3_di),
            .ICLK (dqs_90_0),
            .RCLK (buffer_clk_sys[3]),
            .RST (buffer_iol_lrs[3]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1354

    GTP_ISERDES /* iol_iddr4_dut */ #(
            .ISERDES_MODE("IMDES4"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        iol_iddr4_dut (
            .DO (N251),
            .RADDR (dqs_ififo_rpoint_0),
            .WADDR (dqs_ififo_wpoint_0),
            .DESCLK (ioclk_01),
            .DI (iol_iddr4_di),
            .ICLK (dqs_90_0),
            .RCLK (buffer_clk_sys[4]),
            .RST (buffer_iol_lrs[4]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1386

    GTP_ISERDES /* iol_iddr5_dut */ #(
            .ISERDES_MODE("IMDES4"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        iol_iddr5_dut (
            .DO (N263),
            .RADDR (dqs_ififo_rpoint_0),
            .WADDR (dqs_ififo_wpoint_0),
            .DESCLK (ioclk_01),
            .DI (iol_iddr5_di),
            .ICLK (dqs_90_0),
            .RCLK (buffer_clk_sys[5]),
            .RST (buffer_iol_lrs[5]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1417

    GTP_ISERDES /* iol_iddr6_dut */ #(
            .ISERDES_MODE("IMDES4"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        iol_iddr6_dut (
            .DO (N275),
            .RADDR (dqs_ififo_rpoint_0),
            .WADDR (dqs_ififo_wpoint_0),
            .DESCLK (ioclk_01),
            .DI (iol_iddr6_di),
            .ICLK (dqs_90_0),
            .RCLK (buffer_clk_sys[6]),
            .RST (buffer_iol_lrs[6]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1449

    GTP_ISERDES /* iol_iddr7_dut */ #(
            .ISERDES_MODE("IMDES4"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        iol_iddr7_dut (
            .DO (N287),
            .RADDR (dqs_ififo_rpoint_0),
            .WADDR (dqs_ififo_wpoint_0),
            .DESCLK (ioclk_01),
            .DI (iol_iddr7_di),
            .ICLK (dqs_90_0),
            .RCLK (buffer_clk_sys[7]),
            .RST (buffer_iol_lrs[7]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1480

    GTP_ISERDES /* iol_iddr10_dut */ #(
            .ISERDES_MODE("IMDES4"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        iol_iddr10_dut (
            .DO (N303),
            .RADDR (dqs_ififo_rpoint_0),
            .WADDR (dqs_ififo_wpoint_0),
            .DESCLK (ioclk_01),
            .DI (iol_iddr10_di),
            .ICLK (dqs_90_0),
            .RCLK (buffer_clk_sys[10]),
            .RST (buffer_iol_lrs[10]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1525

    GTP_ISERDES /* iol_iddr11_dut */ #(
            .ISERDES_MODE("IMDES4"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        iol_iddr11_dut (
            .DO (N315),
            .RADDR (dqs_ififo_rpoint_0),
            .WADDR (dqs_ififo_wpoint_0),
            .DESCLK (ioclk_01),
            .DI (iol_iddr11_di),
            .ICLK (dqs_90_0),
            .RCLK (buffer_clk_sys[11]),
            .RST (buffer_iol_lrs[11]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1556

    GTP_ISERDES /* iol_iddr12_dut */ #(
            .ISERDES_MODE("IMDES4"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        iol_iddr12_dut (
            .DO (N327),
            .RADDR (dqs_ififo_rpoint_0),
            .WADDR (dqs_ififo_wpoint_0),
            .DESCLK (ioclk_01),
            .DI (iol_iddr12_di),
            .ICLK (dqs_90_0),
            .RCLK (buffer_clk_sys[12]),
            .RST (buffer_iol_lrs[12]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1588

    GTP_ISERDES /* iol_iddr27_dut */ #(
            .ISERDES_MODE("IMDES4"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        iol_iddr27_dut (
            .DO (N381),
            .RADDR (dqs_ififo_rpoint_1),
            .WADDR (dqs_ififo_wpoint_1),
            .DESCLK (ioclk_01),
            .DI (iol_iddr27_di),
            .ICLK (dqs_90_1),
            .RCLK (buffer_clk_sys[27]),
            .RST (buffer_iol_lrs[27]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1724

    GTP_ISERDES /* iol_iddr28_dut */ #(
            .ISERDES_MODE("IMDES4"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        iol_iddr28_dut (
            .DO (N393),
            .RADDR (dqs_ififo_rpoint_1),
            .WADDR (dqs_ififo_wpoint_1),
            .DESCLK (ioclk_01),
            .DI (iol_iddr28_di),
            .ICLK (dqs_90_1),
            .RCLK (buffer_clk_sys[28]),
            .RST (buffer_iol_lrs[28]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1756

    GTP_ISERDES /* iol_iddr29_dut */ #(
            .ISERDES_MODE("IMDES4"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        iol_iddr29_dut (
            .DO (N405),
            .RADDR (dqs_ififo_rpoint_1),
            .WADDR (dqs_ififo_wpoint_1),
            .DESCLK (ioclk_01),
            .DI (iol_iddr29_di),
            .ICLK (dqs_90_1),
            .RCLK (buffer_clk_sys[29]),
            .RST (buffer_iol_lrs[29]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1787

    GTP_ISERDES /* iol_iddr32_dut */ #(
            .ISERDES_MODE("IMDES4"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        iol_iddr32_dut (
            .DO (N421),
            .RADDR (dqs_ififo_rpoint_1),
            .WADDR (dqs_ififo_wpoint_1),
            .DESCLK (ioclk_01),
            .DI (iol_iddr32_di),
            .ICLK (dqs_90_1),
            .RCLK (buffer_clk_sys[32]),
            .RST (buffer_iol_lrs[32]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1832

    GTP_ISERDES /* iol_iddr33_dut */ #(
            .ISERDES_MODE("IMDES4"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        iol_iddr33_dut (
            .DO (N433),
            .RADDR (dqs_ififo_rpoint_1),
            .WADDR (dqs_ififo_wpoint_1),
            .DESCLK (ioclk_01),
            .DI (iol_iddr33_di),
            .ICLK (dqs_90_1),
            .RCLK (buffer_clk_sys[33]),
            .RST (buffer_iol_lrs[33]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1863

    GTP_ISERDES /* iol_iddr34_dut */ #(
            .ISERDES_MODE("IMDES4"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        iol_iddr34_dut (
            .DO (N445),
            .RADDR (dqs_ififo_rpoint_1),
            .WADDR (dqs_ififo_wpoint_1),
            .DESCLK (ioclk_01),
            .DI (iol_iddr34_di),
            .ICLK (dqs_90_1),
            .RCLK (buffer_clk_sys[34]),
            .RST (buffer_iol_lrs[34]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1895

    GTP_ISERDES /* iol_iddr35_dut */ #(
            .ISERDES_MODE("IMDES4"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        iol_iddr35_dut (
            .DO (N457),
            .RADDR (dqs_ififo_rpoint_1),
            .WADDR (dqs_ififo_wpoint_1),
            .DESCLK (ioclk_01),
            .DI (iol_iddr35_di),
            .ICLK (dqs_90_1),
            .RCLK (buffer_clk_sys[35]),
            .RST (buffer_iol_lrs[35]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1926

    GTP_ISERDES /* iol_iddr36_dut */ #(
            .ISERDES_MODE("IMDES4"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        iol_iddr36_dut (
            .DO (N469),
            .RADDR (dqs_ififo_rpoint_1),
            .WADDR (dqs_ififo_wpoint_1),
            .DESCLK (ioclk_01),
            .DI (iol_iddr36_di),
            .ICLK (dqs_90_1),
            .RCLK (buffer_clk_sys[36]),
            .RST (buffer_iol_lrs[36]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1958

    GTP_IODELAY /* iol_iodelay3_dut */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        iol_iodelay3_dut (
            .DELAY_OB (),
            .DO (iol_iddr3_di),
            .DI (dq_di[0]),
            .DIRECTION (buffer_iol_iodly_ctrl[9]),
            .LOAD_N (buffer_iol_iodly_ctrl[11]),
            .MOVE (buffer_iol_iodly_ctrl[10]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1345

    GTP_IODELAY /* iol_iodelay4_dut */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        iol_iodelay4_dut (
            .DELAY_OB (),
            .DO (iol_iddr4_di),
            .DI (dq_di[1]),
            .DIRECTION (buffer_iol_iodly_ctrl[12]),
            .LOAD_N (buffer_iol_iodly_ctrl[14]),
            .MOVE (buffer_iol_iodly_ctrl[13]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1377

    GTP_IODELAY /* iol_iodelay5_dut */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        iol_iodelay5_dut (
            .DELAY_OB (),
            .DO (iol_iddr5_di),
            .DI (dq_di[2]),
            .DIRECTION (buffer_iol_iodly_ctrl[15]),
            .LOAD_N (buffer_iol_iodly_ctrl[17]),
            .MOVE (buffer_iol_iodly_ctrl[16]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1408

    GTP_IODELAY /* iol_iodelay6_dut */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        iol_iodelay6_dut (
            .DELAY_OB (),
            .DO (iol_iddr6_di),
            .DI (dq_di[3]),
            .DIRECTION (buffer_iol_iodly_ctrl[18]),
            .LOAD_N (buffer_iol_iodly_ctrl[20]),
            .MOVE (buffer_iol_iodly_ctrl[19]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1440

    GTP_IODELAY /* iol_iodelay7_dut */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        iol_iodelay7_dut (
            .DELAY_OB (),
            .DO (iol_iddr7_di),
            .DI (dq_di[4]),
            .DIRECTION (buffer_iol_iodly_ctrl[21]),
            .LOAD_N (buffer_iol_iodly_ctrl[23]),
            .MOVE (buffer_iol_iodly_ctrl[22]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1471

    GTP_IODELAY /* iol_iodelay10_dut */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        iol_iodelay10_dut (
            .DELAY_OB (),
            .DO (iol_iddr10_di),
            .DI (dq_di[5]),
            .DIRECTION (buffer_iol_iodly_ctrl[30]),
            .LOAD_N (buffer_iol_iodly_ctrl[32]),
            .MOVE (buffer_iol_iodly_ctrl[31]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1516

    GTP_IODELAY /* iol_iodelay11_dut */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        iol_iodelay11_dut (
            .DELAY_OB (),
            .DO (iol_iddr11_di),
            .DI (dq_di[6]),
            .DIRECTION (buffer_iol_iodly_ctrl[33]),
            .LOAD_N (buffer_iol_iodly_ctrl[35]),
            .MOVE (buffer_iol_iodly_ctrl[34]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1547

    GTP_IODELAY /* iol_iodelay12_dut */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        iol_iodelay12_dut (
            .DELAY_OB (),
            .DO (iol_iddr12_di),
            .DI (dq_di[7]),
            .DIRECTION (buffer_iol_iodly_ctrl[36]),
            .LOAD_N (buffer_iol_iodly_ctrl[38]),
            .MOVE (buffer_iol_iodly_ctrl[37]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1579

    GTP_IODELAY /* iol_iodelay27_dut */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        iol_iodelay27_dut (
            .DELAY_OB (),
            .DO (iol_iddr27_di),
            .DI (dq_di[8]),
            .DIRECTION (buffer_iol_iodly_ctrl[81]),
            .LOAD_N (buffer_iol_iodly_ctrl[83]),
            .MOVE (buffer_iol_iodly_ctrl[82]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1715

    GTP_IODELAY /* iol_iodelay28_dut */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        iol_iodelay28_dut (
            .DELAY_OB (),
            .DO (iol_iddr28_di),
            .DI (dq_di[9]),
            .DIRECTION (buffer_iol_iodly_ctrl[84]),
            .LOAD_N (buffer_iol_iodly_ctrl[86]),
            .MOVE (buffer_iol_iodly_ctrl[85]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1747

    GTP_IODELAY /* iol_iodelay29_dut */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        iol_iodelay29_dut (
            .DELAY_OB (),
            .DO (iol_iddr29_di),
            .DI (dq_di[10]),
            .DIRECTION (buffer_iol_iodly_ctrl[87]),
            .LOAD_N (buffer_iol_iodly_ctrl[89]),
            .MOVE (buffer_iol_iodly_ctrl[88]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1778

    GTP_IODELAY /* iol_iodelay32_dut */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        iol_iodelay32_dut (
            .DELAY_OB (),
            .DO (iol_iddr32_di),
            .DI (dq_di[11]),
            .DIRECTION (buffer_iol_iodly_ctrl[96]),
            .LOAD_N (buffer_iol_iodly_ctrl[98]),
            .MOVE (buffer_iol_iodly_ctrl[97]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1823

    GTP_IODELAY /* iol_iodelay33_dut */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        iol_iodelay33_dut (
            .DELAY_OB (),
            .DO (iol_iddr33_di),
            .DI (dq_di[12]),
            .DIRECTION (buffer_iol_iodly_ctrl[99]),
            .LOAD_N (buffer_iol_iodly_ctrl[101]),
            .MOVE (buffer_iol_iodly_ctrl[100]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1854

    GTP_IODELAY /* iol_iodelay34_dut */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        iol_iodelay34_dut (
            .DELAY_OB (),
            .DO (iol_iddr34_di),
            .DI (dq_di[13]),
            .DIRECTION (buffer_iol_iodly_ctrl[102]),
            .LOAD_N (buffer_iol_iodly_ctrl[104]),
            .MOVE (buffer_iol_iodly_ctrl[103]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1886

    GTP_IODELAY /* iol_iodelay35_dut */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        iol_iodelay35_dut (
            .DELAY_OB (),
            .DO (iol_iddr35_di),
            .DI (dq_di[14]),
            .DIRECTION (buffer_iol_iodly_ctrl[105]),
            .LOAD_N (buffer_iol_iodly_ctrl[107]),
            .MOVE (buffer_iol_iodly_ctrl[106]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1917

    GTP_IODELAY /* iol_iodelay36_dut */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        iol_iodelay36_dut (
            .DELAY_OB (),
            .DO (iol_iddr36_di),
            .DI (dq_di[15]),
            .DIRECTION (buffer_iol_iodly_ctrl[108]),
            .LOAD_N (buffer_iol_iodly_ctrl[110]),
            .MOVE (buffer_iol_iodly_ctrl[109]));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1949

    GTP_OSERDES /* iol_oddr2_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr2_dut (
            .DI ({buffer_iol_tx_data_tf4[3], buffer_iol_tx_data_tf4[2], buffer_iol_tx_data_tf4[1], buffer_iol_tx_data_tf4[0], phy_dm_0[3], phy_dm_0[2], phy_dm_0[1], phy_dm_0[0]}),
            .TI ({buffer_iol_ts_ctrl_tf2[1], buffer_iol_ts_ctrl_tf2[0], phy_ca_en[1], phy_ca_en[0]}),
            .DO (dm_do_0),
            .TQ (dm_to_0),
            .OCLK (dqs_clkw290_0),
            .RCLK (buffer_clk_sys[2]),
            .RST (buffer_iol_lrs[2]),
            .SERCLK (dqs0_clk_r));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1334

    GTP_OSERDES /* iol_oddr3_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b1))
        iol_oddr3_dut (
            .DI ({buffer_iol_tx_data_tf4[7], buffer_iol_tx_data_tf4[6], buffer_iol_tx_data_tf4[5], buffer_iol_tx_data_tf4[4], dqs_dq_w_0[3], dqs_dq_w_0[2], dqs_dq_w_0[1], dqs_dq_w_0[0]}),
            .TI ({buffer_iol_ts_ctrl_tf2[3], buffer_iol_ts_ctrl_tf2[2], dqs_dq_w_en_0[1], dqs_dq_w_en_0[0]}),
            .DO (dq_do[0]),
            .TQ (dq_to[0]),
            .OCLK (dqs_clkw290_0),
            .RCLK (buffer_clk_sys[3]),
            .RST (buffer_iol_lrs[3]),
            .SERCLK (dqs0_clk_r));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1365

    GTP_OSERDES /* iol_oddr4_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b1))
        iol_oddr4_dut (
            .DI ({buffer_iol_tx_data_tf4[11], buffer_iol_tx_data_tf4[10], buffer_iol_tx_data_tf4[9], buffer_iol_tx_data_tf4[8], dqs_dq_w_0[7], dqs_dq_w_0[6], dqs_dq_w_0[5], dqs_dq_w_0[4]}),
            .TI ({buffer_iol_ts_ctrl_tf2[5], buffer_iol_ts_ctrl_tf2[4], dqs_dq_w_en_0[3], dqs_dq_w_en_0[2]}),
            .DO (dq_do[1]),
            .TQ (dq_to[1]),
            .OCLK (dqs_clkw290_0),
            .RCLK (buffer_clk_sys[4]),
            .RST (buffer_iol_lrs[4]),
            .SERCLK (dqs0_clk_r));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1397

    GTP_OSERDES /* iol_oddr5_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b1))
        iol_oddr5_dut (
            .DI ({buffer_iol_tx_data_tf4[15], buffer_iol_tx_data_tf4[14], buffer_iol_tx_data_tf4[13], buffer_iol_tx_data_tf4[12], dqs_dq_w_0[11], dqs_dq_w_0[10], dqs_dq_w_0[9], dqs_dq_w_0[8]}),
            .TI ({buffer_iol_ts_ctrl_tf2[7], buffer_iol_ts_ctrl_tf2[6], dqs_dq_w_en_0[5], dqs_dq_w_en_0[4]}),
            .DO (dq_do[2]),
            .TQ (dq_to[2]),
            .OCLK (dqs_clkw290_0),
            .RCLK (buffer_clk_sys[5]),
            .RST (buffer_iol_lrs[5]),
            .SERCLK (dqs0_clk_r));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1428

    GTP_OSERDES /* iol_oddr6_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b1))
        iol_oddr6_dut (
            .DI ({buffer_iol_tx_data_tf4[19], buffer_iol_tx_data_tf4[18], buffer_iol_tx_data_tf4[17], buffer_iol_tx_data_tf4[16], dqs_dq_w_0[15], dqs_dq_w_0[14], dqs_dq_w_0[13], dqs_dq_w_0[12]}),
            .TI ({buffer_iol_ts_ctrl_tf2[9], buffer_iol_ts_ctrl_tf2[8], dqs_dq_w_en_0[7], dqs_dq_w_en_0[6]}),
            .DO (dq_do[3]),
            .TQ (dq_to[3]),
            .OCLK (dqs_clkw290_0),
            .RCLK (buffer_clk_sys[6]),
            .RST (buffer_iol_lrs[6]),
            .SERCLK (dqs0_clk_r));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1460

    GTP_OSERDES /* iol_oddr7_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b1))
        iol_oddr7_dut (
            .DI ({buffer_iol_tx_data_tf4[23], buffer_iol_tx_data_tf4[22], buffer_iol_tx_data_tf4[21], buffer_iol_tx_data_tf4[20], dqs_dq_w_0[19], dqs_dq_w_0[18], dqs_dq_w_0[17], dqs_dq_w_0[16]}),
            .TI ({buffer_iol_ts_ctrl_tf2[11], buffer_iol_ts_ctrl_tf2[10], dqs_dq_w_en_0[9], dqs_dq_w_en_0[8]}),
            .DO (dq_do[4]),
            .TQ (dq_to[4]),
            .OCLK (dqs_clkw290_0),
            .RCLK (buffer_clk_sys[7]),
            .RST (buffer_iol_lrs[7]),
            .SERCLK (dqs0_clk_r));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1491

    GTP_OSERDES /* iol_oddr9_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b1))
        iol_oddr9_dut (
            .DI ({buffer_iol_tx_data_tf4[27], buffer_iol_tx_data_tf4[26], buffer_iol_tx_data_tf4[25], buffer_iol_tx_data_tf4[24], dqs_dqs_w_0[3], dqs_dqs_w_0[2], dqs_dqs_w_0[1], dqs_dqs_w_0[0]}),
            .TI ({buffer_iol_ts_ctrl_tf2[13], buffer_iol_ts_ctrl_tf2[12], dqs_dqs_w_en_0[1], dqs_dqs_w_en_0[0]}),
            .DO (dqs_do_0),
            .TQ (dqs_to_0),
            .OCLK (dqs_clkw_0),
            .RCLK (buffer_clk_sys[9]),
            .RST (buffer_iol_lrs[9]),
            .SERCLK (dqs0_clk_r));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1504

    GTP_OSERDES /* iol_oddr10_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b1))
        iol_oddr10_dut (
            .DI ({buffer_iol_tx_data_tf4[31], buffer_iol_tx_data_tf4[30], buffer_iol_tx_data_tf4[29], buffer_iol_tx_data_tf4[28], dqs_dq_w_0[23], dqs_dq_w_0[22], dqs_dq_w_0[21], dqs_dq_w_0[20]}),
            .TI ({buffer_iol_ts_ctrl_tf2[15], buffer_iol_ts_ctrl_tf2[14], dqs_dq_w_en_0[11], dqs_dq_w_en_0[10]}),
            .DO (dq_do[5]),
            .TQ (dq_to[5]),
            .OCLK (dqs_clkw290_0),
            .RCLK (buffer_clk_sys[10]),
            .RST (buffer_iol_lrs[10]),
            .SERCLK (dqs0_clk_r));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1536

    GTP_OSERDES /* iol_oddr11_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b1))
        iol_oddr11_dut (
            .DI ({buffer_iol_tx_data_tf4[35], buffer_iol_tx_data_tf4[34], buffer_iol_tx_data_tf4[33], buffer_iol_tx_data_tf4[32], dqs_dq_w_0[27], dqs_dq_w_0[26], dqs_dq_w_0[25], dqs_dq_w_0[24]}),
            .TI ({buffer_iol_ts_ctrl_tf2[17], buffer_iol_ts_ctrl_tf2[16], dqs_dq_w_en_0[13], dqs_dq_w_en_0[12]}),
            .DO (dq_do[6]),
            .TQ (dq_to[6]),
            .OCLK (dqs_clkw290_0),
            .RCLK (buffer_clk_sys[11]),
            .RST (buffer_iol_lrs[11]),
            .SERCLK (dqs0_clk_r));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1567

    GTP_OSERDES /* iol_oddr12_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b1))
        iol_oddr12_dut (
            .DI ({buffer_iol_tx_data_tf4[39], buffer_iol_tx_data_tf4[38], buffer_iol_tx_data_tf4[37], buffer_iol_tx_data_tf4[36], dqs_dq_w_0[31], dqs_dq_w_0[30], dqs_dq_w_0[29], dqs_dq_w_0[28]}),
            .TI ({buffer_iol_ts_ctrl_tf2[19], buffer_iol_ts_ctrl_tf2[18], dqs_dq_w_en_0[15], dqs_dq_w_en_0[14]}),
            .DO (dq_do[7]),
            .TQ (dq_to[7]),
            .OCLK (dqs_clkw290_0),
            .RCLK (buffer_clk_sys[12]),
            .RST (buffer_iol_lrs[12]),
            .SERCLK (dqs0_clk_r));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1599

    GTP_OSERDES /* iol_oddr17_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr17_dut (
            .DI ({buffer_iol_tx_data_tf4[43], buffer_iol_tx_data_tf4[42], buffer_iol_tx_data_tf4[41], buffer_iol_tx_data_tf4[40], phy_ck[3], phy_ck[2], phy_ck[1], phy_ck[0]}),
            .TI ({buffer_iol_ts_ctrl_tf2[21], buffer_iol_ts_ctrl_tf2[20], phy_ca_en[3], phy_ca_en[2]}),
            .DO (ck_do),
            .TQ (ck_to),
            .OCLK (dqs_clkw_ca_01),
            .RCLK (buffer_clk_sys[17]),
            .RST (buffer_iol_lrs[17]),
            .SERCLK (dqs_ca_clk_r_01));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1611

    GTP_OSERDES /* iol_oddr18_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr18_dut (
            .DI ({buffer_iol_tx_data_tf4[47], buffer_iol_tx_data_tf4[46], buffer_iol_tx_data_tf4[45], buffer_iol_tx_data_tf4[44], phy_odt[3], phy_odt[2], phy_odt[1], phy_odt[0]}),
            .TI ({buffer_iol_ts_ctrl_tf2[23], buffer_iol_ts_ctrl_tf2[22], phy_ca_en[5], phy_ca_en[4]}),
            .DO (odt_do),
            .TQ (odt_to),
            .OCLK (dqs_clkw_ca_01),
            .RCLK (buffer_clk_sys[18]),
            .RST (buffer_iol_lrs[18]),
            .SERCLK (dqs_ca_clk_r_01));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1623

    GTP_OSERDES /* iol_oddr19_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr19_dut (
            .DI ({buffer_iol_tx_data_tf4[51], buffer_iol_tx_data_tf4[50], buffer_iol_tx_data_tf4[49], buffer_iol_tx_data_tf4[48], phy_we_n[3], phy_we_n[2], phy_we_n[1], phy_we_n[0]}),
            .TI ({buffer_iol_ts_ctrl_tf2[25], buffer_iol_ts_ctrl_tf2[24], phy_ca_en[7], phy_ca_en[6]}),
            .DO (wen_do),
            .TQ (wen_to),
            .OCLK (dqs_clkw_ca_01),
            .RCLK (buffer_clk_sys[19]),
            .RST (buffer_iol_lrs[19]),
            .SERCLK (dqs_ca_clk_r_01));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1634

    GTP_OSERDES /* iol_oddr20_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr20_dut (
            .DI ({buffer_iol_tx_data_tf4[55], buffer_iol_tx_data_tf4[54], buffer_iol_tx_data_tf4[53], buffer_iol_tx_data_tf4[52], phy_ba[3], phy_ba[2], phy_ba[1], phy_ba[0]}),
            .TI ({buffer_iol_ts_ctrl_tf2[27], buffer_iol_ts_ctrl_tf2[26], phy_ca_en[9], phy_ca_en[8]}),
            .DO (ba_do[0]),
            .TQ (ba_to[0]),
            .OCLK (dqs_clkw_ca_01),
            .RCLK (buffer_clk_sys[20]),
            .RST (buffer_iol_lrs[20]),
            .SERCLK (dqs_ca_clk_r_01));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1646

    GTP_OSERDES /* iol_oddr21_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr21_dut (
            .DI ({buffer_iol_tx_data_tf4[59], buffer_iol_tx_data_tf4[58], buffer_iol_tx_data_tf4[57], buffer_iol_tx_data_tf4[56], phy_ba[7], phy_ba[6], phy_ba[5], phy_ba[4]}),
            .TI ({buffer_iol_ts_ctrl_tf2[29], buffer_iol_ts_ctrl_tf2[28], phy_ca_en[11], phy_ca_en[10]}),
            .DO (ba_do[1]),
            .TQ (ba_to[1]),
            .OCLK (dqs_clkw_ca_01),
            .RCLK (buffer_clk_sys[21]),
            .RST (buffer_iol_lrs[21]),
            .SERCLK (dqs_ca_clk_r_01));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1657

    GTP_OSERDES /* iol_oddr22_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr22_dut (
            .DI ({buffer_iol_tx_data_tf4[63], buffer_iol_tx_data_tf4[62], buffer_iol_tx_data_tf4[61], buffer_iol_tx_data_tf4[60], phy_ba[11], phy_ba[10], phy_ba[9], phy_ba[8]}),
            .TI ({buffer_iol_ts_ctrl_tf2[31], buffer_iol_ts_ctrl_tf2[30], phy_ca_en[13], phy_ca_en[12]}),
            .DO (ba_do[2]),
            .TQ (ba_to[2]),
            .OCLK (dqs_clkw_ca_01),
            .RCLK (buffer_clk_sys[22]),
            .RST (buffer_iol_lrs[22]),
            .SERCLK (dqs_ca_clk_r_01));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1668

    GTP_OSERDES /* iol_oddr23_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr23_dut (
            .DI ({buffer_iol_tx_data_tf4[67], buffer_iol_tx_data_tf4[66], buffer_iol_tx_data_tf4[65], buffer_iol_tx_data_tf4[64], phy_cas_n[3], phy_cas_n[2], phy_cas_n[1], phy_cas_n[0]}),
            .TI ({buffer_iol_ts_ctrl_tf2[33], buffer_iol_ts_ctrl_tf2[32], phy_ca_en[15], phy_ca_en[14]}),
            .DO (casn_do),
            .TQ (casn_to),
            .OCLK (dqs_clkw_ca_01),
            .RCLK (buffer_clk_sys[23]),
            .RST (buffer_iol_lrs[23]),
            .SERCLK (dqs_ca_clk_r_01));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1679

    GTP_OSERDES /* iol_oddr24_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr24_dut (
            .DI ({buffer_iol_tx_data_tf4[71], buffer_iol_tx_data_tf4[70], buffer_iol_tx_data_tf4[69], buffer_iol_tx_data_tf4[68], phy_ras_n[3], phy_ras_n[2], phy_ras_n[1], phy_ras_n[0]}),
            .TI ({buffer_iol_ts_ctrl_tf2[35], buffer_iol_ts_ctrl_tf2[34], phy_ca_en[17], phy_ca_en[16]}),
            .DO (rasn_do),
            .TQ (rasn_to),
            .OCLK (dqs_clkw_ca_01),
            .RCLK (buffer_clk_sys[24]),
            .RST (buffer_iol_lrs[24]),
            .SERCLK (dqs_ca_clk_r_01));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1691

    GTP_OSERDES /* iol_oddr25_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr25_dut (
            .DI ({buffer_iol_tx_data_tf4[75], buffer_iol_tx_data_tf4[74], buffer_iol_tx_data_tf4[73], buffer_iol_tx_data_tf4[72], phy_cs_n[3], phy_cs_n[2], phy_cs_n[1], phy_cs_n[0]}),
            .TI ({buffer_iol_ts_ctrl_tf2[37], buffer_iol_ts_ctrl_tf2[36], phy_ca_en[19], phy_ca_en[18]}),
            .DO (csn_do),
            .TQ (csn_to),
            .OCLK (dqs_clkw_ca_01),
            .RCLK (buffer_clk_sys[25]),
            .RST (buffer_iol_lrs[25]),
            .SERCLK (dqs_ca_clk_r_01));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1702

    GTP_OSERDES /* iol_oddr27_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b1))
        iol_oddr27_dut (
            .DI ({buffer_iol_tx_data_tf4[79], buffer_iol_tx_data_tf4[78], buffer_iol_tx_data_tf4[77], buffer_iol_tx_data_tf4[76], dqs_dq_w_1[3], dqs_dq_w_1[2], dqs_dq_w_1[1], dqs_dq_w_1[0]}),
            .TI ({buffer_iol_ts_ctrl_tf2[39], buffer_iol_ts_ctrl_tf2[38], dqs_dq_w_en_1[1], dqs_dq_w_en_1[0]}),
            .DO (dq_do[8]),
            .TQ (dq_to[8]),
            .OCLK (dqs_clkw290_1),
            .RCLK (buffer_clk_sys[27]),
            .RST (buffer_iol_lrs[27]),
            .SERCLK (dqs1_clk_r));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1735

    GTP_OSERDES /* iol_oddr28_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b1))
        iol_oddr28_dut (
            .DI ({buffer_iol_tx_data_tf4[83], buffer_iol_tx_data_tf4[82], buffer_iol_tx_data_tf4[81], buffer_iol_tx_data_tf4[80], dqs_dq_w_1[7], dqs_dq_w_1[6], dqs_dq_w_1[5], dqs_dq_w_1[4]}),
            .TI ({buffer_iol_ts_ctrl_tf2[41], buffer_iol_ts_ctrl_tf2[40], dqs_dq_w_en_1[3], dqs_dq_w_en_1[2]}),
            .DO (dq_do[9]),
            .TQ (dq_to[9]),
            .OCLK (dqs_clkw290_1),
            .RCLK (buffer_clk_sys[28]),
            .RST (buffer_iol_lrs[28]),
            .SERCLK (dqs1_clk_r));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1767

    GTP_OSERDES /* iol_oddr29_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b1))
        iol_oddr29_dut (
            .DI ({buffer_iol_tx_data_tf4[87], buffer_iol_tx_data_tf4[86], buffer_iol_tx_data_tf4[85], buffer_iol_tx_data_tf4[84], dqs_dq_w_1[11], dqs_dq_w_1[10], dqs_dq_w_1[9], dqs_dq_w_1[8]}),
            .TI ({buffer_iol_ts_ctrl_tf2[43], buffer_iol_ts_ctrl_tf2[42], dqs_dq_w_en_1[5], dqs_dq_w_en_1[4]}),
            .DO (dq_do[10]),
            .TQ (dq_to[10]),
            .OCLK (dqs_clkw290_1),
            .RCLK (buffer_clk_sys[29]),
            .RST (buffer_iol_lrs[29]),
            .SERCLK (dqs1_clk_r));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1798

    GTP_OSERDES /* iol_oddr31_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b1))
        iol_oddr31_dut (
            .DI ({buffer_iol_tx_data_tf4[91], buffer_iol_tx_data_tf4[90], buffer_iol_tx_data_tf4[89], buffer_iol_tx_data_tf4[88], dqs_dqs_w_1[3], dqs_dqs_w_1[2], dqs_dqs_w_1[1], dqs_dqs_w_1[0]}),
            .TI ({buffer_iol_ts_ctrl_tf2[45], buffer_iol_ts_ctrl_tf2[44], dqs_dqs_w_en_1[1], dqs_dqs_w_en_1[0]}),
            .DO (dqs_do_1),
            .TQ (dqs_to_1),
            .OCLK (dqs_clkw_1),
            .RCLK (buffer_clk_sys[31]),
            .RST (buffer_iol_lrs[31]),
            .SERCLK (dqs1_clk_r));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1811

    GTP_OSERDES /* iol_oddr32_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b1))
        iol_oddr32_dut (
            .DI ({buffer_iol_tx_data_tf4[95], buffer_iol_tx_data_tf4[94], buffer_iol_tx_data_tf4[93], buffer_iol_tx_data_tf4[92], dqs_dq_w_1[15], dqs_dq_w_1[14], dqs_dq_w_1[13], dqs_dq_w_1[12]}),
            .TI ({buffer_iol_ts_ctrl_tf2[47], buffer_iol_ts_ctrl_tf2[46], dqs_dq_w_en_1[7], dqs_dq_w_en_1[6]}),
            .DO (dq_do[11]),
            .TQ (dq_to[11]),
            .OCLK (dqs_clkw290_1),
            .RCLK (buffer_clk_sys[32]),
            .RST (buffer_iol_lrs[32]),
            .SERCLK (dqs1_clk_r));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1843

    GTP_OSERDES /* iol_oddr33_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b1))
        iol_oddr33_dut (
            .DI ({buffer_iol_tx_data_tf4[99], buffer_iol_tx_data_tf4[98], buffer_iol_tx_data_tf4[97], buffer_iol_tx_data_tf4[96], dqs_dq_w_1[19], dqs_dq_w_1[18], dqs_dq_w_1[17], dqs_dq_w_1[16]}),
            .TI ({buffer_iol_ts_ctrl_tf2[49], buffer_iol_ts_ctrl_tf2[48], dqs_dq_w_en_1[9], dqs_dq_w_en_1[8]}),
            .DO (dq_do[12]),
            .TQ (dq_to[12]),
            .OCLK (dqs_clkw290_1),
            .RCLK (buffer_clk_sys[33]),
            .RST (buffer_iol_lrs[33]),
            .SERCLK (dqs1_clk_r));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1874

    GTP_OSERDES /* iol_oddr34_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b1))
        iol_oddr34_dut (
            .DI ({buffer_iol_tx_data_tf4[103], buffer_iol_tx_data_tf4[102], buffer_iol_tx_data_tf4[101], buffer_iol_tx_data_tf4[100], dqs_dq_w_1[23], dqs_dq_w_1[22], dqs_dq_w_1[21], dqs_dq_w_1[20]}),
            .TI ({buffer_iol_ts_ctrl_tf2[51], buffer_iol_ts_ctrl_tf2[50], dqs_dq_w_en_1[11], dqs_dq_w_en_1[10]}),
            .DO (dq_do[13]),
            .TQ (dq_to[13]),
            .OCLK (dqs_clkw290_1),
            .RCLK (buffer_clk_sys[34]),
            .RST (buffer_iol_lrs[34]),
            .SERCLK (dqs1_clk_r));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1906

    GTP_OSERDES /* iol_oddr35_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b1))
        iol_oddr35_dut (
            .DI ({buffer_iol_tx_data_tf4[107], buffer_iol_tx_data_tf4[106], buffer_iol_tx_data_tf4[105], buffer_iol_tx_data_tf4[104], dqs_dq_w_1[27], dqs_dq_w_1[26], dqs_dq_w_1[25], dqs_dq_w_1[24]}),
            .TI ({buffer_iol_ts_ctrl_tf2[53], buffer_iol_ts_ctrl_tf2[52], dqs_dq_w_en_1[13], dqs_dq_w_en_1[12]}),
            .DO (dq_do[14]),
            .TQ (dq_to[14]),
            .OCLK (dqs_clkw290_1),
            .RCLK (buffer_clk_sys[35]),
            .RST (buffer_iol_lrs[35]),
            .SERCLK (dqs1_clk_r));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1937

    GTP_OSERDES /* iol_oddr36_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b1))
        iol_oddr36_dut (
            .DI ({buffer_iol_tx_data_tf4[111], buffer_iol_tx_data_tf4[110], buffer_iol_tx_data_tf4[109], buffer_iol_tx_data_tf4[108], dqs_dq_w_1[31], dqs_dq_w_1[30], dqs_dq_w_1[29], dqs_dq_w_1[28]}),
            .TI ({buffer_iol_ts_ctrl_tf2[55], buffer_iol_ts_ctrl_tf2[54], dqs_dq_w_en_1[15], dqs_dq_w_en_1[14]}),
            .DO (dq_do[15]),
            .TQ (dq_to[15]),
            .OCLK (dqs_clkw290_1),
            .RCLK (buffer_clk_sys[36]),
            .RST (buffer_iol_lrs[36]),
            .SERCLK (dqs1_clk_r));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1969

    GTP_OSERDES /* iol_oddr37_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr37_dut (
            .DI ({buffer_iol_tx_data_tf4[115], buffer_iol_tx_data_tf4[114], buffer_iol_tx_data_tf4[113], buffer_iol_tx_data_tf4[112], phy_dm_1[3], phy_dm_1[2], phy_dm_1[1], phy_dm_1[0]}),
            .TI ({buffer_iol_ts_ctrl_tf2[57], buffer_iol_ts_ctrl_tf2[56], phy_ca_en[21], phy_ca_en[20]}),
            .DO (dm_do_1),
            .TQ (dm_to_1),
            .OCLK (dqs_clkw290_1),
            .RCLK (buffer_clk_sys[37]),
            .RST (buffer_iol_lrs[37]),
            .SERCLK (dqs1_clk_r));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1980

    GTP_OSERDES /* iol_oddr40_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr40_dut (
            .DI ({buffer_iol_tx_data_tf4[119], buffer_iol_tx_data_tf4[118], buffer_iol_tx_data_tf4[117], buffer_iol_tx_data_tf4[116], phy_addr[3], phy_addr[2], phy_addr[1], phy_addr[0]}),
            .TI ({buffer_iol_ts_ctrl_tf2[59], buffer_iol_ts_ctrl_tf2[58], phy_ca_en[23], phy_ca_en[22]}),
            .DO (addr_do[0]),
            .TQ (addr_to[0]),
            .OCLK (dqs_clkw_ca_03),
            .RCLK (buffer_clk_sys[40]),
            .RST (buffer_iol_lrs[40]),
            .SERCLK (dqs_ca_clk_r_03));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:1995

    GTP_OSERDES /* iol_oddr41_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr41_dut (
            .DI ({buffer_iol_tx_data_tf4[123], buffer_iol_tx_data_tf4[122], buffer_iol_tx_data_tf4[121], buffer_iol_tx_data_tf4[120], phy_addr[7], phy_addr[6], phy_addr[5], phy_addr[4]}),
            .TI ({buffer_iol_ts_ctrl_tf2[61], buffer_iol_ts_ctrl_tf2[60], phy_ca_en[25], phy_ca_en[24]}),
            .DO (addr_do[1]),
            .TQ (addr_to[1]),
            .OCLK (dqs_clkw_ca_03),
            .RCLK (buffer_clk_sys[41]),
            .RST (buffer_iol_lrs[41]),
            .SERCLK (dqs_ca_clk_r_03));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2008

    GTP_OSERDES /* iol_oddr42_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr42_dut (
            .DI ({buffer_iol_tx_data_tf4[127], buffer_iol_tx_data_tf4[126], buffer_iol_tx_data_tf4[125], buffer_iol_tx_data_tf4[124], phy_addr[11], phy_addr[10], phy_addr[9], phy_addr[8]}),
            .TI ({buffer_iol_ts_ctrl_tf2[63], buffer_iol_ts_ctrl_tf2[62], phy_ca_en[27], phy_ca_en[26]}),
            .DO (addr_do[2]),
            .TQ (addr_to[2]),
            .OCLK (dqs_clkw_ca_03),
            .RCLK (buffer_clk_sys[42]),
            .RST (buffer_iol_lrs[42]),
            .SERCLK (dqs_ca_clk_r_03));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2022

    GTP_OSERDES /* iol_oddr43_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr43_dut (
            .DI ({buffer_iol_tx_data_tf4[131], buffer_iol_tx_data_tf4[130], buffer_iol_tx_data_tf4[129], buffer_iol_tx_data_tf4[128], phy_addr[15], phy_addr[14], phy_addr[13], phy_addr[12]}),
            .TI ({buffer_iol_ts_ctrl_tf2[65], buffer_iol_ts_ctrl_tf2[64], phy_ca_en[29], phy_ca_en[28]}),
            .DO (addr_do[3]),
            .TQ (addr_to[3]),
            .OCLK (dqs_clkw_ca_03),
            .RCLK (buffer_clk_sys[43]),
            .RST (buffer_iol_lrs[43]),
            .SERCLK (dqs_ca_clk_r_03));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2033

    GTP_OSERDES /* iol_oddr44_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr44_dut (
            .DI ({buffer_iol_tx_data_tf4[135], buffer_iol_tx_data_tf4[134], buffer_iol_tx_data_tf4[133], buffer_iol_tx_data_tf4[132], phy_addr[19], phy_addr[18], phy_addr[17], phy_addr[16]}),
            .TI ({buffer_iol_ts_ctrl_tf2[67], buffer_iol_ts_ctrl_tf2[66], phy_ca_en[31], phy_ca_en[30]}),
            .DO (addr_do[4]),
            .TQ (addr_to[4]),
            .OCLK (dqs_clkw_ca_03),
            .RCLK (buffer_clk_sys[44]),
            .RST (buffer_iol_lrs[44]),
            .SERCLK (dqs_ca_clk_r_03));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2047

    GTP_OSERDES /* iol_oddr45_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr45_dut (
            .DI ({buffer_iol_tx_data_tf4[139], buffer_iol_tx_data_tf4[138], buffer_iol_tx_data_tf4[137], buffer_iol_tx_data_tf4[136], phy_addr[23], phy_addr[22], phy_addr[21], phy_addr[20]}),
            .TI ({buffer_iol_ts_ctrl_tf2[69], buffer_iol_ts_ctrl_tf2[68], phy_ca_en[33], phy_ca_en[32]}),
            .DO (addr_do[5]),
            .TQ (addr_to[5]),
            .OCLK (dqs_clkw_ca_03),
            .RCLK (buffer_clk_sys[45]),
            .RST (buffer_iol_lrs[45]),
            .SERCLK (dqs_ca_clk_r_03));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2058

    GTP_OSERDES /* iol_oddr46_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr46_dut (
            .DI ({buffer_iol_tx_data_tf4[143], buffer_iol_tx_data_tf4[142], buffer_iol_tx_data_tf4[141], buffer_iol_tx_data_tf4[140], phy_addr[27], phy_addr[26], phy_addr[25], phy_addr[24]}),
            .TI ({buffer_iol_ts_ctrl_tf2[71], buffer_iol_ts_ctrl_tf2[70], phy_ca_en[35], phy_ca_en[34]}),
            .DO (addr_do[6]),
            .TQ (addr_to[6]),
            .OCLK (dqs_clkw_ca_03),
            .RCLK (buffer_clk_sys[46]),
            .RST (buffer_iol_lrs[46]),
            .SERCLK (dqs_ca_clk_r_03));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2070

    GTP_OSERDES /* iol_oddr47_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr47_dut (
            .DI ({buffer_iol_tx_data_tf4[147], buffer_iol_tx_data_tf4[146], buffer_iol_tx_data_tf4[145], buffer_iol_tx_data_tf4[144], phy_addr[31], phy_addr[30], phy_addr[29], phy_addr[28]}),
            .TI ({buffer_iol_ts_ctrl_tf2[73], buffer_iol_ts_ctrl_tf2[72], phy_ca_en[37], phy_ca_en[36]}),
            .DO (addr_do[7]),
            .TQ (addr_to[7]),
            .OCLK (dqs_clkw_ca_03),
            .RCLK (buffer_clk_sys[47]),
            .RST (buffer_iol_lrs[47]),
            .SERCLK (dqs_ca_clk_r_03));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2080

    GTP_OSERDES /* iol_oddr48_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr48_dut (
            .DI ({buffer_iol_tx_data_tf4[151], buffer_iol_tx_data_tf4[150], buffer_iol_tx_data_tf4[149], buffer_iol_tx_data_tf4[148], phy_cke[3], phy_cke[2], phy_cke[1], phy_cke[0]}),
            .TI ({buffer_iol_ts_ctrl_tf2[75], buffer_iol_ts_ctrl_tf2[74], phy_ca_en[39], phy_ca_en[38]}),
            .DO (cke_do),
            .TQ (cke_to),
            .OCLK (dqs_clkw_ca_03),
            .RCLK (buffer_clk_sys[48]),
            .RST (buffer_iol_lrs[48]),
            .SERCLK (dqs_ca_clk_r_03));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2092

    GTP_OSERDES /* iol_oddr49_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr49_dut (
            .DI ({buffer_iol_tx_data_tf4[155], buffer_iol_tx_data_tf4[154], buffer_iol_tx_data_tf4[153], buffer_iol_tx_data_tf4[152], phy_addr[35], phy_addr[34], phy_addr[33], phy_addr[32]}),
            .TI ({buffer_iol_ts_ctrl_tf2[77], buffer_iol_ts_ctrl_tf2[76], phy_ca_en[41], phy_ca_en[40]}),
            .DO (addr_do[8]),
            .TQ (addr_to[8]),
            .OCLK (dqs_clkw_ca_03),
            .RCLK (buffer_clk_sys[49]),
            .RST (buffer_iol_lrs[49]),
            .SERCLK (dqs_ca_clk_r_03));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2103

    GTP_OSERDES /* iol_oddr51_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr51_dut (
            .DI ({buffer_iol_tx_data_tf4[159], buffer_iol_tx_data_tf4[158], buffer_iol_tx_data_tf4[157], buffer_iol_tx_data_tf4[156], phy_addr[39], phy_addr[38], phy_addr[37], phy_addr[36]}),
            .TI ({buffer_iol_ts_ctrl_tf2[79], buffer_iol_ts_ctrl_tf2[78], phy_ca_en[43], phy_ca_en[42]}),
            .DO (addr_do[9]),
            .TQ (addr_to[9]),
            .OCLK (dqs_clkw_ca_03),
            .RCLK (buffer_clk_sys[51]),
            .RST (buffer_iol_lrs[51]),
            .SERCLK (dqs_ca_clk_r_03));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2116

    GTP_OSERDES /* iol_oddr52_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr52_dut (
            .DI ({buffer_iol_tx_data_tf4[163], buffer_iol_tx_data_tf4[162], buffer_iol_tx_data_tf4[161], buffer_iol_tx_data_tf4[160], phy_addr[43], phy_addr[42], phy_addr[41], phy_addr[40]}),
            .TI ({buffer_iol_ts_ctrl_tf2[81], buffer_iol_ts_ctrl_tf2[80], phy_ca_en[45], phy_ca_en[44]}),
            .DO (addr_do[10]),
            .TQ (addr_to[10]),
            .OCLK (dqs_clkw_ca_03),
            .RCLK (buffer_clk_sys[52]),
            .RST (buffer_iol_lrs[52]),
            .SERCLK (dqs_ca_clk_r_03));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2128

    GTP_OSERDES /* iol_oddr55_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr55_dut (
            .DI ({buffer_iol_tx_data_tf4[167], buffer_iol_tx_data_tf4[166], buffer_iol_tx_data_tf4[165], buffer_iol_tx_data_tf4[164], phy_addr[47], phy_addr[46], phy_addr[45], phy_addr[44]}),
            .TI ({buffer_iol_ts_ctrl_tf2[83], buffer_iol_ts_ctrl_tf2[82], phy_ca_en[47], phy_ca_en[46]}),
            .DO (addr_do[11]),
            .TQ (addr_to[11]),
            .OCLK (dqs_clkw_ca_04),
            .RCLK (buffer_clk_sys[55]),
            .RST (buffer_iol_lrs[55]),
            .SERCLK (dqs_ca_clk_r_04));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2142

    GTP_OSERDES /* iol_oddr56_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr56_dut (
            .DI ({buffer_iol_tx_data_tf4[171], buffer_iol_tx_data_tf4[170], buffer_iol_tx_data_tf4[169], buffer_iol_tx_data_tf4[168], phy_addr[51], phy_addr[50], phy_addr[49], phy_addr[48]}),
            .TI ({buffer_iol_ts_ctrl_tf2[85], buffer_iol_ts_ctrl_tf2[84], phy_ca_en[49], phy_ca_en[48]}),
            .DO (addr_do[12]),
            .TQ (addr_to[12]),
            .OCLK (dqs_clkw_ca_04),
            .RCLK (buffer_clk_sys[56]),
            .RST (buffer_iol_lrs[56]),
            .SERCLK (dqs_ca_clk_r_04));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2154

    GTP_OSERDES /* iol_oddr57_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr57_dut (
            .DI ({buffer_iol_tx_data_tf4[175], buffer_iol_tx_data_tf4[174], buffer_iol_tx_data_tf4[173], buffer_iol_tx_data_tf4[172], phy_addr[55], phy_addr[54], phy_addr[53], phy_addr[52]}),
            .TI ({buffer_iol_ts_ctrl_tf2[87], buffer_iol_ts_ctrl_tf2[86], phy_ca_en[51], phy_ca_en[50]}),
            .DO (addr_do[13]),
            .TQ (addr_to[13]),
            .OCLK (dqs_clkw_ca_04),
            .RCLK (buffer_clk_sys[57]),
            .RST (buffer_iol_lrs[57]),
            .SERCLK (dqs_ca_clk_r_04));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2164

    GTP_OSERDES /* iol_oddr58_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr58_dut (
            .DI ({buffer_iol_tx_data_tf4[179], buffer_iol_tx_data_tf4[178], buffer_iol_tx_data_tf4[177], buffer_iol_tx_data_tf4[176], phy_addr[59], phy_addr[58], phy_addr[57], phy_addr[56]}),
            .TI ({buffer_iol_ts_ctrl_tf2[89], buffer_iol_ts_ctrl_tf2[88], phy_ca_en[53], phy_ca_en[52]}),
            .DO (addr_do[14]),
            .TQ (addr_to[14]),
            .OCLK (dqs_clkw_ca_04),
            .RCLK (buffer_clk_sys[58]),
            .RST (buffer_iol_lrs[58]),
            .SERCLK (dqs_ca_clk_r_04));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2176

    GTP_OSERDES /* iol_oddr59_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr59_dut (
            .DI ({buffer_iol_tx_data_tf4[183], buffer_iol_tx_data_tf4[182], buffer_iol_tx_data_tf4[181], buffer_iol_tx_data_tf4[180], phy_addr[63], phy_addr[62], phy_addr[61], phy_addr[60]}),
            .TI ({buffer_iol_ts_ctrl_tf2[91], buffer_iol_ts_ctrl_tf2[90], phy_ca_en[55], phy_ca_en[54]}),
            .DO (addr_do[15]),
            .TQ (addr_to[15]),
            .OCLK (dqs_clkw_ca_04),
            .RCLK (buffer_clk_sys[59]),
            .RST (buffer_iol_lrs[59]),
            .SERCLK (dqs_ca_clk_r_04));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:2189

    GTP_DDRPHY /* u_gtp_ddrphy */ #(
            .TEST_PATTERN2(32'b01111111011111110111111101111111), 
            .TEST_PATTERN3(32'b01010000101111000101000010111100), 
            .T200US(40000), 
            .MR0_DDR3(16'b0001010100100000), 
            .MR1_DDR3(16'b0000000000010100), 
            .MR2_DDR3(16'b0000000000000000), 
            .MR3_DDR3(16'b0000000000000000), 
            .MR_DDR2(16'b0000101101010011), 
            .EMR1_DDR2(16'b0000000000011100), 
            .EMR2_DDR2(16'b0000000000000000), 
            .EMR3_DDR2(16'b0000000000000000), 
            .MR_LPDDR(16'b0000000000110011), 
            .EMR_LPDDR(16'b0000000000000000), 
            .TMRD(2), 
            .TMOD(6), 
            .TZQINIT(256), 
            .TXPR(2), 
            .TRP(3), 
            .TRFC(32), 
            .WL_EN("TRUE"), 
            .DDR_TYPE("DDR3"), 
            .DATA_WIDTH("16BIT"), 
            .DQS_GATE_MODE(2'b01), 
            .WRDATA_PATH_ADJ("FALSE"), 
            .CTRL_PATH_ADJ("FALSE"), 
            .WL_MAX_STEP(8'b11111111), 
            .WL_MAX_CHECK(5'b11111), 
            .MAN_WRLVL_DQS_L("FALSE"), 
            .MAN_WRLVL_DQS_H("FALSE"), 
            .WL_CTRL_L(3'b001), 
            .WL_CTRL_H(3'b001), 
            .INIT_READ_CLK_CTRL(2'b11), 
            .INIT_READ_CLK_CTRL_H(2'b11), 
            .INIT_SLIP_STEP(4'b0111), 
            .INIT_SLIP_STEP_H(4'b0111), 
            .FORCE_READ_CLK_CTRL_L("FALSE"), 
            .FORCE_READ_CLK_CTRL_H("FALSE"), 
            .STOP_WITH_ERROR("FALSE"), 
            .DQGT_DEBUG(1'b0), 
            .WRITE_DEBUG(1'b0), 
            .RDEL_ADJ_MAX_RANG(5'b11111), 
            .MIN_DQSI_WIN(4'b0110), 
            .INIT_SAMP_POSITION(8'b00000000), 
            .INIT_SAMP_POSITION_H(8'b00000000), 
            .FORCE_SAMP_POSITION_L("FALSE"), 
            .FORCE_SAMP_POSITION_H("FALSE"), 
            .RDEL_RD_CNT(19'b0000000000001000000), 
            .T400NS(80), 
            .T_LPDDR(9'b000000000), 
            .REF_CNT(8'b00110100), 
            .APB_VLD("FALSE"), 
            .TEST_PATTERN1(128'b00000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000001111111111111111), 
            .TRAIN_RST_TYPE("TRUE"), 
            .TXS(8'b00100010), 
            .WL_SETTING(1'b0), 
            .WCLK_DEL_SEL(1'b0), 
            .INIT_WRLVL_STEP_L(8'b00000000), 
            .INIT_WRLVL_STEP_H(8'b00000000))
        u_gtp_ddrphy (
            .DDRPHY_ADDR (phy_addr),
            .DDRPHY_BA (phy_ba),
            .DDRPHY_CAS_N (phy_cas_n),
            .DDRPHY_CA_EN (phy_ca_en),
            .DDRPHY_CK (phy_ck),
            .DDRPHY_CKE (phy_cke),
            .DDRPHY_CS_N (phy_cs_n),
            .DDRPHY_DM_H (phy_dm_1),
            .DDRPHY_DM_L (phy_dm_0),
            .DDRPHY_DQS_GATE_CTRL_H (ddrphy_dqs_gate_ctrl_h),
            .DDRPHY_DQS_GATE_CTRL_L (ddrphy_dqs_gate_ctrl_l),
            .DDRPHY_ODT (phy_odt),
            .DDRPHY_RAS_N (phy_ras_n),
            .DDRPHY_RDQS_STEP_H (ddrphy_rdqs_step_h),
            .DDRPHY_RDQS_STEP_L (ddrphy_rdqs_step_l),
            .DDRPHY_READ_CLK_CTRL_H (ddrphy_read_clk_ctrl_h),
            .DDRPHY_READ_CLK_CTRL_L (ddrphy_read_clk_ctrl_l),
            .DDRPHY_WDATA_H (dqs_dq_w_1),
            .DDRPHY_WDATA_L (dqs_dq_w_0),
            .DDRPHY_WDQS_EN_H (dqs_dqs_w_en_1),
            .DDRPHY_WDQS_EN_L (dqs_dqs_w_en_0),
            .DDRPHY_WDQS_H (dqs_dqs_w_1),
            .DDRPHY_WDQS_L (dqs_dqs_w_0),
            .DDRPHY_WEN_H (dqs_dq_w_en_1),
            .DDRPHY_WEN_L (dqs_dq_w_en_0),
            .DDRPHY_WE_N (phy_we_n),
            .DDRPHY_WL_CTRL_H (ddrphy_wl_ctrl_h),
            .DDRPHY_WL_CTRL_L (ddrphy_wl_ctrl_l),
            .DDRPHY_WL_STEP_H (ddrphy_wl_step_h),
            .DDRPHY_WL_STEP_L (ddrphy_wl_step_l),
            .DFI_ERROR_INFO (dfi_error_info),
            .DFI_PHYUPD_TYPE (dfi_phyupd_type),
            .DFI_RDDATA (dfi_rddata),
            .DFI_RDDATA_VALID (dfi_rddata_valid),
            .DQS_CLK_REGIONAL (buffer_dqs_clk_regional),
            .DQS_DQS_GATE_CTRL (buffer_dqs_dqs_gate_ctrl),
            .DQS_DQS_GATE_CTRL_TF2 (buffer_dqs_dqs_gate_ctrl_tf2),
            .DQS_GATEI (buffer_dqs_gatei),
            .DQS_RDEL_CTRL (buffer_dqs_rdel_ctrl),
            .DQS_READ_CLK_CTRL (buffer_dqs_read_clk_ctrl),
            .DQS_RST (buffer_dqs_rst),
            .DQS_RST_TRAINING_N (buffer_dqs_rst_training_n),
            .DQS_WL_CTRL (buffer_dqs_wl_ctrl),
            .DQS_WL_STEP (buffer_dqs_wl_step),
            .IOL_CE (buffer_iol_ce),
            .IOL_CLK_SYS (buffer_clk_sys),
            .IOL_IODLY_CTRL (buffer_iol_iodly_ctrl),
            .IOL_LRS (buffer_iol_lrs_regional),
            .IOL_MIPI_SW_DYN_I (buffer_iol_mipi_sw_dyn_i),
            .IOL_TS_CTRL_TF2 (buffer_iol_ts_ctrl_tf2),
            .IOL_TS_CTRL_TF3 (buffer_iol_ts_ctrl_tf3),
            .IOL_TS_CTRL_TF4 (buffer_iol_ts_ctrl_tf4),
            .IOL_TX_DATA_TF4 (buffer_iol_tx_data_tf4),
            .IOL_TX_DATA_TF7 (buffer_iol_tx_data_tf7),
            .IOL_TX_DATA_TF8 (buffer_iol_tx_data_tf8),
            .PRDATA (prdata),
            .DDRPHY_DLL_STEP (ddrphy_dll_step),
            .DDRPHY_DQ_H ({iol_iddr36_di, iol_iddr35_di, iol_iddr34_di, iol_iddr33_di, iol_iddr32_di, iol_iddr29_di, iol_iddr28_di, iol_iddr27_di}),
            .DDRPHY_DQ_L ({iol_iddr12_di, iol_iddr11_di, iol_iddr10_di, iol_iddr7_di, iol_iddr6_di, iol_iddr5_di, iol_iddr4_di, iol_iddr3_di}),
            .DDRPHY_RDATA_H ({N469[7], N469[6], N469[5], N469[4], N457[7], N457[6], N457[5], N457[4], N445[7], N445[6], N445[5], N445[4], N433[7], N433[6], N433[5], N433[4], N421[7], N421[6], N421[5], N421[4], N405[7], N405[6], N405[5], N405[4], N393[7], N393[6], N393[5], N393[4], N381[7], N381[6], N381[5], N381[4]}),
            .DDRPHY_RDATA_L ({N327[7], N327[6], N327[5], N327[4], N315[7], N315[6], N315[5], N315[4], N303[7], N303[6], N303[5], N303[4], N287[7], N287[6], N287[5], N287[4], N275[7], N275[6], N275[5], N275[4], N263[7], N263[6], N263[5], N263[4], N251[7], N251[6], N251[5], N251[4], N239[7], N239[6], N239[5], N239[4]}),
            .DDRPHY_UPDATE_COMP_VAL_H ({1'b0, ddrphy_update_comp_val_h[0]}),
            .DDRPHY_UPDATE_COMP_VAL_L ({1'b0, ddrphy_update_comp_val_l[0]}),
            .DDRPHY_UPDATE_TYPE (ddrphy_update_type),
            .DFI_ADDRESS (dfi_address),
            .DFI_BANK (dfi_bank),
            .DFI_CAS_N (dfi_cas_n),
            .DFI_CKE (dfi_cke),
            .DFI_CS (dfi_cs),
            .DFI_FREQUENCY (dfi_frequency),
            .DFI_LP_WAKEUP (dfi_lp_wakeup),
            .DFI_ODT (dfi_odt),
            .DFI_RAS_N (dfi_ras_n),
            .DFI_RDDATA_EN (dfi_rddata_en),
            .DFI_RESET_N (dfi_reset_n),
            .DFI_WE_N (dfi_we_n),
            .DFI_WRDATA (dfi_wrdata),
            .DFI_WRDATA_EN (dfi_wrdata_en),
            .DFI_WRDATA_MASK (dfi_wrdata_mask),
            .PADDR ({1'b0, paddr[10], paddr[9], paddr[8], paddr[7], paddr[6], paddr[5], paddr[4], paddr[3], paddr[2], 1'b0, 1'b0}),
            .PWDATA (pwdata),
            .DDRPHY_GATEI_H (ddrphy_gatei_h),
            .DDRPHY_GATEI_L (ddrphy_gatei_l),
            .DDRPHY_MEM_RST (phy_reset_n),
            .DDRPHY_RST_REQ (ddrphy_rst_req),
            .DDRPHY_UPDATE_DONE (ddrphy_update_done),
            .DFI_CTRLUPD_ACK (dfi_ctrlupd_ack),
            .DFI_ERROR (dfi_error),
            .DFI_INIT_COMPLETE (dfi_init_complete),
            .DFI_LP_ACK (dfi_lp_ack),
            .DFI_PHYUPD_REQ (dfi_phyupd_req),
            .DLL_CLK_INPUT (buffer_dll_clk_input),
            .DLL_FREEZE (buffer_dll_freeze),
            .DLL_UPDATE_REQ (dll_update_req),
            .MEM_RST_EN (buffer_mem_rst_en),
            .PREADY (pready),
            .RST_DLL (buffer_rst_dll),
            .UPDATE_N (buffer_update_n),
            .DDRPHY_CLKIN (ioclk_div),
            .DDRPHY_DGTS_H (ddrphy_dgts_h),
            .DDRPHY_DGTS_L (ddrphy_dgts_l),
            .DDRPHY_RDEL_OV_H (ddrphy_rdel_ov_h),
            .DDRPHY_RDEL_OV_L (ddrphy_rdel_ov_l),
            .DDRPHY_READ_VALID_H (ddrphy_read_valid_h),
            .DDRPHY_READ_VALID_L (ddrphy_read_valid_l),
            .DDRPHY_RST (ddrphy_rst),
            .DDRPHY_RST_ACK (ddrphy_rst_ack),
            .DDRPHY_UPDATE (ddrphy_update),
            .DDRPHY_UPDATE_COMP_DIR_H (ddrphy_update_comp_dir_h),
            .DDRPHY_UPDATE_COMP_DIR_L (ddrphy_update_comp_dir_l),
            .DDRPHY_WL_OV_H (ddrphy_wl_ov_h),
            .DDRPHY_WL_OV_L (ddrphy_wl_ov_l),
            .DFI_CTRLUPD_REQ (dfi_ctrlupd_req),
            .DFI_DRAM_CLK_DISABLE (dfi_dram_clk_disable),
            .DFI_INIT_START (dfi_init_start),
            .DFI_LP_REQ (dfi_lp_req),
            .DFI_PHYUPD_ACK (dfi_phyupd_ack),
            .DLL_UPDATE_ACK (dll_update_ack),
            .DLL_UPDATE_N (dll_update_n),
            .PCLK (pclk),
            .PENABLE (penable),
            .PRESET (preset),
            .PSEL (1'b0),
            .PWRITE (pwrite),
            .SRB_DLL_FREEZE (1'b0),
            .SRB_DQS_RST (srb_dqs_rst),
            .SRB_DQS_RST_TRAINING (srb_dqs_rst_training),
            .SRB_IOL_RST (srb_iol_rst),
            .SRB_RST_DLL (srb_rst_dll));
	// ../../../rtl/ipsl_hmic_h_phy_io_v1_1.v:949


endmodule


module ipsl_hmic_h_phy_top_v1_1
(
    input [31:0] dfi_address,
    input [5:0] dfi_bank,
    input [1:0] dfi_cas_n,
    input [1:0] dfi_cke,
    input [1:0] dfi_cs,
    input [4:0] dfi_frequency,
    input [3:0] dfi_lp_wakeup,
    input [1:0] dfi_odt,
    input [1:0] dfi_ras_n,
    input [3:0] dfi_rddata_en,
    input [1:0] dfi_reset_n,
    input [1:0] dfi_we_n,
    input [63:0] dfi_wrdata,
    input [3:0] dfi_wrdata_en,
    input [7:0] dfi_wrdata_mask,
    input [11:0] phy_paddr,
    input [31:0] phy_pwdata,
    input N0_0,
    input ddrc_init_done,
    input dfi_ctrlupd_req,
    input dfi_dram_clk_disable,
    input dfi_init_start,
    input dfi_lp_req,
    input dfi_phyupd_ack,
    input pad_loop_in,
    input pad_loop_in_h,
    input phy_clk,
    input phy_pclk,
    input phy_penable,
    input phy_preset,
    input phy_pwrite,
    input pll_lock,
    input \u_ddrphy_update_ctrl/N0 ,
    output [1:0] dfi_phyupd_type,
    output [63:0] dfi_rddata,
    output [3:0] dfi_rddata_valid,
    output [15:0] pad_addr_ch0,
    output [2:0] pad_ba_ch0,
    output [1:0] pad_dm_rdqs_ch0,
    output ddrc_core_clk,
    output ddrphy_rst_done,
    output dfi_ctrlupd_ack,
    output dfi_init_complete,
    output dfi_lp_ack,
    output dfi_phyupd_req,
    output global_reset_n,
    output pad_casn_ch0,
    output pad_cke_ch0,
    output pad_csn_ch0,
    output pad_ddr_clk_w,
    output pad_ddr_clkn_w,
    output pad_loop_out,
    output pad_loop_out_h,
    output pad_odt_ch0,
    output pad_rasn_ch0,
    output pad_rstn_ch0,
    output pad_wen_ch0,
    output pll_phy_clk_gate,
    inout [15:0] pad_dq_ch0,
    inout [1:0] pad_dqs_ch0,
    inout [1:0] pad_dqsn_ch0
);
    wire ddrphy_rst;
    wire ddrphy_rst_ack;
    wire ddrphy_rst_req;
    wire ddrphy_update_comp_dir_h;
    wire ddrphy_update_comp_dir_l;
    wire [1:0] ddrphy_update_comp_val_h;
    wire [1:0] ddrphy_update_comp_val_l;
    wire ddrphy_update_done;
    wire ddrphy_update_start;
    wire [1:0] ddrphy_update_type;
    wire dll_lock;
    wire [7:0] dll_step_copy;
    wire dll_update_ack;
    wire dll_update_ack_rst_ctrl;
    wire dll_update_iorst_ack;
    wire dll_update_iorst_req;
    wire dll_update_n;
    wire dll_update_req;
    wire dll_update_req_rst_ctrl;
    wire [1:0] dqs_drift_h;
    wire [1:0] dqs_drift_l;
    wire srb_dqs_rst_training;
    wire srb_dqs_rstn;
    wire srb_iol_rst;
    wire srb_rst_dll;
    wire \u_ddrphy_update_ctrl_ddrphy_update_comp_val_h[1]_floating ;
    wire \u_ddrphy_update_ctrl_ddrphy_update_comp_val_l[1]_floating ;

    GTP_LUT1 /* N0 */ #(
            .INIT(2'b01))
        N0 (
            .Z (pll_phy_clk_gate),
            .I0 (srb_dqs_rstn));
	// LUT = ~I0 ;

    ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1 u_ddrphy_dll_update_ctrl (
            .dll_update_ack_rst_ctrl (dll_update_ack_rst_ctrl),
            .dll_update_ack_training (dll_update_ack),
            .dll_update_iorst_req (dll_update_iorst_req),
            .dll_update_n (dll_update_n),
            .N0 (\u_ddrphy_update_ctrl/N0 ),
            .dll_update_iorst_ack (dll_update_iorst_ack),
            .dll_update_req_rst_ctrl (dll_update_req_rst_ctrl),
            .dll_update_req_training (dll_update_req),
            .rclk (phy_pclk));
	// ../../../rtl/ipsl_hmic_h_phy_top_v1_1.v:207

    ipsl_hmic_h_ddrphy_reset_ctrl_v1_1 u_ddrphy_reset_ctrl (
            .ddrphy_rst (ddrphy_rst),
            .dll_update_iorst_ack (dll_update_iorst_ack),
            .dll_update_req_rst_ctrl (dll_update_req_rst_ctrl),
            .global_reset_n (global_reset_n),
            .led0_ddrphy_rst (ddrphy_rst_done),
            .srb_ioclkdiv_rstn (srb_dqs_rstn),
            .srb_iol_rst (srb_iol_rst),
            .srb_rst_dll (srb_rst_dll),
            .N0_0 (N0_0),
            .N134 (\u_ddrphy_update_ctrl/N0 ),
            .clk (phy_pclk),
            .dll_lock (dll_lock),
            .dll_update_ack_rst_ctrl (dll_update_ack_rst_ctrl),
            .dll_update_iorst_req (dll_update_iorst_req),
            .pll_lock (pll_lock));
	// ../../../rtl/ipsl_hmic_h_phy_top_v1_1.v:178

    ipsl_hmic_h_ddrphy_training_ctrl_v1_1 u_ddrphy_training_ctrl (
            .ddrphy_rst_ack (ddrphy_rst_ack),
            .srb_dqs_rst_training (srb_dqs_rst_training),
            .N0 (\u_ddrphy_update_ctrl/N0 ),
            .clk (phy_pclk),
            .ddrphy_in_rst (ddrphy_rst),
            .ddrphy_rst_req (ddrphy_rst_req));
	// ../../../rtl/ipsl_hmic_h_phy_top_v1_1.v:198

    ipsl_hmic_h_ddrphy_update_ctrl_v1_1 u_ddrphy_update_ctrl (
            .ddrphy_update_comp_val_h ({\u_ddrphy_update_ctrl_ddrphy_update_comp_val_h[1]_floating , ddrphy_update_comp_val_h[0]}),
            .ddrphy_update_comp_val_l ({\u_ddrphy_update_ctrl_ddrphy_update_comp_val_l[1]_floating , ddrphy_update_comp_val_l[0]}),
            .ddrphy_update_type (ddrphy_update_type),
            .dll_step_copy (dll_step_copy),
            .dqs_drift_h (dqs_drift_h),
            .dqs_drift_l (dqs_drift_l),
            .ddrphy_update_comp_dir_h (ddrphy_update_comp_dir_h),
            .ddrphy_update_comp_dir_l (ddrphy_update_comp_dir_l),
            .update_start (ddrphy_update_start),
            .N0 (\u_ddrphy_update_ctrl/N0 ),
            .ddr_init_done (ddrc_init_done),
            .ddrphy_update_done (ddrphy_update_done),
            .dll_update_n (dll_update_n),
            .rclk (phy_pclk));
	// ../../../rtl/ipsl_hmic_h_phy_top_v1_1.v:221

    ipsl_hmic_h_phy_io_v1_1 u_phy_io (
            .pad_dq_ch0 (pad_dq_ch0),
            .pad_dqs_ch0 (pad_dqs_ch0),
            .pad_dqsn_ch0 (pad_dqsn_ch0),
            .dfi_phyupd_type (dfi_phyupd_type),
            .dfi_rddata (dfi_rddata),
            .dfi_rddata_valid (dfi_rddata_valid),
            .dll_step_copy (dll_step_copy),
            .dqs_drift_h (dqs_drift_h),
            .dqs_drift_l (dqs_drift_l),
            .pad_addr_ch0 (pad_addr_ch0),
            .pad_ba_ch0 (pad_ba_ch0),
            .pad_dm_rdqs_ch0 (pad_dm_rdqs_ch0),
            .ddrphy_update_comp_val_h ({1'bz, ddrphy_update_comp_val_h[0]}),
            .ddrphy_update_comp_val_l ({1'bz, ddrphy_update_comp_val_l[0]}),
            .ddrphy_update_type (ddrphy_update_type),
            .dfi_address (dfi_address),
            .dfi_bank (dfi_bank),
            .dfi_cas_n (dfi_cas_n),
            .dfi_cke (dfi_cke),
            .dfi_cs (dfi_cs),
            .dfi_frequency (dfi_frequency),
            .dfi_lp_wakeup (dfi_lp_wakeup),
            .dfi_odt (dfi_odt),
            .dfi_ras_n (dfi_ras_n),
            .dfi_rddata_en (dfi_rddata_en),
            .dfi_reset_n (dfi_reset_n),
            .dfi_we_n (dfi_we_n),
            .dfi_wrdata (dfi_wrdata),
            .dfi_wrdata_en (dfi_wrdata_en),
            .dfi_wrdata_mask (dfi_wrdata_mask),
            .paddr ({1'bz, phy_paddr[10], phy_paddr[9], phy_paddr[8], phy_paddr[7], phy_paddr[6], phy_paddr[5], phy_paddr[4], phy_paddr[3], phy_paddr[2], 1'bz, 1'bz}),
            .pwdata (phy_pwdata),
            .ddrphy_rst_req (ddrphy_rst_req),
            .ddrphy_update_done (ddrphy_update_done),
            .dfi_ctrlupd_ack (dfi_ctrlupd_ack),
            .dfi_init_complete (dfi_init_complete),
            .dfi_lp_ack (dfi_lp_ack),
            .dfi_phyupd_req (dfi_phyupd_req),
            .dll_lock (dll_lock),
            .dll_update_req (dll_update_req),
            .ioclk_div (ddrc_core_clk),
            .pad_casn_ch0 (pad_casn_ch0),
            .pad_cke_ch0 (pad_cke_ch0),
            .pad_csn_ch0 (pad_csn_ch0),
            .pad_ddr_clk_w (pad_ddr_clk_w),
            .pad_ddr_clkn_w (pad_ddr_clkn_w),
            .pad_loop_out (pad_loop_out),
            .pad_loop_out_h (pad_loop_out_h),
            .pad_odt_ch0 (pad_odt_ch0),
            .pad_rasn_ch0 (pad_rasn_ch0),
            .pad_rstn_ch0 (pad_rstn_ch0),
            .pad_wen_ch0 (pad_wen_ch0),
            .ddrphy_rst (ddrphy_rst),
            .ddrphy_rst_ack (ddrphy_rst_ack),
            .ddrphy_update (ddrphy_update_start),
            .ddrphy_update_comp_dir_h (ddrphy_update_comp_dir_h),
            .ddrphy_update_comp_dir_l (ddrphy_update_comp_dir_l),
            .dfi_ctrlupd_req (dfi_ctrlupd_req),
            .dfi_dram_clk_disable (dfi_dram_clk_disable),
            .dfi_init_start (dfi_init_start),
            .dfi_lp_req (dfi_lp_req),
            .dfi_phyupd_ack (dfi_phyupd_ack),
            .dll_update_ack (dll_update_ack),
            .dll_update_n (dll_update_n),
            .pad_loop_in (pad_loop_in),
            .pad_loop_in_h (pad_loop_in_h),
            .pclk (phy_pclk),
            .penable (phy_penable),
            .pll_clk (phy_clk),
            .preset (phy_preset),
            .pwrite (phy_pwrite),
            .srb_dqs_rst (srb_dqs_rstn),
            .srb_dqs_rst_training (srb_dqs_rst_training),
            .srb_iol_rst (srb_iol_rst),
            .srb_rst_dll (srb_rst_dll));
	// ../../../rtl/ipsl_hmic_h_phy_top_v1_1.v:302


endmodule


module pll_50_400_v1_1
(
    input clkin1,
    input clkout0_gate,
    input pll_rst,
    output clkout0,
    output clkout1,
    output clkout2,
    output pll_lock
);
    wire clkout0_2pad;
    wire clkout3;
    wire clkout4;
    wire clkout5;
    wire clkswitch_flag;

(* PAP_LOC="PLL_82_71" *)    GTP_PLL_E1 /* u_pll_e1 */ #(
            .CLKIN_FREQ(50), 
            .PFDEN_EN("FALSE"), 
            .VCOCLK_DIV2(1'b0), 
            .DYNAMIC_RATIOI_EN("FALSE"), 
            .DYNAMIC_RATIO0_EN("FALSE"), 
            .DYNAMIC_RATIO1_EN("FALSE"), 
            .DYNAMIC_RATIO2_EN("FALSE"), 
            .DYNAMIC_RATIO3_EN("FALSE"), 
            .DYNAMIC_RATIO4_EN("FALSE"), 
            .DYNAMIC_RATIOF_EN("FALSE"), 
            .STATIC_RATIOI(2), 
            .STATIC_RATIO0(2), 
            .STATIC_RATIO1(16), 
            .STATIC_RATIO2(8), 
            .STATIC_RATIO3(8), 
            .STATIC_RATIO4(8), 
            .STATIC_RATIOF(32), 
            .DYNAMIC_DUTY0_EN("FALSE"), 
            .DYNAMIC_DUTY1_EN("FALSE"), 
            .DYNAMIC_DUTY2_EN("FALSE"), 
            .DYNAMIC_DUTY3_EN("FALSE"), 
            .DYNAMIC_DUTY4_EN("FALSE"), 
            .DYNAMIC_DUTYF_EN("FALSE"), 
            .STATIC_DUTY0(2), 
            .STATIC_DUTY1(16), 
            .STATIC_DUTY2(8), 
            .STATIC_DUTY3(8), 
            .STATIC_DUTY4(8), 
            .STATIC_DUTYF(32), 
            .PHASE_ADJUST0_EN("TRUE"), 
            .PHASE_ADJUST1_EN("TRUE"), 
            .PHASE_ADJUST2_EN("TRUE"), 
            .PHASE_ADJUST3_EN("TRUE"), 
            .PHASE_ADJUST4_EN("TRUE"), 
            .DYNAMIC_PHASE0_EN("FALSE"), 
            .DYNAMIC_PHASE1_EN("FALSE"), 
            .DYNAMIC_PHASE2_EN("FALSE"), 
            .DYNAMIC_PHASE3_EN("FALSE"), 
            .DYNAMIC_PHASE4_EN("FALSE"), 
            .DYNAMIC_PHASEF_EN("FALSE"), 
            .STATIC_PHASE0(0), 
            .STATIC_PHASE1(0), 
            .STATIC_PHASE2(0), 
            .STATIC_PHASE3(0), 
            .STATIC_PHASE4(0), 
            .STATIC_PHASEF(0), 
            .STATIC_CPHASE0(2), 
            .STATIC_CPHASE1(2), 
            .STATIC_CPHASE2(2), 
            .STATIC_CPHASE3(2), 
            .STATIC_CPHASE4(2), 
            .STATIC_CPHASEF(2), 
            .CLK_CAS0_EN("FALSE"), 
            .CLK_CAS1_EN("FALSE"), 
            .CLK_CAS2_EN("FALSE"), 
            .CLK_CAS3_EN("FALSE"), 
            .CLK_CAS4_EN("FALSE"), 
            .CLKOUT5_SEL(0), 
            .CLKIN_BYPASS_EN("FALSE"), 
            .CLKOUT0_SYN_EN("TRUE"), 
            .CLKOUT0_EXT_SYN_EN("FALSE"), 
            .CLKOUT1_SYN_EN("FALSE"), 
            .CLKOUT2_SYN_EN("FALSE"), 
            .CLKOUT3_SYN_EN("FALSE"), 
            .CLKOUT4_SYN_EN("FALSE"), 
            .CLKOUT5_SYN_EN("FALSE"), 
            .INTERNAL_FB("ENABLE"), 
            .EXTERNAL_FB("DISABLE"), 
            .BANDWIDTH("OPTIMIZED"), 
            .RSTODIV_PHASE_EN("FALSE"), 
            .SIM_DEVICE("PGL22G"))
        u_pll_e1 (
            .CPHASE0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .CPHASE1 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .CPHASE2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .CPHASE3 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .CPHASE4 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .CPHASEF (),
            .DUTY0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY1 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY3 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY4 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTYF (),
            .PHASE0 ({1'b0, 1'b0, 1'b0}),
            .PHASE1 ({1'b0, 1'b0, 1'b0}),
            .PHASE2 ({1'b0, 1'b0, 1'b0}),
            .PHASE3 ({1'b0, 1'b0, 1'b0}),
            .PHASE4 ({1'b0, 1'b0, 1'b0}),
            .PHASEF (),
            .RATIO0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO1 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO3 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO4 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIOF ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIOI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .CLKOUT0 (clkout0),
            .CLKOUT0_EXT (clkout0_2pad),
            .CLKOUT1 (clkout1),
            .CLKOUT2 (clkout2),
            .CLKOUT3 (clkout3),
            .CLKOUT4 (clkout4),
            .CLKOUT5 (clkout5),
            .CLKSWITCH_FLAG (clkswitch_flag),
            .LOCK (pll_lock),
            .CLKFB (1'b0),
            .CLKIN1 (clkin1),
            .CLKIN2 (1'b0),
            .CLKIN_SEL (1'b0),
            .CLKIN_SEL_EN (1'b0),
            .CLKOUT0_EXT_SYN (1'b0),
            .CLKOUT0_SYN (clkout0_gate),
            .CLKOUT1_SYN (1'b0),
            .CLKOUT2_SYN (1'b0),
            .CLKOUT3_SYN (1'b0),
            .CLKOUT4_SYN (1'b0),
            .CLKOUT5_SYN (1'b0),
            .PFDEN (1'b0),
            .PLL_PWD (1'b0),
            .RST (pll_rst),
            .RSTODIV_PHASE (1'b0));
	// ../../../rtl/pll/pll_50_400_v1_1.v:247


endmodule


module ddr3_core
(
    input [31:0] araddr_0,
    input [7:0] arid_0,
    input [7:0] arlen_0,
    input [31:0] awaddr_0,
    input [7:0] awid_0,
    input [7:0] awlen_0,
    input [127:0] wdata_0,
    input N0_0,
    input arvalid_0,
    input awvalid_0,
    input pad_loop_in,
    input pad_loop_in_h,
    input pll_refclk_in,
    input pll_rst,
    input wlast_0,
    input wvalid_0,
    output [15:0] pad_addr_ch0,
    output [2:0] pad_ba_ch0,
    output [1:0] pad_dm_rdqs_ch0,
    output [127:0] rdata_0,
    output arready_0,
    output awready_0,
    output ddrc_init_done,
    output ddrphy_rst_done,
    output pad_casn_ch0,
    output pad_cke_ch0,
    output pad_csn_ch0,
    output pad_ddr_clk_w,
    output pad_ddr_clkn_w,
    output pad_loop_out,
    output pad_loop_out_h,
    output pad_odt_ch0,
    output pad_rasn_ch0,
    output pad_rstn_ch0,
    output pad_wen_ch0,
    output pll_aclk_0,
    output pll_lock,
    output rvalid_0,
    output wready_0,
    inout [15:0] pad_dq_ch0,
    inout [1:0] pad_dqs_ch0,
    inout [1:0] pad_dqsn_ch0
);
    wire ddrc_core_clk;
    wire [11:0] ddrc_paddr;
    wire ddrc_penable;
    wire ddrc_preset;
    wire [31:0] ddrc_pwdata;
    wire ddrc_pwrite;
    wire [31:0] dfi_address;
    wire [5:0] dfi_bank;
    wire [1:0] dfi_cas_n;
    wire [1:0] dfi_cke;
    wire [1:0] dfi_cs;
    wire dfi_ctrlupd_ack;
    wire dfi_ctrlupd_req;
    wire dfi_dram_clk_disable;
    wire [4:0] dfi_frequency;
    wire dfi_init_complete;
    wire dfi_init_start;
    wire dfi_lp_ack;
    wire dfi_lp_req;
    wire [3:0] dfi_lp_wakeup;
    wire [1:0] dfi_odt;
    wire dfi_phyupd_ack;
    wire dfi_phyupd_req;
    wire [1:0] dfi_phyupd_type;
    wire [1:0] dfi_ras_n;
    wire [63:0] dfi_rddata;
    wire [3:0] dfi_rddata_en;
    wire [3:0] dfi_rddata_valid;
    wire [1:0] dfi_reset_n;
    wire [1:0] dfi_we_n;
    wire [63:0] dfi_wrdata;
    wire [3:0] dfi_wrdata_en;
    wire [7:0] dfi_wrdata_mask;
    wire global_reset_n;
    wire pll_pclk;
    wire pll_phy_clk;
    wire pll_phy_clk_gate;
    wire \u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0 ;
    wire \u_ipsl_hmic_h_ddrc_top_ddrc_paddr[0]_floating ;
    wire \u_ipsl_hmic_h_ddrc_top_ddrc_paddr[1]_floating ;
    wire \u_ipsl_hmic_h_ddrc_top_ddrc_paddr[11]_floating ;

    ipsl_hmic_h_ddrc_top_v1_1 u_ipsl_hmic_h_ddrc_top (
            .ddrc_paddr ({\u_ipsl_hmic_h_ddrc_top_ddrc_paddr[11]_floating , ddrc_paddr[10], ddrc_paddr[9], ddrc_paddr[8], ddrc_paddr[7], ddrc_paddr[6], ddrc_paddr[5], ddrc_paddr[4], ddrc_paddr[3], ddrc_paddr[2], \u_ipsl_hmic_h_ddrc_top_ddrc_paddr[1]_floating , \u_ipsl_hmic_h_ddrc_top_ddrc_paddr[0]_floating }),
            .ddrc_pwdata (ddrc_pwdata),
            .dfi_address (dfi_address),
            .dfi_bank (dfi_bank),
            .dfi_cas_n (dfi_cas_n),
            .dfi_cke (dfi_cke),
            .dfi_cs (dfi_cs),
            .dfi_frequency (dfi_frequency),
            .dfi_lp_wakeup (dfi_lp_wakeup),
            .dfi_odt (dfi_odt),
            .dfi_ras_n (dfi_ras_n),
            .dfi_rddata_en (dfi_rddata_en),
            .dfi_reset_n (dfi_reset_n),
            .dfi_we_n (dfi_we_n),
            .dfi_wrdata (dfi_wrdata),
            .dfi_wrdata_en (dfi_wrdata_en),
            .dfi_wrdata_mask (dfi_wrdata_mask),
            .rdata_0 (rdata_0),
            .araddr_0 ({1'bz, 1'bz, 1'bz, 1'bz, araddr_0[27], araddr_0[26], araddr_0[25], araddr_0[24], araddr_0[23], araddr_0[22], araddr_0[21], araddr_0[20], araddr_0[19], araddr_0[18], araddr_0[17], araddr_0[16], araddr_0[15], araddr_0[14], araddr_0[13], araddr_0[12], araddr_0[11], araddr_0[10], araddr_0[9], araddr_0[8], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .arid_0 ({1'bz, 1'bz, 1'bz, 1'bz, arid_0[3], arid_0[2], arid_0[1], arid_0[0]}),
            .arlen_0 ({1'bz, 1'bz, 1'bz, 1'bz, arlen_0[3], arlen_0[2], arlen_0[1], arlen_0[0]}),
            .awaddr_0 ({awaddr_0[31], awaddr_0[30], awaddr_0[29], awaddr_0[28], awaddr_0[27], awaddr_0[26], awaddr_0[25], awaddr_0[24], awaddr_0[23], awaddr_0[22], awaddr_0[21], awaddr_0[20], awaddr_0[19], awaddr_0[18], awaddr_0[17], awaddr_0[16], awaddr_0[15], awaddr_0[14], awaddr_0[13], awaddr_0[12], awaddr_0[11], awaddr_0[10], awaddr_0[9], awaddr_0[8], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .awid_0 (awid_0),
            .awlen_0 ({1'bz, 1'bz, 1'bz, 1'bz, awlen_0[3], awlen_0[2], awlen_0[1], awlen_0[0]}),
            .dfi_phyupd_type (dfi_phyupd_type),
            .dfi_rddata (dfi_rddata),
            .dfi_rddata_valid (dfi_rddata_valid),
            .wdata_0 ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, wdata_0[119], wdata_0[118], wdata_0[117], wdata_0[116], wdata_0[115], wdata_0[114], wdata_0[113], wdata_0[112], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, wdata_0[103], wdata_0[102], wdata_0[101], wdata_0[100], wdata_0[99], wdata_0[98], wdata_0[97], wdata_0[96], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, wdata_0[87], wdata_0[86], wdata_0[85], wdata_0[84], wdata_0[83], wdata_0[82], wdata_0[81], wdata_0[80], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, wdata_0[71], wdata_0[70], wdata_0[69], wdata_0[68], wdata_0[67], wdata_0[66], wdata_0[65], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, wdata_0[55], wdata_0[54], wdata_0[53], wdata_0[52], wdata_0[51], wdata_0[50], wdata_0[49], wdata_0[48], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, wdata_0[39], wdata_0[38], wdata_0[37], wdata_0[36], wdata_0[35], wdata_0[34], wdata_0[33], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, wdata_0[23], wdata_0[22], wdata_0[21], wdata_0[20], wdata_0[19], wdata_0[18], wdata_0[17], wdata_0[16], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, wdata_0[7], wdata_0[6], wdata_0[5], wdata_0[4], wdata_0[3], wdata_0[2], 1'bz, 1'bz}),
            .arready_0 (arready_0),
            .awready_0 (awready_0),
            .ddrc_init_done (ddrc_init_done),
            .ddrc_penable (ddrc_penable),
            .ddrc_preset (ddrc_preset),
            .ddrc_pwrite (ddrc_pwrite),
            .dfi_ctrlupd_req (dfi_ctrlupd_req),
            .dfi_dram_clk_disable (dfi_dram_clk_disable),
            .dfi_init_start (dfi_init_start),
            .dfi_lp_req (dfi_lp_req),
            .dfi_phyupd_ack (dfi_phyupd_ack),
            .rvalid_0 (rvalid_0),
            .\u_ddrc_reset_ctrl/N0  (\u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0 ),
            .wready_0 (wready_0),
            .aclk_0 (pll_aclk_0),
            .arvalid_0 (arvalid_0),
            .awvalid_0 (awvalid_0),
            .core_clk (ddrc_core_clk),
            .dfi_ctrlupd_ack (dfi_ctrlupd_ack),
            .dfi_init_complete (dfi_init_complete),
            .dfi_lp_ack (dfi_lp_ack),
            .dfi_phyupd_req (dfi_phyupd_req),
            .pclk (pll_pclk),
            .resetn (global_reset_n),
            .wlast_0 (wlast_0),
            .wvalid_0 (wvalid_0));
	// ../../../ddr3_core.v:596

    ipsl_hmic_h_phy_top_v1_1 u_ipsl_hmic_h_phy_top (
            .pad_dq_ch0 (pad_dq_ch0),
            .pad_dqs_ch0 (pad_dqs_ch0),
            .pad_dqsn_ch0 (pad_dqsn_ch0),
            .dfi_phyupd_type (dfi_phyupd_type),
            .dfi_rddata (dfi_rddata),
            .dfi_rddata_valid (dfi_rddata_valid),
            .pad_addr_ch0 (pad_addr_ch0),
            .pad_ba_ch0 (pad_ba_ch0),
            .pad_dm_rdqs_ch0 (pad_dm_rdqs_ch0),
            .dfi_address (dfi_address),
            .dfi_bank (dfi_bank),
            .dfi_cas_n (dfi_cas_n),
            .dfi_cke (dfi_cke),
            .dfi_cs (dfi_cs),
            .dfi_frequency (dfi_frequency),
            .dfi_lp_wakeup (dfi_lp_wakeup),
            .dfi_odt (dfi_odt),
            .dfi_ras_n (dfi_ras_n),
            .dfi_rddata_en (dfi_rddata_en),
            .dfi_reset_n (dfi_reset_n),
            .dfi_we_n (dfi_we_n),
            .dfi_wrdata (dfi_wrdata),
            .dfi_wrdata_en (dfi_wrdata_en),
            .dfi_wrdata_mask (dfi_wrdata_mask),
            .phy_paddr ({1'bz, ddrc_paddr[10], ddrc_paddr[9], ddrc_paddr[8], ddrc_paddr[7], ddrc_paddr[6], ddrc_paddr[5], ddrc_paddr[4], ddrc_paddr[3], ddrc_paddr[2], 1'bz, 1'bz}),
            .phy_pwdata (ddrc_pwdata),
            .ddrc_core_clk (ddrc_core_clk),
            .ddrphy_rst_done (ddrphy_rst_done),
            .dfi_ctrlupd_ack (dfi_ctrlupd_ack),
            .dfi_init_complete (dfi_init_complete),
            .dfi_lp_ack (dfi_lp_ack),
            .dfi_phyupd_req (dfi_phyupd_req),
            .global_reset_n (global_reset_n),
            .pad_casn_ch0 (pad_casn_ch0),
            .pad_cke_ch0 (pad_cke_ch0),
            .pad_csn_ch0 (pad_csn_ch0),
            .pad_ddr_clk_w (pad_ddr_clk_w),
            .pad_ddr_clkn_w (pad_ddr_clkn_w),
            .pad_loop_out (pad_loop_out),
            .pad_loop_out_h (pad_loop_out_h),
            .pad_odt_ch0 (pad_odt_ch0),
            .pad_rasn_ch0 (pad_rasn_ch0),
            .pad_rstn_ch0 (pad_rstn_ch0),
            .pad_wen_ch0 (pad_wen_ch0),
            .pll_phy_clk_gate (pll_phy_clk_gate),
            .N0_0 (N0_0),
            .ddrc_init_done (ddrc_init_done),
            .dfi_ctrlupd_req (dfi_ctrlupd_req),
            .dfi_dram_clk_disable (dfi_dram_clk_disable),
            .dfi_init_start (dfi_init_start),
            .dfi_lp_req (dfi_lp_req),
            .dfi_phyupd_ack (dfi_phyupd_ack),
            .pad_loop_in (pad_loop_in),
            .pad_loop_in_h (pad_loop_in_h),
            .phy_clk (pll_phy_clk),
            .phy_pclk (pll_pclk),
            .phy_penable (ddrc_penable),
            .phy_preset (ddrc_preset),
            .phy_pwrite (ddrc_pwrite),
            .pll_lock (pll_lock),
            .\u_ddrphy_update_ctrl/N0  (\u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0 ));
	// ../../../ddr3_core.v:488

    pll_50_400_v1_1 u_pll_50_400 (
            .clkout0 (pll_phy_clk),
            .clkout1 (pll_pclk),
            .clkout2 (pll_aclk_0),
            .pll_lock (pll_lock),
            .clkin1 (pll_refclk_in),
            .clkout0_gate (pll_phy_clk_gate),
            .pll_rst (pll_rst));
	// ../../../ddr3_core.v:407


endmodule


module prbs31_128bit
(
    input N0_0,
    input clk,
    input clk_en,
    output [127:0] dout
);
    wire [128:1] y_comb;

    GTP_LUT2 /* N74_0inv */ #(
            .INIT(4'b1001))
        N74_0inv (
            .Z (y_comb[116]),
            .I0 (dout[15]),
            .I1 (dout[18]));
	// LUT = (~I0&~I1)|(I0&I1) ;

    GTP_LUT2 /* N80_0inv */ #(
            .INIT(4'b1001))
        N80_0inv (
            .Z (y_comb[115]),
            .I0 (dout[14]),
            .I1 (dout[17]));
	// LUT = (~I0&~I1)|(I0&I1) ;

    GTP_LUT2 /* N86_0inv */ #(
            .INIT(4'b1001))
        N86_0inv (
            .Z (y_comb[114]),
            .I0 (dout[13]),
            .I1 (dout[16]));
	// LUT = (~I0&~I1)|(I0&I1) ;

    GTP_LUT2 /* N92_0inv */ #(
            .INIT(4'b1001))
        N92_0inv (
            .Z (y_comb[113]),
            .I0 (dout[15]),
            .I1 (dout[12]));
	// LUT = (~I0&~I1)|(I0&I1) ;

    GTP_LUT2 /* N98_0inv */ #(
            .INIT(4'b1001))
        N98_0inv (
            .Z (y_comb[112]),
            .I0 (dout[11]),
            .I1 (dout[14]));
	// LUT = (~I0&~I1)|(I0&I1) ;

    GTP_LUT2 /* N104_0inv */ #(
            .INIT(4'b1001))
        N104_0inv (
            .Z (y_comb[111]),
            .I0 (dout[10]),
            .I1 (dout[13]));
	// LUT = (~I0&~I1)|(I0&I1) ;

    GTP_LUT2 /* N110_0inv */ #(
            .INIT(4'b1001))
        N110_0inv (
            .Z (y_comb[110]),
            .I0 (dout[12]),
            .I1 (dout[9]));
	// LUT = (~I0&~I1)|(I0&I1) ;

    GTP_LUT2 /* N116_0inv */ #(
            .INIT(4'b1001))
        N116_0inv (
            .Z (y_comb[109]),
            .I0 (dout[11]),
            .I1 (dout[8]));
	// LUT = (~I0&~I1)|(I0&I1) ;

    GTP_LUT2 /* N122_0inv */ #(
            .INIT(4'b1001))
        N122_0inv (
            .Z (y_comb[108]),
            .I0 (dout[10]),
            .I1 (dout[7]));
	// LUT = (~I0&~I1)|(I0&I1) ;

    GTP_LUT2 /* N128_0inv */ #(
            .INIT(4'b1001))
        N128_0inv (
            .Z (y_comb[107]),
            .I0 (dout[6]),
            .I1 (dout[9]));
	// LUT = (~I0&~I1)|(I0&I1) ;

    GTP_LUT2 /* N136_1 */ #(
            .INIT(4'b1001))
        N136_1 (
            .Z (y_comb[106]),
            .I0 (dout[5]),
            .I1 (dout[8]));
	// LUT = (~I0&~I1)|(I0&I1) ;

    GTP_LUT2 /* N142_1 */ #(
            .INIT(4'b1001))
        N142_1 (
            .Z (y_comb[105]),
            .I0 (dout[4]),
            .I1 (dout[7]));
	// LUT = (~I0&~I1)|(I0&I1) ;

    GTP_LUT2 /* N148_1 */ #(
            .INIT(4'b1001))
        N148_1 (
            .Z (y_comb[104]),
            .I0 (dout[3]),
            .I1 (dout[6]));
	// LUT = (~I0&~I1)|(I0&I1) ;

    GTP_LUT2 /* N154_1 */ #(
            .INIT(4'b1001))
        N154_1 (
            .Z (y_comb[103]),
            .I0 (dout[5]),
            .I1 (dout[2]));
	// LUT = (~I0&~I1)|(I0&I1) ;

    GTP_LUT2 /* N160_1 */ #(
            .INIT(4'b1001))
        N160_1 (
            .Z (y_comb[102]),
            .I0 (dout[4]),
            .I1 (dout[1]));
	// LUT = (~I0&~I1)|(I0&I1) ;

    GTP_LUT2 /* N166_1 */ #(
            .INIT(4'b1001))
        N166_1 (
            .Z (y_comb[101]),
            .I0 (dout[3]),
            .I1 (dout[0]));
	// LUT = (~I0&~I1)|(I0&I1) ;

    GTP_LUT3 /* N172_0 */ #(
            .INIT(8'b10010110))
        N172_0 (
            .Z (y_comb[100]),
            .I0 (dout[30]),
            .I1 (dout[27]),
            .I2 (dout[2]));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2)|(~I0&~I1&I2)|(I0&I1&I2) ;
	// ../../../example_design/rtl/prbs31_128bit.v:67

    GTP_LUT3 /* N180_0 */ #(
            .INIT(8'b10010110))
        N180_0 (
            .Z (y_comb[99]),
            .I0 (dout[29]),
            .I1 (dout[26]),
            .I2 (dout[1]));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2)|(~I0&~I1&I2)|(I0&I1&I2) ;
	// ../../../example_design/rtl/prbs31_128bit.v:68

    GTP_LUT3 /* N188_0 */ #(
            .INIT(8'b10010110))
        N188_0 (
            .Z (y_comb[98]),
            .I0 (dout[28]),
            .I1 (dout[25]),
            .I2 (dout[0]));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2)|(~I0&~I1&I2)|(I0&I1&I2) ;
	// ../../../example_design/rtl/prbs31_128bit.v:69

    GTP_LUT2 /* N194_0inv */ #(
            .INIT(4'b1001))
        N194_0inv (
            .Z (y_comb[97]),
            .I0 (dout[24]),
            .I1 (dout[30]));
	// LUT = (~I0&~I1)|(I0&I1) ;

    GTP_LUT4 /* N664_1 */ #(
            .INIT(16'b1001011001101001))
        N664_1 (
            .Z (y_comb[40]),
            .I0 (dout[4]),
            .I1 (dout[29]),
            .I2 (dout[23]),
            .I3 (dout[1]));
	// LUT = (~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(I0&~I1&I2&~I3)|(~I0&I1&I2&~I3)|(I0&~I1&~I2&I3)|(~I0&I1&~I2&I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3) ;

    GTP_LUT4 /* N674_1 */ #(
            .INIT(16'b1001011001101001))
        N674_1 (
            .Z (y_comb[39]),
            .I0 (dout[3]),
            .I1 (dout[28]),
            .I2 (dout[22]),
            .I3 (dout[0]));
	// LUT = (~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(I0&~I1&I2&~I3)|(~I0&I1&I2&~I3)|(I0&~I1&~I2&I3)|(~I0&I1&~I2&I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3) ;

    GTP_LUT3 /* N680_0_3 */ #(
            .INIT(8'b10010110))
        N680_0_3 (
            .Z (y_comb[38]),
            .I0 (dout[30]),
            .I1 (dout[21]),
            .I2 (dout[2]));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2)|(~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT3 /* N688_0_3 */ #(
            .INIT(8'b10010110))
        N688_0_3 (
            .Z (y_comb[37]),
            .I0 (dout[29]),
            .I1 (dout[20]),
            .I2 (dout[1]));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2)|(~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT3 /* N696_0_3 */ #(
            .INIT(8'b10010110))
        N696_0_3 (
            .Z (y_comb[36]),
            .I0 (dout[28]),
            .I1 (dout[19]),
            .I2 (dout[0]));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2)|(~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT2 /* N704_1 */ #(
            .INIT(4'b1001))
        N704_1 (
            .Z (y_comb[35]),
            .I0 (dout[18]),
            .I1 (dout[30]));
	// LUT = (~I0&~I1)|(I0&I1) ;

    GTP_LUT2 /* N710_1 */ #(
            .INIT(4'b1001))
        N710_1 (
            .Z (y_comb[34]),
            .I0 (dout[17]),
            .I1 (dout[29]));
	// LUT = (~I0&~I1)|(I0&I1) ;

    GTP_LUT2 /* N716_1 */ #(
            .INIT(4'b1001))
        N716_1 (
            .Z (y_comb[33]),
            .I0 (dout[16]),
            .I1 (dout[28]));
	// LUT = (~I0&~I1)|(I0&I1) ;

    GTP_LUT2 /* N728_1 */ #(
            .INIT(4'b1001))
        N728_1 (
            .Z (y_comb[31]),
            .I0 (dout[26]),
            .I1 (dout[14]));
	// LUT = (~I0&~I1)|(I0&I1) ;

    GTP_LUT2 /* N734_1 */ #(
            .INIT(4'b1001))
        N734_1 (
            .Z (y_comb[30]),
            .I0 (dout[25]),
            .I1 (dout[13]));
	// LUT = (~I0&~I1)|(I0&I1) ;

    GTP_LUT2 /* N740_1 */ #(
            .INIT(4'b1001))
        N740_1 (
            .Z (y_comb[29]),
            .I0 (dout[12]),
            .I1 (dout[24]));
	// LUT = (~I0&~I1)|(I0&I1) ;

    GTP_LUT2 /* N746_1 */ #(
            .INIT(4'b1001))
        N746_1 (
            .Z (y_comb[28]),
            .I0 (dout[11]),
            .I1 (dout[23]));
	// LUT = (~I0&~I1)|(I0&I1) ;

    GTP_LUT2 /* N752_1 */ #(
            .INIT(4'b1001))
        N752_1 (
            .Z (y_comb[27]),
            .I0 (dout[10]),
            .I1 (dout[22]));
	// LUT = (~I0&~I1)|(I0&I1) ;

    GTP_LUT2 /* N758_1 */ #(
            .INIT(4'b1001))
        N758_1 (
            .Z (y_comb[26]),
            .I0 (dout[21]),
            .I1 (dout[9]));
	// LUT = (~I0&~I1)|(I0&I1) ;

    GTP_LUT2 /* N764_1 */ #(
            .INIT(4'b1001))
        N764_1 (
            .Z (y_comb[25]),
            .I0 (dout[20]),
            .I1 (dout[8]));
	// LUT = (~I0&~I1)|(I0&I1) ;

    GTP_LUT2 /* N770_1 */ #(
            .INIT(4'b1001))
        N770_1 (
            .Z (y_comb[24]),
            .I0 (dout[19]),
            .I1 (dout[7]));
	// LUT = (~I0&~I1)|(I0&I1) ;

    GTP_LUT2 /* N776_1 */ #(
            .INIT(4'b1001))
        N776_1 (
            .Z (y_comb[23]),
            .I0 (dout[18]),
            .I1 (dout[6]));
	// LUT = (~I0&~I1)|(I0&I1) ;

    GTP_LUT2 /* N782_1 */ #(
            .INIT(4'b1001))
        N782_1 (
            .Z (y_comb[22]),
            .I0 (dout[17]),
            .I1 (dout[5]));
	// LUT = (~I0&~I1)|(I0&I1) ;

    GTP_LUT2 /* N788_1 */ #(
            .INIT(4'b1001))
        N788_1 (
            .Z (y_comb[21]),
            .I0 (dout[16]),
            .I1 (dout[4]));
	// LUT = (~I0&~I1)|(I0&I1) ;

    GTP_LUT2 /* N794_1 */ #(
            .INIT(4'b1001))
        N794_1 (
            .Z (y_comb[20]),
            .I0 (dout[15]),
            .I1 (dout[3]));
	// LUT = (~I0&~I1)|(I0&I1) ;

    GTP_LUT2 /* N800_1 */ #(
            .INIT(4'b1001))
        N800_1 (
            .Z (y_comb[19]),
            .I0 (dout[14]),
            .I1 (dout[2]));
	// LUT = (~I0&~I1)|(I0&I1) ;

    GTP_LUT2 /* N806_1 */ #(
            .INIT(4'b1001))
        N806_1 (
            .Z (y_comb[18]),
            .I0 (dout[13]),
            .I1 (dout[1]));
	// LUT = (~I0&~I1)|(I0&I1) ;

    GTP_LUT2 /* N812_1 */ #(
            .INIT(4'b1001))
        N812_1 (
            .Z (y_comb[17]),
            .I0 (dout[12]),
            .I1 (dout[0]));
	// LUT = (~I0&~I1)|(I0&I1) ;

    GTP_LUT3 /* N818_0 */ #(
            .INIT(8'b10010110))
        N818_0 (
            .Z (y_comb[16]),
            .I0 (dout[11]),
            .I1 (dout[27]),
            .I2 (dout[30]));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2)|(~I0&~I1&I2)|(I0&I1&I2) ;
	// ../../../example_design/rtl/prbs31_128bit.v:151

    GTP_LUT3 /* N826_0 */ #(
            .INIT(8'b10010110))
        N826_0 (
            .Z (y_comb[15]),
            .I0 (dout[10]),
            .I1 (dout[26]),
            .I2 (dout[29]));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2)|(~I0&~I1&I2)|(I0&I1&I2) ;
	// ../../../example_design/rtl/prbs31_128bit.v:152

    GTP_LUT3 /* N834_0 */ #(
            .INIT(8'b10010110))
        N834_0 (
            .Z (y_comb[14]),
            .I0 (dout[28]),
            .I1 (dout[25]),
            .I2 (dout[9]));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2)|(~I0&~I1&I2)|(I0&I1&I2) ;
	// ../../../example_design/rtl/prbs31_128bit.v:153

    GTP_LUT3 /* N842_0 */ #(
            .INIT(8'b10010110))
        N842_0 (
            .Z (y_comb[13]),
            .I0 (dout[24]),
            .I1 (dout[27]),
            .I2 (dout[8]));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2)|(~I0&~I1&I2)|(I0&I1&I2) ;
	// ../../../example_design/rtl/prbs31_128bit.v:154

    GTP_LUT3 /* N850_2 */ #(
            .INIT(8'b10010110))
        N850_2 (
            .Z (y_comb[12]),
            .I0 (dout[23]),
            .I1 (dout[26]),
            .I2 (dout[7]));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2)|(~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT3 /* N858_2 */ #(
            .INIT(8'b10010110))
        N858_2 (
            .Z (y_comb[11]),
            .I0 (dout[22]),
            .I1 (dout[25]),
            .I2 (dout[6]));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2)|(~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT3 /* N866_2 */ #(
            .INIT(8'b10010110))
        N866_2 (
            .Z (y_comb[10]),
            .I0 (dout[24]),
            .I1 (dout[21]),
            .I2 (dout[5]));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2)|(~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT3 /* N874_2 */ #(
            .INIT(8'b10010110))
        N874_2 (
            .Z (y_comb[9]),
            .I0 (dout[23]),
            .I1 (dout[20]),
            .I2 (dout[4]));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2)|(~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT3 /* N882_2 */ #(
            .INIT(8'b10010110))
        N882_2 (
            .Z (y_comb[8]),
            .I0 (dout[22]),
            .I1 (dout[19]),
            .I2 (dout[3]));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2)|(~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT3 /* N890_2 */ #(
            .INIT(8'b10010110))
        N890_2 (
            .Z (y_comb[7]),
            .I0 (dout[21]),
            .I1 (dout[18]),
            .I2 (dout[2]));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2)|(~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT3 /* N898_2 */ #(
            .INIT(8'b10010110))
        N898_2 (
            .Z (y_comb[6]),
            .I0 (dout[20]),
            .I1 (dout[17]),
            .I2 (dout[1]));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2)|(~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT3 /* N906_2 */ #(
            .INIT(8'b10010110))
        N906_2 (
            .Z (y_comb[5]),
            .I0 (dout[19]),
            .I1 (dout[16]),
            .I2 (dout[0]));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2)|(~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT4 /* N918_1 */ #(
            .INIT(16'b1001011001101001))
        N918_1 (
            .Z (y_comb[4]),
            .I0 (dout[18]),
            .I1 (dout[15]),
            .I2 (dout[27]),
            .I3 (dout[30]));
	// LUT = (~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(I0&~I1&I2&~I3)|(~I0&I1&I2&~I3)|(I0&~I1&~I2&I3)|(~I0&I1&~I2&I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3) ;

    GTP_LUT4 /* N928_1 */ #(
            .INIT(16'b1001011001101001))
        N928_1 (
            .Z (y_comb[3]),
            .I0 (dout[17]),
            .I1 (dout[14]),
            .I2 (dout[26]),
            .I3 (dout[29]));
	// LUT = (~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(I0&~I1&I2&~I3)|(~I0&I1&I2&~I3)|(I0&~I1&~I2&I3)|(~I0&I1&~I2&I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3) ;

    GTP_LUT4 /* N938_1 */ #(
            .INIT(16'b1001011001101001))
        N938_1 (
            .Z (y_comb[2]),
            .I0 (dout[16]),
            .I1 (dout[13]),
            .I2 (dout[25]),
            .I3 (dout[28]));
	// LUT = (~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(I0&~I1&I2&~I3)|(~I0&I1&I2&~I3)|(I0&~I1&~I2&I3)|(~I0&I1&~I2&I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3) ;

    GTP_LUT4 /* N948_1 */ #(
            .INIT(16'b1001011001101001))
        N948_1 (
            .Z (y_comb[1]),
            .I0 (dout[12]),
            .I1 (dout[15]),
            .I2 (dout[27]),
            .I3 (dout[24]));
	// LUT = (~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(I0&~I1&I2&~I3)|(~I0&I1&I2&~I3)|(I0&~I1&~I2&I3)|(~I0&I1&~I2&I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3) ;

    GTP_DFF_CE /* \latch_y[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \latch_y[1]  (
            .Q (dout[0]),
            .C (N0_0),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[1]));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_PE /* \latch_y[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \latch_y[2]  (
            .Q (dout[1]),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[2]),
            .P (N0_0));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_CE /* \latch_y[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \latch_y[3]  (
            .Q (dout[2]),
            .C (N0_0),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[3]));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_PE /* \latch_y[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \latch_y[4]  (
            .Q (dout[3]),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[4]),
            .P (N0_0));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_CE /* \latch_y[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \latch_y[5]  (
            .Q (dout[4]),
            .C (N0_0),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[5]));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_PE /* \latch_y[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \latch_y[6]  (
            .Q (dout[5]),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[6]),
            .P (N0_0));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_PE /* \latch_y[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \latch_y[7]  (
            .Q (dout[6]),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[7]),
            .P (N0_0));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_CE /* \latch_y[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \latch_y[8]  (
            .Q (dout[7]),
            .C (N0_0),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[8]));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_PE /* \latch_y[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \latch_y[9]  (
            .Q (dout[8]),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[9]),
            .P (N0_0));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_PE /* \latch_y[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \latch_y[10]  (
            .Q (dout[9]),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[10]),
            .P (N0_0));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_CE /* \latch_y[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \latch_y[11]  (
            .Q (dout[10]),
            .C (N0_0),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[11]));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_CE /* \latch_y[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \latch_y[12]  (
            .Q (dout[11]),
            .C (N0_0),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[12]));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_PE /* \latch_y[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \latch_y[13]  (
            .Q (dout[12]),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[13]),
            .P (N0_0));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_PE /* \latch_y[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \latch_y[14]  (
            .Q (dout[13]),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[14]),
            .P (N0_0));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_CE /* \latch_y[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \latch_y[15]  (
            .Q (dout[14]),
            .C (N0_0),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[15]));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_CE /* \latch_y[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \latch_y[16]  (
            .Q (dout[15]),
            .C (N0_0),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[16]));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_PE /* \latch_y[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \latch_y[17]  (
            .Q (dout[16]),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[17]),
            .P (N0_0));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_PE /* \latch_y[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \latch_y[18]  (
            .Q (dout[17]),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[18]),
            .P (N0_0));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_PE /* \latch_y[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \latch_y[19]  (
            .Q (dout[18]),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[19]),
            .P (N0_0));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_CE /* \latch_y[20]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \latch_y[20]  (
            .Q (dout[19]),
            .C (N0_0),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[20]));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_CE /* \latch_y[21]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \latch_y[21]  (
            .Q (dout[20]),
            .C (N0_0),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[21]));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_CE /* \latch_y[22]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \latch_y[22]  (
            .Q (dout[21]),
            .C (N0_0),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[22]));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_CE /* \latch_y[23]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \latch_y[23]  (
            .Q (dout[22]),
            .C (N0_0),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[23]));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_CE /* \latch_y[24]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \latch_y[24]  (
            .Q (dout[23]),
            .C (N0_0),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[24]));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_PE /* \latch_y[25]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \latch_y[25]  (
            .Q (dout[24]),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[25]),
            .P (N0_0));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_PE /* \latch_y[26]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \latch_y[26]  (
            .Q (dout[25]),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[26]),
            .P (N0_0));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_PE /* \latch_y[27]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \latch_y[27]  (
            .Q (dout[26]),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[27]),
            .P (N0_0));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_CE /* \latch_y[28]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \latch_y[28]  (
            .Q (dout[27]),
            .C (N0_0),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[28]));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_CE /* \latch_y[29]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \latch_y[29]  (
            .Q (dout[28]),
            .C (N0_0),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[29]));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_CE /* \latch_y[30]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \latch_y[30]  (
            .Q (dout[29]),
            .C (N0_0),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[30]));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_CE /* \latch_y[31]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \latch_y[31]  (
            .Q (dout[30]),
            .C (N0_0),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[31]));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_CE /* \latch_y[33]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \latch_y[33]  (
            .Q (dout[32]),
            .C (N0_0),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[33]));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_PE /* \latch_y[34]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \latch_y[34]  (
            .Q (dout[33]),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[34]),
            .P (N0_0));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_PE /* \latch_y[35]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \latch_y[35]  (
            .Q (dout[34]),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[35]),
            .P (N0_0));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_CE /* \latch_y[36]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \latch_y[36]  (
            .Q (dout[35]),
            .C (N0_0),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[36]));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_PE /* \latch_y[37]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \latch_y[37]  (
            .Q (dout[36]),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[37]),
            .P (N0_0));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_CE /* \latch_y[38]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \latch_y[38]  (
            .Q (dout[37]),
            .C (N0_0),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[38]));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_CE /* \latch_y[39]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \latch_y[39]  (
            .Q (dout[38]),
            .C (N0_0),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[39]));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_CE /* \latch_y[40]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \latch_y[40]  (
            .Q (dout[39]),
            .C (N0_0),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[40]));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_CE /* \latch_y[97]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \latch_y[97]  (
            .Q (dout[96]),
            .C (N0_0),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[97]));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_CE /* \latch_y[98]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \latch_y[98]  (
            .Q (dout[97]),
            .C (N0_0),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[98]));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_CE /* \latch_y[99]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \latch_y[99]  (
            .Q (dout[98]),
            .C (N0_0),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[99]));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_PE /* \latch_y[100]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \latch_y[100]  (
            .Q (dout[99]),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[100]),
            .P (N0_0));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_PE /* \latch_y[101]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \latch_y[101]  (
            .Q (dout[100]),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[101]),
            .P (N0_0));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_PE /* \latch_y[102]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \latch_y[102]  (
            .Q (dout[101]),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[102]),
            .P (N0_0));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_PE /* \latch_y[103]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \latch_y[103]  (
            .Q (dout[102]),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[103]),
            .P (N0_0));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_CE /* \latch_y[104]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \latch_y[104]  (
            .Q (dout[103]),
            .C (N0_0),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[104]));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_CE /* \latch_y[105]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \latch_y[105]  (
            .Q (dout[104]),
            .C (N0_0),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[105]));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_PE /* \latch_y[106]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \latch_y[106]  (
            .Q (dout[105]),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[106]),
            .P (N0_0));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_PE /* \latch_y[107]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \latch_y[107]  (
            .Q (dout[106]),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[107]),
            .P (N0_0));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_CE /* \latch_y[108]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \latch_y[108]  (
            .Q (dout[107]),
            .C (N0_0),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[108]));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_PE /* \latch_y[109]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \latch_y[109]  (
            .Q (dout[108]),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[109]),
            .P (N0_0));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_CE /* \latch_y[110]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \latch_y[110]  (
            .Q (dout[109]),
            .C (N0_0),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[110]));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_PE /* \latch_y[111]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \latch_y[111]  (
            .Q (dout[110]),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[111]),
            .P (N0_0));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_CE /* \latch_y[112]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \latch_y[112]  (
            .Q (dout[111]),
            .C (N0_0),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[112]));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_CE /* \latch_y[113]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \latch_y[113]  (
            .Q (dout[112]),
            .C (N0_0),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[113]));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_CE /* \latch_y[114]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \latch_y[114]  (
            .Q (dout[113]),
            .C (N0_0),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[114]));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_PE /* \latch_y[115]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \latch_y[115]  (
            .Q (dout[114]),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[115]),
            .P (N0_0));
	// ../../../example_design/rtl/prbs31_128bit.v:170

    GTP_DFF_CE /* \latch_y[116]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \latch_y[116]  (
            .Q (dout[115]),
            .C (N0_0),
            .CE (clk_en),
            .CLK (clk),
            .D (y_comb[116]));
	// ../../../example_design/rtl/prbs31_128bit.v:170


endmodule


module test_main_ctrl
(
    input N0_0,
    input clk,
    input ddrc_init_done,
    input init_done,
    input read_done_p,
    input write_done_p,
    output [3:0] random_axi_id,
    output [3:0] random_axi_len,
    output [26:0] random_rw_addr,
    output init_start,
    output read_en,
    output write_en
);
    wire N61;
    wire _N0;
    wire _N1;
    wire _N4;
    wire _N10;
    wire _N11;
    wire _N1670;
    wire _N1671;
    wire _N1672;
    wire _N1796;
    wire ddrc_init_done_d0;
    wire ddrc_init_done_d1;
    wire prbs_clk_en;
    wire [127:0] prbs_dout;
    wire state_0;
    wire state_1;
    wire state_2;
    wire state_3;
    wire state_4;
    wire \I_prbs31_128bit_dout[1]_floating ;
    wire \I_prbs31_128bit_dout[2]_floating ;
    wire \I_prbs31_128bit_dout[3]_floating ;
    wire \I_prbs31_128bit_dout[4]_floating ;
    wire \I_prbs31_128bit_dout[5]_floating ;
    wire \I_prbs31_128bit_dout[6]_floating ;
    wire \I_prbs31_128bit_dout[7]_floating ;
    wire \I_prbs31_128bit_dout[8]_floating ;
    wire \I_prbs31_128bit_dout[9]_floating ;
    wire \I_prbs31_128bit_dout[10]_floating ;
    wire \I_prbs31_128bit_dout[11]_floating ;
    wire \I_prbs31_128bit_dout[12]_floating ;
    wire \I_prbs31_128bit_dout[13]_floating ;
    wire \I_prbs31_128bit_dout[14]_floating ;
    wire \I_prbs31_128bit_dout[15]_floating ;
    wire \I_prbs31_128bit_dout[16]_floating ;
    wire \I_prbs31_128bit_dout[17]_floating ;
    wire \I_prbs31_128bit_dout[18]_floating ;
    wire \I_prbs31_128bit_dout[19]_floating ;
    wire \I_prbs31_128bit_dout[20]_floating ;
    wire \I_prbs31_128bit_dout[21]_floating ;
    wire \I_prbs31_128bit_dout[22]_floating ;
    wire \I_prbs31_128bit_dout[23]_floating ;
    wire \I_prbs31_128bit_dout[24]_floating ;
    wire \I_prbs31_128bit_dout[25]_floating ;
    wire \I_prbs31_128bit_dout[26]_floating ;
    wire \I_prbs31_128bit_dout[27]_floating ;
    wire \I_prbs31_128bit_dout[28]_floating ;
    wire \I_prbs31_128bit_dout[29]_floating ;
    wire \I_prbs31_128bit_dout[30]_floating ;
    wire \I_prbs31_128bit_dout[31]_floating ;
    wire \I_prbs31_128bit_dout[40]_floating ;
    wire \I_prbs31_128bit_dout[41]_floating ;
    wire \I_prbs31_128bit_dout[42]_floating ;
    wire \I_prbs31_128bit_dout[43]_floating ;
    wire \I_prbs31_128bit_dout[44]_floating ;
    wire \I_prbs31_128bit_dout[45]_floating ;
    wire \I_prbs31_128bit_dout[46]_floating ;
    wire \I_prbs31_128bit_dout[47]_floating ;
    wire \I_prbs31_128bit_dout[48]_floating ;
    wire \I_prbs31_128bit_dout[49]_floating ;
    wire \I_prbs31_128bit_dout[50]_floating ;
    wire \I_prbs31_128bit_dout[51]_floating ;
    wire \I_prbs31_128bit_dout[52]_floating ;
    wire \I_prbs31_128bit_dout[53]_floating ;
    wire \I_prbs31_128bit_dout[54]_floating ;
    wire \I_prbs31_128bit_dout[55]_floating ;
    wire \I_prbs31_128bit_dout[56]_floating ;
    wire \I_prbs31_128bit_dout[57]_floating ;
    wire \I_prbs31_128bit_dout[58]_floating ;
    wire \I_prbs31_128bit_dout[59]_floating ;
    wire \I_prbs31_128bit_dout[60]_floating ;
    wire \I_prbs31_128bit_dout[61]_floating ;
    wire \I_prbs31_128bit_dout[62]_floating ;
    wire \I_prbs31_128bit_dout[63]_floating ;
    wire \I_prbs31_128bit_dout[64]_floating ;
    wire \I_prbs31_128bit_dout[65]_floating ;
    wire \I_prbs31_128bit_dout[66]_floating ;
    wire \I_prbs31_128bit_dout[67]_floating ;
    wire \I_prbs31_128bit_dout[68]_floating ;
    wire \I_prbs31_128bit_dout[69]_floating ;
    wire \I_prbs31_128bit_dout[70]_floating ;
    wire \I_prbs31_128bit_dout[71]_floating ;
    wire \I_prbs31_128bit_dout[72]_floating ;
    wire \I_prbs31_128bit_dout[73]_floating ;
    wire \I_prbs31_128bit_dout[74]_floating ;
    wire \I_prbs31_128bit_dout[75]_floating ;
    wire \I_prbs31_128bit_dout[76]_floating ;
    wire \I_prbs31_128bit_dout[77]_floating ;
    wire \I_prbs31_128bit_dout[78]_floating ;
    wire \I_prbs31_128bit_dout[79]_floating ;
    wire \I_prbs31_128bit_dout[80]_floating ;
    wire \I_prbs31_128bit_dout[81]_floating ;
    wire \I_prbs31_128bit_dout[82]_floating ;
    wire \I_prbs31_128bit_dout[83]_floating ;
    wire \I_prbs31_128bit_dout[84]_floating ;
    wire \I_prbs31_128bit_dout[85]_floating ;
    wire \I_prbs31_128bit_dout[86]_floating ;
    wire \I_prbs31_128bit_dout[87]_floating ;
    wire \I_prbs31_128bit_dout[88]_floating ;
    wire \I_prbs31_128bit_dout[89]_floating ;
    wire \I_prbs31_128bit_dout[90]_floating ;
    wire \I_prbs31_128bit_dout[91]_floating ;
    wire \I_prbs31_128bit_dout[92]_floating ;
    wire \I_prbs31_128bit_dout[93]_floating ;
    wire \I_prbs31_128bit_dout[94]_floating ;
    wire \I_prbs31_128bit_dout[95]_floating ;
    wire \I_prbs31_128bit_dout[116]_floating ;
    wire \I_prbs31_128bit_dout[117]_floating ;
    wire \I_prbs31_128bit_dout[118]_floating ;
    wire \I_prbs31_128bit_dout[119]_floating ;
    wire \I_prbs31_128bit_dout[120]_floating ;
    wire \I_prbs31_128bit_dout[121]_floating ;
    wire \I_prbs31_128bit_dout[122]_floating ;
    wire \I_prbs31_128bit_dout[123]_floating ;
    wire \I_prbs31_128bit_dout[124]_floating ;
    wire \I_prbs31_128bit_dout[125]_floating ;
    wire \I_prbs31_128bit_dout[126]_floating ;
    wire \I_prbs31_128bit_dout[127]_floating ;

    prbs31_128bit I_prbs31_128bit (
            .dout ({\I_prbs31_128bit_dout[127]_floating , \I_prbs31_128bit_dout[126]_floating , \I_prbs31_128bit_dout[125]_floating , \I_prbs31_128bit_dout[124]_floating , \I_prbs31_128bit_dout[123]_floating , \I_prbs31_128bit_dout[122]_floating , \I_prbs31_128bit_dout[121]_floating , \I_prbs31_128bit_dout[120]_floating , \I_prbs31_128bit_dout[119]_floating , \I_prbs31_128bit_dout[118]_floating , \I_prbs31_128bit_dout[117]_floating , \I_prbs31_128bit_dout[116]_floating , random_rw_addr[26], random_rw_addr[25], random_rw_addr[24], random_rw_addr[23], random_rw_addr[22], random_rw_addr[21], random_rw_addr[20], random_rw_addr[19], random_rw_addr[18], random_rw_addr[17], random_rw_addr[16], random_rw_addr[15], random_rw_addr[14], random_rw_addr[13], random_rw_addr[12], random_rw_addr[11], random_rw_addr[10], random_rw_addr[9], random_rw_addr[8], random_rw_addr[7], \I_prbs31_128bit_dout[95]_floating , \I_prbs31_128bit_dout[94]_floating , \I_prbs31_128bit_dout[93]_floating , \I_prbs31_128bit_dout[92]_floating , \I_prbs31_128bit_dout[91]_floating , \I_prbs31_128bit_dout[90]_floating , \I_prbs31_128bit_dout[89]_floating , \I_prbs31_128bit_dout[88]_floating , \I_prbs31_128bit_dout[87]_floating , \I_prbs31_128bit_dout[86]_floating , \I_prbs31_128bit_dout[85]_floating , \I_prbs31_128bit_dout[84]_floating , \I_prbs31_128bit_dout[83]_floating , \I_prbs31_128bit_dout[82]_floating , \I_prbs31_128bit_dout[81]_floating , \I_prbs31_128bit_dout[80]_floating , \I_prbs31_128bit_dout[79]_floating , \I_prbs31_128bit_dout[78]_floating , \I_prbs31_128bit_dout[77]_floating , \I_prbs31_128bit_dout[76]_floating , \I_prbs31_128bit_dout[75]_floating , \I_prbs31_128bit_dout[74]_floating , \I_prbs31_128bit_dout[73]_floating , \I_prbs31_128bit_dout[72]_floating , \I_prbs31_128bit_dout[71]_floating , \I_prbs31_128bit_dout[70]_floating , \I_prbs31_128bit_dout[69]_floating , \I_prbs31_128bit_dout[68]_floating , \I_prbs31_128bit_dout[67]_floating , \I_prbs31_128bit_dout[66]_floating , \I_prbs31_128bit_dout[65]_floating , \I_prbs31_128bit_dout[64]_floating , \I_prbs31_128bit_dout[63]_floating , \I_prbs31_128bit_dout[62]_floating , \I_prbs31_128bit_dout[61]_floating , \I_prbs31_128bit_dout[60]_floating , \I_prbs31_128bit_dout[59]_floating , \I_prbs31_128bit_dout[58]_floating , \I_prbs31_128bit_dout[57]_floating , \I_prbs31_128bit_dout[56]_floating , \I_prbs31_128bit_dout[55]_floating , \I_prbs31_128bit_dout[54]_floating , \I_prbs31_128bit_dout[53]_floating , \I_prbs31_128bit_dout[52]_floating , \I_prbs31_128bit_dout[51]_floating , \I_prbs31_128bit_dout[50]_floating , \I_prbs31_128bit_dout[49]_floating , \I_prbs31_128bit_dout[48]_floating , \I_prbs31_128bit_dout[47]_floating , \I_prbs31_128bit_dout[46]_floating , \I_prbs31_128bit_dout[45]_floating , \I_prbs31_128bit_dout[44]_floating , \I_prbs31_128bit_dout[43]_floating , \I_prbs31_128bit_dout[42]_floating , \I_prbs31_128bit_dout[41]_floating , \I_prbs31_128bit_dout[40]_floating , random_axi_id[3], random_axi_id[2], random_axi_id[1], random_axi_id[0], random_axi_len[3], random_axi_len[2], random_axi_len[1], random_axi_len[0], \I_prbs31_128bit_dout[31]_floating , \I_prbs31_128bit_dout[30]_floating , \I_prbs31_128bit_dout[29]_floating , \I_prbs31_128bit_dout[28]_floating , \I_prbs31_128bit_dout[27]_floating , \I_prbs31_128bit_dout[26]_floating , \I_prbs31_128bit_dout[25]_floating , \I_prbs31_128bit_dout[24]_floating , \I_prbs31_128bit_dout[23]_floating , \I_prbs31_128bit_dout[22]_floating , \I_prbs31_128bit_dout[21]_floating , \I_prbs31_128bit_dout[20]_floating , \I_prbs31_128bit_dout[19]_floating , \I_prbs31_128bit_dout[18]_floating , \I_prbs31_128bit_dout[17]_floating , \I_prbs31_128bit_dout[16]_floating , \I_prbs31_128bit_dout[15]_floating , \I_prbs31_128bit_dout[14]_floating , \I_prbs31_128bit_dout[13]_floating , \I_prbs31_128bit_dout[12]_floating , \I_prbs31_128bit_dout[11]_floating , \I_prbs31_128bit_dout[10]_floating , \I_prbs31_128bit_dout[9]_floating , \I_prbs31_128bit_dout[8]_floating , \I_prbs31_128bit_dout[7]_floating , \I_prbs31_128bit_dout[6]_floating , \I_prbs31_128bit_dout[5]_floating , \I_prbs31_128bit_dout[4]_floating , \I_prbs31_128bit_dout[3]_floating , \I_prbs31_128bit_dout[2]_floating , \I_prbs31_128bit_dout[1]_floating , prbs_dout[0]}),
            .N0_0 (N0_0),
            .clk (clk),
            .clk_en (prbs_clk_en));
	// ../../../example_design/rtl/test_main_ctrl.v:118

    GTP_LUT2 /* N41 */ #(
            .INIT(4'b1110))
        N41 (
            .Z (prbs_clk_en),
            .I0 (read_done_p),
            .I1 (write_done_p));
	// LUT = (I0)|(I1) ;
	// ../../../example_design/rtl/test_main_ctrl.v:112

    GTP_LUT4 /* N61_3 */ #(
            .INIT(16'b1100000011010001))
        N61_3 (
            .Z (_N1796),
            .I0 (state_2),
            .I1 (state_1),
            .I2 (init_done),
            .I3 (state_3));
	// LUT = (I1&I2)|(~I0&~I1&~I3) ;

    GTP_LUT4 /* N61_5 */ #(
            .INIT(16'b1111111111111110))
        N61_5 (
            .Z (N61),
            .I0 (_N10),
            .I1 (state_4),
            .I2 (state_0),
            .I3 (_N1796));
	// LUT = (I0)|(I1)|(I2)|(I3) ;

    GTP_DFF_C /* ddrc_init_done_d0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        ddrc_init_done_d0_vname (
            .Q (ddrc_init_done_d0),
            .C (N0_0),
            .CLK (clk),
            .D (ddrc_init_done));
    // defparam ddrc_init_done_d0_vname.orig_name = ddrc_init_done_d0;
	// ../../../example_design/rtl/test_main_ctrl.v:51

    GTP_DFF_C /* ddrc_init_done_d1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        ddrc_init_done_d1_vname (
            .Q (ddrc_init_done_d1),
            .C (N0_0),
            .CLK (clk),
            .D (ddrc_init_done_d0));
    // defparam ddrc_init_done_d1_vname.orig_name = ddrc_init_done_d1;
	// ../../../example_design/rtl/test_main_ctrl.v:51

    GTP_DFF_C /* init_start */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        init_start_vname (
            .Q (init_start),
            .C (N0_0),
            .CLK (clk),
            .D (_N1670));
    // defparam init_start_vname.orig_name = init_start;
	// ../../../example_design/rtl/test_main_ctrl.v:62

    GTP_LUT3 /* \init_start_ce_mux[0]  */ #(
            .INIT(8'b01110010))
        \init_start_ce_mux[0]  (
            .Z (_N1670),
            .I0 (state_1),
            .I1 (init_done),
            .I2 (init_start));
	// LUT = (I0&~I1)|(~I0&I2) ;

    GTP_DFF_C /* read_en */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        read_en_vname (
            .Q (read_en),
            .C (N0_0),
            .CLK (clk),
            .D (_N1672));
    // defparam read_en_vname.orig_name = read_en;
	// ../../../example_design/rtl/test_main_ctrl.v:62

    GTP_LUT3 /* \read_en_ce_mux[0]  */ #(
            .INIT(8'b01001110))
        \read_en_ce_mux[0]  (
            .Z (_N1672),
            .I0 (state_3),
            .I1 (read_en),
            .I2 (read_done_p));
	// LUT = (I0&~I2)|(~I0&I1) ;

    GTP_DFF_PE /* state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        state_0_vname (
            .Q (state_0),
            .CE (N61),
            .CLK (clk),
            .D (_N0),
            .P (N0_0));
    // defparam state_0_vname.orig_name = state_0;
	// ../../../example_design/rtl/test_main_ctrl.v:62

    GTP_DFF_CE /* state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_1_vname (
            .Q (state_1),
            .C (N0_0),
            .CE (N61),
            .CLK (clk),
            .D (_N1));
    // defparam state_1_vname.orig_name = state_1;
	// ../../../example_design/rtl/test_main_ctrl.v:62

    GTP_DFF_CE /* state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_2_vname (
            .Q (state_2),
            .C (N0_0),
            .CE (N61),
            .CLK (clk),
            .D (_N11));
    // defparam state_2_vname.orig_name = state_2;
	// ../../../example_design/rtl/test_main_ctrl.v:62

    GTP_DFF_CE /* state_3 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_3_vname (
            .Q (state_3),
            .C (N0_0),
            .CE (N61),
            .CLK (clk),
            .D (_N4));
    // defparam state_3_vname.orig_name = state_3;
	// ../../../example_design/rtl/test_main_ctrl.v:62

    GTP_LUT2 /* \state[3:0]_fsm[3:0]_1  */ #(
            .INIT(4'b0100))
        \state[3:0]_fsm[3:0]_1  (
            .Z (_N0),
            .I0 (ddrc_init_done_d1),
            .I1 (state_0));
	// LUT = ~I0&I1 ;
	// ../../../example_design/rtl/test_main_ctrl.v:62

    GTP_LUT2 /* \state[3:0]_fsm[3:0]_2  */ #(
            .INIT(4'b1000))
        \state[3:0]_fsm[3:0]_2  (
            .Z (_N1),
            .I0 (ddrc_init_done_d1),
            .I1 (state_0));
	// LUT = I0&I1 ;
	// ../../../example_design/rtl/test_main_ctrl.v:62

    GTP_LUT2 /* \state[3:0]_fsm[3:0]_5  */ #(
            .INIT(4'b0010))
        \state[3:0]_fsm[3:0]_5  (
            .Z (_N4),
            .I0 (state_4),
            .I1 (prbs_dout[0]));
	// LUT = I0&~I1 ;
	// ../../../example_design/rtl/test_main_ctrl.v:62

    GTP_LUT4 /* \state[3:0]_fsm[3:0]_12  */ #(
            .INIT(16'b1110101011000000))
        \state[3:0]_fsm[3:0]_12  (
            .Z (_N11),
            .I0 (state_4),
            .I1 (state_1),
            .I2 (init_done),
            .I3 (prbs_dout[0]));
	// LUT = (I0&I3)|(I1&I2) ;
	// ../../../example_design/rtl/test_main_ctrl.v:62

    GTP_LUT4 /* \state[3:0]_fsm[3:0]_13  */ #(
            .INIT(16'b1111100010001000))
        \state[3:0]_fsm[3:0]_13  (
            .Z (_N10),
            .I0 (read_done_p),
            .I1 (state_3),
            .I2 (state_2),
            .I3 (write_done_p));
	// LUT = (I0&I1)|(I2&I3) ;

    GTP_DFF_CE /* state_4 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_4_vname (
            .Q (state_4),
            .C (N0_0),
            .CE (N61),
            .CLK (clk),
            .D (_N10));
    // defparam state_4_vname.orig_name = state_4;
	// ../../../example_design/rtl/test_main_ctrl.v:62

    GTP_DFF_C /* write_en */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        write_en_vname (
            .Q (write_en),
            .C (N0_0),
            .CLK (clk),
            .D (_N1671));
    // defparam write_en_vname.orig_name = write_en;
	// ../../../example_design/rtl/test_main_ctrl.v:62

    GTP_LUT3 /* \write_en_ce_mux[0]  */ #(
            .INIT(8'b01001110))
        \write_en_ce_mux[0]  (
            .Z (_N1671),
            .I0 (state_2),
            .I1 (write_en),
            .I2 (write_done_p));
	// LUT = (I0&~I2)|(~I0&I1) ;


endmodule


module test_rd_ctrl_128bit
(
    input [7:0] N159,
    input [7:0] N165,
    input [7:0] N171,
    input [7:0] N177,
    input [7:0] N183,
    input [7:0] N189,
    input [7:0] N195,
    input [127:0] axi_rdata,
    input [3:0] random_axi_id,
    input [3:0] random_axi_len,
    input [26:0] random_rw_addr,
    input N0_0,
    input axi_arready,
    input axi_rvalid,
    input clk,
    input read_en,
    output [31:0] axi_araddr,
    output [7:0] axi_arid,
    output [7:0] axi_arlen,
    output axi_arvalid,
    output err_flag_led,
    output read_done_p
);
    wire N30;
    wire N76;
    wire [31:0] N78;
    wire [7:0] N201;
    wire N317;
    wire N319;
    wire N321;
    wire N339;
    wire [31:0] N340;
    wire [7:0] N346;
    wire N349;
    wire N351;
    wire N352;
    wire N353;
    wire N354;
    wire N355;
    wire N356;
    wire N357;
    wire [15:0] N363;
    wire [15:0] N366;
    wire _N3;
    wire _N158;
    wire _N159;
    wire _N160;
    wire _N161;
    wire _N188;
    wire _N189;
    wire _N190;
    wire _N191;
    wire _N192;
    wire _N193;
    wire _N194;
    wire _N197;
    wire _N198;
    wire _N199;
    wire _N200;
    wire _N201;
    wire _N202;
    wire _N203;
    wire _N204;
    wire _N205;
    wire _N206;
    wire _N207;
    wire _N208;
    wire _N209;
    wire _N210;
    wire _N211;
    wire _N282;
    wire _N283;
    wire _N284;
    wire _N285;
    wire _N286;
    wire _N287;
    wire _N288;
    wire _N289;
    wire _N290;
    wire _N291;
    wire _N292;
    wire _N293;
    wire _N294;
    wire _N295;
    wire _N296;
    wire _N1669;
    wire _N1674;
    wire _N1689;
    wire _N1874;
    wire [7:0] addr_5_mux;
    wire axi_rvalid_d1;
    wire [7:0] cnt_len;
    wire [7:0] data_err;
    wire err;
    wire [15:0] execute_rd_cnt;
    wire read_finished;
    wire [15:0] req_rd_cnt;
    wire state_0;
    wire state_1;
    wire state_2;
    wire [8:0] \u_test_rd_ctrl/N75.co ;
    wire [16:0] \u_test_rd_ctrl/N109.co ;
    wire [16:0] \u_test_rd_ctrl/N161.co ;
    wire [16:0] \u_test_rd_ctrl/N167.co ;
    wire [16:0] \u_test_rd_ctrl/N173.co ;
    wire [16:0] \u_test_rd_ctrl/N179.co ;
    wire [16:0] \u_test_rd_ctrl/N185.co ;
    wire [16:0] \u_test_rd_ctrl/N191.co ;
    wire [16:0] \u_test_rd_ctrl/N197.co ;
    wire [16:0] \u_test_rd_ctrl/N203.co ;

    GTP_LUT3 /* N13_3 */ #(
            .INIT(8'b10000000))
        N13_3 (
            .Z (N317),
            .I0 (state_0),
            .I1 (read_en),
            .I2 (read_finished));
	// LUT = I0&I1&I2 ;

    GTP_LUT2 /* N30 */ #(
            .INIT(4'b1000))
        N30_vname (
            .Z (N30),
            .I0 (axi_arvalid),
            .I1 (axi_arready));
    // defparam N30_vname.orig_name = N30;
	// LUT = I0&I1 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:133

    GTP_LUT5CARRY /* \N75.lt_0  */ #(
            .INIT(32'b11011111000011010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N75.lt_0  (
            .COUT (\u_test_rd_ctrl/N75.co [0] ),
            .Z (),
            .CIN (),
            .I0 (cnt_len[0]),
            .I1 (axi_arlen[0]),
            .I2 (cnt_len[1]),
            .I3 (axi_arlen[1]),
            .I4 (),
            .ID ());
	// LUT = (~I2 & I3) | (I1 & I3) | (~I0 & I3) | (I1 & ~I2) | (~I0 & ~I2) ;
	// CARRY = I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:172

    GTP_LUT5CARRY /* \N75.lt_1  */ #(
            .INIT(32'b11011111000011011001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N75.lt_1  (
            .COUT (\u_test_rd_ctrl/N75.co [2] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N75.co [0] ),
            .I0 (cnt_len[2]),
            .I1 (axi_arlen[2]),
            .I2 (cnt_len[3]),
            .I3 (axi_arlen[3]),
            .I4 (),
            .ID ());
	// LUT = (~I2 & I3) | (I1 & I3) | (~I0 & I3) | (I1 & ~I2) | (~I0 & ~I2) ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:172

    GTP_LUT5CARRY /* \N75.lt_2  */ #(
            .INIT(32'b00000101000001010000010100000101), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N75.lt_2  (
            .COUT (\u_test_rd_ctrl/N75.co [4] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N75.co [2] ),
            .I0 (cnt_len[4]),
            .I1 (),
            .I2 (cnt_len[5]),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = (~I0 & ~I2) ;
	// CARRY = (~I0 & ~I2) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:172

    GTP_LUT5CARRY /* \N75.lt_3  */ #(
            .INIT(32'b00000101000001010000010100000101), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N75.lt_3  (
            .COUT (N76),
            .Z (),
            .CIN (\u_test_rd_ctrl/N75.co [4] ),
            .I0 (cnt_len[6]),
            .I1 (),
            .I2 (cnt_len[7]),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = (~I0 & ~I2) ;
	// CARRY = (~I0 & ~I2) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:172

    GTP_LUT5CARRY /* N78_4 */ #(
            .INIT(32'b01010101010101010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N78_4 (
            .COUT (_N158),
            .Z (N78[3]),
            .CIN (),
            .I0 (addr_5_mux[3]),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0) ;
	// CARRY = I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:174

    GTP_LUT5CARRY /* N78_5 */ #(
            .INIT(32'b01100110011001101000100010001000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N78_5 (
            .COUT (_N159),
            .Z (N78[4]),
            .CIN (_N158),
            .I0 (addr_5_mux[3]),
            .I1 (addr_5_mux[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I0 & I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:174

    GTP_LUT5CARRY /* N78_6 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N78_6 (
            .COUT (_N160),
            .Z (N78[5]),
            .CIN (_N159),
            .I0 (),
            .I1 (addr_5_mux[5]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:174

    GTP_LUT5CARRY /* N78_7 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N78_7 (
            .COUT (_N161),
            .Z (N78[6]),
            .CIN (_N160),
            .I0 (),
            .I1 (addr_5_mux[6]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:174

    GTP_LUT5CARRY /* N78_8 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N78_8 (
            .COUT (),
            .Z (N78[7]),
            .CIN (_N161),
            .I0 (),
            .I1 (addr_5_mux[7]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:174

    GTP_LUT5CARRY /* N81_1 */ #(
            .INIT(32'b00010001000100010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N81_1 (
            .COUT (_N188),
            .Z (N346[0]),
            .CIN (),
            .I0 (cnt_len[0]),
            .I1 (state_1),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0 & ~I1) ;
	// CARRY = I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:175

    GTP_LUT5CARRY /* N81_2 */ #(
            .INIT(32'b00010010000100100010000000100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N81_2 (
            .COUT (_N189),
            .Z (N346[1]),
            .CIN (_N188),
            .I0 (cnt_len[0]),
            .I1 (state_1),
            .I2 (cnt_len[1]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2) | (~I0 & ~I1 & I2) ;
	// CARRY = (I0 & ~I1 & I2) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:175

    GTP_LUT5CARRY /* N81_3 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N81_3 (
            .COUT (_N190),
            .Z (N346[2]),
            .CIN (_N189),
            .I0 (),
            .I1 (cnt_len[2]),
            .I2 (),
            .I3 (state_1),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:175

    GTP_LUT5CARRY /* N81_4 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N81_4 (
            .COUT (_N191),
            .Z (N346[3]),
            .CIN (_N190),
            .I0 (),
            .I1 (cnt_len[3]),
            .I2 (),
            .I3 (state_1),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:175

    GTP_LUT5CARRY /* N81_5 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N81_5 (
            .COUT (_N192),
            .Z (N346[4]),
            .CIN (_N191),
            .I0 (),
            .I1 (cnt_len[4]),
            .I2 (),
            .I3 (state_1),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:175

    GTP_LUT5CARRY /* N81_6 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N81_6 (
            .COUT (_N193),
            .Z (N346[5]),
            .CIN (_N192),
            .I0 (),
            .I1 (cnt_len[5]),
            .I2 (),
            .I3 (state_1),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:175

    GTP_LUT5CARRY /* N81_7 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N81_7 (
            .COUT (_N194),
            .Z (N346[6]),
            .CIN (_N193),
            .I0 (),
            .I1 (cnt_len[6]),
            .I2 (),
            .I3 (state_1),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:175

    GTP_LUT5CARRY /* N81_8 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N81_8 (
            .COUT (),
            .Z (N346[7]),
            .CIN (_N194),
            .I0 (),
            .I1 (cnt_len[7]),
            .I2 (),
            .I3 (state_1),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:175

    GTP_LUT5CARRY /* N105_1 */ #(
            .INIT(32'b01010101010101010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N105_1 (
            .COUT (_N197),
            .Z (N366[0]),
            .CIN (),
            .I0 (execute_rd_cnt[0]),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0) ;
	// CARRY = I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:194

    GTP_LUT5CARRY /* N105_2 */ #(
            .INIT(32'b01100110011001101000100010001000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N105_2 (
            .COUT (_N198),
            .Z (N366[1]),
            .CIN (_N197),
            .I0 (execute_rd_cnt[0]),
            .I1 (execute_rd_cnt[1]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I0 & I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:194

    GTP_LUT5CARRY /* N105_3 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N105_3 (
            .COUT (_N199),
            .Z (N366[2]),
            .CIN (_N198),
            .I0 (),
            .I1 (execute_rd_cnt[2]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:194

    GTP_LUT5CARRY /* N105_4 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N105_4 (
            .COUT (_N200),
            .Z (N366[3]),
            .CIN (_N199),
            .I0 (),
            .I1 (execute_rd_cnt[3]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:194

    GTP_LUT5CARRY /* N105_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N105_5 (
            .COUT (_N201),
            .Z (N366[4]),
            .CIN (_N200),
            .I0 (),
            .I1 (execute_rd_cnt[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:194

    GTP_LUT5CARRY /* N105_6 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N105_6 (
            .COUT (_N202),
            .Z (N366[5]),
            .CIN (_N201),
            .I0 (),
            .I1 (execute_rd_cnt[5]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:194

    GTP_LUT5CARRY /* N105_7 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N105_7 (
            .COUT (_N203),
            .Z (N366[6]),
            .CIN (_N202),
            .I0 (),
            .I1 (execute_rd_cnt[6]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:194

    GTP_LUT5CARRY /* N105_8 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N105_8 (
            .COUT (_N204),
            .Z (N366[7]),
            .CIN (_N203),
            .I0 (),
            .I1 (execute_rd_cnt[7]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:194

    GTP_LUT5CARRY /* N105_9 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N105_9 (
            .COUT (_N205),
            .Z (N366[8]),
            .CIN (_N204),
            .I0 (),
            .I1 (execute_rd_cnt[8]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:194

    GTP_LUT5CARRY /* N105_10 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N105_10 (
            .COUT (_N206),
            .Z (N366[9]),
            .CIN (_N205),
            .I0 (),
            .I1 (execute_rd_cnt[9]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:194

    GTP_LUT5CARRY /* N105_11 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N105_11 (
            .COUT (_N207),
            .Z (N366[10]),
            .CIN (_N206),
            .I0 (),
            .I1 (execute_rd_cnt[10]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:194

    GTP_LUT5CARRY /* N105_12 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N105_12 (
            .COUT (_N208),
            .Z (N366[11]),
            .CIN (_N207),
            .I0 (),
            .I1 (execute_rd_cnt[11]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:194

    GTP_LUT5CARRY /* N105_13 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N105_13 (
            .COUT (_N209),
            .Z (N366[12]),
            .CIN (_N208),
            .I0 (),
            .I1 (execute_rd_cnt[12]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:194

    GTP_LUT5CARRY /* N105_14 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N105_14 (
            .COUT (_N210),
            .Z (N366[13]),
            .CIN (_N209),
            .I0 (),
            .I1 (execute_rd_cnt[13]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:194

    GTP_LUT5CARRY /* N105_15 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N105_15 (
            .COUT (_N211),
            .Z (N366[14]),
            .CIN (_N210),
            .I0 (),
            .I1 (execute_rd_cnt[14]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:194

    GTP_LUT5CARRY /* N105_16 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N105_16 (
            .COUT (),
            .Z (N366[15]),
            .CIN (_N211),
            .I0 (),
            .I1 (execute_rd_cnt[15]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:194

    GTP_LUT5CARRY /* \N109.eq_0  */ #(
            .INIT(32'b10010000000010010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N109.eq_0  (
            .COUT (\u_test_rd_ctrl/N109.co [0] ),
            .Z (),
            .CIN (),
            .I0 (req_rd_cnt[0]),
            .I1 (execute_rd_cnt[0]),
            .I2 (req_rd_cnt[1]),
            .I3 (execute_rd_cnt[1]),
            .I4 (),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:198

    GTP_LUT5CARRY /* \N109.eq_1  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N109.eq_1  (
            .COUT (\u_test_rd_ctrl/N109.co [2] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N109.co [0] ),
            .I0 (req_rd_cnt[2]),
            .I1 (execute_rd_cnt[2]),
            .I2 (req_rd_cnt[3]),
            .I3 (execute_rd_cnt[3]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:198

    GTP_LUT5CARRY /* \N109.eq_2  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N109.eq_2  (
            .COUT (\u_test_rd_ctrl/N109.co [4] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N109.co [2] ),
            .I0 (req_rd_cnt[4]),
            .I1 (execute_rd_cnt[4]),
            .I2 (req_rd_cnt[5]),
            .I3 (execute_rd_cnt[5]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:198

    GTP_LUT5CARRY /* \N109.eq_3  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N109.eq_3  (
            .COUT (\u_test_rd_ctrl/N109.co [6] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N109.co [4] ),
            .I0 (req_rd_cnt[6]),
            .I1 (execute_rd_cnt[6]),
            .I2 (req_rd_cnt[7]),
            .I3 (execute_rd_cnt[7]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:198

    GTP_LUT5CARRY /* \N109.eq_4  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N109.eq_4  (
            .COUT (\u_test_rd_ctrl/N109.co [8] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N109.co [6] ),
            .I0 (req_rd_cnt[8]),
            .I1 (execute_rd_cnt[8]),
            .I2 (req_rd_cnt[9]),
            .I3 (execute_rd_cnt[9]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:198

    GTP_LUT5CARRY /* \N109.eq_5  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N109.eq_5  (
            .COUT (\u_test_rd_ctrl/N109.co [10] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N109.co [8] ),
            .I0 (req_rd_cnt[10]),
            .I1 (execute_rd_cnt[10]),
            .I2 (req_rd_cnt[11]),
            .I3 (execute_rd_cnt[11]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:198

    GTP_LUT5CARRY /* \N109.eq_6  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N109.eq_6  (
            .COUT (\u_test_rd_ctrl/N109.co [12] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N109.co [10] ),
            .I0 (req_rd_cnt[12]),
            .I1 (execute_rd_cnt[12]),
            .I2 (req_rd_cnt[13]),
            .I3 (execute_rd_cnt[13]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:198

    GTP_LUT5CARRY /* \N109.eq_7  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N109.eq_7  (
            .COUT (read_finished),
            .Z (),
            .CIN (\u_test_rd_ctrl/N109.co [12] ),
            .I0 (req_rd_cnt[14]),
            .I1 (execute_rd_cnt[14]),
            .I2 (req_rd_cnt[15]),
            .I3 (execute_rd_cnt[15]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:198

    GTP_LUT2 /* N159_3 */ #(
            .INIT(4'b0110))
        N159_3 (
            .Z (N159[3]),
            .I0 (addr_5_mux[3]),
            .I1 (axi_rdata[11]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:282

    GTP_LUT2 /* N159_4 */ #(
            .INIT(4'b0110))
        N159_4 (
            .Z (N159[4]),
            .I0 (addr_5_mux[4]),
            .I1 (axi_rdata[12]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:282

    GTP_LUT2 /* N159_5 */ #(
            .INIT(4'b0110))
        N159_5 (
            .Z (N159[5]),
            .I0 (addr_5_mux[5]),
            .I1 (axi_rdata[13]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:282

    GTP_LUT2 /* N159_6 */ #(
            .INIT(4'b0110))
        N159_6 (
            .Z (N159[6]),
            .I0 (addr_5_mux[6]),
            .I1 (axi_rdata[14]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:282

    GTP_LUT2 /* N159_7 */ #(
            .INIT(4'b0110))
        N159_7 (
            .Z (N159[7]),
            .I0 (addr_5_mux[7]),
            .I1 (axi_rdata[15]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:282

    GTP_LUT5CARRY /* \N161.eq_0  */ #(
            .INIT(32'b01101111111101100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N161.eq_0  (
            .COUT (\u_test_rd_ctrl/N161.co [0] ),
            .Z (),
            .CIN (),
            .I0 (axi_rdata[0]),
            .I1 (N159[0]),
            .I2 (axi_rdata[1]),
            .I3 (N159[1]),
            .I4 (),
            .ID ());
	// LUT = (I2 & ~I3) | (~I2 & I3) | (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N161.eq_1  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N161.eq_1  (
            .COUT (\u_test_rd_ctrl/N161.co [2] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N161.co [0] ),
            .I0 (axi_rdata[2]),
            .I1 (N159[2]),
            .I2 (axi_rdata[3]),
            .I3 (N159[3]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N161.eq_2  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N161.eq_2  (
            .COUT (\u_test_rd_ctrl/N161.co [4] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N161.co [2] ),
            .I0 (axi_rdata[4]),
            .I1 (N159[4]),
            .I2 (axi_rdata[5]),
            .I3 (N159[5]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N161.eq_3  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N161.eq_3  (
            .COUT (\u_test_rd_ctrl/N161.co [6] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N161.co [4] ),
            .I0 (axi_rdata[6]),
            .I1 (N159[6]),
            .I2 (axi_rdata[7]),
            .I3 (N159[7]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N161.eq_4  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N161.eq_4  (
            .COUT (\u_test_rd_ctrl/N161.co [8] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N161.co [6] ),
            .I0 (N159[0]),
            .I1 (N159[0]),
            .I2 (N159[1]),
            .I3 (N159[1]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N161.eq_5  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N161.eq_5  (
            .COUT (\u_test_rd_ctrl/N161.co [10] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N161.co [8] ),
            .I0 (N159[2]),
            .I1 (N159[2]),
            .I2 (axi_rdata[11]),
            .I3 (axi_rdata[11]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N161.eq_6  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N161.eq_6  (
            .COUT (\u_test_rd_ctrl/N161.co [12] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N161.co [10] ),
            .I0 (axi_rdata[12]),
            .I1 (axi_rdata[12]),
            .I2 (axi_rdata[13]),
            .I3 (axi_rdata[13]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N161.eq_7  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N161.eq_7  (
            .COUT (N351),
            .Z (),
            .CIN (\u_test_rd_ctrl/N161.co [12] ),
            .I0 (axi_rdata[14]),
            .I1 (axi_rdata[14]),
            .I2 (axi_rdata[15]),
            .I3 (axi_rdata[15]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT2 /* N165_3 */ #(
            .INIT(4'b0110))
        N165_3 (
            .Z (N165[3]),
            .I0 (addr_5_mux[3]),
            .I1 (axi_rdata[27]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:282

    GTP_LUT2 /* N165_4 */ #(
            .INIT(4'b0110))
        N165_4 (
            .Z (N165[4]),
            .I0 (addr_5_mux[4]),
            .I1 (axi_rdata[28]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:282

    GTP_LUT2 /* N165_5 */ #(
            .INIT(4'b0110))
        N165_5 (
            .Z (N165[5]),
            .I0 (addr_5_mux[5]),
            .I1 (axi_rdata[29]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:282

    GTP_LUT2 /* N165_6 */ #(
            .INIT(4'b0110))
        N165_6 (
            .Z (N165[6]),
            .I0 (addr_5_mux[6]),
            .I1 (axi_rdata[30]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:282

    GTP_LUT2 /* N165_7 */ #(
            .INIT(4'b0110))
        N165_7 (
            .Z (N165[7]),
            .I0 (addr_5_mux[7]),
            .I1 (axi_rdata[31]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:282

    GTP_LUT5CARRY /* \N167.eq_0  */ #(
            .INIT(32'b10011111111110010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N167.eq_0  (
            .COUT (\u_test_rd_ctrl/N167.co [0] ),
            .Z (),
            .CIN (),
            .I0 (axi_rdata[16]),
            .I1 (axi_rdata[24]),
            .I2 (axi_rdata[17]),
            .I3 (N165[1]),
            .I4 (),
            .ID ());
	// LUT = (I2 & ~I3) | (~I2 & I3) | (~I0 & ~I1) | (I0 & I1) ;
	// CARRY = I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N167.eq_1  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N167.eq_1  (
            .COUT (\u_test_rd_ctrl/N167.co [2] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N167.co [0] ),
            .I0 (axi_rdata[18]),
            .I1 (N165[2]),
            .I2 (axi_rdata[19]),
            .I3 (N165[3]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N167.eq_2  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N167.eq_2  (
            .COUT (\u_test_rd_ctrl/N167.co [4] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N167.co [2] ),
            .I0 (axi_rdata[20]),
            .I1 (N165[4]),
            .I2 (axi_rdata[21]),
            .I3 (N165[5]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N167.eq_3  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N167.eq_3  (
            .COUT (\u_test_rd_ctrl/N167.co [6] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N167.co [4] ),
            .I0 (axi_rdata[22]),
            .I1 (N165[6]),
            .I2 (axi_rdata[23]),
            .I3 (N165[7]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N167.eq_4  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N167.eq_4  (
            .COUT (\u_test_rd_ctrl/N167.co [8] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N167.co [6] ),
            .I0 (axi_rdata[24]),
            .I1 (axi_rdata[24]),
            .I2 (N165[1]),
            .I3 (N165[1]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N167.eq_5  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N167.eq_5  (
            .COUT (\u_test_rd_ctrl/N167.co [10] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N167.co [8] ),
            .I0 (N165[2]),
            .I1 (N165[2]),
            .I2 (axi_rdata[27]),
            .I3 (axi_rdata[27]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N167.eq_6  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N167.eq_6  (
            .COUT (\u_test_rd_ctrl/N167.co [12] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N167.co [10] ),
            .I0 (axi_rdata[28]),
            .I1 (axi_rdata[28]),
            .I2 (axi_rdata[29]),
            .I3 (axi_rdata[29]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N167.eq_7  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N167.eq_7  (
            .COUT (N352),
            .Z (),
            .CIN (\u_test_rd_ctrl/N167.co [12] ),
            .I0 (axi_rdata[30]),
            .I1 (axi_rdata[30]),
            .I2 (axi_rdata[31]),
            .I3 (axi_rdata[31]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT2 /* N171_3 */ #(
            .INIT(4'b0110))
        N171_3 (
            .Z (N171[3]),
            .I0 (addr_5_mux[3]),
            .I1 (axi_rdata[43]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:282

    GTP_LUT2 /* N171_4 */ #(
            .INIT(4'b0110))
        N171_4 (
            .Z (N171[4]),
            .I0 (addr_5_mux[4]),
            .I1 (axi_rdata[44]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:282

    GTP_LUT2 /* N171_5 */ #(
            .INIT(4'b0110))
        N171_5 (
            .Z (N171[5]),
            .I0 (addr_5_mux[5]),
            .I1 (axi_rdata[45]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:282

    GTP_LUT2 /* N171_6 */ #(
            .INIT(4'b0110))
        N171_6 (
            .Z (N171[6]),
            .I0 (addr_5_mux[6]),
            .I1 (axi_rdata[46]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:282

    GTP_LUT2 /* N171_7 */ #(
            .INIT(4'b0110))
        N171_7 (
            .Z (N171[7]),
            .I0 (addr_5_mux[7]),
            .I1 (axi_rdata[47]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:282

    GTP_LUT5CARRY /* \N173.eq_0  */ #(
            .INIT(32'b11110110011011110000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N173.eq_0  (
            .COUT (\u_test_rd_ctrl/N173.co [0] ),
            .Z (),
            .CIN (),
            .I0 (axi_rdata[32]),
            .I1 (N171[0]),
            .I2 (axi_rdata[33]),
            .I3 (axi_rdata[41]),
            .I4 (),
            .ID ());
	// LUT = (~I2 & ~I3) | (I2 & I3) | (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N173.eq_1  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N173.eq_1  (
            .COUT (\u_test_rd_ctrl/N173.co [2] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N173.co [0] ),
            .I0 (axi_rdata[34]),
            .I1 (N171[2]),
            .I2 (axi_rdata[35]),
            .I3 (N171[3]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N173.eq_2  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N173.eq_2  (
            .COUT (\u_test_rd_ctrl/N173.co [4] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N173.co [2] ),
            .I0 (axi_rdata[36]),
            .I1 (N171[4]),
            .I2 (axi_rdata[37]),
            .I3 (N171[5]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N173.eq_3  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N173.eq_3  (
            .COUT (\u_test_rd_ctrl/N173.co [6] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N173.co [4] ),
            .I0 (axi_rdata[38]),
            .I1 (N171[6]),
            .I2 (axi_rdata[39]),
            .I3 (N171[7]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N173.eq_4  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N173.eq_4  (
            .COUT (\u_test_rd_ctrl/N173.co [8] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N173.co [6] ),
            .I0 (N171[0]),
            .I1 (N171[0]),
            .I2 (axi_rdata[41]),
            .I3 (axi_rdata[41]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N173.eq_5  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N173.eq_5  (
            .COUT (\u_test_rd_ctrl/N173.co [10] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N173.co [8] ),
            .I0 (N171[2]),
            .I1 (N171[2]),
            .I2 (axi_rdata[43]),
            .I3 (axi_rdata[43]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N173.eq_6  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N173.eq_6  (
            .COUT (\u_test_rd_ctrl/N173.co [12] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N173.co [10] ),
            .I0 (axi_rdata[44]),
            .I1 (axi_rdata[44]),
            .I2 (axi_rdata[45]),
            .I3 (axi_rdata[45]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N173.eq_7  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N173.eq_7  (
            .COUT (N353),
            .Z (),
            .CIN (\u_test_rd_ctrl/N173.co [12] ),
            .I0 (axi_rdata[46]),
            .I1 (axi_rdata[46]),
            .I2 (axi_rdata[47]),
            .I3 (axi_rdata[47]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT2 /* N177_3 */ #(
            .INIT(4'b0110))
        N177_3 (
            .Z (N177[3]),
            .I0 (addr_5_mux[3]),
            .I1 (axi_rdata[59]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:282

    GTP_LUT2 /* N177_4 */ #(
            .INIT(4'b0110))
        N177_4 (
            .Z (N177[4]),
            .I0 (addr_5_mux[4]),
            .I1 (axi_rdata[60]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:282

    GTP_LUT2 /* N177_5 */ #(
            .INIT(4'b0110))
        N177_5 (
            .Z (N177[5]),
            .I0 (addr_5_mux[5]),
            .I1 (axi_rdata[61]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:282

    GTP_LUT2 /* N177_6 */ #(
            .INIT(4'b0110))
        N177_6 (
            .Z (N177[6]),
            .I0 (addr_5_mux[6]),
            .I1 (axi_rdata[62]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:282

    GTP_LUT2 /* N177_7 */ #(
            .INIT(4'b0110))
        N177_7 (
            .Z (N177[7]),
            .I0 (addr_5_mux[7]),
            .I1 (axi_rdata[63]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:282

    GTP_LUT5CARRY /* \N179.eq_0  */ #(
            .INIT(32'b11111001100111110000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N179.eq_0  (
            .COUT (\u_test_rd_ctrl/N179.co [0] ),
            .Z (),
            .CIN (),
            .I0 (axi_rdata[48]),
            .I1 (axi_rdata[56]),
            .I2 (axi_rdata[49]),
            .I3 (axi_rdata[57]),
            .I4 (),
            .ID ());
	// LUT = (~I2 & ~I3) | (I2 & I3) | (~I0 & ~I1) | (I0 & I1) ;
	// CARRY = I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N179.eq_1  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N179.eq_1  (
            .COUT (\u_test_rd_ctrl/N179.co [2] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N179.co [0] ),
            .I0 (axi_rdata[50]),
            .I1 (N177[2]),
            .I2 (axi_rdata[51]),
            .I3 (N177[3]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N179.eq_2  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N179.eq_2  (
            .COUT (\u_test_rd_ctrl/N179.co [4] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N179.co [2] ),
            .I0 (axi_rdata[52]),
            .I1 (N177[4]),
            .I2 (axi_rdata[53]),
            .I3 (N177[5]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N179.eq_3  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N179.eq_3  (
            .COUT (\u_test_rd_ctrl/N179.co [6] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N179.co [4] ),
            .I0 (axi_rdata[54]),
            .I1 (N177[6]),
            .I2 (axi_rdata[55]),
            .I3 (N177[7]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N179.eq_4  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N179.eq_4  (
            .COUT (\u_test_rd_ctrl/N179.co [8] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N179.co [6] ),
            .I0 (axi_rdata[56]),
            .I1 (axi_rdata[56]),
            .I2 (axi_rdata[57]),
            .I3 (axi_rdata[57]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N179.eq_5  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N179.eq_5  (
            .COUT (\u_test_rd_ctrl/N179.co [10] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N179.co [8] ),
            .I0 (N177[2]),
            .I1 (N177[2]),
            .I2 (axi_rdata[59]),
            .I3 (axi_rdata[59]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N179.eq_6  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N179.eq_6  (
            .COUT (\u_test_rd_ctrl/N179.co [12] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N179.co [10] ),
            .I0 (axi_rdata[60]),
            .I1 (axi_rdata[60]),
            .I2 (axi_rdata[61]),
            .I3 (axi_rdata[61]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N179.eq_7  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N179.eq_7  (
            .COUT (N354),
            .Z (),
            .CIN (\u_test_rd_ctrl/N179.co [12] ),
            .I0 (axi_rdata[62]),
            .I1 (axi_rdata[62]),
            .I2 (axi_rdata[63]),
            .I3 (axi_rdata[63]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT2 /* N183_3 */ #(
            .INIT(4'b0110))
        N183_3 (
            .Z (N183[3]),
            .I0 (addr_5_mux[3]),
            .I1 (axi_rdata[75]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:282

    GTP_LUT2 /* N183_4 */ #(
            .INIT(4'b0110))
        N183_4 (
            .Z (N183[4]),
            .I0 (addr_5_mux[4]),
            .I1 (axi_rdata[76]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:282

    GTP_LUT2 /* N183_5 */ #(
            .INIT(4'b0110))
        N183_5 (
            .Z (N183[5]),
            .I0 (addr_5_mux[5]),
            .I1 (axi_rdata[77]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:282

    GTP_LUT2 /* N183_6 */ #(
            .INIT(4'b0110))
        N183_6 (
            .Z (N183[6]),
            .I0 (addr_5_mux[6]),
            .I1 (axi_rdata[78]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:282

    GTP_LUT2 /* N183_7 */ #(
            .INIT(4'b0110))
        N183_7 (
            .Z (N183[7]),
            .I0 (addr_5_mux[7]),
            .I1 (axi_rdata[79]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:282

    GTP_LUT5CARRY /* \N185.eq_0  */ #(
            .INIT(32'b01101111111101100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N185.eq_0  (
            .COUT (\u_test_rd_ctrl/N185.co [0] ),
            .Z (),
            .CIN (),
            .I0 (axi_rdata[64]),
            .I1 (N183[0]),
            .I2 (axi_rdata[65]),
            .I3 (N183[1]),
            .I4 (),
            .ID ());
	// LUT = (I2 & ~I3) | (~I2 & I3) | (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N185.eq_1  */ #(
            .INIT(32'b11111111111111110110000000000110), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N185.eq_1  (
            .COUT (\u_test_rd_ctrl/N185.co [2] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N185.co [0] ),
            .I0 (axi_rdata[66]),
            .I1 (axi_rdata[74]),
            .I2 (axi_rdata[67]),
            .I3 (N183[3]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (I0 & ~I1 & ~I2 & ~I3) | (~I0 & I1 & ~I2 & ~I3) | (I0 & ~I1 & I2 & I3) | (~I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N185.eq_2  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N185.eq_2  (
            .COUT (\u_test_rd_ctrl/N185.co [4] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N185.co [2] ),
            .I0 (axi_rdata[68]),
            .I1 (N183[4]),
            .I2 (axi_rdata[69]),
            .I3 (N183[5]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N185.eq_3  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N185.eq_3  (
            .COUT (\u_test_rd_ctrl/N185.co [6] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N185.co [4] ),
            .I0 (axi_rdata[70]),
            .I1 (N183[6]),
            .I2 (axi_rdata[71]),
            .I3 (N183[7]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N185.eq_4  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N185.eq_4  (
            .COUT (\u_test_rd_ctrl/N185.co [8] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N185.co [6] ),
            .I0 (N183[0]),
            .I1 (N183[0]),
            .I2 (N183[1]),
            .I3 (N183[1]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N185.eq_5  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N185.eq_5  (
            .COUT (\u_test_rd_ctrl/N185.co [10] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N185.co [8] ),
            .I0 (axi_rdata[74]),
            .I1 (axi_rdata[74]),
            .I2 (axi_rdata[75]),
            .I3 (axi_rdata[75]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N185.eq_6  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N185.eq_6  (
            .COUT (\u_test_rd_ctrl/N185.co [12] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N185.co [10] ),
            .I0 (axi_rdata[76]),
            .I1 (axi_rdata[76]),
            .I2 (axi_rdata[77]),
            .I3 (axi_rdata[77]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N185.eq_7  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N185.eq_7  (
            .COUT (N355),
            .Z (),
            .CIN (\u_test_rd_ctrl/N185.co [12] ),
            .I0 (axi_rdata[78]),
            .I1 (axi_rdata[78]),
            .I2 (axi_rdata[79]),
            .I3 (axi_rdata[79]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT2 /* N189_3 */ #(
            .INIT(4'b0110))
        N189_3 (
            .Z (N189[3]),
            .I0 (addr_5_mux[3]),
            .I1 (axi_rdata[91]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:282

    GTP_LUT2 /* N189_4 */ #(
            .INIT(4'b0110))
        N189_4 (
            .Z (N189[4]),
            .I0 (addr_5_mux[4]),
            .I1 (axi_rdata[92]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:282

    GTP_LUT2 /* N189_5 */ #(
            .INIT(4'b0110))
        N189_5 (
            .Z (N189[5]),
            .I0 (addr_5_mux[5]),
            .I1 (axi_rdata[93]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:282

    GTP_LUT2 /* N189_6 */ #(
            .INIT(4'b0110))
        N189_6 (
            .Z (N189[6]),
            .I0 (addr_5_mux[6]),
            .I1 (axi_rdata[94]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:282

    GTP_LUT2 /* N189_7 */ #(
            .INIT(4'b0110))
        N189_7 (
            .Z (N189[7]),
            .I0 (addr_5_mux[7]),
            .I1 (axi_rdata[95]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:282

    GTP_LUT5CARRY /* \N191.eq_0  */ #(
            .INIT(32'b10011111111110010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N191.eq_0  (
            .COUT (\u_test_rd_ctrl/N191.co [0] ),
            .Z (),
            .CIN (),
            .I0 (axi_rdata[80]),
            .I1 (axi_rdata[88]),
            .I2 (axi_rdata[81]),
            .I3 (N189[1]),
            .I4 (),
            .ID ());
	// LUT = (I2 & ~I3) | (~I2 & I3) | (~I0 & ~I1) | (I0 & I1) ;
	// CARRY = I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N191.eq_1  */ #(
            .INIT(32'b11111111111111110110000000000110), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N191.eq_1  (
            .COUT (\u_test_rd_ctrl/N191.co [2] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N191.co [0] ),
            .I0 (axi_rdata[82]),
            .I1 (axi_rdata[90]),
            .I2 (axi_rdata[83]),
            .I3 (N189[3]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (I0 & ~I1 & ~I2 & ~I3) | (~I0 & I1 & ~I2 & ~I3) | (I0 & ~I1 & I2 & I3) | (~I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N191.eq_2  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N191.eq_2  (
            .COUT (\u_test_rd_ctrl/N191.co [4] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N191.co [2] ),
            .I0 (axi_rdata[84]),
            .I1 (N189[4]),
            .I2 (axi_rdata[85]),
            .I3 (N189[5]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N191.eq_3  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N191.eq_3  (
            .COUT (\u_test_rd_ctrl/N191.co [6] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N191.co [4] ),
            .I0 (axi_rdata[86]),
            .I1 (N189[6]),
            .I2 (axi_rdata[87]),
            .I3 (N189[7]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N191.eq_4  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N191.eq_4  (
            .COUT (\u_test_rd_ctrl/N191.co [8] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N191.co [6] ),
            .I0 (axi_rdata[88]),
            .I1 (axi_rdata[88]),
            .I2 (N189[1]),
            .I3 (N189[1]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N191.eq_5  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N191.eq_5  (
            .COUT (\u_test_rd_ctrl/N191.co [10] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N191.co [8] ),
            .I0 (axi_rdata[90]),
            .I1 (axi_rdata[90]),
            .I2 (axi_rdata[91]),
            .I3 (axi_rdata[91]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N191.eq_6  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N191.eq_6  (
            .COUT (\u_test_rd_ctrl/N191.co [12] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N191.co [10] ),
            .I0 (axi_rdata[92]),
            .I1 (axi_rdata[92]),
            .I2 (axi_rdata[93]),
            .I3 (axi_rdata[93]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N191.eq_7  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N191.eq_7  (
            .COUT (N356),
            .Z (),
            .CIN (\u_test_rd_ctrl/N191.co [12] ),
            .I0 (axi_rdata[94]),
            .I1 (axi_rdata[94]),
            .I2 (axi_rdata[95]),
            .I3 (axi_rdata[95]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT2 /* N195_3 */ #(
            .INIT(4'b0110))
        N195_3 (
            .Z (N195[3]),
            .I0 (addr_5_mux[3]),
            .I1 (axi_rdata[107]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:282

    GTP_LUT2 /* N195_4 */ #(
            .INIT(4'b0110))
        N195_4 (
            .Z (N195[4]),
            .I0 (addr_5_mux[4]),
            .I1 (axi_rdata[108]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:282

    GTP_LUT2 /* N195_5 */ #(
            .INIT(4'b0110))
        N195_5 (
            .Z (N195[5]),
            .I0 (addr_5_mux[5]),
            .I1 (axi_rdata[109]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:282

    GTP_LUT2 /* N195_6 */ #(
            .INIT(4'b0110))
        N195_6 (
            .Z (N195[6]),
            .I0 (addr_5_mux[6]),
            .I1 (axi_rdata[110]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:282

    GTP_LUT2 /* N195_7 */ #(
            .INIT(4'b0110))
        N195_7 (
            .Z (N195[7]),
            .I0 (addr_5_mux[7]),
            .I1 (axi_rdata[111]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:282

    GTP_LUT5CARRY /* \N197.eq_0  */ #(
            .INIT(32'b11110110011011110000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N197.eq_0  (
            .COUT (\u_test_rd_ctrl/N197.co [0] ),
            .Z (),
            .CIN (),
            .I0 (axi_rdata[96]),
            .I1 (N195[0]),
            .I2 (axi_rdata[97]),
            .I3 (axi_rdata[105]),
            .I4 (),
            .ID ());
	// LUT = (~I2 & ~I3) | (I2 & I3) | (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N197.eq_1  */ #(
            .INIT(32'b11111111111111110110000000000110), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N197.eq_1  (
            .COUT (\u_test_rd_ctrl/N197.co [2] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N197.co [0] ),
            .I0 (axi_rdata[98]),
            .I1 (axi_rdata[106]),
            .I2 (axi_rdata[99]),
            .I3 (N195[3]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (I0 & ~I1 & ~I2 & ~I3) | (~I0 & I1 & ~I2 & ~I3) | (I0 & ~I1 & I2 & I3) | (~I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N197.eq_2  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N197.eq_2  (
            .COUT (\u_test_rd_ctrl/N197.co [4] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N197.co [2] ),
            .I0 (axi_rdata[100]),
            .I1 (N195[4]),
            .I2 (axi_rdata[101]),
            .I3 (N195[5]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N197.eq_3  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N197.eq_3  (
            .COUT (\u_test_rd_ctrl/N197.co [6] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N197.co [4] ),
            .I0 (axi_rdata[102]),
            .I1 (N195[6]),
            .I2 (axi_rdata[103]),
            .I3 (N195[7]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N197.eq_4  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N197.eq_4  (
            .COUT (\u_test_rd_ctrl/N197.co [8] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N197.co [6] ),
            .I0 (N195[0]),
            .I1 (N195[0]),
            .I2 (axi_rdata[105]),
            .I3 (axi_rdata[105]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N197.eq_5  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N197.eq_5  (
            .COUT (\u_test_rd_ctrl/N197.co [10] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N197.co [8] ),
            .I0 (axi_rdata[106]),
            .I1 (axi_rdata[106]),
            .I2 (axi_rdata[107]),
            .I3 (axi_rdata[107]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N197.eq_6  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N197.eq_6  (
            .COUT (\u_test_rd_ctrl/N197.co [12] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N197.co [10] ),
            .I0 (axi_rdata[108]),
            .I1 (axi_rdata[108]),
            .I2 (axi_rdata[109]),
            .I3 (axi_rdata[109]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N197.eq_7  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N197.eq_7  (
            .COUT (N357),
            .Z (),
            .CIN (\u_test_rd_ctrl/N197.co [12] ),
            .I0 (axi_rdata[110]),
            .I1 (axi_rdata[110]),
            .I2 (axi_rdata[111]),
            .I3 (axi_rdata[111]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT2 /* N201_3 */ #(
            .INIT(4'b0110))
        N201_3 (
            .Z (N201[3]),
            .I0 (addr_5_mux[3]),
            .I1 (axi_rdata[123]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:282

    GTP_LUT2 /* N201_4 */ #(
            .INIT(4'b0110))
        N201_4 (
            .Z (N201[4]),
            .I0 (addr_5_mux[4]),
            .I1 (axi_rdata[124]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:282

    GTP_LUT2 /* N201_5 */ #(
            .INIT(4'b0110))
        N201_5 (
            .Z (N201[5]),
            .I0 (addr_5_mux[5]),
            .I1 (axi_rdata[125]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:282

    GTP_LUT2 /* N201_6 */ #(
            .INIT(4'b0110))
        N201_6 (
            .Z (N201[6]),
            .I0 (addr_5_mux[6]),
            .I1 (axi_rdata[126]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:282

    GTP_LUT2 /* N201_7 */ #(
            .INIT(4'b0110))
        N201_7 (
            .Z (N201[7]),
            .I0 (addr_5_mux[7]),
            .I1 (axi_rdata[127]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:282

    GTP_LUT5CARRY /* \N203.eq_0  */ #(
            .INIT(32'b11111001100111110000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N203.eq_0  (
            .COUT (\u_test_rd_ctrl/N203.co [0] ),
            .Z (),
            .CIN (),
            .I0 (axi_rdata[112]),
            .I1 (axi_rdata[120]),
            .I2 (axi_rdata[113]),
            .I3 (axi_rdata[121]),
            .I4 (),
            .ID ());
	// LUT = (~I2 & ~I3) | (I2 & I3) | (~I0 & ~I1) | (I0 & I1) ;
	// CARRY = I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N203.eq_1  */ #(
            .INIT(32'b11111111111111110110000000000110), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N203.eq_1  (
            .COUT (\u_test_rd_ctrl/N203.co [2] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N203.co [0] ),
            .I0 (axi_rdata[114]),
            .I1 (axi_rdata[122]),
            .I2 (axi_rdata[115]),
            .I3 (N201[3]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (I0 & ~I1 & ~I2 & ~I3) | (~I0 & I1 & ~I2 & ~I3) | (I0 & ~I1 & I2 & I3) | (~I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N203.eq_2  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N203.eq_2  (
            .COUT (\u_test_rd_ctrl/N203.co [4] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N203.co [2] ),
            .I0 (axi_rdata[116]),
            .I1 (N201[4]),
            .I2 (axi_rdata[117]),
            .I3 (N201[5]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N203.eq_3  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N203.eq_3  (
            .COUT (\u_test_rd_ctrl/N203.co [6] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N203.co [4] ),
            .I0 (axi_rdata[118]),
            .I1 (N201[6]),
            .I2 (axi_rdata[119]),
            .I3 (N201[7]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N203.eq_4  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N203.eq_4  (
            .COUT (\u_test_rd_ctrl/N203.co [8] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N203.co [6] ),
            .I0 (axi_rdata[120]),
            .I1 (axi_rdata[120]),
            .I2 (axi_rdata[121]),
            .I3 (axi_rdata[121]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N203.eq_5  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N203.eq_5  (
            .COUT (\u_test_rd_ctrl/N203.co [10] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N203.co [8] ),
            .I0 (axi_rdata[122]),
            .I1 (axi_rdata[122]),
            .I2 (axi_rdata[123]),
            .I3 (axi_rdata[123]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N203.eq_6  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N203.eq_6  (
            .COUT (\u_test_rd_ctrl/N203.co [12] ),
            .Z (),
            .CIN (\u_test_rd_ctrl/N203.co [10] ),
            .I0 (axi_rdata[124]),
            .I1 (axi_rdata[124]),
            .I2 (axi_rdata[125]),
            .I3 (axi_rdata[125]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT5CARRY /* \N203.eq_7  */ #(
            .INIT(32'b11111111111111111001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N203.eq_7  (
            .COUT (N349),
            .Z (),
            .CIN (\u_test_rd_ctrl/N203.co [12] ),
            .I0 (axi_rdata[126]),
            .I1 (axi_rdata[126]),
            .I2 (axi_rdata[127]),
            .I3 (axi_rdata[127]),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:283

    GTP_LUT4 /* N217_6 */ #(
            .INIT(16'b1111111111111110))
        N217_6 (
            .Z (_N1874),
            .I0 (data_err[2]),
            .I1 (data_err[1]),
            .I2 (data_err[0]),
            .I3 (data_err[3]));
	// LUT = (I0)|(I1)|(I2)|(I3) ;

    GTP_LUT5 /* N217_8 */ #(
            .INIT(32'b11111111111111111111111111111110))
        N217_8 (
            .Z (err),
            .I0 (data_err[7]),
            .I1 (data_err[6]),
            .I2 (data_err[4]),
            .I3 (data_err[5]),
            .I4 (_N1874));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT3 /* N318 */ #(
            .INIT(8'b10000000))
        N318 (
            .Z (_N3),
            .I0 (state_1),
            .I1 (axi_arvalid),
            .I2 (axi_arready));
	// LUT = I0&I1&I2 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:125

    GTP_LUT2 /* N319 */ #(
            .INIT(4'b1000))
        N319_vname (
            .Z (N319),
            .I0 (state_2),
            .I1 (read_finished));
    // defparam N319_vname.orig_name = N319;
	// LUT = I0&I1 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:125

    GTP_LUT5M /* N321_4 */ #(
            .INIT(32'b11111100111011001111110011011101))
        N321_4 (
            .Z (N321),
            .I0 (read_en),
            .I1 (_N3),
            .I2 (read_finished),
            .I3 (state_2),
            .I4 (state_0),
            .ID (state_1));

    GTP_LUT4 /* N339 */ #(
            .INIT(16'b1110110011001100))
        N339_vname (
            .Z (N339),
            .I0 (axi_rvalid),
            .I1 (state_1),
            .I2 (state_2),
            .I3 (N76));
    // defparam N339_vname.orig_name = N339;
	// LUT = (I1)|(I0&I2&I3) ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:160

    GTP_LUT2 /* \N340[3]  */ #(
            .INIT(4'b0100))
        \N340[3]  (
            .Z (N340[3]),
            .I0 (state_1),
            .I1 (N78[3]));
	// LUT = ~I0&I1 ;

    GTP_LUT2 /* \N340[4]  */ #(
            .INIT(4'b0100))
        \N340[4]  (
            .Z (N340[4]),
            .I0 (state_1),
            .I1 (N78[4]));
	// LUT = ~I0&I1 ;

    GTP_LUT2 /* \N340[5]  */ #(
            .INIT(4'b0100))
        \N340[5]  (
            .Z (N340[5]),
            .I0 (state_1),
            .I1 (N78[5]));
	// LUT = ~I0&I1 ;

    GTP_LUT2 /* \N340[6]  */ #(
            .INIT(4'b0100))
        \N340[6]  (
            .Z (N340[6]),
            .I0 (state_1),
            .I1 (N78[6]));
	// LUT = ~I0&I1 ;

    GTP_LUT3 /* \N340[7]  */ #(
            .INIT(8'b11011000))
        \N340[7]  (
            .Z (N340[7]),
            .I0 (state_1),
            .I1 (axi_araddr[8]),
            .I2 (N78[7]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:160

    GTP_LUT5CARRY /* N363_1 */ #(
            .INIT(32'b10011001100110010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N363_1 (
            .COUT (_N282),
            .Z (N363[0]),
            .CIN (),
            .I0 (req_rd_cnt[0]),
            .I1 (axi_arlen[0]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0 & ~I1) | (I0 & I1) ;
	// CARRY = I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:191

    GTP_LUT5CARRY /* N363_2 */ #(
            .INIT(32'b11100001000111101111111011100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N363_2 (
            .COUT (_N283),
            .Z (N363[1]),
            .CIN (_N282),
            .I0 (req_rd_cnt[0]),
            .I1 (axi_arlen[0]),
            .I2 (req_rd_cnt[1]),
            .I3 (axi_arlen[1]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I1 & ~I2 & ~I3) | (I0 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & ~I3) | (~I0 & ~I1 & ~I2 & I3) | (I1 & I2 & I3) | (I0 & I2 & I3) ;
	// CARRY = (I2 & I3) | (I1 & I3) | (I0 & I3) | (I1 & I2) | (I0 & I2) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:191

    GTP_LUT5CARRY /* N363_3 */ #(
            .INIT(32'b10010110100101100011110000111100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N363_3 (
            .COUT (_N284),
            .Z (N363[2]),
            .CIN (_N283),
            .I0 (),
            .I1 (req_rd_cnt[2]),
            .I2 (axi_arlen[2]),
            .I3 (),
            .I4 (axi_arlen[2]),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2) | (~I0 & I1 & ~I2) | (~I0 & ~I1 & I2) | (I0 & I1 & I2) ;
	// CARRY = (I1 & ~I2) | (~I1 & I2) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:191

    GTP_LUT5CARRY /* N363_4 */ #(
            .INIT(32'b10010110100101100011110000111100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N363_4 (
            .COUT (_N285),
            .Z (N363[3]),
            .CIN (_N284),
            .I0 (),
            .I1 (req_rd_cnt[3]),
            .I2 (axi_arlen[3]),
            .I3 (),
            .I4 (axi_arlen[3]),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2) | (~I0 & I1 & ~I2) | (~I0 & ~I1 & I2) | (I0 & I1 & I2) ;
	// CARRY = (I1 & ~I2) | (~I1 & I2) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:191

    GTP_LUT5CARRY /* N363_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N363_5 (
            .COUT (_N286),
            .Z (N363[4]),
            .CIN (_N285),
            .I0 (),
            .I1 (req_rd_cnt[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:191

    GTP_LUT5CARRY /* N363_6 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N363_6 (
            .COUT (_N287),
            .Z (N363[5]),
            .CIN (_N286),
            .I0 (),
            .I1 (req_rd_cnt[5]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:191

    GTP_LUT5CARRY /* N363_7 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N363_7 (
            .COUT (_N288),
            .Z (N363[6]),
            .CIN (_N287),
            .I0 (),
            .I1 (req_rd_cnt[6]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:191

    GTP_LUT5CARRY /* N363_8 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N363_8 (
            .COUT (_N289),
            .Z (N363[7]),
            .CIN (_N288),
            .I0 (),
            .I1 (req_rd_cnt[7]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:191

    GTP_LUT5CARRY /* N363_9 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N363_9 (
            .COUT (_N290),
            .Z (N363[8]),
            .CIN (_N289),
            .I0 (),
            .I1 (req_rd_cnt[8]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:191

    GTP_LUT5CARRY /* N363_10 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N363_10 (
            .COUT (_N291),
            .Z (N363[9]),
            .CIN (_N290),
            .I0 (),
            .I1 (req_rd_cnt[9]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:191

    GTP_LUT5CARRY /* N363_11 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N363_11 (
            .COUT (_N292),
            .Z (N363[10]),
            .CIN (_N291),
            .I0 (),
            .I1 (req_rd_cnt[10]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:191

    GTP_LUT5CARRY /* N363_12 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N363_12 (
            .COUT (_N293),
            .Z (N363[11]),
            .CIN (_N292),
            .I0 (),
            .I1 (req_rd_cnt[11]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:191

    GTP_LUT5CARRY /* N363_13 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N363_13 (
            .COUT (_N294),
            .Z (N363[12]),
            .CIN (_N293),
            .I0 (),
            .I1 (req_rd_cnt[12]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:191

    GTP_LUT5CARRY /* N363_14 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N363_14 (
            .COUT (_N295),
            .Z (N363[13]),
            .CIN (_N294),
            .I0 (),
            .I1 (req_rd_cnt[13]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:191

    GTP_LUT5CARRY /* N363_15 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N363_15 (
            .COUT (_N296),
            .Z (N363[14]),
            .CIN (_N295),
            .I0 (),
            .I1 (req_rd_cnt[14]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:191

    GTP_LUT5CARRY /* N363_16 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N363_16 (
            .COUT (),
            .Z (N363[15]),
            .CIN (_N296),
            .I0 (),
            .I1 (req_rd_cnt[15]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:191

    GTP_DFF_CE /* \axi_araddr[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_araddr[8]  (
            .Q (axi_araddr[8]),
            .C (N0_0),
            .CE (N317),
            .CLK (clk),
            .D (random_rw_addr[7]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:107

    GTP_DFF_CE /* \axi_araddr[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_araddr[9]  (
            .Q (axi_araddr[9]),
            .C (N0_0),
            .CE (N317),
            .CLK (clk),
            .D (random_rw_addr[8]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:107

    GTP_DFF_CE /* \axi_araddr[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_araddr[10]  (
            .Q (axi_araddr[10]),
            .C (N0_0),
            .CE (N317),
            .CLK (clk),
            .D (random_rw_addr[9]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:107

    GTP_DFF_CE /* \axi_araddr[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_araddr[11]  (
            .Q (axi_araddr[11]),
            .C (N0_0),
            .CE (N317),
            .CLK (clk),
            .D (random_rw_addr[10]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:107

    GTP_DFF_CE /* \axi_araddr[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_araddr[12]  (
            .Q (axi_araddr[12]),
            .C (N0_0),
            .CE (N317),
            .CLK (clk),
            .D (random_rw_addr[11]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:107

    GTP_DFF_CE /* \axi_araddr[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_araddr[13]  (
            .Q (axi_araddr[13]),
            .C (N0_0),
            .CE (N317),
            .CLK (clk),
            .D (random_rw_addr[12]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:107

    GTP_DFF_CE /* \axi_araddr[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_araddr[14]  (
            .Q (axi_araddr[14]),
            .C (N0_0),
            .CE (N317),
            .CLK (clk),
            .D (random_rw_addr[13]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:107

    GTP_DFF_CE /* \axi_araddr[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_araddr[15]  (
            .Q (axi_araddr[15]),
            .C (N0_0),
            .CE (N317),
            .CLK (clk),
            .D (random_rw_addr[14]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:107

    GTP_DFF_CE /* \axi_araddr[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_araddr[16]  (
            .Q (axi_araddr[16]),
            .C (N0_0),
            .CE (N317),
            .CLK (clk),
            .D (random_rw_addr[15]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:107

    GTP_DFF_CE /* \axi_araddr[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_araddr[17]  (
            .Q (axi_araddr[17]),
            .C (N0_0),
            .CE (N317),
            .CLK (clk),
            .D (random_rw_addr[16]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:107

    GTP_DFF_CE /* \axi_araddr[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_araddr[18]  (
            .Q (axi_araddr[18]),
            .C (N0_0),
            .CE (N317),
            .CLK (clk),
            .D (random_rw_addr[17]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:107

    GTP_DFF_CE /* \axi_araddr[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_araddr[19]  (
            .Q (axi_araddr[19]),
            .C (N0_0),
            .CE (N317),
            .CLK (clk),
            .D (random_rw_addr[18]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:107

    GTP_DFF_CE /* \axi_araddr[20]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_araddr[20]  (
            .Q (axi_araddr[20]),
            .C (N0_0),
            .CE (N317),
            .CLK (clk),
            .D (random_rw_addr[19]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:107

    GTP_DFF_CE /* \axi_araddr[21]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_araddr[21]  (
            .Q (axi_araddr[21]),
            .C (N0_0),
            .CE (N317),
            .CLK (clk),
            .D (random_rw_addr[20]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:107

    GTP_DFF_CE /* \axi_araddr[22]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_araddr[22]  (
            .Q (axi_araddr[22]),
            .C (N0_0),
            .CE (N317),
            .CLK (clk),
            .D (random_rw_addr[21]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:107

    GTP_DFF_CE /* \axi_araddr[23]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_araddr[23]  (
            .Q (axi_araddr[23]),
            .C (N0_0),
            .CE (N317),
            .CLK (clk),
            .D (random_rw_addr[22]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:107

    GTP_DFF_CE /* \axi_araddr[24]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_araddr[24]  (
            .Q (axi_araddr[24]),
            .C (N0_0),
            .CE (N317),
            .CLK (clk),
            .D (random_rw_addr[23]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:107

    GTP_DFF_CE /* \axi_araddr[25]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_araddr[25]  (
            .Q (axi_araddr[25]),
            .C (N0_0),
            .CE (N317),
            .CLK (clk),
            .D (random_rw_addr[24]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:107

    GTP_DFF_CE /* \axi_araddr[26]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_araddr[26]  (
            .Q (axi_araddr[26]),
            .C (N0_0),
            .CE (N317),
            .CLK (clk),
            .D (random_rw_addr[25]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:107

    GTP_DFF_CE /* \axi_araddr[27]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_araddr[27]  (
            .Q (axi_araddr[27]),
            .C (N0_0),
            .CE (N317),
            .CLK (clk),
            .D (random_rw_addr[26]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:107

    GTP_DFF_CE /* \axi_arid[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_arid[0]  (
            .Q (axi_arid[0]),
            .C (N0_0),
            .CE (N317),
            .CLK (clk),
            .D (random_axi_id[0]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:107

    GTP_DFF_CE /* \axi_arid[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_arid[1]  (
            .Q (axi_arid[1]),
            .C (N0_0),
            .CE (N317),
            .CLK (clk),
            .D (random_axi_id[1]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:107

    GTP_DFF_CE /* \axi_arid[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_arid[2]  (
            .Q (axi_arid[2]),
            .C (N0_0),
            .CE (N317),
            .CLK (clk),
            .D (random_axi_id[2]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:107

    GTP_DFF_CE /* \axi_arid[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_arid[3]  (
            .Q (axi_arid[3]),
            .C (N0_0),
            .CE (N317),
            .CLK (clk),
            .D (random_axi_id[3]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:107

    GTP_DFF_CE /* \axi_arlen[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_arlen[0]  (
            .Q (axi_arlen[0]),
            .C (N0_0),
            .CE (N317),
            .CLK (clk),
            .D (random_axi_len[0]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:107

    GTP_DFF_CE /* \axi_arlen[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_arlen[1]  (
            .Q (axi_arlen[1]),
            .C (N0_0),
            .CE (N317),
            .CLK (clk),
            .D (random_axi_len[1]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:107

    GTP_DFF_CE /* \axi_arlen[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_arlen[2]  (
            .Q (axi_arlen[2]),
            .C (N0_0),
            .CE (N317),
            .CLK (clk),
            .D (random_axi_len[2]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:107

    GTP_DFF_CE /* \axi_arlen[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_arlen[3]  (
            .Q (axi_arlen[3]),
            .C (N0_0),
            .CE (N317),
            .CLK (clk),
            .D (random_axi_len[3]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:107

    GTP_DFF_C /* axi_arvalid */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        axi_arvalid_vname (
            .Q (axi_arvalid),
            .C (N0_0),
            .CLK (clk),
            .D (_N1669));
    // defparam axi_arvalid_vname.orig_name = axi_arvalid;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:107

    GTP_LUT4 /* \axi_arvalid_ce_mux[0]  */ #(
            .INIT(16'b0001101010111010))
        \axi_arvalid_ce_mux[0]  (
            .Z (_N1669),
            .I0 (state_1),
            .I1 (state_2),
            .I2 (axi_arvalid),
            .I3 (axi_arready));
	// LUT = (I0&~I3)|(I0&~I2)|(~I0&~I1&I2) ;

    GTP_DFF_C /* axi_rvalid_d1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        axi_rvalid_d1_vname (
            .Q (axi_rvalid_d1),
            .C (N0_0),
            .CLK (clk),
            .D (axi_rvalid));
    // defparam axi_rvalid_d1_vname.orig_name = axi_rvalid_d1;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:209

    GTP_DFF_CE /* \cnt_len[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_len[0]  (
            .Q (cnt_len[0]),
            .C (N0_0),
            .CE (N339),
            .CLK (clk),
            .D (N346[0]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:160

    GTP_DFF_CE /* \cnt_len[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_len[1]  (
            .Q (cnt_len[1]),
            .C (N0_0),
            .CE (N339),
            .CLK (clk),
            .D (N346[1]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:160

    GTP_DFF_CE /* \cnt_len[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_len[2]  (
            .Q (cnt_len[2]),
            .C (N0_0),
            .CE (N339),
            .CLK (clk),
            .D (N346[2]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:160

    GTP_DFF_CE /* \cnt_len[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_len[3]  (
            .Q (cnt_len[3]),
            .C (N0_0),
            .CE (N339),
            .CLK (clk),
            .D (N346[3]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:160

    GTP_DFF_CE /* \cnt_len[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_len[4]  (
            .Q (cnt_len[4]),
            .C (N0_0),
            .CE (N339),
            .CLK (clk),
            .D (N346[4]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:160

    GTP_DFF_CE /* \cnt_len[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_len[5]  (
            .Q (cnt_len[5]),
            .C (N0_0),
            .CE (N339),
            .CLK (clk),
            .D (N346[5]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:160

    GTP_DFF_CE /* \cnt_len[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_len[6]  (
            .Q (cnt_len[6]),
            .C (N0_0),
            .CE (N339),
            .CLK (clk),
            .D (N346[6]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:160

    GTP_DFF_CE /* \cnt_len[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_len[7]  (
            .Q (cnt_len[7]),
            .C (N0_0),
            .CE (N339),
            .CLK (clk),
            .D (N346[7]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:160

    GTP_DFF_C /* \data_err[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_err[0]  (
            .Q (data_err[0]),
            .C (N0_0),
            .CLK (clk),
            .D (N351));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:234

    GTP_DFF_C /* \data_err[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_err[1]  (
            .Q (data_err[1]),
            .C (N0_0),
            .CLK (clk),
            .D (N352));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:234

    GTP_DFF_C /* \data_err[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_err[2]  (
            .Q (data_err[2]),
            .C (N0_0),
            .CLK (clk),
            .D (N353));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:234

    GTP_DFF_C /* \data_err[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_err[3]  (
            .Q (data_err[3]),
            .C (N0_0),
            .CLK (clk),
            .D (N354));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:234

    GTP_DFF_C /* \data_err[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_err[4]  (
            .Q (data_err[4]),
            .C (N0_0),
            .CLK (clk),
            .D (N355));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:234

    GTP_DFF_C /* \data_err[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_err[5]  (
            .Q (data_err[5]),
            .C (N0_0),
            .CLK (clk),
            .D (N356));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:234

    GTP_DFF_C /* \data_err[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_err[6]  (
            .Q (data_err[6]),
            .C (N0_0),
            .CLK (clk),
            .D (N357));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:234

    GTP_DFF_C /* \data_err[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_err[7]  (
            .Q (data_err[7]),
            .C (N0_0),
            .CLK (clk),
            .D (N349));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:234

    GTP_DFF_C /* err_flag_led */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        err_flag_led_vname (
            .Q (err_flag_led),
            .C (N0_0),
            .CLK (clk),
            .D (_N1689));
    // defparam err_flag_led_vname.orig_name = err_flag_led;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:287

    GTP_LUT3 /* \err_flag_led_ce_mux[0]  */ #(
            .INIT(8'b11101010))
        \err_flag_led_ce_mux[0]  (
            .Z (_N1689),
            .I0 (err_flag_led),
            .I1 (axi_rvalid_d1),
            .I2 (err));
	// LUT = (I0)|(I1&I2) ;

    GTP_DFF_CE /* \execute_rd_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \execute_rd_cnt[0]  (
            .Q (execute_rd_cnt[0]),
            .C (N0_0),
            .CE (axi_rvalid),
            .CLK (clk),
            .D (N366[0]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:184

    GTP_DFF_CE /* \execute_rd_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \execute_rd_cnt[1]  (
            .Q (execute_rd_cnt[1]),
            .C (N0_0),
            .CE (axi_rvalid),
            .CLK (clk),
            .D (N366[1]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:184

    GTP_DFF_CE /* \execute_rd_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \execute_rd_cnt[2]  (
            .Q (execute_rd_cnt[2]),
            .C (N0_0),
            .CE (axi_rvalid),
            .CLK (clk),
            .D (N366[2]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:184

    GTP_DFF_CE /* \execute_rd_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \execute_rd_cnt[3]  (
            .Q (execute_rd_cnt[3]),
            .C (N0_0),
            .CE (axi_rvalid),
            .CLK (clk),
            .D (N366[3]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:184

    GTP_DFF_CE /* \execute_rd_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \execute_rd_cnt[4]  (
            .Q (execute_rd_cnt[4]),
            .C (N0_0),
            .CE (axi_rvalid),
            .CLK (clk),
            .D (N366[4]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:184

    GTP_DFF_CE /* \execute_rd_cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \execute_rd_cnt[5]  (
            .Q (execute_rd_cnt[5]),
            .C (N0_0),
            .CE (axi_rvalid),
            .CLK (clk),
            .D (N366[5]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:184

    GTP_DFF_CE /* \execute_rd_cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \execute_rd_cnt[6]  (
            .Q (execute_rd_cnt[6]),
            .C (N0_0),
            .CE (axi_rvalid),
            .CLK (clk),
            .D (N366[6]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:184

    GTP_DFF_CE /* \execute_rd_cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \execute_rd_cnt[7]  (
            .Q (execute_rd_cnt[7]),
            .C (N0_0),
            .CE (axi_rvalid),
            .CLK (clk),
            .D (N366[7]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:184

    GTP_DFF_CE /* \execute_rd_cnt[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \execute_rd_cnt[8]  (
            .Q (execute_rd_cnt[8]),
            .C (N0_0),
            .CE (axi_rvalid),
            .CLK (clk),
            .D (N366[8]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:184

    GTP_DFF_CE /* \execute_rd_cnt[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \execute_rd_cnt[9]  (
            .Q (execute_rd_cnt[9]),
            .C (N0_0),
            .CE (axi_rvalid),
            .CLK (clk),
            .D (N366[9]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:184

    GTP_DFF_CE /* \execute_rd_cnt[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \execute_rd_cnt[10]  (
            .Q (execute_rd_cnt[10]),
            .C (N0_0),
            .CE (axi_rvalid),
            .CLK (clk),
            .D (N366[10]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:184

    GTP_DFF_CE /* \execute_rd_cnt[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \execute_rd_cnt[11]  (
            .Q (execute_rd_cnt[11]),
            .C (N0_0),
            .CE (axi_rvalid),
            .CLK (clk),
            .D (N366[11]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:184

    GTP_DFF_CE /* \execute_rd_cnt[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \execute_rd_cnt[12]  (
            .Q (execute_rd_cnt[12]),
            .C (N0_0),
            .CE (axi_rvalid),
            .CLK (clk),
            .D (N366[12]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:184

    GTP_DFF_CE /* \execute_rd_cnt[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \execute_rd_cnt[13]  (
            .Q (execute_rd_cnt[13]),
            .C (N0_0),
            .CE (axi_rvalid),
            .CLK (clk),
            .D (N366[13]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:184

    GTP_DFF_CE /* \execute_rd_cnt[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \execute_rd_cnt[14]  (
            .Q (execute_rd_cnt[14]),
            .C (N0_0),
            .CE (axi_rvalid),
            .CLK (clk),
            .D (N366[14]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:184

    GTP_DFF_CE /* \execute_rd_cnt[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \execute_rd_cnt[15]  (
            .Q (execute_rd_cnt[15]),
            .C (N0_0),
            .CE (axi_rvalid),
            .CLK (clk),
            .D (N366[15]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:184

    GTP_DFF_CE /* \normal_rd_addr[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \normal_rd_addr[3]  (
            .Q (addr_5_mux[3]),
            .C (N0_0),
            .CE (N339),
            .CLK (clk),
            .D (N340[3]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:160

    GTP_DFF_CE /* \normal_rd_addr[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \normal_rd_addr[4]  (
            .Q (addr_5_mux[4]),
            .C (N0_0),
            .CE (N339),
            .CLK (clk),
            .D (N340[4]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:160

    GTP_DFF_CE /* \normal_rd_addr[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \normal_rd_addr[5]  (
            .Q (addr_5_mux[5]),
            .C (N0_0),
            .CE (N339),
            .CLK (clk),
            .D (N340[5]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:160

    GTP_DFF_CE /* \normal_rd_addr[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \normal_rd_addr[6]  (
            .Q (addr_5_mux[6]),
            .C (N0_0),
            .CE (N339),
            .CLK (clk),
            .D (N340[6]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:160

    GTP_DFF_CE /* \normal_rd_addr[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \normal_rd_addr[7]  (
            .Q (addr_5_mux[7]),
            .C (N0_0),
            .CE (N339),
            .CLK (clk),
            .D (N340[7]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:160

    GTP_DFF_C /* read_done_p */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        read_done_p_vname (
            .Q (read_done_p),
            .C (N0_0),
            .CLK (clk),
            .D (_N1674));
    // defparam read_done_p_vname.orig_name = read_done_p;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:107

    GTP_LUT5 /* \read_done_p_ce_mux[0]  */ #(
            .INIT(32'b10110011101000000011001100000000))
        \read_done_p_ce_mux[0]  (
            .Z (_N1674),
            .I0 (state_1),
            .I1 (state_2),
            .I2 (axi_arvalid),
            .I3 (read_done_p),
            .I4 (axi_arready));
	// LUT = (~I1&I3)|(I0&I2&I4) ;

    GTP_DFF_CE /* \req_rd_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rd_cnt[0]  (
            .Q (req_rd_cnt[0]),
            .C (N0_0),
            .CE (N30),
            .CLK (clk),
            .D (N363[0]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:184

    GTP_DFF_CE /* \req_rd_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rd_cnt[1]  (
            .Q (req_rd_cnt[1]),
            .C (N0_0),
            .CE (N30),
            .CLK (clk),
            .D (N363[1]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:184

    GTP_DFF_CE /* \req_rd_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rd_cnt[2]  (
            .Q (req_rd_cnt[2]),
            .C (N0_0),
            .CE (N30),
            .CLK (clk),
            .D (N363[2]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:184

    GTP_DFF_CE /* \req_rd_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rd_cnt[3]  (
            .Q (req_rd_cnt[3]),
            .C (N0_0),
            .CE (N30),
            .CLK (clk),
            .D (N363[3]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:184

    GTP_DFF_CE /* \req_rd_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rd_cnt[4]  (
            .Q (req_rd_cnt[4]),
            .C (N0_0),
            .CE (N30),
            .CLK (clk),
            .D (N363[4]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:184

    GTP_DFF_CE /* \req_rd_cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rd_cnt[5]  (
            .Q (req_rd_cnt[5]),
            .C (N0_0),
            .CE (N30),
            .CLK (clk),
            .D (N363[5]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:184

    GTP_DFF_CE /* \req_rd_cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rd_cnt[6]  (
            .Q (req_rd_cnt[6]),
            .C (N0_0),
            .CE (N30),
            .CLK (clk),
            .D (N363[6]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:184

    GTP_DFF_CE /* \req_rd_cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rd_cnt[7]  (
            .Q (req_rd_cnt[7]),
            .C (N0_0),
            .CE (N30),
            .CLK (clk),
            .D (N363[7]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:184

    GTP_DFF_CE /* \req_rd_cnt[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rd_cnt[8]  (
            .Q (req_rd_cnt[8]),
            .C (N0_0),
            .CE (N30),
            .CLK (clk),
            .D (N363[8]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:184

    GTP_DFF_CE /* \req_rd_cnt[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rd_cnt[9]  (
            .Q (req_rd_cnt[9]),
            .C (N0_0),
            .CE (N30),
            .CLK (clk),
            .D (N363[9]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:184

    GTP_DFF_CE /* \req_rd_cnt[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rd_cnt[10]  (
            .Q (req_rd_cnt[10]),
            .C (N0_0),
            .CE (N30),
            .CLK (clk),
            .D (N363[10]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:184

    GTP_DFF_CE /* \req_rd_cnt[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rd_cnt[11]  (
            .Q (req_rd_cnt[11]),
            .C (N0_0),
            .CE (N30),
            .CLK (clk),
            .D (N363[11]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:184

    GTP_DFF_CE /* \req_rd_cnt[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rd_cnt[12]  (
            .Q (req_rd_cnt[12]),
            .C (N0_0),
            .CE (N30),
            .CLK (clk),
            .D (N363[12]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:184

    GTP_DFF_CE /* \req_rd_cnt[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rd_cnt[13]  (
            .Q (req_rd_cnt[13]),
            .C (N0_0),
            .CE (N30),
            .CLK (clk),
            .D (N363[13]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:184

    GTP_DFF_CE /* \req_rd_cnt[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rd_cnt[14]  (
            .Q (req_rd_cnt[14]),
            .C (N0_0),
            .CE (N30),
            .CLK (clk),
            .D (N363[14]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:184

    GTP_DFF_CE /* \req_rd_cnt[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rd_cnt[15]  (
            .Q (req_rd_cnt[15]),
            .C (N0_0),
            .CE (N30),
            .CLK (clk),
            .D (N363[15]));
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:184

    GTP_DFF_PE /* state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        state_0_vname (
            .Q (state_0),
            .CE (N321),
            .CLK (clk),
            .D (N319),
            .P (N0_0));
    // defparam state_0_vname.orig_name = state_0;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:107

    GTP_DFF_CE /* state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_1_vname (
            .Q (state_1),
            .C (N0_0),
            .CE (N321),
            .CLK (clk),
            .D (N317));
    // defparam state_1_vname.orig_name = state_1;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:107

    GTP_DFF_CE /* state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_2_vname (
            .Q (state_2),
            .C (N0_0),
            .CE (N321),
            .CLK (clk),
            .D (_N3));
    // defparam state_2_vname.orig_name = state_2;
	// ../../../example_design/rtl/test_rd_ctrl_128bit.v:107


endmodule


module test_wr_ctrl_128bit
(
    input [3:0] random_axi_id,
    input [3:0] random_axi_len,
    input [26:0] random_rw_addr,
    input N0_0,
    input axi_awready,
    input axi_wready,
    input clk,
    input init_start,
    input write_en,
    output [31:0] axi_awaddr,
    output [7:0] axi_awid,
    output [7:0] axi_awlen,
    output [127:0] axi_wdata,
    output axi_awvalid,
    output axi_wlast,
    output axi_wvalid,
    output init_done,
    output write_done_p
);
    wire N12;
    wire [31:0] N14;
    wire [7:0] N16;
    wire N84;
    wire N89;
    wire [31:0] N91;
    wire N113;
    wire N116;
    wire [31:0] N119;
    wire N267;
    wire N273;
    wire N279;
    wire [31:0] N280;
    wire [7:0] N287;
    wire N288;
    wire [7:0] N289;
    wire N305;
    wire N307;
    wire N308;
    wire N309;
    wire N313;
    wire [127:0] N326;
    wire N344;
    wire N349;
    wire N357;
    wire N359;
    wire [31:0] N360;
    wire [7:0] N368;
    wire N373;
    wire N375;
    wire [15:0] N376;
    wire N377;
    wire N379;
    wire [15:0] N380;
    wire N396;
    wire _N0;
    wire _N347;
    wire _N348;
    wire _N349;
    wire _N350;
    wire _N351;
    wire _N352;
    wire _N353;
    wire _N354;
    wire _N355;
    wire _N356;
    wire _N357;
    wire _N358;
    wire _N359;
    wire _N360;
    wire _N361;
    wire _N362;
    wire _N363;
    wire _N364;
    wire _N365;
    wire _N366;
    wire _N367;
    wire _N368;
    wire _N369;
    wire _N372;
    wire _N373;
    wire _N374;
    wire _N375;
    wire _N376;
    wire _N377;
    wire _N378;
    wire _N389;
    wire _N390;
    wire _N391;
    wire _N392;
    wire _N393;
    wire _N394;
    wire _N395;
    wire _N396;
    wire _N397;
    wire _N398;
    wire _N399;
    wire _N400;
    wire _N401;
    wire _N402;
    wire _N403;
    wire _N404;
    wire _N405;
    wire _N406;
    wire _N407;
    wire _N408;
    wire _N409;
    wire _N410;
    wire _N411;
    wire _N412;
    wire _N413;
    wire _N414;
    wire _N415;
    wire _N416;
    wire _N419;
    wire _N420;
    wire _N421;
    wire _N422;
    wire _N449;
    wire _N450;
    wire _N451;
    wire _N452;
    wire _N453;
    wire _N454;
    wire _N455;
    wire _N458;
    wire _N459;
    wire _N460;
    wire _N461;
    wire _N462;
    wire _N463;
    wire _N464;
    wire _N465;
    wire _N466;
    wire _N467;
    wire _N468;
    wire _N469;
    wire _N470;
    wire _N471;
    wire _N472;
    wire _N475;
    wire _N476;
    wire _N477;
    wire _N478;
    wire _N479;
    wire _N480;
    wire _N481;
    wire _N484;
    wire _N485;
    wire _N486;
    wire _N487;
    wire _N488;
    wire _N489;
    wire _N492;
    wire _N493;
    wire _N494;
    wire _N495;
    wire _N496;
    wire _N497;
    wire _N498;
    wire _N501;
    wire _N502;
    wire _N503;
    wire _N504;
    wire _N505;
    wire _N508;
    wire _N509;
    wire _N510;
    wire _N511;
    wire _N512;
    wire _N513;
    wire _N514;
    wire _N517;
    wire _N518;
    wire _N519;
    wire _N520;
    wire _N521;
    wire _N522;
    wire _N525;
    wire _N526;
    wire _N527;
    wire _N528;
    wire _N529;
    wire _N530;
    wire _N531;
    wire _N533;
    wire _N534;
    wire _N535;
    wire _N536;
    wire _N537;
    wire _N538;
    wire _N539;
    wire _N540;
    wire _N541;
    wire _N542;
    wire _N543;
    wire _N544;
    wire _N545;
    wire _N546;
    wire _N547;
    wire _N548;
    wire _N685;
    wire _N804;
    wire _N806;
    wire _N807;
    wire _N1160;
    wire _N1162;
    wire _N1164;
    wire _N1166;
    wire _N1188;
    wire _N1190;
    wire _N1192;
    wire _N1194;
    wire _N1463;
    wire _N1675;
    wire _N1676;
    wire _N1687;
    wire _N1736;
    wire _N1737;
    wire _N1739;
    wire _N1742;
    wire _N1744;
    wire _N1747;
    wire _N1773;
    wire _N1774;
    wire _N1776;
    wire _N1777;
    wire _N1778;
    wire [7:0] cnt_len;
    wire [15:0] execute_wr_cnt;
    wire [31:0] init_addr;
    wire [31:0] normal_wr_addr;
    wire [15:0] req_wr_cnt;
    wire state_0;
    wire state_1;
    wire state_2;
    wire [8:0] \u_test_wr_ctrl/N113.co ;
    wire [8:0] \u_test_wr_ctrl/N115.co ;
    wire [16:0] \u_test_wr_ctrl/N183.co ;
    wire [15:0] wr_data_0;
    wire [15:0] wr_data_1;
    wire [15:0] wr_data_2;
    wire [15:0] wr_data_3;
    wire [15:0] wr_data_4;
    wire [15:0] wr_data_5;
    wire [15:0] wr_data_6;
    wire [15:0] wr_data_7;
    wire write_finished;

    GTP_LUT4 /* N11_mux20_14 */ #(
            .INIT(16'b0111111111111111))
        N11_mux20_14 (
            .Z (_N1773),
            .I0 (axi_awaddr[17]),
            .I1 (axi_awaddr[16]),
            .I2 (axi_awaddr[15]),
            .I3 (axi_awaddr[18]));
	// LUT = (~I3)|(~I2)|(~I1)|(~I0) ;

    GTP_LUT4 /* N11_mux20_15 */ #(
            .INIT(16'b0111111111111111))
        N11_mux20_15 (
            .Z (_N1774),
            .I0 (axi_awaddr[21]),
            .I1 (axi_awaddr[20]),
            .I2 (axi_awaddr[19]),
            .I3 (axi_awaddr[22]));
	// LUT = (~I3)|(~I2)|(~I1)|(~I0) ;

    GTP_LUT5 /* N11_mux20_17 */ #(
            .INIT(32'b01111111111111111111111111111111))
        N11_mux20_17 (
            .Z (_N1776),
            .I0 (axi_awaddr[9]),
            .I1 (axi_awaddr[28]),
            .I2 (axi_awaddr[10]),
            .I3 (axi_awaddr[27]),
            .I4 (axi_awaddr[8]));
	// LUT = (~I4)|(~I3)|(~I2)|(~I1)|(~I0) ;

    GTP_LUT5 /* N11_mux20_18 */ #(
            .INIT(32'b11111111111111110111111111111111))
        N11_mux20_18 (
            .Z (_N1777),
            .I0 (axi_awaddr[14]),
            .I1 (axi_awaddr[13]),
            .I2 (axi_awaddr[11]),
            .I3 (axi_awaddr[12]),
            .I4 (_N1773));
	// LUT = (~I3)|(~I2)|(~I1)|(~I0)|(I4) ;

    GTP_LUT5 /* N11_mux20_19 */ #(
            .INIT(32'b11111111111111110111111111111111))
        N11_mux20_19 (
            .Z (_N1778),
            .I0 (axi_awaddr[26]),
            .I1 (axi_awaddr[25]),
            .I2 (axi_awaddr[23]),
            .I3 (axi_awaddr[24]),
            .I4 (_N1774));
	// LUT = (~I3)|(~I2)|(~I1)|(~I0)|(I4) ;

    GTP_LUT3 /* N11_mux20_21 */ #(
            .INIT(8'b11111110))
        N11_mux20_21 (
            .Z (_N685),
            .I0 (_N1777),
            .I1 (_N1776),
            .I2 (_N1778));
	// LUT = (I0)|(I1)|(I2) ;

    GTP_LUT3 /* N11_mux23_3 */ #(
            .INIT(8'b00000001))
        N11_mux23_3 (
            .Z (_N1463),
            .I0 (axi_awaddr[30]),
            .I1 (axi_awaddr[29]),
            .I2 (axi_awaddr[31]));
	// LUT = ~I0&~I1&~I2 ;

    GTP_LUT2 /* N12 */ #(
            .INIT(4'b1000))
        N12_vname (
            .Z (N12),
            .I0 (axi_awvalid),
            .I1 (axi_awready));
    // defparam N12_vname.orig_name = N12;
	// LUT = I0&I1 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:134

    GTP_LUT5CARRY /* N14_9 */ #(
            .INIT(32'b01010101010101010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N14_9 (
            .COUT (_N347),
            .Z (N14[8]),
            .CIN (),
            .I0 (axi_awaddr[8]),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0) ;
	// CARRY = I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:135

    GTP_LUT5CARRY /* N14_10 */ #(
            .INIT(32'b01100110011001101000100010001000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N14_10 (
            .COUT (_N348),
            .Z (N14[9]),
            .CIN (_N347),
            .I0 (axi_awaddr[8]),
            .I1 (axi_awaddr[9]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I0 & I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:135

    GTP_LUT5CARRY /* N14_11 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N14_11 (
            .COUT (_N349),
            .Z (N14[10]),
            .CIN (_N348),
            .I0 (),
            .I1 (axi_awaddr[10]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:135

    GTP_LUT5CARRY /* N14_12 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N14_12 (
            .COUT (_N350),
            .Z (N14[11]),
            .CIN (_N349),
            .I0 (),
            .I1 (axi_awaddr[11]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:135

    GTP_LUT5CARRY /* N14_13 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N14_13 (
            .COUT (_N351),
            .Z (N14[12]),
            .CIN (_N350),
            .I0 (),
            .I1 (axi_awaddr[12]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:135

    GTP_LUT5CARRY /* N14_14 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N14_14 (
            .COUT (_N352),
            .Z (N14[13]),
            .CIN (_N351),
            .I0 (),
            .I1 (axi_awaddr[13]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:135

    GTP_LUT5CARRY /* N14_15 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N14_15 (
            .COUT (_N353),
            .Z (N14[14]),
            .CIN (_N352),
            .I0 (),
            .I1 (axi_awaddr[14]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:135

    GTP_LUT5CARRY /* N14_16 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N14_16 (
            .COUT (_N354),
            .Z (N14[15]),
            .CIN (_N353),
            .I0 (),
            .I1 (axi_awaddr[15]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:135

    GTP_LUT5CARRY /* N14_17 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N14_17 (
            .COUT (_N355),
            .Z (N14[16]),
            .CIN (_N354),
            .I0 (),
            .I1 (axi_awaddr[16]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:135

    GTP_LUT5CARRY /* N14_18 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N14_18 (
            .COUT (_N356),
            .Z (N14[17]),
            .CIN (_N355),
            .I0 (),
            .I1 (axi_awaddr[17]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:135

    GTP_LUT5CARRY /* N14_19 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N14_19 (
            .COUT (_N357),
            .Z (N14[18]),
            .CIN (_N356),
            .I0 (),
            .I1 (axi_awaddr[18]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:135

    GTP_LUT5CARRY /* N14_20 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N14_20 (
            .COUT (_N358),
            .Z (N14[19]),
            .CIN (_N357),
            .I0 (),
            .I1 (axi_awaddr[19]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:135

    GTP_LUT5CARRY /* N14_21 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N14_21 (
            .COUT (_N359),
            .Z (N14[20]),
            .CIN (_N358),
            .I0 (),
            .I1 (axi_awaddr[20]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:135

    GTP_LUT5CARRY /* N14_22 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N14_22 (
            .COUT (_N360),
            .Z (N14[21]),
            .CIN (_N359),
            .I0 (),
            .I1 (axi_awaddr[21]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:135

    GTP_LUT5CARRY /* N14_23 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N14_23 (
            .COUT (_N361),
            .Z (N14[22]),
            .CIN (_N360),
            .I0 (),
            .I1 (axi_awaddr[22]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:135

    GTP_LUT5CARRY /* N14_24 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N14_24 (
            .COUT (_N362),
            .Z (N14[23]),
            .CIN (_N361),
            .I0 (),
            .I1 (axi_awaddr[23]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:135

    GTP_LUT5CARRY /* N14_25 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N14_25 (
            .COUT (_N363),
            .Z (N14[24]),
            .CIN (_N362),
            .I0 (),
            .I1 (axi_awaddr[24]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:135

    GTP_LUT5CARRY /* N14_26 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N14_26 (
            .COUT (_N364),
            .Z (N14[25]),
            .CIN (_N363),
            .I0 (),
            .I1 (axi_awaddr[25]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:135

    GTP_LUT5CARRY /* N14_27 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N14_27 (
            .COUT (_N365),
            .Z (N14[26]),
            .CIN (_N364),
            .I0 (),
            .I1 (axi_awaddr[26]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:135

    GTP_LUT5CARRY /* N14_28 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N14_28 (
            .COUT (_N366),
            .Z (N14[27]),
            .CIN (_N365),
            .I0 (),
            .I1 (axi_awaddr[27]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:135

    GTP_LUT5CARRY /* N14_29 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N14_29 (
            .COUT (_N367),
            .Z (N14[28]),
            .CIN (_N366),
            .I0 (),
            .I1 (axi_awaddr[28]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:135

    GTP_LUT5CARRY /* N14_30 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N14_30 (
            .COUT (_N368),
            .Z (N14[29]),
            .CIN (_N367),
            .I0 (),
            .I1 (axi_awaddr[29]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:135

    GTP_LUT5CARRY /* N14_31 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N14_31 (
            .COUT (_N369),
            .Z (N14[30]),
            .CIN (_N368),
            .I0 (),
            .I1 (axi_awaddr[30]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:135

    GTP_LUT5CARRY /* N14_32 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N14_32 (
            .COUT (),
            .Z (N14[31]),
            .CIN (_N369),
            .I0 (),
            .I1 (axi_awaddr[31]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:135

    GTP_LUT5CARRY /* N16_1 */ #(
            .INIT(32'b01010101010101010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N16_1 (
            .COUT (_N372),
            .Z (N16[0]),
            .CIN (),
            .I0 (axi_awid[0]),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0) ;
	// CARRY = I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:136

    GTP_LUT5CARRY /* N16_2 */ #(
            .INIT(32'b01100110011001101000100010001000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N16_2 (
            .COUT (_N373),
            .Z (N16[1]),
            .CIN (_N372),
            .I0 (axi_awid[0]),
            .I1 (axi_awid[1]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I0 & I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:136

    GTP_LUT5CARRY /* N16_3 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N16_3 (
            .COUT (_N374),
            .Z (N16[2]),
            .CIN (_N373),
            .I0 (),
            .I1 (axi_awid[2]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:136

    GTP_LUT5CARRY /* N16_4 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N16_4 (
            .COUT (_N375),
            .Z (N16[3]),
            .CIN (_N374),
            .I0 (),
            .I1 (axi_awid[3]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:136

    GTP_LUT5CARRY /* N16_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N16_5 (
            .COUT (_N376),
            .Z (N16[4]),
            .CIN (_N375),
            .I0 (),
            .I1 (axi_awid[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:136

    GTP_LUT5CARRY /* N16_6 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N16_6 (
            .COUT (_N377),
            .Z (N16[5]),
            .CIN (_N376),
            .I0 (),
            .I1 (axi_awid[5]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:136

    GTP_LUT5CARRY /* N16_7 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N16_7 (
            .COUT (_N378),
            .Z (N16[6]),
            .CIN (_N377),
            .I0 (),
            .I1 (axi_awid[6]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:136

    GTP_LUT5CARRY /* N16_8 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N16_8 (
            .COUT (),
            .Z (N16[7]),
            .CIN (_N378),
            .I0 (),
            .I1 (axi_awid[7]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:136

    GTP_LUT3 /* N32_1 */ #(
            .INIT(8'b01000000))
        N32_1 (
            .Z (N377),
            .I0 (init_start),
            .I1 (axi_wvalid),
            .I2 (axi_wready));
	// LUT = ~I0&I1&I2 ;

    GTP_LUT3 /* N32_6 */ #(
            .INIT(8'b10000000))
        N32_6 (
            .Z (N307),
            .I0 (write_en),
            .I1 (state_0),
            .I2 (write_finished));
	// LUT = I0&I1&I2 ;

    GTP_LUT4 /* N84_mux3_4 */ #(
            .INIT(16'b0000000000000001))
        N84_mux3_4 (
            .Z (N84),
            .I0 (init_addr[30]),
            .I1 (init_addr[29]),
            .I2 (init_addr[28]),
            .I3 (init_addr[31]));
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_LUT2 /* N89 */ #(
            .INIT(4'b1000))
        N89_vname (
            .Z (N89),
            .I0 (axi_wvalid),
            .I1 (axi_wready));
    // defparam N89_vname.orig_name = N89;
	// LUT = I0&I1 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:197

    GTP_LUT5CARRY /* N91_4 */ #(
            .INIT(32'b01010101010101010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N91_4 (
            .COUT (_N389),
            .Z (N91[3]),
            .CIN (),
            .I0 (init_addr[3]),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0) ;
	// CARRY = I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:198

    GTP_LUT5CARRY /* N91_5 */ #(
            .INIT(32'b01100110011001101000100010001000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N91_5 (
            .COUT (_N390),
            .Z (N91[4]),
            .CIN (_N389),
            .I0 (init_addr[3]),
            .I1 (init_addr[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I0 & I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:198

    GTP_LUT5CARRY /* N91_6 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N91_6 (
            .COUT (_N391),
            .Z (N91[5]),
            .CIN (_N390),
            .I0 (),
            .I1 (init_addr[5]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:198

    GTP_LUT5CARRY /* N91_7 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N91_7 (
            .COUT (_N392),
            .Z (N91[6]),
            .CIN (_N391),
            .I0 (),
            .I1 (init_addr[6]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:198

    GTP_LUT5CARRY /* N91_8 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N91_8 (
            .COUT (_N393),
            .Z (N91[7]),
            .CIN (_N392),
            .I0 (),
            .I1 (init_addr[7]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:198

    GTP_LUT5CARRY /* N91_9 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N91_9 (
            .COUT (_N394),
            .Z (N91[8]),
            .CIN (_N393),
            .I0 (),
            .I1 (init_addr[8]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:198

    GTP_LUT5CARRY /* N91_10 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N91_10 (
            .COUT (_N395),
            .Z (N91[9]),
            .CIN (_N394),
            .I0 (),
            .I1 (init_addr[9]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:198

    GTP_LUT5CARRY /* N91_11 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N91_11 (
            .COUT (_N396),
            .Z (N91[10]),
            .CIN (_N395),
            .I0 (),
            .I1 (init_addr[10]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:198

    GTP_LUT5CARRY /* N91_12 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N91_12 (
            .COUT (_N397),
            .Z (N91[11]),
            .CIN (_N396),
            .I0 (),
            .I1 (init_addr[11]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:198

    GTP_LUT5CARRY /* N91_13 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N91_13 (
            .COUT (_N398),
            .Z (N91[12]),
            .CIN (_N397),
            .I0 (),
            .I1 (init_addr[12]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:198

    GTP_LUT5CARRY /* N91_14 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N91_14 (
            .COUT (_N399),
            .Z (N91[13]),
            .CIN (_N398),
            .I0 (),
            .I1 (init_addr[13]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:198

    GTP_LUT5CARRY /* N91_15 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N91_15 (
            .COUT (_N400),
            .Z (N91[14]),
            .CIN (_N399),
            .I0 (),
            .I1 (init_addr[14]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:198

    GTP_LUT5CARRY /* N91_16 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N91_16 (
            .COUT (_N401),
            .Z (N91[15]),
            .CIN (_N400),
            .I0 (),
            .I1 (init_addr[15]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:198

    GTP_LUT5CARRY /* N91_17 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N91_17 (
            .COUT (_N402),
            .Z (N91[16]),
            .CIN (_N401),
            .I0 (),
            .I1 (init_addr[16]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:198

    GTP_LUT5CARRY /* N91_18 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N91_18 (
            .COUT (_N403),
            .Z (N91[17]),
            .CIN (_N402),
            .I0 (),
            .I1 (init_addr[17]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:198

    GTP_LUT5CARRY /* N91_19 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N91_19 (
            .COUT (_N404),
            .Z (N91[18]),
            .CIN (_N403),
            .I0 (),
            .I1 (init_addr[18]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:198

    GTP_LUT5CARRY /* N91_20 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N91_20 (
            .COUT (_N405),
            .Z (N91[19]),
            .CIN (_N404),
            .I0 (),
            .I1 (init_addr[19]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:198

    GTP_LUT5CARRY /* N91_21 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N91_21 (
            .COUT (_N406),
            .Z (N91[20]),
            .CIN (_N405),
            .I0 (),
            .I1 (init_addr[20]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:198

    GTP_LUT5CARRY /* N91_22 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N91_22 (
            .COUT (_N407),
            .Z (N91[21]),
            .CIN (_N406),
            .I0 (),
            .I1 (init_addr[21]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:198

    GTP_LUT5CARRY /* N91_23 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N91_23 (
            .COUT (_N408),
            .Z (N91[22]),
            .CIN (_N407),
            .I0 (),
            .I1 (init_addr[22]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:198

    GTP_LUT5CARRY /* N91_24 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N91_24 (
            .COUT (_N409),
            .Z (N91[23]),
            .CIN (_N408),
            .I0 (),
            .I1 (init_addr[23]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:198

    GTP_LUT5CARRY /* N91_25 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N91_25 (
            .COUT (_N410),
            .Z (N91[24]),
            .CIN (_N409),
            .I0 (),
            .I1 (init_addr[24]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:198

    GTP_LUT5CARRY /* N91_26 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N91_26 (
            .COUT (_N411),
            .Z (N91[25]),
            .CIN (_N410),
            .I0 (),
            .I1 (init_addr[25]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:198

    GTP_LUT5CARRY /* N91_27 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N91_27 (
            .COUT (_N412),
            .Z (N91[26]),
            .CIN (_N411),
            .I0 (),
            .I1 (init_addr[26]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:198

    GTP_LUT5CARRY /* N91_28 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N91_28 (
            .COUT (_N413),
            .Z (N91[27]),
            .CIN (_N412),
            .I0 (),
            .I1 (init_addr[27]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:198

    GTP_LUT5CARRY /* N91_29 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N91_29 (
            .COUT (_N414),
            .Z (N91[28]),
            .CIN (_N413),
            .I0 (),
            .I1 (init_addr[28]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:198

    GTP_LUT5CARRY /* N91_30 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N91_30 (
            .COUT (_N415),
            .Z (N91[29]),
            .CIN (_N414),
            .I0 (),
            .I1 (init_addr[29]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:198

    GTP_LUT5CARRY /* N91_31 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N91_31 (
            .COUT (_N416),
            .Z (N91[30]),
            .CIN (_N415),
            .I0 (),
            .I1 (init_addr[30]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:198

    GTP_LUT5CARRY /* N91_32 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N91_32 (
            .COUT (),
            .Z (N91[31]),
            .CIN (_N416),
            .I0 (),
            .I1 (init_addr[31]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:198

    GTP_LUT5CARRY /* \N113.eq_0  */ #(
            .INIT(32'b10010000000010010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N113.eq_0  (
            .COUT (\u_test_wr_ctrl/N113.co [0] ),
            .Z (),
            .CIN (),
            .I0 (cnt_len[0]),
            .I1 (axi_awlen[0]),
            .I2 (cnt_len[1]),
            .I3 (axi_awlen[1]),
            .I4 (),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:219

    GTP_LUT5CARRY /* \N113.eq_1  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N113.eq_1  (
            .COUT (\u_test_wr_ctrl/N113.co [2] ),
            .Z (),
            .CIN (\u_test_wr_ctrl/N113.co [0] ),
            .I0 (cnt_len[2]),
            .I1 (axi_awlen[2]),
            .I2 (cnt_len[3]),
            .I3 (axi_awlen[3]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:219

    GTP_LUT5CARRY /* \N113.eq_2  */ #(
            .INIT(32'b00000000000000000000010100000101), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N113.eq_2  (
            .COUT (\u_test_wr_ctrl/N113.co [4] ),
            .Z (),
            .CIN (\u_test_wr_ctrl/N113.co [2] ),
            .I0 (cnt_len[4]),
            .I1 (),
            .I2 (cnt_len[5]),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I2) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:219

    GTP_LUT5CARRY /* \N113.eq_3  */ #(
            .INIT(32'b00000000000000000000010100000101), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N113.eq_3  (
            .COUT (N113),
            .Z (),
            .CIN (\u_test_wr_ctrl/N113.co [4] ),
            .I0 (cnt_len[6]),
            .I1 (),
            .I2 (cnt_len[7]),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I2) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:219

    GTP_LUT5CARRY /* \N115.lt_0  */ #(
            .INIT(32'b11011111000011010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N115.lt_0  (
            .COUT (\u_test_wr_ctrl/N115.co [0] ),
            .Z (),
            .CIN (),
            .I0 (cnt_len[0]),
            .I1 (axi_awlen[0]),
            .I2 (cnt_len[1]),
            .I3 (axi_awlen[1]),
            .I4 (),
            .ID ());
	// LUT = (~I2 & I3) | (I1 & I3) | (~I0 & I3) | (I1 & ~I2) | (~I0 & ~I2) ;
	// CARRY = I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:221

    GTP_LUT5CARRY /* \N115.lt_1  */ #(
            .INIT(32'b11011111000011011001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N115.lt_1  (
            .COUT (\u_test_wr_ctrl/N115.co [2] ),
            .Z (),
            .CIN (\u_test_wr_ctrl/N115.co [0] ),
            .I0 (cnt_len[2]),
            .I1 (axi_awlen[2]),
            .I2 (cnt_len[3]),
            .I3 (axi_awlen[3]),
            .I4 (),
            .ID ());
	// LUT = (~I2 & I3) | (I1 & I3) | (~I0 & I3) | (I1 & ~I2) | (~I0 & ~I2) ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:221

    GTP_LUT5CARRY /* \N115.lt_2  */ #(
            .INIT(32'b00000101000001010000010100000101), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N115.lt_2  (
            .COUT (\u_test_wr_ctrl/N115.co [4] ),
            .Z (),
            .CIN (\u_test_wr_ctrl/N115.co [2] ),
            .I0 (cnt_len[4]),
            .I1 (),
            .I2 (cnt_len[5]),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = (~I0 & ~I2) ;
	// CARRY = (~I0 & ~I2) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:221

    GTP_LUT5CARRY /* \N115.lt_3  */ #(
            .INIT(32'b00000101000001010000010100000101), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N115.lt_3  (
            .COUT (N116),
            .Z (),
            .CIN (\u_test_wr_ctrl/N115.co [4] ),
            .I0 (cnt_len[6]),
            .I1 (),
            .I2 (cnt_len[7]),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = (~I0 & ~I2) ;
	// CARRY = (~I0 & ~I2) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:221

    GTP_LUT5CARRY /* N119_4 */ #(
            .INIT(32'b01010101010101010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N119_4 (
            .COUT (_N419),
            .Z (N119[3]),
            .CIN (),
            .I0 (normal_wr_addr[3]),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0) ;
	// CARRY = I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:224

    GTP_LUT5CARRY /* N119_5 */ #(
            .INIT(32'b01100110011001101000100010001000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N119_5 (
            .COUT (_N420),
            .Z (N119[4]),
            .CIN (_N419),
            .I0 (normal_wr_addr[3]),
            .I1 (normal_wr_addr[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I0 & I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:224

    GTP_LUT5CARRY /* N119_6 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N119_6 (
            .COUT (_N421),
            .Z (N119[5]),
            .CIN (_N420),
            .I0 (),
            .I1 (normal_wr_addr[5]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:224

    GTP_LUT5CARRY /* N119_7 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N119_7 (
            .COUT (_N422),
            .Z (N119[6]),
            .CIN (_N421),
            .I0 (),
            .I1 (normal_wr_addr[6]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:224

    GTP_LUT5CARRY /* N119_8 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N119_8 (
            .COUT (),
            .Z (N119[7]),
            .CIN (_N422),
            .I0 (),
            .I1 (normal_wr_addr[7]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:224

    GTP_LUT5CARRY /* N121_1 */ #(
            .INIT(32'b00010001000100010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N121_1 (
            .COUT (_N449),
            .Z (N368[0]),
            .CIN (),
            .I0 (cnt_len[0]),
            .I1 (N357),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0 & ~I1) ;
	// CARRY = I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:225

    GTP_LUT5CARRY /* N121_2 */ #(
            .INIT(32'b00010010000100100010000000100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N121_2 (
            .COUT (_N450),
            .Z (N368[1]),
            .CIN (_N449),
            .I0 (cnt_len[0]),
            .I1 (N357),
            .I2 (cnt_len[1]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2) | (~I0 & ~I1 & I2) ;
	// CARRY = (I0 & ~I1 & I2) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:225

    GTP_LUT5CARRY /* N121_3 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N121_3 (
            .COUT (_N451),
            .Z (N368[2]),
            .CIN (_N450),
            .I0 (),
            .I1 (cnt_len[2]),
            .I2 (),
            .I3 (N357),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:225

    GTP_LUT5CARRY /* N121_4 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N121_4 (
            .COUT (_N452),
            .Z (N368[3]),
            .CIN (_N451),
            .I0 (),
            .I1 (cnt_len[3]),
            .I2 (),
            .I3 (N357),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:225

    GTP_LUT5CARRY /* N121_5 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N121_5 (
            .COUT (_N453),
            .Z (N368[4]),
            .CIN (_N452),
            .I0 (),
            .I1 (cnt_len[4]),
            .I2 (),
            .I3 (N357),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:225

    GTP_LUT5CARRY /* N121_6 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N121_6 (
            .COUT (_N454),
            .Z (N368[5]),
            .CIN (_N453),
            .I0 (),
            .I1 (cnt_len[5]),
            .I2 (),
            .I3 (N357),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:225

    GTP_LUT5CARRY /* N121_7 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N121_7 (
            .COUT (_N455),
            .Z (N368[6]),
            .CIN (_N454),
            .I0 (),
            .I1 (cnt_len[6]),
            .I2 (),
            .I3 (N357),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:225

    GTP_LUT5CARRY /* N121_8 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N121_8 (
            .COUT (),
            .Z (N368[7]),
            .CIN (_N455),
            .I0 (),
            .I1 (cnt_len[7]),
            .I2 (),
            .I3 (N357),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:225

    GTP_LUT3 /* \N159[3]  */ #(
            .INIT(8'b10101100))
        \N159[3]  (
            .Z (wr_data_0[3]),
            .I0 (init_addr[3]),
            .I1 (normal_wr_addr[3]),
            .I2 (init_start));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:245

    GTP_LUT3 /* \N159[4]  */ #(
            .INIT(8'b10101100))
        \N159[4]  (
            .Z (wr_data_0[4]),
            .I0 (init_addr[4]),
            .I1 (normal_wr_addr[4]),
            .I2 (init_start));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:245

    GTP_LUT3 /* \N159[5]  */ #(
            .INIT(8'b10101100))
        \N159[5]  (
            .Z (wr_data_0[5]),
            .I0 (init_addr[5]),
            .I1 (normal_wr_addr[5]),
            .I2 (init_start));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:245

    GTP_LUT3 /* \N159[6]  */ #(
            .INIT(8'b10101100))
        \N159[6]  (
            .Z (wr_data_0[6]),
            .I0 (init_addr[6]),
            .I1 (normal_wr_addr[6]),
            .I2 (init_start));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:245

    GTP_LUT3 /* \N159[7]  */ #(
            .INIT(8'b11001010))
        \N159[7]  (
            .Z (wr_data_0[7]),
            .I0 (normal_wr_addr[7]),
            .I1 (init_addr[7]),
            .I2 (init_start));
	// LUT = (I0&~I2)|(I1&I2) ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:245

    GTP_LUT5CARRY /* N175_1 */ #(
            .INIT(32'b01000100010001000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N175_1 (
            .COUT (_N458),
            .Z (N380[0]),
            .CIN (),
            .I0 (execute_wr_cnt[0]),
            .I1 (N377),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0 & I1) ;
	// CARRY = I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:258

    GTP_LUT5CARRY /* N175_2 */ #(
            .INIT(32'b01001000010010001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N175_2 (
            .COUT (_N459),
            .Z (N380[1]),
            .CIN (_N458),
            .I0 (execute_wr_cnt[0]),
            .I1 (N377),
            .I2 (execute_wr_cnt[1]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & I1 & ~I2) | (~I0 & I1 & I2) ;
	// CARRY = (I0 & I1 & I2) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:258

    GTP_LUT5CARRY /* N175_3 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N175_3 (
            .COUT (_N460),
            .Z (N380[2]),
            .CIN (_N459),
            .I0 (),
            .I1 (execute_wr_cnt[2]),
            .I2 (),
            .I3 (N377),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:258

    GTP_LUT5CARRY /* N175_4 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N175_4 (
            .COUT (_N461),
            .Z (N380[3]),
            .CIN (_N460),
            .I0 (),
            .I1 (execute_wr_cnt[3]),
            .I2 (),
            .I3 (N377),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:258

    GTP_LUT5CARRY /* N175_5 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N175_5 (
            .COUT (_N462),
            .Z (N380[4]),
            .CIN (_N461),
            .I0 (),
            .I1 (execute_wr_cnt[4]),
            .I2 (),
            .I3 (N377),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:258

    GTP_LUT5CARRY /* N175_6 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N175_6 (
            .COUT (_N463),
            .Z (N380[5]),
            .CIN (_N462),
            .I0 (),
            .I1 (execute_wr_cnt[5]),
            .I2 (),
            .I3 (N377),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:258

    GTP_LUT5CARRY /* N175_7 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N175_7 (
            .COUT (_N464),
            .Z (N380[6]),
            .CIN (_N463),
            .I0 (),
            .I1 (execute_wr_cnt[6]),
            .I2 (),
            .I3 (N377),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:258

    GTP_LUT5CARRY /* N175_8 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N175_8 (
            .COUT (_N465),
            .Z (N380[7]),
            .CIN (_N464),
            .I0 (),
            .I1 (execute_wr_cnt[7]),
            .I2 (),
            .I3 (N377),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:258

    GTP_LUT5CARRY /* N175_9 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N175_9 (
            .COUT (_N466),
            .Z (N380[8]),
            .CIN (_N465),
            .I0 (),
            .I1 (execute_wr_cnt[8]),
            .I2 (),
            .I3 (N377),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:258

    GTP_LUT5CARRY /* N175_10 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N175_10 (
            .COUT (_N467),
            .Z (N380[9]),
            .CIN (_N466),
            .I0 (),
            .I1 (execute_wr_cnt[9]),
            .I2 (),
            .I3 (N377),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:258

    GTP_LUT5CARRY /* N175_11 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N175_11 (
            .COUT (_N468),
            .Z (N380[10]),
            .CIN (_N467),
            .I0 (),
            .I1 (execute_wr_cnt[10]),
            .I2 (),
            .I3 (N377),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:258

    GTP_LUT5CARRY /* N175_12 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N175_12 (
            .COUT (_N469),
            .Z (N380[11]),
            .CIN (_N468),
            .I0 (),
            .I1 (execute_wr_cnt[11]),
            .I2 (),
            .I3 (N377),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:258

    GTP_LUT5CARRY /* N175_13 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N175_13 (
            .COUT (_N470),
            .Z (N380[12]),
            .CIN (_N469),
            .I0 (),
            .I1 (execute_wr_cnt[12]),
            .I2 (),
            .I3 (N377),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:258

    GTP_LUT5CARRY /* N175_14 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N175_14 (
            .COUT (_N471),
            .Z (N380[13]),
            .CIN (_N470),
            .I0 (),
            .I1 (execute_wr_cnt[13]),
            .I2 (),
            .I3 (N377),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:258

    GTP_LUT5CARRY /* N175_15 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N175_15 (
            .COUT (_N472),
            .Z (N380[14]),
            .CIN (_N471),
            .I0 (),
            .I1 (execute_wr_cnt[14]),
            .I2 (),
            .I3 (N377),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:258

    GTP_LUT5CARRY /* N175_16 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N175_16 (
            .COUT (),
            .Z (N380[15]),
            .CIN (_N472),
            .I0 (),
            .I1 (execute_wr_cnt[15]),
            .I2 (),
            .I3 (N377),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:258

    GTP_LUT5CARRY /* \N183.eq_0  */ #(
            .INIT(32'b10010000000010010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N183.eq_0  (
            .COUT (\u_test_wr_ctrl/N183.co [0] ),
            .Z (),
            .CIN (),
            .I0 (req_wr_cnt[0]),
            .I1 (execute_wr_cnt[0]),
            .I2 (req_wr_cnt[1]),
            .I3 (execute_wr_cnt[1]),
            .I4 (),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:266

    GTP_LUT5CARRY /* \N183.eq_1  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N183.eq_1  (
            .COUT (\u_test_wr_ctrl/N183.co [2] ),
            .Z (),
            .CIN (\u_test_wr_ctrl/N183.co [0] ),
            .I0 (req_wr_cnt[2]),
            .I1 (execute_wr_cnt[2]),
            .I2 (req_wr_cnt[3]),
            .I3 (execute_wr_cnt[3]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:266

    GTP_LUT5CARRY /* \N183.eq_2  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N183.eq_2  (
            .COUT (\u_test_wr_ctrl/N183.co [4] ),
            .Z (),
            .CIN (\u_test_wr_ctrl/N183.co [2] ),
            .I0 (req_wr_cnt[4]),
            .I1 (execute_wr_cnt[4]),
            .I2 (req_wr_cnt[5]),
            .I3 (execute_wr_cnt[5]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:266

    GTP_LUT5CARRY /* \N183.eq_3  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N183.eq_3  (
            .COUT (\u_test_wr_ctrl/N183.co [6] ),
            .Z (),
            .CIN (\u_test_wr_ctrl/N183.co [4] ),
            .I0 (req_wr_cnt[6]),
            .I1 (execute_wr_cnt[6]),
            .I2 (req_wr_cnt[7]),
            .I3 (execute_wr_cnt[7]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:266

    GTP_LUT5CARRY /* \N183.eq_4  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N183.eq_4  (
            .COUT (\u_test_wr_ctrl/N183.co [8] ),
            .Z (),
            .CIN (\u_test_wr_ctrl/N183.co [6] ),
            .I0 (req_wr_cnt[8]),
            .I1 (execute_wr_cnt[8]),
            .I2 (req_wr_cnt[9]),
            .I3 (execute_wr_cnt[9]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:266

    GTP_LUT5CARRY /* \N183.eq_5  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N183.eq_5  (
            .COUT (\u_test_wr_ctrl/N183.co [10] ),
            .Z (),
            .CIN (\u_test_wr_ctrl/N183.co [8] ),
            .I0 (req_wr_cnt[10]),
            .I1 (execute_wr_cnt[10]),
            .I2 (req_wr_cnt[11]),
            .I3 (execute_wr_cnt[11]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:266

    GTP_LUT5CARRY /* \N183.eq_6  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N183.eq_6  (
            .COUT (\u_test_wr_ctrl/N183.co [12] ),
            .Z (),
            .CIN (\u_test_wr_ctrl/N183.co [10] ),
            .I0 (req_wr_cnt[12]),
            .I1 (execute_wr_cnt[12]),
            .I2 (req_wr_cnt[13]),
            .I3 (execute_wr_cnt[13]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:266

    GTP_LUT5CARRY /* \N183.eq_7  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N183.eq_7  (
            .COUT (write_finished),
            .Z (),
            .CIN (\u_test_wr_ctrl/N183.co [12] ),
            .I0 (req_wr_cnt[14]),
            .I1 (execute_wr_cnt[14]),
            .I2 (req_wr_cnt[15]),
            .I3 (execute_wr_cnt[15]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:266

    GTP_LUT5CARRY /* N187_1 */ #(
            .INIT(32'b10111011101110110000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N187_1 (
            .COUT (_N475),
            .Z (wr_data_1[0]),
            .CIN (),
            .I0 (init_start),
            .I1 (N119[0]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I1) | (I0) ;
	// CARRY = I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:269

    GTP_LUT5CARRY /* N187_2 */ #(
            .INIT(32'b00010100000101000100000001000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N187_2 (
            .COUT (_N476),
            .Z (wr_data_1[1]),
            .CIN (_N475),
            .I0 (init_start),
            .I1 (N119[0]),
            .I2 (N119[1]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I0 & I1 & ~I2) | (~I0 & ~I1 & I2) ;
	// CARRY = (~I0 & I1 & I2) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:269

    GTP_LUT5CARRY /* N187_3 */ #(
            .INIT(32'b10011001101010100011001100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N187_3 (
            .COUT (_N477),
            .Z (wr_data_1[2]),
            .CIN (_N476),
            .I0 (),
            .I1 (init_start),
            .I2 (),
            .I3 (N119[2]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I3) | (~I0 & ~I1 & I3) | (I0 & I1) ;
	// CARRY = (~I1 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:269

    GTP_LUT5CARRY /* N187_4 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N187_4 (
            .COUT (_N478),
            .Z (wr_data_1[3]),
            .CIN (_N477),
            .I0 (),
            .I1 (wr_data_0[3]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:269

    GTP_LUT5CARRY /* N187_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N187_5 (
            .COUT (_N479),
            .Z (wr_data_1[4]),
            .CIN (_N478),
            .I0 (),
            .I1 (wr_data_0[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:269

    GTP_LUT5CARRY /* N187_6 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N187_6 (
            .COUT (_N480),
            .Z (wr_data_1[5]),
            .CIN (_N479),
            .I0 (),
            .I1 (wr_data_0[5]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:269

    GTP_LUT5CARRY /* N187_7 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N187_7 (
            .COUT (_N481),
            .Z (wr_data_1[6]),
            .CIN (_N480),
            .I0 (),
            .I1 (wr_data_0[6]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:269

    GTP_LUT5CARRY /* N187_8 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N187_8 (
            .COUT (),
            .Z (wr_data_1[7]),
            .CIN (_N481),
            .I0 (),
            .I1 (wr_data_0[7]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:269

    GTP_LUT5CARRY /* N189_2 */ #(
            .INIT(32'b10111011101110110000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N189_2 (
            .COUT (_N484),
            .Z (wr_data_2[1]),
            .CIN (),
            .I0 (init_start),
            .I1 (N119[1]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I1) | (I0) ;
	// CARRY = I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:270

    GTP_LUT5CARRY /* N189_3 */ #(
            .INIT(32'b00010100000101000100000001000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N189_3 (
            .COUT (_N485),
            .Z (wr_data_2[2]),
            .CIN (_N484),
            .I0 (init_start),
            .I1 (N119[1]),
            .I2 (N119[2]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I0 & I1 & ~I2) | (~I0 & ~I1 & I2) ;
	// CARRY = (~I0 & I1 & I2) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:270

    GTP_LUT5CARRY /* N189_4 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N189_4 (
            .COUT (_N486),
            .Z (wr_data_2[3]),
            .CIN (_N485),
            .I0 (),
            .I1 (wr_data_0[3]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:270

    GTP_LUT5CARRY /* N189_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N189_5 (
            .COUT (_N487),
            .Z (wr_data_2[4]),
            .CIN (_N486),
            .I0 (),
            .I1 (wr_data_0[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:270

    GTP_LUT5CARRY /* N189_6 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N189_6 (
            .COUT (_N488),
            .Z (wr_data_2[5]),
            .CIN (_N487),
            .I0 (),
            .I1 (wr_data_0[5]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:270

    GTP_LUT5CARRY /* N189_7 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N189_7 (
            .COUT (_N489),
            .Z (wr_data_2[6]),
            .CIN (_N488),
            .I0 (),
            .I1 (wr_data_0[6]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:270

    GTP_LUT5CARRY /* N189_8 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N189_8 (
            .COUT (),
            .Z (wr_data_2[7]),
            .CIN (_N489),
            .I0 (),
            .I1 (wr_data_0[7]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:270

    GTP_LUT5CARRY /* N191_1 */ #(
            .INIT(32'b10111011101110110000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N191_1 (
            .COUT (_N492),
            .Z (wr_data_3[0]),
            .CIN (),
            .I0 (init_start),
            .I1 (N119[0]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I1) | (I0) ;
	// CARRY = I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:271

    GTP_LUT5CARRY /* N191_2 */ #(
            .INIT(32'b11101011111010110101010001010100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N191_2 (
            .COUT (_N493),
            .Z (wr_data_3[1]),
            .CIN (_N492),
            .I0 (init_start),
            .I1 (N119[0]),
            .I2 (N119[1]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I1 & ~I2) | (I1 & I2) | (I0) ;
	// CARRY = (~I0 & I2) | (~I0 & I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:271

    GTP_LUT5CARRY /* N191_3 */ #(
            .INIT(32'b10011001101010100011001100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N191_3 (
            .COUT (_N494),
            .Z (wr_data_3[2]),
            .CIN (_N493),
            .I0 (),
            .I1 (init_start),
            .I2 (),
            .I3 (N119[2]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I3) | (~I0 & ~I1 & I3) | (I0 & I1) ;
	// CARRY = (~I1 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:271

    GTP_LUT5CARRY /* N191_4 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N191_4 (
            .COUT (_N495),
            .Z (wr_data_3[3]),
            .CIN (_N494),
            .I0 (),
            .I1 (wr_data_0[3]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:271

    GTP_LUT5CARRY /* N191_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N191_5 (
            .COUT (_N496),
            .Z (wr_data_3[4]),
            .CIN (_N495),
            .I0 (),
            .I1 (wr_data_0[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:271

    GTP_LUT5CARRY /* N191_6 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N191_6 (
            .COUT (_N497),
            .Z (wr_data_3[5]),
            .CIN (_N496),
            .I0 (),
            .I1 (wr_data_0[5]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:271

    GTP_LUT5CARRY /* N191_7 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N191_7 (
            .COUT (_N498),
            .Z (wr_data_3[6]),
            .CIN (_N497),
            .I0 (),
            .I1 (wr_data_0[6]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:271

    GTP_LUT5CARRY /* N191_8 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N191_8 (
            .COUT (),
            .Z (wr_data_3[7]),
            .CIN (_N498),
            .I0 (),
            .I1 (wr_data_0[7]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:271

    GTP_LUT5CARRY /* N193_3 */ #(
            .INIT(32'b10111011101110110000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N193_3 (
            .COUT (_N501),
            .Z (wr_data_4[2]),
            .CIN (),
            .I0 (init_start),
            .I1 (N119[2]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I1) | (I0) ;
	// CARRY = I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:272

    GTP_LUT5CARRY /* N193_4 */ #(
            .INIT(32'b10110100101101000100000001000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N193_4 (
            .COUT (_N502),
            .Z (wr_data_4[3]),
            .CIN (_N501),
            .I0 (init_start),
            .I1 (N119[2]),
            .I2 (wr_data_0[3]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I0 & I1 & ~I2) | (~I1 & I2) | (I0 & I2) ;
	// CARRY = (~I0 & I1 & I2) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:272

    GTP_LUT5CARRY /* N193_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N193_5 (
            .COUT (_N503),
            .Z (wr_data_4[4]),
            .CIN (_N502),
            .I0 (),
            .I1 (wr_data_0[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:272

    GTP_LUT5CARRY /* N193_6 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N193_6 (
            .COUT (_N504),
            .Z (wr_data_4[5]),
            .CIN (_N503),
            .I0 (),
            .I1 (wr_data_0[5]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:272

    GTP_LUT5CARRY /* N193_7 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N193_7 (
            .COUT (_N505),
            .Z (wr_data_4[6]),
            .CIN (_N504),
            .I0 (),
            .I1 (wr_data_0[6]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:272

    GTP_LUT5CARRY /* N193_8 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N193_8 (
            .COUT (),
            .Z (wr_data_4[7]),
            .CIN (_N505),
            .I0 (),
            .I1 (wr_data_0[7]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:272

    GTP_LUT5CARRY /* N195_1 */ #(
            .INIT(32'b10111011101110110000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N195_1 (
            .COUT (_N508),
            .Z (wr_data_5[0]),
            .CIN (),
            .I0 (init_start),
            .I1 (N119[0]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I1) | (I0) ;
	// CARRY = I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:273

    GTP_LUT5CARRY /* N195_2 */ #(
            .INIT(32'b00010100000101000100000001000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N195_2 (
            .COUT (_N509),
            .Z (wr_data_5[1]),
            .CIN (_N508),
            .I0 (init_start),
            .I1 (N119[0]),
            .I2 (N119[1]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I0 & I1 & ~I2) | (~I0 & ~I1 & I2) ;
	// CARRY = (~I0 & I1 & I2) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:273

    GTP_LUT5CARRY /* N195_3 */ #(
            .INIT(32'b01100110010101011100110011111111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N195_3 (
            .COUT (_N510),
            .Z (wr_data_5[2]),
            .CIN (_N509),
            .I0 (),
            .I1 (init_start),
            .I2 (),
            .I3 (N119[2]),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0 & ~I3) | (I0 & ~I1 & I3) | (~I0 & I1) ;
	// CARRY = (~I3) | (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:273

    GTP_LUT5CARRY /* N195_4 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N195_4 (
            .COUT (_N511),
            .Z (wr_data_5[3]),
            .CIN (_N510),
            .I0 (),
            .I1 (wr_data_0[3]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:273

    GTP_LUT5CARRY /* N195_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N195_5 (
            .COUT (_N512),
            .Z (wr_data_5[4]),
            .CIN (_N511),
            .I0 (),
            .I1 (wr_data_0[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:273

    GTP_LUT5CARRY /* N195_6 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N195_6 (
            .COUT (_N513),
            .Z (wr_data_5[5]),
            .CIN (_N512),
            .I0 (),
            .I1 (wr_data_0[5]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:273

    GTP_LUT5CARRY /* N195_7 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N195_7 (
            .COUT (_N514),
            .Z (wr_data_5[6]),
            .CIN (_N513),
            .I0 (),
            .I1 (wr_data_0[6]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:273

    GTP_LUT5CARRY /* N195_8 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N195_8 (
            .COUT (),
            .Z (wr_data_5[7]),
            .CIN (_N514),
            .I0 (),
            .I1 (wr_data_0[7]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:273

    GTP_LUT5CARRY /* N197_2 */ #(
            .INIT(32'b10111011101110110000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N197_2 (
            .COUT (_N517),
            .Z (wr_data_6[1]),
            .CIN (),
            .I0 (init_start),
            .I1 (N119[1]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I1) | (I0) ;
	// CARRY = I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:274

    GTP_LUT5CARRY /* N197_3 */ #(
            .INIT(32'b11101011111010110101010001010100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N197_3 (
            .COUT (_N518),
            .Z (wr_data_6[2]),
            .CIN (_N517),
            .I0 (init_start),
            .I1 (N119[1]),
            .I2 (N119[2]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I1 & ~I2) | (I1 & I2) | (I0) ;
	// CARRY = (~I0 & I2) | (~I0 & I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:274

    GTP_LUT5CARRY /* N197_4 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N197_4 (
            .COUT (_N519),
            .Z (wr_data_6[3]),
            .CIN (_N518),
            .I0 (),
            .I1 (wr_data_0[3]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:274

    GTP_LUT5CARRY /* N197_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N197_5 (
            .COUT (_N520),
            .Z (wr_data_6[4]),
            .CIN (_N519),
            .I0 (),
            .I1 (wr_data_0[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:274

    GTP_LUT5CARRY /* N197_6 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N197_6 (
            .COUT (_N521),
            .Z (wr_data_6[5]),
            .CIN (_N520),
            .I0 (),
            .I1 (wr_data_0[5]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:274

    GTP_LUT5CARRY /* N197_7 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N197_7 (
            .COUT (_N522),
            .Z (wr_data_6[6]),
            .CIN (_N521),
            .I0 (),
            .I1 (wr_data_0[6]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:274

    GTP_LUT5CARRY /* N197_8 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N197_8 (
            .COUT (),
            .Z (wr_data_6[7]),
            .CIN (_N522),
            .I0 (),
            .I1 (wr_data_0[7]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:274

    GTP_LUT5CARRY /* N199_1 */ #(
            .INIT(32'b10111011101110110000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N199_1 (
            .COUT (_N525),
            .Z (wr_data_7[0]),
            .CIN (),
            .I0 (init_start),
            .I1 (N119[0]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I1) | (I0) ;
	// CARRY = I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:275

    GTP_LUT5CARRY /* N199_2 */ #(
            .INIT(32'b11101011111010110101010001010100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N199_2 (
            .COUT (_N526),
            .Z (wr_data_7[1]),
            .CIN (_N525),
            .I0 (init_start),
            .I1 (N119[0]),
            .I2 (N119[1]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I1 & ~I2) | (I1 & I2) | (I0) ;
	// CARRY = (~I0 & I2) | (~I0 & I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:275

    GTP_LUT5CARRY /* N199_3 */ #(
            .INIT(32'b01100110010101011100110011111111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N199_3 (
            .COUT (_N527),
            .Z (wr_data_7[2]),
            .CIN (_N526),
            .I0 (),
            .I1 (init_start),
            .I2 (),
            .I3 (N119[2]),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0 & ~I3) | (I0 & ~I1 & I3) | (~I0 & I1) ;
	// CARRY = (~I3) | (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:275

    GTP_LUT5CARRY /* N199_4 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N199_4 (
            .COUT (_N528),
            .Z (wr_data_7[3]),
            .CIN (_N527),
            .I0 (),
            .I1 (wr_data_0[3]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:275

    GTP_LUT5CARRY /* N199_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N199_5 (
            .COUT (_N529),
            .Z (wr_data_7[4]),
            .CIN (_N528),
            .I0 (),
            .I1 (wr_data_0[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:275

    GTP_LUT5CARRY /* N199_6 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N199_6 (
            .COUT (_N530),
            .Z (wr_data_7[5]),
            .CIN (_N529),
            .I0 (),
            .I1 (wr_data_0[5]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:275

    GTP_LUT5CARRY /* N199_7 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N199_7 (
            .COUT (_N531),
            .Z (wr_data_7[6]),
            .CIN (_N530),
            .I0 (),
            .I1 (wr_data_0[6]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:275

    GTP_LUT5CARRY /* N199_8 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N199_8 (
            .COUT (),
            .Z (wr_data_7[7]),
            .CIN (_N531),
            .I0 (),
            .I1 (wr_data_0[7]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:275

    GTP_LUT4 /* N267_43 */ #(
            .INIT(16'b1000000000000000))
        N267_43 (
            .Z (_N1736),
            .I0 (axi_awaddr[13]),
            .I1 (axi_awaddr[12]),
            .I2 (axi_awaddr[11]),
            .I3 (axi_awaddr[14]));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT4 /* N267_44 */ #(
            .INIT(16'b1000000000000000))
        N267_44 (
            .Z (_N1737),
            .I0 (axi_awaddr[17]),
            .I1 (axi_awaddr[16]),
            .I2 (axi_awaddr[15]),
            .I3 (axi_awaddr[18]));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT4 /* N267_46 */ #(
            .INIT(16'b1000000000000000))
        N267_46 (
            .Z (_N1739),
            .I0 (axi_awaddr[25]),
            .I1 (axi_awaddr[24]),
            .I2 (axi_awaddr[23]),
            .I3 (axi_awaddr[26]));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT5 /* N267_49 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N267_49 (
            .Z (_N1742),
            .I0 (axi_awaddr[22]),
            .I1 (axi_awaddr[21]),
            .I2 (axi_awaddr[19]),
            .I3 (axi_awaddr[20]),
            .I4 (_N1737));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N267_51 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N267_51 (
            .Z (_N1744),
            .I0 (_N1736),
            .I1 (axi_awaddr[8]),
            .I2 (axi_awaddr[10]),
            .I3 (axi_awaddr[9]),
            .I4 (_N1742));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N267_52 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N267_52 (
            .Z (N267),
            .I0 (_N1739),
            .I1 (_N1463),
            .I2 (axi_awaddr[27]),
            .I3 (axi_awaddr[28]),
            .I4 (_N1744));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N273 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N273_vname (
            .Z (N273),
            .I0 (_N1463),
            .I1 (axi_awready),
            .I2 (axi_awvalid),
            .I3 (init_start),
            .I4 (_N685));
    // defparam N273_vname.orig_name = N273;
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT3 /* N273_2 */ #(
            .INIT(8'b01000000))
        N273_2 (
            .Z (N373),
            .I0 (init_start),
            .I1 (axi_awvalid),
            .I2 (axi_awready));
	// LUT = ~I0&I1&I2 ;

    GTP_LUT5 /* N279 */ #(
            .INIT(32'b11111111111111110010000000000000))
        N279_vname (
            .Z (N279),
            .I0 (write_finished),
            .I1 (init_start),
            .I2 (state_0),
            .I3 (write_en),
            .I4 (N273));
    // defparam N279_vname.orig_name = N279;
	// LUT = (I4)|(I0&~I1&I2&I3) ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_LUT3 /* \N280[8]  */ #(
            .INIT(8'b10101100))
        \N280[8]  (
            .Z (N280[8]),
            .I0 (N14[8]),
            .I1 (random_rw_addr[7]),
            .I2 (N273));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_LUT3 /* \N280[9]  */ #(
            .INIT(8'b10101100))
        \N280[9]  (
            .Z (N280[9]),
            .I0 (N14[9]),
            .I1 (random_rw_addr[8]),
            .I2 (N273));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_LUT3 /* \N280[10]  */ #(
            .INIT(8'b10101100))
        \N280[10]  (
            .Z (N280[10]),
            .I0 (N14[10]),
            .I1 (random_rw_addr[9]),
            .I2 (N273));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_LUT3 /* \N280[11]  */ #(
            .INIT(8'b10101100))
        \N280[11]  (
            .Z (N280[11]),
            .I0 (N14[11]),
            .I1 (random_rw_addr[10]),
            .I2 (N273));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_LUT3 /* \N280[12]  */ #(
            .INIT(8'b10101100))
        \N280[12]  (
            .Z (N280[12]),
            .I0 (N14[12]),
            .I1 (random_rw_addr[11]),
            .I2 (N273));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_LUT3 /* \N280[13]  */ #(
            .INIT(8'b10101100))
        \N280[13]  (
            .Z (N280[13]),
            .I0 (N14[13]),
            .I1 (random_rw_addr[12]),
            .I2 (N273));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_LUT3 /* \N280[14]  */ #(
            .INIT(8'b10101100))
        \N280[14]  (
            .Z (N280[14]),
            .I0 (N14[14]),
            .I1 (random_rw_addr[13]),
            .I2 (N273));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_LUT3 /* \N280[15]  */ #(
            .INIT(8'b10101100))
        \N280[15]  (
            .Z (N280[15]),
            .I0 (N14[15]),
            .I1 (random_rw_addr[14]),
            .I2 (N273));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_LUT3 /* \N280[16]  */ #(
            .INIT(8'b10101100))
        \N280[16]  (
            .Z (N280[16]),
            .I0 (N14[16]),
            .I1 (random_rw_addr[15]),
            .I2 (N273));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_LUT3 /* \N280[17]  */ #(
            .INIT(8'b10101100))
        \N280[17]  (
            .Z (N280[17]),
            .I0 (N14[17]),
            .I1 (random_rw_addr[16]),
            .I2 (N273));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_LUT3 /* \N280[18]  */ #(
            .INIT(8'b10101100))
        \N280[18]  (
            .Z (N280[18]),
            .I0 (N14[18]),
            .I1 (random_rw_addr[17]),
            .I2 (N273));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_LUT3 /* \N280[19]  */ #(
            .INIT(8'b10101100))
        \N280[19]  (
            .Z (N280[19]),
            .I0 (N14[19]),
            .I1 (random_rw_addr[18]),
            .I2 (N273));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_LUT3 /* \N280[20]  */ #(
            .INIT(8'b10101100))
        \N280[20]  (
            .Z (N280[20]),
            .I0 (N14[20]),
            .I1 (random_rw_addr[19]),
            .I2 (N273));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_LUT3 /* \N280[21]  */ #(
            .INIT(8'b10101100))
        \N280[21]  (
            .Z (N280[21]),
            .I0 (N14[21]),
            .I1 (random_rw_addr[20]),
            .I2 (N273));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_LUT3 /* \N280[22]  */ #(
            .INIT(8'b10101100))
        \N280[22]  (
            .Z (N280[22]),
            .I0 (N14[22]),
            .I1 (random_rw_addr[21]),
            .I2 (N273));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_LUT3 /* \N280[23]  */ #(
            .INIT(8'b10101100))
        \N280[23]  (
            .Z (N280[23]),
            .I0 (N14[23]),
            .I1 (random_rw_addr[22]),
            .I2 (N273));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_LUT3 /* \N280[24]  */ #(
            .INIT(8'b10101100))
        \N280[24]  (
            .Z (N280[24]),
            .I0 (N14[24]),
            .I1 (random_rw_addr[23]),
            .I2 (N273));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_LUT3 /* \N280[25]  */ #(
            .INIT(8'b10101100))
        \N280[25]  (
            .Z (N280[25]),
            .I0 (N14[25]),
            .I1 (random_rw_addr[24]),
            .I2 (N273));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_LUT3 /* \N280[26]  */ #(
            .INIT(8'b10101100))
        \N280[26]  (
            .Z (N280[26]),
            .I0 (N14[26]),
            .I1 (random_rw_addr[25]),
            .I2 (N273));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_LUT3 /* \N280[27]  */ #(
            .INIT(8'b10101100))
        \N280[27]  (
            .Z (N280[27]),
            .I0 (N14[27]),
            .I1 (random_rw_addr[26]),
            .I2 (N273));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_LUT3 /* \N287[0]  */ #(
            .INIT(8'b10101100))
        \N287[0]  (
            .Z (N287[0]),
            .I0 (N16[0]),
            .I1 (random_axi_id[0]),
            .I2 (N273));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_LUT3 /* \N287[1]  */ #(
            .INIT(8'b10101100))
        \N287[1]  (
            .Z (N287[1]),
            .I0 (N16[1]),
            .I1 (random_axi_id[1]),
            .I2 (N273));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_LUT3 /* \N287[2]  */ #(
            .INIT(8'b10101100))
        \N287[2]  (
            .Z (N287[2]),
            .I0 (N16[2]),
            .I1 (random_axi_id[2]),
            .I2 (N273));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_LUT3 /* \N287[3]  */ #(
            .INIT(8'b10101100))
        \N287[3]  (
            .Z (N287[3]),
            .I0 (N16[3]),
            .I1 (random_axi_id[3]),
            .I2 (N273));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_LUT4 /* N288 */ #(
            .INIT(16'b1110101010101010))
        N288_vname (
            .Z (N288),
            .I0 (init_start),
            .I1 (write_en),
            .I2 (state_0),
            .I3 (write_finished));
    // defparam N288_vname.orig_name = N288;
	// LUT = (I0)|(I1&I2&I3) ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_LUT2 /* \N289[0]  */ #(
            .INIT(4'b1110))
        \N289[0]  (
            .Z (N289[0]),
            .I0 (random_axi_len[0]),
            .I1 (init_start));
	// LUT = (I0)|(I1) ;

    GTP_LUT2 /* \N289[1]  */ #(
            .INIT(4'b1110))
        \N289[1]  (
            .Z (N289[1]),
            .I0 (random_axi_len[1]),
            .I1 (init_start));
	// LUT = (I0)|(I1) ;

    GTP_LUT2 /* \N289[2]  */ #(
            .INIT(4'b1110))
        \N289[2]  (
            .Z (N289[2]),
            .I0 (random_axi_len[2]),
            .I1 (init_start));
	// LUT = (I0)|(I1) ;

    GTP_LUT2 /* \N289[3]  */ #(
            .INIT(4'b1110))
        \N289[3]  (
            .Z (N289[3]),
            .I0 (random_axi_len[3]),
            .I1 (init_start));
	// LUT = (I0)|(I1) ;

    GTP_LUT5M /* N305_3 */ #(
            .INIT(32'b11011101010101011111101011111010))
        N305_3 (
            .Z (N305),
            .I0 (N267),
            .I1 (axi_awready),
            .I2 (state_2),
            .I3 (axi_awvalid),
            .I4 (init_start),
            .ID (state_1));

    GTP_LUT5 /* N306_2_3 */ #(
            .INIT(32'b00000000010111110000000000010011))
        N306_2_3 (
            .Z (_N807),
            .I0 (axi_awready),
            .I1 (init_start),
            .I2 (axi_awvalid),
            .I3 (state_2),
            .I4 (N267));
	// LUT = (~I1&~I2&~I3)|(~I2&~I3&I4)|(~I0&~I1&~I3)|(~I0&~I3&I4) ;

    GTP_LUT3 /* N308 */ #(
            .INIT(8'b10000000))
        N308_vname (
            .Z (N308),
            .I0 (state_1),
            .I1 (axi_awvalid),
            .I2 (axi_awready));
    // defparam N308_vname.orig_name = N308;
	// LUT = I0&I1&I2 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:152

    GTP_LUT2 /* N309 */ #(
            .INIT(4'b1000))
        N309_vname (
            .Z (N309),
            .I0 (state_2),
            .I1 (write_finished));
    // defparam N309_vname.orig_name = N309;
	// LUT = I0&I1 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:152

    GTP_LUT5 /* N311_3 */ #(
            .INIT(32'b11101100110011001010000000000000))
        N311_3 (
            .Z (_N1747),
            .I0 (write_finished),
            .I1 (state_1),
            .I2 (state_0),
            .I3 (write_en),
            .I4 (N12));
	// LUT = (I1&I4)|(I0&I2&I3) ;

    GTP_LUT5M /* N313 */ #(
            .INIT(32'b00001110000011100000110000001101))
        N313_vname (
            .Z (N313),
            .I0 (write_finished),
            .I1 (_N1747),
            .I2 (init_start),
            .I3 (state_1),
            .I4 (state_2),
            .ID (state_0));
    // defparam N313_vname.orig_name = N313;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:25

    GTP_LUT3 /* \N326[0]  */ #(
            .INIT(8'b01000000))
        \N326[0]  (
            .Z (N326[96]),
            .I0 (init_start),
            .I1 (N119[0]),
            .I2 (N396));
	// LUT = ~I0&I1&I2 ;

    GTP_LUT3 /* \N326[1]  */ #(
            .INIT(8'b01000000))
        \N326[1]  (
            .Z (N326[65]),
            .I0 (init_start),
            .I1 (N119[1]),
            .I2 (N396));
	// LUT = ~I0&I1&I2 ;

    GTP_LUT3 /* \N326[2]  */ #(
            .INIT(8'b01000000))
        \N326[2]  (
            .Z (N326[2]),
            .I0 (init_start),
            .I1 (N119[2]),
            .I2 (N396));
	// LUT = ~I0&I1&I2 ;

    GTP_LUT4 /* \N326[3]  */ #(
            .INIT(16'b1101100000000000))
        \N326[3]  (
            .Z (N326[3]),
            .I0 (init_start),
            .I1 (init_addr[3]),
            .I2 (normal_wr_addr[3]),
            .I3 (N396));
	// LUT = (~I0&I2&I3)|(I0&I1&I3) ;

    GTP_LUT4 /* \N326[4]  */ #(
            .INIT(16'b1101100000000000))
        \N326[4]  (
            .Z (N326[4]),
            .I0 (init_start),
            .I1 (init_addr[4]),
            .I2 (normal_wr_addr[4]),
            .I3 (N396));
	// LUT = (~I0&I2&I3)|(I0&I1&I3) ;

    GTP_LUT4 /* \N326[5]  */ #(
            .INIT(16'b1101100000000000))
        \N326[5]  (
            .Z (N326[5]),
            .I0 (init_start),
            .I1 (init_addr[5]),
            .I2 (normal_wr_addr[5]),
            .I3 (N396));
	// LUT = (~I0&I2&I3)|(I0&I1&I3) ;

    GTP_LUT4 /* \N326[6]  */ #(
            .INIT(16'b1101100000000000))
        \N326[6]  (
            .Z (N326[6]),
            .I0 (init_start),
            .I1 (init_addr[6]),
            .I2 (normal_wr_addr[6]),
            .I3 (N396));
	// LUT = (~I0&I2&I3)|(I0&I1&I3) ;

    GTP_LUT4 /* \N326[7]  */ #(
            .INIT(16'b1110010000000000))
        \N326[7]  (
            .Z (N326[7]),
            .I0 (init_start),
            .I1 (normal_wr_addr[7]),
            .I2 (init_addr[7]),
            .I3 (N396));
	// LUT = (~I0&I1&I3)|(I0&I2&I3) ;

    GTP_LUT5M /* \N326[16]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[16]  (
            .Z (N326[16]),
            .I0 (N84),
            .I1 (wr_data_1[0]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[17]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[17]  (
            .Z (N326[17]),
            .I0 (N84),
            .I1 (wr_data_1[1]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[18]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[18]  (
            .Z (N326[18]),
            .I0 (N84),
            .I1 (wr_data_1[2]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[19]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[19]  (
            .Z (N326[19]),
            .I0 (N84),
            .I1 (wr_data_1[3]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[20]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[20]  (
            .Z (N326[20]),
            .I0 (N84),
            .I1 (wr_data_1[4]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[21]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[21]  (
            .Z (N326[21]),
            .I0 (N84),
            .I1 (wr_data_1[5]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[22]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[22]  (
            .Z (N326[22]),
            .I0 (N84),
            .I1 (wr_data_1[6]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[23]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[23]  (
            .Z (N326[23]),
            .I0 (N84),
            .I1 (wr_data_1[7]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[33]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[33]  (
            .Z (N326[33]),
            .I0 (N84),
            .I1 (wr_data_2[1]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[34]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[34]  (
            .Z (N326[34]),
            .I0 (N84),
            .I1 (wr_data_2[2]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[35]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[35]  (
            .Z (N326[35]),
            .I0 (N84),
            .I1 (wr_data_2[3]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[36]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[36]  (
            .Z (N326[36]),
            .I0 (N84),
            .I1 (wr_data_2[4]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[37]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[37]  (
            .Z (N326[37]),
            .I0 (N84),
            .I1 (wr_data_2[5]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[38]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[38]  (
            .Z (N326[38]),
            .I0 (N84),
            .I1 (wr_data_2[6]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[39]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[39]  (
            .Z (N326[39]),
            .I0 (N84),
            .I1 (wr_data_2[7]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[48]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[48]  (
            .Z (N326[48]),
            .I0 (N84),
            .I1 (wr_data_3[0]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[49]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[49]  (
            .Z (N326[49]),
            .I0 (N84),
            .I1 (wr_data_3[1]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[50]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[50]  (
            .Z (N326[50]),
            .I0 (N84),
            .I1 (wr_data_3[2]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[51]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[51]  (
            .Z (N326[51]),
            .I0 (N84),
            .I1 (wr_data_3[3]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[52]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[52]  (
            .Z (N326[52]),
            .I0 (N84),
            .I1 (wr_data_3[4]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[53]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[53]  (
            .Z (N326[53]),
            .I0 (N84),
            .I1 (wr_data_3[5]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[54]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[54]  (
            .Z (N326[54]),
            .I0 (N84),
            .I1 (wr_data_3[6]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[55]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[55]  (
            .Z (N326[55]),
            .I0 (N84),
            .I1 (wr_data_3[7]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[66]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[66]  (
            .Z (N326[66]),
            .I0 (N84),
            .I1 (wr_data_4[2]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[67]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[67]  (
            .Z (N326[67]),
            .I0 (N84),
            .I1 (wr_data_4[3]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[68]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[68]  (
            .Z (N326[68]),
            .I0 (N84),
            .I1 (wr_data_4[4]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[69]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[69]  (
            .Z (N326[69]),
            .I0 (N84),
            .I1 (wr_data_4[5]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[70]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[70]  (
            .Z (N326[70]),
            .I0 (N84),
            .I1 (wr_data_4[6]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[71]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[71]  (
            .Z (N326[71]),
            .I0 (N84),
            .I1 (wr_data_4[7]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[80]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[80]  (
            .Z (N326[80]),
            .I0 (N84),
            .I1 (wr_data_5[0]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[81]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[81]  (
            .Z (N326[81]),
            .I0 (N84),
            .I1 (wr_data_5[1]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[82]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[82]  (
            .Z (N326[82]),
            .I0 (N84),
            .I1 (wr_data_5[2]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[83]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[83]  (
            .Z (N326[83]),
            .I0 (N84),
            .I1 (wr_data_5[3]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[84]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[84]  (
            .Z (N326[84]),
            .I0 (N84),
            .I1 (wr_data_5[4]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[85]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[85]  (
            .Z (N326[85]),
            .I0 (N84),
            .I1 (wr_data_5[5]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[86]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[86]  (
            .Z (N326[86]),
            .I0 (N84),
            .I1 (wr_data_5[6]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[87]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[87]  (
            .Z (N326[87]),
            .I0 (N84),
            .I1 (wr_data_5[7]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[97]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[97]  (
            .Z (N326[97]),
            .I0 (N84),
            .I1 (wr_data_6[1]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[98]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[98]  (
            .Z (N326[98]),
            .I0 (N84),
            .I1 (wr_data_6[2]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[99]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[99]  (
            .Z (N326[99]),
            .I0 (N84),
            .I1 (wr_data_6[3]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[100]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[100]  (
            .Z (N326[100]),
            .I0 (N84),
            .I1 (wr_data_6[4]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[101]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[101]  (
            .Z (N326[101]),
            .I0 (N84),
            .I1 (wr_data_6[5]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[102]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[102]  (
            .Z (N326[102]),
            .I0 (N84),
            .I1 (wr_data_6[6]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[103]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[103]  (
            .Z (N326[103]),
            .I0 (N84),
            .I1 (wr_data_6[7]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[112]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[112]  (
            .Z (N326[112]),
            .I0 (N84),
            .I1 (wr_data_7[0]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[113]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[113]  (
            .Z (N326[113]),
            .I0 (N84),
            .I1 (wr_data_7[1]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[114]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[114]  (
            .Z (N326[114]),
            .I0 (N84),
            .I1 (wr_data_7[2]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[115]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[115]  (
            .Z (N326[115]),
            .I0 (N84),
            .I1 (wr_data_7[3]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[116]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[116]  (
            .Z (N326[116]),
            .I0 (N84),
            .I1 (wr_data_7[4]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[117]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[117]  (
            .Z (N326[117]),
            .I0 (N84),
            .I1 (wr_data_7[5]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[118]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[118]  (
            .Z (N326[118]),
            .I0 (N84),
            .I1 (wr_data_7[6]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT5M /* \N326[119]  */ #(
            .INIT(32'b10001000100010000000000010000000))
        \N326[119]  (
            .Z (N326[119]),
            .I0 (N84),
            .I1 (wr_data_7[7]),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (init_start),
            .ID (N116));

    GTP_LUT3 /* N335 */ #(
            .INIT(8'b01110000))
        N335 (
            .Z (_N0),
            .I0 (axi_wready),
            .I1 (axi_wvalid),
            .I2 (N396));
	// LUT = (~I1&I2)|(~I0&I2) ;

    GTP_LUT5 /* N344_1_5 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N344_1_5 (
            .Z (_N804),
            .I0 (init_addr[6]),
            .I1 (init_addr[5]),
            .I2 (init_addr[3]),
            .I3 (init_addr[4]),
            .I4 (N84));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT4 /* N344_2 */ #(
            .INIT(16'b0000100000000000))
        N344_2 (
            .Z (_N806),
            .I0 (N113),
            .I1 (state_2),
            .I2 (state_1),
            .I3 (N116));
	// LUT = I0&I1&~I2&I3 ;

    GTP_MUX2LUT6 N344_3 (
            .Z (N344),
            .I0 (_N806),
            .I1 (_N804),
            .S (init_start));

    GTP_LUT4 /* N349 */ #(
            .INIT(16'b1000000000000000))
        N349_vname (
            .Z (N349),
            .I0 (axi_wready),
            .I1 (init_start),
            .I2 (axi_wvalid),
            .I3 (N84));
    // defparam N349_vname.orig_name = N349;
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT2 /* N357 */ #(
            .INIT(4'b0010))
        N357_vname (
            .Z (N357),
            .I0 (state_1),
            .I1 (init_start));
    // defparam N357_vname.orig_name = N357;
	// LUT = I0&~I1 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:25

    GTP_LUT5 /* N359 */ #(
            .INIT(32'b00110010001100000011000000110000))
        N359_vname (
            .Z (N359),
            .I0 (N116),
            .I1 (init_start),
            .I2 (state_1),
            .I3 (state_2),
            .I4 (N89));
    // defparam N359_vname.orig_name = N359;
	// LUT = (~I1&I2)|(I0&~I1&I3&I4) ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_LUT3 /* \N360[0]  */ #(
            .INIT(8'b10100010))
        \N360[0]  (
            .Z (N360[0]),
            .I0 (N119[0]),
            .I1 (state_1),
            .I2 (init_start));
	// LUT = (I0&~I1)|(I0&I2) ;

    GTP_LUT3 /* \N360[1]  */ #(
            .INIT(8'b10100010))
        \N360[1]  (
            .Z (N360[1]),
            .I0 (N119[1]),
            .I1 (state_1),
            .I2 (init_start));
	// LUT = (I0&~I1)|(I0&I2) ;

    GTP_LUT3 /* \N360[2]  */ #(
            .INIT(8'b10100010))
        \N360[2]  (
            .Z (N360[2]),
            .I0 (N119[2]),
            .I1 (state_1),
            .I2 (init_start));
	// LUT = (I0&~I1)|(I0&I2) ;

    GTP_LUT3 /* \N360[3]  */ #(
            .INIT(8'b10110000))
        \N360[3]  (
            .Z (N360[3]),
            .I0 (init_start),
            .I1 (state_1),
            .I2 (N119[3]));
	// LUT = (~I1&I2)|(I0&I2) ;

    GTP_LUT3 /* \N360[4]  */ #(
            .INIT(8'b10110000))
        \N360[4]  (
            .Z (N360[4]),
            .I0 (init_start),
            .I1 (state_1),
            .I2 (N119[4]));
	// LUT = (~I1&I2)|(I0&I2) ;

    GTP_LUT3 /* \N360[5]  */ #(
            .INIT(8'b10110000))
        \N360[5]  (
            .Z (N360[5]),
            .I0 (init_start),
            .I1 (state_1),
            .I2 (N119[5]));
	// LUT = (~I1&I2)|(I0&I2) ;

    GTP_LUT3 /* \N360[6]  */ #(
            .INIT(8'b10110000))
        \N360[6]  (
            .Z (N360[6]),
            .I0 (init_start),
            .I1 (state_1),
            .I2 (N119[6]));
	// LUT = (~I1&I2)|(I0&I2) ;

    GTP_LUT4 /* \N360[7]  */ #(
            .INIT(16'b1110111101000000))
        \N360[7]  (
            .Z (N360[7]),
            .I0 (init_start),
            .I1 (axi_awaddr[8]),
            .I2 (state_1),
            .I3 (N119[7]));
	// LUT = (~I2&I3)|(I0&I3)|(~I0&I1&I2) ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_LUT3 /* N375 */ #(
            .INIT(8'b11101010))
        N375_vname (
            .Z (N375),
            .I0 (init_start),
            .I1 (axi_awvalid),
            .I2 (axi_awready));
    // defparam N375_vname.orig_name = N375;
	// LUT = (I0)|(I1&I2) ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:247

    GTP_LUT3 /* N379 */ #(
            .INIT(8'b11101010))
        N379_vname (
            .Z (N379),
            .I0 (init_start),
            .I1 (axi_wvalid),
            .I2 (axi_wready));
    // defparam N379_vname.orig_name = N379;
	// LUT = (I0)|(I1&I2) ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:247

    GTP_LUT5 /* N396 */ #(
            .INIT(32'b11001110110011000000001000000000))
        N396_vname (
            .Z (N396),
            .I0 (N116),
            .I1 (init_start),
            .I2 (state_1),
            .I3 (state_2),
            .I4 (N84));
    // defparam N396_vname.orig_name = N396;
	// LUT = (I1&I4)|(I0&~I1&~I2&I3) ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_LUT5CARRY /* N405_0 */ #(
            .INIT(32'b11111111111111110000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        N405_0 (
            .COUT (_N533),
            .Z (),
            .CIN (),
            .I0 (),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:255

    GTP_LUT5CARRY /* N405_1 */ #(
            .INIT(32'b10010110000000000011110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N405_1 (
            .COUT (_N534),
            .Z (N376[0]),
            .CIN (_N533),
            .I0 (),
            .I1 (req_wr_cnt[0]),
            .I2 (axi_awlen[0]),
            .I3 (N373),
            .I4 (axi_awlen[0]),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = (I1 & ~I2 & I3) | (~I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:255

    GTP_LUT5CARRY /* N405_2 */ #(
            .INIT(32'b10010110000000000011110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N405_2 (
            .COUT (_N535),
            .Z (N376[1]),
            .CIN (_N534),
            .I0 (),
            .I1 (req_wr_cnt[1]),
            .I2 (axi_awlen[1]),
            .I3 (N373),
            .I4 (axi_awlen[1]),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = (I1 & ~I2 & I3) | (~I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:255

    GTP_LUT5CARRY /* N405_3 */ #(
            .INIT(32'b10010110000000000011110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N405_3 (
            .COUT (_N536),
            .Z (N376[2]),
            .CIN (_N535),
            .I0 (),
            .I1 (req_wr_cnt[2]),
            .I2 (axi_awlen[2]),
            .I3 (N373),
            .I4 (axi_awlen[2]),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = (I1 & ~I2 & I3) | (~I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:255

    GTP_LUT5CARRY /* N405_4 */ #(
            .INIT(32'b10010110000000000011110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N405_4 (
            .COUT (_N537),
            .Z (N376[3]),
            .CIN (_N536),
            .I0 (),
            .I1 (req_wr_cnt[3]),
            .I2 (axi_awlen[3]),
            .I3 (N373),
            .I4 (axi_awlen[3]),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = (I1 & ~I2 & I3) | (~I1 & I2 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:255

    GTP_LUT5CARRY /* N405_5 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N405_5 (
            .COUT (_N538),
            .Z (N376[4]),
            .CIN (_N537),
            .I0 (),
            .I1 (req_wr_cnt[4]),
            .I2 (),
            .I3 (N373),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:255

    GTP_LUT5CARRY /* N405_6 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N405_6 (
            .COUT (_N539),
            .Z (N376[5]),
            .CIN (_N538),
            .I0 (),
            .I1 (req_wr_cnt[5]),
            .I2 (),
            .I3 (N373),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:255

    GTP_LUT5CARRY /* N405_7 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N405_7 (
            .COUT (_N540),
            .Z (N376[6]),
            .CIN (_N539),
            .I0 (),
            .I1 (req_wr_cnt[6]),
            .I2 (),
            .I3 (N373),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:255

    GTP_LUT5CARRY /* N405_8 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N405_8 (
            .COUT (_N541),
            .Z (N376[7]),
            .CIN (_N540),
            .I0 (),
            .I1 (req_wr_cnt[7]),
            .I2 (),
            .I3 (N373),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:255

    GTP_LUT5CARRY /* N405_9 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N405_9 (
            .COUT (_N542),
            .Z (N376[8]),
            .CIN (_N541),
            .I0 (),
            .I1 (req_wr_cnt[8]),
            .I2 (),
            .I3 (N373),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:255

    GTP_LUT5CARRY /* N405_10 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N405_10 (
            .COUT (_N543),
            .Z (N376[9]),
            .CIN (_N542),
            .I0 (),
            .I1 (req_wr_cnt[9]),
            .I2 (),
            .I3 (N373),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:255

    GTP_LUT5CARRY /* N405_11 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N405_11 (
            .COUT (_N544),
            .Z (N376[10]),
            .CIN (_N543),
            .I0 (),
            .I1 (req_wr_cnt[10]),
            .I2 (),
            .I3 (N373),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:255

    GTP_LUT5CARRY /* N405_12 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N405_12 (
            .COUT (_N545),
            .Z (N376[11]),
            .CIN (_N544),
            .I0 (),
            .I1 (req_wr_cnt[11]),
            .I2 (),
            .I3 (N373),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:255

    GTP_LUT5CARRY /* N405_13 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N405_13 (
            .COUT (_N546),
            .Z (N376[12]),
            .CIN (_N545),
            .I0 (),
            .I1 (req_wr_cnt[12]),
            .I2 (),
            .I3 (N373),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:255

    GTP_LUT5CARRY /* N405_14 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N405_14 (
            .COUT (_N547),
            .Z (N376[13]),
            .CIN (_N546),
            .I0 (),
            .I1 (req_wr_cnt[13]),
            .I2 (),
            .I3 (N373),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:255

    GTP_LUT5CARRY /* N405_15 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N405_15 (
            .COUT (_N548),
            .Z (N376[14]),
            .CIN (_N547),
            .I0 (),
            .I1 (req_wr_cnt[14]),
            .I2 (),
            .I3 (N373),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:255

    GTP_LUT5CARRY /* N405_16 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N405_16 (
            .COUT (),
            .Z (N376[15]),
            .CIN (_N548),
            .I0 (),
            .I1 (req_wr_cnt[15]),
            .I2 (),
            .I3 (N373),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:255

    GTP_DFF_CE /* \axi_awaddr[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awaddr[8]  (
            .Q (axi_awaddr[8]),
            .C (N0_0),
            .CE (N279),
            .CLK (clk),
            .D (N280[8]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_DFF_CE /* \axi_awaddr[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awaddr[9]  (
            .Q (axi_awaddr[9]),
            .C (N0_0),
            .CE (N279),
            .CLK (clk),
            .D (N280[9]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_DFF_CE /* \axi_awaddr[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awaddr[10]  (
            .Q (axi_awaddr[10]),
            .C (N0_0),
            .CE (N279),
            .CLK (clk),
            .D (N280[10]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_DFF_CE /* \axi_awaddr[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awaddr[11]  (
            .Q (axi_awaddr[11]),
            .C (N0_0),
            .CE (N279),
            .CLK (clk),
            .D (N280[11]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_DFF_CE /* \axi_awaddr[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awaddr[12]  (
            .Q (axi_awaddr[12]),
            .C (N0_0),
            .CE (N279),
            .CLK (clk),
            .D (N280[12]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_DFF_CE /* \axi_awaddr[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awaddr[13]  (
            .Q (axi_awaddr[13]),
            .C (N0_0),
            .CE (N279),
            .CLK (clk),
            .D (N280[13]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_DFF_CE /* \axi_awaddr[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awaddr[14]  (
            .Q (axi_awaddr[14]),
            .C (N0_0),
            .CE (N279),
            .CLK (clk),
            .D (N280[14]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_DFF_CE /* \axi_awaddr[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awaddr[15]  (
            .Q (axi_awaddr[15]),
            .C (N0_0),
            .CE (N279),
            .CLK (clk),
            .D (N280[15]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_DFF_CE /* \axi_awaddr[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awaddr[16]  (
            .Q (axi_awaddr[16]),
            .C (N0_0),
            .CE (N279),
            .CLK (clk),
            .D (N280[16]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_DFF_CE /* \axi_awaddr[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awaddr[17]  (
            .Q (axi_awaddr[17]),
            .C (N0_0),
            .CE (N279),
            .CLK (clk),
            .D (N280[17]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_DFF_CE /* \axi_awaddr[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awaddr[18]  (
            .Q (axi_awaddr[18]),
            .C (N0_0),
            .CE (N279),
            .CLK (clk),
            .D (N280[18]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_DFF_CE /* \axi_awaddr[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awaddr[19]  (
            .Q (axi_awaddr[19]),
            .C (N0_0),
            .CE (N279),
            .CLK (clk),
            .D (N280[19]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_DFF_CE /* \axi_awaddr[20]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awaddr[20]  (
            .Q (axi_awaddr[20]),
            .C (N0_0),
            .CE (N279),
            .CLK (clk),
            .D (N280[20]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_DFF_CE /* \axi_awaddr[21]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awaddr[21]  (
            .Q (axi_awaddr[21]),
            .C (N0_0),
            .CE (N279),
            .CLK (clk),
            .D (N280[21]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_DFF_CE /* \axi_awaddr[22]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awaddr[22]  (
            .Q (axi_awaddr[22]),
            .C (N0_0),
            .CE (N279),
            .CLK (clk),
            .D (N280[22]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_DFF_CE /* \axi_awaddr[23]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awaddr[23]  (
            .Q (axi_awaddr[23]),
            .C (N0_0),
            .CE (N279),
            .CLK (clk),
            .D (N280[23]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_DFF_CE /* \axi_awaddr[24]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awaddr[24]  (
            .Q (axi_awaddr[24]),
            .C (N0_0),
            .CE (N279),
            .CLK (clk),
            .D (N280[24]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_DFF_CE /* \axi_awaddr[25]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awaddr[25]  (
            .Q (axi_awaddr[25]),
            .C (N0_0),
            .CE (N279),
            .CLK (clk),
            .D (N280[25]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_DFF_CE /* \axi_awaddr[26]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awaddr[26]  (
            .Q (axi_awaddr[26]),
            .C (N0_0),
            .CE (N279),
            .CLK (clk),
            .D (N280[26]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_DFF_CE /* \axi_awaddr[27]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awaddr[27]  (
            .Q (axi_awaddr[27]),
            .C (N0_0),
            .CE (N279),
            .CLK (clk),
            .D (N280[27]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_DFF_CE /* \axi_awaddr[28]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awaddr[28]  (
            .Q (axi_awaddr[28]),
            .C (N0_0),
            .CE (N279),
            .CLK (clk),
            .D (_N1160));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_DFF_CE /* \axi_awaddr[29]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awaddr[29]  (
            .Q (axi_awaddr[29]),
            .C (N0_0),
            .CE (N279),
            .CLK (clk),
            .D (_N1162));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_DFF_CE /* \axi_awaddr[30]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awaddr[30]  (
            .Q (axi_awaddr[30]),
            .C (N0_0),
            .CE (N279),
            .CLK (clk),
            .D (_N1164));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_LUT2 /* \axi_awaddr[31:0]_8  */ #(
            .INIT(4'b1000))
        \axi_awaddr[31:0]_8  (
            .Z (_N1160),
            .I0 (init_start),
            .I1 (N14[28]));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \axi_awaddr[31:0]_9  */ #(
            .INIT(4'b1000))
        \axi_awaddr[31:0]_9  (
            .Z (_N1162),
            .I0 (init_start),
            .I1 (N14[29]));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \axi_awaddr[31:0]_10  */ #(
            .INIT(4'b1000))
        \axi_awaddr[31:0]_10  (
            .Z (_N1164),
            .I0 (init_start),
            .I1 (N14[30]));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \axi_awaddr[31:0]_11  */ #(
            .INIT(4'b1000))
        \axi_awaddr[31:0]_11  (
            .Z (_N1166),
            .I0 (init_start),
            .I1 (N14[31]));
	// LUT = I0&I1 ;

    GTP_DFF_CE /* \axi_awaddr[31]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awaddr[31]  (
            .Q (axi_awaddr[31]),
            .C (N0_0),
            .CE (N279),
            .CLK (clk),
            .D (_N1166));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_DFF_CE /* \axi_awid[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awid[0]  (
            .Q (axi_awid[0]),
            .C (N0_0),
            .CE (N279),
            .CLK (clk),
            .D (N287[0]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_DFF_CE /* \axi_awid[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awid[1]  (
            .Q (axi_awid[1]),
            .C (N0_0),
            .CE (N279),
            .CLK (clk),
            .D (N287[1]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_DFF_CE /* \axi_awid[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awid[2]  (
            .Q (axi_awid[2]),
            .C (N0_0),
            .CE (N279),
            .CLK (clk),
            .D (N287[2]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_DFF_CE /* \axi_awid[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awid[3]  (
            .Q (axi_awid[3]),
            .C (N0_0),
            .CE (N279),
            .CLK (clk),
            .D (N287[3]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_DFF_CE /* \axi_awid[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awid[4]  (
            .Q (axi_awid[4]),
            .C (N0_0),
            .CE (N279),
            .CLK (clk),
            .D (_N1188));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_DFF_CE /* \axi_awid[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awid[5]  (
            .Q (axi_awid[5]),
            .C (N0_0),
            .CE (N279),
            .CLK (clk),
            .D (_N1190));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_DFF_CE /* \axi_awid[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awid[6]  (
            .Q (axi_awid[6]),
            .C (N0_0),
            .CE (N279),
            .CLK (clk),
            .D (_N1192));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_LUT2 /* \axi_awid[7:0]_0  */ #(
            .INIT(4'b1000))
        \axi_awid[7:0]_0  (
            .Z (_N1188),
            .I0 (init_start),
            .I1 (N16[4]));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \axi_awid[7:0]_1  */ #(
            .INIT(4'b1000))
        \axi_awid[7:0]_1  (
            .Z (_N1190),
            .I0 (init_start),
            .I1 (N16[5]));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \axi_awid[7:0]_2  */ #(
            .INIT(4'b1000))
        \axi_awid[7:0]_2  (
            .Z (_N1192),
            .I0 (init_start),
            .I1 (N16[6]));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \axi_awid[7:0]_3  */ #(
            .INIT(4'b1000))
        \axi_awid[7:0]_3  (
            .Z (_N1194),
            .I0 (init_start),
            .I1 (N16[7]));
	// LUT = I0&I1 ;

    GTP_DFF_CE /* \axi_awid[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awid[7]  (
            .Q (axi_awid[7]),
            .C (N0_0),
            .CE (N279),
            .CLK (clk),
            .D (_N1194));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_DFF_CE /* \axi_awlen[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awlen[0]  (
            .Q (axi_awlen[0]),
            .C (N0_0),
            .CE (N288),
            .CLK (clk),
            .D (N289[0]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_DFF_CE /* \axi_awlen[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awlen[1]  (
            .Q (axi_awlen[1]),
            .C (N0_0),
            .CE (N288),
            .CLK (clk),
            .D (N289[1]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_DFF_CE /* \axi_awlen[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awlen[2]  (
            .Q (axi_awlen[2]),
            .C (N0_0),
            .CE (N288),
            .CLK (clk),
            .D (N289[2]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_DFF_CE /* \axi_awlen[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awlen[3]  (
            .Q (axi_awlen[3]),
            .C (N0_0),
            .CE (N288),
            .CLK (clk),
            .D (N289[3]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_DFF_C /* axi_awvalid */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        axi_awvalid_vname (
            .Q (axi_awvalid),
            .C (N0_0),
            .CLK (clk),
            .D (_N1675));
    // defparam axi_awvalid_vname.orig_name = axi_awvalid;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_LUT5M /* \axi_awvalid_ce_mux[0]  */ #(
            .INIT(32'b11101010101010101010101010101010))
        \axi_awvalid_ce_mux[0]  (
            .Z (_N1675),
            .I0 (_N807),
            .I1 (_N685),
            .I2 (_N1463),
            .I3 (init_start),
            .I4 (N305),
            .ID (axi_awvalid));

    GTP_DFF_C /* \axi_wdata[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[0]  (
            .Q (axi_wdata[96]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[96]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[1]  (
            .Q (axi_wdata[65]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[65]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[2]  (
            .Q (axi_wdata[2]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[2]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[3]  (
            .Q (axi_wdata[3]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[3]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[4]  (
            .Q (axi_wdata[4]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[4]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[5]  (
            .Q (axi_wdata[5]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[5]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[6]  (
            .Q (axi_wdata[6]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[6]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[7]  (
            .Q (axi_wdata[7]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[7]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[16]  (
            .Q (axi_wdata[16]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[16]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[17]  (
            .Q (axi_wdata[17]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[17]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[18]  (
            .Q (axi_wdata[18]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[18]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[19]  (
            .Q (axi_wdata[19]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[19]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[20]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[20]  (
            .Q (axi_wdata[20]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[20]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[21]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[21]  (
            .Q (axi_wdata[21]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[21]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[22]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[22]  (
            .Q (axi_wdata[22]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[22]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[23]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[23]  (
            .Q (axi_wdata[23]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[23]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[33]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[33]  (
            .Q (axi_wdata[33]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[33]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[34]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[34]  (
            .Q (axi_wdata[34]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[34]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[35]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[35]  (
            .Q (axi_wdata[35]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[35]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[36]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[36]  (
            .Q (axi_wdata[36]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[36]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[37]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[37]  (
            .Q (axi_wdata[37]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[37]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[38]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[38]  (
            .Q (axi_wdata[38]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[38]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[39]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[39]  (
            .Q (axi_wdata[39]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[39]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[48]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[48]  (
            .Q (axi_wdata[48]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[48]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[49]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[49]  (
            .Q (axi_wdata[49]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[49]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[50]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[50]  (
            .Q (axi_wdata[50]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[50]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[51]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[51]  (
            .Q (axi_wdata[51]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[51]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[52]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[52]  (
            .Q (axi_wdata[52]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[52]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[53]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[53]  (
            .Q (axi_wdata[53]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[53]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[54]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[54]  (
            .Q (axi_wdata[54]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[54]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[55]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[55]  (
            .Q (axi_wdata[55]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[55]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[66]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[66]  (
            .Q (axi_wdata[66]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[66]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[67]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[67]  (
            .Q (axi_wdata[67]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[67]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[68]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[68]  (
            .Q (axi_wdata[68]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[68]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[69]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[69]  (
            .Q (axi_wdata[69]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[69]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[70]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[70]  (
            .Q (axi_wdata[70]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[70]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[71]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[71]  (
            .Q (axi_wdata[71]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[71]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[80]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[80]  (
            .Q (axi_wdata[80]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[80]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[81]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[81]  (
            .Q (axi_wdata[81]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[81]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[82]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[82]  (
            .Q (axi_wdata[82]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[82]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[83]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[83]  (
            .Q (axi_wdata[83]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[83]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[84]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[84]  (
            .Q (axi_wdata[84]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[84]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[85]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[85]  (
            .Q (axi_wdata[85]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[85]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[86]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[86]  (
            .Q (axi_wdata[86]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[86]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[87]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[87]  (
            .Q (axi_wdata[87]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[87]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[97]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[97]  (
            .Q (axi_wdata[97]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[97]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[98]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[98]  (
            .Q (axi_wdata[98]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[98]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[99]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[99]  (
            .Q (axi_wdata[99]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[99]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[100]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[100]  (
            .Q (axi_wdata[100]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[100]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[101]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[101]  (
            .Q (axi_wdata[101]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[101]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[102]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[102]  (
            .Q (axi_wdata[102]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[102]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[103]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[103]  (
            .Q (axi_wdata[103]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[103]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[112]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[112]  (
            .Q (axi_wdata[112]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[112]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[113]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[113]  (
            .Q (axi_wdata[113]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[113]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[114]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[114]  (
            .Q (axi_wdata[114]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[114]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[115]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[115]  (
            .Q (axi_wdata[115]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[115]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[116]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[116]  (
            .Q (axi_wdata[116]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[116]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[117]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[117]  (
            .Q (axi_wdata[117]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[117]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[118]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[118]  (
            .Q (axi_wdata[118]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[118]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* \axi_wdata[119]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[119]  (
            .Q (axi_wdata[119]),
            .C (N0_0),
            .CLK (clk),
            .D (N326[119]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* axi_wlast */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        axi_wlast_vname (
            .Q (axi_wlast),
            .C (N0_0),
            .CLK (clk),
            .D (N344));
    // defparam axi_wlast_vname.orig_name = axi_wlast;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* axi_wvalid */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        axi_wvalid_vname (
            .Q (axi_wvalid),
            .C (N0_0),
            .CLK (clk),
            .D (_N0));
    // defparam axi_wvalid_vname.orig_name = axi_wvalid;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_CE /* \cnt_len[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_len[0]  (
            .Q (cnt_len[0]),
            .C (N0_0),
            .CE (N359),
            .CLK (clk),
            .D (N368[0]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_CE /* \cnt_len[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_len[1]  (
            .Q (cnt_len[1]),
            .C (N0_0),
            .CE (N359),
            .CLK (clk),
            .D (N368[1]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_CE /* \cnt_len[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_len[2]  (
            .Q (cnt_len[2]),
            .C (N0_0),
            .CE (N359),
            .CLK (clk),
            .D (N368[2]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_CE /* \cnt_len[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_len[3]  (
            .Q (cnt_len[3]),
            .C (N0_0),
            .CE (N359),
            .CLK (clk),
            .D (N368[3]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_CE /* \cnt_len[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_len[4]  (
            .Q (cnt_len[4]),
            .C (N0_0),
            .CE (N359),
            .CLK (clk),
            .D (N368[4]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_CE /* \cnt_len[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_len[5]  (
            .Q (cnt_len[5]),
            .C (N0_0),
            .CE (N359),
            .CLK (clk),
            .D (N368[5]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_CE /* \cnt_len[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_len[6]  (
            .Q (cnt_len[6]),
            .C (N0_0),
            .CE (N359),
            .CLK (clk),
            .D (N368[6]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_CE /* \cnt_len[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_len[7]  (
            .Q (cnt_len[7]),
            .C (N0_0),
            .CE (N359),
            .CLK (clk),
            .D (N368[7]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_CE /* \execute_wr_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \execute_wr_cnt[0]  (
            .Q (execute_wr_cnt[0]),
            .C (N0_0),
            .CE (N379),
            .CLK (clk),
            .D (N380[0]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:247

    GTP_DFF_CE /* \execute_wr_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \execute_wr_cnt[1]  (
            .Q (execute_wr_cnt[1]),
            .C (N0_0),
            .CE (N379),
            .CLK (clk),
            .D (N380[1]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:247

    GTP_DFF_CE /* \execute_wr_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \execute_wr_cnt[2]  (
            .Q (execute_wr_cnt[2]),
            .C (N0_0),
            .CE (N379),
            .CLK (clk),
            .D (N380[2]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:247

    GTP_DFF_CE /* \execute_wr_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \execute_wr_cnt[3]  (
            .Q (execute_wr_cnt[3]),
            .C (N0_0),
            .CE (N379),
            .CLK (clk),
            .D (N380[3]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:247

    GTP_DFF_CE /* \execute_wr_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \execute_wr_cnt[4]  (
            .Q (execute_wr_cnt[4]),
            .C (N0_0),
            .CE (N379),
            .CLK (clk),
            .D (N380[4]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:247

    GTP_DFF_CE /* \execute_wr_cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \execute_wr_cnt[5]  (
            .Q (execute_wr_cnt[5]),
            .C (N0_0),
            .CE (N379),
            .CLK (clk),
            .D (N380[5]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:247

    GTP_DFF_CE /* \execute_wr_cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \execute_wr_cnt[6]  (
            .Q (execute_wr_cnt[6]),
            .C (N0_0),
            .CE (N379),
            .CLK (clk),
            .D (N380[6]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:247

    GTP_DFF_CE /* \execute_wr_cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \execute_wr_cnt[7]  (
            .Q (execute_wr_cnt[7]),
            .C (N0_0),
            .CE (N379),
            .CLK (clk),
            .D (N380[7]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:247

    GTP_DFF_CE /* \execute_wr_cnt[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \execute_wr_cnt[8]  (
            .Q (execute_wr_cnt[8]),
            .C (N0_0),
            .CE (N379),
            .CLK (clk),
            .D (N380[8]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:247

    GTP_DFF_CE /* \execute_wr_cnt[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \execute_wr_cnt[9]  (
            .Q (execute_wr_cnt[9]),
            .C (N0_0),
            .CE (N379),
            .CLK (clk),
            .D (N380[9]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:247

    GTP_DFF_CE /* \execute_wr_cnt[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \execute_wr_cnt[10]  (
            .Q (execute_wr_cnt[10]),
            .C (N0_0),
            .CE (N379),
            .CLK (clk),
            .D (N380[10]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:247

    GTP_DFF_CE /* \execute_wr_cnt[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \execute_wr_cnt[11]  (
            .Q (execute_wr_cnt[11]),
            .C (N0_0),
            .CE (N379),
            .CLK (clk),
            .D (N380[11]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:247

    GTP_DFF_CE /* \execute_wr_cnt[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \execute_wr_cnt[12]  (
            .Q (execute_wr_cnt[12]),
            .C (N0_0),
            .CE (N379),
            .CLK (clk),
            .D (N380[12]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:247

    GTP_DFF_CE /* \execute_wr_cnt[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \execute_wr_cnt[13]  (
            .Q (execute_wr_cnt[13]),
            .C (N0_0),
            .CE (N379),
            .CLK (clk),
            .D (N380[13]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:247

    GTP_DFF_CE /* \execute_wr_cnt[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \execute_wr_cnt[14]  (
            .Q (execute_wr_cnt[14]),
            .C (N0_0),
            .CE (N379),
            .CLK (clk),
            .D (N380[14]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:247

    GTP_DFF_CE /* \execute_wr_cnt[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \execute_wr_cnt[15]  (
            .Q (execute_wr_cnt[15]),
            .C (N0_0),
            .CE (N379),
            .CLK (clk),
            .D (N380[15]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:247

    GTP_DFF_CE /* \init_addr[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \init_addr[3]  (
            .Q (init_addr[3]),
            .C (N0_0),
            .CE (N349),
            .CLK (clk),
            .D (N91[3]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_CE /* \init_addr[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \init_addr[4]  (
            .Q (init_addr[4]),
            .C (N0_0),
            .CE (N349),
            .CLK (clk),
            .D (N91[4]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_CE /* \init_addr[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \init_addr[5]  (
            .Q (init_addr[5]),
            .C (N0_0),
            .CE (N349),
            .CLK (clk),
            .D (N91[5]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_CE /* \init_addr[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \init_addr[6]  (
            .Q (init_addr[6]),
            .C (N0_0),
            .CE (N349),
            .CLK (clk),
            .D (N91[6]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_CE /* \init_addr[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \init_addr[7]  (
            .Q (init_addr[7]),
            .C (N0_0),
            .CE (N349),
            .CLK (clk),
            .D (N91[7]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_CE /* \init_addr[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \init_addr[8]  (
            .Q (init_addr[8]),
            .C (N0_0),
            .CE (N349),
            .CLK (clk),
            .D (N91[8]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_CE /* \init_addr[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \init_addr[9]  (
            .Q (init_addr[9]),
            .C (N0_0),
            .CE (N349),
            .CLK (clk),
            .D (N91[9]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_CE /* \init_addr[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \init_addr[10]  (
            .Q (init_addr[10]),
            .C (N0_0),
            .CE (N349),
            .CLK (clk),
            .D (N91[10]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_CE /* \init_addr[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \init_addr[11]  (
            .Q (init_addr[11]),
            .C (N0_0),
            .CE (N349),
            .CLK (clk),
            .D (N91[11]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_CE /* \init_addr[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \init_addr[12]  (
            .Q (init_addr[12]),
            .C (N0_0),
            .CE (N349),
            .CLK (clk),
            .D (N91[12]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_CE /* \init_addr[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \init_addr[13]  (
            .Q (init_addr[13]),
            .C (N0_0),
            .CE (N349),
            .CLK (clk),
            .D (N91[13]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_CE /* \init_addr[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \init_addr[14]  (
            .Q (init_addr[14]),
            .C (N0_0),
            .CE (N349),
            .CLK (clk),
            .D (N91[14]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_CE /* \init_addr[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \init_addr[15]  (
            .Q (init_addr[15]),
            .C (N0_0),
            .CE (N349),
            .CLK (clk),
            .D (N91[15]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_CE /* \init_addr[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \init_addr[16]  (
            .Q (init_addr[16]),
            .C (N0_0),
            .CE (N349),
            .CLK (clk),
            .D (N91[16]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_CE /* \init_addr[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \init_addr[17]  (
            .Q (init_addr[17]),
            .C (N0_0),
            .CE (N349),
            .CLK (clk),
            .D (N91[17]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_CE /* \init_addr[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \init_addr[18]  (
            .Q (init_addr[18]),
            .C (N0_0),
            .CE (N349),
            .CLK (clk),
            .D (N91[18]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_CE /* \init_addr[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \init_addr[19]  (
            .Q (init_addr[19]),
            .C (N0_0),
            .CE (N349),
            .CLK (clk),
            .D (N91[19]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_CE /* \init_addr[20]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \init_addr[20]  (
            .Q (init_addr[20]),
            .C (N0_0),
            .CE (N349),
            .CLK (clk),
            .D (N91[20]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_CE /* \init_addr[21]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \init_addr[21]  (
            .Q (init_addr[21]),
            .C (N0_0),
            .CE (N349),
            .CLK (clk),
            .D (N91[21]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_CE /* \init_addr[22]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \init_addr[22]  (
            .Q (init_addr[22]),
            .C (N0_0),
            .CE (N349),
            .CLK (clk),
            .D (N91[22]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_CE /* \init_addr[23]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \init_addr[23]  (
            .Q (init_addr[23]),
            .C (N0_0),
            .CE (N349),
            .CLK (clk),
            .D (N91[23]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_CE /* \init_addr[24]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \init_addr[24]  (
            .Q (init_addr[24]),
            .C (N0_0),
            .CE (N349),
            .CLK (clk),
            .D (N91[24]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_CE /* \init_addr[25]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \init_addr[25]  (
            .Q (init_addr[25]),
            .C (N0_0),
            .CE (N349),
            .CLK (clk),
            .D (N91[25]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_CE /* \init_addr[26]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \init_addr[26]  (
            .Q (init_addr[26]),
            .C (N0_0),
            .CE (N349),
            .CLK (clk),
            .D (N91[26]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_CE /* \init_addr[27]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \init_addr[27]  (
            .Q (init_addr[27]),
            .C (N0_0),
            .CE (N349),
            .CLK (clk),
            .D (N91[27]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_CE /* \init_addr[28]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \init_addr[28]  (
            .Q (init_addr[28]),
            .C (N0_0),
            .CE (N349),
            .CLK (clk),
            .D (N91[28]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_CE /* \init_addr[29]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \init_addr[29]  (
            .Q (init_addr[29]),
            .C (N0_0),
            .CE (N349),
            .CLK (clk),
            .D (N91[29]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_CE /* \init_addr[30]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \init_addr[30]  (
            .Q (init_addr[30]),
            .C (N0_0),
            .CE (N349),
            .CLK (clk),
            .D (N91[30]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_CE /* \init_addr[31]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \init_addr[31]  (
            .Q (init_addr[31]),
            .C (N0_0),
            .CE (N349),
            .CLK (clk),
            .D (N91[31]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_C /* init_done */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        init_done_vname (
            .Q (init_done),
            .C (N0_0),
            .CLK (clk),
            .D (_N1687));
    // defparam init_done_vname.orig_name = init_done;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_LUT3 /* \init_done_ce_mux[0]  */ #(
            .INIT(8'b11001110))
        \init_done_ce_mux[0]  (
            .Z (_N1687),
            .I0 (init_start),
            .I1 (init_done),
            .I2 (N84));
	// LUT = (I1)|(I0&~I2) ;

    GTP_DFF_CE /* \normal_wr_addr[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \normal_wr_addr[0]  (
            .Q (N119[0]),
            .C (N0_0),
            .CE (N359),
            .CLK (clk),
            .D (N360[0]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_CE /* \normal_wr_addr[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \normal_wr_addr[1]  (
            .Q (N119[1]),
            .C (N0_0),
            .CE (N359),
            .CLK (clk),
            .D (N360[1]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_CE /* \normal_wr_addr[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \normal_wr_addr[2]  (
            .Q (N119[2]),
            .C (N0_0),
            .CE (N359),
            .CLK (clk),
            .D (N360[2]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_CE /* \normal_wr_addr[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \normal_wr_addr[3]  (
            .Q (normal_wr_addr[3]),
            .C (N0_0),
            .CE (N359),
            .CLK (clk),
            .D (N360[3]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_CE /* \normal_wr_addr[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \normal_wr_addr[4]  (
            .Q (normal_wr_addr[4]),
            .C (N0_0),
            .CE (N359),
            .CLK (clk),
            .D (N360[4]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_CE /* \normal_wr_addr[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \normal_wr_addr[5]  (
            .Q (normal_wr_addr[5]),
            .C (N0_0),
            .CE (N359),
            .CLK (clk),
            .D (N360[5]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_CE /* \normal_wr_addr[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \normal_wr_addr[6]  (
            .Q (normal_wr_addr[6]),
            .C (N0_0),
            .CE (N359),
            .CLK (clk),
            .D (N360[6]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_CE /* \normal_wr_addr[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \normal_wr_addr[7]  (
            .Q (normal_wr_addr[7]),
            .C (N0_0),
            .CE (N359),
            .CLK (clk),
            .D (N360[7]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:179

    GTP_DFF_CE /* \req_wr_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_wr_cnt[0]  (
            .Q (req_wr_cnt[0]),
            .C (N0_0),
            .CE (N375),
            .CLK (clk),
            .D (N376[0]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:247

    GTP_DFF_CE /* \req_wr_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_wr_cnt[1]  (
            .Q (req_wr_cnt[1]),
            .C (N0_0),
            .CE (N375),
            .CLK (clk),
            .D (N376[1]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:247

    GTP_DFF_CE /* \req_wr_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_wr_cnt[2]  (
            .Q (req_wr_cnt[2]),
            .C (N0_0),
            .CE (N375),
            .CLK (clk),
            .D (N376[2]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:247

    GTP_DFF_CE /* \req_wr_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_wr_cnt[3]  (
            .Q (req_wr_cnt[3]),
            .C (N0_0),
            .CE (N375),
            .CLK (clk),
            .D (N376[3]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:247

    GTP_DFF_CE /* \req_wr_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_wr_cnt[4]  (
            .Q (req_wr_cnt[4]),
            .C (N0_0),
            .CE (N375),
            .CLK (clk),
            .D (N376[4]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:247

    GTP_DFF_CE /* \req_wr_cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_wr_cnt[5]  (
            .Q (req_wr_cnt[5]),
            .C (N0_0),
            .CE (N375),
            .CLK (clk),
            .D (N376[5]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:247

    GTP_DFF_CE /* \req_wr_cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_wr_cnt[6]  (
            .Q (req_wr_cnt[6]),
            .C (N0_0),
            .CE (N375),
            .CLK (clk),
            .D (N376[6]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:247

    GTP_DFF_CE /* \req_wr_cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_wr_cnt[7]  (
            .Q (req_wr_cnt[7]),
            .C (N0_0),
            .CE (N375),
            .CLK (clk),
            .D (N376[7]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:247

    GTP_DFF_CE /* \req_wr_cnt[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_wr_cnt[8]  (
            .Q (req_wr_cnt[8]),
            .C (N0_0),
            .CE (N375),
            .CLK (clk),
            .D (N376[8]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:247

    GTP_DFF_CE /* \req_wr_cnt[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_wr_cnt[9]  (
            .Q (req_wr_cnt[9]),
            .C (N0_0),
            .CE (N375),
            .CLK (clk),
            .D (N376[9]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:247

    GTP_DFF_CE /* \req_wr_cnt[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_wr_cnt[10]  (
            .Q (req_wr_cnt[10]),
            .C (N0_0),
            .CE (N375),
            .CLK (clk),
            .D (N376[10]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:247

    GTP_DFF_CE /* \req_wr_cnt[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_wr_cnt[11]  (
            .Q (req_wr_cnt[11]),
            .C (N0_0),
            .CE (N375),
            .CLK (clk),
            .D (N376[11]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:247

    GTP_DFF_CE /* \req_wr_cnt[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_wr_cnt[12]  (
            .Q (req_wr_cnt[12]),
            .C (N0_0),
            .CE (N375),
            .CLK (clk),
            .D (N376[12]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:247

    GTP_DFF_CE /* \req_wr_cnt[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_wr_cnt[13]  (
            .Q (req_wr_cnt[13]),
            .C (N0_0),
            .CE (N375),
            .CLK (clk),
            .D (N376[13]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:247

    GTP_DFF_CE /* \req_wr_cnt[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_wr_cnt[14]  (
            .Q (req_wr_cnt[14]),
            .C (N0_0),
            .CE (N375),
            .CLK (clk),
            .D (N376[14]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:247

    GTP_DFF_CE /* \req_wr_cnt[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_wr_cnt[15]  (
            .Q (req_wr_cnt[15]),
            .C (N0_0),
            .CE (N375),
            .CLK (clk),
            .D (N376[15]));
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:247

    GTP_DFF_PE /* state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        state_0_vname (
            .Q (state_0),
            .CE (N313),
            .CLK (clk),
            .D (N309),
            .P (N0_0));
    // defparam state_0_vname.orig_name = state_0;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_DFF_CE /* state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_1_vname (
            .Q (state_1),
            .C (N0_0),
            .CE (N313),
            .CLK (clk),
            .D (N307));
    // defparam state_1_vname.orig_name = state_1;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_DFF_CE /* state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_2_vname (
            .Q (state_2),
            .C (N0_0),
            .CE (N313),
            .CLK (clk),
            .D (N308));
    // defparam state_2_vname.orig_name = state_2;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_DFF_C /* write_done_p */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        write_done_p_vname (
            .Q (write_done_p),
            .C (N0_0),
            .CLK (clk),
            .D (_N1676));
    // defparam write_done_p_vname.orig_name = write_done_p;
	// ../../../example_design/rtl/test_wr_ctrl_128bit.v:119

    GTP_LUT5 /* \write_done_p_ce_mux[0]  */ #(
            .INIT(32'b10111011000100001011101100000000))
        \write_done_p_ce_mux[0]  (
            .Z (_N1676),
            .I0 (init_start),
            .I1 (state_2),
            .I2 (state_1),
            .I3 (write_done_p),
            .I4 (N12));
	// LUT = (~I1&I3)|(I0&I3)|(~I0&~I1&I2&I4) ;


endmodule


module ipsl_hmic_h_top_test
(
    input pad_loop_in,
    input pad_loop_in_h,
    input pll_refclk_in,
    input top_rst_n,
    output [15:0] pad_addr_ch0,
    output [2:0] pad_ba_ch0,
    output [1:0] pad_dm_rdqs_ch0,
    output clk_led,
    output ddr_init_done,
    output ddrphy_rst_done,
    output err_flag,
    output pad_casn_ch0,
    output pad_cke_ch0,
    output pad_csn_ch0,
    output pad_ddr_clk_w,
    output pad_ddr_clkn_w,
    output pad_loop_out,
    output pad_loop_out_h,
    output pad_odt_ch0,
    output pad_rasn_ch0,
    output pad_rstn_ch0,
    output pad_wen_ch0,
    output pll_lock,
    inout [15:0] pad_dq_ch0,
    inout [1:0] pad_dqs_ch0,
    inout [1:0] pad_dqsn_ch0
);
    wire N0;
    wire N0_0;
    wire [127:0] N84;
    wire [25:0] N91;
    wire _N93;
    wire _N94;
    wire _N95;
    wire _N96;
    wire _N97;
    wire _N98;
    wire _N99;
    wire _N100;
    wire _N101;
    wire _N102;
    wire _N103;
    wire _N104;
    wire _N105;
    wire _N106;
    wire _N107;
    wire _N108;
    wire _N109;
    wire _N110;
    wire _N111;
    wire _N112;
    wire _N113;
    wire _N114;
    wire _N115;
    wire _N116;
    wire _N676;
    wire _N745;
    wire _N761;
    wire _N814;
    wire _N815;
    wire _N816;
    wire _N817;
    wire _N818;
    wire _N819;
    wire _N820;
    wire _N821;
    wire _N822;
    wire _N823;
    wire _N824;
    wire _N825;
    wire _N826;
    wire _N827;
    wire _N828;
    wire _N829;
    wire _N830;
    wire _N831;
    wire _N832;
    wire _N833;
    wire _N834;
    wire _N835;
    wire _N836;
    wire _N837;
    wire _N838;
    wire _N1668;
    wire _N1783;
    wire _N1786;
    wire [31:0] axi_araddr;
    wire [7:0] axi_arid;
    wire [7:0] axi_arlen;
    wire axi_arready;
    wire axi_arvalid;
    wire [31:0] axi_awaddr;
    wire [7:0] axi_awid;
    wire [7:0] axi_awlen;
    wire axi_awready;
    wire axi_awvalid;
    wire axi_clk;
    wire [127:0] axi_rdata;
(* PAP_KEEP="TRUE" *)    wire axi_rvalid;
    wire [127:0] axi_wdata;
    wire axi_wlast;
    wire axi_wready;
    wire axi_wvalid;
    wire [26:0] cnt;
    wire init_done;
    wire init_start;
    wire nt_clk_led;
    wire nt_ddr_init_done;
    wire nt_ddrphy_rst_done;
    wire nt_err_flag;
    wire nt_pll_lock;
    wire nt_pll_refclk_in;
    wire nt_top_rst_n;
    wire [3:0] random_axi_id;
    wire [3:0] random_axi_len;
    wire [26:0] random_rw_addr;
    wire read_done_p;
    wire read_en;
    wire write_done_p;
    wire write_en;
    wire \u_test_main_ctrl_random_rw_addr[0]_floating ;
    wire \u_test_main_ctrl_random_rw_addr[1]_floating ;
    wire \u_test_main_ctrl_random_rw_addr[2]_floating ;
    wire \u_test_main_ctrl_random_rw_addr[3]_floating ;
    wire \u_test_main_ctrl_random_rw_addr[4]_floating ;
    wire \u_test_main_ctrl_random_rw_addr[5]_floating ;
    wire \u_test_main_ctrl_random_rw_addr[6]_floating ;
    wire \u_test_rd_ctrl_axi_araddr[0]_floating ;
    wire \u_test_rd_ctrl_axi_araddr[1]_floating ;
    wire \u_test_rd_ctrl_axi_araddr[2]_floating ;
    wire \u_test_rd_ctrl_axi_araddr[3]_floating ;
    wire \u_test_rd_ctrl_axi_araddr[4]_floating ;
    wire \u_test_rd_ctrl_axi_araddr[5]_floating ;
    wire \u_test_rd_ctrl_axi_araddr[6]_floating ;
    wire \u_test_rd_ctrl_axi_araddr[7]_floating ;
    wire \u_test_rd_ctrl_axi_araddr[28]_floating ;
    wire \u_test_rd_ctrl_axi_araddr[29]_floating ;
    wire \u_test_rd_ctrl_axi_araddr[30]_floating ;
    wire \u_test_rd_ctrl_axi_araddr[31]_floating ;
    wire \u_test_rd_ctrl_axi_arid[4]_floating ;
    wire \u_test_rd_ctrl_axi_arid[5]_floating ;
    wire \u_test_rd_ctrl_axi_arid[6]_floating ;
    wire \u_test_rd_ctrl_axi_arid[7]_floating ;
    wire \u_test_rd_ctrl_axi_arlen[4]_floating ;
    wire \u_test_rd_ctrl_axi_arlen[5]_floating ;
    wire \u_test_rd_ctrl_axi_arlen[6]_floating ;
    wire \u_test_rd_ctrl_axi_arlen[7]_floating ;
    wire \u_test_wr_ctrl_axi_awaddr[0]_floating ;
    wire \u_test_wr_ctrl_axi_awaddr[1]_floating ;
    wire \u_test_wr_ctrl_axi_awaddr[2]_floating ;
    wire \u_test_wr_ctrl_axi_awaddr[3]_floating ;
    wire \u_test_wr_ctrl_axi_awaddr[4]_floating ;
    wire \u_test_wr_ctrl_axi_awaddr[5]_floating ;
    wire \u_test_wr_ctrl_axi_awaddr[6]_floating ;
    wire \u_test_wr_ctrl_axi_awaddr[7]_floating ;
    wire \u_test_wr_ctrl_axi_awlen[4]_floating ;
    wire \u_test_wr_ctrl_axi_awlen[5]_floating ;
    wire \u_test_wr_ctrl_axi_awlen[6]_floating ;
    wire \u_test_wr_ctrl_axi_awlen[7]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[0]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[1]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[8]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[9]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[10]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[11]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[12]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[13]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[14]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[15]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[24]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[25]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[26]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[27]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[28]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[29]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[30]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[31]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[32]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[40]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[41]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[42]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[43]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[44]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[45]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[46]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[47]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[56]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[57]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[58]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[59]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[60]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[61]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[62]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[63]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[64]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[72]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[73]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[74]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[75]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[76]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[77]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[78]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[79]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[88]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[89]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[90]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[91]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[92]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[93]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[94]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[95]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[104]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[105]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[106]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[107]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[108]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[109]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[110]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[111]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[120]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[121]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[122]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[123]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[124]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[125]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[126]_floating ;
    wire \u_test_wr_ctrl_axi_wdata[127]_floating ;

    GTP_GRS GRS_INST (
            .GRS_N (1'b1));

    GTP_LUT1 /* N0 */ #(
            .INIT(2'b01))
        N0_vname (
            .Z (N0),
            .I0 (nt_top_rst_n));
    // defparam N0_vname.orig_name = N0;
	// LUT = ~I0 ;

    GTP_INV N0_0_vname (
            .Z (N0_0),
            .I (nt_top_rst_n));
    // defparam N0_0_vname.orig_name = N0_0;

    GTP_LUT5 /* N3_mux4 */ #(
            .INIT(32'b00000000000000010000111100001111))
        N3_mux4 (
            .Z (_N745),
            .I0 (cnt[8]),
            .I1 (cnt[7]),
            .I2 (cnt[10]),
            .I3 (cnt[6]),
            .I4 (cnt[9]));
	// LUT = (~I2&~I4)|(~I0&~I1&~I2&~I3) ;

    GTP_LUT5 /* N3_mux8_4 */ #(
            .INIT(32'b00000000000100010000000000000001))
        N3_mux8_4 (
            .Z (_N761),
            .I0 (cnt[14]),
            .I1 (cnt[13]),
            .I2 (cnt[11]),
            .I3 (cnt[12]),
            .I4 (_N745));
	// LUT = (~I0&~I1&~I2&~I3)|(~I0&~I1&~I3&I4) ;

    GTP_LUT4 /* N3_mux12_4 */ #(
            .INIT(16'b0111111111111111))
        N3_mux12_4 (
            .Z (_N1786),
            .I0 (cnt[17]),
            .I1 (cnt[16]),
            .I2 (cnt[15]),
            .I3 (cnt[18]));
	// LUT = (~I3)|(~I2)|(~I1)|(~I0) ;

    GTP_LUT5 /* N3_mux18_5 */ #(
            .INIT(32'b01111111111111111111111111111111))
        N3_mux18_5 (
            .Z (_N1783),
            .I0 (cnt[23]),
            .I1 (cnt[22]),
            .I2 (cnt[20]),
            .I3 (cnt[21]),
            .I4 (cnt[24]));
	// LUT = (~I4)|(~I3)|(~I2)|(~I1)|(~I0) ;

    GTP_LUT4 /* N3_mux18_6 */ #(
            .INIT(16'b1010111110101110))
        N3_mux18_6 (
            .Z (_N676),
            .I0 (_N1783),
            .I1 (_N1786),
            .I2 (cnt[19]),
            .I3 (_N761));
	// LUT = (I0)|(I1&~I2)|(~I2&I3) ;

    GTP_LUT5CARRY /* N7_1 */ #(
            .INIT(32'b01010101010101010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N7_1 (
            .COUT (_N93),
            .Z (N91[0]),
            .CIN (),
            .I0 (cnt[0]),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0) ;
	// CARRY = I4 ;
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:137

    GTP_LUT5CARRY /* N7_2 */ #(
            .INIT(32'b01100110011001101000100010001000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N7_2 (
            .COUT (_N94),
            .Z (N91[1]),
            .CIN (_N93),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I0 & I1) ? CIN : I4 ;
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:137

    GTP_LUT5CARRY /* N7_3 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N7_3 (
            .COUT (_N95),
            .Z (N91[2]),
            .CIN (_N94),
            .I0 (),
            .I1 (cnt[2]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:137

    GTP_LUT5CARRY /* N7_4 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N7_4 (
            .COUT (_N96),
            .Z (N91[3]),
            .CIN (_N95),
            .I0 (),
            .I1 (cnt[3]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:137

    GTP_LUT5CARRY /* N7_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N7_5 (
            .COUT (_N97),
            .Z (N91[4]),
            .CIN (_N96),
            .I0 (),
            .I1 (cnt[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:137

    GTP_LUT5CARRY /* N7_6 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N7_6 (
            .COUT (_N98),
            .Z (N91[5]),
            .CIN (_N97),
            .I0 (),
            .I1 (cnt[5]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:137

    GTP_LUT5CARRY /* N7_7 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N7_7 (
            .COUT (_N99),
            .Z (N91[6]),
            .CIN (_N98),
            .I0 (),
            .I1 (cnt[6]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:137

    GTP_LUT5CARRY /* N7_8 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N7_8 (
            .COUT (_N100),
            .Z (N91[7]),
            .CIN (_N99),
            .I0 (),
            .I1 (cnt[7]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:137

    GTP_LUT5CARRY /* N7_9 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N7_9 (
            .COUT (_N101),
            .Z (N91[8]),
            .CIN (_N100),
            .I0 (),
            .I1 (cnt[8]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:137

    GTP_LUT5CARRY /* N7_10 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N7_10 (
            .COUT (_N102),
            .Z (N91[9]),
            .CIN (_N101),
            .I0 (),
            .I1 (cnt[9]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:137

    GTP_LUT5CARRY /* N7_11 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N7_11 (
            .COUT (_N103),
            .Z (N91[10]),
            .CIN (_N102),
            .I0 (),
            .I1 (cnt[10]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:137

    GTP_LUT5CARRY /* N7_12 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N7_12 (
            .COUT (_N104),
            .Z (N91[11]),
            .CIN (_N103),
            .I0 (),
            .I1 (cnt[11]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:137

    GTP_LUT5CARRY /* N7_13 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N7_13 (
            .COUT (_N105),
            .Z (N91[12]),
            .CIN (_N104),
            .I0 (),
            .I1 (cnt[12]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:137

    GTP_LUT5CARRY /* N7_14 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N7_14 (
            .COUT (_N106),
            .Z (N91[13]),
            .CIN (_N105),
            .I0 (),
            .I1 (cnt[13]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:137

    GTP_LUT5CARRY /* N7_15 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N7_15 (
            .COUT (_N107),
            .Z (N91[14]),
            .CIN (_N106),
            .I0 (),
            .I1 (cnt[14]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:137

    GTP_LUT5CARRY /* N7_16 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N7_16 (
            .COUT (_N108),
            .Z (N91[15]),
            .CIN (_N107),
            .I0 (),
            .I1 (cnt[15]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:137

    GTP_LUT5CARRY /* N7_17 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N7_17 (
            .COUT (_N109),
            .Z (N91[16]),
            .CIN (_N108),
            .I0 (),
            .I1 (cnt[16]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:137

    GTP_LUT5CARRY /* N7_18 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N7_18 (
            .COUT (_N110),
            .Z (N91[17]),
            .CIN (_N109),
            .I0 (),
            .I1 (cnt[17]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:137

    GTP_LUT5CARRY /* N7_19 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N7_19 (
            .COUT (_N111),
            .Z (N91[18]),
            .CIN (_N110),
            .I0 (),
            .I1 (cnt[18]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:137

    GTP_LUT5CARRY /* N7_20 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N7_20 (
            .COUT (_N112),
            .Z (N91[19]),
            .CIN (_N111),
            .I0 (),
            .I1 (cnt[19]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:137

    GTP_LUT5CARRY /* N7_21 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N7_21 (
            .COUT (_N113),
            .Z (N91[20]),
            .CIN (_N112),
            .I0 (),
            .I1 (cnt[20]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:137

    GTP_LUT5CARRY /* N7_22 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N7_22 (
            .COUT (_N114),
            .Z (N91[21]),
            .CIN (_N113),
            .I0 (),
            .I1 (cnt[21]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:137

    GTP_LUT5CARRY /* N7_23 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N7_23 (
            .COUT (_N115),
            .Z (N91[22]),
            .CIN (_N114),
            .I0 (),
            .I1 (cnt[22]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:137

    GTP_LUT5CARRY /* N7_24 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N7_24 (
            .COUT (_N116),
            .Z (N91[23]),
            .CIN (_N115),
            .I0 (),
            .I1 (cnt[23]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:137

    GTP_LUT5CARRY /* N7_25 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N7_25 (
            .COUT (),
            .Z (N91[24]),
            .CIN (_N116),
            .I0 (),
            .I1 (cnt[24]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:137

    GTP_LUT2 /* \N86[0]  */ #(
            .INIT(4'b1000))
        \N86[0]  (
            .Z (_N814),
            .I0 (N91[0]),
            .I1 (_N676));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N86[1]  */ #(
            .INIT(4'b1000))
        \N86[1]  (
            .Z (_N815),
            .I0 (N91[1]),
            .I1 (_N676));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N86[2]  */ #(
            .INIT(4'b1000))
        \N86[2]  (
            .Z (_N816),
            .I0 (N91[2]),
            .I1 (_N676));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N86[3]  */ #(
            .INIT(4'b1000))
        \N86[3]  (
            .Z (_N817),
            .I0 (N91[3]),
            .I1 (_N676));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N86[4]  */ #(
            .INIT(4'b1000))
        \N86[4]  (
            .Z (_N818),
            .I0 (N91[4]),
            .I1 (_N676));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N86[5]  */ #(
            .INIT(4'b1000))
        \N86[5]  (
            .Z (_N819),
            .I0 (N91[5]),
            .I1 (_N676));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N86[6]  */ #(
            .INIT(4'b1000))
        \N86[6]  (
            .Z (_N820),
            .I0 (N91[6]),
            .I1 (_N676));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N86[7]  */ #(
            .INIT(4'b1000))
        \N86[7]  (
            .Z (_N821),
            .I0 (N91[7]),
            .I1 (_N676));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N86[8]  */ #(
            .INIT(4'b1000))
        \N86[8]  (
            .Z (_N822),
            .I0 (N91[8]),
            .I1 (_N676));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N86[9]  */ #(
            .INIT(4'b1000))
        \N86[9]  (
            .Z (_N823),
            .I0 (N91[9]),
            .I1 (_N676));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N86[10]  */ #(
            .INIT(4'b1000))
        \N86[10]  (
            .Z (_N824),
            .I0 (N91[10]),
            .I1 (_N676));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N86[11]  */ #(
            .INIT(4'b1000))
        \N86[11]  (
            .Z (_N825),
            .I0 (N91[11]),
            .I1 (_N676));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N86[12]  */ #(
            .INIT(4'b1000))
        \N86[12]  (
            .Z (_N826),
            .I0 (N91[12]),
            .I1 (_N676));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N86[13]  */ #(
            .INIT(4'b1000))
        \N86[13]  (
            .Z (_N827),
            .I0 (N91[13]),
            .I1 (_N676));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N86[14]  */ #(
            .INIT(4'b1000))
        \N86[14]  (
            .Z (_N828),
            .I0 (N91[14]),
            .I1 (_N676));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N86[15]  */ #(
            .INIT(4'b1000))
        \N86[15]  (
            .Z (_N829),
            .I0 (N91[15]),
            .I1 (_N676));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N86[16]  */ #(
            .INIT(4'b1000))
        \N86[16]  (
            .Z (_N830),
            .I0 (N91[16]),
            .I1 (_N676));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N86[17]  */ #(
            .INIT(4'b1000))
        \N86[17]  (
            .Z (_N831),
            .I0 (N91[17]),
            .I1 (_N676));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N86[18]  */ #(
            .INIT(4'b1000))
        \N86[18]  (
            .Z (_N832),
            .I0 (N91[18]),
            .I1 (_N676));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N86[19]  */ #(
            .INIT(4'b1000))
        \N86[19]  (
            .Z (_N833),
            .I0 (N91[19]),
            .I1 (_N676));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N86[20]  */ #(
            .INIT(4'b1000))
        \N86[20]  (
            .Z (_N834),
            .I0 (N91[20]),
            .I1 (_N676));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N86[21]  */ #(
            .INIT(4'b1000))
        \N86[21]  (
            .Z (_N835),
            .I0 (N91[21]),
            .I1 (_N676));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N86[22]  */ #(
            .INIT(4'b1000))
        \N86[22]  (
            .Z (_N836),
            .I0 (N91[22]),
            .I1 (_N676));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N86[23]  */ #(
            .INIT(4'b1000))
        \N86[23]  (
            .Z (_N837),
            .I0 (N91[23]),
            .I1 (_N676));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N86[24]  */ #(
            .INIT(4'b1000))
        \N86[24]  (
            .Z (_N838),
            .I0 (N91[24]),
            .I1 (_N676));
	// LUT = I0&I1 ;

    GTP_DFF_P /* clk_led */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        clk_led_vname (
            .Q (nt_clk_led),
            .CLK (axi_clk),
            .D (_N1668),
            .P (N0_0));
    // defparam clk_led_vname.orig_name = clk_led;
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:140

    GTP_LUT2 /* \clk_led_ce_mux[0]  */ #(
            .INIT(4'b1001))
        \clk_led_ce_mux[0]  (
            .Z (_N1668),
            .I0 (nt_clk_led),
            .I1 (_N676));
	// LUT = (~I0&~I1)|(I0&I1) ;

(* PAP_IO_DIRECTION="Output", PAP_IO_LOC="A3", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="4", PAP_IO_PULLUP="TRUE", PAP_IO_SLEW="FAST", PAP_IO_OPEN_DRAIN="OFF" *)    GTP_OUTBUF /* clk_led_obuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        clk_led_obuf (
            .O (clk_led),
            .I (nt_clk_led));
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:23

    GTP_DFF_C /* \cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[0]  (
            .Q (cnt[0]),
            .C (N0_0),
            .CLK (axi_clk),
            .D (_N814));
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:130

    GTP_DFF_C /* \cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[1]  (
            .Q (cnt[1]),
            .C (N0_0),
            .CLK (axi_clk),
            .D (_N815));
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:130

    GTP_DFF_C /* \cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[2]  (
            .Q (cnt[2]),
            .C (N0_0),
            .CLK (axi_clk),
            .D (_N816));
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:130

    GTP_DFF_C /* \cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[3]  (
            .Q (cnt[3]),
            .C (N0_0),
            .CLK (axi_clk),
            .D (_N817));
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:130

    GTP_DFF_C /* \cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[4]  (
            .Q (cnt[4]),
            .C (N0_0),
            .CLK (axi_clk),
            .D (_N818));
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:130

    GTP_DFF_C /* \cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[5]  (
            .Q (cnt[5]),
            .C (N0_0),
            .CLK (axi_clk),
            .D (_N819));
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:130

    GTP_DFF_C /* \cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[6]  (
            .Q (cnt[6]),
            .C (N0_0),
            .CLK (axi_clk),
            .D (_N820));
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:130

    GTP_DFF_C /* \cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[7]  (
            .Q (cnt[7]),
            .C (N0_0),
            .CLK (axi_clk),
            .D (_N821));
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:130

    GTP_DFF_C /* \cnt[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[8]  (
            .Q (cnt[8]),
            .C (N0_0),
            .CLK (axi_clk),
            .D (_N822));
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:130

    GTP_DFF_C /* \cnt[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[9]  (
            .Q (cnt[9]),
            .C (N0_0),
            .CLK (axi_clk),
            .D (_N823));
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:130

    GTP_DFF_C /* \cnt[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[10]  (
            .Q (cnt[10]),
            .C (N0_0),
            .CLK (axi_clk),
            .D (_N824));
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:130

    GTP_DFF_C /* \cnt[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[11]  (
            .Q (cnt[11]),
            .C (N0_0),
            .CLK (axi_clk),
            .D (_N825));
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:130

    GTP_DFF_C /* \cnt[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[12]  (
            .Q (cnt[12]),
            .C (N0_0),
            .CLK (axi_clk),
            .D (_N826));
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:130

    GTP_DFF_C /* \cnt[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[13]  (
            .Q (cnt[13]),
            .C (N0_0),
            .CLK (axi_clk),
            .D (_N827));
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:130

    GTP_DFF_C /* \cnt[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[14]  (
            .Q (cnt[14]),
            .C (N0_0),
            .CLK (axi_clk),
            .D (_N828));
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:130

    GTP_DFF_C /* \cnt[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[15]  (
            .Q (cnt[15]),
            .C (N0_0),
            .CLK (axi_clk),
            .D (_N829));
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:130

    GTP_DFF_C /* \cnt[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[16]  (
            .Q (cnt[16]),
            .C (N0_0),
            .CLK (axi_clk),
            .D (_N830));
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:130

    GTP_DFF_C /* \cnt[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[17]  (
            .Q (cnt[17]),
            .C (N0_0),
            .CLK (axi_clk),
            .D (_N831));
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:130

    GTP_DFF_C /* \cnt[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[18]  (
            .Q (cnt[18]),
            .C (N0_0),
            .CLK (axi_clk),
            .D (_N832));
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:130

    GTP_DFF_C /* \cnt[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[19]  (
            .Q (cnt[19]),
            .C (N0_0),
            .CLK (axi_clk),
            .D (_N833));
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:130

    GTP_DFF_C /* \cnt[20]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[20]  (
            .Q (cnt[20]),
            .C (N0_0),
            .CLK (axi_clk),
            .D (_N834));
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:130

    GTP_DFF_C /* \cnt[21]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[21]  (
            .Q (cnt[21]),
            .C (N0_0),
            .CLK (axi_clk),
            .D (_N835));
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:130

    GTP_DFF_C /* \cnt[22]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[22]  (
            .Q (cnt[22]),
            .C (N0_0),
            .CLK (axi_clk),
            .D (_N836));
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:130

    GTP_DFF_C /* \cnt[23]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[23]  (
            .Q (cnt[23]),
            .C (N0_0),
            .CLK (axi_clk),
            .D (_N837));
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:130

    GTP_DFF_C /* \cnt[24]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[24]  (
            .Q (cnt[24]),
            .C (N0_0),
            .CLK (axi_clk),
            .D (_N838));
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:130

(* PAP_IO_DIRECTION="Output", PAP_IO_LOC="B2", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="4", PAP_IO_PULLUP="TRUE", PAP_IO_SLEW="FAST", PAP_IO_OPEN_DRAIN="OFF" *)    GTP_OUTBUF /* ddr_init_done_obuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        ddr_init_done_obuf (
            .O (ddr_init_done),
            .I (nt_ddr_init_done));
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:25

(* PAP_IO_DIRECTION="Output", PAP_IO_LOC="A2", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="4", PAP_IO_PULLUP="TRUE", PAP_IO_SLEW="FAST", PAP_IO_OPEN_DRAIN="OFF" *)    GTP_OUTBUF /* ddrphy_rst_done_obuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        ddrphy_rst_done_obuf (
            .O (ddrphy_rst_done),
            .I (nt_ddrphy_rst_done));
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:26

(* PAP_IO_DIRECTION="Output", PAP_IO_LOC="B1", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="4", PAP_IO_PULLUP="TRUE", PAP_IO_SLEW="FAST", PAP_IO_OPEN_DRAIN="OFF" *)    GTP_OUTBUF /* err_flag_obuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        err_flag_obuf (
            .O (err_flag),
            .I (nt_err_flag));
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:46

(* PAP_IO_DIRECTION="Output", PAP_IO_LOC="B4", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="4", PAP_IO_PULLUP="TRUE", PAP_IO_SLEW="FAST", PAP_IO_OPEN_DRAIN="OFF" *)    GTP_OUTBUF /* pll_lock_obuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        pll_lock_obuf (
            .O (pll_lock),
            .I (nt_pll_lock));
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:24

(* PAP_IO_DIRECTION="Input", PAP_IO_LOC="B5", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_UNUSED="TRUE", PAP_IO_HYS_DRIVE_MODE="NOHYS" *)    GTP_INBUF /* pll_refclk_in_ibuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        pll_refclk_in_ibuf (
            .O (nt_pll_refclk_in),
            .I (pll_refclk_in));
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:22

(* PAP_IO_DIRECTION="Input", PAP_IO_LOC="B3", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_PULLUP="TRUE", PAP_IO_HYS_DRIVE_MODE="NOHYS" *)    GTP_INBUF /* top_rst_n_ibuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        top_rst_n_ibuf (
            .O (nt_top_rst_n),
            .I (top_rst_n));
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:21

    ddr3_core u_ipsl_hmic_h_top (
            .pad_dq_ch0 (pad_dq_ch0),
            .pad_dqs_ch0 (pad_dqs_ch0),
            .pad_dqsn_ch0 (pad_dqsn_ch0),
            .pad_addr_ch0 (pad_addr_ch0),
            .pad_ba_ch0 (pad_ba_ch0),
            .pad_dm_rdqs_ch0 (pad_dm_rdqs_ch0),
            .rdata_0 (axi_rdata),
            .araddr_0 ({1'bz, 1'bz, 1'bz, 1'bz, axi_araddr[27], axi_araddr[26], axi_araddr[25], axi_araddr[24], axi_araddr[23], axi_araddr[22], axi_araddr[21], axi_araddr[20], axi_araddr[19], axi_araddr[18], axi_araddr[17], axi_araddr[16], axi_araddr[15], axi_araddr[14], axi_araddr[13], axi_araddr[12], axi_araddr[11], axi_araddr[10], axi_araddr[9], axi_araddr[8], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .arid_0 ({1'bz, 1'bz, 1'bz, 1'bz, axi_arid[3], axi_arid[2], axi_arid[1], axi_arid[0]}),
            .arlen_0 ({1'bz, 1'bz, 1'bz, 1'bz, axi_arlen[3], axi_arlen[2], axi_arlen[1], axi_arlen[0]}),
            .awaddr_0 ({axi_awaddr[31], axi_awaddr[30], axi_awaddr[29], axi_awaddr[28], axi_awaddr[27], axi_awaddr[26], axi_awaddr[25], axi_awaddr[24], axi_awaddr[23], axi_awaddr[22], axi_awaddr[21], axi_awaddr[20], axi_awaddr[19], axi_awaddr[18], axi_awaddr[17], axi_awaddr[16], axi_awaddr[15], axi_awaddr[14], axi_awaddr[13], axi_awaddr[12], axi_awaddr[11], axi_awaddr[10], axi_awaddr[9], axi_awaddr[8], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .awid_0 (axi_awid),
            .awlen_0 ({1'bz, 1'bz, 1'bz, 1'bz, axi_awlen[3], axi_awlen[2], axi_awlen[1], axi_awlen[0]}),
            .wdata_0 ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, axi_wdata[119], axi_wdata[118], axi_wdata[117], axi_wdata[116], axi_wdata[115], axi_wdata[114], axi_wdata[113], axi_wdata[112], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, axi_wdata[103], axi_wdata[102], axi_wdata[101], axi_wdata[100], axi_wdata[99], axi_wdata[98], axi_wdata[97], axi_wdata[0], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, axi_wdata[87], axi_wdata[86], axi_wdata[85], axi_wdata[84], axi_wdata[83], axi_wdata[82], axi_wdata[81], axi_wdata[80], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, axi_wdata[71], axi_wdata[70], axi_wdata[69], axi_wdata[68], axi_wdata[67], axi_wdata[66], axi_wdata[1], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, axi_wdata[55], axi_wdata[54], axi_wdata[53], axi_wdata[52], axi_wdata[51], axi_wdata[50], axi_wdata[49], axi_wdata[48], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, axi_wdata[39], axi_wdata[38], axi_wdata[37], axi_wdata[36], axi_wdata[35], axi_wdata[34], axi_wdata[33], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, axi_wdata[23], axi_wdata[22], axi_wdata[21], axi_wdata[20], axi_wdata[19], axi_wdata[18], axi_wdata[17], axi_wdata[16], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, axi_wdata[7], axi_wdata[6], axi_wdata[5], axi_wdata[4], axi_wdata[3], axi_wdata[2], 1'bz, 1'bz}),
            .arready_0 (axi_arready),
            .awready_0 (axi_awready),
            .ddrc_init_done (nt_ddr_init_done),
            .ddrphy_rst_done (nt_ddrphy_rst_done),
            .pad_casn_ch0 (pad_casn_ch0),
            .pad_cke_ch0 (pad_cke_ch0),
            .pad_csn_ch0 (pad_csn_ch0),
            .pad_ddr_clk_w (pad_ddr_clk_w),
            .pad_ddr_clkn_w (pad_ddr_clkn_w),
            .pad_loop_out (pad_loop_out),
            .pad_loop_out_h (pad_loop_out_h),
            .pad_odt_ch0 (pad_odt_ch0),
            .pad_rasn_ch0 (pad_rasn_ch0),
            .pad_rstn_ch0 (pad_rstn_ch0),
            .pad_wen_ch0 (pad_wen_ch0),
            .pll_aclk_0 (axi_clk),
            .pll_lock (nt_pll_lock),
            .rvalid_0 (axi_rvalid),
            .wready_0 (axi_wready),
            .N0_0 (N0_0),
            .arvalid_0 (axi_arvalid),
            .awvalid_0 (axi_awvalid),
            .pad_loop_in (pad_loop_in),
            .pad_loop_in_h (pad_loop_in_h),
            .pll_refclk_in (nt_pll_refclk_in),
            .pll_rst (N0),
            .wlast_0 (axi_wlast),
            .wvalid_0 (axi_wvalid));
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:244

    test_main_ctrl u_test_main_ctrl (
            .random_axi_id (random_axi_id),
            .random_axi_len (random_axi_len),
            .random_rw_addr ({random_rw_addr[26], random_rw_addr[25], random_rw_addr[24], random_rw_addr[23], random_rw_addr[22], random_rw_addr[21], random_rw_addr[20], random_rw_addr[19], random_rw_addr[18], random_rw_addr[17], random_rw_addr[16], random_rw_addr[15], random_rw_addr[14], random_rw_addr[13], random_rw_addr[12], random_rw_addr[11], random_rw_addr[10], random_rw_addr[9], random_rw_addr[8], random_rw_addr[7], \u_test_main_ctrl_random_rw_addr[6]_floating , \u_test_main_ctrl_random_rw_addr[5]_floating , \u_test_main_ctrl_random_rw_addr[4]_floating , \u_test_main_ctrl_random_rw_addr[3]_floating , \u_test_main_ctrl_random_rw_addr[2]_floating , \u_test_main_ctrl_random_rw_addr[1]_floating , \u_test_main_ctrl_random_rw_addr[0]_floating }),
            .init_start (init_start),
            .read_en (read_en),
            .write_en (write_en),
            .N0_0 (N0_0),
            .clk (axi_clk),
            .ddrc_init_done (nt_ddr_init_done),
            .init_done (init_done),
            .read_done_p (read_done_p),
            .write_done_p (write_done_p));
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:153

    test_rd_ctrl_128bit u_test_rd_ctrl (
            .axi_araddr ({\u_test_rd_ctrl_axi_araddr[31]_floating , \u_test_rd_ctrl_axi_araddr[30]_floating , \u_test_rd_ctrl_axi_araddr[29]_floating , \u_test_rd_ctrl_axi_araddr[28]_floating , axi_araddr[27], axi_araddr[26], axi_araddr[25], axi_araddr[24], axi_araddr[23], axi_araddr[22], axi_araddr[21], axi_araddr[20], axi_araddr[19], axi_araddr[18], axi_araddr[17], axi_araddr[16], axi_araddr[15], axi_araddr[14], axi_araddr[13], axi_araddr[12], axi_araddr[11], axi_araddr[10], axi_araddr[9], axi_araddr[8], \u_test_rd_ctrl_axi_araddr[7]_floating , \u_test_rd_ctrl_axi_araddr[6]_floating , \u_test_rd_ctrl_axi_araddr[5]_floating , \u_test_rd_ctrl_axi_araddr[4]_floating , \u_test_rd_ctrl_axi_araddr[3]_floating , \u_test_rd_ctrl_axi_araddr[2]_floating , \u_test_rd_ctrl_axi_araddr[1]_floating , \u_test_rd_ctrl_axi_araddr[0]_floating }),
            .axi_arid ({\u_test_rd_ctrl_axi_arid[7]_floating , \u_test_rd_ctrl_axi_arid[6]_floating , \u_test_rd_ctrl_axi_arid[5]_floating , \u_test_rd_ctrl_axi_arid[4]_floating , axi_arid[3], axi_arid[2], axi_arid[1], axi_arid[0]}),
            .axi_arlen ({\u_test_rd_ctrl_axi_arlen[7]_floating , \u_test_rd_ctrl_axi_arlen[6]_floating , \u_test_rd_ctrl_axi_arlen[5]_floating , \u_test_rd_ctrl_axi_arlen[4]_floating , axi_arlen[3], axi_arlen[2], axi_arlen[1], axi_arlen[0]}),
            .N159 ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, axi_rdata[10], axi_rdata[9], axi_rdata[8]}),
            .N165 ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, axi_rdata[26], axi_rdata[25], 1'bz}),
            .N171 ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, axi_rdata[42], 1'bz, axi_rdata[40]}),
            .N177 ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, axi_rdata[58], 1'bz, 1'bz}),
            .N183 ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, axi_rdata[73], axi_rdata[72]}),
            .N189 ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, axi_rdata[89], 1'bz}),
            .N195 ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, axi_rdata[104]}),
            .axi_rdata ({axi_rdata[127], axi_rdata[126], axi_rdata[125], axi_rdata[124], axi_rdata[123], axi_rdata[122], axi_rdata[121], axi_rdata[120], axi_rdata[119], axi_rdata[118], axi_rdata[117], axi_rdata[116], axi_rdata[115], axi_rdata[114], axi_rdata[113], axi_rdata[112], axi_rdata[111], axi_rdata[110], axi_rdata[109], axi_rdata[108], axi_rdata[107], axi_rdata[106], axi_rdata[105], 1'bz, axi_rdata[103], axi_rdata[102], axi_rdata[101], axi_rdata[100], axi_rdata[99], axi_rdata[98], axi_rdata[97], axi_rdata[96], axi_rdata[95], axi_rdata[94], axi_rdata[93], axi_rdata[92], axi_rdata[91], axi_rdata[90], 1'bz, axi_rdata[88], axi_rdata[87], axi_rdata[86], axi_rdata[85], axi_rdata[84], axi_rdata[83], axi_rdata[82], axi_rdata[81], axi_rdata[80], axi_rdata[79], axi_rdata[78], axi_rdata[77], axi_rdata[76], axi_rdata[75], axi_rdata[74], 1'bz, 1'bz, axi_rdata[71], axi_rdata[70], axi_rdata[69], axi_rdata[68], axi_rdata[67], axi_rdata[66], axi_rdata[65], axi_rdata[64], axi_rdata[63], axi_rdata[62], axi_rdata[61], axi_rdata[60], axi_rdata[59], 1'bz, axi_rdata[57], axi_rdata[56], axi_rdata[55], axi_rdata[54], axi_rdata[53], axi_rdata[52], axi_rdata[51], axi_rdata[50], axi_rdata[49], axi_rdata[48], axi_rdata[47], axi_rdata[46], axi_rdata[45], axi_rdata[44], axi_rdata[43], 1'bz, axi_rdata[41], 1'bz, axi_rdata[39], axi_rdata[38], axi_rdata[37], axi_rdata[36], axi_rdata[35], axi_rdata[34], axi_rdata[33], axi_rdata[32], axi_rdata[31], axi_rdata[30], axi_rdata[29], axi_rdata[28], axi_rdata[27], 1'bz, 1'bz, axi_rdata[24], axi_rdata[23], axi_rdata[22], axi_rdata[21], axi_rdata[20], axi_rdata[19], axi_rdata[18], axi_rdata[17], axi_rdata[16], axi_rdata[15], axi_rdata[14], axi_rdata[13], axi_rdata[12], axi_rdata[11], 1'bz, 1'bz, 1'bz, axi_rdata[7], axi_rdata[6], axi_rdata[5], axi_rdata[4], axi_rdata[3], axi_rdata[2], axi_rdata[1], axi_rdata[0]}),
            .random_axi_id (random_axi_id),
            .random_axi_len (random_axi_len),
            .random_rw_addr ({random_rw_addr[26], random_rw_addr[25], random_rw_addr[24], random_rw_addr[23], random_rw_addr[22], random_rw_addr[21], random_rw_addr[20], random_rw_addr[19], random_rw_addr[18], random_rw_addr[17], random_rw_addr[16], random_rw_addr[15], random_rw_addr[14], random_rw_addr[13], random_rw_addr[12], random_rw_addr[11], random_rw_addr[10], random_rw_addr[9], random_rw_addr[8], random_rw_addr[7], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .axi_arvalid (axi_arvalid),
            .err_flag_led (nt_err_flag),
            .read_done_p (read_done_p),
            .N0_0 (N0_0),
            .axi_arready (axi_arready),
            .axi_rvalid (axi_rvalid),
            .clk (axi_clk),
            .read_en (read_en));
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:213

    test_wr_ctrl_128bit u_test_wr_ctrl (
            .axi_awaddr ({axi_awaddr[31], axi_awaddr[30], axi_awaddr[29], axi_awaddr[28], axi_awaddr[27], axi_awaddr[26], axi_awaddr[25], axi_awaddr[24], axi_awaddr[23], axi_awaddr[22], axi_awaddr[21], axi_awaddr[20], axi_awaddr[19], axi_awaddr[18], axi_awaddr[17], axi_awaddr[16], axi_awaddr[15], axi_awaddr[14], axi_awaddr[13], axi_awaddr[12], axi_awaddr[11], axi_awaddr[10], axi_awaddr[9], axi_awaddr[8], \u_test_wr_ctrl_axi_awaddr[7]_floating , \u_test_wr_ctrl_axi_awaddr[6]_floating , \u_test_wr_ctrl_axi_awaddr[5]_floating , \u_test_wr_ctrl_axi_awaddr[4]_floating , \u_test_wr_ctrl_axi_awaddr[3]_floating , \u_test_wr_ctrl_axi_awaddr[2]_floating , \u_test_wr_ctrl_axi_awaddr[1]_floating , \u_test_wr_ctrl_axi_awaddr[0]_floating }),
            .axi_awid (axi_awid),
            .axi_awlen ({\u_test_wr_ctrl_axi_awlen[7]_floating , \u_test_wr_ctrl_axi_awlen[6]_floating , \u_test_wr_ctrl_axi_awlen[5]_floating , \u_test_wr_ctrl_axi_awlen[4]_floating , axi_awlen[3], axi_awlen[2], axi_awlen[1], axi_awlen[0]}),
            .axi_wdata ({\u_test_wr_ctrl_axi_wdata[127]_floating , \u_test_wr_ctrl_axi_wdata[126]_floating , \u_test_wr_ctrl_axi_wdata[125]_floating , \u_test_wr_ctrl_axi_wdata[124]_floating , \u_test_wr_ctrl_axi_wdata[123]_floating , \u_test_wr_ctrl_axi_wdata[122]_floating , \u_test_wr_ctrl_axi_wdata[121]_floating , \u_test_wr_ctrl_axi_wdata[120]_floating , axi_wdata[119], axi_wdata[118], axi_wdata[117], axi_wdata[116], axi_wdata[115], axi_wdata[114], axi_wdata[113], axi_wdata[112], \u_test_wr_ctrl_axi_wdata[111]_floating , \u_test_wr_ctrl_axi_wdata[110]_floating , \u_test_wr_ctrl_axi_wdata[109]_floating , \u_test_wr_ctrl_axi_wdata[108]_floating , \u_test_wr_ctrl_axi_wdata[107]_floating , \u_test_wr_ctrl_axi_wdata[106]_floating , \u_test_wr_ctrl_axi_wdata[105]_floating , \u_test_wr_ctrl_axi_wdata[104]_floating , axi_wdata[103], axi_wdata[102], axi_wdata[101], axi_wdata[100], axi_wdata[99], axi_wdata[98], axi_wdata[97], axi_wdata[0], \u_test_wr_ctrl_axi_wdata[95]_floating , \u_test_wr_ctrl_axi_wdata[94]_floating , \u_test_wr_ctrl_axi_wdata[93]_floating , \u_test_wr_ctrl_axi_wdata[92]_floating , \u_test_wr_ctrl_axi_wdata[91]_floating , \u_test_wr_ctrl_axi_wdata[90]_floating , \u_test_wr_ctrl_axi_wdata[89]_floating , \u_test_wr_ctrl_axi_wdata[88]_floating , axi_wdata[87], axi_wdata[86], axi_wdata[85], axi_wdata[84], axi_wdata[83], axi_wdata[82], axi_wdata[81], axi_wdata[80], \u_test_wr_ctrl_axi_wdata[79]_floating , \u_test_wr_ctrl_axi_wdata[78]_floating , \u_test_wr_ctrl_axi_wdata[77]_floating , \u_test_wr_ctrl_axi_wdata[76]_floating , \u_test_wr_ctrl_axi_wdata[75]_floating , \u_test_wr_ctrl_axi_wdata[74]_floating , \u_test_wr_ctrl_axi_wdata[73]_floating , \u_test_wr_ctrl_axi_wdata[72]_floating , axi_wdata[71], axi_wdata[70], axi_wdata[69], axi_wdata[68], axi_wdata[67], axi_wdata[66], axi_wdata[1], \u_test_wr_ctrl_axi_wdata[64]_floating , \u_test_wr_ctrl_axi_wdata[63]_floating , \u_test_wr_ctrl_axi_wdata[62]_floating , \u_test_wr_ctrl_axi_wdata[61]_floating , \u_test_wr_ctrl_axi_wdata[60]_floating , \u_test_wr_ctrl_axi_wdata[59]_floating , \u_test_wr_ctrl_axi_wdata[58]_floating , \u_test_wr_ctrl_axi_wdata[57]_floating , \u_test_wr_ctrl_axi_wdata[56]_floating , axi_wdata[55], axi_wdata[54], axi_wdata[53], axi_wdata[52], axi_wdata[51], axi_wdata[50], axi_wdata[49], axi_wdata[48], \u_test_wr_ctrl_axi_wdata[47]_floating , \u_test_wr_ctrl_axi_wdata[46]_floating , \u_test_wr_ctrl_axi_wdata[45]_floating , \u_test_wr_ctrl_axi_wdata[44]_floating , \u_test_wr_ctrl_axi_wdata[43]_floating , \u_test_wr_ctrl_axi_wdata[42]_floating , \u_test_wr_ctrl_axi_wdata[41]_floating , \u_test_wr_ctrl_axi_wdata[40]_floating , axi_wdata[39], axi_wdata[38], axi_wdata[37], axi_wdata[36], axi_wdata[35], axi_wdata[34], axi_wdata[33], \u_test_wr_ctrl_axi_wdata[32]_floating , \u_test_wr_ctrl_axi_wdata[31]_floating , \u_test_wr_ctrl_axi_wdata[30]_floating , \u_test_wr_ctrl_axi_wdata[29]_floating , \u_test_wr_ctrl_axi_wdata[28]_floating , \u_test_wr_ctrl_axi_wdata[27]_floating , \u_test_wr_ctrl_axi_wdata[26]_floating , \u_test_wr_ctrl_axi_wdata[25]_floating , \u_test_wr_ctrl_axi_wdata[24]_floating , axi_wdata[23], axi_wdata[22], axi_wdata[21], axi_wdata[20], axi_wdata[19], axi_wdata[18], axi_wdata[17], axi_wdata[16], \u_test_wr_ctrl_axi_wdata[15]_floating , \u_test_wr_ctrl_axi_wdata[14]_floating , \u_test_wr_ctrl_axi_wdata[13]_floating , \u_test_wr_ctrl_axi_wdata[12]_floating , \u_test_wr_ctrl_axi_wdata[11]_floating , \u_test_wr_ctrl_axi_wdata[10]_floating , \u_test_wr_ctrl_axi_wdata[9]_floating , \u_test_wr_ctrl_axi_wdata[8]_floating , axi_wdata[7], axi_wdata[6], axi_wdata[5], axi_wdata[4], axi_wdata[3], axi_wdata[2], \u_test_wr_ctrl_axi_wdata[1]_floating , \u_test_wr_ctrl_axi_wdata[0]_floating }),
            .random_axi_id (random_axi_id),
            .random_axi_len (random_axi_len),
            .random_rw_addr ({random_rw_addr[26], random_rw_addr[25], random_rw_addr[24], random_rw_addr[23], random_rw_addr[22], random_rw_addr[21], random_rw_addr[20], random_rw_addr[19], random_rw_addr[18], random_rw_addr[17], random_rw_addr[16], random_rw_addr[15], random_rw_addr[14], random_rw_addr[13], random_rw_addr[12], random_rw_addr[11], random_rw_addr[10], random_rw_addr[9], random_rw_addr[8], random_rw_addr[7], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .axi_awvalid (axi_awvalid),
            .axi_wlast (axi_wlast),
            .axi_wvalid (axi_wvalid),
            .init_done (init_done),
            .write_done_p (write_done_p),
            .N0_0 (N0_0),
            .axi_awready (axi_awready),
            .axi_wready (axi_wready),
            .clk (axi_clk),
            .init_start (init_start),
            .write_en (write_en));
	// ../../../example_design/rtl/ipsl_hmic_h_top_test.v:174


endmodule

