C:\Microsemi\Libero_SoC_v2021.3\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  B:\HERMESS_SPSoftware\Firmware\fpga\synthesis   -part M2S010  -package VF400  -grade STD    -continue_on_error -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -pack_uram_addr_reg 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile B:\HERMESS_SPSoftware\Firmware\fpga\synthesis\synlog\report\root_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  work.root  -implementation  synthesis  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  B:\HERMESS_SPSoftware\Firmware\fpga\synthesis\scratchproject.prs  -multisrs  -ovm  B:\HERMESS_SPSoftware\Firmware\fpga\synthesis\root.vm   -freq 100.000   -tcl  B:\HERMESS_SPSoftware\Firmware\fpga\designer\root\synthesis.fdc  B:\HERMESS_SPSoftware\Firmware\fpga\synthesis\synwork\root_prem.srd  -sap  B:\HERMESS_SPSoftware\Firmware\fpga\synthesis\root.sap  -otap  B:\HERMESS_SPSoftware\Firmware\fpga\synthesis\root.tap  -omap  B:\HERMESS_SPSoftware\Firmware\fpga\synthesis\root.map  -devicelib  C:\Microsemi\Libero_SoC_v2021.3\SynplifyPro\lib\generic\smartfusion2.v  -ologparam  B:\HERMESS_SPSoftware\Firmware\fpga\synthesis\syntmp\root.plg  -osyn  B:\HERMESS_SPSoftware\Firmware\fpga\synthesis\root.srm  -prjdir  B:\HERMESS_SPSoftware\Firmware\fpga\synthesis\  -prjname  root_syn  -log  B:\HERMESS_SPSoftware\Firmware\fpga\synthesis\synlog\root_fpga_mapper.srr  -sn  2021.03  -jobname  "fpga_mapper" 
relcom:C:\Microsemi\Libero_SoC_v2021.3\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part M2S010 -package VF400 -grade STD -continue_on_error -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -pack_uram_addr_reg 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ..\synlog\report\root_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module work.root -implementation synthesis -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -multisrs -ovm ..\root.vm -freq 100.000 -tcl ..\..\designer\root\synthesis.fdc ..\synwork\root_prem.srd -sap ..\root.sap -otap ..\root.tap -omap ..\root.map -devicelib C:\Microsemi\Libero_SoC_v2021.3\SynplifyPro\lib\generic\smartfusion2.v -ologparam root.plg -osyn ..\root.srm -prjdir ..\ -prjname root_syn -log ..\synlog\root_fpga_mapper.srr -sn 2021.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:33
file:..\scratchproject.prs|io:o|time:1661975768|size:4342|exec:0|csum:
file:..\root.vm|io:o|time:1670613775|size:2401338|exec:0|csum:
file:..\..\designer\root\synthesis.fdc|io:i|time:1670613722|size:54|exec:0|csum:2ADF76F9F4E36795A25F8CCC43485C55
file:..\synwork\root_prem.srd|io:i|time:1670613743|size:191127|exec:0|csum:34188B38682E4BDD29A3477ADE12C05F
file:..\root.sap|io:o|time:1670613744|size:9151|exec:0|csum:
file:..\root.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\root.map|io:o|time:1670613777|size:28|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v2021.3\SynplifyPro\lib\generic\smartfusion2.v|io:i|time:1636456239|size:16415|exec:0|csum:9BAA6208AF4C76CF2C10809775E94DAF
file:root.plg|io:o|time:1670613777|size:1001|exec:0|csum:
file:..\root.srm|io:o|time:1670613773|size:19010|exec:0|csum:
file:..\synlog\root_fpga_mapper.srr|io:o|time:1670613777|size:59753|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v2021.3\SynplifyPro\bin64\m_generic.exe|io:i|time:1636456230|size:46264832|exec:1|csum:934281F8F08B94CBC7CFBDCAFE95F565
