$date
	Fri Sep 12 11:55:14 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_full_adder_nand $end
$var wire 1 ! sum $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 & ab_nand $end
$var wire 1 ' ab_xor $end
$var wire 1 ( ac_nand $end
$var wire 1 ) and1 $end
$var wire 1 * and2 $end
$var wire 1 + and3 $end
$var wire 1 $ b $end
$var wire 1 , bc_nand $end
$var wire 1 % cin $end
$var wire 1 " cout $end
$var wire 1 - n1 $end
$var wire 1 . n2 $end
$var wire 1 / n3 $end
$var wire 1 0 n4 $end
$var wire 1 1 n5 $end
$var wire 1 2 n6 $end
$var wire 1 3 or1 $end
$var wire 1 4 or1_temp $end
$var wire 1 5 or2_temp $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
15
14
03
12
11
10
1/
1.
1-
1,
0+
0*
0)
1(
0'
1&
0%
0$
0#
0"
0!
$end
#10
1!
02
1%
#20
01
1!
1'
12
0/
0%
1$
#30
0!
11
1*
00
12
0,
1%
#40
1!
01
0*
10
1/
1,
0.
0%
0$
1#
#50
0!
11
1+
00
12
0(
1%
#60
0!
0'
11
0+
1.
1)
10
1(
0-
1/
0&
0%
1$
#70
1"
05
13
04
1!
1*
1+
02
0,
0(
1%
#80
